Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Jul 12 17:55:55 2021
| Host         : t3pers21.physics.lsa.umich.edu running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file top_wrap_timing_summary_routed.rpt -pb top_wrap_timing_summary_routed.pb -rpx top_wrap_timing_summary_routed.rpx -warn_on_violation
| Design       : top_wrap
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3730 register/latch pins with no clock driven by root clock pin: top_inst/clk_1mhz_tmp_reg/Q (HIGH)

 There are 663 register/latch pins with no clock driven by root clock pin: top_inst/clk_2mhz_tmp_reg/Q (HIGH)

 There are 3229 register/latch pins with no clock driven by root clock pin: top_inst/clkdiv_cnt3_reg[10]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 15239 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 48 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There is 1 port with no output delay but user has a false path constraint (MEDIUM)

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.148        0.000                      0                25234        0.055        0.000                      0                25212        0.264        0.000                       0                 17173  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                         ------------         ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK    {0.000 16.500}       33.000          30.303          
eth_clk_in_p                                                                                  {0.000 2.500}        5.000           200.000         
  clkfbout                                                                                    {0.000 2.500}        5.000           200.000         
  clkout0                                                                                     {0.000 4.000}        8.000           125.000         
    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk  {4.000 8.000}        8.000           125.000         
  clkout1                                                                                     {0.000 5.000}        10.000          100.000         
  clkout2                                                                                     {0.000 2.500}        5.000           200.000         
gmii_rx_clk                                                                                   {0.000 4.000}        8.000           125.000         
mii_tx_clk                                                                                    {0.000 4.000}        8.000           125.000         
osc_clk_p                                                                                     {0.000 3.200}        6.400           156.250         
  clk_out1_clk_wiz_0                                                                          {0.000 12.500}       24.999          40.002          
  clk_out2_clk_wiz_0                                                                          {0.000 24.999}       49.998          20.001          
  clkfbout_clk_wiz_0                                                                          {0.000 41.600}       83.200          12.019          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.323        0.000                      0                  953        0.055        0.000                      0                  953       15.732        0.000                       0                   503  
eth_clk_in_p                                                                                      4.297        0.000                      0                    2        0.189        0.000                      0                    2        1.100        0.000                       0                    14  
  clkfbout                                                                                                                                                                                                                                    3.929        0.000                       0                     2  
  clkout0                                                                                         3.483        0.000                      0                 3866        0.078        0.000                      0                 3866        3.358        0.000                       0                  2251  
  clkout1                                                                                         6.837        0.000                      0                 1235        0.073        0.000                      0                 1235        4.358        0.000                       0                   540  
  clkout2                                                                                         3.710        0.000                      0                   27        0.158        0.000                      0                   27        0.264        0.000                       0                    22  
gmii_rx_clk                                                                                       0.148        0.000                      0                 1210        0.087        0.000                      0                 1210        3.232        0.000                       0                   534  
mii_tx_clk                                                                                        4.266        0.000                      0                 1264        0.101        0.000                      0                 1264        3.600        0.000                       0                   625  
osc_clk_p                                                                                                                                                                                                                                     1.700        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                              6.243        0.000                      0                17678        0.060        0.000                      0                17678       11.732        0.000                       0                 13289  
  clk_out2_clk_wiz_0                                                                             48.448        0.000                      0                   11        0.186        0.000                      0                   11       24.599        0.000                       0                    13  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                         16.800        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       24.299        0.000                      0                    8                                                                        
gmii_rx_clk                                                                                 clkout0                                                                                          29.946        0.000                      0                   17                                                                        
clkout0                                                                                     ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk          1.468        0.000                      0                   10        1.438        0.000                      0                   10  
clkout0                                                                                     gmii_rx_clk                                                                                       2.624        0.000                      0                    6                                                                        
gmii_rx_clk                                                                                 mii_tx_clk                                                                                       29.946        0.000                      0                   17                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_0                                                                               32.364        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                               22.741        0.000                      0                  119        0.231        0.000                      0                  119  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.097        0.000                      0                  100        0.279        0.000                      0                  100  
**async_default**                                                                           gmii_rx_clk                                                                                 gmii_rx_clk                                                                                       7.109        0.000                      0                    1        0.352        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.323ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 1.010ns (27.647%)  route 2.643ns (72.353%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.160ns = ( 37.160 - 33.000 ) 
    Source Clock Delay      (SCD):    4.746ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.798     4.746    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.236     4.982 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.895     5.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X9Y23          LUT4 (Prop_lut4_I1_O)        0.137     6.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.496     6.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X9Y24          LUT6 (Prop_lut6_I3_O)        0.137     6.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.646    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.905 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.007     6.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.966 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.776     7.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y26         LUT5 (Prop_lut5_I1_O)        0.053     7.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.469     8.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.135     8.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.399    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.662    37.160    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.564    37.724    
                         clock uncertainty           -0.035    37.688    
    SLICE_X13Y25         FDRE (Setup_fdre_C_D)        0.034    37.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.722    
                         arrival time                          -8.399    
  -------------------------------------------------------------------
                         slack                                 29.323    

Slack (MET) :             29.438ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 1.010ns (28.554%)  route 2.527ns (71.446%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.160ns = ( 37.160 - 33.000 ) 
    Source Clock Delay      (SCD):    4.746ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.798     4.746    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.236     4.982 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.895     5.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X9Y23          LUT4 (Prop_lut4_I1_O)        0.137     6.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.496     6.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X9Y24          LUT6 (Prop_lut6_I3_O)        0.137     6.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.646    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.905 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.007     6.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.966 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.776     7.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y26         LUT5 (Prop_lut5_I1_O)        0.053     7.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.353     8.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.135     8.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.283    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.662    37.160    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.564    37.724    
                         clock uncertainty           -0.035    37.688    
    SLICE_X13Y25         FDRE (Setup_fdre_C_D)        0.033    37.721    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.721    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                 29.438    

Slack (MET) :             29.473ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 0.395ns (12.497%)  route 2.766ns (87.503%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns = ( 37.156 - 33.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.800     4.748    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.223     4.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.610     5.581    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.043     5.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.607     6.231    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X13Y35         LUT5 (Prop_lut5_I3_O)        0.043     6.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.934     7.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X41Y39         LUT4 (Prop_lut4_I1_O)        0.043     7.252 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.312     7.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.043     7.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.301     7.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.658    37.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.542    37.698    
                         clock uncertainty           -0.035    37.662    
    SLICE_X42Y37         FDRE (Setup_fdre_C_R)       -0.281    37.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         37.381    
                         arrival time                          -7.908    
  -------------------------------------------------------------------
                         slack                                 29.473    

Slack (MET) :             29.473ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 0.395ns (12.497%)  route 2.766ns (87.503%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns = ( 37.156 - 33.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.800     4.748    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.223     4.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.610     5.581    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.043     5.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.607     6.231    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X13Y35         LUT5 (Prop_lut5_I3_O)        0.043     6.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.934     7.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X41Y39         LUT4 (Prop_lut4_I1_O)        0.043     7.252 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.312     7.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.043     7.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.301     7.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.658    37.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.542    37.698    
                         clock uncertainty           -0.035    37.662    
    SLICE_X42Y37         FDRE (Setup_fdre_C_R)       -0.281    37.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         37.381    
                         arrival time                          -7.908    
  -------------------------------------------------------------------
                         slack                                 29.473    

Slack (MET) :             29.473ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 0.395ns (12.497%)  route 2.766ns (87.503%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns = ( 37.156 - 33.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.800     4.748    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.223     4.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.610     5.581    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.043     5.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.607     6.231    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X13Y35         LUT5 (Prop_lut5_I3_O)        0.043     6.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.934     7.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X41Y39         LUT4 (Prop_lut4_I1_O)        0.043     7.252 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.312     7.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.043     7.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.301     7.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.658    37.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.542    37.698    
                         clock uncertainty           -0.035    37.662    
    SLICE_X42Y37         FDRE (Setup_fdre_C_R)       -0.281    37.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         37.381    
                         arrival time                          -7.908    
  -------------------------------------------------------------------
                         slack                                 29.473    

Slack (MET) :             29.473ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 0.395ns (12.497%)  route 2.766ns (87.503%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns = ( 37.156 - 33.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.800     4.748    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.223     4.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.610     5.581    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.043     5.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.607     6.231    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X13Y35         LUT5 (Prop_lut5_I3_O)        0.043     6.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.934     7.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X41Y39         LUT4 (Prop_lut4_I1_O)        0.043     7.252 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.312     7.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.043     7.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.301     7.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.658    37.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.542    37.698    
                         clock uncertainty           -0.035    37.662    
    SLICE_X42Y37         FDRE (Setup_fdre_C_R)       -0.281    37.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         37.381    
                         arrival time                          -7.908    
  -------------------------------------------------------------------
                         slack                                 29.473    

Slack (MET) :             29.473ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 0.395ns (12.497%)  route 2.766ns (87.503%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns = ( 37.156 - 33.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.800     4.748    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.223     4.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.610     5.581    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.043     5.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.607     6.231    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X13Y35         LUT5 (Prop_lut5_I3_O)        0.043     6.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.934     7.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X41Y39         LUT4 (Prop_lut4_I1_O)        0.043     7.252 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.312     7.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.043     7.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.301     7.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.658    37.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.542    37.698    
                         clock uncertainty           -0.035    37.662    
    SLICE_X42Y37         FDRE (Setup_fdre_C_R)       -0.281    37.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         37.381    
                         arrival time                          -7.908    
  -------------------------------------------------------------------
                         slack                                 29.473    

Slack (MET) :             29.473ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 0.395ns (12.497%)  route 2.766ns (87.503%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns = ( 37.156 - 33.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.800     4.748    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.223     4.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.610     5.581    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.043     5.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.607     6.231    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X13Y35         LUT5 (Prop_lut5_I3_O)        0.043     6.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.934     7.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X41Y39         LUT4 (Prop_lut4_I1_O)        0.043     7.252 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.312     7.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.043     7.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.301     7.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.658    37.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.542    37.698    
                         clock uncertainty           -0.035    37.662    
    SLICE_X42Y37         FDRE (Setup_fdre_C_R)       -0.281    37.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         37.381    
                         arrival time                          -7.908    
  -------------------------------------------------------------------
                         slack                                 29.473    

Slack (MET) :             29.532ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 1.010ns (29.319%)  route 2.435ns (70.681%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 37.161 - 33.000 ) 
    Source Clock Delay      (SCD):    4.746ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.798     4.746    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.236     4.982 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.895     5.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X9Y23          LUT4 (Prop_lut4_I1_O)        0.137     6.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.496     6.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X9Y24          LUT6 (Prop_lut6_I3_O)        0.137     6.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.646    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.905 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.007     6.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.966 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.776     7.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y26         LUT5 (Prop_lut5_I1_O)        0.053     7.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.261     8.055    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.135     8.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.190    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X13Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.663    37.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.564    37.725    
                         clock uncertainty           -0.035    37.689    
    SLICE_X13Y26         FDRE (Setup_fdre_C_D)        0.033    37.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.722    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                 29.532    

Slack (MET) :             29.533ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 1.010ns (29.319%)  route 2.435ns (70.681%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 37.161 - 33.000 ) 
    Source Clock Delay      (SCD):    4.746ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.798     4.746    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.236     4.982 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.895     5.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X9Y23          LUT4 (Prop_lut4_I1_O)        0.137     6.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.496     6.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X9Y24          LUT6 (Prop_lut6_I3_O)        0.137     6.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.646    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.905 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.007     6.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.966 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.776     7.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y26         LUT5 (Prop_lut5_I1_O)        0.053     7.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.261     8.055    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.135     8.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.190    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X13Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.663    37.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.564    37.725    
                         clock uncertainty           -0.035    37.689    
    SLICE_X13Y26         FDRE (Setup_fdre_C_D)        0.034    37.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.723    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                 29.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.955%)  route 0.113ns (53.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.802ns
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.734     2.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X44Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDCE (Prop_fdce_C_Q)         0.100     2.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.113     2.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X46Y44         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.991     2.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y44         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.498     2.304    
    SLICE_X46Y44         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.936%)  route 0.113ns (53.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.802ns
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.734     2.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X44Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDCE (Prop_fdce_C_Q)         0.100     2.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.113     2.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X46Y44         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.991     2.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y44         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.498     2.304    
    SLICE_X46Y44         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.606%)  route 0.104ns (53.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.802ns
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.734     2.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X45Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDCE (Prop_fdce_C_Q)         0.091     2.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.104     2.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X46Y43         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.991     2.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y43         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.498     2.304    
    SLICE_X46Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.700     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X53Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.100     2.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/Q
                         net (fo=1, routed)           0.055     2.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[13]
    SLICE_X52Y45         LUT5 (Prop_lut5_I3_O)        0.028     2.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[12]_i_1/O
                         net (fo=1, routed)           0.000     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_3
    SLICE_X52Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.959     2.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X52Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
                         clock pessimism             -0.518     2.252    
    SLICE_X52Y45         FDCE (Hold_fdce_C_D)         0.087     2.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.091ns (45.816%)  route 0.108ns (54.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.802ns
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.734     2.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X45Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDCE (Prop_fdce_C_Q)         0.091     2.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.108     2.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X46Y43         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.991     2.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y43         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.498     2.304    
    SLICE_X46Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.077     2.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.091ns (27.210%)  route 0.243ns (72.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.802ns
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.736     2.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.091     2.368 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.243     2.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X46Y43         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.991     2.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y43         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.498     2.304    
    SLICE_X46Y43         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     2.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.509    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.091ns (27.210%)  route 0.243ns (72.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.802ns
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.736     2.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.091     2.368 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.243     2.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X46Y43         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.991     2.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y43         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.498     2.304    
    SLICE_X46Y43         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     2.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.509    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.091ns (27.210%)  route 0.243ns (72.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.802ns
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.736     2.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.091     2.368 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.243     2.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X46Y43         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.991     2.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y43         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.498     2.304    
    SLICE_X46Y43         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     2.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.509    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.091ns (27.210%)  route 0.243ns (72.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.802ns
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.736     2.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.091     2.368 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.243     2.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X46Y43         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.991     2.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y43         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.498     2.304    
    SLICE_X46Y43         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     2.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.509    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.091ns (27.210%)  route 0.243ns (72.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.802ns
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.736     2.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.091     2.368 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.243     2.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X46Y43         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.991     2.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y43         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.498     2.304    
    SLICE_X46Y43         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     2.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.509    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y8  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X55Y44   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X55Y44   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X55Y43   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X55Y43   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X55Y43   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X55Y44   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X55Y44   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X55Y43   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X54Y41   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y44   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y44   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y44   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y44   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y44   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y44   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y44   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y44   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y44   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y44   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y43   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y43   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y43   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y43   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y43   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y43   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y43   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y43   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y43   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y43   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_in_p
  To Clock:  eth_clk_in_p

Setup :            0  Failing Endpoints,  Worst Slack        4.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 ethernet_inst/example_clocks/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ethernet_inst/example_clocks/dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             eth_clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (eth_clk_in_p rise@5.000ns - eth_clk_in_p rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.328ns (47.304%)  route 0.365ns (52.696%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.622ns = ( 9.622 - 5.000 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.299     3.205    ethernet_inst/example_clocks/clkin1
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.298 r  ethernet_inst/example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.701     4.999    ethernet_inst/example_clocks/lock_sync/clk
    SLICE_X150Y52        FDRE                                         r  ethernet_inst/example_clocks/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y52        FDRE (Prop_fdre_C_Q)         0.204     5.203 f  ethernet_inst/example_clocks/lock_sync/data_sync_reg4/Q
                         net (fo=2, routed)           0.365     5.568    ethernet_inst/example_clocks/dcm_locked_sync
    SLICE_X150Y52        LUT2 (Prop_lut2_I1_O)        0.124     5.692 r  ethernet_inst/example_clocks/dcm_locked_edge_i_1/O
                         net (fo=1, routed)           0.000     5.692    ethernet_inst/example_clocks/dcm_locked_edge_i_1_n_0
    SLICE_X150Y52        FDRE                                         r  ethernet_inst/example_clocks/dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_in_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.173     7.976    ethernet_inst/example_clocks/clkin1
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.059 r  ethernet_inst/example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.563     9.622    ethernet_inst/example_clocks/clkin1_bufg
    SLICE_X150Y52        FDRE                                         r  ethernet_inst/example_clocks/dcm_locked_edge_reg/C
                         clock pessimism              0.376     9.999    
                         clock uncertainty           -0.043     9.955    
    SLICE_X150Y52        FDRE (Setup_fdre_C_D)        0.034     9.989    ethernet_inst/example_clocks/dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                          9.989    
                         arrival time                          -5.692    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 ethernet_inst/example_clocks/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ethernet_inst/example_clocks/dcm_locked_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             eth_clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (eth_clk_in_p rise@5.000ns - eth_clk_in_p rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.204ns (50.415%)  route 0.201ns (49.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.622ns = ( 9.622 - 5.000 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.299     3.205    ethernet_inst/example_clocks/clkin1
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.298 r  ethernet_inst/example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.701     4.999    ethernet_inst/example_clocks/lock_sync/clk
    SLICE_X150Y52        FDRE                                         r  ethernet_inst/example_clocks/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y52        FDRE (Prop_fdre_C_Q)         0.204     5.203 r  ethernet_inst/example_clocks/lock_sync/data_sync_reg4/Q
                         net (fo=2, routed)           0.201     5.403    ethernet_inst/example_clocks/dcm_locked_sync
    SLICE_X150Y52        FDRE                                         r  ethernet_inst/example_clocks/dcm_locked_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_in_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.173     7.976    ethernet_inst/example_clocks/clkin1
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.059 r  ethernet_inst/example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.563     9.622    ethernet_inst/example_clocks/clkin1_bufg
    SLICE_X150Y52        FDRE                                         r  ethernet_inst/example_clocks/dcm_locked_reg_reg/C
                         clock pessimism              0.376     9.999    
                         clock uncertainty           -0.043     9.955    
    SLICE_X150Y52        FDRE (Setup_fdre_C_D)       -0.100     9.855    ethernet_inst/example_clocks/dcm_locked_reg_reg
  -------------------------------------------------------------------
                         required time                          9.855    
                         arrival time                          -5.403    
  -------------------------------------------------------------------
                         slack                                  4.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ethernet_inst/example_clocks/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ethernet_inst/example_clocks/dcm_locked_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             eth_clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_in_p rise@0.000ns - eth_clk_in_p rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.091ns (46.513%)  route 0.105ns (53.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.083     1.471    ethernet_inst/example_clocks/clkin1
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.497 r  ethernet_inst/example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.729     2.226    ethernet_inst/example_clocks/lock_sync/clk
    SLICE_X150Y52        FDRE                                         r  ethernet_inst/example_clocks/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y52        FDRE (Prop_fdre_C_Q)         0.091     2.317 r  ethernet_inst/example_clocks/lock_sync/data_sync_reg4/Q
                         net (fo=2, routed)           0.105     2.422    ethernet_inst/example_clocks/dcm_locked_sync
    SLICE_X150Y52        FDRE                                         r  ethernet_inst/example_clocks/dcm_locked_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.154     1.624    ethernet_inst/example_clocks/clkin1
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.654 r  ethernet_inst/example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.969     2.623    ethernet_inst/example_clocks/clkin1_bufg
    SLICE_X150Y52        FDRE                                         r  ethernet_inst/example_clocks/dcm_locked_reg_reg/C
                         clock pessimism             -0.396     2.226    
    SLICE_X150Y52        FDRE (Hold_fdre_C_D)         0.007     2.233    ethernet_inst/example_clocks/dcm_locked_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ethernet_inst/example_clocks/dcm_locked_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ethernet_inst/example_clocks/dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             eth_clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_in_p rise@0.000ns - eth_clk_in_p rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.955%)  route 0.133ns (51.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.083     1.471    ethernet_inst/example_clocks/clkin1
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.497 r  ethernet_inst/example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.729     2.226    ethernet_inst/example_clocks/clkin1_bufg
    SLICE_X150Y52        FDRE                                         r  ethernet_inst/example_clocks/dcm_locked_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y52        FDRE (Prop_fdre_C_Q)         0.100     2.326 r  ethernet_inst/example_clocks/dcm_locked_reg_reg/Q
                         net (fo=1, routed)           0.133     2.460    ethernet_inst/example_clocks/dcm_locked_reg
    SLICE_X150Y52        LUT2 (Prop_lut2_I0_O)        0.028     2.488 r  ethernet_inst/example_clocks/dcm_locked_edge_i_1/O
                         net (fo=1, routed)           0.000     2.488    ethernet_inst/example_clocks/dcm_locked_edge_i_1_n_0
    SLICE_X150Y52        FDRE                                         r  ethernet_inst/example_clocks/dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.154     1.624    ethernet_inst/example_clocks/clkin1
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.654 r  ethernet_inst/example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.969     2.623    ethernet_inst/example_clocks/clkin1_bufg
    SLICE_X150Y52        FDRE                                         r  ethernet_inst/example_clocks/dcm_locked_edge_reg/C
                         clock pessimism             -0.396     2.226    
    SLICE_X150Y52        FDRE (Hold_fdre_C_D)         0.061     2.287    ethernet_inst/example_clocks/dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk_in_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { eth_clk_in_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0        n/a            1.409         5.000       3.592      BUFGCTRL_X0Y9    ethernet_inst/example_clocks/bufg_clkin1/I0
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.750         5.000       4.250      SLICE_X150Y52    ethernet_inst/example_clocks/lock_sync/data_sync_reg1/C
Min Period        n/a     FDRE/C             n/a            0.750         5.000       4.250      SLICE_X150Y52    ethernet_inst/example_clocks/lock_sync/data_sync_reg2/C
Min Period        n/a     FDRE/C             n/a            0.750         5.000       4.250      SLICE_X150Y52    ethernet_inst/example_clocks/lock_sync/data_sync_reg4/C
Min Period        n/a     FDPE/C             n/a            0.750         5.000       4.250      SLICE_X151Y52    ethernet_inst/example_clocks/mmcm_reset_gen/reset_sync1/C
Min Period        n/a     FDPE/C             n/a            0.750         5.000       4.250      SLICE_X151Y52    ethernet_inst/example_clocks/mmcm_reset_gen/reset_sync2/C
Min Period        n/a     FDPE/C             n/a            0.750         5.000       4.250      SLICE_X151Y52    ethernet_inst/example_clocks/mmcm_reset_gen/reset_sync4/C
Min Period        n/a     FDRE/C             n/a            0.700         5.000       4.300      SLICE_X150Y52    ethernet_inst/example_clocks/dcm_locked_edge_reg/C
Min Period        n/a     FDRE/C             n/a            0.700         5.000       4.300      SLICE_X150Y52    ethernet_inst/example_clocks/dcm_locked_reg_reg/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X150Y52    ethernet_inst/example_clocks/lock_sync/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X150Y52    ethernet_inst/example_clocks/lock_sync/data_sync_reg1/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X150Y52    ethernet_inst/example_clocks/lock_sync/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X150Y52    ethernet_inst/example_clocks/lock_sync/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X150Y52    ethernet_inst/example_clocks/lock_sync/data_sync_reg4/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X150Y52    ethernet_inst/example_clocks/lock_sync/data_sync_reg4/C
Low Pulse Width   Slow    FDPE/C             n/a            0.400         2.500       2.100      SLICE_X151Y52    ethernet_inst/example_clocks/mmcm_reset_gen/reset_sync1/C
Low Pulse Width   Fast    FDPE/C             n/a            0.400         2.500       2.100      SLICE_X151Y52    ethernet_inst/example_clocks/mmcm_reset_gen/reset_sync1/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X150Y52    ethernet_inst/example_clocks/dcm_locked_edge_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X150Y52    ethernet_inst/example_clocks/dcm_locked_reg_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X150Y52    ethernet_inst/example_clocks/lock_sync/data_sync_reg0/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X150Y52    ethernet_inst/example_clocks/lock_sync/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X150Y52    ethernet_inst/example_clocks/lock_sync/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X150Y52    ethernet_inst/example_clocks/lock_sync/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X150Y52    ethernet_inst/example_clocks/lock_sync/data_sync_reg4/C
High Pulse Width  Slow    FDPE/C             n/a            0.350         2.500       2.150      SLICE_X151Y52    ethernet_inst/example_clocks/mmcm_reset_gen/reset_sync0/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.483ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_sequential_wr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_TX_Packing_inst/ETH_TX_header_reg[77]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 0.446ns (10.120%)  route 3.961ns (89.880%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.561ns = ( 13.561 - 8.000 ) 
    Source Clock Delay      (SCD):    5.758ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.987    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.287 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        1.471     5.758    ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/b_clk
    SLICE_X18Y104        FDSE                                         r  ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_sequential_wr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y104        FDSE (Prop_fdse_C_Q)         0.259     6.017 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_sequential_wr_state_reg[0]/Q
                         net (fo=26, routed)          1.468     7.484    ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state[0]
    SLICE_X25Y72         LUT4 (Prop_lut4_I1_O)        0.051     7.535 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_fifo_tready_INST_0/O
                         net (fo=9, routed)           1.735     9.270    ETH_TX_Packing_inst/tx_axis_fifo_tready
    SLICE_X76Y36         LUT4 (Prop_lut4_I3_O)        0.136     9.406 r  ETH_TX_Packing_inst/ETH_TX_header[127]_i_1/O
                         net (fo=128, routed)         0.758    10.165    ETH_TX_Packing_inst/ETH_TX_header[127]_i_1_n_0
    SLICE_X99Y38         FDRE                                         r  ETH_TX_Packing_inst/ETH_TX_header_reg[77]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.789    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.862 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    11.867    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.950 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        1.611    13.561    ETH_TX_Packing_inst/clk
    SLICE_X99Y38         FDRE                                         r  ETH_TX_Packing_inst/ETH_TX_header_reg[77]/C
                         clock pessimism              0.351    13.913    
                         clock uncertainty           -0.064    13.848    
    SLICE_X99Y38         FDRE (Setup_fdre_C_CE)      -0.201    13.647    ETH_TX_Packing_inst/ETH_TX_header_reg[77]
  -------------------------------------------------------------------
                         required time                         13.647    
                         arrival time                         -10.165    
  -------------------------------------------------------------------
                         slack                                  3.483    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_sequential_wr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_TX_Packing_inst/ETH_TX_header_reg[110]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 0.446ns (10.294%)  route 3.887ns (89.706%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.561ns = ( 13.561 - 8.000 ) 
    Source Clock Delay      (SCD):    5.758ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.987    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.287 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        1.471     5.758    ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/b_clk
    SLICE_X18Y104        FDSE                                         r  ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_sequential_wr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y104        FDSE (Prop_fdse_C_Q)         0.259     6.017 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_sequential_wr_state_reg[0]/Q
                         net (fo=26, routed)          1.468     7.484    ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state[0]
    SLICE_X25Y72         LUT4 (Prop_lut4_I1_O)        0.051     7.535 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_fifo_tready_INST_0/O
                         net (fo=9, routed)           1.735     9.270    ETH_TX_Packing_inst/tx_axis_fifo_tready
    SLICE_X76Y36         LUT4 (Prop_lut4_I3_O)        0.136     9.406 r  ETH_TX_Packing_inst/ETH_TX_header[127]_i_1/O
                         net (fo=128, routed)         0.684    10.090    ETH_TX_Packing_inst/ETH_TX_header[127]_i_1_n_0
    SLICE_X96Y37         FDRE                                         r  ETH_TX_Packing_inst/ETH_TX_header_reg[110]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.789    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.862 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    11.867    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.950 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        1.611    13.561    ETH_TX_Packing_inst/clk
    SLICE_X96Y37         FDRE                                         r  ETH_TX_Packing_inst/ETH_TX_header_reg[110]/C
                         clock pessimism              0.351    13.913    
                         clock uncertainty           -0.064    13.848    
    SLICE_X96Y37         FDRE (Setup_fdre_C_CE)      -0.201    13.647    ETH_TX_Packing_inst/ETH_TX_header_reg[110]
  -------------------------------------------------------------------
                         required time                         13.647    
                         arrival time                         -10.090    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_sequential_wr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_TX_Packing_inst/ETH_TX_header_reg[118]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 0.446ns (10.294%)  route 3.887ns (89.706%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.561ns = ( 13.561 - 8.000 ) 
    Source Clock Delay      (SCD):    5.758ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.987    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.287 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        1.471     5.758    ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/b_clk
    SLICE_X18Y104        FDSE                                         r  ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_sequential_wr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y104        FDSE (Prop_fdse_C_Q)         0.259     6.017 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_sequential_wr_state_reg[0]/Q
                         net (fo=26, routed)          1.468     7.484    ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state[0]
    SLICE_X25Y72         LUT4 (Prop_lut4_I1_O)        0.051     7.535 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_fifo_tready_INST_0/O
                         net (fo=9, routed)           1.735     9.270    ETH_TX_Packing_inst/tx_axis_fifo_tready
    SLICE_X76Y36         LUT4 (Prop_lut4_I3_O)        0.136     9.406 r  ETH_TX_Packing_inst/ETH_TX_header[127]_i_1/O
                         net (fo=128, routed)         0.684    10.090    ETH_TX_Packing_inst/ETH_TX_header[127]_i_1_n_0
    SLICE_X96Y37         FDRE                                         r  ETH_TX_Packing_inst/ETH_TX_header_reg[118]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.789    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.862 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    11.867    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.950 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        1.611    13.561    ETH_TX_Packing_inst/clk
    SLICE_X96Y37         FDRE                                         r  ETH_TX_Packing_inst/ETH_TX_header_reg[118]/C
                         clock pessimism              0.351    13.913    
                         clock uncertainty           -0.064    13.848    
    SLICE_X96Y37         FDRE (Setup_fdre_C_CE)      -0.201    13.647    ETH_TX_Packing_inst/ETH_TX_header_reg[118]
  -------------------------------------------------------------------
                         required time                         13.647    
                         arrival time                         -10.090    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_sequential_wr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_TX_Packing_inst/ETH_TX_header_reg[126]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 0.446ns (10.294%)  route 3.887ns (89.706%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.561ns = ( 13.561 - 8.000 ) 
    Source Clock Delay      (SCD):    5.758ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.987    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.287 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        1.471     5.758    ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/b_clk
    SLICE_X18Y104        FDSE                                         r  ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_sequential_wr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y104        FDSE (Prop_fdse_C_Q)         0.259     6.017 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_sequential_wr_state_reg[0]/Q
                         net (fo=26, routed)          1.468     7.484    ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state[0]
    SLICE_X25Y72         LUT4 (Prop_lut4_I1_O)        0.051     7.535 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_fifo_tready_INST_0/O
                         net (fo=9, routed)           1.735     9.270    ETH_TX_Packing_inst/tx_axis_fifo_tready
    SLICE_X76Y36         LUT4 (Prop_lut4_I3_O)        0.136     9.406 r  ETH_TX_Packing_inst/ETH_TX_header[127]_i_1/O
                         net (fo=128, routed)         0.684    10.090    ETH_TX_Packing_inst/ETH_TX_header[127]_i_1_n_0
    SLICE_X96Y37         FDRE                                         r  ETH_TX_Packing_inst/ETH_TX_header_reg[126]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.789    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.862 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    11.867    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.950 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        1.611    13.561    ETH_TX_Packing_inst/clk
    SLICE_X96Y37         FDRE                                         r  ETH_TX_Packing_inst/ETH_TX_header_reg[126]/C
                         clock pessimism              0.351    13.913    
                         clock uncertainty           -0.064    13.848    
    SLICE_X96Y37         FDRE (Setup_fdre_C_CE)      -0.201    13.647    ETH_TX_Packing_inst/ETH_TX_header_reg[126]
  -------------------------------------------------------------------
                         required time                         13.647    
                         arrival time                         -10.090    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_sequential_wr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_TX_Packing_inst/ETH_TX_header_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 0.446ns (10.294%)  route 3.887ns (89.706%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.561ns = ( 13.561 - 8.000 ) 
    Source Clock Delay      (SCD):    5.758ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.987    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.287 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        1.471     5.758    ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/b_clk
    SLICE_X18Y104        FDSE                                         r  ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_sequential_wr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y104        FDSE (Prop_fdse_C_Q)         0.259     6.017 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_sequential_wr_state_reg[0]/Q
                         net (fo=26, routed)          1.468     7.484    ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state[0]
    SLICE_X25Y72         LUT4 (Prop_lut4_I1_O)        0.051     7.535 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_fifo_tready_INST_0/O
                         net (fo=9, routed)           1.735     9.270    ETH_TX_Packing_inst/tx_axis_fifo_tready
    SLICE_X76Y36         LUT4 (Prop_lut4_I3_O)        0.136     9.406 r  ETH_TX_Packing_inst/ETH_TX_header[127]_i_1/O
                         net (fo=128, routed)         0.684    10.090    ETH_TX_Packing_inst/ETH_TX_header[127]_i_1_n_0
    SLICE_X96Y37         FDRE                                         r  ETH_TX_Packing_inst/ETH_TX_header_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.789    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.862 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    11.867    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.950 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        1.611    13.561    ETH_TX_Packing_inst/clk
    SLICE_X96Y37         FDRE                                         r  ETH_TX_Packing_inst/ETH_TX_header_reg[21]/C
                         clock pessimism              0.351    13.913    
                         clock uncertainty           -0.064    13.848    
    SLICE_X96Y37         FDRE (Setup_fdre_C_CE)      -0.201    13.647    ETH_TX_Packing_inst/ETH_TX_header_reg[21]
  -------------------------------------------------------------------
                         required time                         13.647    
                         arrival time                         -10.090    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.560ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_sequential_wr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_TX_Packing_inst/ETH_TX_header_reg[108]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 0.446ns (10.246%)  route 3.907ns (89.754%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.561ns = ( 13.561 - 8.000 ) 
    Source Clock Delay      (SCD):    5.758ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.987    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.287 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        1.471     5.758    ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/b_clk
    SLICE_X18Y104        FDSE                                         r  ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_sequential_wr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y104        FDSE (Prop_fdse_C_Q)         0.259     6.017 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_sequential_wr_state_reg[0]/Q
                         net (fo=26, routed)          1.468     7.484    ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state[0]
    SLICE_X25Y72         LUT4 (Prop_lut4_I1_O)        0.051     7.535 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_fifo_tready_INST_0/O
                         net (fo=9, routed)           1.735     9.270    ETH_TX_Packing_inst/tx_axis_fifo_tready
    SLICE_X76Y36         LUT4 (Prop_lut4_I3_O)        0.136     9.406 r  ETH_TX_Packing_inst/ETH_TX_header[127]_i_1/O
                         net (fo=128, routed)         0.704    10.111    ETH_TX_Packing_inst/ETH_TX_header[127]_i_1_n_0
    SLICE_X98Y38         FDRE                                         r  ETH_TX_Packing_inst/ETH_TX_header_reg[108]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.789    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.862 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    11.867    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.950 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        1.611    13.561    ETH_TX_Packing_inst/clk
    SLICE_X98Y38         FDRE                                         r  ETH_TX_Packing_inst/ETH_TX_header_reg[108]/C
                         clock pessimism              0.351    13.913    
                         clock uncertainty           -0.064    13.848    
    SLICE_X98Y38         FDRE (Setup_fdre_C_CE)      -0.178    13.670    ETH_TX_Packing_inst/ETH_TX_header_reg[108]
  -------------------------------------------------------------------
                         required time                         13.670    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  3.560    

Slack (MET) :             3.563ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_sequential_wr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_TX_Packing_inst/ETH_TX_header_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 0.446ns (10.307%)  route 3.881ns (89.693%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.561ns = ( 13.561 - 8.000 ) 
    Source Clock Delay      (SCD):    5.758ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.987    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.287 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        1.471     5.758    ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/b_clk
    SLICE_X18Y104        FDSE                                         r  ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_sequential_wr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y104        FDSE (Prop_fdse_C_Q)         0.259     6.017 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_sequential_wr_state_reg[0]/Q
                         net (fo=26, routed)          1.468     7.484    ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state[0]
    SLICE_X25Y72         LUT4 (Prop_lut4_I1_O)        0.051     7.535 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_fifo_tready_INST_0/O
                         net (fo=9, routed)           1.735     9.270    ETH_TX_Packing_inst/tx_axis_fifo_tready
    SLICE_X76Y36         LUT4 (Prop_lut4_I3_O)        0.136     9.406 r  ETH_TX_Packing_inst/ETH_TX_header[127]_i_1/O
                         net (fo=128, routed)         0.678    10.085    ETH_TX_Packing_inst/ETH_TX_header[127]_i_1_n_0
    SLICE_X97Y37         FDRE                                         r  ETH_TX_Packing_inst/ETH_TX_header_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.789    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.862 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    11.867    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.950 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        1.611    13.561    ETH_TX_Packing_inst/clk
    SLICE_X97Y37         FDRE                                         r  ETH_TX_Packing_inst/ETH_TX_header_reg[15]/C
                         clock pessimism              0.351    13.913    
                         clock uncertainty           -0.064    13.848    
    SLICE_X97Y37         FDRE (Setup_fdre_C_CE)      -0.201    13.647    ETH_TX_Packing_inst/ETH_TX_header_reg[15]
  -------------------------------------------------------------------
                         required time                         13.647    
                         arrival time                         -10.085    
  -------------------------------------------------------------------
                         slack                                  3.563    

Slack (MET) :             3.563ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_sequential_wr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_TX_Packing_inst/ETH_TX_header_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 0.446ns (10.307%)  route 3.881ns (89.693%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.561ns = ( 13.561 - 8.000 ) 
    Source Clock Delay      (SCD):    5.758ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.987    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.287 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        1.471     5.758    ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/b_clk
    SLICE_X18Y104        FDSE                                         r  ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_sequential_wr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y104        FDSE (Prop_fdse_C_Q)         0.259     6.017 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_sequential_wr_state_reg[0]/Q
                         net (fo=26, routed)          1.468     7.484    ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state[0]
    SLICE_X25Y72         LUT4 (Prop_lut4_I1_O)        0.051     7.535 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_fifo_tready_INST_0/O
                         net (fo=9, routed)           1.735     9.270    ETH_TX_Packing_inst/tx_axis_fifo_tready
    SLICE_X76Y36         LUT4 (Prop_lut4_I3_O)        0.136     9.406 r  ETH_TX_Packing_inst/ETH_TX_header[127]_i_1/O
                         net (fo=128, routed)         0.678    10.085    ETH_TX_Packing_inst/ETH_TX_header[127]_i_1_n_0
    SLICE_X97Y37         FDRE                                         r  ETH_TX_Packing_inst/ETH_TX_header_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.789    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.862 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    11.867    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.950 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        1.611    13.561    ETH_TX_Packing_inst/clk
    SLICE_X97Y37         FDRE                                         r  ETH_TX_Packing_inst/ETH_TX_header_reg[29]/C
                         clock pessimism              0.351    13.913    
                         clock uncertainty           -0.064    13.848    
    SLICE_X97Y37         FDRE (Setup_fdre_C_CE)      -0.201    13.647    ETH_TX_Packing_inst/ETH_TX_header_reg[29]
  -------------------------------------------------------------------
                         required time                         13.647    
                         arrival time                         -10.085    
  -------------------------------------------------------------------
                         slack                                  3.563    

Slack (MET) :             3.563ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_sequential_wr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_TX_Packing_inst/ETH_TX_header_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 0.446ns (10.307%)  route 3.881ns (89.693%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.561ns = ( 13.561 - 8.000 ) 
    Source Clock Delay      (SCD):    5.758ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.987    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.287 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        1.471     5.758    ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/b_clk
    SLICE_X18Y104        FDSE                                         r  ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_sequential_wr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y104        FDSE (Prop_fdse_C_Q)         0.259     6.017 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_sequential_wr_state_reg[0]/Q
                         net (fo=26, routed)          1.468     7.484    ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state[0]
    SLICE_X25Y72         LUT4 (Prop_lut4_I1_O)        0.051     7.535 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_fifo_tready_INST_0/O
                         net (fo=9, routed)           1.735     9.270    ETH_TX_Packing_inst/tx_axis_fifo_tready
    SLICE_X76Y36         LUT4 (Prop_lut4_I3_O)        0.136     9.406 r  ETH_TX_Packing_inst/ETH_TX_header[127]_i_1/O
                         net (fo=128, routed)         0.678    10.085    ETH_TX_Packing_inst/ETH_TX_header[127]_i_1_n_0
    SLICE_X97Y37         FDRE                                         r  ETH_TX_Packing_inst/ETH_TX_header_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.789    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.862 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    11.867    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.950 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        1.611    13.561    ETH_TX_Packing_inst/clk
    SLICE_X97Y37         FDRE                                         r  ETH_TX_Packing_inst/ETH_TX_header_reg[7]/C
                         clock pessimism              0.351    13.913    
                         clock uncertainty           -0.064    13.848    
    SLICE_X97Y37         FDRE (Setup_fdre_C_CE)      -0.201    13.647    ETH_TX_Packing_inst/ETH_TX_header_reg[7]
  -------------------------------------------------------------------
                         required time                         13.647    
                         arrival time                         -10.085    
  -------------------------------------------------------------------
                         slack                                  3.563    

Slack (MET) :             3.563ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_sequential_wr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_TX_Packing_inst/ETH_TX_header_reg[101]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.446ns (10.303%)  route 3.883ns (89.697%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.563ns = ( 13.563 - 8.000 ) 
    Source Clock Delay      (SCD):    5.758ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.987    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.064 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.194    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.287 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        1.471     5.758    ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/b_clk
    SLICE_X18Y104        FDSE                                         r  ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_sequential_wr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y104        FDSE (Prop_fdse_C_Q)         0.259     6.017 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_sequential_wr_state_reg[0]/Q
                         net (fo=26, routed)          1.468     7.484    ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state[0]
    SLICE_X25Y72         LUT4 (Prop_lut4_I1_O)        0.051     7.535 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_fifo_tready_INST_0/O
                         net (fo=9, routed)           1.735     9.270    ETH_TX_Packing_inst/tx_axis_fifo_tready
    SLICE_X76Y36         LUT4 (Prop_lut4_I3_O)        0.136     9.406 r  ETH_TX_Packing_inst/ETH_TX_header[127]_i_1/O
                         net (fo=128, routed)         0.680    10.087    ETH_TX_Packing_inst/ETH_TX_header[127]_i_1_n_0
    SLICE_X101Y38        FDRE                                         r  ETH_TX_Packing_inst/ETH_TX_header_reg[101]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.789    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.862 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    11.867    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.950 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        1.613    13.563    ETH_TX_Packing_inst/clk
    SLICE_X101Y38        FDRE                                         r  ETH_TX_Packing_inst/ETH_TX_header_reg[101]/C
                         clock pessimism              0.351    13.915    
                         clock uncertainty           -0.064    13.850    
    SLICE_X101Y38        FDRE (Setup_fdre_C_CE)      -0.201    13.649    ETH_TX_Packing_inst/ETH_TX_header_reg[101]
  -------------------------------------------------------------------
                         required time                         13.649    
                         arrival time                         -10.087    
  -------------------------------------------------------------------
                         slack                                  3.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ETH_TX_Packing_inst/ETH_TX_header_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_TX_Packing_inst/ETH_TX_header_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.745%)  route 0.194ns (60.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.062ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.881    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.907 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.697     2.604    ETH_TX_Packing_inst/clk
    SLICE_X84Y35         FDRE                                         r  ETH_TX_Packing_inst/ETH_TX_header_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y35         FDRE (Prop_fdre_C_Q)         0.100     2.704 r  ETH_TX_Packing_inst/ETH_TX_header_reg[73]/Q
                         net (fo=1, routed)           0.194     2.898    ETH_TX_Packing_inst/ETH_TX_header[73]
    SLICE_X79Y36         LUT5 (Prop_lut5_I4_O)        0.028     2.926 r  ETH_TX_Packing_inst/ETH_TX_header[81]_i_1/O
                         net (fo=1, routed)           0.000     2.926    ETH_TX_Packing_inst/p_1_in__0[81]
    SLICE_X79Y36         FDRE                                         r  ETH_TX_Packing_inst/ETH_TX_header_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.949     3.062    ETH_TX_Packing_inst/clk
    SLICE_X79Y36         FDRE                                         r  ETH_TX_Packing_inst/ETH_TX_header_reg[81]/C
                         clock pessimism             -0.273     2.788    
    SLICE_X79Y36         FDRE (Hold_fdre_C_D)         0.060     2.848    ETH_TX_Packing_inst/ETH_TX_header_reg[81]
  -------------------------------------------------------------------
                         required time                         -2.848    
                         arrival time                           2.926    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ila_eth_rx_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ila_eth_rx_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (44.998%)  route 0.144ns (55.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.881    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.907 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.747     2.654    ila_eth_rx_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X20Y48         FDRE                                         r  ila_eth_rx_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.118     2.772 r  ila_eth_rx_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/Q
                         net (fo=3, routed)           0.144     2.917    ila_eth_rx_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[0]
    SLICE_X21Y51         FDRE                                         r  ila_eth_rx_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.935     3.048    ila_eth_rx_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X21Y51         FDRE                                         r  ila_eth_rx_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/C
                         clock pessimism             -0.253     2.794    
    SLICE_X21Y51         FDRE (Hold_fdre_C_D)         0.040     2.834    ila_eth_rx_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.834    
                         arrival time                           2.917    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Control_Center_inst/ETH_DATA_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Control_Center_inst/sent_loop_interval_config_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.118ns (37.461%)  route 0.197ns (62.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.069ns
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.881    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.907 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.694     2.601    Control_Center_inst/clk
    SLICE_X74Y41         FDRE                                         r  Control_Center_inst/ETH_DATA_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDRE (Prop_fdre_C_Q)         0.118     2.719 r  Control_Center_inst/ETH_DATA_reg_reg[5]/Q
                         net (fo=5, routed)           0.197     2.916    Control_Center_inst/in6[13]
    SLICE_X81Y39         FDRE                                         r  Control_Center_inst/sent_loop_interval_config_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.956     3.069    Control_Center_inst/clk
    SLICE_X81Y39         FDRE                                         r  Control_Center_inst/sent_loop_interval_config_reg_reg[3]/C
                         clock pessimism             -0.273     2.795    
    SLICE_X81Y39         FDRE (Hold_fdre_C_D)         0.032     2.827    Control_Center_inst/sent_loop_interval_config_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ETH_RX_Filter_inst/received_dst_MAC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_RX_Filter_inst/received_dst_MAC_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.678%)  route 0.062ns (38.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.050ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.881    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.907 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.696     2.603    ETH_RX_Filter_inst/clk
    SLICE_X15Y98         FDRE                                         r  ETH_RX_Filter_inst/received_dst_MAC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDRE (Prop_fdre_C_Q)         0.100     2.703 r  ETH_RX_Filter_inst/received_dst_MAC_reg[3]/Q
                         net (fo=2, routed)           0.062     2.766    ETH_RX_Filter_inst/p_0_in[11]
    SLICE_X14Y98         FDRE                                         r  ETH_RX_Filter_inst/received_dst_MAC_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.937     3.050    ETH_RX_Filter_inst/clk
    SLICE_X14Y98         FDRE                                         r  ETH_RX_Filter_inst/received_dst_MAC_reg[11]/C
                         clock pessimism             -0.435     2.614    
    SLICE_X14Y98         FDRE (Hold_fdre_C_D)         0.059     2.673    ETH_RX_Filter_inst/received_dst_MAC_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.673    
                         arrival time                           2.766    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__53/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_dec_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.249%)  route 0.071ns (35.751%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.039ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.881    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.907 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.035     1.942    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.968 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.638     2.606    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X17Y134        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__53/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y134        FDRE (Prop_fdre_C_Q)         0.100     2.706 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__53/Q
                         net (fo=4, routed)           0.071     2.778    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_dec_reg_1
    SLICE_X16Y134        LUT5 (Prop_lut5_I1_O)        0.028     2.806 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_dec_i_1/O
                         net (fo=1, routed)           0.000     2.806    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_1
    SLICE_X16Y134        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_dec_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.039     2.152    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.182 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.857     3.039    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X16Y134        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_dec_reg/C
                         clock pessimism             -0.421     2.617    
    SLICE_X16Y134        FDRE (Hold_fdre_C_D)         0.087     2.704    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_dec_reg
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.128ns (29.969%)  route 0.299ns (70.031%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    2.591ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.881    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.907 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.035     1.942    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.968 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.623     2.591    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X4Y151         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y151         FDRE (Prop_fdre_C_Q)         0.100     2.691 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[24]/Q
                         net (fo=11, routed)          0.299     2.991    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CRC_OUT0
    SLICE_X5Y149         LUT6 (Prop_lut6_I4_O)        0.028     3.019 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC[8]_i_1__0/O
                         net (fo=1, routed)           0.000     3.019    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/p_1_in[8]
    SLICE_X5Y149         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.039     2.152    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.182 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.896     3.078    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X5Y149         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[8]/C
                         clock pessimism             -0.221     2.856    
    SLICE_X5Y149         FDRE (Hold_fdre_C_D)         0.060     2.916    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.916    
                         arrival time                           3.019    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.881    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.907 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.642     2.549    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/b_clk
    SLICE_X11Y109        FDRE                                         r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y109        FDRE (Prop_fdre_C_Q)         0.100     2.649 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_reg[7]/Q
                         net (fo=1, routed)           0.055     2.704    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_reg_n_0_[7]
    SLICE_X11Y109        FDRE                                         r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.863     2.976    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/b_clk
    SLICE_X11Y109        FDRE                                         r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_reg[7]/C
                         clock pessimism             -0.426     2.549    
    SLICE_X11Y109        FDRE (Hold_fdre_C_D)         0.049     2.598    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.598    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.881    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.907 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.642     2.549    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/b_clk
    SLICE_X11Y109        FDRE                                         r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y109        FDRE (Prop_fdre_C_Q)         0.100     2.649 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_reg[1]/Q
                         net (fo=1, routed)           0.055     2.704    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_reg_n_0_[1]
    SLICE_X11Y109        FDRE                                         r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.863     2.976    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/b_clk
    SLICE_X11Y109        FDRE                                         r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_reg[1]/C
                         clock pessimism             -0.426     2.549    
    SLICE_X11Y109        FDRE (Hold_fdre_C_D)         0.047     2.596    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.881    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.907 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.642     2.549    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/b_clk
    SLICE_X11Y109        FDRE                                         r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y109        FDRE (Prop_fdre_C_Q)         0.100     2.649 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_reg[4]/Q
                         net (fo=1, routed)           0.055     2.704    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_reg_n_0_[4]
    SLICE_X11Y109        FDRE                                         r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.863     2.976    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/b_clk
    SLICE_X11Y109        FDRE                                         r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_reg[4]/C
                         clock pessimism             -0.426     2.549    
    SLICE_X11Y109        FDRE (Hold_fdre_C_D)         0.047     2.596    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ila_eth_rx_inst/U0/ila_core_inst/u_ila_cap_ctrl/itrigger_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ila_eth_rx_inst/U0/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.121ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.881    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.907 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.747     2.654    ila_eth_rx_inst/U0/ila_core_inst/u_ila_cap_ctrl/probeDelay1_reg[0]
    SLICE_X15Y46         FDRE                                         r  ila_eth_rx_inst/U0/ila_core_inst/u_ila_cap_ctrl/itrigger_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.100     2.754 r  ila_eth_rx_inst/U0/ila_core_inst/u_ila_cap_ctrl/itrigger_out_reg/Q
                         net (fo=1, routed)           0.055     2.809    ila_eth_rx_inst/U0/ila_core_inst/u_ila_cap_ctrl/itrigger_out
    SLICE_X15Y46         FDRE                                         r  ila_eth_rx_inst/U0/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        1.008     3.121    ila_eth_rx_inst/U0/ila_core_inst/u_ila_cap_ctrl/probeDelay1_reg[0]
    SLICE_X15Y46         FDRE                                         r  ila_eth_rx_inst/U0/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/C
                         clock pessimism             -0.466     2.654    
    SLICE_X15Y46         FDRE (Hold_fdre_C_D)         0.047     2.701    ila_eth_rx_inst/U0/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg
  -------------------------------------------------------------------
                         required time                         -2.701    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y8      ila_eth_rx_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB18_X1Y10     ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y4      ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y22     ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y21     ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y21     ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X3Y12     Sendback_Center_inst/fifo_ETH_TX_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         8.000       6.591      BUFGCTRL_X0Y0    ethernet_inst/example_clocks/clock_generator/clkout1_buf/I0
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         8.000       6.591      BUFGCTRL_X0Y1    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/I0
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y1  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y1  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X16Y27     ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/shifted_data_in_reg[7][32]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X16Y27     ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/shifted_data_in_reg[7][33]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X16Y27     ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/shifted_data_in_reg[7][34]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X16Y27     ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/shifted_data_in_reg[7][35]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X22Y28     ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X22Y27     ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X22Y27     ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X22Y27     ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X22Y27     ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X22Y27     ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X8Y44      ila_eth_rx_inst/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X8Y44      ila_eth_rx_inst/U0/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X8Y44      ila_eth_rx_inst/U0/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X8Y44      ila_eth_rx_inst/U0/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X8Y44      ila_eth_rx_inst/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X8Y44      ila_eth_rx_inst/U0/ila_core_inst/shifted_data_in_reg[7][5]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X8Y44      ila_eth_rx_inst/U0/ila_core_inst/shifted_data_in_reg[7][6]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X8Y44      ila_eth_rx_inst/U0/ila_core_inst/shifted_data_in_reg[7][7]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X8Y42      ila_eth_rx_inst/U0/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X8Y42      ila_eth_rx_inst/U0/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        6.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.837ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_crc_mode_wr_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.360ns (13.101%)  route 2.388ns (86.899%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.282ns = ( 15.282 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.987    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.064 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130     4.194    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.287 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         1.299     5.586    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y151        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y151        FDRE (Prop_fdre_C_Q)         0.223     5.809 f  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[9]/Q
                         net (fo=17, routed)          0.859     6.668    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_addr[7]
    SLICE_X9Y148         LUT4 (Prop_lut4_I3_O)        0.043     6.711 f  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en_i_3/O
                         net (fo=3, routed)           0.543     7.254    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en_i_3_n_0
    SLICE_X10Y147        LUT6 (Prop_lut6_I1_O)        0.043     7.297 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en_i_2/O
                         net (fo=5, routed)           0.608     7.905    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en
    SLICE_X14Y139        LUT2 (Prop_lut2_I1_O)        0.051     7.956 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en_i_1/O
                         net (fo=3, routed)           0.377     8.334    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_jumbo_en_reg_0
    SLICE_X17Y137        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_crc_mode_wr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.986    11.789    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.862 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    13.867    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.950 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         1.332    15.282    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X17Y137        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_crc_mode_wr_reg/C
                         clock pessimism              0.349    15.632    
                         clock uncertainty           -0.066    15.565    
    SLICE_X17Y137        FDRE (Setup_fdre_C_R)       -0.395    15.170    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_crc_mode_wr_reg
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                  6.837    

Slack (MET) :             6.837ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_jumbo_en_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.360ns (13.101%)  route 2.388ns (86.899%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.282ns = ( 15.282 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.987    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.064 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130     4.194    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.287 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         1.299     5.586    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y151        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y151        FDRE (Prop_fdre_C_Q)         0.223     5.809 f  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[9]/Q
                         net (fo=17, routed)          0.859     6.668    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_addr[7]
    SLICE_X9Y148         LUT4 (Prop_lut4_I3_O)        0.043     6.711 f  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en_i_3/O
                         net (fo=3, routed)           0.543     7.254    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en_i_3_n_0
    SLICE_X10Y147        LUT6 (Prop_lut6_I1_O)        0.043     7.297 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en_i_2/O
                         net (fo=5, routed)           0.608     7.905    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en
    SLICE_X14Y139        LUT2 (Prop_lut2_I1_O)        0.051     7.956 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en_i_1/O
                         net (fo=3, routed)           0.377     8.334    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_jumbo_en_reg_0
    SLICE_X17Y137        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_jumbo_en_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.986    11.789    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.862 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    13.867    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.950 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         1.332    15.282    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X17Y137        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_jumbo_en_reg/C
                         clock pessimism              0.349    15.632    
                         clock uncertainty           -0.066    15.565    
    SLICE_X17Y137        FDRE (Setup_fdre_C_R)       -0.395    15.170    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_jumbo_en_reg
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                  6.837    

Slack (MET) :             6.837ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_vlan_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.360ns (13.101%)  route 2.388ns (86.899%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.282ns = ( 15.282 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.987    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.064 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130     4.194    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.287 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         1.299     5.586    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y151        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y151        FDRE (Prop_fdre_C_Q)         0.223     5.809 f  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[9]/Q
                         net (fo=17, routed)          0.859     6.668    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_addr[7]
    SLICE_X9Y148         LUT4 (Prop_lut4_I3_O)        0.043     6.711 f  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en_i_3/O
                         net (fo=3, routed)           0.543     7.254    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en_i_3_n_0
    SLICE_X10Y147        LUT6 (Prop_lut6_I1_O)        0.043     7.297 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en_i_2/O
                         net (fo=5, routed)           0.608     7.905    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en
    SLICE_X14Y139        LUT2 (Prop_lut2_I1_O)        0.051     7.956 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en_i_1/O
                         net (fo=3, routed)           0.377     8.334    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_jumbo_en_reg_0
    SLICE_X17Y137        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_vlan_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.986    11.789    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.862 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    13.867    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.950 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         1.332    15.282    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X17Y137        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_vlan_reg/C
                         clock pessimism              0.349    15.632    
                         clock uncertainty           -0.066    15.565    
    SLICE_X17Y137        FDRE (Setup_fdre_C_R)       -0.395    15.170    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_vlan_reg
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                  6.837    

Slack (MET) :             6.865ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_crc_mode_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.259ns (9.138%)  route 2.575ns (90.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.282ns = ( 15.282 - 10.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.987    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.064 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130     4.194    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.287 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         1.298     5.585    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X20Y154        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y154        FDRE (Prop_fdre_C_Q)         0.259     5.844 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=234, routed)         2.575     8.419    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_mgmt_host_reset
    SLICE_X8Y137         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_crc_mode_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.986    11.789    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.862 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    13.867    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.950 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         1.332    15.282    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X8Y137         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_crc_mode_reg/C
                         clock pessimism              0.349    15.632    
                         clock uncertainty           -0.066    15.565    
    SLICE_X8Y137         FDRE (Setup_fdre_C_R)       -0.281    15.284    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_crc_mode_reg
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -8.419    
  -------------------------------------------------------------------
                         slack                                  6.865    

Slack (MET) :             6.865ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_en_reg/S
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.259ns (9.138%)  route 2.575ns (90.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.282ns = ( 15.282 - 10.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.987    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.064 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130     4.194    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.287 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         1.298     5.585    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X20Y154        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y154        FDRE (Prop_fdre_C_Q)         0.259     5.844 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=234, routed)         2.575     8.419    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_mgmt_host_reset
    SLICE_X8Y137         FDSE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_en_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.986    11.789    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.862 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    13.867    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.950 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         1.332    15.282    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X8Y137         FDSE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_en_reg/C
                         clock pessimism              0.349    15.632    
                         clock uncertainty           -0.066    15.565    
    SLICE_X8Y137         FDSE (Setup_fdse_C_S)       -0.281    15.284    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_en_reg
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -8.419    
  -------------------------------------------------------------------
                         slack                                  6.865    

Slack (MET) :             6.865ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_jumbo_en_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.259ns (9.138%)  route 2.575ns (90.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.282ns = ( 15.282 - 10.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.987    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.064 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130     4.194    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.287 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         1.298     5.585    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X20Y154        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y154        FDRE (Prop_fdre_C_Q)         0.259     5.844 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=234, routed)         2.575     8.419    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_mgmt_host_reset
    SLICE_X8Y137         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_jumbo_en_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.986    11.789    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.862 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    13.867    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.950 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         1.332    15.282    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X8Y137         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_jumbo_en_reg/C
                         clock pessimism              0.349    15.632    
                         clock uncertainty           -0.066    15.565    
    SLICE_X8Y137         FDRE (Setup_fdre_C_R)       -0.281    15.284    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_jumbo_en_reg
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -8.419    
  -------------------------------------------------------------------
                         slack                                  6.865    

Slack (MET) :             6.865ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_lt_disable_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.259ns (9.138%)  route 2.575ns (90.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.282ns = ( 15.282 - 10.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.987    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.064 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130     4.194    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.287 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         1.298     5.585    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X20Y154        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y154        FDRE (Prop_fdre_C_Q)         0.259     5.844 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=234, routed)         2.575     8.419    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_mgmt_host_reset
    SLICE_X8Y137         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_lt_disable_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.986    11.789    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.862 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    13.867    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.950 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         1.332    15.282    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X8Y137         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_lt_disable_reg/C
                         clock pessimism              0.349    15.632    
                         clock uncertainty           -0.066    15.565    
    SLICE_X8Y137         FDRE (Setup_fdre_C_R)       -0.281    15.284    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_lt_disable_reg
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -8.419    
  -------------------------------------------------------------------
                         slack                                  6.865    

Slack (MET) :             6.865ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[33]/S
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.259ns (9.138%)  route 2.575ns (90.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.282ns = ( 15.282 - 10.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.987    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.064 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130     4.194    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.287 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         1.298     5.585    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X20Y154        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y154        FDRE (Prop_fdre_C_Q)         0.259     5.844 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=234, routed)         2.575     8.419    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_mgmt_host_reset
    SLICE_X8Y137         FDSE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[33]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.986    11.789    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.862 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    13.867    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.950 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         1.332    15.282    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X8Y137         FDSE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[33]/C
                         clock pessimism              0.349    15.632    
                         clock uncertainty           -0.066    15.565    
    SLICE_X8Y137         FDSE (Setup_fdse_C_S)       -0.281    15.284    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[33]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -8.419    
  -------------------------------------------------------------------
                         slack                                  6.865    

Slack (MET) :             6.865ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[37]/S
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.259ns (9.138%)  route 2.575ns (90.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.282ns = ( 15.282 - 10.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.987    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.064 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130     4.194    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.287 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         1.298     5.585    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X20Y154        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y154        FDRE (Prop_fdre_C_Q)         0.259     5.844 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=234, routed)         2.575     8.419    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_mgmt_host_reset
    SLICE_X8Y137         FDSE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[37]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.986    11.789    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.862 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    13.867    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.950 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         1.332    15.282    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X8Y137         FDSE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[37]/C
                         clock pessimism              0.349    15.632    
                         clock uncertainty           -0.066    15.565    
    SLICE_X8Y137         FDSE (Setup_fdse_C_S)       -0.281    15.284    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[37]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -8.419    
  -------------------------------------------------------------------
                         slack                                  6.865    

Slack (MET) :             6.865ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.259ns (9.138%)  route 2.575ns (90.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.282ns = ( 15.282 - 10.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.987    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.064 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130     4.194    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.287 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         1.298     5.585    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X20Y154        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y154        FDRE (Prop_fdre_C_Q)         0.259     5.844 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=234, routed)         2.575     8.419    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_mgmt_host_reset
    SLICE_X8Y137         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.986    11.789    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.862 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    13.867    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.950 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         1.332    15.282    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X8Y137         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable_reg/C
                         clock pessimism              0.349    15.632    
                         clock uncertainty           -0.066    15.565    
    SLICE_X8Y137         FDRE (Setup_fdre_C_R)       -0.281    15.284    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable_reg
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -8.419    
  -------------------------------------------------------------------
                         slack                                  6.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.510%)  route 0.145ns (61.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940     1.881    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.907 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         0.644     2.551    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X11Y149        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_fdre_C_Q)         0.091     2.642 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[14]/Q
                         net (fo=1, routed)           0.145     2.788    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/D[14]
    SLICE_X12Y150        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         0.792     2.905    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y150        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
                         clock pessimism             -0.213     2.691    
    SLICE_X12Y150        FDRE (Hold_fdre_C_D)         0.023     2.714    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.788    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.128ns (29.052%)  route 0.313ns (70.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.978ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940     1.881    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.907 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         0.592     2.499    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X11Y152        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y152        FDRE (Prop_fdre_C_Q)         0.100     2.599 f  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/Q
                         net (fo=18, routed)          0.313     2.912    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr[4]
    SLICE_X10Y148        LUT6 (Prop_lut6_I2_O)        0.028     2.940 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data[0]_i_1__2/O
                         net (fo=1, routed)           0.000     2.940    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data[0]_i_1__2_n_0
    SLICE_X10Y148        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         0.865     2.978    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X10Y148        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[0]/C
                         clock pessimism             -0.213     2.764    
    SLICE_X10Y148        FDRE (Hold_fdre_C_D)         0.087     2.851    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.851    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_cs_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/intc_control.intc/bus2ip_cs_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.091ns (36.215%)  route 0.160ns (63.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940     1.881    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.907 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         0.644     2.551    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X9Y149         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_cs_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.091     2.642 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_cs_int_reg[2]/Q
                         net (fo=1, routed)           0.160     2.803    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/intc_control.intc/Q[0]
    SLICE_X9Y150         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/intc_control.intc/bus2ip_cs_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         0.793     2.906    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/intc_control.intc/bus2ip_clk
    SLICE_X9Y150         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/intc_control.intc/bus2ip_cs_int_reg/C
                         clock pessimism             -0.213     2.692    
    SLICE_X9Y150         FDRE (Hold_fdre_C_D)         0.011     2.703    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/intc_control.intc/bus2ip_cs_int_reg
  -------------------------------------------------------------------
                         required time                         -2.703    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_cs_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_rdack_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.157ns (47.014%)  route 0.177ns (52.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940     1.881    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.907 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         0.644     2.551    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X9Y149         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_cs_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.091     2.642 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_cs_int_reg[3]/Q
                         net (fo=6, routed)           0.177     2.819    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_cs_int_reg_n_0_[3]
    SLICE_X8Y151         LUT6 (Prop_lut6_I1_O)        0.066     2.885 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_rdack_i_1/O
                         net (fo=1, routed)           0.000     2.885    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_rdack_reg_1
    SLICE_X8Y151         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_rdack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         0.793     2.906    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_clk
    SLICE_X8Y151         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_rdack_reg/C
                         clock pessimism             -0.213     2.692    
    SLICE_X8Y151         FDRE (Hold_fdre_C_D)         0.087     2.779    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_rdack_reg
  -------------------------------------------------------------------
                         required time                         -2.779    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.937ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940     1.881    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.907 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         0.624     2.531    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/bus2ip_clk
    SLICE_X1Y154         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDRE (Prop_fdre_C_Q)         0.100     2.631 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.686    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg1
    SLICE_X1Y154         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         0.824     2.937    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/bus2ip_clk
    SLICE_X1Y154         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg2_reg/C
                         clock pessimism             -0.405     2.531    
    SLICE_X1Y154         FDRE (Hold_fdre_C_D)         0.047     2.578    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.578    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 ethernet_inst/axi_lite_controller/mdio_wr_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst/axi_lite_controller/s_axi_wdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940     1.881    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.907 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         0.644     2.551    ethernet_inst/axi_lite_controller/CLK_OUT2
    SLICE_X15Y147        FDRE                                         r  ethernet_inst/axi_lite_controller/mdio_wr_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y147        FDRE (Prop_fdre_C_Q)         0.100     2.651 r  ethernet_inst/axi_lite_controller/mdio_wr_data_reg[12]/Q
                         net (fo=1, routed)           0.081     2.732    ethernet_inst/axi_lite_controller/mdio_wr_data[12]
    SLICE_X14Y147        LUT3 (Prop_lut3_I0_O)        0.028     2.760 r  ethernet_inst/axi_lite_controller/s_axi_wdata[12]_i_1/O
                         net (fo=1, routed)           0.000     2.760    ethernet_inst/axi_lite_controller/s_axi_wdata[12]_i_1_n_0
    SLICE_X14Y147        FDRE                                         r  ethernet_inst/axi_lite_controller/s_axi_wdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         0.864     2.977    ethernet_inst/axi_lite_controller/CLK_OUT2
    SLICE_X14Y147        FDRE                                         r  ethernet_inst/axi_lite_controller/s_axi_wdata_reg[12]/C
                         clock pessimism             -0.414     2.562    
    SLICE_X14Y147        FDRE (Hold_fdre_C_D)         0.087     2.649    ethernet_inst/axi_lite_controller/s_axi_wdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.100ns (31.872%)  route 0.214ns (68.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940     1.881    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.907 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         0.644     2.551    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X11Y149        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_fdre_C_Q)         0.100     2.651 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[13]/Q
                         net (fo=1, routed)           0.214     2.865    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/D[13]
    SLICE_X12Y150        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         0.792     2.905    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y150        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
                         clock pessimism             -0.213     2.691    
    SLICE_X12Y150        FDRE (Hold_fdre_C_D)         0.059     2.750    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.750    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ethernet_inst/axi_lite_controller/axi_wr_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst/axi_lite_controller/mdio_wr_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.223%)  route 0.088ns (40.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940     1.881    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.907 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         0.644     2.551    ethernet_inst/axi_lite_controller/CLK_OUT2
    SLICE_X15Y148        FDRE                                         r  ethernet_inst/axi_lite_controller/axi_wr_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y148        FDRE (Prop_fdre_C_Q)         0.100     2.651 r  ethernet_inst/axi_lite_controller/axi_wr_data_reg[15]/Q
                         net (fo=4, routed)           0.088     2.740    ethernet_inst/axi_lite_controller/axi_wr_data_reg_n_0_[15]
    SLICE_X14Y148        LUT6 (Prop_lut6_I1_O)        0.028     2.768 r  ethernet_inst/axi_lite_controller/mdio_wr_data[15]_i_1/O
                         net (fo=1, routed)           0.000     2.768    ethernet_inst/axi_lite_controller/mdio_wr_data__0[15]
    SLICE_X14Y148        FDRE                                         r  ethernet_inst/axi_lite_controller/mdio_wr_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         0.864     2.977    ethernet_inst/axi_lite_controller/CLK_OUT2
    SLICE_X14Y148        FDRE                                         r  ethernet_inst/axi_lite_controller/mdio_wr_data_reg[15]/C
                         clock pessimism             -0.414     2.562    
    SLICE_X14Y148        FDRE (Hold_fdre_C_D)         0.087     2.649    ethernet_inst/axi_lite_controller/mdio_wr_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.118ns (30.166%)  route 0.273ns (69.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940     1.881    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.907 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         0.589     2.496    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X20Y154        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y154        FDRE (Prop_fdre_C_Q)         0.118     2.614 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=234, routed)         0.273     2.888    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_mgmt_host_reset
    SLICE_X18Y146        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         0.863     2.976    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X18Y146        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[14]/C
                         clock pessimism             -0.213     2.762    
    SLICE_X18Y146        FDRE (Hold_fdre_C_R)         0.006     2.768    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.768    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.118ns (30.166%)  route 0.273ns (69.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940     1.881    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.907 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         0.589     2.496    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X20Y154        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y154        FDRE (Prop_fdre_C_Q)         0.118     2.614 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=234, routed)         0.273     2.888    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_mgmt_host_reset
    SLICE_X18Y146        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout2_buf/O
                         net (fo=538, routed)         0.863     2.976    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X18Y146        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[16]/C
                         clock pessimism             -0.213     2.762    
    SLICE_X18Y146        FDRE (Hold_fdre_C_R)         0.006     2.768    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.768    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         10.000      8.592      BUFGCTRL_X0Y7    ethernet_inst/example_clocks/clock_generator/clkout2_buf/I0
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y1  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X10Y148    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X11Y151    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_wrack_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X9Y147     ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/wrce_reg_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X5Y143     ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.count_int_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X5Y143     ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.count_int_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X6Y142     ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.miim_clk_int_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X1Y146     ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/enable_reg_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X2Y147     ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_clk_reg_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         5.000       4.358      SLICE_X18Y147    ethernet_inst/axi_lite_controller/count_shift_reg[19]_srl20/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         5.000       4.358      SLICE_X18Y147    ethernet_inst/axi_lite_controller/count_shift_reg[19]_srl20/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X10Y148    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X10Y145    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_data_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X10Y145    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X10Y145    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_data_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X10Y145    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_data_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X21Y149    ethernet_inst/axi_lite_controller/update_speed_sync_inst/data_sync_reg1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X21Y149    ethernet_inst/axi_lite_controller/update_speed_sync_inst/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X21Y149    ethernet_inst/axi_lite_controller/update_speed_sync_inst/data_sync_reg4/C
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         5.000       4.358      SLICE_X18Y147    ethernet_inst/axi_lite_controller/count_shift_reg[19]_srl20/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         5.000       4.358      SLICE_X18Y147    ethernet_inst/axi_lite_controller/count_shift_reg[19]_srl20/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X10Y148    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X10Y148    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X10Y148    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X10Y148    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X10Y149    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_rdack_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X9Y147     ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X9Y147     ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/wrce_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X4Y143     ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.count_int_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        3.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.236ns (28.816%)  route 0.583ns (71.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 10.115 - 5.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.987    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.064 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130     4.194    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.287 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.299     5.586    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X16Y153        FDPE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y153        FDPE (Prop_fdpe_C_Q)         0.236     5.822 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.583     6.405    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X19Y156        FDSE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.986     6.789    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.862 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     8.867    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.950 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.165    10.115    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK_OUT3
    SLICE_X19Y156        FDSE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
                         clock pessimism              0.444    10.560    
                         clock uncertainty           -0.060    10.499    
    SLICE_X19Y156        FDSE (Setup_fdse_C_S)       -0.385    10.114    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.114    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.236ns (28.816%)  route 0.583ns (71.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 10.115 - 5.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.987    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.064 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130     4.194    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.287 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.299     5.586    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X16Y153        FDPE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y153        FDPE (Prop_fdpe_C_Q)         0.236     5.822 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.583     6.405    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X19Y156        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.986     6.789    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.862 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     8.867    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.950 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.165    10.115    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK_OUT3
    SLICE_X19Y156        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
                         clock pessimism              0.444    10.560    
                         clock uncertainty           -0.060    10.499    
    SLICE_X19Y156        FDRE (Setup_fdre_C_R)       -0.385    10.114    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.114    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.236ns (28.816%)  route 0.583ns (71.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 10.115 - 5.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.987    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.064 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130     4.194    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.287 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.299     5.586    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X16Y153        FDPE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y153        FDPE (Prop_fdpe_C_Q)         0.236     5.822 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.583     6.405    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X19Y156        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.986     6.789    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.862 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     8.867    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.950 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.165    10.115    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK_OUT3
    SLICE_X19Y156        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
                         clock pessimism              0.444    10.560    
                         clock uncertainty           -0.060    10.499    
    SLICE_X19Y156        FDRE (Setup_fdre_C_R)       -0.385    10.114    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.114    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.236ns (28.816%)  route 0.583ns (71.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 10.115 - 5.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.987    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.064 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130     4.194    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.287 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.299     5.586    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X16Y153        FDPE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y153        FDPE (Prop_fdpe_C_Q)         0.236     5.822 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.583     6.405    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X19Y156        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.986     6.789    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.862 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     8.867    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.950 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.165    10.115    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK_OUT3
    SLICE_X19Y156        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
                         clock pessimism              0.444    10.560    
                         clock uncertainty           -0.060    10.499    
    SLICE_X19Y156        FDRE (Setup_fdre_C_R)       -0.385    10.114    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.114    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.236ns (28.816%)  route 0.583ns (71.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 10.115 - 5.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.987    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.064 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130     4.194    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.287 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.299     5.586    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X16Y153        FDPE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y153        FDPE (Prop_fdpe_C_Q)         0.236     5.822 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.583     6.405    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X19Y156        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.986     6.789    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.862 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     8.867    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.950 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.165    10.115    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK_OUT3
    SLICE_X19Y156        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
                         clock pessimism              0.444    10.560    
                         clock uncertainty           -0.060    10.499    
    SLICE_X19Y156        FDRE (Setup_fdre_C_R)       -0.385    10.114    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.114    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.236ns (32.055%)  route 0.500ns (67.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.116ns = ( 10.116 - 5.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.987    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.064 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130     4.194    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.287 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.299     5.586    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X16Y153        FDPE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y153        FDPE (Prop_fdpe_C_Q)         0.236     5.822 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.500     6.322    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X19Y155        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.986     6.789    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.862 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     8.867    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.950 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.166    10.116    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK_OUT3
    SLICE_X19Y155        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
                         clock pessimism              0.444    10.561    
                         clock uncertainty           -0.060    10.500    
    SLICE_X19Y155        FDRE (Setup_fdre_C_R)       -0.385    10.115    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         10.115    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.236ns (32.055%)  route 0.500ns (67.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.116ns = ( 10.116 - 5.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.987    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.064 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130     4.194    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.287 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.299     5.586    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X16Y153        FDPE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y153        FDPE (Prop_fdpe_C_Q)         0.236     5.822 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.500     6.322    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X19Y155        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.986     6.789    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.862 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     8.867    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.950 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.166    10.116    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK_OUT3
    SLICE_X19Y155        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
                         clock pessimism              0.444    10.561    
                         clock uncertainty           -0.060    10.500    
    SLICE_X19Y155        FDRE (Setup_fdre_C_R)       -0.385    10.115    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         10.115    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.236ns (32.055%)  route 0.500ns (67.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.116ns = ( 10.116 - 5.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.987    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.064 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130     4.194    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.287 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.299     5.586    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X16Y153        FDPE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y153        FDPE (Prop_fdpe_C_Q)         0.236     5.822 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.500     6.322    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X19Y155        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.986     6.789    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.862 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     8.867    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.950 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.166    10.116    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK_OUT3
    SLICE_X19Y155        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
                         clock pessimism              0.444    10.561    
                         clock uncertainty           -0.060    10.500    
    SLICE_X19Y155        FDRE (Setup_fdre_C_R)       -0.385    10.115    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         10.115    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.236ns (32.055%)  route 0.500ns (67.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.116ns = ( 10.116 - 5.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.987    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.064 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130     4.194    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.287 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.299     5.586    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X16Y153        FDPE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y153        FDPE (Prop_fdpe_C_Q)         0.236     5.822 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.500     6.322    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X19Y155        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.986     6.789    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.862 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     8.867    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.950 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.166    10.116    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK_OUT3
    SLICE_X19Y155        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
                         clock pessimism              0.444    10.561    
                         clock uncertainty           -0.060    10.500    
    SLICE_X19Y155        FDRE (Setup_fdre_C_R)       -0.385    10.115    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         10.115    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             3.880ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.236ns (36.339%)  route 0.413ns (63.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.116ns = ( 10.116 - 5.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.987    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.064 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130     4.194    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.287 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.299     5.586    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X16Y153        FDPE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y153        FDPE (Prop_fdpe_C_Q)         0.236     5.822 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.413     6.235    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X19Y154        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.986     6.789    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.862 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     8.867    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.950 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.166    10.116    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK_OUT3
    SLICE_X19Y154        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
                         clock pessimism              0.444    10.561    
                         clock uncertainty           -0.060    10.500    
    SLICE_X19Y154        FDRE (Setup_fdre_C_R)       -0.385    10.115    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         10.115    
                         arrival time                          -6.235    
  -------------------------------------------------------------------
                         slack                                  3.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.157ns (72.130%)  route 0.061ns (27.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940     1.881    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.907 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.590     2.497    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK_OUT3
    SLICE_X19Y154        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y154        FDRE (Prop_fdre_C_Q)         0.091     2.588 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/Q
                         net (fo=2, routed)           0.061     2.649    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[10]
    SLICE_X19Y154        LUT6 (Prop_lut6_I5_O)        0.066     2.715 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_inv_i_1/O
                         net (fo=1, routed)           0.000     2.715    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_inv_i_1_n_0
    SLICE_X19Y154        FDSE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.791     2.904    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK_OUT3
    SLICE_X19Y154        FDSE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv/C
                         clock pessimism             -0.406     2.497    
    SLICE_X19Y154        FDSE (Hold_fdse_C_D)         0.060     2.557    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv
  -------------------------------------------------------------------
                         required time                         -2.557    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.448%)  route 0.115ns (53.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940     1.881    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.907 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.590     2.497    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK_OUT3
    SLICE_X19Y154        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y154        FDRE (Prop_fdre_C_Q)         0.100     2.597 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/Q
                         net (fo=2, routed)           0.115     2.713    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[9]
    SLICE_X19Y154        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.791     2.904    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK_OUT3
    SLICE_X19Y154        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
                         clock pessimism             -0.406     2.497    
    SLICE_X19Y154        FDRE (Hold_fdre_C_D)         0.047     2.544    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.544    
                         arrival time                           2.713    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.634%)  route 0.152ns (60.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940     1.881    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.907 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.590     2.497    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK_OUT3
    SLICE_X19Y155        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y155        FDRE (Prop_fdre_C_Q)         0.100     2.597 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/Q
                         net (fo=2, routed)           0.152     2.750    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[8]
    SLICE_X19Y154        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.791     2.904    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK_OUT3
    SLICE_X19Y154        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
                         clock pessimism             -0.392     2.511    
    SLICE_X19Y154        FDRE (Hold_fdre_C_D)         0.041     2.552    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.552    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.286%)  route 0.148ns (59.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940     1.881    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.907 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.590     2.497    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK_OUT3
    SLICE_X19Y154        FDSE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y154        FDSE (Prop_fdse_C_Q)         0.100     2.597 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv/Q
                         net (fo=1, routed)           0.148     2.746    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_0
    SLICE_X19Y154        FDSE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.791     2.904    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK_OUT3
    SLICE_X19Y154        FDSE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/C
                         clock pessimism             -0.406     2.497    
    SLICE_X19Y154        FDSE (Hold_fdse_C_D)         0.043     2.540    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.540    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.091ns (44.171%)  route 0.115ns (55.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940     1.881    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.907 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.590     2.497    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK_OUT3
    SLICE_X19Y154        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y154        FDRE (Prop_fdre_C_Q)         0.091     2.588 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/Q
                         net (fo=2, routed)           0.115     2.703    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[10]
    SLICE_X19Y154        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.791     2.904    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK_OUT3
    SLICE_X19Y154        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
                         clock pessimism             -0.406     2.497    
    SLICE_X19Y154        FDRE (Hold_fdre_C_D)         0.000     2.497    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.497    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.477%)  route 0.153ns (60.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940     1.881    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.907 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.590     2.497    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK_OUT3
    SLICE_X19Y156        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y156        FDRE (Prop_fdre_C_Q)         0.100     2.597 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/Q
                         net (fo=2, routed)           0.153     2.751    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[3]
    SLICE_X19Y156        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.791     2.904    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK_OUT3
    SLICE_X19Y156        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
                         clock pessimism             -0.406     2.497    
    SLICE_X19Y156        FDRE (Hold_fdre_C_D)         0.047     2.544    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.544    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.091ns (39.169%)  route 0.141ns (60.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940     1.881    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.907 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.590     2.497    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK_OUT3
    SLICE_X19Y156        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y156        FDRE (Prop_fdre_C_Q)         0.091     2.588 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/Q
                         net (fo=2, routed)           0.141     2.730    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[4]
    SLICE_X19Y155        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.791     2.904    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK_OUT3
    SLICE_X19Y155        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
                         clock pessimism             -0.392     2.511    
    SLICE_X19Y155        FDRE (Hold_fdre_C_D)         0.002     2.513    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.019%)  route 0.156ns (60.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940     1.881    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.907 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.590     2.497    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK_OUT3
    SLICE_X19Y156        FDSE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y156        FDSE (Prop_fdse_C_Q)         0.100     2.597 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/Q
                         net (fo=2, routed)           0.156     2.754    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[0]
    SLICE_X19Y156        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.791     2.904    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK_OUT3
    SLICE_X19Y156        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
                         clock pessimism             -0.406     2.497    
    SLICE_X19Y156        FDRE (Hold_fdre_C_D)         0.038     2.535    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.796%)  route 0.158ns (61.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940     1.881    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.907 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.590     2.497    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK_OUT3
    SLICE_X19Y155        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y155        FDRE (Prop_fdre_C_Q)         0.100     2.597 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/Q
                         net (fo=2, routed)           0.158     2.755    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[5]
    SLICE_X19Y155        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.791     2.904    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK_OUT3
    SLICE_X19Y155        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
                         clock pessimism             -0.406     2.497    
    SLICE_X19Y155        FDRE (Hold_fdre_C_D)         0.038     2.535    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.158%)  route 0.169ns (62.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940     1.881    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.907 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.590     2.497    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK_OUT3
    SLICE_X19Y156        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y156        FDRE (Prop_fdre_C_Q)         0.100     2.597 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/Q
                         net (fo=2, routed)           0.169     2.767    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[1]
    SLICE_X19Y156        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.791     2.904    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK_OUT3
    SLICE_X19Y156        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
                         clock pessimism             -0.406     2.497    
    SLICE_X19Y156        FDRE (Hold_fdre_C_D)         0.041     2.538    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.538    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         5.000       3.592      BUFGCTRL_X0Y2    ethernet_inst/example_clocks/clock_generator/clkout3_buf/I0
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X19Y154    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X19Y156    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X16Y153    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X16Y153    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X16Y153    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
Min Period        n/a     FDSE/C              n/a            0.700         5.000       4.300      SLICE_X19Y156    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         5.000       4.300      SLICE_X19Y154    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X19Y154    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X16Y153    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X16Y153    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X16Y153    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X19Y156    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X19Y154    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X19Y156    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X16Y153    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X16Y153    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X16Y153    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X19Y156    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X19Y154    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X19Y154    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X19Y154    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X19Y156    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X19Y156    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X19Y156    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X19Y156    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X19Y155    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X19Y155    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  gmii_rx_clk
  To Clock:  gmii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 gmii_rxd[0]
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 4.041ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.200ns
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 9.428 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.200     5.200    
    U30                                               0.000     5.200 r  gmii_rxd[0] (IN)
                         net (fo=0)                   0.000     5.200    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rxd[0]
    U30                  IBUF (Prop_ibuf_I_O)         0.830     6.030 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/ibuf_data[0].gmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     6.030    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rxd_ibuf_0
    IDELAY_X0Y119        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      3.212     9.241 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxdata_bus[0].delay_gmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     9.241    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rxd_delay[0]
    ILOGIC_X0Y119        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.187     8.828    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufio_gmii_rx_clk/O
                         net (fo=10, routed)          0.118     9.428    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_bufio
    ILOGIC_X0Y119        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[0]/C
                         clock pessimism              0.000     9.428    
                         clock uncertainty           -0.035     9.393    
    ILOGIC_X0Y119        FDRE (Setup_fdre_C_D)       -0.003     9.390    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[0]
  -------------------------------------------------------------------
                         required time                          9.390    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 gmii_rxd[7]
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 4.034ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.200ns
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 9.425 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.200     5.200    
    T28                                               0.000     5.200 r  gmii_rxd[7] (IN)
                         net (fo=0)                   0.000     5.200    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rxd[7]
    T28                  IBUF (Prop_ibuf_I_O)         0.822     6.022 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/ibuf_data[7].gmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     6.022    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rxd_ibuf_7
    IDELAY_X0Y127        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      3.212     9.234 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxdata_bus[7].delay_gmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     9.234    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rxd_delay[7]
    ILOGIC_X0Y127        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.187     8.828    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufio_gmii_rx_clk/O
                         net (fo=10, routed)          0.115     9.425    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_bufio
    ILOGIC_X0Y127        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[7]/C
                         clock pessimism              0.000     9.425    
                         clock uncertainty           -0.035     9.390    
    ILOGIC_X0Y127        FDRE (Setup_fdre_C_D)       -0.003     9.387    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[7]
  -------------------------------------------------------------------
                         required time                          9.387    
                         arrival time                          -9.234    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 gmii_rx_dv
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_dv_to_mac_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 4.030ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.200ns
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 9.425 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.200     5.200    
    R28                                               0.000     5.200 r  gmii_rx_dv (IN)
                         net (fo=0)                   0.000     5.200    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_dv
    R28                  IBUF (Prop_ibuf_I_O)         0.818     6.018 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_dv_ibuf_i/O
                         net (fo=1, routed)           0.000     6.018    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_dv_ibuf
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      3.212     9.230 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/delay_gmii_rx_dv/DATAOUT
                         net (fo=1, routed)           0.000     9.230    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_dv_delay
    ILOGIC_X0Y128        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_dv_to_mac_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.187     8.828    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufio_gmii_rx_clk/O
                         net (fo=10, routed)          0.115     9.425    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_bufio
    ILOGIC_X0Y128        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_dv_to_mac_reg/C
                         clock pessimism              0.000     9.425    
                         clock uncertainty           -0.035     9.390    
    ILOGIC_X0Y128        FDRE (Setup_fdre_C_D)       -0.003     9.387    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_dv_to_mac_reg
  -------------------------------------------------------------------
                         required time                          9.387    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 gmii_rxd[3]
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 4.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.200ns
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 9.423 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.200     5.200    
    U28                                               0.000     5.200 r  gmii_rxd[3] (IN)
                         net (fo=0)                   0.000     5.200    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rxd[3]
    U28                  IBUF (Prop_ibuf_I_O)         0.811     6.011 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/ibuf_data[3].gmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     6.011    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rxd_ibuf_3
    IDELAY_X0Y123        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      3.212     9.222 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxdata_bus[3].delay_gmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     9.222    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rxd_delay[3]
    ILOGIC_X0Y123        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.187     8.828    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufio_gmii_rx_clk/O
                         net (fo=10, routed)          0.113     9.423    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_bufio
    ILOGIC_X0Y123        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[3]/C
                         clock pessimism              0.000     9.423    
                         clock uncertainty           -0.035     9.388    
    ILOGIC_X0Y123        FDRE (Setup_fdre_C_D)       -0.003     9.385    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[3]
  -------------------------------------------------------------------
                         required time                          9.385    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 gmii_rxd[5]
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 4.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.200ns
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 9.423 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.200     5.200    
    T27                                               0.000     5.200 r  gmii_rxd[5] (IN)
                         net (fo=0)                   0.000     5.200    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rxd[5]
    T27                  IBUF (Prop_ibuf_I_O)         0.810     6.010 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/ibuf_data[5].gmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     6.010    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rxd_ibuf_5
    IDELAY_X0Y125        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      3.212     9.222 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxdata_bus[5].delay_gmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     9.222    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rxd_delay[5]
    ILOGIC_X0Y125        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.187     8.828    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufio_gmii_rx_clk/O
                         net (fo=10, routed)          0.113     9.423    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_bufio
    ILOGIC_X0Y125        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[5]/C
                         clock pessimism              0.000     9.423    
                         clock uncertainty           -0.035     9.388    
    ILOGIC_X0Y125        FDRE (Setup_fdre_C_D)       -0.003     9.385    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[5]
  -------------------------------------------------------------------
                         required time                          9.385    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 gmii_rxd[6]
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 4.019ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.200ns
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 9.423 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.200     5.200    
    T26                                               0.000     5.200 r  gmii_rxd[6] (IN)
                         net (fo=0)                   0.000     5.200    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rxd[6]
    T26                  IBUF (Prop_ibuf_I_O)         0.807     6.007 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/ibuf_data[6].gmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     6.007    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rxd_ibuf_6
    IDELAY_X0Y126        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      3.212     9.219 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxdata_bus[6].delay_gmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     9.219    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rxd_delay[6]
    ILOGIC_X0Y126        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.187     8.828    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufio_gmii_rx_clk/O
                         net (fo=10, routed)          0.113     9.423    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_bufio
    ILOGIC_X0Y126        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[6]/C
                         clock pessimism              0.000     9.423    
                         clock uncertainty           -0.035     9.388    
    ILOGIC_X0Y126        FDRE (Setup_fdre_C_D)       -0.003     9.385    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[6]
  -------------------------------------------------------------------
                         required time                          9.385    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 gmii_rxd[2]
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 4.007ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.200ns
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 9.425 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.200     5.200    
    T25                                               0.000     5.200 r  gmii_rxd[2] (IN)
                         net (fo=0)                   0.000     5.200    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rxd[2]
    T25                  IBUF (Prop_ibuf_I_O)         0.795     5.995 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/ibuf_data[2].gmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     5.995    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rxd_ibuf_2
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      3.212     9.207 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxdata_bus[2].delay_gmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     9.207    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rxd_delay[2]
    ILOGIC_X0Y122        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.187     8.828    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufio_gmii_rx_clk/O
                         net (fo=10, routed)          0.115     9.425    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_bufio
    ILOGIC_X0Y122        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[2]/C
                         clock pessimism              0.000     9.425    
                         clock uncertainty           -0.035     9.390    
    ILOGIC_X0Y122        FDRE (Setup_fdre_C_D)       -0.003     9.387    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[2]
  -------------------------------------------------------------------
                         required time                          9.387    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 gmii_rxd[1]
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 4.005ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.200ns
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 9.425 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.200     5.200    
    U25                                               0.000     5.200 r  gmii_rxd[1] (IN)
                         net (fo=0)                   0.000     5.200    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rxd[1]
    U25                  IBUF (Prop_ibuf_I_O)         0.793     5.993 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/ibuf_data[1].gmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     5.993    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rxd_ibuf_1
    IDELAY_X0Y121        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      3.212     9.205 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxdata_bus[1].delay_gmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     9.205    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rxd_delay[1]
    ILOGIC_X0Y121        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.187     8.828    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufio_gmii_rx_clk/O
                         net (fo=10, routed)          0.115     9.425    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_bufio
    ILOGIC_X0Y121        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[1]/C
                         clock pessimism              0.000     9.425    
                         clock uncertainty           -0.035     9.390    
    ILOGIC_X0Y121        FDRE (Setup_fdre_C_D)       -0.003     9.387    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[1]
  -------------------------------------------------------------------
                         required time                          9.387    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 gmii_rx_er
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_er_to_mac_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 4.008ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.200ns
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 9.430 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.200     5.200    
    V26                                               0.000     5.200 r  gmii_rx_er (IN)
                         net (fo=0)                   0.000     5.200    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_er
    V26                  IBUF (Prop_ibuf_I_O)         0.796     5.996 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_er_ibuf_i/O
                         net (fo=1, routed)           0.000     5.996    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_er_ibuf
    IDELAY_X0Y118        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      3.212     9.208 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/delay_gmii_rx_er/DATAOUT
                         net (fo=1, routed)           0.000     9.208    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_er_delay
    ILOGIC_X0Y118        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_er_to_mac_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.187     8.828    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufio_gmii_rx_clk/O
                         net (fo=10, routed)          0.120     9.430    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_bufio
    ILOGIC_X0Y118        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_er_to_mac_reg/C
                         clock pessimism              0.000     9.430    
                         clock uncertainty           -0.035     9.395    
    ILOGIC_X0Y118        FDRE (Setup_fdre_C_D)       -0.003     9.392    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_er_to_mac_reg
  -------------------------------------------------------------------
                         required time                          9.392    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 gmii_rxd[4]
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 3.971ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.200ns
  Clock Path Skew:        1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 9.437 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.200     5.200    
    R19                                               0.000     5.200 r  gmii_rxd[4] (IN)
                         net (fo=0)                   0.000     5.200    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rxd[4]
    R19                  IBUF (Prop_ibuf_I_O)         0.759     5.959 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/ibuf_data[4].gmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     5.959    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rxd_ibuf_4
    IDELAY_X0Y149        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      3.212     9.171 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxdata_bus[4].delay_gmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     9.171    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rxd_delay[4]
    ILOGIC_X0Y149        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.187     8.828    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufio_gmii_rx_clk/O
                         net (fo=10, routed)          0.127     9.437    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_bufio
    ILOGIC_X0Y149        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[4]/C
                         clock pessimism              0.000     9.437    
                         clock uncertainty           -0.035     9.402    
    ILOGIC_X0Y149        FDRE (Setup_fdre_C_D)       -0.003     9.399    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[4]
  -------------------------------------------------------------------
                         required time                          9.399    
                         arrival time                          -9.171    
  -------------------------------------------------------------------
                         slack                                  0.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.181%)  route 0.155ns (60.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=522, routed)         0.274     1.221    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y139         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDRE (Prop_fdre_C_Q)         0.100     1.321 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[5]/Q
                         net (fo=2, routed)           0.155     1.476    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/D
    SLICE_X2Y139         RAMD64E                                      r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=522, routed)         0.310     1.460    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X2Y139         RAMD64E                                      r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.203     1.257    
    SLICE_X2Y139         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     1.389    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.207%)  route 0.143ns (58.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=522, routed)         0.275     1.222    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y141         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141         FDRE (Prop_fdre_C_Q)         0.100     1.322 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/Q
                         net (fo=2, routed)           0.143     1.465    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/D
    SLICE_X6Y139         RAMD64E                                      r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=522, routed)         0.311     1.461    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/WCLK
    SLICE_X6Y139         RAMD64E                                      r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.226     1.235    
    SLICE_X6Y139         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     1.364    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.118ns (36.329%)  route 0.207ns (63.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=522, routed)         0.303     1.250    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/mem_reg
    SLICE_X8Y109         FDRE                                         r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDRE (Prop_fdre_C_Q)         0.118     1.368 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_reg[5]/Q
                         net (fo=4, routed)           0.207     1.575    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_addr[5]
    RAMB36_X0Y22         RAMB36E1                                     r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=522, routed)         0.367     1.517    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg_2
    RAMB36_X0Y22         RAMB36E1                                     r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
                         clock pessimism             -0.227     1.290    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.473    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.128ns (60.054%)  route 0.085ns (39.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=522, routed)         0.269     1.216    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/rx_axi_clk
    SLICE_X7Y131         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_fdre_C_Q)         0.100     1.316 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[27]/Q
                         net (fo=12, routed)          0.085     1.401    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg_n_0_[27]
    SLICE_X6Y131         LUT6 (Prop_lut6_I2_O)        0.028     1.429 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC[8]_i_1/O
                         net (fo=1, routed)           0.000     1.429    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC[8]_i_1_n_0
    SLICE_X6Y131         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=522, routed)         0.304     1.454    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/rx_axi_clk
    SLICE_X6Y131         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[8]/C
                         clock pessimism             -0.227     1.227    
    SLICE_X6Y131         FDRE (Hold_fdre_C_D)         0.087     1.314    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.118ns (34.791%)  route 0.221ns (65.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=522, routed)         0.302     1.249    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/mem_reg
    SLICE_X8Y110         FDRE                                         r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y110         FDRE (Prop_fdre_C_Q)         0.118     1.367 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_reg[11]/Q
                         net (fo=4, routed)           0.221     1.588    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_addr[11]
    RAMB36_X0Y22         RAMB36E1                                     r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=522, routed)         0.367     1.517    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg_2
    RAMB36_X0Y22         RAMB36E1                                     r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
                         clock pessimism             -0.227     1.290    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.473    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.100ns (34.490%)  route 0.190ns (65.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=522, routed)         0.275     1.222    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y141         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDRE (Prop_fdre_C_Q)         0.100     1.322 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[3]/Q
                         net (fo=2, routed)           0.190     1.512    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/D
    SLICE_X2Y140         RAMD64E                                      r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=522, routed)         0.311     1.461    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/WCLK
    SLICE_X2Y140         RAMD64E                                      r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.203     1.258    
    SLICE_X2Y140         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     1.390    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_dv_reg3_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.166%)  route 0.092ns (41.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=522, routed)         0.266     1.213    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X3Y128         FDCE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDCE (Prop_fdce_C_Q)         0.100     1.313 f  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/Q
                         net (fo=2, routed)           0.092     1.405    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle
    SLICE_X2Y128         LUT6 (Prop_lut6_I0_O)        0.028     1.433 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_dv_reg3_i_1/O
                         net (fo=1, routed)           0.000     1.433    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_dv_reg3_i_1_n_0
    SLICE_X2Y128         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_dv_reg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=522, routed)         0.300     1.450    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X2Y128         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_dv_reg3_reg/C
                         clock pessimism             -0.226     1.224    
    SLICE_X2Y128         FDRE (Hold_fdre_C_D)         0.087     1.311    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_dv_reg3_reg
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.708%)  route 0.188ns (65.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=522, routed)         0.275     1.222    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y141         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDRE (Prop_fdre_C_Q)         0.100     1.322 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/Q
                         net (fo=2, routed)           0.188     1.510    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/D
    SLICE_X2Y139         RAMD64E                                      r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=522, routed)         0.310     1.460    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X2Y139         RAMD64E                                      r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.203     1.257    
    SLICE_X2Y139         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     1.386    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/no_error_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_ERR_REG1_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.146ns (74.289%)  route 0.051ns (25.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=522, routed)         0.267     1.214    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X2Y129         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/no_error_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDRE (Prop_fdre_C_Q)         0.118     1.332 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/no_error_reg2_reg/Q
                         net (fo=1, routed)           0.051     1.383    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/no_error_reg2
    SLICE_X3Y129         LUT6 (Prop_lut6_I5_O)        0.028     1.411 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/RX_ERR_REG1_i_1/O
                         net (fo=1, routed)           0.000     1.411    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/int_gmii_rx_er
    SLICE_X3Y129         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_ERR_REG1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=522, routed)         0.301     1.451    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X3Y129         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_ERR_REG1_reg/C
                         clock pessimism             -0.226     1.225    
    SLICE_X3Y129         FDRE (Hold_fdre_C_D)         0.061     1.286    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_ERR_REG1_reg
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.174ns (76.473%)  route 0.054ns (23.527%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=522, routed)         0.302     1.249    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/mem_reg
    SLICE_X9Y110         FDRE                                         r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_fdre_C_Q)         0.100     1.349 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_reg[11]/Q
                         net (fo=1, routed)           0.054     1.403    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_reg_n_0_[11]
    SLICE_X8Y110         LUT4 (Prop_lut4_I0_O)        0.028     1.431 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.431    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr[8]_i_2__0_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     1.477 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.477    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_reg[8]_i_1__0_n_4
    SLICE_X8Y110         FDRE                                         r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=522, routed)         0.340     1.490    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/mem_reg
    SLICE_X8Y110         FDRE                                         r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_reg[11]/C
                         clock pessimism             -0.230     1.260    
    SLICE_X8Y110         FDRE (Hold_fdre_C_D)         0.092     1.352    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gmii_rx_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I              n/a            1.851         8.000       6.149      BUFR_X0Y9      ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufr_gmii_rx_clk/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y22   ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
Min Period        n/a     BUFIO/I             n/a            1.249         8.000       6.751      BUFIO_X0Y9     ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufio_gmii_rx_clk/I
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      ILOGIC_X0Y128  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_dv_to_mac_reg/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      ILOGIC_X0Y118  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_er_to_mac_reg/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      ILOGIC_X0Y119  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      ILOGIC_X0Y121  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      ILOGIC_X0Y122  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      ILOGIC_X0Y123  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      ILOGIC_X0Y149  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rxd_to_mac_reg[4]/C
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y140   ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y140   ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y140   ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y140   ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X2Y139   ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X2Y139   ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X2Y139   ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X2Y139   ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y139   ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y139   ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X2Y140   ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X2Y140   ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X2Y140   ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X2Y140   ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y139   ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y139   ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y139   ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y139   ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y140   ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y140   ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mii_tx_clk
  To Clock:  mii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_tx_clk rise@8.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 0.259ns (7.497%)  route 3.196ns (92.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 12.089 - 8.000 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           1.634     2.909    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.002 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         1.297     4.299    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X22Y152        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y152        FDRE (Prop_fdre_C_Q)         0.259     4.558 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=260, routed)         3.196     7.754    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_reg_0
    SLICE_X14Y125        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      8.000     8.000 r  
    M28                                               0.000     8.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         1.162     9.162 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           1.523    10.685    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.768 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         1.321    12.089    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X14Y125        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[2]/C
                         clock pessimism              0.247    12.336    
                         clock uncertainty           -0.035    12.301    
    SLICE_X14Y125        FDRE (Setup_fdre_C_R)       -0.281    12.020    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         12.020    
                         arrival time                          -7.754    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_tx_clk rise@8.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 0.259ns (7.497%)  route 3.196ns (92.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 12.089 - 8.000 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           1.634     2.909    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.002 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         1.297     4.299    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X22Y152        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y152        FDRE (Prop_fdre_C_Q)         0.259     4.558 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=260, routed)         3.196     7.754    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_reg_0
    SLICE_X14Y125        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      8.000     8.000 r  
    M28                                               0.000     8.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         1.162     9.162 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           1.523    10.685    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.768 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         1.321    12.089    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X14Y125        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[3]/C
                         clock pessimism              0.247    12.336    
                         clock uncertainty           -0.035    12.301    
    SLICE_X14Y125        FDRE (Setup_fdre_C_R)       -0.281    12.020    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         12.020    
                         arrival time                          -7.754    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_tx_clk rise@8.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 0.259ns (7.497%)  route 3.196ns (92.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 12.089 - 8.000 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           1.634     2.909    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.002 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         1.297     4.299    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X22Y152        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y152        FDRE (Prop_fdre_C_Q)         0.259     4.558 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=260, routed)         3.196     7.754    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_reg_0
    SLICE_X14Y125        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      8.000     8.000 r  
    M28                                               0.000     8.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         1.162     9.162 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           1.523    10.685    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.768 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         1.321    12.089    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X14Y125        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[6]/C
                         clock pessimism              0.247    12.336    
                         clock uncertainty           -0.035    12.301    
    SLICE_X14Y125        FDRE (Setup_fdre_C_R)       -0.281    12.020    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         12.020    
                         arrival time                          -7.754    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_tx_clk rise@8.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 0.259ns (7.497%)  route 3.196ns (92.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 12.089 - 8.000 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           1.634     2.909    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.002 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         1.297     4.299    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X22Y152        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y152        FDRE (Prop_fdre_C_Q)         0.259     4.558 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=260, routed)         3.196     7.754    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_reg_0
    SLICE_X14Y125        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      8.000     8.000 r  
    M28                                               0.000     8.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         1.162     9.162 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           1.523    10.685    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.768 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         1.321    12.089    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X14Y125        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[7]/C
                         clock pessimism              0.247    12.336    
                         clock uncertainty           -0.035    12.301    
    SLICE_X14Y125        FDRE (Setup_fdre_C_R)       -0.281    12.020    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         12.020    
                         arrival time                          -7.754    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.441ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_tx_clk rise@8.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.259ns (7.949%)  route 2.999ns (92.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.090ns = ( 12.090 - 8.000 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           1.634     2.909    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.002 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         1.297     4.299    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X22Y152        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y152        FDRE (Prop_fdre_C_Q)         0.259     4.558 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=260, routed)         2.999     7.557    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_reg_0
    SLICE_X13Y123        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      8.000     8.000 r  
    M28                                               0.000     8.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         1.162     9.162 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           1.523    10.685    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.768 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         1.322    12.090    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X13Y123        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[3]/C
                         clock pessimism              0.247    12.337    
                         clock uncertainty           -0.035    12.302    
    SLICE_X13Y123        FDRE (Setup_fdre_C_R)       -0.304    11.998    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[3]
  -------------------------------------------------------------------
                         required time                         11.998    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                  4.441    

Slack (MET) :             4.448ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_tx_clk rise@8.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.259ns (7.912%)  route 3.015ns (92.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.090ns = ( 12.090 - 8.000 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           1.634     2.909    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.002 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         1.297     4.299    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X22Y152        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y152        FDRE (Prop_fdre_C_Q)         0.259     4.558 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=260, routed)         3.015     7.573    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_reg_0
    SLICE_X14Y123        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      8.000     8.000 r  
    M28                                               0.000     8.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         1.162     9.162 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           1.523    10.685    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.768 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         1.322    12.090    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X14Y123        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[6]/C
                         clock pessimism              0.247    12.337    
                         clock uncertainty           -0.035    12.302    
    SLICE_X14Y123        FDRE (Setup_fdre_C_R)       -0.281    12.021    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[6]
  -------------------------------------------------------------------
                         required time                         12.021    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  4.448    

Slack (MET) :             4.448ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_tx_clk rise@8.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.259ns (7.912%)  route 3.015ns (92.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.090ns = ( 12.090 - 8.000 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           1.634     2.909    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.002 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         1.297     4.299    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X22Y152        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y152        FDRE (Prop_fdre_C_Q)         0.259     4.558 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=260, routed)         3.015     7.573    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_reg_0
    SLICE_X14Y123        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      8.000     8.000 r  
    M28                                               0.000     8.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         1.162     9.162 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           1.523    10.685    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.768 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         1.322    12.090    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X14Y123        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[7]/C
                         clock pessimism              0.247    12.337    
                         clock uncertainty           -0.035    12.302    
    SLICE_X14Y123        FDRE (Setup_fdre_C_R)       -0.281    12.021    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[7]
  -------------------------------------------------------------------
                         required time                         12.021    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  4.448    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_tx_clk rise@8.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.259ns (7.949%)  route 2.999ns (92.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.090ns = ( 12.090 - 8.000 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           1.634     2.909    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.002 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         1.297     4.299    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X22Y152        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y152        FDRE (Prop_fdre_C_Q)         0.259     4.558 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=260, routed)         2.999     7.557    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_reg_0
    SLICE_X12Y123        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      8.000     8.000 r  
    M28                                               0.000     8.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         1.162     9.162 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           1.523    10.685    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.768 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         1.322    12.090    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X12Y123        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[4]/C
                         clock pessimism              0.247    12.337    
                         clock uncertainty           -0.035    12.302    
    SLICE_X12Y123        FDRE (Setup_fdre_C_R)       -0.281    12.021    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[4]
  -------------------------------------------------------------------
                         required time                         12.021    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_tx_clk rise@8.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.259ns (7.949%)  route 2.999ns (92.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.090ns = ( 12.090 - 8.000 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           1.634     2.909    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.002 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         1.297     4.299    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X22Y152        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y152        FDRE (Prop_fdre_C_Q)         0.259     4.558 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=260, routed)         2.999     7.557    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_reg_0
    SLICE_X12Y123        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      8.000     8.000 r  
    M28                                               0.000     8.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         1.162     9.162 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           1.523    10.685    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.768 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         1.322    12.090    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X12Y123        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[5]/C
                         clock pessimism              0.247    12.337    
                         clock uncertainty           -0.035    12.302    
    SLICE_X12Y123        FDRE (Setup_fdre_C_R)       -0.281    12.021    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[5]
  -------------------------------------------------------------------
                         required time                         12.021    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/force_burst1_reg/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_tx_clk rise@8.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.259ns (8.378%)  route 2.832ns (91.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 12.089 - 8.000 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           1.634     2.909    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.002 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         1.297     4.299    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X22Y152        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y152        FDRE (Prop_fdre_C_Q)         0.259     4.558 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=260, routed)         2.832     7.390    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_reg_0
    SLICE_X15Y124        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/force_burst1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      8.000     8.000 r  
    M28                                               0.000     8.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         1.162     9.162 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           1.523    10.685    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.768 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         1.321    12.089    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X15Y124        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/force_burst1_reg/C
                         clock pessimism              0.247    12.336    
                         clock uncertainty           -0.035    12.301    
    SLICE_X15Y124        FDRE (Setup_fdre_C_R)       -0.304    11.997    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/force_burst1_reg
  -------------------------------------------------------------------
                         required time                         11.997    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                  4.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__53/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_dec_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk rise@0.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.249%)  route 0.071ns (35.751%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.717     1.382    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.408 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.638     2.046    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X17Y134        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__53/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y134        FDRE (Prop_fdre_C_Q)         0.100     2.146 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__53/Q
                         net (fo=4, routed)           0.071     2.217    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_dec_reg_1
    SLICE_X16Y134        LUT5 (Prop_lut5_I1_O)        0.028     2.245 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_dec_i_1/O
                         net (fo=1, routed)           0.000     2.245    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_1
    SLICE_X16Y134        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_dec_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.784     1.615    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.645 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.857     2.502    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X16Y134        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_dec_reg/C
                         clock pessimism             -0.445     2.057    
    SLICE_X16Y134        FDRE (Hold_fdre_C_D)         0.087     2.144    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_dec_reg
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk rise@0.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.128ns (29.969%)  route 0.299ns (70.031%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.717     1.382    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.408 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.623     2.031    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X4Y151         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y151         FDRE (Prop_fdre_C_Q)         0.100     2.131 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[24]/Q
                         net (fo=11, routed)          0.299     2.430    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CRC_OUT0
    SLICE_X5Y149         LUT6 (Prop_lut6_I4_O)        0.028     2.458 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC[8]_i_1__0/O
                         net (fo=1, routed)           0.000     2.458    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/p_1_in[8]
    SLICE_X5Y149         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.784     1.615    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.645 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.896     2.541    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X5Y149         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[8]/C
                         clock pessimism             -0.245     2.296    
    SLICE_X5Y149         FDRE (Hold_fdre_C_D)         0.060     2.356    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_STATS.INT_TX_STATUS_VALID_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk rise@0.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.717     1.382    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.408 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.638     2.046    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X21Y137        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_STATS.INT_TX_STATUS_VALID_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y137        FDRE (Prop_fdre_C_Q)         0.100     2.146 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_STATS.INT_TX_STATUS_VALID_reg/Q
                         net (fo=1, routed)           0.055     2.201    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_TX_STATUS_VALID
    SLICE_X21Y137        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.784     1.615    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.645 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.858     2.503    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X21Y137        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg/C
                         clock pessimism             -0.457     2.046    
    SLICE_X21Y137        FDRE (Hold_fdre_C_D)         0.047     2.093    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk rise@0.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.717     1.382    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.408 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.641     2.049    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X11Y139        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y139        FDRE (Prop_fdre_C_Q)         0.100     2.149 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[32]/Q
                         net (fo=1, routed)           0.081     2.229    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift[32]
    SLICE_X10Y139        LUT3 (Prop_lut3_I2_O)        0.028     2.257 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift[24]_i_1/O
                         net (fo=1, routed)           0.000     2.257    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift[24]_i_1_n_0
    SLICE_X10Y139        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.784     1.615    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.645 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.862     2.507    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X10Y139        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[24]/C
                         clock pessimism             -0.447     2.060    
    SLICE_X10Y139        FDRE (Hold_fdre_C_D)         0.087     2.147    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk rise@0.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.717     1.382    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.408 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.630     2.038    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X13Y125        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.100     2.138 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/Q
                         net (fo=1, routed)           0.081     2.218    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[0]
    SLICE_X12Y125        LUT3 (Prop_lut3_I0_O)        0.028     2.246 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     2.246    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[0]_i_1_n_0
    SLICE_X12Y125        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.784     1.615    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.645 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.847     2.492    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X12Y125        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]/C
                         clock pessimism             -0.443     2.049    
    SLICE_X12Y125        FDRE (Hold_fdre_C_D)         0.087     2.136    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk rise@0.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (61.089%)  route 0.082ns (38.911%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.717     1.382    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.408 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.641     2.049    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X11Y139        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y139        FDRE (Prop_fdre_C_Q)         0.100     2.149 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[31]/Q
                         net (fo=1, routed)           0.082     2.230    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift[31]
    SLICE_X10Y139        LUT3 (Prop_lut3_I2_O)        0.028     2.258 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift[23]_i_1/O
                         net (fo=1, routed)           0.000     2.258    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift[23]_i_1_n_0
    SLICE_X10Y139        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.784     1.615    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.645 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.862     2.507    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X10Y139        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[23]/C
                         clock pessimism             -0.447     2.060    
    SLICE_X10Y139        FDRE (Hold_fdre_C_D)         0.087     2.147    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk rise@0.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.672%)  route 0.056ns (30.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.717     1.382    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.408 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.623     2.031    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X5Y150         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y150         FDRE (Prop_fdre_C_Q)         0.100     2.131 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[3]/Q
                         net (fo=1, routed)           0.056     2.187    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg_n_0_[3]
    SLICE_X4Y150         LUT6 (Prop_lut6_I0_O)        0.028     2.215 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.215    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/p_1_in[11]
    SLICE_X4Y150         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.784     1.615    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.645 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.824     2.469    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X4Y150         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[11]/C
                         clock pessimism             -0.427     2.042    
    SLICE_X4Y150         FDRE (Hold_fdre_C_D)         0.061     2.103    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk rise@0.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.128ns (55.581%)  route 0.102ns (44.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.717     1.382    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.408 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.675     2.083    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X3Y141         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.100     2.183 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[14]/Q
                         net (fo=1, routed)           0.102     2.285    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift[14]
    SLICE_X6Y141         LUT3 (Prop_lut3_I2_O)        0.028     2.313 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift[6]_i_1/O
                         net (fo=1, routed)           0.000     2.313    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift[6]_i_1_n_0
    SLICE_X6Y141         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.784     1.615    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.645 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.894     2.539    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X6Y141         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[6]/C
                         clock pessimism             -0.425     2.114    
    SLICE_X6Y141         FDRE (Hold_fdre_C_D)         0.087     2.201    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk rise@0.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.408%)  route 0.056ns (30.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.717     1.382    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.408 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.623     2.031    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X5Y150         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y150         FDRE (Prop_fdre_C_Q)         0.100     2.131 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[2]/Q
                         net (fo=1, routed)           0.056     2.187    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg_n_0_[2]
    SLICE_X4Y150         LUT2 (Prop_lut2_I0_O)        0.028     2.215 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC[10]_i_1__0/O
                         net (fo=1, routed)           0.000     2.215    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/p_1_in[10]
    SLICE_X4Y150         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.784     1.615    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.645 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.824     2.469    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X4Y150         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[10]/C
                         clock pessimism             -0.427     2.042    
    SLICE_X4Y150         FDRE (Hold_fdre_C_D)         0.060     2.102    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk rise@0.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.128ns (68.676%)  route 0.058ns (31.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.717     1.382    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.408 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.675     2.083    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X5Y149         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y149         FDRE (Prop_fdre_C_Q)         0.100     2.183 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[8]/Q
                         net (fo=1, routed)           0.058     2.241    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg_n_0_[8]
    SLICE_X4Y149         LUT5 (Prop_lut5_I4_O)        0.028     2.269 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC[16]_i_1__0/O
                         net (fo=1, routed)           0.000     2.269    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/p_1_in[16]
    SLICE_X4Y149         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.784     1.615    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.645 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.896     2.541    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X4Y149         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[16]/C
                         clock pessimism             -0.447     2.094    
    SLICE_X4Y149         FDRE (Hold_fdre_C_D)         0.061     2.155    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mii_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { mii_tx_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y21   ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I1         n/a            1.409         8.000       6.591      BUFGCTRL_X0Y1  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/I1
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y181  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_ddr_iob/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y167  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_en_obuf_reg/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y166  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_er_obuf_reg/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y168  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y164  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y170  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y171  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y179  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X20Y150  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_tx_clk/async_rst0_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X20Y150  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_tx_clk/async_rst2_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X20Y150  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_tx_clk/async_rst4_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X20Y151  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X20Y152  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst1_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X21Y150  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_tx_axi_rstn_tx_clk/async_rst0_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X21Y150  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_tx_axi_rstn_tx_clk/async_rst2_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X21Y150  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_tx_axi_rstn_tx_clk/async_rst4_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X21Y151  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X21Y152  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X15Y124  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/force_burst1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X15Y124  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/force_burst2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X15Y125  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/force_end_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X16Y122  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X16Y122  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X16Y122  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X16Y122  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X14Y124  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/ignore_packet_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X13Y125  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X13Y125  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  osc_clk_p
  To Clock:  osc_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         osc_clk_p
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { osc_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         6.400       5.329      MMCME2_ADV_X0Y3  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.400       93.600     MMCME2_ADV_X0Y3  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y3  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y3  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y3  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y3  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.243ns  (required time - arrival time)
  Source:                 top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 0.309ns (5.595%)  route 5.214ns (94.405%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 11.126 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.845ns
    Clock Pessimism Removal (CPR):    -0.715ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.901    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -5.149 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -3.684    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.746    -1.845    top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X84Y42         FDRE                                         r  top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y42         FDRE (Prop_fdre_C_Q)         0.223    -1.622 r  top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.277    -1.345    top_inst/vio_inst_n_6
    SLICE_X84Y42         LUT3 (Prop_lut3_I2_O)        0.043    -1.302 r  top_inst/mezz_jtag_emul_inst_i_1/O
                         net (fo=1882, routed)        4.257     2.955    top_inst/mezz_jtag_emul_inst/rst_logic
    SLICE_X20Y73         LUT6 (Prop_lut6_I5_O)        0.043     2.998 r  top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl[3][39]_i_1/O
                         net (fo=80, routed)          0.680     3.678    top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_cnt_reg[3]0
    SLICE_X31Y76         FDRE                                         r  top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    K28                                               0.000    12.500 f  osc_clk_p (IN)
                         net (fo=0)                   0.000    12.500    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    13.242 f  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.228    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     8.202 f  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     9.557    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.640 f  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.486    11.126    top_inst/mezz_jtag_emul_inst/clk_80mhz
    SLICE_X31Y76         FDRE                                         r  top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][0]/C  (IS_INVERTED)
                         clock pessimism             -0.715    10.412    
                         clock uncertainty           -0.293    10.118    
    SLICE_X31Y76         FDRE (Setup_fdre_C_CE)      -0.197     9.921    top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][0]
  -------------------------------------------------------------------
                         required time                          9.921    
                         arrival time                          -3.678    
  -------------------------------------------------------------------
                         slack                                  6.243    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][19]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.518ns  (logic 0.309ns (5.600%)  route 5.209ns (94.400%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 11.123 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.845ns
    Clock Pessimism Removal (CPR):    -0.715ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.901    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -5.149 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -3.684    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.746    -1.845    top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X84Y42         FDRE                                         r  top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y42         FDRE (Prop_fdre_C_Q)         0.223    -1.622 r  top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.277    -1.345    top_inst/vio_inst_n_6
    SLICE_X84Y42         LUT3 (Prop_lut3_I2_O)        0.043    -1.302 r  top_inst/mezz_jtag_emul_inst_i_1/O
                         net (fo=1882, routed)        4.257     2.955    top_inst/mezz_jtag_emul_inst/rst_logic
    SLICE_X20Y73         LUT6 (Prop_lut6_I5_O)        0.043     2.998 r  top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl[3][39]_i_1/O
                         net (fo=80, routed)          0.675     3.673    top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_cnt_reg[3]0
    SLICE_X36Y72         FDRE                                         r  top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    K28                                               0.000    12.500 f  osc_clk_p (IN)
                         net (fo=0)                   0.000    12.500    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    13.242 f  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.228    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     8.202 f  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     9.557    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.640 f  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.483    11.123    top_inst/mezz_jtag_emul_inst/clk_80mhz
    SLICE_X36Y72         FDRE                                         r  top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][19]/C  (IS_INVERTED)
                         clock pessimism             -0.715    10.409    
                         clock uncertainty           -0.293    10.115    
    SLICE_X36Y72         FDRE (Setup_fdre_C_CE)      -0.197     9.918    top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][19]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -3.673    
  -------------------------------------------------------------------
                         slack                                  6.245    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][29]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 0.309ns (5.604%)  route 5.205ns (94.396%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 11.125 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.845ns
    Clock Pessimism Removal (CPR):    -0.715ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.901    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -5.149 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -3.684    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.746    -1.845    top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X84Y42         FDRE                                         r  top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y42         FDRE (Prop_fdre_C_Q)         0.223    -1.622 r  top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.277    -1.345    top_inst/vio_inst_n_6
    SLICE_X84Y42         LUT3 (Prop_lut3_I2_O)        0.043    -1.302 r  top_inst/mezz_jtag_emul_inst_i_1/O
                         net (fo=1882, routed)        4.257     2.955    top_inst/mezz_jtag_emul_inst/rst_logic
    SLICE_X20Y73         LUT6 (Prop_lut6_I5_O)        0.043     2.998 r  top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl[3][39]_i_1/O
                         net (fo=80, routed)          0.671     3.669    top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_cnt_reg[3]0
    SLICE_X31Y75         FDRE                                         r  top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    K28                                               0.000    12.500 f  osc_clk_p (IN)
                         net (fo=0)                   0.000    12.500    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    13.242 f  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.228    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     8.202 f  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     9.557    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.640 f  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.485    11.125    top_inst/mezz_jtag_emul_inst/clk_80mhz
    SLICE_X31Y75         FDRE                                         r  top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][29]/C  (IS_INVERTED)
                         clock pessimism             -0.715    10.411    
                         clock uncertainty           -0.293    10.117    
    SLICE_X31Y75         FDRE (Setup_fdre_C_CE)      -0.197     9.920    top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][29]
  -------------------------------------------------------------------
                         required time                          9.920    
                         arrival time                          -3.669    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][30]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 0.309ns (5.604%)  route 5.205ns (94.396%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 11.125 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.845ns
    Clock Pessimism Removal (CPR):    -0.715ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.901    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -5.149 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -3.684    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.746    -1.845    top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X84Y42         FDRE                                         r  top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y42         FDRE (Prop_fdre_C_Q)         0.223    -1.622 r  top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.277    -1.345    top_inst/vio_inst_n_6
    SLICE_X84Y42         LUT3 (Prop_lut3_I2_O)        0.043    -1.302 r  top_inst/mezz_jtag_emul_inst_i_1/O
                         net (fo=1882, routed)        4.257     2.955    top_inst/mezz_jtag_emul_inst/rst_logic
    SLICE_X20Y73         LUT6 (Prop_lut6_I5_O)        0.043     2.998 r  top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl[3][39]_i_1/O
                         net (fo=80, routed)          0.671     3.669    top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_cnt_reg[3]0
    SLICE_X31Y75         FDRE                                         r  top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    K28                                               0.000    12.500 f  osc_clk_p (IN)
                         net (fo=0)                   0.000    12.500    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    13.242 f  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.228    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     8.202 f  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     9.557    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.640 f  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.485    11.125    top_inst/mezz_jtag_emul_inst/clk_80mhz
    SLICE_X31Y75         FDRE                                         r  top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][30]/C  (IS_INVERTED)
                         clock pessimism             -0.715    10.411    
                         clock uncertainty           -0.293    10.117    
    SLICE_X31Y75         FDRE (Setup_fdre_C_CE)      -0.197     9.920    top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][30]
  -------------------------------------------------------------------
                         required time                          9.920    
                         arrival time                          -3.669    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][31]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 0.309ns (5.604%)  route 5.205ns (94.396%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 11.125 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.845ns
    Clock Pessimism Removal (CPR):    -0.715ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.901    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -5.149 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -3.684    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.746    -1.845    top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X84Y42         FDRE                                         r  top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y42         FDRE (Prop_fdre_C_Q)         0.223    -1.622 r  top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.277    -1.345    top_inst/vio_inst_n_6
    SLICE_X84Y42         LUT3 (Prop_lut3_I2_O)        0.043    -1.302 r  top_inst/mezz_jtag_emul_inst_i_1/O
                         net (fo=1882, routed)        4.257     2.955    top_inst/mezz_jtag_emul_inst/rst_logic
    SLICE_X20Y73         LUT6 (Prop_lut6_I5_O)        0.043     2.998 r  top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl[3][39]_i_1/O
                         net (fo=80, routed)          0.671     3.669    top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_cnt_reg[3]0
    SLICE_X31Y75         FDRE                                         r  top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    K28                                               0.000    12.500 f  osc_clk_p (IN)
                         net (fo=0)                   0.000    12.500    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    13.242 f  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.228    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     8.202 f  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     9.557    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.640 f  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.485    11.125    top_inst/mezz_jtag_emul_inst/clk_80mhz
    SLICE_X31Y75         FDRE                                         r  top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][31]/C  (IS_INVERTED)
                         clock pessimism             -0.715    10.411    
                         clock uncertainty           -0.293    10.117    
    SLICE_X31Y75         FDRE (Setup_fdre_C_CE)      -0.197     9.920    top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][31]
  -------------------------------------------------------------------
                         required time                          9.920    
                         arrival time                          -3.669    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][32]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 0.309ns (5.604%)  route 5.205ns (94.396%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 11.125 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.845ns
    Clock Pessimism Removal (CPR):    -0.715ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.901    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -5.149 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -3.684    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.746    -1.845    top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X84Y42         FDRE                                         r  top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y42         FDRE (Prop_fdre_C_Q)         0.223    -1.622 r  top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.277    -1.345    top_inst/vio_inst_n_6
    SLICE_X84Y42         LUT3 (Prop_lut3_I2_O)        0.043    -1.302 r  top_inst/mezz_jtag_emul_inst_i_1/O
                         net (fo=1882, routed)        4.257     2.955    top_inst/mezz_jtag_emul_inst/rst_logic
    SLICE_X20Y73         LUT6 (Prop_lut6_I5_O)        0.043     2.998 r  top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl[3][39]_i_1/O
                         net (fo=80, routed)          0.671     3.669    top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_cnt_reg[3]0
    SLICE_X31Y75         FDRE                                         r  top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    K28                                               0.000    12.500 f  osc_clk_p (IN)
                         net (fo=0)                   0.000    12.500    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    13.242 f  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.228    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     8.202 f  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     9.557    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.640 f  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.485    11.125    top_inst/mezz_jtag_emul_inst/clk_80mhz
    SLICE_X31Y75         FDRE                                         r  top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][32]/C  (IS_INVERTED)
                         clock pessimism             -0.715    10.411    
                         clock uncertainty           -0.293    10.117    
    SLICE_X31Y75         FDRE (Setup_fdre_C_CE)      -0.197     9.920    top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][32]
  -------------------------------------------------------------------
                         required time                          9.920    
                         arrival time                          -3.669    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][33]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 0.309ns (5.604%)  route 5.205ns (94.396%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 11.125 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.845ns
    Clock Pessimism Removal (CPR):    -0.715ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.901    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -5.149 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -3.684    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.746    -1.845    top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X84Y42         FDRE                                         r  top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y42         FDRE (Prop_fdre_C_Q)         0.223    -1.622 r  top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.277    -1.345    top_inst/vio_inst_n_6
    SLICE_X84Y42         LUT3 (Prop_lut3_I2_O)        0.043    -1.302 r  top_inst/mezz_jtag_emul_inst_i_1/O
                         net (fo=1882, routed)        4.257     2.955    top_inst/mezz_jtag_emul_inst/rst_logic
    SLICE_X20Y73         LUT6 (Prop_lut6_I5_O)        0.043     2.998 r  top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl[3][39]_i_1/O
                         net (fo=80, routed)          0.671     3.669    top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_cnt_reg[3]0
    SLICE_X31Y75         FDRE                                         r  top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    K28                                               0.000    12.500 f  osc_clk_p (IN)
                         net (fo=0)                   0.000    12.500    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    13.242 f  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.228    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     8.202 f  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     9.557    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.640 f  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.485    11.125    top_inst/mezz_jtag_emul_inst/clk_80mhz
    SLICE_X31Y75         FDRE                                         r  top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][33]/C  (IS_INVERTED)
                         clock pessimism             -0.715    10.411    
                         clock uncertainty           -0.293    10.117    
    SLICE_X31Y75         FDRE (Setup_fdre_C_CE)      -0.197     9.920    top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][33]
  -------------------------------------------------------------------
                         required time                          9.920    
                         arrival time                          -3.669    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][34]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 0.309ns (5.604%)  route 5.205ns (94.396%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 11.125 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.845ns
    Clock Pessimism Removal (CPR):    -0.715ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.901    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -5.149 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -3.684    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.746    -1.845    top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X84Y42         FDRE                                         r  top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y42         FDRE (Prop_fdre_C_Q)         0.223    -1.622 r  top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.277    -1.345    top_inst/vio_inst_n_6
    SLICE_X84Y42         LUT3 (Prop_lut3_I2_O)        0.043    -1.302 r  top_inst/mezz_jtag_emul_inst_i_1/O
                         net (fo=1882, routed)        4.257     2.955    top_inst/mezz_jtag_emul_inst/rst_logic
    SLICE_X20Y73         LUT6 (Prop_lut6_I5_O)        0.043     2.998 r  top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl[3][39]_i_1/O
                         net (fo=80, routed)          0.671     3.669    top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_cnt_reg[3]0
    SLICE_X31Y75         FDRE                                         r  top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    K28                                               0.000    12.500 f  osc_clk_p (IN)
                         net (fo=0)                   0.000    12.500    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    13.242 f  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.228    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     8.202 f  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     9.557    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.640 f  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.485    11.125    top_inst/mezz_jtag_emul_inst/clk_80mhz
    SLICE_X31Y75         FDRE                                         r  top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][34]/C  (IS_INVERTED)
                         clock pessimism             -0.715    10.411    
                         clock uncertainty           -0.293    10.117    
    SLICE_X31Y75         FDRE (Setup_fdre_C_CE)      -0.197     9.920    top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][34]
  -------------------------------------------------------------------
                         required time                          9.920    
                         arrival time                          -3.669    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][35]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 0.309ns (5.604%)  route 5.205ns (94.396%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 11.125 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.845ns
    Clock Pessimism Removal (CPR):    -0.715ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.901    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -5.149 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -3.684    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.746    -1.845    top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X84Y42         FDRE                                         r  top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y42         FDRE (Prop_fdre_C_Q)         0.223    -1.622 r  top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.277    -1.345    top_inst/vio_inst_n_6
    SLICE_X84Y42         LUT3 (Prop_lut3_I2_O)        0.043    -1.302 r  top_inst/mezz_jtag_emul_inst_i_1/O
                         net (fo=1882, routed)        4.257     2.955    top_inst/mezz_jtag_emul_inst/rst_logic
    SLICE_X20Y73         LUT6 (Prop_lut6_I5_O)        0.043     2.998 r  top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl[3][39]_i_1/O
                         net (fo=80, routed)          0.671     3.669    top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_cnt_reg[3]0
    SLICE_X31Y75         FDRE                                         r  top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    K28                                               0.000    12.500 f  osc_clk_p (IN)
                         net (fo=0)                   0.000    12.500    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    13.242 f  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.228    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     8.202 f  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     9.557    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.640 f  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.485    11.125    top_inst/mezz_jtag_emul_inst/clk_80mhz
    SLICE_X31Y75         FDRE                                         r  top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][35]/C  (IS_INVERTED)
                         clock pessimism             -0.715    10.411    
                         clock uncertainty           -0.293    10.117    
    SLICE_X31Y75         FDRE (Setup_fdre_C_CE)      -0.197     9.920    top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][35]
  -------------------------------------------------------------------
                         required time                          9.920    
                         arrival time                          -3.669    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][6]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 0.309ns (5.604%)  route 5.205ns (94.396%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 11.125 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.845ns
    Clock Pessimism Removal (CPR):    -0.715ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.901    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -5.149 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -3.684    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.746    -1.845    top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X84Y42         FDRE                                         r  top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y42         FDRE (Prop_fdre_C_Q)         0.223    -1.622 r  top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.277    -1.345    top_inst/vio_inst_n_6
    SLICE_X84Y42         LUT3 (Prop_lut3_I2_O)        0.043    -1.302 r  top_inst/mezz_jtag_emul_inst_i_1/O
                         net (fo=1882, routed)        4.257     2.955    top_inst/mezz_jtag_emul_inst/rst_logic
    SLICE_X20Y73         LUT6 (Prop_lut6_I5_O)        0.043     2.998 r  top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl[3][39]_i_1/O
                         net (fo=80, routed)          0.671     3.669    top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_cnt_reg[3]0
    SLICE_X31Y75         FDRE                                         r  top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    K28                                               0.000    12.500 f  osc_clk_p (IN)
                         net (fo=0)                   0.000    12.500    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    13.242 f  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.228    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     8.202 f  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     9.557    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.640 f  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.485    11.125    top_inst/mezz_jtag_emul_inst/clk_80mhz
    SLICE_X31Y75         FDRE                                         r  top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][6]/C  (IS_INVERTED)
                         clock pessimism             -0.715    10.411    
                         clock uncertainty           -0.293    10.117    
    SLICE_X31Y75         FDRE (Setup_fdre_C_CE)      -0.197     9.920    top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_reg[3][6]
  -------------------------------------------------------------------
                         required time                          9.920    
                         arrival time                          -3.669    
  -------------------------------------------------------------------
                         slack                                  6.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.768%)  route 0.134ns (51.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.372ns
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    -0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.947    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.672 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.098    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.741    -0.331    ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_o
    SLICE_X29Y49         FDRE                                         r  ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.100    -0.231 r  ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[14]/Q
                         net (fo=1, routed)           0.134    -0.097    ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg_n_0_[14]
    SLICE_X29Y50         LUT6 (Prop_lut6_I0_O)        0.028    -0.069 r  ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[13]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.069    ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[13]_i_1__4_n_0
    SLICE_X29Y50         FDRE                                         r  ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.969 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.332    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.930    -0.372    ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_o
    SLICE_X29Y50         FDRE                                         r  ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[13]/C
                         clock pessimism              0.182    -0.190    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.061    -0.129    ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[13]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.852%)  route 0.134ns (51.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.374ns
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    -0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.947    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.672 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.098    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.740    -0.332    ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_o
    SLICE_X33Y49         FDRE                                         r  ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.100    -0.232 r  ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[7]/Q
                         net (fo=1, routed)           0.134    -0.098    ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg_n_0_[7]
    SLICE_X32Y50         LUT6 (Prop_lut6_I0_O)        0.028    -0.070 r  ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[6]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.070    ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[6]_i_1__3_n_0
    SLICE_X32Y50         FDRE                                         r  ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.969 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.332    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.928    -0.374    ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_o
    SLICE_X32Y50         FDRE                                         r  ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[6]/C
                         clock pessimism              0.182    -0.192    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.061    -0.131    ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[6]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ETH_TX_Packing_inst/vio_ETH_TX_PRELOAD_inst/inst/bus_data_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            ETH_TX_Packing_inst/vio_ETH_TX_PRELOAD_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.091ns (35.027%)  route 0.169ns (64.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.947    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.672 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.098    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.691    -0.381    ETH_TX_Packing_inst/vio_ETH_TX_PRELOAD_inst/inst/bus_clk
    SLICE_X75Y34         FDRE                                         r  ETH_TX_Packing_inst/vio_ETH_TX_PRELOAD_inst/inst/bus_data_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y34         FDRE (Prop_fdre_C_Q)         0.091    -0.290 r  ETH_TX_Packing_inst/vio_ETH_TX_PRELOAD_inst/inst/bus_data_int_reg[3]/Q
                         net (fo=3, routed)           0.169    -0.121    ETH_TX_Packing_inst/vio_ETH_TX_PRELOAD_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Q[3]
    SLICE_X82Y33         FDRE                                         r  ETH_TX_Packing_inst/vio_ETH_TX_PRELOAD_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.969 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.332    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.951    -0.351    ETH_TX_Packing_inst/vio_ETH_TX_PRELOAD_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/CLK
    SLICE_X82Y33         FDRE                                         r  ETH_TX_Packing_inst/vio_ETH_TX_PRELOAD_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[3]/C
                         clock pessimism              0.162    -0.189    
    SLICE_X82Y33         FDRE (Hold_fdre_C_D)         0.002    -0.187    ETH_TX_Packing_inst/vio_ETH_TX_PRELOAD_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[3]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 top_inst/vio_inst/inst/PROBE_IN_INST/data_int_sync2_reg[506]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            top_inst/vio_inst/inst/PROBE_IN_INST/dn_activity_reg[506]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.155ns (49.585%)  route 0.158ns (50.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.429ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.947    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.672 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.098    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.639    -0.433    top_inst/vio_inst/inst/PROBE_IN_INST/out
    SLICE_X80Y80         FDRE                                         r  top_inst/vio_inst/inst/PROBE_IN_INST/data_int_sync2_reg[506]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y80         FDRE (Prop_fdre_C_Q)         0.091    -0.342 r  top_inst/vio_inst/inst/PROBE_IN_INST/data_int_sync2_reg[506]/Q
                         net (fo=3, routed)           0.158    -0.185    top_inst/vio_inst/inst/PROBE_IN_INST/data_int_sync2[506]
    SLICE_X77Y80         LUT3 (Prop_lut3_I2_O)        0.064    -0.121 r  top_inst/vio_inst/inst/PROBE_IN_INST/dn_activity[506]_i_1/O
                         net (fo=1, routed)           0.000    -0.121    top_inst/vio_inst/inst/PROBE_IN_INST/dn_activity11516_out
    SLICE_X77Y80         FDRE                                         r  top_inst/vio_inst/inst/PROBE_IN_INST/dn_activity_reg[506]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.969 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.332    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.873    -0.429    top_inst/vio_inst/inst/PROBE_IN_INST/out
    SLICE_X77Y80         FDRE                                         r  top_inst/vio_inst/inst/PROBE_IN_INST/dn_activity_reg[506]/C
                         clock pessimism              0.182    -0.247    
    SLICE_X77Y80         FDRE (Hold_fdre_C_D)         0.060    -0.187    top_inst/vio_inst/inst/PROBE_IN_INST/dn_activity_reg[506]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.118%)  route 0.092ns (47.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.373ns
    Clock Pessimism Removal (CPR):    0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.947    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.672 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.098    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.699    -0.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X57Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDRE (Prop_fdre_C_Q)         0.100    -0.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/Q
                         net (fo=1, routed)           0.092    -0.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X54Y43         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.969 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.332    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.958    -0.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X54Y43         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.015    -0.359    
    SLICE_X54Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108    -0.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ETH_TX_Submodule_Sending_FSM_vio_data_inst/data_reg_reg[781]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            ETH_TX_Submodule_Sending_FSM_vio_data_inst/data_reg_reg[789]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.173ns (56.727%)  route 0.132ns (43.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.486ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.947    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.672 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.098    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.649    -0.423    ETH_TX_Submodule_Sending_FSM_vio_data_inst/clk_user_out
    SLICE_X52Y99         FDRE                                         r  ETH_TX_Submodule_Sending_FSM_vio_data_inst/data_reg_reg[781]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.107    -0.316 r  ETH_TX_Submodule_Sending_FSM_vio_data_inst/data_reg_reg[781]/Q
                         net (fo=1, routed)           0.132    -0.184    ETH_TX_Submodule_Sending_FSM_vio_data_inst/data_reg_reg_n_0_[781]
    SLICE_X52Y100        LUT3 (Prop_lut3_I0_O)        0.066    -0.118 r  ETH_TX_Submodule_Sending_FSM_vio_data_inst/data_reg[789]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    ETH_TX_Submodule_Sending_FSM_vio_data_inst/data_reg[789]
    SLICE_X52Y100        FDRE                                         r  ETH_TX_Submodule_Sending_FSM_vio_data_inst/data_reg_reg[789]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.969 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.332    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.816    -0.486    ETH_TX_Submodule_Sending_FSM_vio_data_inst/clk_user_out
    SLICE_X52Y100        FDRE                                         r  ETH_TX_Submodule_Sending_FSM_vio_data_inst/data_reg_reg[789]/C
                         clock pessimism              0.202    -0.284    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.096    -0.188    ETH_TX_Submodule_Sending_FSM_vio_data_inst/data_reg_reg[789]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Control_Center_inst/ETH_TX_Submodule_Sending_CC_inst/data_reg_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            Control_Center_inst/ETH_TX_Submodule_Sending_CC_inst/data_reg_reg[328]_srl30___ETH_TX_Submodule_Sending_CC_inst_data_reg_reg_r_28/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.375ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.947    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.672 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.098    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.697    -0.375    Control_Center_inst/ETH_TX_Submodule_Sending_CC_inst/user_clk
    SLICE_X87Y35         FDRE                                         r  Control_Center_inst/ETH_TX_Submodule_Sending_CC_inst/data_reg_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y35         FDRE (Prop_fdre_C_Q)         0.091    -0.284 r  Control_Center_inst/ETH_TX_Submodule_Sending_CC_inst/data_reg_reg[88]/Q
                         net (fo=1, routed)           0.106    -0.178    Control_Center_inst/ETH_TX_Submodule_Sending_CC_inst/data_reg_reg_n_0_[88]
    SLICE_X86Y35         SRLC32E                                      r  Control_Center_inst/ETH_TX_Submodule_Sending_CC_inst/data_reg_reg[328]_srl30___ETH_TX_Submodule_Sending_CC_inst_data_reg_reg_r_28/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.969 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.332    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.955    -0.347    Control_Center_inst/ETH_TX_Submodule_Sending_CC_inst/user_clk
    SLICE_X86Y35         SRLC32E                                      r  Control_Center_inst/ETH_TX_Submodule_Sending_CC_inst/data_reg_reg[328]_srl30___ETH_TX_Submodule_Sending_CC_inst_data_reg_reg_r_28/CLK
                         clock pessimism             -0.017    -0.364    
    SLICE_X86Y35         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.116    -0.248    Control_Center_inst/ETH_TX_Submodule_Sending_CC_inst/data_reg_reg[328]_srl30___ETH_TX_Submodule_Sending_CC_inst_data_reg_reg_r_28
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 top_inst/vio_inst/inst/PROBE_IN_INST/data_int_sync2_reg[330]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            top_inst/vio_inst/inst/PROBE_IN_INST/up_activity_reg[330]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.155ns (44.945%)  route 0.190ns (55.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.428ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.947    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.672 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.098    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.640    -0.432    top_inst/vio_inst/inst/PROBE_IN_INST/out
    SLICE_X80Y68         FDRE                                         r  top_inst/vio_inst/inst/PROBE_IN_INST/data_int_sync2_reg[330]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y68         FDRE (Prop_fdre_C_Q)         0.091    -0.341 f  top_inst/vio_inst/inst/PROBE_IN_INST/data_int_sync2_reg[330]/Q
                         net (fo=3, routed)           0.190    -0.151    top_inst/vio_inst/inst/PROBE_IN_INST/data_int_sync2[330]
    SLICE_X78Y67         LUT3 (Prop_lut3_I1_O)        0.064    -0.087 r  top_inst/vio_inst/inst/PROBE_IN_INST/up_activity[330]_i_1/O
                         net (fo=1, routed)           0.000    -0.087    top_inst/vio_inst/inst/PROBE_IN_INST/up_activity14099_out
    SLICE_X78Y67         FDRE                                         r  top_inst/vio_inst/inst/PROBE_IN_INST/up_activity_reg[330]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.969 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.332    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.874    -0.428    top_inst/vio_inst/inst/PROBE_IN_INST/out
    SLICE_X78Y67         FDRE                                         r  top_inst/vio_inst/inst/PROBE_IN_INST/up_activity_reg[330]/C
                         clock pessimism              0.182    -0.246    
    SLICE_X78Y67         FDRE (Hold_fdre_C_D)         0.087    -0.159    top_inst/vio_inst/inst/PROBE_IN_INST/up_activity_reg[330]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 top_inst/vio_inst/inst/PROBE_IN_INST/data_int_sync2_reg[274]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            top_inst/vio_inst/inst/PROBE_IN_INST/dn_activity_reg[274]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.179ns (54.159%)  route 0.152ns (45.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.947    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.672 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.098    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.638    -0.434    top_inst/vio_inst/inst/PROBE_IN_INST/out
    SLICE_X78Y63         FDRE                                         r  top_inst/vio_inst/inst/PROBE_IN_INST/data_int_sync2_reg[274]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y63         FDRE (Prop_fdre_C_Q)         0.107    -0.327 r  top_inst/vio_inst/inst/PROBE_IN_INST/data_int_sync2_reg[274]/Q
                         net (fo=3, routed)           0.152    -0.176    top_inst/vio_inst/inst/PROBE_IN_INST/data_int_sync2[274]
    SLICE_X80Y62         LUT3 (Prop_lut3_I2_O)        0.072    -0.104 r  top_inst/vio_inst/inst/PROBE_IN_INST/dn_activity[274]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    top_inst/vio_inst/inst/PROBE_IN_INST/dn_activity1820_out
    SLICE_X80Y62         FDRE                                         r  top_inst/vio_inst/inst/PROBE_IN_INST/dn_activity_reg[274]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.969 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.332    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.882    -0.420    top_inst/vio_inst/inst/PROBE_IN_INST/out
    SLICE_X80Y62         FDRE                                         r  top_inst/vio_inst/inst/PROBE_IN_INST/dn_activity_reg[274]/C
                         clock pessimism              0.182    -0.238    
    SLICE_X80Y62         FDRE (Hold_fdre_C_D)         0.061    -0.177    top_inst/vio_inst/inst/PROBE_IN_INST/dn_activity_reg[274]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.373ns
    Clock Pessimism Removal (CPR):    0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.947    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.672 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.098    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.699    -0.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X57Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.100    -0.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]/Q
                         net (fo=1, routed)           0.096    -0.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X56Y43         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.969 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.332    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.958    -0.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X56Y43         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.015    -0.359    
    SLICE_X56Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106    -0.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         24.999
Sources:            { top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         24.999      22.904     RAMB18_X2Y10     fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         24.999      22.904     RAMB18_X2Y10     fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         24.999      22.904     RAMB36_X0Y8      ila_eth_rx_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         24.999      22.904     RAMB18_X1Y10     ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         24.999      22.904     RAMB36_X1Y4      ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         24.999      23.160     RAMB18_X3Y12     Sendback_Center_inst/fifo_ETH_TX_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         24.999      23.591     BUFGCTRL_X0Y3    top_inst/clk_gen_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         24.999      23.928     MMCME2_ADV_X0Y3  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         24.999      24.249     SLICE_X26Y36     ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         24.999      24.249     SLICE_X26Y36     ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.999      188.361    MMCME2_ADV_X0Y3  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X56Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X56Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X56Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X56Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X56Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X56Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         12.500      11.732     SLICE_X56Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         12.500      11.732     SLICE_X56Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X54Y44     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X54Y44     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X56Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X56Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X56Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X56Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X56Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X56Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         12.500      11.732     SLICE_X56Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         12.500      11.732     SLICE_X56Y43     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X54Y44     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X54Y44     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       48.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.599ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.448ns  (required time - arrival time)
  Source:                 top_inst/clkdiv_cnt3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Destination:            top_inst/clkdiv_cnt3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            49.998ns  (clk_out2_clk_wiz_0 rise@49.998ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.309ns (24.564%)  route 0.949ns (75.436%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns = ( 48.237 - 49.998 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.901    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -5.149 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -3.684    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -3.591 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          1.229    -2.362    top_inst/clk_40mhz_tmp
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDRE (Prop_fdre_C_Q)         0.223    -2.139 r  top_inst/clkdiv_cnt3_reg[0]/Q
                         net (fo=7, routed)           0.508    -1.631    top_inst/clkdiv_cnt3_reg_n_0_[0]
    SLICE_X81Y196        LUT6 (Prop_lut6_I3_O)        0.043    -1.588 r  top_inst/clkdiv_cnt3[10]_i_2/O
                         net (fo=5, routed)           0.441    -1.147    top_inst/clkdiv_cnt3[10]_i_2_n_0
    SLICE_X80Y196        LUT4 (Prop_lut4_I1_O)        0.043    -1.104 r  top_inst/clkdiv_cnt3[8]_i_1/O
                         net (fo=1, routed)           0.000    -1.104    top_inst/plusOp[8]
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     49.998    49.998 r  
    K28                                               0.000    49.998 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    49.998    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    50.741 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.727    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026    45.701 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    47.056    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    47.139 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          1.098    48.237    top_inst/clk_40mhz_tmp
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[8]/C
                         clock pessimism             -0.601    47.636    
                         clock uncertainty           -0.325    47.311    
    SLICE_X80Y196        FDRE (Setup_fdre_C_D)        0.033    47.344    top_inst/clkdiv_cnt3_reg[8]
  -------------------------------------------------------------------
                         required time                         47.344    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                 48.448    

Slack (MET) :             48.453ns  (required time - arrival time)
  Source:                 top_inst/clkdiv_cnt3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Destination:            top_inst/clkdiv_cnt3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            49.998ns  (clk_out2_clk_wiz_0 rise@49.998ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.309ns (24.649%)  route 0.945ns (75.351%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns = ( 48.237 - 49.998 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.901    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -5.149 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -3.684    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -3.591 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          1.229    -2.362    top_inst/clk_40mhz_tmp
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDRE (Prop_fdre_C_Q)         0.223    -2.139 r  top_inst/clkdiv_cnt3_reg[0]/Q
                         net (fo=7, routed)           0.508    -1.631    top_inst/clkdiv_cnt3_reg_n_0_[0]
    SLICE_X81Y196        LUT6 (Prop_lut6_I3_O)        0.043    -1.588 r  top_inst/clkdiv_cnt3[10]_i_2/O
                         net (fo=5, routed)           0.437    -1.151    top_inst/clkdiv_cnt3[10]_i_2_n_0
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.043    -1.108 r  top_inst/clkdiv_cnt3[6]_i_1/O
                         net (fo=1, routed)           0.000    -1.108    top_inst/plusOp[6]
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     49.998    49.998 r  
    K28                                               0.000    49.998 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    49.998    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    50.741 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.727    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026    45.701 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    47.056    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    47.139 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          1.098    48.237    top_inst/clk_40mhz_tmp
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[6]/C
                         clock pessimism             -0.601    47.636    
                         clock uncertainty           -0.325    47.311    
    SLICE_X80Y196        FDRE (Setup_fdre_C_D)        0.034    47.345    top_inst/clkdiv_cnt3_reg[6]
  -------------------------------------------------------------------
                         required time                         47.345    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                 48.453    

Slack (MET) :             48.461ns  (required time - arrival time)
  Source:                 top_inst/clkdiv_cnt3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Destination:            top_inst/clkdiv_cnt3_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            49.998ns  (clk_out2_clk_wiz_0 rise@49.998ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.321ns (25.277%)  route 0.949ns (74.723%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns = ( 48.237 - 49.998 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.901    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -5.149 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -3.684    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -3.591 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          1.229    -2.362    top_inst/clk_40mhz_tmp
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDRE (Prop_fdre_C_Q)         0.223    -2.139 r  top_inst/clkdiv_cnt3_reg[0]/Q
                         net (fo=7, routed)           0.508    -1.631    top_inst/clkdiv_cnt3_reg_n_0_[0]
    SLICE_X81Y196        LUT6 (Prop_lut6_I3_O)        0.043    -1.588 r  top_inst/clkdiv_cnt3[10]_i_2/O
                         net (fo=5, routed)           0.441    -1.147    top_inst/clkdiv_cnt3[10]_i_2_n_0
    SLICE_X80Y196        LUT5 (Prop_lut5_I1_O)        0.055    -1.092 r  top_inst/clkdiv_cnt3[9]_i_1/O
                         net (fo=1, routed)           0.000    -1.092    top_inst/plusOp[9]
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     49.998    49.998 r  
    K28                                               0.000    49.998 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    49.998    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    50.741 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.727    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026    45.701 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    47.056    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    47.139 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          1.098    48.237    top_inst/clk_40mhz_tmp
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[9]/C
                         clock pessimism             -0.601    47.636    
                         clock uncertainty           -0.325    47.311    
    SLICE_X80Y196        FDRE (Setup_fdre_C_D)        0.058    47.369    top_inst/clkdiv_cnt3_reg[9]
  -------------------------------------------------------------------
                         required time                         47.369    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                 48.461    

Slack (MET) :             48.469ns  (required time - arrival time)
  Source:                 top_inst/clkdiv_cnt3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Destination:            top_inst/clkdiv_cnt3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            49.998ns  (clk_out2_clk_wiz_0 rise@49.998ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.317ns (25.127%)  route 0.945ns (74.873%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns = ( 48.237 - 49.998 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.901    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -5.149 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -3.684    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -3.591 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          1.229    -2.362    top_inst/clk_40mhz_tmp
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDRE (Prop_fdre_C_Q)         0.223    -2.139 r  top_inst/clkdiv_cnt3_reg[0]/Q
                         net (fo=7, routed)           0.508    -1.631    top_inst/clkdiv_cnt3_reg_n_0_[0]
    SLICE_X81Y196        LUT6 (Prop_lut6_I3_O)        0.043    -1.588 r  top_inst/clkdiv_cnt3[10]_i_2/O
                         net (fo=5, routed)           0.437    -1.151    top_inst/clkdiv_cnt3[10]_i_2_n_0
    SLICE_X80Y196        LUT3 (Prop_lut3_I0_O)        0.051    -1.100 r  top_inst/clkdiv_cnt3[7]_i_1/O
                         net (fo=1, routed)           0.000    -1.100    top_inst/plusOp[7]
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     49.998    49.998 r  
    K28                                               0.000    49.998 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    49.998    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    50.741 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.727    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026    45.701 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    47.056    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    47.139 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          1.098    48.237    top_inst/clk_40mhz_tmp
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[7]/C
                         clock pessimism             -0.601    47.636    
                         clock uncertainty           -0.325    47.311    
    SLICE_X80Y196        FDRE (Setup_fdre_C_D)        0.058    47.369    top_inst/clkdiv_cnt3_reg[7]
  -------------------------------------------------------------------
                         required time                         47.369    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                 48.469    

Slack (MET) :             48.576ns  (required time - arrival time)
  Source:                 top_inst/clkdiv_cnt3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Destination:            top_inst/clkdiv_cnt3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            49.998ns  (clk_out2_clk_wiz_0 rise@49.998ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.309ns (27.331%)  route 0.822ns (72.669%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns = ( 48.237 - 49.998 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.901    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -5.149 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -3.684    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -3.591 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          1.229    -2.362    top_inst/clk_40mhz_tmp
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDRE (Prop_fdre_C_Q)         0.223    -2.139 r  top_inst/clkdiv_cnt3_reg[0]/Q
                         net (fo=7, routed)           0.508    -1.631    top_inst/clkdiv_cnt3_reg_n_0_[0]
    SLICE_X81Y196        LUT6 (Prop_lut6_I3_O)        0.043    -1.588 r  top_inst/clkdiv_cnt3[10]_i_2/O
                         net (fo=5, routed)           0.314    -1.274    top_inst/clkdiv_cnt3[10]_i_2_n_0
    SLICE_X80Y196        LUT6 (Prop_lut6_I2_O)        0.043    -1.231 r  top_inst/clkdiv_cnt3[10]_i_1/O
                         net (fo=1, routed)           0.000    -1.231    top_inst/plusOp[10]
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     49.998    49.998 r  
    K28                                               0.000    49.998 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    49.998    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    50.741 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.727    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026    45.701 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    47.056    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    47.139 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          1.098    48.237    top_inst/clk_40mhz_tmp
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[10]/C
                         clock pessimism             -0.601    47.636    
                         clock uncertainty           -0.325    47.311    
    SLICE_X80Y196        FDRE (Setup_fdre_C_D)        0.034    47.345    top_inst/clkdiv_cnt3_reg[10]
  -------------------------------------------------------------------
                         required time                         47.345    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                 48.576    

Slack (MET) :             48.917ns  (required time - arrival time)
  Source:                 top_inst/clkdiv_cnt3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Destination:            top_inst/clkdiv_cnt3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            49.998ns  (clk_out2_clk_wiz_0 rise@49.998ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.266ns (34.591%)  route 0.503ns (65.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns = ( 48.237 - 49.998 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.622ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.901    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -5.149 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -3.684    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -3.591 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          1.229    -2.362    top_inst/clk_40mhz_tmp
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDRE (Prop_fdre_C_Q)         0.223    -2.139 r  top_inst/clkdiv_cnt3_reg[0]/Q
                         net (fo=7, routed)           0.503    -1.636    top_inst/clkdiv_cnt3_reg_n_0_[0]
    SLICE_X81Y196        LUT6 (Prop_lut6_I2_O)        0.043    -1.593 r  top_inst/clkdiv_cnt3[5]_i_1/O
                         net (fo=1, routed)           0.000    -1.593    top_inst/plusOp[5]
    SLICE_X81Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     49.998    49.998 r  
    K28                                               0.000    49.998 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    49.998    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    50.741 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.727    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026    45.701 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    47.056    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    47.139 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          1.098    48.237    top_inst/clk_40mhz_tmp
    SLICE_X81Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[5]/C
                         clock pessimism             -0.622    47.615    
                         clock uncertainty           -0.325    47.290    
    SLICE_X81Y196        FDRE (Setup_fdre_C_D)        0.034    47.324    top_inst/clkdiv_cnt3_reg[5]
  -------------------------------------------------------------------
                         required time                         47.324    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                 48.917    

Slack (MET) :             48.924ns  (required time - arrival time)
  Source:                 top_inst/clkdiv_cnt3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Destination:            top_inst/clkdiv_cnt3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            49.998ns  (clk_out2_clk_wiz_0 rise@49.998ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.266ns (34.909%)  route 0.496ns (65.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns = ( 48.237 - 49.998 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.622ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.901    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -5.149 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -3.684    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -3.591 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          1.229    -2.362    top_inst/clk_40mhz_tmp
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDRE (Prop_fdre_C_Q)         0.223    -2.139 r  top_inst/clkdiv_cnt3_reg[0]/Q
                         net (fo=7, routed)           0.496    -1.643    top_inst/clkdiv_cnt3_reg_n_0_[0]
    SLICE_X81Y196        LUT2 (Prop_lut2_I0_O)        0.043    -1.600 r  top_inst/clkdiv_cnt3[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.600    top_inst/plusOp[1]
    SLICE_X81Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     49.998    49.998 r  
    K28                                               0.000    49.998 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    49.998    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    50.741 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.727    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026    45.701 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    47.056    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    47.139 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          1.098    48.237    top_inst/clk_40mhz_tmp
    SLICE_X81Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[1]/C
                         clock pessimism             -0.622    47.615    
                         clock uncertainty           -0.325    47.290    
    SLICE_X81Y196        FDRE (Setup_fdre_C_D)        0.034    47.324    top_inst/clkdiv_cnt3_reg[1]
  -------------------------------------------------------------------
                         required time                         47.324    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                 48.924    

Slack (MET) :             48.940ns  (required time - arrival time)
  Source:                 top_inst/clkdiv_cnt3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Destination:            top_inst/clkdiv_cnt3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            49.998ns  (clk_out2_clk_wiz_0 rise@49.998ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.274ns (35.585%)  route 0.496ns (64.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns = ( 48.237 - 49.998 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.622ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.901    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -5.149 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -3.684    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -3.591 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          1.229    -2.362    top_inst/clk_40mhz_tmp
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDRE (Prop_fdre_C_Q)         0.223    -2.139 r  top_inst/clkdiv_cnt3_reg[0]/Q
                         net (fo=7, routed)           0.496    -1.643    top_inst/clkdiv_cnt3_reg_n_0_[0]
    SLICE_X81Y196        LUT3 (Prop_lut3_I0_O)        0.051    -1.592 r  top_inst/clkdiv_cnt3[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.592    top_inst/plusOp[2]
    SLICE_X81Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     49.998    49.998 r  
    K28                                               0.000    49.998 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    49.998    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    50.741 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.727    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026    45.701 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    47.056    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    47.139 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          1.098    48.237    top_inst/clk_40mhz_tmp
    SLICE_X81Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[2]/C
                         clock pessimism             -0.622    47.615    
                         clock uncertainty           -0.325    47.290    
    SLICE_X81Y196        FDRE (Setup_fdre_C_D)        0.058    47.348    top_inst/clkdiv_cnt3_reg[2]
  -------------------------------------------------------------------
                         required time                         47.348    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                 48.940    

Slack (MET) :             49.003ns  (required time - arrival time)
  Source:                 top_inst/clkdiv_cnt3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Destination:            top_inst/clkdiv_cnt3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            49.998ns  (clk_out2_clk_wiz_0 rise@49.998ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.330ns (46.980%)  route 0.372ns (53.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns = ( 48.237 - 49.998 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.901    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -5.149 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -3.684    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -3.591 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          1.229    -2.362    top_inst/clk_40mhz_tmp
    SLICE_X81Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y196        FDRE (Prop_fdre_C_Q)         0.204    -2.158 r  top_inst/clkdiv_cnt3_reg[2]/Q
                         net (fo=5, routed)           0.372    -1.785    top_inst/clkdiv_cnt3_reg_n_0_[2]
    SLICE_X81Y196        LUT4 (Prop_lut4_I2_O)        0.126    -1.659 r  top_inst/clkdiv_cnt3[3]_i_1/O
                         net (fo=1, routed)           0.000    -1.659    top_inst/plusOp[3]
    SLICE_X81Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     49.998    49.998 r  
    K28                                               0.000    49.998 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    49.998    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    50.741 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.727    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026    45.701 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    47.056    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    47.139 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          1.098    48.237    top_inst/clk_40mhz_tmp
    SLICE_X81Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[3]/C
                         clock pessimism             -0.601    47.636    
                         clock uncertainty           -0.325    47.311    
    SLICE_X81Y196        FDRE (Setup_fdre_C_D)        0.033    47.344    top_inst/clkdiv_cnt3_reg[3]
  -------------------------------------------------------------------
                         required time                         47.344    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                 49.003    

Slack (MET) :             49.017ns  (required time - arrival time)
  Source:                 top_inst/clkdiv_cnt3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Destination:            top_inst/clkdiv_cnt3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            49.998ns  (clk_out2_clk_wiz_0 rise@49.998ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.341ns (47.797%)  route 0.372ns (52.203%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns = ( 48.237 - 49.998 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.901    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -5.149 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -3.684    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -3.591 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          1.229    -2.362    top_inst/clk_40mhz_tmp
    SLICE_X81Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y196        FDRE (Prop_fdre_C_Q)         0.204    -2.158 r  top_inst/clkdiv_cnt3_reg[2]/Q
                         net (fo=5, routed)           0.372    -1.785    top_inst/clkdiv_cnt3_reg_n_0_[2]
    SLICE_X81Y196        LUT5 (Prop_lut5_I0_O)        0.137    -1.648 r  top_inst/clkdiv_cnt3[4]_i_1/O
                         net (fo=1, routed)           0.000    -1.648    top_inst/plusOp[4]
    SLICE_X81Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     49.998    49.998 r  
    K28                                               0.000    49.998 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    49.998    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    50.741 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.727    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026    45.701 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    47.056    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    47.139 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          1.098    48.237    top_inst/clk_40mhz_tmp
    SLICE_X81Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[4]/C
                         clock pessimism             -0.601    47.636    
                         clock uncertainty           -0.325    47.311    
    SLICE_X81Y196        FDRE (Setup_fdre_C_D)        0.058    47.369    top_inst/clkdiv_cnt3_reg[4]
  -------------------------------------------------------------------
                         required time                         47.369    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                 49.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 top_inst/clkdiv_cnt3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Destination:            top_inst/clkdiv_cnt3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.155ns (62.661%)  route 0.092ns (37.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.947    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.672 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.098    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.072 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          0.543    -0.529    top_inst/clk_40mhz_tmp
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDRE (Prop_fdre_C_Q)         0.091    -0.438 r  top_inst/clkdiv_cnt3_reg[9]/Q
                         net (fo=2, routed)           0.092    -0.346    top_inst/clkdiv_cnt3_reg_n_0_[9]
    SLICE_X80Y196        LUT6 (Prop_lut6_I4_O)        0.064    -0.282 r  top_inst/clkdiv_cnt3[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    top_inst/plusOp[10]
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.969 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.332    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030    -1.302 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          0.742    -0.560    top_inst/clk_40mhz_tmp
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[10]/C
                         clock pessimism              0.031    -0.529    
    SLICE_X80Y196        FDRE (Hold_fdre_C_D)         0.061    -0.468    top_inst/clkdiv_cnt3_reg[10]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 top_inst/clkdiv_cnt3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Destination:            top_inst/clkdiv_cnt3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.155ns (62.568%)  route 0.093ns (37.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.947    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.672 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.098    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.072 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          0.543    -0.529    top_inst/clk_40mhz_tmp
    SLICE_X81Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y196        FDRE (Prop_fdre_C_Q)         0.091    -0.438 r  top_inst/clkdiv_cnt3_reg[4]/Q
                         net (fo=3, routed)           0.093    -0.345    top_inst/clkdiv_cnt3_reg_n_0_[4]
    SLICE_X81Y196        LUT6 (Prop_lut6_I4_O)        0.064    -0.281 r  top_inst/clkdiv_cnt3[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    top_inst/plusOp[5]
    SLICE_X81Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.969 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.332    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030    -1.302 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          0.742    -0.560    top_inst/clk_40mhz_tmp
    SLICE_X81Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[5]/C
                         clock pessimism              0.031    -0.529    
    SLICE_X81Y196        FDRE (Hold_fdre_C_D)         0.061    -0.468    top_inst/clkdiv_cnt3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 top_inst/clkdiv_cnt3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Destination:            top_inst/clkdiv_cnt3_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.130ns (46.449%)  route 0.150ns (53.551%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.947    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.672 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.098    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.072 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          0.543    -0.529    top_inst/clk_40mhz_tmp
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDRE (Prop_fdre_C_Q)         0.100    -0.429 r  top_inst/clkdiv_cnt3_reg[6]/Q
                         net (fo=5, routed)           0.150    -0.279    top_inst/clkdiv_cnt3_reg_n_0_[6]
    SLICE_X80Y196        LUT5 (Prop_lut5_I2_O)        0.030    -0.249 r  top_inst/clkdiv_cnt3[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    top_inst/plusOp[9]
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.969 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.332    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030    -1.302 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          0.742    -0.560    top_inst/clk_40mhz_tmp
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[9]/C
                         clock pessimism              0.031    -0.529    
    SLICE_X80Y196        FDRE (Hold_fdre_C_D)         0.075    -0.454    top_inst/clkdiv_cnt3_reg[9]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 top_inst/clkdiv_cnt3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Destination:            top_inst/clkdiv_cnt3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.129ns (45.892%)  route 0.152ns (54.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.947    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.672 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.098    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.072 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          0.543    -0.529    top_inst/clk_40mhz_tmp
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDRE (Prop_fdre_C_Q)         0.100    -0.429 r  top_inst/clkdiv_cnt3_reg[6]/Q
                         net (fo=5, routed)           0.152    -0.277    top_inst/clkdiv_cnt3_reg_n_0_[6]
    SLICE_X80Y196        LUT3 (Prop_lut3_I1_O)        0.029    -0.248 r  top_inst/clkdiv_cnt3[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    top_inst/plusOp[7]
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.969 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.332    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030    -1.302 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          0.742    -0.560    top_inst/clk_40mhz_tmp
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[7]/C
                         clock pessimism              0.031    -0.529    
    SLICE_X80Y196        FDRE (Hold_fdre_C_D)         0.075    -0.454    top_inst/clkdiv_cnt3_reg[7]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 top_inst/clkdiv_cnt3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Destination:            top_inst/clkdiv_cnt3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.133ns (44.485%)  route 0.166ns (55.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.947    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.672 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.098    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.072 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          0.543    -0.529    top_inst/clk_40mhz_tmp
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDRE (Prop_fdre_C_Q)         0.100    -0.429 r  top_inst/clkdiv_cnt3_reg[0]/Q
                         net (fo=7, routed)           0.166    -0.263    top_inst/clkdiv_cnt3_reg_n_0_[0]
    SLICE_X81Y196        LUT5 (Prop_lut5_I1_O)        0.033    -0.230 r  top_inst/clkdiv_cnt3[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    top_inst/plusOp[4]
    SLICE_X81Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.969 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.332    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030    -1.302 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          0.742    -0.560    top_inst/clk_40mhz_tmp
    SLICE_X81Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[4]/C
                         clock pessimism              0.042    -0.518    
    SLICE_X81Y196        FDRE (Hold_fdre_C_D)         0.075    -0.443    top_inst/clkdiv_cnt3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 top_inst/clkdiv_cnt3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Destination:            top_inst/clkdiv_cnt3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.207%)  route 0.149ns (53.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.947    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.672 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.098    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.072 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          0.543    -0.529    top_inst/clk_40mhz_tmp
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDRE (Prop_fdre_C_Q)         0.100    -0.429 r  top_inst/clkdiv_cnt3_reg[8]/Q
                         net (fo=3, routed)           0.149    -0.280    top_inst/clkdiv_cnt3_reg_n_0_[8]
    SLICE_X80Y196        LUT4 (Prop_lut4_I3_O)        0.028    -0.252 r  top_inst/clkdiv_cnt3[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    top_inst/plusOp[8]
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.969 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.332    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030    -1.302 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          0.742    -0.560    top_inst/clk_40mhz_tmp
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[8]/C
                         clock pessimism              0.031    -0.529    
    SLICE_X80Y196        FDRE (Hold_fdre_C_D)         0.060    -0.469    top_inst/clkdiv_cnt3_reg[8]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 top_inst/clkdiv_cnt3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Destination:            top_inst/clkdiv_cnt3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.699%)  route 0.152ns (54.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.947    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.672 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.098    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.072 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          0.543    -0.529    top_inst/clk_40mhz_tmp
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDRE (Prop_fdre_C_Q)         0.100    -0.429 r  top_inst/clkdiv_cnt3_reg[6]/Q
                         net (fo=5, routed)           0.152    -0.277    top_inst/clkdiv_cnt3_reg_n_0_[6]
    SLICE_X80Y196        LUT2 (Prop_lut2_I1_O)        0.028    -0.249 r  top_inst/clkdiv_cnt3[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    top_inst/plusOp[6]
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.969 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.332    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030    -1.302 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          0.742    -0.560    top_inst/clk_40mhz_tmp
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[6]/C
                         clock pessimism              0.031    -0.529    
    SLICE_X80Y196        FDRE (Hold_fdre_C_D)         0.060    -0.469    top_inst/clkdiv_cnt3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 top_inst/clkdiv_cnt3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Destination:            top_inst/clkdiv_cnt3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.541%)  route 0.166ns (56.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.947    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.672 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.098    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.072 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          0.543    -0.529    top_inst/clk_40mhz_tmp
    SLICE_X80Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDRE (Prop_fdre_C_Q)         0.100    -0.429 r  top_inst/clkdiv_cnt3_reg[0]/Q
                         net (fo=7, routed)           0.166    -0.263    top_inst/clkdiv_cnt3_reg_n_0_[0]
    SLICE_X81Y196        LUT4 (Prop_lut4_I1_O)        0.028    -0.235 r  top_inst/clkdiv_cnt3[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    top_inst/plusOp[3]
    SLICE_X81Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.969 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.332    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030    -1.302 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          0.742    -0.560    top_inst/clk_40mhz_tmp
    SLICE_X81Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[3]/C
                         clock pessimism              0.042    -0.518    
    SLICE_X81Y196        FDRE (Hold_fdre_C_D)         0.060    -0.458    top_inst/clkdiv_cnt3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 top_inst/clkdiv_cnt3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Destination:            top_inst/clkdiv_cnt3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.130ns (40.484%)  route 0.191ns (59.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.947    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.672 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.098    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.072 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          0.543    -0.529    top_inst/clk_40mhz_tmp
    SLICE_X81Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y196        FDRE (Prop_fdre_C_Q)         0.100    -0.429 r  top_inst/clkdiv_cnt3_reg[1]/Q
                         net (fo=6, routed)           0.191    -0.238    top_inst/clkdiv_cnt3_reg_n_0_[1]
    SLICE_X81Y196        LUT3 (Prop_lut3_I1_O)        0.030    -0.208 r  top_inst/clkdiv_cnt3[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    top_inst/plusOp[2]
    SLICE_X81Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.969 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.332    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030    -1.302 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          0.742    -0.560    top_inst/clk_40mhz_tmp
    SLICE_X81Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[2]/C
                         clock pessimism              0.031    -0.529    
    SLICE_X81Y196        FDRE (Hold_fdre_C_D)         0.075    -0.454    top_inst/clkdiv_cnt3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 top_inst/clkdiv_cnt3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Destination:            top_inst/clkdiv_cnt3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@24.999ns period=49.998ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.111%)  route 0.191ns (59.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.947    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.672 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.098    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.072 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          0.543    -0.529    top_inst/clk_40mhz_tmp
    SLICE_X81Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y196        FDRE (Prop_fdre_C_Q)         0.100    -0.429 r  top_inst/clkdiv_cnt3_reg[1]/Q
                         net (fo=6, routed)           0.191    -0.238    top_inst/clkdiv_cnt3_reg_n_0_[1]
    SLICE_X81Y196        LUT2 (Prop_lut2_I1_O)        0.028    -0.210 r  top_inst/clkdiv_cnt3[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    top_inst/plusOp[1]
    SLICE_X81Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.969 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.332    top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030    -1.302 r  top_inst/clk_gen_inst/inst/clkout2_buf/O
                         net (fo=11, routed)          0.742    -0.560    top_inst/clk_40mhz_tmp
    SLICE_X81Y196        FDRE                                         r  top_inst/clkdiv_cnt3_reg[1]/C
                         clock pessimism              0.031    -0.529    
    SLICE_X81Y196        FDRE (Hold_fdre_C_D)         0.060    -0.469    top_inst/clkdiv_cnt3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 24.999 }
Period(ns):         49.998
Sources:            { top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         49.998      48.590     BUFGCTRL_X0Y10   top_inst/clk_gen_inst/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         49.998      48.927     MMCME2_ADV_X0Y3  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.750         49.998      49.248     SLICE_X81Y196    top_inst/clkdiv_cnt3_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         49.998      49.248     SLICE_X81Y196    top_inst/clkdiv_cnt3_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         49.998      49.248     SLICE_X80Y196    top_inst/clkdiv_cnt3_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         49.998      49.248     SLICE_X80Y196    top_inst/clkdiv_cnt3_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.700         49.998      49.298     SLICE_X80Y196    top_inst/clkdiv_cnt3_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         49.998      49.298     SLICE_X80Y196    top_inst/clkdiv_cnt3_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.700         49.998      49.298     SLICE_X81Y196    top_inst/clkdiv_cnt3_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         49.998      49.298     SLICE_X81Y196    top_inst/clkdiv_cnt3_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       49.998      163.362    MMCME2_ADV_X0Y3  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         24.999      24.599     SLICE_X81Y196    top_inst/clkdiv_cnt3_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         24.999      24.599     SLICE_X81Y196    top_inst/clkdiv_cnt3_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         24.999      24.599     SLICE_X81Y196    top_inst/clkdiv_cnt3_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         24.999      24.599     SLICE_X81Y196    top_inst/clkdiv_cnt3_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         24.999      24.599     SLICE_X80Y196    top_inst/clkdiv_cnt3_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         24.999      24.599     SLICE_X80Y196    top_inst/clkdiv_cnt3_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         24.999      24.599     SLICE_X80Y196    top_inst/clkdiv_cnt3_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         24.999      24.599     SLICE_X80Y196    top_inst/clkdiv_cnt3_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         24.999      24.649     SLICE_X80Y196    top_inst/clkdiv_cnt3_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         24.999      24.649     SLICE_X80Y196    top_inst/clkdiv_cnt3_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         24.999      24.649     SLICE_X80Y196    top_inst/clkdiv_cnt3_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         24.999      24.649     SLICE_X80Y196    top_inst/clkdiv_cnt3_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         24.999      24.649     SLICE_X81Y196    top_inst/clkdiv_cnt3_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         24.999      24.649     SLICE_X81Y196    top_inst/clkdiv_cnt3_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         24.999      24.649     SLICE_X81Y196    top_inst/clkdiv_cnt3_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         24.999      24.649     SLICE_X81Y196    top_inst/clkdiv_cnt3_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         24.999      24.649     SLICE_X81Y196    top_inst/clkdiv_cnt3_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         24.999      24.649     SLICE_X80Y196    top_inst/clkdiv_cnt3_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         24.999      24.649     SLICE_X80Y196    top_inst/clkdiv_cnt3_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         24.999      24.649     SLICE_X80Y196    top_inst/clkdiv_cnt3_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.800ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.600 }
Period(ns):         83.200
Sources:            { top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         83.200      81.792     BUFGCTRL_X0Y11   top_inst/clk_gen_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         83.200      82.129     MMCME2_ADV_X0Y3  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         83.200      82.129     MMCME2_ADV_X0Y3  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.200      16.800     MMCME2_ADV_X0Y3  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.200      130.160    MMCME2_ADV_X0Y3  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       24.299ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.299ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (MaxDelay Path 24.999ns)
  Data Path Delay:        0.607ns  (logic 0.236ns (38.906%)  route 0.371ns (61.094%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X56Y46         FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.371     0.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X57Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.999    24.999    
    SLICE_X57Y46         FDCE (Setup_fdce_C_D)       -0.093    24.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.906    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                 24.299    

Slack (MET) :             24.381ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (MaxDelay Path 24.999ns)
  Data Path Delay:        0.609ns  (logic 0.259ns (42.496%)  route 0.350ns (57.504%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X56Y46         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.350     0.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X57Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.999    24.999    
    SLICE_X57Y46         FDCE (Setup_fdce_C_D)       -0.009    24.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.990    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                 24.381    

Slack (MET) :             24.395ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (MaxDelay Path 24.999ns)
  Data Path Delay:        0.515ns  (logic 0.236ns (45.817%)  route 0.279ns (54.183%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.279     0.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X41Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.999    24.999    
    SLICE_X41Y45         FDCE (Setup_fdce_C_D)       -0.089    24.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.910    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                 24.395    

Slack (MET) :             24.438ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (MaxDelay Path 24.999ns)
  Data Path Delay:        0.552ns  (logic 0.259ns (46.926%)  route 0.293ns (53.074%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X56Y46         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.293     0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X57Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.999    24.999    
    SLICE_X57Y46         FDCE (Setup_fdce_C_D)       -0.009    24.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.990    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                 24.438    

Slack (MET) :             24.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (MaxDelay Path 24.999ns)
  Data Path Delay:        0.546ns  (logic 0.259ns (47.461%)  route 0.287ns (52.539%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.287     0.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X57Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.999    24.999    
    SLICE_X57Y45         FDCE (Setup_fdce_C_D)       -0.009    24.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.990    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                 24.444    

Slack (MET) :             24.460ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (MaxDelay Path 24.999ns)
  Data Path Delay:        0.477ns  (logic 0.204ns (42.790%)  route 0.273ns (57.210%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.273     0.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X42Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.999    24.999    
    SLICE_X42Y45         FDCE (Setup_fdce_C_D)       -0.062    24.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.937    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                 24.460    

Slack (MET) :             24.467ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (MaxDelay Path 24.999ns)
  Data Path Delay:        0.522ns  (logic 0.223ns (42.700%)  route 0.299ns (57.300%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.299     0.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X41Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.999    24.999    
    SLICE_X41Y45         FDCE (Setup_fdce_C_D)       -0.010    24.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.989    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                 24.467    

Slack (MET) :             24.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (MaxDelay Path 24.999ns)
  Data Path Delay:        0.492ns  (logic 0.223ns (45.323%)  route 0.269ns (54.677%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.269     0.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X41Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.999    24.999    
    SLICE_X41Y45         FDCE (Setup_fdce_C_D)       -0.009    24.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.990    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                 24.498    





---------------------------------------------------------------------------------------------------
From Clock:  gmii_rx_clk
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       29.946ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.946ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        2.120ns  (logic 0.395ns (18.631%)  route 1.725ns (81.369%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y128                                     0.000     0.000 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
    SLICE_X15Y128        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/Q
                         net (fo=2, routed)           0.634     0.857    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[1]
    SLICE_X19Y131        LUT4 (Prop_lut4_I1_O)        0.043     0.900 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7/O
                         net (fo=1, routed)           0.278     1.179    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7_n_0
    SLICE_X16Y129        LUT5 (Prop_lut5_I4_O)        0.043     1.222 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6/O
                         net (fo=1, routed)           0.329     1.551    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6_n_0
    SLICE_X15Y129        LUT6 (Prop_lut6_I5_O)        0.043     1.594 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, routed)           0.483     2.077    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X18Y133        LUT6 (Prop_lut6_I3_O)        0.043     2.120 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     2.120    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_0
    SLICE_X18Y133        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X18Y133        FDRE (Setup_fdre_C_D)        0.066    32.066    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.066    
                         arrival time                          -2.120    
  -------------------------------------------------------------------
                         slack                                 29.946    

Slack (MET) :             31.111ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.955ns  (logic 0.302ns (31.628%)  route 0.653ns (68.372%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y129                                     0.000     0.000 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/C
    SLICE_X14Y129        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/Q
                         net (fo=2, routed)           0.653     0.912    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[13]
    SLICE_X16Y132        LUT4 (Prop_lut4_I0_O)        0.043     0.955 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[13]_i_1/O
                         net (fo=1, routed)           0.000     0.955    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_7
    SLICE_X16Y132        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X16Y132        FDRE (Setup_fdre_C_D)        0.066    32.066    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[13]
  -------------------------------------------------------------------
                         required time                         32.066    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                 31.111    

Slack (MET) :             31.138ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.928ns  (logic 0.302ns (32.549%)  route 0.626ns (67.451%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y128                                     0.000     0.000 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
    SLICE_X14Y128        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/Q
                         net (fo=2, routed)           0.626     0.885    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[3]
    SLICE_X16Y130        LUT4 (Prop_lut4_I0_O)        0.043     0.928 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.928    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_17
    SLICE_X16Y130        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X16Y130        FDRE (Setup_fdre_C_D)        0.066    32.066    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]
  -------------------------------------------------------------------
                         required time                         32.066    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                 31.138    

Slack (MET) :             31.160ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.905ns  (logic 0.266ns (29.388%)  route 0.639ns (70.612%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y128                                     0.000     0.000 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/C
    SLICE_X15Y128        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/Q
                         net (fo=2, routed)           0.639     0.862    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[12]
    SLICE_X16Y132        LUT4 (Prop_lut4_I0_O)        0.043     0.905 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[12]_i_1/O
                         net (fo=1, routed)           0.000     0.905    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_8
    SLICE_X16Y132        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X16Y132        FDRE (Setup_fdre_C_D)        0.065    32.065    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[12]
  -------------------------------------------------------------------
                         required time                         32.065    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                 31.160    

Slack (MET) :             31.175ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.891ns  (logic 0.266ns (29.854%)  route 0.625ns (70.146%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y129                                     0.000     0.000 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[8]/C
    SLICE_X15Y129        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[8]/Q
                         net (fo=2, routed)           0.625     0.848    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[8]
    SLICE_X18Y131        LUT4 (Prop_lut4_I0_O)        0.043     0.891 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.891    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_12
    SLICE_X18Y131        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X18Y131        FDRE (Setup_fdre_C_D)        0.066    32.066    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[8]
  -------------------------------------------------------------------
                         required time                         32.066    
                         arrival time                          -0.891    
  -------------------------------------------------------------------
                         slack                                 31.175    

Slack (MET) :             31.244ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.821ns  (logic 0.302ns (36.766%)  route 0.519ns (63.234%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y128                                     0.000     0.000 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
    SLICE_X14Y128        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/Q
                         net (fo=2, routed)           0.519     0.778    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[6]
    SLICE_X18Y131        LUT4 (Prop_lut4_I0_O)        0.043     0.821 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.821    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_14
    SLICE_X18Y131        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X18Y131        FDRE (Setup_fdre_C_D)        0.065    32.065    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]
  -------------------------------------------------------------------
                         required time                         32.065    
                         arrival time                          -0.821    
  -------------------------------------------------------------------
                         slack                                 31.244    

Slack (MET) :             31.255ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.809ns  (logic 0.266ns (32.897%)  route 0.543ns (67.103%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y128                                     0.000     0.000 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
    SLICE_X15Y128        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/Q
                         net (fo=2, routed)           0.543     0.766    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[1]
    SLICE_X16Y130        LUT4 (Prop_lut4_I0_O)        0.043     0.809 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.809    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_19
    SLICE_X16Y130        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X16Y130        FDRE (Setup_fdre_C_D)        0.064    32.064    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]
  -------------------------------------------------------------------
                         required time                         32.064    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                 31.255    

Slack (MET) :             31.293ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.771ns  (logic 0.302ns (39.164%)  route 0.469ns (60.836%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y129                                     0.000     0.000 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[11]/C
    SLICE_X14Y129        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[11]/Q
                         net (fo=2, routed)           0.469     0.728    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[11]
    SLICE_X18Y131        LUT4 (Prop_lut4_I0_O)        0.043     0.771 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[11]_i_1/O
                         net (fo=1, routed)           0.000     0.771    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_9
    SLICE_X18Y131        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X18Y131        FDRE (Setup_fdre_C_D)        0.064    32.064    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[11]
  -------------------------------------------------------------------
                         required time                         32.064    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                 31.293    

Slack (MET) :             31.312ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.721ns  (logic 0.266ns (36.902%)  route 0.455ns (63.098%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y129                                     0.000     0.000 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[7]/C
    SLICE_X15Y129        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[7]/Q
                         net (fo=2, routed)           0.455     0.678    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[7]
    SLICE_X15Y131        LUT4 (Prop_lut4_I0_O)        0.043     0.721 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.721    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_13
    SLICE_X15Y131        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X15Y131        FDRE (Setup_fdre_C_D)        0.033    32.033    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[7]
  -------------------------------------------------------------------
                         required time                         32.033    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                 31.312    

Slack (MET) :             31.314ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.752ns  (logic 0.302ns (40.135%)  route 0.450ns (59.865%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y128                                     0.000     0.000 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/C
    SLICE_X14Y128        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/Q
                         net (fo=2, routed)           0.450     0.709    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[4]
    SLICE_X16Y130        LUT4 (Prop_lut4_I0_O)        0.043     0.752 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.752    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_16
    SLICE_X16Y130        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X16Y130        FDRE (Setup_fdre_C_D)        0.066    32.066    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[4]
  -------------------------------------------------------------------
                         required time                         32.066    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 31.314    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.438ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.468ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_txd[7]
                            (output port clocked by ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            4.000ns  (ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise@4.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 1.750ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns = ( 7.906 - 4.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.039     2.152    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.182 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.849     3.031    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y183        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.221     3.252 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[7]/Q
                         net (fo=1, routed)           0.000     3.252    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf[7]
    J28                  OBUF (Prop_obuf_I_O)         1.529     4.780 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/obuf_data[7].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     4.780    gmii_txd[7]
    J28                                                               r  gmii_txd[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     4.388 f  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     4.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.941 f  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     5.881    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.907 f  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.035     5.942    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.968 f  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.639     6.607    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     6.799 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.000     6.799    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/I
    K30                  OBUF (Prop_obuf_I_O)         1.107     7.906 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     7.906    gmii_tx_clk
    K30                                                               r  gmii_tx_clk (OUT)
                         clock pessimism              0.406     8.313    
                         clock uncertainty           -0.064     8.248    
                         output delay                -2.000     6.248    
  -------------------------------------------------------------------
                         required time                          6.248    
                         arrival time                          -4.780    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.480ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_txd[4]
                            (output port clocked by ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            4.000ns  (ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise@4.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 1.742ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns = ( 7.906 - 4.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.039     2.152    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.182 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.845     3.027    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y179        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.221     3.248 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[4]/Q
                         net (fo=1, routed)           0.000     3.248    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf[4]
    J26                  OBUF (Prop_obuf_I_O)         1.521     4.768 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/obuf_data[4].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     4.768    gmii_txd[4]
    J26                                                               r  gmii_txd[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     4.388 f  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     4.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.941 f  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     5.881    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.907 f  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.035     5.942    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.968 f  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.639     6.607    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     6.799 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.000     6.799    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/I
    K30                  OBUF (Prop_obuf_I_O)         1.107     7.906 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     7.906    gmii_tx_clk
    K30                                                               r  gmii_tx_clk (OUT)
                         clock pessimism              0.406     8.313    
                         clock uncertainty           -0.064     8.248    
                         output delay                -2.000     6.248    
  -------------------------------------------------------------------
                         required time                          6.248    
                         arrival time                          -4.768    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_txd[6]
                            (output port clocked by ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            4.000ns  (ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise@4.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 1.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns = ( 7.906 - 4.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.039     2.152    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.182 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.847     3.029    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y182        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.221     3.250 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[6]/Q
                         net (fo=1, routed)           0.000     3.250    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf[6]
    L30                  OBUF (Prop_obuf_I_O)         1.515     4.765 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/obuf_data[6].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     4.765    gmii_txd[6]
    L30                                                               r  gmii_txd[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     4.388 f  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     4.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.941 f  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     5.881    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.907 f  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.035     5.942    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.968 f  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.639     6.607    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     6.799 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.000     6.799    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/I
    K30                  OBUF (Prop_obuf_I_O)         1.107     7.906 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     7.906    gmii_tx_clk
    K30                                                               r  gmii_tx_clk (OUT)
                         clock pessimism              0.406     8.313    
                         clock uncertainty           -0.064     8.248    
                         output delay                -2.000     6.248    
  -------------------------------------------------------------------
                         required time                          6.248    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_er_obuf_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_tx_er
                            (output port clocked by ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            4.000ns  (ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise@4.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 1.721ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns = ( 7.906 - 4.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.039     2.152    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.182 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.849     3.031    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y166        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_er_obuf_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        FDRE (Prop_fdre_C_Q)         0.221     3.252 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_er_obuf_reg/Q
                         net (fo=1, routed)           0.000     3.252    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_er_obuf
    N29                  OBUF (Prop_obuf_I_O)         1.500     4.752 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_er_obuf_i/O
                         net (fo=0)                   0.000     4.752    gmii_tx_er
    N29                                                               r  gmii_tx_er (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     4.388 f  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     4.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.941 f  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     5.881    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.907 f  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.035     5.942    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.968 f  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.639     6.607    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     6.799 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.000     6.799    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/I
    K30                  OBUF (Prop_obuf_I_O)         1.107     7.906 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     7.906    gmii_tx_clk
    K30                                                               r  gmii_tx_clk (OUT)
                         clock pessimism              0.406     8.313    
                         clock uncertainty           -0.064     8.248    
                         output delay                -2.000     6.248    
  -------------------------------------------------------------------
                         required time                          6.248    
                         arrival time                          -4.752    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_txd[3]
                            (output port clocked by ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            4.000ns  (ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise@4.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 1.726ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns = ( 7.906 - 4.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.039     2.152    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.182 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.844     3.026    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y171        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.221     3.247 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[3]/Q
                         net (fo=1, routed)           0.000     3.247    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf[3]
    L28                  OBUF (Prop_obuf_I_O)         1.505     4.751 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/obuf_data[3].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     4.751    gmii_txd[3]
    L28                                                               r  gmii_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     4.388 f  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     4.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.941 f  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     5.881    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.907 f  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.035     5.942    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.968 f  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.639     6.607    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     6.799 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.000     6.799    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/I
    K30                  OBUF (Prop_obuf_I_O)         1.107     7.906 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     7.906    gmii_tx_clk
    K30                                                               r  gmii_tx_clk (OUT)
                         clock pessimism              0.406     8.313    
                         clock uncertainty           -0.064     8.248    
                         output delay                -2.000     6.248    
  -------------------------------------------------------------------
                         required time                          6.248    
                         arrival time                          -4.751    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_txd[5]
                            (output port clocked by ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            4.000ns  (ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise@4.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 1.724ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns = ( 7.906 - 4.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.039     2.152    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.182 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.845     3.027    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y180        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.221     3.248 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[5]/Q
                         net (fo=1, routed)           0.000     3.248    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf[5]
    K26                  OBUF (Prop_obuf_I_O)         1.503     4.751 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/obuf_data[5].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     4.751    gmii_txd[5]
    K26                                                               r  gmii_txd[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     4.388 f  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     4.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.941 f  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     5.881    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.907 f  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.035     5.942    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.968 f  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.639     6.607    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     6.799 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.000     6.799    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/I
    K30                  OBUF (Prop_obuf_I_O)         1.107     7.906 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     7.906    gmii_tx_clk
    K30                                                               r  gmii_tx_clk (OUT)
                         clock pessimism              0.406     8.313    
                         clock uncertainty           -0.064     8.248    
                         output delay                -2.000     6.248    
  -------------------------------------------------------------------
                         required time                          6.248    
                         arrival time                          -4.751    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_txd[2]
                            (output port clocked by ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            4.000ns  (ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise@4.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 1.723ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns = ( 7.906 - 4.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.039     2.152    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.182 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.845     3.027    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y170        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.221     3.248 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[2]/Q
                         net (fo=1, routed)           0.000     3.248    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf[2]
    M29                  OBUF (Prop_obuf_I_O)         1.502     4.750 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/obuf_data[2].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     4.750    gmii_txd[2]
    M29                                                               r  gmii_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     4.388 f  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     4.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.941 f  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     5.881    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.907 f  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.035     5.942    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.968 f  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.639     6.607    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     6.799 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.000     6.799    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/I
    K30                  OBUF (Prop_obuf_I_O)         1.107     7.906 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     7.906    gmii_tx_clk
    K30                                                               r  gmii_tx_clk (OUT)
                         clock pessimism              0.406     8.313    
                         clock uncertainty           -0.064     8.248    
                         output delay                -2.000     6.248    
  -------------------------------------------------------------------
                         required time                          6.248    
                         arrival time                          -4.750    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_en_obuf_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_tx_en
                            (output port clocked by ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            4.000ns  (ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise@4.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 1.713ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns = ( 7.906 - 4.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.039     2.152    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.182 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.847     3.029    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y167        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_en_obuf_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.221     3.250 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_en_obuf_reg/Q
                         net (fo=1, routed)           0.000     3.250    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_en_obuf
    M27                  OBUF (Prop_obuf_I_O)         1.492     4.742 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_en_obuf_i/O
                         net (fo=0)                   0.000     4.742    gmii_tx_en
    M27                                                               r  gmii_tx_en (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     4.388 f  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     4.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.941 f  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     5.881    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.907 f  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.035     5.942    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.968 f  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.639     6.607    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     6.799 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.000     6.799    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/I
    K30                  OBUF (Prop_obuf_I_O)         1.107     7.906 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     7.906    gmii_tx_clk
    K30                                                               r  gmii_tx_clk (OUT)
                         clock pessimism              0.406     8.313    
                         clock uncertainty           -0.064     8.248    
                         output delay                -2.000     6.248    
  -------------------------------------------------------------------
                         required time                          6.248    
                         arrival time                          -4.742    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_txd[0]
                            (output port clocked by ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            4.000ns  (ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise@4.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 1.706ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns = ( 7.906 - 4.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.039     2.152    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.182 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.847     3.029    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y168        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.221     3.250 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[0]/Q
                         net (fo=1, routed)           0.000     3.250    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf[0]
    N27                  OBUF (Prop_obuf_I_O)         1.485     4.735 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/obuf_data[0].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     4.735    gmii_txd[0]
    N27                                                               r  gmii_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     4.388 f  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     4.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.941 f  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     5.881    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.907 f  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.035     5.942    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.968 f  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.639     6.607    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     6.799 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.000     6.799    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/I
    K30                  OBUF (Prop_obuf_I_O)         1.107     7.906 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     7.906    gmii_tx_clk
    K30                                                               r  gmii_tx_clk (OUT)
                         clock pessimism              0.406     8.313    
                         clock uncertainty           -0.064     8.248    
                         output delay                -2.000     6.248    
  -------------------------------------------------------------------
                         required time                          6.248    
                         arrival time                          -4.735    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.523ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_txd[1]
                            (output port clocked by ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            4.000ns  (ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise@4.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 1.695ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns = ( 7.906 - 4.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     1.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.076 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.083    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.113 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.039     2.152    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.182 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.849     3.031    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y164        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.221     3.252 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[1]/Q
                         net (fo=1, routed)           0.000     3.252    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf[1]
    N25                  OBUF (Prop_obuf_I_O)         1.474     4.725 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/obuf_data[1].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     4.725    gmii_txd[1]
    N25                                                               r  gmii_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     4.388 f  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     4.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.941 f  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     5.881    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.907 f  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.035     5.942    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.968 f  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.639     6.607    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     6.799 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.000     6.799    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/I
    K30                  OBUF (Prop_obuf_I_O)         1.107     7.906 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     7.906    gmii_tx_clk
    K30                                                               r  gmii_tx_clk (OUT)
                         clock pessimism              0.406     8.313    
                         clock uncertainty           -0.064     8.248    
                         output delay                -2.000     6.248    
  -------------------------------------------------------------------
                         required time                          6.248    
                         arrival time                          -4.725    
  -------------------------------------------------------------------
                         slack                                  1.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.438ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_txd[1]
                            (output port clocked by ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.000ns  (ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise@4.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.255ns  (logic 1.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 8.768 - 4.000 ) 
    Source Clock Delay      (SCD):    2.609ns = ( 10.609 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     8.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     9.881    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.907 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.035     9.942    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.968 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.641    10.609    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y164        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.192    10.801 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[1]/Q
                         net (fo=1, routed)           0.000    10.801    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf[1]
    N25                  OBUF (Prop_obuf_I_O)         1.063    11.864 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/obuf_data[1].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000    11.864    gmii_txd[1]
    N25                                                               r  gmii_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     4.470 f  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     5.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.076 f  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     6.083    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.113 f  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.039     6.152    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.182 f  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.847     7.029    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221     7.250 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.000     7.250    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/I
    K30                  OBUF (Prop_obuf_I_O)         1.518     8.768 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     8.768    gmii_tx_clk
    K30                                                               r  gmii_tx_clk (OUT)
                         clock pessimism             -0.406     8.362    
                         clock uncertainty            0.064     8.426    
                         output delay                 2.000    10.426    
  -------------------------------------------------------------------
                         required time                        -10.426    
                         arrival time                          11.864    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.448ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_txd[0]
                            (output port clocked by ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.000ns  (ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise@4.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.266ns  (logic 1.266ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 8.768 - 4.000 ) 
    Source Clock Delay      (SCD):    2.607ns = ( 10.607 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     8.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     9.881    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.907 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.035     9.942    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.968 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.639    10.607    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y168        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.192    10.799 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[0]/Q
                         net (fo=1, routed)           0.000    10.799    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf[0]
    N27                  OBUF (Prop_obuf_I_O)         1.074    11.874 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/obuf_data[0].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000    11.874    gmii_txd[0]
    N27                                                               r  gmii_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     4.470 f  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     5.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.076 f  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     6.083    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.113 f  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.039     6.152    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.182 f  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.847     7.029    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221     7.250 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.000     7.250    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/I
    K30                  OBUF (Prop_obuf_I_O)         1.518     8.768 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     8.768    gmii_tx_clk
    K30                                                               r  gmii_tx_clk (OUT)
                         clock pessimism             -0.406     8.362    
                         clock uncertainty            0.064     8.426    
                         output delay                 2.000    10.426    
  -------------------------------------------------------------------
                         required time                        -10.426    
                         arrival time                          11.874    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.454ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_en_obuf_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_tx_en
                            (output port clocked by ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.000ns  (ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise@4.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.273ns  (logic 1.273ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 8.768 - 4.000 ) 
    Source Clock Delay      (SCD):    2.607ns = ( 10.607 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     8.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     9.881    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.907 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.035     9.942    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.968 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.639    10.607    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y167        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_en_obuf_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.192    10.799 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_en_obuf_reg/Q
                         net (fo=1, routed)           0.000    10.799    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_en_obuf
    M27                  OBUF (Prop_obuf_I_O)         1.081    11.880 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_en_obuf_i/O
                         net (fo=0)                   0.000    11.880    gmii_tx_en
    M27                                                               r  gmii_tx_en (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     4.470 f  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     5.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.076 f  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     6.083    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.113 f  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.039     6.152    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.182 f  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.847     7.029    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221     7.250 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.000     7.250    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/I
    K30                  OBUF (Prop_obuf_I_O)         1.518     8.768 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     8.768    gmii_tx_clk
    K30                                                               r  gmii_tx_clk (OUT)
                         clock pessimism             -0.406     8.362    
                         clock uncertainty            0.064     8.426    
                         output delay                 2.000    10.426    
  -------------------------------------------------------------------
                         required time                        -10.426    
                         arrival time                          11.880    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_txd[2]
                            (output port clocked by ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.000ns  (ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise@4.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.283ns  (logic 1.283ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        1.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 8.768 - 4.000 ) 
    Source Clock Delay      (SCD):    2.605ns = ( 10.605 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     8.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     9.881    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.907 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.035     9.942    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.968 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.637    10.605    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y170        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.192    10.797 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[2]/Q
                         net (fo=1, routed)           0.000    10.797    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf[2]
    M29                  OBUF (Prop_obuf_I_O)         1.091    11.889 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/obuf_data[2].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000    11.889    gmii_txd[2]
    M29                                                               r  gmii_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     4.470 f  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     5.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.076 f  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     6.083    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.113 f  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.039     6.152    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.182 f  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.847     7.029    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221     7.250 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.000     7.250    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/I
    K30                  OBUF (Prop_obuf_I_O)         1.518     8.768 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     8.768    gmii_tx_clk
    K30                                                               r  gmii_tx_clk (OUT)
                         clock pessimism             -0.406     8.362    
                         clock uncertainty            0.064     8.426    
                         output delay                 2.000    10.426    
  -------------------------------------------------------------------
                         required time                        -10.426    
                         arrival time                          11.889    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_txd[5]
                            (output port clocked by ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.000ns  (ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise@4.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.284ns  (logic 1.284ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        1.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 8.768 - 4.000 ) 
    Source Clock Delay      (SCD):    2.605ns = ( 10.605 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     8.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     9.881    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.907 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.035     9.942    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.968 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.637    10.605    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y180        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.192    10.797 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[5]/Q
                         net (fo=1, routed)           0.000    10.797    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf[5]
    K26                  OBUF (Prop_obuf_I_O)         1.092    11.889 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/obuf_data[5].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000    11.889    gmii_txd[5]
    K26                                                               r  gmii_txd[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     4.470 f  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     5.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.076 f  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     6.083    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.113 f  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.039     6.152    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.182 f  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.847     7.029    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221     7.250 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.000     7.250    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/I
    K30                  OBUF (Prop_obuf_I_O)         1.518     8.768 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     8.768    gmii_tx_clk
    K30                                                               r  gmii_tx_clk (OUT)
                         clock pessimism             -0.406     8.362    
                         clock uncertainty            0.064     8.426    
                         output delay                 2.000    10.426    
  -------------------------------------------------------------------
                         required time                        -10.426    
                         arrival time                          11.889    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.464ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_txd[3]
                            (output port clocked by ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.000ns  (ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise@4.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.285ns  (logic 1.285ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        1.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 8.768 - 4.000 ) 
    Source Clock Delay      (SCD):    2.604ns = ( 10.604 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     8.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     9.881    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.907 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.035     9.942    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.968 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.636    10.604    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y171        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.192    10.796 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[3]/Q
                         net (fo=1, routed)           0.000    10.796    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf[3]
    L28                  OBUF (Prop_obuf_I_O)         1.093    11.890 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/obuf_data[3].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000    11.890    gmii_txd[3]
    L28                                                               r  gmii_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     4.470 f  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     5.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.076 f  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     6.083    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.113 f  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.039     6.152    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.182 f  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.847     7.029    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221     7.250 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.000     7.250    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/I
    K30                  OBUF (Prop_obuf_I_O)         1.518     8.768 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     8.768    gmii_tx_clk
    K30                                                               r  gmii_tx_clk (OUT)
                         clock pessimism             -0.406     8.362    
                         clock uncertainty            0.064     8.426    
                         output delay                 2.000    10.426    
  -------------------------------------------------------------------
                         required time                        -10.426    
                         arrival time                          11.890    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.464ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_er_obuf_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_tx_er
                            (output port clocked by ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.000ns  (ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise@4.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.281ns  (logic 1.281ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 8.768 - 4.000 ) 
    Source Clock Delay      (SCD):    2.609ns = ( 10.609 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     8.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     9.881    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.907 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.035     9.942    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.968 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.641    10.609    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y166        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_er_obuf_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        FDRE (Prop_fdre_C_Q)         0.192    10.801 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_er_obuf_reg/Q
                         net (fo=1, routed)           0.000    10.801    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_er_obuf
    N29                  OBUF (Prop_obuf_I_O)         1.089    11.890 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_er_obuf_i/O
                         net (fo=0)                   0.000    11.890    gmii_tx_er
    N29                                                               r  gmii_tx_er (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     4.470 f  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     5.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.076 f  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     6.083    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.113 f  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.039     6.152    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.182 f  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.847     7.029    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221     7.250 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.000     7.250    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/I
    K30                  OBUF (Prop_obuf_I_O)         1.518     8.768 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     8.768    gmii_tx_clk
    K30                                                               r  gmii_tx_clk (OUT)
                         clock pessimism             -0.406     8.362    
                         clock uncertainty            0.064     8.426    
                         output delay                 2.000    10.426    
  -------------------------------------------------------------------
                         required time                        -10.426    
                         arrival time                          11.890    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.477ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_txd[6]
                            (output port clocked by ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.000ns  (ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise@4.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.296ns  (logic 1.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 8.768 - 4.000 ) 
    Source Clock Delay      (SCD):    2.607ns = ( 10.607 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     8.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     9.881    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.907 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.035     9.942    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.968 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.639    10.607    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y182        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.192    10.799 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[6]/Q
                         net (fo=1, routed)           0.000    10.799    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf[6]
    L30                  OBUF (Prop_obuf_I_O)         1.104    11.903 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/obuf_data[6].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000    11.903    gmii_txd[6]
    L30                                                               r  gmii_txd[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     4.470 f  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     5.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.076 f  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     6.083    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.113 f  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.039     6.152    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.182 f  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.847     7.029    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221     7.250 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.000     7.250    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/I
    K30                  OBUF (Prop_obuf_I_O)         1.518     8.768 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     8.768    gmii_tx_clk
    K30                                                               r  gmii_tx_clk (OUT)
                         clock pessimism             -0.406     8.362    
                         clock uncertainty            0.064     8.426    
                         output delay                 2.000    10.426    
  -------------------------------------------------------------------
                         required time                        -10.426    
                         arrival time                          11.903    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.480ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_txd[4]
                            (output port clocked by ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.000ns  (ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise@4.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.301ns  (logic 1.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        1.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 8.768 - 4.000 ) 
    Source Clock Delay      (SCD):    2.605ns = ( 10.605 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     8.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     9.881    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.907 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.035     9.942    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.968 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.637    10.605    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y179        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.192    10.797 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[4]/Q
                         net (fo=1, routed)           0.000    10.797    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf[4]
    J26                  OBUF (Prop_obuf_I_O)         1.109    11.907 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/obuf_data[4].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000    11.907    gmii_txd[4]
    J26                                                               r  gmii_txd[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     4.470 f  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     5.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.076 f  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     6.083    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.113 f  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.039     6.152    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.182 f  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.847     7.029    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221     7.250 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.000     7.250    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/I
    K30                  OBUF (Prop_obuf_I_O)         1.518     8.768 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     8.768    gmii_tx_clk
    K30                                                               r  gmii_tx_clk (OUT)
                         clock pessimism             -0.406     8.362    
                         clock uncertainty            0.064     8.426    
                         output delay                 2.000    10.426    
  -------------------------------------------------------------------
                         required time                        -10.426    
                         arrival time                          11.907    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_txd[7]
                            (output port clocked by ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.000ns  (ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise@4.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.309ns  (logic 1.309ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 8.768 - 4.000 ) 
    Source Clock Delay      (SCD):    2.609ns = ( 10.609 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.503     8.891    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.941 r  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     9.881    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.907 r  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.035     9.942    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.968 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.641    10.609    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y183        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.192    10.801 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf_reg[7]/Q
                         net (fo=1, routed)           0.000    10.801    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_txd_obuf[7]
    J28                  OBUF (Prop_obuf_I_O)         1.117    11.918 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/obuf_data[7].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000    11.918    gmii_txd[7]
    J28                                                               r  gmii_txd[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0_gmii_ext_clk rise edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  eth_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    ethernet_inst/example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     4.470 f  ethernet_inst/example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.553     5.023    ethernet_inst/example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.076 f  ethernet_inst/example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     6.083    ethernet_inst/example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.113 f  ethernet_inst/example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1625, routed)        0.039     6.152    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/gtx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.182 f  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=624, routed)         0.847     7.029    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/CLK
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221     7.250 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.000     7.250    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/I
    K30                  OBUF (Prop_obuf_I_O)         1.518     8.768 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     8.768    gmii_tx_clk
    K30                                                               r  gmii_tx_clk (OUT)
                         clock pessimism             -0.406     8.362    
                         clock uncertainty            0.064     8.426    
                         output delay                 2.000    10.426    
  -------------------------------------------------------------------
                         required time                        -10.426    
                         arrival time                          11.918    
  -------------------------------------------------------------------
                         slack                                  1.492    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  gmii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.624ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.624ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.598ns  (logic 0.223ns (37.322%)  route 0.375ns (62.678%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112                                     0.000     0.000 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/C
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/Q
                         net (fo=3, routed)           0.375     0.598    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[10]
    SLICE_X10Y113        FDRE                                         r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X10Y113        FDRE (Setup_fdre_C_D)        0.022     3.222    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          3.222    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  2.624    

Slack (MET) :             2.684ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.516ns  (logic 0.223ns (43.183%)  route 0.293ns (56.817%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111                                     0.000     0.000 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/C
    SLICE_X11Y111        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/Q
                         net (fo=3, routed)           0.293     0.516    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[6]
    SLICE_X10Y113        FDRE                                         r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X10Y113        FDRE (Setup_fdre_C_D)        0.000     3.200    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                  2.684    

Slack (MET) :             2.756ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.444ns  (logic 0.223ns (50.206%)  route 0.221ns (49.794%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111                                     0.000     0.000 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/C
    SLICE_X11Y111        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/Q
                         net (fo=3, routed)           0.221     0.444    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[7]
    SLICE_X10Y113        FDRE                                         r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X10Y113        FDRE (Setup_fdre_C_D)        0.000     3.200    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                  2.756    

Slack (MET) :             2.769ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.435ns  (logic 0.223ns (51.316%)  route 0.212ns (48.684%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112                                     0.000     0.000 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/C
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/Q
                         net (fo=3, routed)           0.212     0.435    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[9]
    SLICE_X10Y113        FDRE                                         r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X10Y113        FDRE (Setup_fdre_C_D)        0.004     3.204    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          3.204    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  2.769    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.435ns  (logic 0.223ns (51.316%)  route 0.212ns (48.684%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112                                     0.000     0.000 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/C
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/Q
                         net (fo=3, routed)           0.212     0.435    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[8]
    SLICE_X10Y113        FDRE                                         r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X10Y113        FDRE (Setup_fdre_C_D)        0.011     3.211    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          3.211    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             2.798ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.424ns  (logic 0.223ns (52.561%)  route 0.201ns (47.439%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112                                     0.000     0.000 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/C
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/Q
                         net (fo=3, routed)           0.201     0.424    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[11]
    SLICE_X10Y113        FDRE                                         r  ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X10Y113        FDRE (Setup_fdre_C_D)        0.022     3.222    ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          3.222    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  2.798    





---------------------------------------------------------------------------------------------------
From Clock:  gmii_rx_clk
  To Clock:  mii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       29.946ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.946ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        2.120ns  (logic 0.395ns (18.631%)  route 1.725ns (81.369%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y128                                     0.000     0.000 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
    SLICE_X15Y128        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/Q
                         net (fo=2, routed)           0.634     0.857    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[1]
    SLICE_X19Y131        LUT4 (Prop_lut4_I1_O)        0.043     0.900 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7/O
                         net (fo=1, routed)           0.278     1.179    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7_n_0
    SLICE_X16Y129        LUT5 (Prop_lut5_I4_O)        0.043     1.222 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6/O
                         net (fo=1, routed)           0.329     1.551    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6_n_0
    SLICE_X15Y129        LUT6 (Prop_lut6_I5_O)        0.043     1.594 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, routed)           0.483     2.077    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X18Y133        LUT6 (Prop_lut6_I3_O)        0.043     2.120 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     2.120    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_0
    SLICE_X18Y133        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X18Y133        FDRE (Setup_fdre_C_D)        0.066    32.066    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.066    
                         arrival time                          -2.120    
  -------------------------------------------------------------------
                         slack                                 29.946    

Slack (MET) :             31.111ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.955ns  (logic 0.302ns (31.628%)  route 0.653ns (68.372%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y129                                     0.000     0.000 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/C
    SLICE_X14Y129        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/Q
                         net (fo=2, routed)           0.653     0.912    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[13]
    SLICE_X16Y132        LUT4 (Prop_lut4_I0_O)        0.043     0.955 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[13]_i_1/O
                         net (fo=1, routed)           0.000     0.955    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_7
    SLICE_X16Y132        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X16Y132        FDRE (Setup_fdre_C_D)        0.066    32.066    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[13]
  -------------------------------------------------------------------
                         required time                         32.066    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                 31.111    

Slack (MET) :             31.138ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.928ns  (logic 0.302ns (32.549%)  route 0.626ns (67.451%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y128                                     0.000     0.000 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
    SLICE_X14Y128        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/Q
                         net (fo=2, routed)           0.626     0.885    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[3]
    SLICE_X16Y130        LUT4 (Prop_lut4_I0_O)        0.043     0.928 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.928    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_17
    SLICE_X16Y130        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X16Y130        FDRE (Setup_fdre_C_D)        0.066    32.066    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]
  -------------------------------------------------------------------
                         required time                         32.066    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                 31.138    

Slack (MET) :             31.160ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.905ns  (logic 0.266ns (29.388%)  route 0.639ns (70.612%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y128                                     0.000     0.000 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/C
    SLICE_X15Y128        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/Q
                         net (fo=2, routed)           0.639     0.862    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[12]
    SLICE_X16Y132        LUT4 (Prop_lut4_I0_O)        0.043     0.905 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[12]_i_1/O
                         net (fo=1, routed)           0.000     0.905    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_8
    SLICE_X16Y132        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X16Y132        FDRE (Setup_fdre_C_D)        0.065    32.065    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[12]
  -------------------------------------------------------------------
                         required time                         32.065    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                 31.160    

Slack (MET) :             31.175ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.891ns  (logic 0.266ns (29.854%)  route 0.625ns (70.146%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y129                                     0.000     0.000 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[8]/C
    SLICE_X15Y129        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[8]/Q
                         net (fo=2, routed)           0.625     0.848    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[8]
    SLICE_X18Y131        LUT4 (Prop_lut4_I0_O)        0.043     0.891 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.891    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_12
    SLICE_X18Y131        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X18Y131        FDRE (Setup_fdre_C_D)        0.066    32.066    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[8]
  -------------------------------------------------------------------
                         required time                         32.066    
                         arrival time                          -0.891    
  -------------------------------------------------------------------
                         slack                                 31.175    

Slack (MET) :             31.244ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.821ns  (logic 0.302ns (36.766%)  route 0.519ns (63.234%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y128                                     0.000     0.000 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
    SLICE_X14Y128        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/Q
                         net (fo=2, routed)           0.519     0.778    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[6]
    SLICE_X18Y131        LUT4 (Prop_lut4_I0_O)        0.043     0.821 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.821    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_14
    SLICE_X18Y131        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X18Y131        FDRE (Setup_fdre_C_D)        0.065    32.065    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]
  -------------------------------------------------------------------
                         required time                         32.065    
                         arrival time                          -0.821    
  -------------------------------------------------------------------
                         slack                                 31.244    

Slack (MET) :             31.255ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.809ns  (logic 0.266ns (32.897%)  route 0.543ns (67.103%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y128                                     0.000     0.000 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
    SLICE_X15Y128        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/Q
                         net (fo=2, routed)           0.543     0.766    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[1]
    SLICE_X16Y130        LUT4 (Prop_lut4_I0_O)        0.043     0.809 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.809    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_19
    SLICE_X16Y130        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X16Y130        FDRE (Setup_fdre_C_D)        0.064    32.064    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]
  -------------------------------------------------------------------
                         required time                         32.064    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                 31.255    

Slack (MET) :             31.293ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.771ns  (logic 0.302ns (39.164%)  route 0.469ns (60.836%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y129                                     0.000     0.000 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[11]/C
    SLICE_X14Y129        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[11]/Q
                         net (fo=2, routed)           0.469     0.728    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[11]
    SLICE_X18Y131        LUT4 (Prop_lut4_I0_O)        0.043     0.771 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[11]_i_1/O
                         net (fo=1, routed)           0.000     0.771    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_9
    SLICE_X18Y131        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X18Y131        FDRE (Setup_fdre_C_D)        0.064    32.064    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[11]
  -------------------------------------------------------------------
                         required time                         32.064    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                 31.293    

Slack (MET) :             31.312ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.721ns  (logic 0.266ns (36.902%)  route 0.455ns (63.098%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y129                                     0.000     0.000 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[7]/C
    SLICE_X15Y129        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[7]/Q
                         net (fo=2, routed)           0.455     0.678    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[7]
    SLICE_X15Y131        LUT4 (Prop_lut4_I0_O)        0.043     0.721 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.721    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_13
    SLICE_X15Y131        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X15Y131        FDRE (Setup_fdre_C_D)        0.033    32.033    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[7]
  -------------------------------------------------------------------
                         required time                         32.033    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                 31.312    

Slack (MET) :             31.314ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.752ns  (logic 0.302ns (40.135%)  route 0.450ns (59.865%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y128                                     0.000     0.000 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/C
    SLICE_X14Y128        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/Q
                         net (fo=2, routed)           0.450     0.709    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[4]
    SLICE_X16Y130        LUT4 (Prop_lut4_I0_O)        0.043     0.752 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.752    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_16
    SLICE_X16Y130        FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X16Y130        FDRE (Setup_fdre_C_D)        0.066    32.066    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[4]
  -------------------------------------------------------------------
                         required time                         32.066    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 31.314    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.364ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.364ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.574ns  (logic 0.204ns (35.555%)  route 0.370ns (64.445%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X55Y46         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.370     0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X54Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X54Y46         FDCE (Setup_fdce_C_D)       -0.062    32.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.938    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                 32.364    

Slack (MET) :             32.377ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.645ns  (logic 0.259ns (40.154%)  route 0.386ns (59.846%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.386     0.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X42Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X42Y46         FDCE (Setup_fdce_C_D)        0.022    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.022    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                 32.377    

Slack (MET) :             32.407ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.533ns  (logic 0.236ns (44.311%)  route 0.297ns (55.689%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.297     0.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X42Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X42Y46         FDCE (Setup_fdce_C_D)       -0.060    32.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.940    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                 32.407    

Slack (MET) :             32.438ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.504ns  (logic 0.236ns (46.792%)  route 0.268ns (53.208%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.268     0.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X42Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X42Y46         FDCE (Setup_fdce_C_D)       -0.058    32.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.942    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                 32.438    

Slack (MET) :             32.449ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.489ns  (logic 0.204ns (41.743%)  route 0.285ns (58.257%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.285     0.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X56Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X56Y46         FDCE (Setup_fdce_C_D)       -0.062    32.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.938    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                 32.449    

Slack (MET) :             32.475ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.546ns  (logic 0.259ns (47.404%)  route 0.287ns (52.596%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.287     0.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X42Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X42Y46         FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                 32.475    

Slack (MET) :             32.501ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.521ns  (logic 0.223ns (42.808%)  route 0.298ns (57.192%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X55Y46         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.298     0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X54Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X54Y46         FDCE (Setup_fdce_C_D)        0.022    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.022    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                 32.501    

Slack (MET) :             32.503ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.520ns  (logic 0.223ns (42.890%)  route 0.297ns (57.110%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X55Y46         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.297     0.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X54Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X54Y46         FDCE (Setup_fdce_C_D)        0.023    33.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.023    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                 32.503    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.741ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_clk_wiz_0 rise@24.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.223ns (12.804%)  route 1.519ns (87.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.199ns = ( 23.800 - 24.999 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.901    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -5.149 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -3.684    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.797    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.223    -1.571 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=190, routed)         1.519    -0.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X47Y47         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.999    24.999 r  
    K28                                               0.000    24.999 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    24.999    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    25.742 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.728    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026    20.702 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    22.057    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.140 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.660    23.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X47Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism             -0.640    23.160    
                         clock uncertainty           -0.293    22.867    
    SLICE_X47Y47         FDPE (Recov_fdpe_C_PRE)     -0.178    22.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         22.689    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                 22.741    

Slack (MET) :             22.790ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_clk_wiz_0 rise@24.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.223ns (13.442%)  route 1.436ns (86.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.199ns = ( 23.800 - 24.999 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.901    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -5.149 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -3.684    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.797    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.223    -1.571 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=190, routed)         1.436    -0.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X47Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.999    24.999 r  
    K28                                               0.000    24.999 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    24.999    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    25.742 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.728    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026    20.702 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    22.057    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.140 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.660    23.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X47Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.640    23.160    
                         clock uncertainty           -0.293    22.867    
    SLICE_X47Y46         FDCE (Recov_fdce_C_CLR)     -0.212    22.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         22.655    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                 22.790    

Slack (MET) :             22.790ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_clk_wiz_0 rise@24.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.223ns (13.442%)  route 1.436ns (86.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.199ns = ( 23.800 - 24.999 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.901    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -5.149 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -3.684    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.797    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.223    -1.571 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=190, routed)         1.436    -0.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X47Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.999    24.999 r  
    K28                                               0.000    24.999 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    24.999    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    25.742 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.728    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026    20.702 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    22.057    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.140 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.660    23.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X47Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism             -0.640    23.160    
                         clock uncertainty           -0.293    22.867    
    SLICE_X47Y46         FDCE (Recov_fdce_C_CLR)     -0.212    22.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         22.655    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                 22.790    

Slack (MET) :             22.790ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_clk_wiz_0 rise@24.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.223ns (13.442%)  route 1.436ns (86.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.199ns = ( 23.800 - 24.999 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.901    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -5.149 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -3.684    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.797    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.223    -1.571 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=190, routed)         1.436    -0.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X47Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.999    24.999 r  
    K28                                               0.000    24.999 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    24.999    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    25.742 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.728    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026    20.702 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    22.057    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.140 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.660    23.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X47Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism             -0.640    23.160    
                         clock uncertainty           -0.293    22.867    
    SLICE_X47Y46         FDCE (Recov_fdce_C_CLR)     -0.212    22.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         22.655    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                 22.790    

Slack (MET) :             22.790ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_clk_wiz_0 rise@24.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.223ns (13.442%)  route 1.436ns (86.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.199ns = ( 23.800 - 24.999 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.901    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -5.149 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -3.684    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.797    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.223    -1.571 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=190, routed)         1.436    -0.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X47Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.999    24.999 r  
    K28                                               0.000    24.999 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    24.999    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    25.742 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.728    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026    20.702 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    22.057    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.140 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.660    23.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X47Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism             -0.640    23.160    
                         clock uncertainty           -0.293    22.867    
    SLICE_X47Y46         FDCE (Recov_fdce_C_CLR)     -0.212    22.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         22.655    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                 22.790    

Slack (MET) :             22.878ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_clk_wiz_0 rise@24.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.223ns (14.754%)  route 1.288ns (85.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 23.741 - 24.999 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.901    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -5.149 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -3.684    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.797    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.223    -1.571 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=190, routed)         1.288    -0.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X51Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.999    24.999 r  
    K28                                               0.000    24.999 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    24.999    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    25.742 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.728    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026    20.702 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    22.057    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.140 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.601    23.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X51Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism             -0.640    23.101    
                         clock uncertainty           -0.293    22.808    
    SLICE_X51Y47         FDCE (Recov_fdce_C_CLR)     -0.212    22.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         22.596    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                 22.878    

Slack (MET) :             22.878ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_clk_wiz_0 rise@24.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.223ns (14.754%)  route 1.288ns (85.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 23.741 - 24.999 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.901    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -5.149 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -3.684    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.797    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.223    -1.571 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=190, routed)         1.288    -0.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X51Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.999    24.999 r  
    K28                                               0.000    24.999 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    24.999    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    25.742 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.728    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026    20.702 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    22.057    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.140 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.601    23.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X51Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism             -0.640    23.101    
                         clock uncertainty           -0.293    22.808    
    SLICE_X51Y47         FDCE (Recov_fdce_C_CLR)     -0.212    22.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         22.596    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                 22.878    

Slack (MET) :             22.878ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_clk_wiz_0 rise@24.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.223ns (14.754%)  route 1.288ns (85.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 23.741 - 24.999 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.901    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -5.149 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -3.684    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.797    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.223    -1.571 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=190, routed)         1.288    -0.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X51Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.999    24.999 r  
    K28                                               0.000    24.999 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    24.999    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    25.742 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.728    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026    20.702 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    22.057    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.140 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.601    23.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X51Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism             -0.640    23.101    
                         clock uncertainty           -0.293    22.808    
    SLICE_X51Y47         FDCE (Recov_fdce_C_CLR)     -0.212    22.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         22.596    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                 22.878    

Slack (MET) :             22.936ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_clk_wiz_0 rise@24.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.223ns (14.754%)  route 1.288ns (85.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 23.741 - 24.999 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.901    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -5.149 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -3.684    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.797    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.223    -1.571 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=190, routed)         1.288    -0.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X50Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.999    24.999 r  
    K28                                               0.000    24.999 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    24.999    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    25.742 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.728    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026    20.702 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    22.057    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.140 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.601    23.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X50Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism             -0.640    23.101    
                         clock uncertainty           -0.293    22.808    
    SLICE_X50Y47         FDCE (Recov_fdce_C_CLR)     -0.154    22.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         22.654    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                 22.936    

Slack (MET) :             22.983ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_clk_wiz_0 rise@24.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.223ns (15.853%)  route 1.184ns (84.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 23.741 - 24.999 ) 
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.901    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -5.149 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -3.684    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.797    -1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.223    -1.571 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=190, routed)         1.184    -0.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X51Y45         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.999    24.999 r  
    K28                                               0.000    24.999 r  osc_clk_p (IN)
                         net (fo=0)                   0.000    24.999    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    25.742 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.728    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026    20.702 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    22.057    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.140 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       1.601    23.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X51Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism             -0.640    23.101    
                         clock uncertainty           -0.293    22.808    
    SLICE_X51Y45         FDCE (Recov_fdce_C_CLR)     -0.212    22.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         22.596    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                 22.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.710%)  route 0.110ns (52.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.947    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.672 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.098    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.736    -0.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDPE (Prop_fdpe_C_Q)         0.100    -0.236 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.110    -0.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X42Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.969 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.332    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.993    -0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X42Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.002    -0.307    
    SLICE_X42Y46         FDCE (Remov_fdce_C_CLR)     -0.050    -0.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.710%)  route 0.110ns (52.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.947    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.672 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.098    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.736    -0.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDPE (Prop_fdpe_C_Q)         0.100    -0.236 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.110    -0.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X42Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.969 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.332    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.993    -0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X42Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.002    -0.307    
    SLICE_X42Y46         FDCE (Remov_fdce_C_CLR)     -0.050    -0.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.710%)  route 0.110ns (52.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.947    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.672 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.098    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.736    -0.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDPE (Prop_fdpe_C_Q)         0.100    -0.236 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.110    -0.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X42Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.969 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.332    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.993    -0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X42Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.002    -0.307    
    SLICE_X42Y46         FDCE (Remov_fdce_C_CLR)     -0.050    -0.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.710%)  route 0.110ns (52.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.947    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.672 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.098    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.736    -0.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDPE (Prop_fdpe_C_Q)         0.100    -0.236 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.110    -0.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X42Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.969 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.332    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.993    -0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X42Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.002    -0.307    
    SLICE_X42Y46         FDCE (Remov_fdce_C_CLR)     -0.050    -0.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.710%)  route 0.110ns (52.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.947    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.672 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.098    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.736    -0.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDPE (Prop_fdpe_C_Q)         0.100    -0.236 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.110    -0.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X42Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.969 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.332    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.993    -0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X42Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.002    -0.307    
    SLICE_X42Y46         FDCE (Remov_fdce_C_CLR)     -0.050    -0.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.710%)  route 0.110ns (52.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.947    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.672 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.098    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.736    -0.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDPE (Prop_fdpe_C_Q)         0.100    -0.236 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.110    -0.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X42Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.969 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.332    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.993    -0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X42Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.002    -0.307    
    SLICE_X42Y46         FDCE (Remov_fdce_C_CLR)     -0.050    -0.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.710%)  route 0.110ns (52.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.947    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.672 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.098    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.736    -0.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDPE (Prop_fdpe_C_Q)         0.100    -0.236 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.110    -0.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X42Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.969 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.332    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.993    -0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X42Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.002    -0.307    
    SLICE_X42Y46         FDCE (Remov_fdce_C_CLR)     -0.050    -0.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.710%)  route 0.110ns (52.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.947    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.672 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.098    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.736    -0.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDPE (Prop_fdpe_C_Q)         0.100    -0.236 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.110    -0.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X42Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.969 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.332    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.993    -0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X42Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.002    -0.307    
    SLICE_X42Y46         FDCE (Remov_fdce_C_CLR)     -0.050    -0.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.710%)  route 0.110ns (52.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.947    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.672 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.098    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.736    -0.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDPE (Prop_fdpe_C_Q)         0.100    -0.236 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.110    -0.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X43Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.969 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.332    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.993    -0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X43Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.002    -0.307    
    SLICE_X43Y46         FDCE (Remov_fdce_C_CLR)     -0.069    -0.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.710%)  route 0.110ns (52.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.947    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.672 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.098    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.736    -0.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDPE (Prop_fdpe_C_Q)         0.100    -0.236 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.110    -0.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X43Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  osc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_inst/clk_gen_inst/inst/clk_in1_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  top_inst/clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.070    top_inst/clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.969 r  top_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.332    top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  top_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=13287, routed)       0.993    -0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X43Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.002    -0.307    
    SLICE_X43Y46         FDCE (Remov_fdce_C_CLR)     -0.069    -0.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.250    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.097ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.352ns (13.501%)  route 2.255ns (86.499%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 37.158 - 33.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.800     4.748    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.223     4.971 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.610     5.581    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.043     5.624 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.479     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X13Y35         LUT4 (Prop_lut4_I3_O)        0.043     6.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.867     7.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.043     7.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.298     7.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X41Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.660    37.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X41Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.542    37.700    
                         clock uncertainty           -0.035    37.664    
    SLICE_X41Y38         FDCE (Recov_fdce_C_CLR)     -0.212    37.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.452    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                 30.097    

Slack (MET) :             30.097ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.352ns (13.501%)  route 2.255ns (86.499%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 37.158 - 33.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.800     4.748    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.223     4.971 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.610     5.581    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.043     5.624 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.479     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X13Y35         LUT4 (Prop_lut4_I3_O)        0.043     6.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.867     7.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.043     7.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.298     7.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X41Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.660    37.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X41Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.542    37.700    
                         clock uncertainty           -0.035    37.664    
    SLICE_X41Y38         FDCE (Recov_fdce_C_CLR)     -0.212    37.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.452    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                 30.097    

Slack (MET) :             30.097ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.352ns (13.501%)  route 2.255ns (86.499%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 37.158 - 33.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.800     4.748    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.223     4.971 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.610     5.581    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.043     5.624 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.479     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X13Y35         LUT4 (Prop_lut4_I3_O)        0.043     6.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.867     7.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.043     7.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.298     7.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X41Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.660    37.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X41Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.542    37.700    
                         clock uncertainty           -0.035    37.664    
    SLICE_X41Y38         FDCE (Recov_fdce_C_CLR)     -0.212    37.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.452    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                 30.097    

Slack (MET) :             30.097ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.352ns (13.501%)  route 2.255ns (86.499%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 37.158 - 33.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.800     4.748    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.223     4.971 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.610     5.581    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.043     5.624 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.479     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X13Y35         LUT4 (Prop_lut4_I3_O)        0.043     6.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.867     7.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.043     7.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.298     7.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X41Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.660    37.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X41Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.542    37.700    
                         clock uncertainty           -0.035    37.664    
    SLICE_X41Y38         FDCE (Recov_fdce_C_CLR)     -0.212    37.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.452    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                 30.097    

Slack (MET) :             30.097ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.352ns (13.501%)  route 2.255ns (86.499%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 37.158 - 33.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.800     4.748    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.223     4.971 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.610     5.581    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.043     5.624 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.479     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X13Y35         LUT4 (Prop_lut4_I3_O)        0.043     6.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.867     7.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.043     7.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.298     7.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X41Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.660    37.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X41Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.542    37.700    
                         clock uncertainty           -0.035    37.664    
    SLICE_X41Y38         FDCE (Recov_fdce_C_CLR)     -0.212    37.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.452    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                 30.097    

Slack (MET) :             30.097ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.352ns (13.501%)  route 2.255ns (86.499%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 37.158 - 33.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.800     4.748    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.223     4.971 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.610     5.581    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.043     5.624 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.479     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X13Y35         LUT4 (Prop_lut4_I3_O)        0.043     6.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.867     7.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.043     7.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.298     7.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X41Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.660    37.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X41Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.542    37.700    
                         clock uncertainty           -0.035    37.664    
    SLICE_X41Y38         FDCE (Recov_fdce_C_CLR)     -0.212    37.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.452    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                 30.097    

Slack (MET) :             30.181ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.352ns (13.947%)  route 2.172ns (86.053%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 37.158 - 33.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.800     4.748    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.223     4.971 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.610     5.581    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.043     5.624 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.479     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X13Y35         LUT4 (Prop_lut4_I3_O)        0.043     6.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.867     7.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.043     7.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.215     7.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y37         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.660    37.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.542    37.700    
                         clock uncertainty           -0.035    37.664    
    SLICE_X40Y37         FDCE (Recov_fdce_C_CLR)     -0.212    37.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.452    
                         arrival time                          -7.271    
  -------------------------------------------------------------------
                         slack                                 30.181    

Slack (MET) :             30.181ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.352ns (13.947%)  route 2.172ns (86.053%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 37.158 - 33.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.800     4.748    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.223     4.971 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.610     5.581    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.043     5.624 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.479     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X13Y35         LUT4 (Prop_lut4_I3_O)        0.043     6.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.867     7.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.043     7.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.215     7.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y37         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.660    37.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.542    37.700    
                         clock uncertainty           -0.035    37.664    
    SLICE_X40Y37         FDCE (Recov_fdce_C_CLR)     -0.212    37.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.452    
                         arrival time                          -7.271    
  -------------------------------------------------------------------
                         slack                                 30.181    

Slack (MET) :             30.181ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.352ns (13.947%)  route 2.172ns (86.053%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 37.158 - 33.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.800     4.748    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.223     4.971 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.610     5.581    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.043     5.624 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.479     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X13Y35         LUT4 (Prop_lut4_I3_O)        0.043     6.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.867     7.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.043     7.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.215     7.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y37         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.660    37.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.542    37.700    
                         clock uncertainty           -0.035    37.664    
    SLICE_X40Y37         FDCE (Recov_fdce_C_CLR)     -0.212    37.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.452    
                         arrival time                          -7.271    
  -------------------------------------------------------------------
                         slack                                 30.181    

Slack (MET) :             30.181ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.352ns (13.947%)  route 2.172ns (86.053%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 37.158 - 33.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.800     4.748    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.223     4.971 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.610     5.581    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.043     5.624 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.479     6.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X13Y35         LUT4 (Prop_lut4_I3_O)        0.043     6.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.867     7.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.043     7.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.215     7.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y37         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.660    37.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.542    37.700    
                         clock uncertainty           -0.035    37.664    
    SLICE_X40Y37         FDCE (Recov_fdce_C_CLR)     -0.212    37.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.452    
                         arrival time                          -7.271    
  -------------------------------------------------------------------
                         slack                                 30.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.639%)  route 0.092ns (50.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.701     2.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDPE (Prop_fdpe_C_Q)         0.091     2.333 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.092     2.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X53Y49         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.960     2.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.515     2.256    
    SLICE_X53Y49         FDPE (Remov_fdpe_C_PRE)     -0.110     2.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.118ns (43.467%)  route 0.153ns (56.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.700     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDPE (Prop_fdpe_C_Q)         0.118     2.359 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.153     2.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X56Y48         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.959     2.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X56Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.515     2.255    
    SLICE_X56Y48         FDPE (Remov_fdpe_C_PRE)     -0.052     2.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.196%)  route 0.155ns (60.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.736     2.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y43         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDPE (Prop_fdpe_C_Q)         0.100     2.377 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.155     2.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X41Y44         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.995     2.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.515     2.291    
    SLICE_X41Y44         FDCE (Remov_fdce_C_CLR)     -0.069     2.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.196%)  route 0.155ns (60.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.736     2.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y43         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDPE (Prop_fdpe_C_Q)         0.100     2.377 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.155     2.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X41Y44         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.995     2.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.515     2.291    
    SLICE_X41Y44         FDCE (Remov_fdce_C_CLR)     -0.069     2.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.196%)  route 0.155ns (60.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.736     2.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y43         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDPE (Prop_fdpe_C_Q)         0.100     2.377 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.155     2.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X41Y44         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.995     2.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.515     2.291    
    SLICE_X41Y44         FDCE (Remov_fdce_C_CLR)     -0.069     2.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.196%)  route 0.155ns (60.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.736     2.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y43         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDPE (Prop_fdpe_C_Q)         0.100     2.377 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.155     2.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X41Y44         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.995     2.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.515     2.291    
    SLICE_X41Y44         FDCE (Remov_fdce_C_CLR)     -0.069     2.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.196%)  route 0.155ns (60.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.736     2.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y43         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDPE (Prop_fdpe_C_Q)         0.100     2.377 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.155     2.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X41Y44         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.995     2.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.515     2.291    
    SLICE_X41Y44         FDCE (Remov_fdce_C_CLR)     -0.069     2.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.196%)  route 0.155ns (60.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.736     2.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y43         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDPE (Prop_fdpe_C_Q)         0.100     2.377 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.155     2.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X41Y44         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.995     2.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.515     2.291    
    SLICE_X41Y44         FDPE (Remov_fdpe_C_PRE)     -0.072     2.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.118ns (45.530%)  route 0.141ns (54.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.700     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDPE (Prop_fdpe_C_Q)         0.118     2.359 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.141     2.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X57Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.959     2.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X57Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.515     2.255    
    SLICE_X57Y47         FDCE (Remov_fdce_C_CLR)     -0.069     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.118ns (45.530%)  route 0.141ns (54.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.700     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDPE (Prop_fdpe_C_Q)         0.118     2.359 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.141     2.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X57Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.959     2.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X57Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.515     2.255    
    SLICE_X57Y47         FDCE (Remov_fdce_C_CLR)     -0.069     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.314    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gmii_rx_clk
  To Clock:  gmii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.352ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.109ns  (required time - arrival time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.223ns (35.900%)  route 0.398ns (64.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.289ns = ( 10.289 - 8.000 ) 
    Source Clock Delay      (SCD):    2.558ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=522, routed)         0.565     2.558    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y128         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.223     2.781 f  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.398     3.179    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X3Y128         FDCE                                         f  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=522, routed)         0.511    10.289    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X3Y128         FDCE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.247    10.536    
                         clock uncertainty           -0.035    10.501    
    SLICE_X3Y128         FDCE (Recov_fdce_C_CLR)     -0.212    10.289    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                          -3.179    
  -------------------------------------------------------------------
                         slack                                  7.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.100ns (33.878%)  route 0.195ns (66.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=522, routed)         0.266     1.213    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y128         FDRE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.100     1.313 f  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.195     1.508    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X3Y128         FDCE                                         f  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=522, routed)         0.300     1.450    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X3Y128         FDCE                                         r  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.225     1.225    
    SLICE_X3Y128         FDCE (Remov_fdce_C_CLR)     -0.069     1.156    ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.352    





