
module noise_generator(

    input wire        CLK,
    input wire        RESET,

    input wire [ 9:0] T_IMPULSE,

    input wire        SIGN_START_GEN,
    input wire        OUT_REG_READY,

    output reg        SIGN_START_CALC, // inform output reg which calculation of phase started
    output reg        SIGN_STOP_CALC,  // inform output reg which calculation of phase stopped

    output reg [11:0] NOISE_OUT); 

//--user parameters------------------------------------------------------------

    parameter _SAMPLING_FREQ   = 34'd 13_000000000; // 13 GHz

//--user variables-------------------------------------------------------------

    reg        busy      = 0; // flag which indicates that noise_generator 
                              // received SIGN_START_GEN and output register 
                              // is ready for work (LFM_phase_accum starts 
                              // calculate phase of signal from ROM)

    reg        start_gen = 0; // flag which indicates that noise_generator
                              // received SIGN_START_GEN and output register
                              // is NOT ready for work yet (waiting for ready 
                              // of output register)

    reg [ 9:0] t_impulse       = 0; // from 60 to 650us  (1023us)

    reg [31:0] num_of_samples  = 0; // from 0 to 2627950000 - 1
    reg [31:0] samples_counter = 0; // from 0 to 2627950000 - 1


//-----------------------------------------------------------------------------
    initial begin
        SIGN_START_CALC = 0;
        SIGN_STOP_CALC  = 0;
        NOISE_OUTPUT    = 12'bz;
    end
//-----------------------------------------------------------------------------

    always @(posedge CLK) begin
        if (RESET) begin
            // reset
            
        end else if (SIGN_START_GEN && !start_gen) begin

            start_gen  <= 1;

            SIGN_START_CALC <= 1; // set flag for output register 

        end else if (start_gen) begin

            if (busy) begin
                if (samples_counter < num_of_samples) begin

                    samples_counter = samples_counter + 1; // calculate number of the next sample

                    if (samples_counter == (num_of_samples)) begin // if the current sample is the last one in the package
                        SIGN_STOP_CALC = 1; // set flag for output register 
                    end else begin // if the current sample is not the last one in the package calculate new ROM address

                        NOISE_OUT = 1;

                    end

                end else if (samples_counter == num_of_samples) begin // if this sample is the next one after the last one in the package
                    SIGN_STOP_CALC  <= 0; // clear flag for output register 
                    samples_counter <= 0; // reset the counter
                    busy            <= 0; // clear flag busy of phase accum 
                    start_gen       <= 0; // clear flag start generation of phase accum 
                    NOISE_OUT       <= 12'bz;
                end

            end else begin
                if (OUT_REG_READY) begin // if output register is ready
                    t_impulse      = T_IMPULSE;  // save parameters
                    num_of_samples = t_impulse * _SAMPLING_FREQ/1000000;
                    SIGN_START_CALC <= 0; // clear flag for output register 
                    busy            <= 1; // set flag for next step
                end
            end            
        end
    end

endmodule