#set_property IOSTANDARD LVCMOS33 [get_ports REGULARIO_SFP_TX_DISABLE]
#set_property IOSTANDARD LVCMOS33 [get_ports TriggerExt_E]
#set_property IOSTANDARD LVCMOS33 [get_ports REGULARIO_SFP_SDA]
#set_property IOSTANDARD LVCMOS33 [get_ports CDR_SDA]
#set_property IOSTANDARD LVCMOS33 [get_ports StartReadout2_E]
#set_property IOSTANDARD LVCMOS33 [get_ports Dout1b_E]
#set_property IOSTANDARD LVCMOS33 [get_ports ChipSatb_E]
#set_property IOSTANDARD LVCMOS33 [get_ports CDR_SCK]
#set_property IOSTANDARD LVCMOS33 [get_ports TransmitOn1b_E]
#set_property IOSTANDARD LVCMOS33 [get_ports sr_ck_E]
#set_property IOSTANDARD LVCMOS33 [get_ports sr_rstb_E]
#set_property IOSTANDARD LVCMOS33 [get_ports EndReadout2_E]
#set_property IOSTANDARD LVCMOS33 [get_ports REGULARIO_SFP_SCL]
#set_property IOSTANDARD LVCMOS33 [get_ports Dout2b_E]
#set_property IOSTANDARD LVCMOS33 [get_ports StartReadout1_E]
#set_property IOSTANDARD LVCMOS33 [get_ports sr_in_E]
#set_property IOSTANDARD LVCMOS33 [get_ports StartAcq_E]
#set_property IOSTANDARD LVCMOS33 [get_ports TransmitOn2b_E]
#set_property IOSTANDARD LVCMOS33 [get_ports EndReadout1_E]
#set_property IOSTANDARD LVCMOS33 [get_ports sr_out_E]
#set_property IOSTANDARD LVCMOS33 [get_ports CDR_LOL]
set_property IOSTANDARD LVCMOS33 [get_ports sr_out_D]
#set_property IOSTANDARD LVDS_25 [get_ports REGULARIO_SFP_TX_P]
#set_property IOSTANDARD LVDS_25 [get_ports REGULARIO_SFP_TX_N]
#set_property IOSTANDARD LVCMOS33 [get_ports D00]
#set_property IOSTANDARD LVCMOS33 [get_ports D01]
#set_property IOSTANDARD LVCMOS33 [get_ports D02]
#set_property IOSTANDARD LVCMOS33 [get_ports D03]
#set_property IOSTANDARD LVCMOS33 [get_ports PUDC_B]
set_property IOSTANDARD LVCMOS33 [get_ports sr_out_C]
#set_property IOSTANDARD LVCMOS33 [get_ports FCS_B]
set_property IOSTANDARD LVCMOS33 [get_ports sr_out_B]
set_property IOSTANDARD LVCMOS33 [get_ports sr_out_A]
#set_property IOSTANDARD LVCMOS33 [get_ports ROWSELECT0]
#set_property IOSTANDARD LVCMOS33 [get_ports CALI_SW_A]
#set_property IOSTANDARD LVCMOS33 [get_ports ROWSELECT1]
#set_property IOSTANDARD LVCMOS33 [get_ports CALI_CS]
#set_property IOSTANDARD LVCMOS33 [get_ports CALI_SW_B]
#set_property IOSTANDARD LVCMOS33 [get_ports COLUMNSELECT1]
#set_property IOSTANDARD LVCMOS33 [get_ports COLUMNSELECT2]
#set_property IOSTANDARD LVCMOS33 [get_ports ROWSELECT2]
#set_property IOSTANDARD LVCMOS33 [get_ports COLUMNSELECT0]
#set_property IOSTANDARD LVCMOS33 [get_ports CALI_DIN]
#set_property IOSTANDARD LVCMOS33 [get_ports CALI_SCK]
#set_property IOSTANDARD LVCMOS33 [get_ports DTCC_CLK2OUT]
#set_property IOSTANDARD LVCMOS33 [get_ports DTCC_CLK1OUT]
#set_property IOSTANDARD LVCMOS33 [get_ports PLUG2_CC1]
#set_property IOSTANDARD LVCMOS33 [get_ports PLUG2_CC2]
#set_property IOSTANDARD LVCMOS33 [get_ports PLUG1DATAOUT2]
#set_property IOSTANDARD LVCMOS33 [get_ports PLUG1_CC2]
#set_property IOSTANDARD LVCMOS33 [get_ports ELINKDATAOUT]
#set_property IOSTANDARD LVCMOS33 [get_ports PLUG1_CC1]
#set_property IOSTANDARD LVCMOS33 [get_ports ELINKDATAIN]
#set_property IOSTANDARD LVCMOS33 [get_ports EXT_TRIG_IN]
#set_property IOSTANDARD LVCMOS33 [get_ports ELINKCLKIN]
#set_property IOSTANDARD LVCMOS33 [get_ports DTCC_CLK2IN]
#set_property IOSTANDARD LVCMOS33 [get_ports DTCC_CLK1IN]
#set_property IOSTANDARD LVCMOS33 [get_ports SFP_TX_DISABLE]
set_property IOSTANDARD LVCMOS33 [get_ports {FIFOADR[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIFOADR[1]}]
#set_property IOSTANDARD LVCMOS33 [get_ports SFP_SCL]
#set_property IOSTANDARD LVCMOS33 [get_ports SFP_SDA]
#set_property IOSTANDARD LVCMOS33 [get_ports DTCC_DATA2OUT]
#set_property IOSTANDARD LVCMOS33 [get_ports DTCC_CONTROL2IN]
#set_property IOSTANDARD LVCMOS33 [get_ports DTCC_CONTROL1IN]
#set_property IOSTANDARD LVCMOS33 [get_ports PLUG1DATAOUT1]
#set_property IOSTANDARD LVCMOS33 [get_ports PLUG2_DATAIN1]
#set_property IOSTANDARD LVCMOS33 [get_ports PLUG2_DATAIN2]
#set_property IOSTANDARD LVCMOS33 [get_ports DTCC_DATA1OUT]
#set_property PACKAGE_PIN AA14 [get_ports CALI_CS]
#set_property PACKAGE_PIN U15 [get_ports CALI_DIN]
#set_property PACKAGE_PIN W15 [get_ports CALI_SCK]
#set_property PACKAGE_PIN AB15 [get_ports CALI_SW_A]
#set_property PACKAGE_PIN W14 [get_ports CALI_SW_B]
#set_property PACKAGE_PIN E18 [get_ports CDR_LOL]
#set_property PACKAGE_PIN E16 [get_ports CDR_SCK]
#set_property PACKAGE_PIN F16 [get_ports CDR_SDA]
#set_property PACKAGE_PIN E14 [get_ports ChipSatb_E]
#set_property PACKAGE_PIN W11 [get_ports COLUMNSELECT0]
#set_property PACKAGE_PIN AB12 [get_ports COLUMNSELECT1]
#set_property PACKAGE_PIN Y11 [get_ports COLUMNSELECT2]
#set_property PACKAGE_PIN P22 [get_ports D00]
#set_property PACKAGE_PIN R22 [get_ports D01]
#set_property PACKAGE_PIN P21 [get_ports D02]
#set_property PACKAGE_PIN R21 [get_ports D03]
#set_property PACKAGE_PIN E13 [get_ports Dout1b_E]
#set_property PACKAGE_PIN B13 [get_ports Dout2b_E]
#set_property PACKAGE_PIN T4 [get_ports DTCC_CLK1IN]
#set_property PACKAGE_PIN U1 [get_ports DTCC_CLK1OUT]
#set_property PACKAGE_PIN R4 [get_ports DTCC_CLK2IN]
#set_property PACKAGE_PIN T1 [get_ports DTCC_CLK2OUT]
#set_property PACKAGE_PIN M2 [get_ports DTCC_CONTROL1IN]
#set_property PACKAGE_PIN L1 [get_ports DTCC_CONTROL2IN]
#set_property PACKAGE_PIN N2 [get_ports DTCC_DATA1OUT]
#set_property PACKAGE_PIN M1 [get_ports DTCC_DATA2OUT]
#set_property PACKAGE_PIN V4 [get_ports ELINKCLKIN]
#set_property PACKAGE_PIN Y1 [get_ports ELINKDATAIN]
#set_property PACKAGE_PIN Y2 [get_ports ELINKDATAOUT]
#set_property PACKAGE_PIN D17 [get_ports EndReadout1_E]
#set_property PACKAGE_PIN B16 [get_ports EndReadout2_E]
#set_property PACKAGE_PIN T19 [get_ports FCS_B]
#set_property PACKAGE_PIN R1 [get_ports PLUG1DATAOUT1]
#set_property PACKAGE_PIN R2 [get_ports PLUG1DATAOUT2]
#set_property PACKAGE_PIN W1 [get_ports PLUG1_CC1]
#set_property PACKAGE_PIN W2 [get_ports PLUG1_CC2]
#set_property PACKAGE_PIN U2 [get_ports PLUG2_CC1]
#set_property PACKAGE_PIN V2 [get_ports PLUG2_CC2]
#set_property PACKAGE_PIN P1 [get_ports PLUG2_DATAIN1]
#set_property PACKAGE_PIN P2 [get_ports PLUG2_DATAIN2]
#set_property PACKAGE_PIN U22 [get_ports PUDC_B]
#set_property PACKAGE_PIN C13 [get_ports REGULARIO_SFP_SCL]
#set_property PACKAGE_PIN F14 [get_ports REGULARIO_SFP_SDA]
#set_property PACKAGE_PIN H13 [get_ports REGULARIO_SFP_TX_P]
#set_property PACKAGE_PIN G13 [get_ports REGULARIO_SFP_TX_N]
#set_property PACKAGE_PIN F15 [get_ports REGULARIO_SFP_TX_DISABLE]
#set_property PACKAGE_PIN AB13 [get_ports ROWSELECT0]
#set_property PACKAGE_PIN Y13 [get_ports ROWSELECT1]
#set_property PACKAGE_PIN Y12 [get_ports ROWSELECT2]
#set_property PACKAGE_PIN J19 [get_ports RX_CDR_CLKP]
#set_property PACKAGE_PIN H19 [get_ports RX_CDR_CLKN]
#set_property PACKAGE_PIN G17 [get_ports RX_CDR_RXP]
#set_property PACKAGE_PIN G18 [get_ports RX_CDR_RXN]
#set_property PACKAGE_PIN F6 [get_ports SFP_CLK_P]
#set_property PACKAGE_PIN E6 [get_ports SFP_CLK_N]
#set_property PACKAGE_PIN B8 [get_ports SFP_RX_P]
#set_property PACKAGE_PIN A8 [get_ports SFP_RX_N]
#set_property PACKAGE_PIN F3 [get_ports SFP_SCL]
#set_property PACKAGE_PIN E3 [get_ports SFP_SDA]
#set_property PACKAGE_PIN B4 [get_ports SFP_TX_P]
#set_property PACKAGE_PIN A4 [get_ports SFP_TX_N]
#set_property PACKAGE_PIN F4 [get_ports SFP_TX_DISABLE]
#set_property PACKAGE_PIN N22 [get_ports SPARE_LVDS_P]
#set_property PACKAGE_PIN M22 [get_ports SPARE_LVDS_N]
#set_property PACKAGE_PIN D15 [get_ports sr_ck_E]
#set_property PACKAGE_PIN A16 [get_ports sr_in_E]
set_property PACKAGE_PIN AB16 [get_ports sr_out_A]
set_property PACKAGE_PIN Y18 [get_ports sr_out_B]
set_property PACKAGE_PIN U21 [get_ports sr_out_C]
set_property PACKAGE_PIN F19 [get_ports sr_out_D]
#set_property PACKAGE_PIN C17 [get_ports sr_out_E]
#set_property PACKAGE_PIN B15 [get_ports sr_rstb_E]
#set_property PACKAGE_PIN A13 [get_ports StartAcq_E]
#set_property PACKAGE_PIN A15 [get_ports StartReadout1_E]
#set_property PACKAGE_PIN C15 [get_ports StartReadout2_E]
#set_property PACKAGE_PIN D14 [get_ports TransmitOn1b_E]
#set_property PACKAGE_PIN A14 [get_ports TransmitOn2b_E]
#set_property PACKAGE_PIN F13 [get_ports TriggerExt_E]

#make_diff_pair_ports SFP_RX_P SFP_RX_N
#make_diff_pair_ports SFP_CLK_P SFP_CLK_N
#make_diff_pair_ports SFP_TX_P SFP_TX_N
#make_diff_pair_ports REGULARIO_SFP_TX_P REGULARIO_SFP_TX_N
#make_diff_pair_ports RX_CDR_RXP RX_CDR_RXN
#make_diff_pair_ports raz_chnp raz_chnn
#make_diff_pair_ports val_evtp val_evtn
#make_diff_pair_ports ck_5p ck_5n
#make_diff_pair_ports RX_CDR_CLKP RX_CDR_CLKN
#make_diff_pair_ports SPARE_LVDS_P SPARE_LVDS_N

#set_property IOSTANDARD LVDS_25 [get_ports RX_CDR_CLKP]
#set_property IOSTANDARD LVDS_25 [get_ports RX_CDR_RXP]
#set_property IOSTANDARD LVDS_25 [get_ports SPARE_LVDS_P]


set_property CFGBVS VCCO [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]

set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
set_property BITSTREAM.CONFIG.SPI_FALL_EDGE YES [current_design]
set_property CONFIG_MODE SPIx4 [current_design]


create_clock -period 20.833 -name CLKOUT -waveform {0.000 10.417} [get_ports CLKOUT]
create_clock -period 25.000 -name Clk40M -waveform {0.000 12.500} [get_ports Clk40M]

create_interface ROOT
set_property INTERFACE ROOT [get_ports { CLKOUT IFCLK ck_5p ck_5n ck_40p ck_40n }]
set_property PACKAGE_PIN B17 [get_ports TriggerExt_D]
set_property PACKAGE_PIN B18 [get_ports TransmitOn1b_D]
set_property PACKAGE_PIN C18 [get_ports StartAcq_D]
set_property PACKAGE_PIN C19 [get_ports rst_n]
set_property PACKAGE_PIN E19 [get_ports sr_in_D]
set_property PACKAGE_PIN D19 [get_ports StartReadout1_D]
set_property PACKAGE_PIN F18 [get_ports Dout2b_D]
set_property PACKAGE_PIN B20 [get_ports sr_ck_D]
set_property PACKAGE_PIN A20 [get_ports StartReadout2_D]
set_property PACKAGE_PIN A18 [get_ports Dout1b_D]
set_property PACKAGE_PIN A19 [get_ports ChipSatb_D]
set_property PACKAGE_PIN F20 [get_ports EndReadout1_D]
set_property PACKAGE_PIN D20 [get_ports sr_rstb_D]
set_property PACKAGE_PIN C20 [get_ports TransmitOn2b_D]
set_property PACKAGE_PIN C22 [get_ports pwr_on_a]
set_property PACKAGE_PIN B22 [get_ports pwr_on_adc]
set_property PACKAGE_PIN B21 [get_ports pwr_on_dac]
set_property PACKAGE_PIN A21 [get_ports EndReadout2_D]
set_property PACKAGE_PIN E22 [get_ports Dout1b_C]
set_property PACKAGE_PIN D22 [get_ports TriggerExt_C]
set_property PACKAGE_PIN E21 [get_ports StartAcq_C]
set_property PACKAGE_PIN D21 [get_ports pwr_on_d]
set_property PACKAGE_PIN G21 [get_ports StartReadout2_C]
set_property PACKAGE_PIN G22 [get_ports ChipSatb_C]
set_property PACKAGE_PIN F21 [get_ports TransmitOn1b_C]
set_property PACKAGE_PIN Y17 [get_ports ChipSatb_A]
set_property PACKAGE_PIN Y16 [get_ports TransmitOn2b_A]
set_property PACKAGE_PIN AA16 [get_ports sr_ck_A]
set_property PACKAGE_PIN AB17 [get_ports StartReadout2_A]
set_property PACKAGE_PIN AA13 [get_ports out_trigger1b]
set_property PACKAGE_PIN AA15 [get_ports EndReadout1_A]
set_property PACKAGE_PIN Y14 [get_ports out_trigger2b]
set_property PACKAGE_PIN AB11 [get_ports ADC_CLK]
set_property PACKAGE_PIN AA9 [get_ports {ADC_DATA[3]}]
set_property PACKAGE_PIN AB10 [get_ports {ADC_DATA[1]}]
set_property PACKAGE_PIN AA10 [get_ports {ADC_DATA[2]}]
set_property PACKAGE_PIN AA11 [get_ports {ADC_DATA[0]}]
set_property PACKAGE_PIN W10 [get_ports {TP[0]}]
set_property PACKAGE_PIN V14 [get_ports EndReadout2_A]
set_property PACKAGE_PIN V15 [get_ports sr_in_A]
set_property PACKAGE_PIN T15 [get_ports sr_rstb_A]
set_property PACKAGE_PIN T16 [get_ports Dout2b_A]
set_property PACKAGE_PIN U16 [get_ports StartReadout1_A]
set_property PACKAGE_PIN B1 [get_ports {FD[10]}]
set_property PACKAGE_PIN A1 [get_ports {FD[12]}]
set_property PACKAGE_PIN C2 [get_ports {FD[9]}]
set_property PACKAGE_PIN B2 [get_ports {FD[11]}]
set_property PACKAGE_PIN D1 [get_ports PKTEND]
set_property PACKAGE_PIN D2 [get_ports {FD[8]}]
set_property PACKAGE_PIN G1 [get_ports FLAGB]
set_property PACKAGE_PIN F1 [get_ports SLOE]
set_property PACKAGE_PIN K1 [get_ports {FD[4]}]
set_property PACKAGE_PIN J1 [get_ports {FD[6]}]
set_property PACKAGE_PIN H2 [get_ports FLAGA]
set_property PACKAGE_PIN G2 [get_ports FLAGC]
set_property PACKAGE_PIN K2 [get_ports {FD[5]}]
set_property PACKAGE_PIN J2 [get_ports {FD[7]}]
set_property PACKAGE_PIN J5 [get_ports SLWR]
set_property PACKAGE_PIN H5 [get_ports {FD[15]}]
set_property PACKAGE_PIN H3 [get_ports SLRD]
set_property PACKAGE_PIN G3 [get_ports {FD[14]}]
set_property PACKAGE_PIN G4 [get_ports {FD[13]}]
set_property PACKAGE_PIN K4 [get_ports Clk40M]
set_property PACKAGE_PIN J4 [get_ports SLCS]
set_property PACKAGE_PIN M3 [get_ports {FD[3]}]
set_property PACKAGE_PIN L5 [get_ports {FD[0]}]
set_property PACKAGE_PIN N4 [get_ports {FD[2]}]
set_property PACKAGE_PIN M5 [get_ports {FD[1]}]
set_property PACKAGE_PIN P20 [get_ports TransmitOn2b_C]
set_property PACKAGE_PIN T21 [get_ports sr_ck_C]
set_property PACKAGE_PIN P19 [get_ports StartReadout1_C]
set_property PACKAGE_PIN R19 [get_ports sr_rstb_C]
set_property PACKAGE_PIN T20 [get_ports EndReadout2_C]
set_property PACKAGE_PIN W21 [get_ports EndReadout1_C]
set_property PACKAGE_PIN W22 [get_ports select]
set_property PACKAGE_PIN AA20 [get_ports sr_in_B]
set_property PACKAGE_PIN AA21 [get_ports TransmitOn1b_B]
set_property PACKAGE_PIN Y21 [get_ports hold]
set_property PACKAGE_PIN Y22 [get_ports Dout2b_B]
set_property PACKAGE_PIN AB21 [get_ports ChipSatb_B]
set_property PACKAGE_PIN AB22 [get_ports StartReadout2_B]
set_property PACKAGE_PIN U20 [get_ports rst_counterb]
set_property PACKAGE_PIN V20 [get_ports TriggerExt_B]
set_property PACKAGE_PIN W19 [get_ports StartReadout1_B]
set_property PACKAGE_PIN W20 [get_ports sr_ck_B]
set_property PACKAGE_PIN Y19 [get_ports StartAcq_A]
set_property PACKAGE_PIN V18 [get_ports StartAcq_B]
set_property PACKAGE_PIN V19 [get_ports Dout1b_B]
set_property PACKAGE_PIN AA19 [get_ports TriggerExt_A]
set_property PACKAGE_PIN AB20 [get_ports EndReadout2_B]
set_property PACKAGE_PIN V17 [get_ports EndReadout1_B]
set_property PACKAGE_PIN W17 [get_ports TransmitOn2b_B]
set_property PACKAGE_PIN AA18 [get_ports Dout1b_A]
set_property PACKAGE_PIN AB18 [get_ports TransmitOn1b_A]
set_property PACKAGE_PIN U17 [get_ports sr_rstb_B]
set_property PACKAGE_PIN U18 [get_ports reset_b]
set_property PACKAGE_PIN R14 [get_ports out_trigger0b]
set_property PACKAGE_PIN R18 [get_ports sr_in_C]
set_property PACKAGE_PIN N17 [get_ports Dout2b_C]
set_property PACKAGE_PIN V3 [get_ports EXT_TRIG_IN]
set_property PACKAGE_PIN AB1 [get_ports {LED[7]}]
set_property PACKAGE_PIN AB3 [get_ports OTR]
set_property PACKAGE_PIN AB2 [get_ports {LED[6]}]
set_property PACKAGE_PIN AA3 [get_ports {LED[5]}]
set_property PACKAGE_PIN AA5 [get_ports {ADC_DATA[10]}]
set_property PACKAGE_PIN AB5 [get_ports {ADC_DATA[9]}]
set_property PACKAGE_PIN Y4 [get_ports {LED[4]}]
set_property PACKAGE_PIN AA4 [get_ports {ADC_DATA[11]}]
set_property PACKAGE_PIN W4 [get_ports EXT_CLK_IN]
set_property PACKAGE_PIN W6 [get_ports {LED[2]}]
set_property PACKAGE_PIN W5 [get_ports {LED[3]}]
set_property PACKAGE_PIN Y6 [get_ports {LED[1]}]
set_property PACKAGE_PIN AA6 [get_ports {ADC_DATA[8]}]
set_property PACKAGE_PIN W7 [get_ports {LED[0]}]
set_property PACKAGE_PIN AB7 [get_ports {ADC_DATA[6]}]
set_property PACKAGE_PIN AB6 [get_ports {ADC_DATA[7]}]
set_property PACKAGE_PIN AA8 [get_ports {ADC_DATA[5]}]
set_property PACKAGE_PIN AB8 [get_ports {ADC_DATA[4]}]
set_property PACKAGE_PIN Y8 [get_ports {TP[3]}]
set_property PACKAGE_PIN Y7 [get_ports EXT_TRIG_OUT]
set_property PACKAGE_PIN W9 [get_ports {TP[2]}]
set_property PACKAGE_PIN Y9 [get_ports {TP[1]}]
set_property IOSTANDARD LVDS_25 [get_ports raz_chnp]
set_property IOSTANDARD LVDS_25 [get_ports raz_chnn]
set_property PACKAGE_PIN J22 [get_ports raz_chnp]
set_property PACKAGE_PIN H22 [get_ports raz_chnn]
set_property IOSTANDARD LVDS_25 [get_ports val_evtp]
set_property IOSTANDARD LVDS_25 [get_ports val_evtn]
set_property PACKAGE_PIN H20 [get_ports val_evtp]
set_property PACKAGE_PIN G20 [get_ports val_evtn]
set_property IOSTANDARD LVDS_25 [get_ports ck_5p]
set_property IOSTANDARD LVDS_25 [get_ports ck_5n]
set_property IOSTANDARD LVDS_25 [get_ports ck_40p]
set_property IOSTANDARD LVDS_25 [get_ports ck_40n]
set_property IOSTANDARD LVCMOS33 [get_ports TransmitOn2b_C]
set_property IOSTANDARD LVCMOS33 [get_ports sr_ck_C]
set_property IOSTANDARD LVCMOS33 [get_ports StartReadout1_C]
set_property IOSTANDARD LVCMOS33 [get_ports sr_rstb_C]
set_property IOSTANDARD LVCMOS33 [get_ports EndReadout2_C]
set_property IOSTANDARD LVCMOS33 [get_ports EndReadout1_C]
set_property IOSTANDARD LVCMOS33 [get_ports select]
set_property IOSTANDARD LVCMOS33 [get_ports sr_in_B]
set_property IOSTANDARD LVCMOS33 [get_ports TransmitOn1b_B]
set_property IOSTANDARD LVCMOS33 [get_ports hold]
set_property IOSTANDARD LVCMOS33 [get_ports Dout2b_B]
set_property IOSTANDARD LVCMOS33 [get_ports ChipSatb_B]
set_property IOSTANDARD LVCMOS33 [get_ports StartReadout2_B]
set_property IOSTANDARD LVCMOS33 [get_ports rst_counterb]
set_property IOSTANDARD LVCMOS33 [get_ports TriggerExt_B]
set_property IOSTANDARD LVCMOS33 [get_ports StartReadout1_B]
set_property IOSTANDARD LVCMOS33 [get_ports sr_ck_B]
set_property IOSTANDARD LVCMOS33 [get_ports StartAcq_A]
set_property IOSTANDARD LVCMOS33 [get_ports StartAcq_B]
set_property IOSTANDARD LVCMOS33 [get_ports Dout1b_B]
set_property IOSTANDARD LVCMOS33 [get_ports TriggerExt_A]
set_property IOSTANDARD LVCMOS33 [get_ports EndReadout2_B]
set_property IOSTANDARD LVCMOS33 [get_ports EndReadout1_B]
set_property IOSTANDARD LVCMOS33 [get_ports TransmitOn2b_B]
set_property IOSTANDARD LVCMOS33 [get_ports Dout1b_A]
set_property IOSTANDARD LVCMOS33 [get_ports TransmitOn1b_A]
set_property IOSTANDARD LVCMOS33 [get_ports sr_rstb_B]
set_property IOSTANDARD LVCMOS33 [get_ports reset_b]
set_property IOSTANDARD LVCMOS33 [get_ports out_trigger0b]
set_property IOSTANDARD LVCMOS33 [get_ports sr_in_C]
set_property IOSTANDARD LVCMOS33 [get_ports Dout2b_C]
set_property DRIVE 12 [get_ports sr_ck_C]
set_property DRIVE 12 [get_ports StartReadout1_C]
set_property DRIVE 12 [get_ports sr_rstb_C]
set_property DRIVE 12 [get_ports select]
set_property DRIVE 12 [get_ports sr_in_B]
set_property DRIVE 12 [get_ports hold]
set_property DRIVE 12 [get_ports StartReadout2_B]
set_property DRIVE 12 [get_ports rst_counterb]
set_property DRIVE 12 [get_ports TriggerExt_B]
set_property DRIVE 12 [get_ports StartReadout1_B]
set_property DRIVE 12 [get_ports sr_ck_B]
set_property DRIVE 12 [get_ports StartAcq_A]
set_property DRIVE 12 [get_ports StartAcq_B]
set_property DRIVE 12 [get_ports TriggerExt_A]
set_property DRIVE 12 [get_ports sr_rstb_B]
set_property DRIVE 12 [get_ports reset_b]
set_property DRIVE 12 [get_ports sr_in_C]
set_property SLEW SLOW [get_ports sr_ck_C]
set_property SLEW SLOW [get_ports StartReadout1_C]
set_property SLEW SLOW [get_ports sr_rstb_C]
set_property SLEW SLOW [get_ports select]
set_property SLEW SLOW [get_ports sr_in_B]
set_property SLEW SLOW [get_ports hold]
set_property SLEW SLOW [get_ports StartReadout2_B]
set_property SLEW SLOW [get_ports rst_counterb]
set_property SLEW SLOW [get_ports TriggerExt_B]
set_property SLEW SLOW [get_ports StartReadout1_B]
set_property SLEW SLOW [get_ports sr_ck_B]
set_property SLEW SLOW [get_ports StartAcq_A]
set_property SLEW SLOW [get_ports StartAcq_B]
set_property SLEW SLOW [get_ports TriggerExt_A]
set_property SLEW SLOW [get_ports sr_rstb_B]
set_property SLEW SLOW [get_ports reset_b]
set_property SLEW SLOW [get_ports sr_in_C]
set_property IOSTANDARD LVCMOS33 [get_ports TriggerExt_D]
set_property IOSTANDARD LVCMOS33 [get_ports TransmitOn1b_D]
set_property IOSTANDARD LVCMOS33 [get_ports StartAcq_D]
set_property IOSTANDARD LVCMOS33 [get_ports rst_n]
set_property IOSTANDARD LVCMOS33 [get_ports sr_in_D]
set_property IOSTANDARD LVCMOS33 [get_ports StartReadout1_D]
set_property IOSTANDARD LVCMOS33 [get_ports Dout2b_D]
set_property IOSTANDARD LVCMOS33 [get_ports sr_ck_D]
set_property IOSTANDARD LVCMOS33 [get_ports StartReadout2_D]
set_property IOSTANDARD LVCMOS33 [get_ports Dout1b_D]
set_property IOSTANDARD LVCMOS33 [get_ports ChipSatb_D]
set_property IOSTANDARD LVCMOS33 [get_ports EndReadout1_D]
set_property IOSTANDARD LVCMOS33 [get_ports sr_rstb_D]
set_property IOSTANDARD LVCMOS33 [get_ports TransmitOn2b_D]
set_property IOSTANDARD LVCMOS33 [get_ports pwr_on_a]
set_property IOSTANDARD LVCMOS33 [get_ports pwr_on_adc]
set_property IOSTANDARD LVCMOS33 [get_ports pwr_on_dac]
set_property IOSTANDARD LVCMOS33 [get_ports EndReadout2_D]
set_property IOSTANDARD LVCMOS33 [get_ports Dout1b_C]
set_property IOSTANDARD LVCMOS33 [get_ports TriggerExt_C]
set_property IOSTANDARD LVCMOS33 [get_ports StartAcq_C]
set_property IOSTANDARD LVCMOS33 [get_ports pwr_on_d]
set_property IOSTANDARD LVCMOS33 [get_ports StartReadout2_C]
set_property IOSTANDARD LVCMOS33 [get_ports ChipSatb_C]
set_property IOSTANDARD LVCMOS33 [get_ports TransmitOn1b_C]
set_property DRIVE 12 [get_ports TriggerExt_D]
set_property DRIVE 12 [get_ports StartAcq_D]
set_property DRIVE 12 [get_ports sr_in_D]
set_property DRIVE 12 [get_ports StartReadout1_D]
set_property DRIVE 12 [get_ports sr_ck_D]
set_property DRIVE 12 [get_ports StartReadout2_D]
set_property DRIVE 12 [get_ports sr_rstb_D]
set_property DRIVE 12 [get_ports pwr_on_a]
set_property DRIVE 12 [get_ports pwr_on_adc]
set_property DRIVE 12 [get_ports pwr_on_dac]
set_property DRIVE 12 [get_ports TriggerExt_C]
set_property DRIVE 12 [get_ports StartAcq_C]
set_property DRIVE 12 [get_ports pwr_on_d]
set_property DRIVE 12 [get_ports StartReadout2_C]
set_property SLEW SLOW [get_ports TriggerExt_D]
set_property SLEW SLOW [get_ports StartAcq_D]
set_property SLEW SLOW [get_ports sr_in_D]
set_property SLEW SLOW [get_ports StartReadout1_D]
set_property SLEW SLOW [get_ports sr_ck_D]
set_property SLEW SLOW [get_ports StartReadout2_D]
set_property SLEW SLOW [get_ports sr_rstb_D]
set_property SLEW SLOW [get_ports pwr_on_a]
set_property SLEW SLOW [get_ports pwr_on_adc]
set_property SLEW SLOW [get_ports pwr_on_dac]
set_property SLEW SLOW [get_ports TriggerExt_C]
set_property SLEW SLOW [get_ports StartAcq_C]
set_property SLEW SLOW [get_ports pwr_on_d]
set_property SLEW SLOW [get_ports StartReadout2_C]
set_property IOSTANDARD LVCMOS33 [get_ports {FD[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FD[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FD[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FD[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports PKTEND]
set_property IOSTANDARD LVCMOS33 [get_ports {FD[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports FLAGB]
set_property IOSTANDARD LVCMOS33 [get_ports SLOE]
set_property IOSTANDARD LVCMOS33 [get_ports {FD[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FD[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports FLAGA]
set_property IOSTANDARD LVCMOS33 [get_ports FLAGC]
set_property IOSTANDARD LVCMOS33 [get_ports {FD[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FD[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports SLWR]
set_property IOSTANDARD LVCMOS33 [get_ports {FD[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports SLRD]
set_property IOSTANDARD LVCMOS33 [get_ports {FD[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports CLKOUT]
set_property IOSTANDARD LVCMOS33 [get_ports {FD[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports Clk40M]
set_property IOSTANDARD LVCMOS33 [get_ports SLCS]
set_property IOSTANDARD LVCMOS33 [get_ports IFCLK]
set_property IOSTANDARD LVCMOS33 [get_ports {FD[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FD[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FD[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FD[1]}]
set_property DRIVE 12 [get_ports {FD[10]}]
set_property DRIVE 12 [get_ports {FD[12]}]
set_property DRIVE 12 [get_ports {FD[9]}]
set_property DRIVE 12 [get_ports {FD[11]}]
set_property DRIVE 12 [get_ports PKTEND]
set_property DRIVE 12 [get_ports {FD[8]}]
set_property DRIVE 12 [get_ports SLOE]
set_property DRIVE 12 [get_ports {FD[4]}]
set_property DRIVE 12 [get_ports {FD[6]}]
set_property DRIVE 12 [get_ports {FD[5]}]
set_property DRIVE 12 [get_ports {FD[7]}]
set_property DRIVE 12 [get_ports SLWR]
set_property DRIVE 12 [get_ports {FD[15]}]
set_property DRIVE 12 [get_ports SLRD]
set_property DRIVE 12 [get_ports {FD[14]}]
set_property DRIVE 12 [get_ports {FD[13]}]
set_property DRIVE 12 [get_ports SLCS]
set_property DRIVE 12 [get_ports IFCLK]
set_property DRIVE 12 [get_ports {FD[3]}]
set_property DRIVE 12 [get_ports {FD[0]}]
set_property DRIVE 12 [get_ports {FD[2]}]
set_property DRIVE 12 [get_ports {FD[1]}]
set_property SLEW SLOW [get_ports {FD[10]}]
set_property SLEW SLOW [get_ports {FD[12]}]
set_property SLEW SLOW [get_ports {FD[9]}]
set_property SLEW SLOW [get_ports {FD[11]}]
set_property SLEW SLOW [get_ports PKTEND]
set_property SLEW SLOW [get_ports {FD[8]}]
set_property SLEW SLOW [get_ports SLOE]
set_property SLEW SLOW [get_ports {FD[4]}]
set_property SLEW SLOW [get_ports {FD[6]}]
set_property SLEW SLOW [get_ports {FD[5]}]
set_property SLEW SLOW [get_ports {FD[7]}]
set_property SLEW SLOW [get_ports SLWR]
set_property SLEW SLOW [get_ports {FD[15]}]
set_property SLEW SLOW [get_ports SLRD]
set_property SLEW SLOW [get_ports {FD[14]}]
set_property SLEW SLOW [get_ports {FD[13]}]
set_property SLEW SLOW [get_ports SLCS]
set_property SLEW SLOW [get_ports IFCLK]
set_property SLEW SLOW [get_ports {FD[3]}]
set_property SLEW SLOW [get_ports {FD[0]}]
set_property SLEW SLOW [get_ports {FD[2]}]
set_property SLEW SLOW [get_ports {FD[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports EXT_TRIG_IN]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports OTR]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ADC_DATA[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ADC_DATA[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ADC_DATA[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports EXT_CLK_IN]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ADC_DATA[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ADC_DATA[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ADC_DATA[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ADC_DATA[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ADC_DATA[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {TP[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports EXT_TRIG_OUT]
set_property IOSTANDARD LVCMOS33 [get_ports {TP[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {TP[1]}]
set_property DRIVE 12 [get_ports {LED[7]}]
set_property DRIVE 12 [get_ports {LED[6]}]
set_property DRIVE 12 [get_ports {LED[5]}]
set_property DRIVE 12 [get_ports {LED[4]}]
set_property DRIVE 12 [get_ports {LED[2]}]
set_property DRIVE 12 [get_ports {LED[3]}]
set_property DRIVE 12 [get_ports {LED[1]}]
set_property DRIVE 12 [get_ports {LED[0]}]
set_property DRIVE 12 [get_ports {TP[3]}]
set_property DRIVE 12 [get_ports EXT_TRIG_OUT]
set_property DRIVE 12 [get_ports {TP[2]}]
set_property DRIVE 12 [get_ports {TP[1]}]
set_property SLEW SLOW [get_ports {LED[7]}]
set_property SLEW SLOW [get_ports {LED[6]}]
set_property SLEW SLOW [get_ports {LED[5]}]
set_property SLEW SLOW [get_ports {LED[4]}]
set_property SLEW SLOW [get_ports {LED[2]}]
set_property SLEW SLOW [get_ports {LED[3]}]
set_property SLEW SLOW [get_ports {LED[1]}]
set_property SLEW SLOW [get_ports {LED[0]}]
set_property SLEW SLOW [get_ports {TP[3]}]
set_property SLEW SLOW [get_ports EXT_TRIG_OUT]
set_property SLEW SLOW [get_ports {TP[2]}]
set_property SLEW SLOW [get_ports {TP[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports ChipSatb_A]
set_property IOSTANDARD LVCMOS33 [get_ports TransmitOn2b_A]
set_property IOSTANDARD LVCMOS33 [get_ports sr_ck_A]
set_property IOSTANDARD LVCMOS33 [get_ports StartReadout2_A]
set_property IOSTANDARD LVCMOS33 [get_ports out_trigger1b]
set_property IOSTANDARD LVCMOS33 [get_ports EndReadout1_A]
set_property IOSTANDARD LVCMOS33 [get_ports out_trigger2b]
set_property IOSTANDARD LVCMOS33 [get_ports ADC_CLK]
set_property IOSTANDARD LVCMOS33 [get_ports {ADC_DATA[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ADC_DATA[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ADC_DATA[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ADC_DATA[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {TP[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports EndReadout2_A]
set_property IOSTANDARD LVCMOS33 [get_ports sr_in_A]
set_property IOSTANDARD LVCMOS33 [get_ports sr_rstb_A]
set_property IOSTANDARD LVCMOS33 [get_ports Dout2b_A]
set_property IOSTANDARD LVCMOS33 [get_ports StartReadout1_A]
set_property DRIVE 12 [get_ports sr_ck_A]
set_property DRIVE 12 [get_ports StartReadout2_A]
set_property DRIVE 12 [get_ports ADC_CLK]
set_property DRIVE 12 [get_ports {TP[0]}]
set_property DRIVE 12 [get_ports sr_in_A]
set_property DRIVE 12 [get_ports sr_rstb_A]
set_property DRIVE 12 [get_ports StartReadout1_A]
set_property SLEW SLOW [get_ports sr_ck_A]
set_property SLEW SLOW [get_ports StartReadout2_A]
set_property SLEW SLOW [get_ports ADC_CLK]
set_property SLEW SLOW [get_ports {TP[0]}]
set_property SLEW SLOW [get_ports sr_in_A]
set_property SLEW SLOW [get_ports sr_rstb_A]
set_property SLEW SLOW [get_ports StartReadout1_A]

set_property PACKAGE_PIN E2 [get_ports {FIFOADR[1]}]
set_property PACKAGE_PIN K21 [get_ports ck_5p]
set_property PACKAGE_PIN N20 [get_ports ck_40p]
set_property PACKAGE_PIN E1 [get_ports {FIFOADR[0]}]
set_property PACKAGE_PIN K3 [get_ports IFCLK]
set_property PACKAGE_PIN H4 [get_ports CLKOUT]
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]

set_property IOSTANDARD LVCMOS33 [get_ports {COLUMN[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {COLUMN[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {COLUMN[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ROW[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ROW[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ROW[0]}]

set_property PACKAGE_PIN Y11 [get_ports {COLUMN[2]}]
set_property PACKAGE_PIN AB12 [get_ports {COLUMN[1]}]
set_property PACKAGE_PIN W11 [get_ports {COLUMN[0]}]
set_property PACKAGE_PIN AB13 [get_ports {ROW[0]}]
set_property PACKAGE_PIN Y13 [get_ports {ROW[1]}]
set_property PACKAGE_PIN Y12 [get_ports {ROW[2]}]

set_false_path -from [get_pins {usb_cy7c68013A/FSM_onehot_State_reg[5]/C}] -to [get_pins nPKTEND_r1_reg/D]

set_property BITSTREAM.CONFIG.UNUSEDPIN PULLUP [current_design]







set_property PACKAGE_PIN U15 [get_ports DIN]
set_property IOSTANDARD LVCMOS33 [get_ports DIN]
set_property PACKAGE_PIN W15 [get_ports SCLK]
set_property IOSTANDARD LVCMOS33 [get_ports SCLK]
set_property PACKAGE_PIN AA14 [get_ports nCS]
set_property IOSTANDARD LVCMOS33 [get_ports nCS]
set_property PACKAGE_PIN AB15 [get_ports SwitcherOn_A]
set_property IOSTANDARD LVCMOS33 [get_ports SwitcherOn_A]
set_property PACKAGE_PIN W14 [get_ports SwitcherOn_B]
set_property IOSTANDARD LVCMOS33 [get_ports SwitcherOn_B]

set_false_path -from [get_pins UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C] -to [get_pins {Command/SweepTestStartStopSet/CommandOut_reg[0]/CLR}]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list Clk]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 5 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Acquisition/MicrorocSCurveTest/SC_test_control/SCTestStateDebug[0]} {Acquisition/MicrorocSCurveTest/SC_test_control/SCTestStateDebug[1]} {Acquisition/MicrorocSCurveTest/SC_test_control/SCTestStateDebug[2]} {Acquisition/MicrorocSCurveTest/SC_test_control/SCTestStateDebug[3]} {Acquisition/MicrorocSCurveTest/SC_test_control/SCTestStateDebug[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {CommandModeSelect_Debug[0]} {CommandModeSelect_Debug[1]} {CommandModeSelect_Debug[2]} {CommandModeSelect_Debug[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list ExternalFifoEmpty_Debug]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list ExternalFifoFull_Debug]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list CommonControlSignalGenerator/ExternalRazGen/ExternalRaz_en_Debug]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list OutTestDataEnable_Debug]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list CommonControlSignalGenerator/ExternalRazGen/RAZ_CHN_Debug]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list UsbStartStop_Debug]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets Clk]
