[Inputs]
reset_in
b_force_packet
b_data_we
MASTER_CLK
slow_clk
PHY_RX_DV
PHY_RX_ER
=tx_data[63:0]=
=b_data[63:0]=
=PHY_RXD[7:0]=
[Outputs]
reset_out
rx_wren
b_enable
TX_CLK
PHY_TX_EN
PHY_TX_ER
=rx_addr[31:0]=
=rx_data[63:0]=
=PHY_TXD[7:0]=
[BiDir]
