Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Apr  1 20:28:26 2023
| Host         : DESKTOP-QL5PKC2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   47          
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (55)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (81)
5. checking no_input_delay (18)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (55)
-------------------------
 There are 39 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filtrare_RAM_count/Q1_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Filtrare_RAM_count/Q2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (81)
-------------------------------------------------
 There are 81 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  100          inf        0.000                      0                  100           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memorie_RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.180ns  (logic 6.469ns (53.114%)  route 5.711ns (46.886%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1                     0.000     0.000 r  memorie_RAM_reg/CLKARDCLK
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     2.454 r  memorie_RAM_reg/DOADO[9]
                         net (fo=1, routed)           1.158     3.612    Afisor_7_segmente/DOADO[9]
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.736 r  Afisor_7_segmente/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           2.691     6.427    Afisor_7_segmente/d__31[1]
    SLICE_X65Y17         LUT4 (Prop_lut4_I3_O)        0.152     6.579 r  Afisor_7_segmente/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.862     8.441    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739    12.180 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.180    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memorie_RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.031ns  (logic 6.468ns (53.757%)  route 5.563ns (46.243%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1                     0.000     0.000 r  memorie_RAM_reg/CLKARDCLK
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     2.454 r  memorie_RAM_reg/DOADO[9]
                         net (fo=1, routed)           1.158     3.612    Afisor_7_segmente/DOADO[9]
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.736 r  Afisor_7_segmente/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           2.689     6.425    Afisor_7_segmente/d__31[1]
    SLICE_X65Y17         LUT4 (Prop_lut4_I3_O)        0.152     6.577 r  Afisor_7_segmente/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.716     8.293    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    12.031 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.031    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memorie_RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.985ns  (logic 6.445ns (53.775%)  route 5.540ns (46.225%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1                     0.000     0.000 r  memorie_RAM_reg/CLKARDCLK
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     2.454 r  memorie_RAM_reg/DOADO[10]
                         net (fo=1, routed)           1.140     3.594    Afisor_7_segmente/DOADO[10]
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.718 r  Afisor_7_segmente/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           2.514     6.232    Afisor_7_segmente/d__31[2]
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.153     6.385 r  Afisor_7_segmente/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.886     8.271    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714    11.985 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.985    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memorie_RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.938ns  (logic 6.231ns (52.195%)  route 5.707ns (47.805%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1                     0.000     0.000 r  memorie_RAM_reg/CLKARDCLK
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     2.454 r  memorie_RAM_reg/DOADO[9]
                         net (fo=1, routed)           1.158     3.612    Afisor_7_segmente/DOADO[9]
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.736 r  Afisor_7_segmente/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           2.689     6.425    Afisor_7_segmente/d__31[1]
    SLICE_X65Y17         LUT4 (Prop_lut4_I2_O)        0.124     6.549 r  Afisor_7_segmente/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.860     8.409    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.938 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.938    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memorie_RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.800ns  (logic 6.237ns (52.859%)  route 5.562ns (47.141%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1                     0.000     0.000 r  memorie_RAM_reg/CLKARDCLK
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     2.454 r  memorie_RAM_reg/DOADO[9]
                         net (fo=1, routed)           1.158     3.612    Afisor_7_segmente/DOADO[9]
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.736 r  Afisor_7_segmente/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           2.691     6.427    Afisor_7_segmente/d__31[1]
    SLICE_X65Y17         LUT4 (Prop_lut4_I2_O)        0.124     6.551 r  Afisor_7_segmente/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.713     8.264    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.800 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.800    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memorie_RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.524ns  (logic 6.222ns (53.993%)  route 5.302ns (46.007%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1                     0.000     0.000 r  memorie_RAM_reg/CLKARDCLK
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     2.454 f  memorie_RAM_reg/DOADO[9]
                         net (fo=1, routed)           1.158     3.612    Afisor_7_segmente/DOADO[9]
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.736 f  Afisor_7_segmente/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           2.481     6.217    Afisor_7_segmente/d__31[1]
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.341 r  Afisor_7_segmente/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.663     8.004    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.524 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.524    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memorie_RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.521ns  (logic 6.206ns (53.871%)  route 5.314ns (46.129%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1                     0.000     0.000 r  memorie_RAM_reg/CLKARDCLK
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     2.454 r  memorie_RAM_reg/DOADO[10]
                         net (fo=1, routed)           1.140     3.594    Afisor_7_segmente/DOADO[10]
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.718 r  Afisor_7_segmente/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           2.514     6.232    Afisor_7_segmente/d__31[2]
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.356 r  Afisor_7_segmente/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.661     8.016    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.521 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.521    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Afisor_7_segmente/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.865ns  (logic 4.381ns (55.702%)  route 3.484ns (44.298%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE                         0.000     0.000 r  Afisor_7_segmente/counter_reg[15]/C
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Afisor_7_segmente/counter_reg[15]/Q
                         net (fo=9, routed)           1.626     2.144    Afisor_7_segmente/counter_reg[15]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.152     2.296 r  Afisor_7_segmente/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.857     4.154    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711     7.865 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.865    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Afisor_7_segmente/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.693ns  (logic 4.395ns (57.127%)  route 3.298ns (42.873%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE                         0.000     0.000 r  Afisor_7_segmente/counter_reg[15]/C
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Afisor_7_segmente/counter_reg[15]/Q
                         net (fo=9, routed)           1.624     2.142    Afisor_7_segmente/counter_reg[15]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.152     2.294 r  Afisor_7_segmente/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674     3.968    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725     7.693 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.693    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Afisor_7_segmente/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.572ns  (logic 4.141ns (54.689%)  route 3.431ns (45.311%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE                         0.000     0.000 r  Afisor_7_segmente/counter_reg[15]/C
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Afisor_7_segmente/counter_reg[15]/Q
                         net (fo=9, routed)           1.624     2.142    Afisor_7_segmente/counter_reg[15]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.124     2.266 r  Afisor_7_segmente/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     4.073    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.572 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.572    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Filtrare_RAM_count/Q0_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Filtrare_RAM_count/Q1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  Filtrare_RAM_count/Q0_reg/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Filtrare_RAM_count/Q0_reg/Q
                         net (fo=1, routed)           0.126     0.267    Filtrare_RAM_count/Q0
    SLICE_X0Y11          FDRE                                         r  Filtrare_RAM_count/Q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Filtrare_RAM_count_reset/Q0_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Filtrare_RAM_count_reset/Q1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.931%)  route 0.180ns (56.069%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  Filtrare_RAM_count_reset/Q0_reg/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Filtrare_RAM_count_reset/Q0_reg/Q
                         net (fo=1, routed)           0.180     0.321    Filtrare_RAM_count_reset/Q0_reg_n_0
    SLICE_X0Y14          FDRE                                         r  Filtrare_RAM_count_reset/Q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Filtrare_RAM_count/Q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Filtrare_RAM_count/Q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.258%)  route 0.185ns (56.742%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  Filtrare_RAM_count/Q1_reg/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Filtrare_RAM_count/Q1_reg/Q
                         net (fo=2, routed)           0.185     0.326    Filtrare_RAM_count/Q1
    SLICE_X0Y11          FDRE                                         r  Filtrare_RAM_count/Q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Filtrare_RAM_count_reset/Q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Filtrare_RAM_count_reset/Q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.141ns (41.663%)  route 0.197ns (58.337%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE                         0.000     0.000 r  Filtrare_RAM_count_reset/Q1_reg/C
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Filtrare_RAM_count_reset/Q1_reg/Q
                         net (fo=2, routed)           0.197     0.338    Filtrare_RAM_count_reset/Q1
    SLICE_X0Y16          FDRE                                         r  Filtrare_RAM_count_reset/Q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_RAM_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            addr_RAM_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.186ns (51.728%)  route 0.174ns (48.272%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  addr_RAM_reg[0]/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  addr_RAM_reg[0]/Q
                         net (fo=9, routed)           0.174     0.315    led_OBUF[0]
    SLICE_X1Y16          LUT6 (Prop_lut6_I2_O)        0.045     0.360 r  addr_RAM[5]_i_1/O
                         net (fo=1, routed)           0.000     0.360    plusOp[5]
    SLICE_X1Y16          FDCE                                         r  addr_RAM_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Filtrare_RAM_count/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Filtrare_RAM_count/cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE                         0.000     0.000 r  Filtrare_RAM_count/cnt_reg[11]/C
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Filtrare_RAM_count/cnt_reg[11]/Q
                         net (fo=2, routed)           0.119     0.260    Filtrare_RAM_count/Filtrare_RAM_count_reset/cnt_reg[11]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  Filtrare_RAM_count/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    Filtrare_RAM_count/cnt_reg[8]_i_1_n_4
    SLICE_X1Y14          FDRE                                         r  Filtrare_RAM_count/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Filtrare_RAM_count/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Filtrare_RAM_count/cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  Filtrare_RAM_count/cnt_reg[15]/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Filtrare_RAM_count/cnt_reg[15]/Q
                         net (fo=2, routed)           0.119     0.260    Filtrare_RAM_count/Filtrare_RAM_count_reset/cnt_reg[15]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  Filtrare_RAM_count/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    Filtrare_RAM_count/cnt_reg[12]_i_1_n_4
    SLICE_X1Y15          FDRE                                         r  Filtrare_RAM_count/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Filtrare_RAM_count/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Filtrare_RAM_count/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE                         0.000     0.000 r  Filtrare_RAM_count/cnt_reg[3]/C
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Filtrare_RAM_count/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119     0.260    Filtrare_RAM_count/Filtrare_RAM_count_reset/cnt_reg[3]
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  Filtrare_RAM_count/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    Filtrare_RAM_count/cnt_reg[0]_i_1_n_4
    SLICE_X1Y12          FDRE                                         r  Filtrare_RAM_count/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Filtrare_RAM_count/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Filtrare_RAM_count/cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  Filtrare_RAM_count/cnt_reg[7]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Filtrare_RAM_count/cnt_reg[7]/Q
                         net (fo=2, routed)           0.119     0.260    Filtrare_RAM_count/Filtrare_RAM_count_reset/cnt_reg[7]
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  Filtrare_RAM_count/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    Filtrare_RAM_count/cnt_reg[4]_i_1_n_4
    SLICE_X1Y13          FDRE                                         r  Filtrare_RAM_count/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Filtrare_RAM_count/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Filtrare_RAM_count/cnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  Filtrare_RAM_count/cnt_reg[12]/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Filtrare_RAM_count/cnt_reg[12]/Q
                         net (fo=2, routed)           0.114     0.255    Filtrare_RAM_count/Filtrare_RAM_count_reset/cnt_reg[12]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.370 r  Filtrare_RAM_count/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.370    Filtrare_RAM_count/cnt_reg[12]_i_1_n_7
    SLICE_X1Y15          FDRE                                         r  Filtrare_RAM_count/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------





