```verilog
assign q = (a & ~b & ~c & d) | (~a & b & ~c & d) |
           (~a & b & c & d) | (a & b & ~c & d) |
           (a & b & c & d);

endmodule
```