Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Mon Dec 11 12:31:11 2017
| Host         : ocaepc52 running 64-bit unknown
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   115 |
| Unused register locations in slices containing registers |   234 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             308 |          150 |
| No           | No                    | Yes                    |             209 |           71 |
| No           | Yes                   | No                     |             349 |          141 |
| Yes          | No                    | No                     |             362 |           99 |
| Yes          | No                    | Yes                    |             550 |          278 |
| Yes          | Yes                   | No                     |             908 |          339 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                        |                                                                                              Enable Signal                                                                                              |                                                                   Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~design_1_i/clk_wiz_1/inst/clk_out_40                       |                                                                                                                                                                                                         |                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                    |                                                                                                                                                      |                1 |              1 |
| ~design_1_i/clk_wiz_1/inst/clk_out_40                       | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                  |                                                                                                                                                      |                1 |              1 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                 |                1 |              1 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                        | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out_40                       | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/_n0283_inv                                                                                                                                   | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/reset_inv                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                    |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                       |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0       |                1 |              1 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                       | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                   |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0 |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0       |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                               |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out_40                       | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/_n0202_inv                                                                                                                                   | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/reset_inv                                                                                 |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                         |                                                                                                                                                      |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                               | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                              | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_2_n_0                                                                                                                                   | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_arready_i_1_n_0                                                                                                                                   | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                             |                1 |              4 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/p_0_out                                                                                                                                                                 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                             |                1 |              4 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                         | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                             |                1 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     |                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out_40                       | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/_n0264_inv                                                                                                                                   | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/reset_inv                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                     |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              5 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                 |                                                                                                                                                      |                2 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5]_0[0]                                                                                                                      |                                                                                                                                                      |                2 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                        |                                                                                                                                                      |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                         | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                               |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                  | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                   | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                   | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                  | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                  | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                  | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                  | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                   | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                  | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                  | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                   | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                  | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                  | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                   | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                  | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                  | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                  | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                   | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                  | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                  | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                  | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                   | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                  | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                6 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                  | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                  | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                5 |              8 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                    |                                                                                                                                                      |                1 |              8 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                             |                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                  | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out_40                       | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/RCon_inst/_n0044_inv                                                                                                                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/reset_inv                                                                                 |                3 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc |                                                                                                                                                      |                7 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                                                                     | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                       |                2 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                             |                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                   | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                  | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                  | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                  | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                   | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                  | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                  | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                  | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                  | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                  | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |                5 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                     |                                                                                                                                                      |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                        |                5 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                       |                5 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/E[0]                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                8 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                      | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                        |                6 |             21 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                         | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                     |                6 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                             |                                                                                                                                                      |               14 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                 | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                |               11 |             32 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                  |                                                                                                                                                      |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                |               15 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                         |               13 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             |                                                                                                                                                      |                4 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                             |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                            |                                                                                                                                                      |               13 |             33 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                        |                                                                                                                                                      |               14 |             47 |
|  design_1_i/clk_wiz_1/inst/clk_out_40                       | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/s_enable_main_0                                                                                                                              | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/reset_inv                                                                                 |               29 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out_40                       | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/s_enable_dual_0                                                                                                                              | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/reset_inv                                                                                 |               23 |             64 |
| ~design_1_i/clk_wiz_1/inst/clk_out_40                       | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/s_enable_dual_0                                                                                                                              | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/reset_inv                                                                                 |               35 |             64 |
| ~design_1_i/clk_wiz_1/inst/clk_out_40                       | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/s_enable_main_0                                                                                                                              | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/reset_inv                                                                                 |               35 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                           |                                                                                                                                                      |               10 |             75 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                         |                                                                                                                                                      |               28 |             80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               38 |             81 |
| ~design_1_i/clk_wiz_1/inst/clk_out_40                       |                                                                                                                                                                                                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/reset_inv                                                                                 |               16 |             88 |
|  design_1_i/clk_wiz_1/inst/clk_out_40                       |                                                                                                                                                                                                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/reset_inv                                                                                 |               46 |             92 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                         |                                                                                                                                                      |               47 |            107 |
|  design_1_i/clk_wiz_1/inst/clk_out_40                       | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/_n0078_inv                                                                                                                                   | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/reset_inv                                                                                 |               90 |            128 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[32]                                                                                                              |                                                                                                                                                      |               16 |            128 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_out_ok                                                                                                                                     |                                                                                                                                                      |               28 |            128 |
| ~design_1_i/clk_wiz_1/inst/clk_out_40                       |                                                                                                                                                                                                         | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/s_data_out_ok_inv                                                                            |               42 |            128 |
|  design_1_i/clk_wiz_1/inst/clk_out_40                       |                                                                                                                                                                                                         |                                                                                                                                                      |               77 |            132 |
|  design_1_i/clk_wiz_1/inst/clk_out_40                       | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/s_save_key                                                                                                                                      | design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/reset_inv                                                                                 |               51 |            136 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               64 |            140 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               86 |            218 |
+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    13 |
| 2      |                     2 |
| 3      |                     1 |
| 4      |                    11 |
| 5      |                     3 |
| 6      |                     4 |
| 8      |                    43 |
| 10     |                     1 |
| 11     |                     1 |
| 15     |                     1 |
| 16+    |                    35 |
+--------+-----------------------+


