
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: isol_n (input port clocked by clk0)
Endpoint: gfpga_pad_io_soc_out[0] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v isol_n (in)
     2    0.00                           isol_n (net)
                  0.50    0.00   -0.50 v input67/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.16    0.44   -0.06 v input67/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03                           net67 (net)
                  0.16    0.00   -0.06 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_2)
                  0.19    0.34    0.28 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_2)
     6    0.04                           cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.gfpga_pad_io_soc_dir (net)
                  0.19    0.00    0.28 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.08    0.12    0.40 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.08    0.00    0.40 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.28    0.35    0.75 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
    11    0.14                           top_width_0_height_0_subtile_3__pin_inpad_0_ (net)
                  0.28    0.01    0.75 v sb_8__0_.mux_left_track_7.mux_l1_in_1_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.40    1.15 v sb_8__0_.mux_left_track_7.mux_l1_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_8__0_.mux_left_track_7.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.06    0.00    1.15 v sb_8__0_.mux_left_track_7.mux_l2_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.15    0.41    1.56 v sb_8__0_.mux_left_track_7.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.02                           sb_8__0_.mux_left_track_7.sky130_fd_sc_hd__mux2_1_2_X (net)
                  0.15    0.00    1.56 v sb_8__0_.mux_left_track_7.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.27    0.35    1.91 v sb_8__0_.mux_left_track_7.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_2)
     6    0.07                           sb_8__0_.mux_left_track_7.out (net)
                  0.27    0.00    1.92 v cbx_8__0_.cbx_8__0_.mux_top_ipin_3.mux_l1_in_1_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.44    2.35 v cbx_8__0_.cbx_8__0_.mux_top_ipin_3.mux_l1_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_8__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.09    0.00    2.35 v cbx_8__0_.cbx_8__0_.mux_top_ipin_3.mux_l2_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.35    2.70 v cbx_8__0_.cbx_8__0_.mux_top_ipin_3.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_8__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.08    0.00    2.70 v cbx_8__0_.cbx_8__0_.mux_top_ipin_3.mux_l3_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.33    3.03 v cbx_8__0_.cbx_8__0_.mux_top_ipin_3.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cbx_8__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.06    0.00    3.03 v cbx_8__0_.cbx_8__0_.mux_top_ipin_3.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.18    0.46    3.49 v cbx_8__0_.cbx_8__0_.mux_top_ipin_3.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     2    0.03                           cbx_8__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.18    0.00    3.49 v cbx_8__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.19    3.68 v cbx_8__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cbx_8__0_.bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_ (net)
                  0.07    0.00    3.68 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.20    0.31    3.98 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     1    0.13                           gfpga_pad_io_soc_out[0] (net)
                  0.20    0.01    3.99 v gfpga_pad_io_soc_out[0] (out)
                                  3.99   data arrival time

                  0.00  120.00  120.00   clock clk0 (rise edge)
                          0.00  120.00   clock network delay (ideal)
                         -0.10  119.90   clock uncertainty
                          0.00  119.90   clock reconvergence pessimism
                         -2.00  117.90   output external delay
                                117.90   data required time
-----------------------------------------------------------------------------
                                117.90   data required time
                                 -3.99   data arrival time
-----------------------------------------------------------------------------
                                113.91   slack (MET)


Startpoint: isol_n (input port clocked by clk0)
Endpoint: gfpga_pad_io_soc_out[2] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v isol_n (in)
     2    0.00                           isol_n (net)
                  0.50    0.00   -0.50 v input67/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.16    0.44   -0.06 v input67/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03                           net67 (net)
                  0.16    0.00   -0.06 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_2)
                  0.14    0.30    0.24 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_2)
     3    0.03                           cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.gfpga_pad_io_soc_dir (net)
                  0.14    0.00    0.24 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.08    0.11    0.35 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.08    0.00    0.35 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.29    0.36    0.72 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
    11    0.14                           top_width_0_height_0_subtile_1__pin_inpad_0_ (net)
                  0.29    0.01    0.73 v sb_8__0_.mux_left_track_3.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.40    1.13 v sb_8__0_.mux_left_track_3.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_8__0_.mux_left_track_3.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.06    0.00    1.13 v sb_8__0_.mux_left_track_3.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.18    0.45    1.58 v sb_8__0_.mux_left_track_3.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     2    0.03                           sb_8__0_.mux_left_track_3.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.18    0.00    1.58 v sb_8__0_.mux_left_track_3.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.32    0.44    2.02 v sb_8__0_.mux_left_track_3.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.07                           sb_8__0_.mux_left_track_3.out (net)
                  0.32    0.01    2.03 v cbx_8__0_.cbx_8__0_.mux_top_ipin_1.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.45    2.48 v cbx_8__0_.cbx_8__0_.mux_top_ipin_1.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_8__0_.cbx_8__0_.mux_top_ipin_1.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.08    0.00    2.48 v cbx_8__0_.cbx_8__0_.mux_top_ipin_1.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32    2.80 v cbx_8__0_.cbx_8__0_.mux_top_ipin_1.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cbx_8__0_.cbx_8__0_.mux_top_ipin_1.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.06    0.00    2.80 v cbx_8__0_.cbx_8__0_.mux_top_ipin_1.mux_l3_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.34    3.14 v cbx_8__0_.cbx_8__0_.mux_top_ipin_1.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_8__0_.cbx_8__0_.mux_top_ipin_1.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.08    0.00    3.14 v cbx_8__0_.cbx_8__0_.mux_top_ipin_1.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.36    3.50 v cbx_8__0_.cbx_8__0_.mux_top_ipin_1.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_8__0_.cbx_8__0_.mux_top_ipin_1.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.08    0.00    3.50 v cbx_8__0_.cbx_8__0_.mux_top_ipin_1.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.09    0.16    3.66 v cbx_8__0_.cbx_8__0_.mux_top_ipin_1.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cbx_8__0_.bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_ (net)
                  0.09    0.00    3.66 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.20    0.31    3.98 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     1    0.13                           gfpga_pad_io_soc_out[2] (net)
                  0.20    0.00    3.98 v gfpga_pad_io_soc_out[2] (out)
                                  3.98   data arrival time

                  0.00  120.00  120.00   clock clk0 (rise edge)
                          0.00  120.00   clock network delay (ideal)
                         -0.10  119.90   clock uncertainty
                          0.00  119.90   clock reconvergence pessimism
                         -2.00  117.90   output external delay
                                117.90   data required time
-----------------------------------------------------------------------------
                                117.90   data required time
                                 -3.98   data arrival time
-----------------------------------------------------------------------------
                                113.92   slack (MET)


Startpoint: isol_n (input port clocked by clk0)
Endpoint: gfpga_pad_io_soc_out[1] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v isol_n (in)
     2    0.00                           isol_n (net)
                  0.50    0.00   -0.50 v input67/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.16    0.44   -0.06 v input67/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03                           net67 (net)
                  0.16    0.00   -0.06 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_2)
                  0.14    0.30    0.24 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_2)
     3    0.03                           cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.gfpga_pad_io_soc_dir (net)
                  0.14    0.00    0.24 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.08    0.11    0.35 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.08    0.00    0.35 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.27    0.35    0.70 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
    11    0.14                           top_width_0_height_0_subtile_2__pin_inpad_0_ (net)
                  0.27    0.01    0.71 v sb_8__0_.mux_left_track_5.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.44    1.14 v sb_8__0_.mux_left_track_5.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_8__0_.mux_left_track_5.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.09    0.00    1.14 v sb_8__0_.mux_left_track_5.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.11    0.40    1.54 v sb_8__0_.mux_left_track_5.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.02                           sb_8__0_.mux_left_track_5.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.11    0.00    1.54 v sb_8__0_.mux_left_track_5.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.26    0.36    1.90 v sb_8__0_.mux_left_track_5.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.05                           sb_8__0_.mux_left_track_5.out (net)
                  0.26    0.01    1.90 v cbx_8__0_.cbx_8__0_.mux_top_ipin_2.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.42    2.32 v cbx_8__0_.cbx_8__0_.mux_top_ipin_2.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_8__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.08    0.00    2.32 v cbx_8__0_.cbx_8__0_.mux_top_ipin_2.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32    2.64 v cbx_8__0_.cbx_8__0_.mux_top_ipin_2.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cbx_8__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.06    0.00    2.64 v cbx_8__0_.cbx_8__0_.mux_top_ipin_2.mux_l3_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33    2.98 v cbx_8__0_.cbx_8__0_.mux_top_ipin_2.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_8__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.07    0.00    2.98 v cbx_8__0_.cbx_8__0_.mux_top_ipin_2.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.36    3.34 v cbx_8__0_.cbx_8__0_.mux_top_ipin_2.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_8__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.09    0.00    3.34 v cbx_8__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.09    0.16    3.51 v cbx_8__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cbx_8__0_.bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_ (net)
                  0.09    0.00    3.51 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.20    0.31    3.82 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     1    0.13                           gfpga_pad_io_soc_out[1] (net)
                  0.20    0.00    3.82 v gfpga_pad_io_soc_out[1] (out)
                                  3.82   data arrival time

                  0.00  120.00  120.00   clock clk0 (rise edge)
                          0.00  120.00   clock network delay (ideal)
                         -0.10  119.90   clock uncertainty
                          0.00  119.90   clock reconvergence pessimism
                         -2.00  117.90   output external delay
                                117.90   data required time
-----------------------------------------------------------------------------
                                117.90   data required time
                                 -3.82   data arrival time
-----------------------------------------------------------------------------
                                114.08   slack (MET)


Startpoint: isol_n (input port clocked by clk0)
Endpoint: gfpga_pad_io_soc_out[3] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v isol_n (in)
     2    0.00                           isol_n (net)
                  0.50    0.00   -0.50 v input67/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.16    0.44   -0.06 v input67/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03                           net67 (net)
                  0.16    0.00   -0.06 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_2)
                  0.19    0.34    0.28 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_2)
     6    0.04                           cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.gfpga_pad_io_soc_dir (net)
                  0.19    0.00    0.28 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.08    0.12    0.40 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.08    0.00    0.40 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.28    0.35    0.75 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
    11    0.14                           top_width_0_height_0_subtile_3__pin_inpad_0_ (net)
                  0.28    0.01    0.75 v sb_8__0_.mux_left_track_7.mux_l1_in_1_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.40    1.15 v sb_8__0_.mux_left_track_7.mux_l1_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_8__0_.mux_left_track_7.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.06    0.00    1.15 v sb_8__0_.mux_left_track_7.mux_l2_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.15    0.41    1.56 v sb_8__0_.mux_left_track_7.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.02                           sb_8__0_.mux_left_track_7.sky130_fd_sc_hd__mux2_1_2_X (net)
                  0.15    0.00    1.56 v sb_8__0_.mux_left_track_7.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.27    0.35    1.91 v sb_8__0_.mux_left_track_7.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_2)
     6    0.07                           sb_8__0_.mux_left_track_7.out (net)
                  0.27    0.00    1.92 v cbx_8__0_.cbx_8__0_.mux_top_ipin_0.mux_l1_in_1_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.41    2.33 v cbx_8__0_.cbx_8__0_.mux_top_ipin_0.mux_l1_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_8__0_.cbx_8__0_.mux_top_ipin_0.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.07    0.00    2.33 v cbx_8__0_.cbx_8__0_.mux_top_ipin_0.mux_l2_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.32    2.65 v cbx_8__0_.cbx_8__0_.mux_top_ipin_0.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_8__0_.cbx_8__0_.mux_top_ipin_0.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.07    0.00    2.65 v cbx_8__0_.cbx_8__0_.mux_top_ipin_0.mux_l3_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.34    2.99 v cbx_8__0_.cbx_8__0_.mux_top_ipin_0.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_8__0_.cbx_8__0_.mux_top_ipin_0.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.07    0.00    2.99 v cbx_8__0_.cbx_8__0_.mux_top_ipin_0.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.34    3.33 v cbx_8__0_.cbx_8__0_.mux_top_ipin_0.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_8__0_.cbx_8__0_.mux_top_ipin_0.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.08    0.00    3.33 v cbx_8__0_.cbx_8__0_.mux_top_ipin_0.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.15    3.48 v cbx_8__0_.cbx_8__0_.mux_top_ipin_0.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cbx_8__0_.bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_ (net)
                  0.07    0.00    3.48 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.20    0.31    3.79 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     1    0.13                           gfpga_pad_io_soc_out[3] (net)
                  0.20    0.00    3.79 v gfpga_pad_io_soc_out[3] (out)
                                  3.79   data arrival time

                  0.00  120.00  120.00   clock clk0 (rise edge)
                          0.00  120.00   clock network delay (ideal)
                         -0.10  119.90   clock uncertainty
                          0.00  119.90   clock reconvergence pessimism
                         -2.00  117.90   output external delay
                                117.90   data required time
-----------------------------------------------------------------------------
                                117.90   data required time
                                 -3.79   data arrival time
-----------------------------------------------------------------------------
                                114.11   slack (MET)


Startpoint: isol_n (input port clocked by clk0)
Endpoint: chanx_left_out[28] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v isol_n (in)
     2    0.00                           isol_n (net)
                  0.50    0.00   -0.50 v input67/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.16    0.44   -0.06 v input67/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03                           net67 (net)
                  0.16    0.00   -0.06 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_2)
                  0.14    0.30    0.24 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_2)
     3    0.03                           cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.gfpga_pad_io_soc_dir (net)
                  0.14    0.00    0.24 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.08    0.11    0.35 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.08    0.00    0.35 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.79    0.66    1.01 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
    11    0.14                           top_width_0_height_0_subtile_1__pin_inpad_0_ (net)
                  0.79    0.01    1.02 ^ sb_8__0_.mux_left_track_3.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.25    1.27 ^ sb_8__0_.mux_left_track_3.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_8__0_.mux_left_track_3.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.07    0.00    1.27 ^ sb_8__0_.mux_left_track_3.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.28    0.31    1.59 ^ sb_8__0_.mux_left_track_3.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     2    0.03                           sb_8__0_.mux_left_track_3.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.28    0.00    1.59 ^ sb_8__0_.mux_left_track_3.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.66    0.61    2.20 ^ sb_8__0_.mux_left_track_3.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.07                           sb_8__0_.mux_left_track_3.out (net)
                  0.66    0.00    2.20 ^ _124_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.10    0.28    2.48 ^ _124_/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net99 (net)
                  0.10    0.00    2.48 ^ output99/A (sky130_fd_sc_hd__buf_12)
                  0.15    0.21    2.69 ^ output99/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           chanx_left_out[28] (net)
                  0.16    0.01    2.70 ^ chanx_left_out[28] (out)
                                  2.70   data arrival time

                  0.00  120.00  120.00   clock clk0 (rise edge)
                          0.00  120.00   clock network delay (ideal)
                         -0.10  119.90   clock uncertainty
                          0.00  119.90   clock reconvergence pessimism
                         -2.00  117.90   output external delay
                                117.90   data required time
-----------------------------------------------------------------------------
                                117.90   data required time
                                 -2.70   data arrival time
-----------------------------------------------------------------------------
                                115.20   slack (MET)


Startpoint: cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: ccff_tail (output port clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01    0.36 ^ clkbuf_4_10_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.20    0.56 ^ clkbuf_4_10_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.03                           clknet_4_10_0_prog_clk (net)
                  0.07    0.00    0.56 ^ cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                  0.10    0.56    1.12 v cbx_8__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_4)
     4    0.03                           net77 (net)
                  0.10    0.00    1.12 v output77/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.20    1.32 v output77/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           ccff_tail (net)
                  0.07    0.00    1.33 v ccff_tail (out)
                                  1.33   data arrival time

                        120.00  120.00   clock prog_clk (rise edge)
                          0.00  120.00   clock network delay (propagated)
                         -0.10  119.90   clock uncertainty
                          0.00  119.90   clock reconvergence pessimism
                         -2.00  117.90   output external delay
                                117.90   data required time
-----------------------------------------------------------------------------
                                117.90   data required time
                                 -1.33   data arrival time
-----------------------------------------------------------------------------
                                116.57   slack (MET)


Startpoint: cbx_8__0_.cbx_8__0_.mem_top_ipin_3.sky130_fd_sc_hd__dfrtp_1_3_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: ccff_tail_0 (output port clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01    0.37 ^ clkbuf_4_5_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.19    0.56 ^ clkbuf_4_5_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     7    0.02                           clknet_4_5_0_prog_clk (net)
                  0.06    0.00    0.56 ^ cbx_8__0_.cbx_8__0_.mem_top_ipin_3.sky130_fd_sc_hd__dfrtp_1_3_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.17    0.44    1.00 ^ cbx_8__0_.cbx_8__0_.mem_top_ipin_3.sky130_fd_sc_hd__dfrtp_1_3_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.02                           net78 (net)
                  0.17    0.00    1.00 ^ output78/A (sky130_fd_sc_hd__buf_12)
                  0.15    0.22    1.22 ^ output78/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           ccff_tail_0 (net)
                  0.15    0.01    1.23 ^ ccff_tail_0 (out)
                                  1.23   data arrival time

                        120.00  120.00   clock prog_clk (rise edge)
                          0.00  120.00   clock network delay (propagated)
                         -0.10  119.90   clock uncertainty
                          0.00  119.90   clock reconvergence pessimism
                         -2.00  117.90   output external delay
                                117.90   data required time
-----------------------------------------------------------------------------
                                117.90   data required time
                                 -1.23   data arrival time
-----------------------------------------------------------------------------
                                116.67   slack (MET)


Startpoint: sb_8__0_.mem_top_track_36.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_8__0_.mem_top_track_36.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01    0.37 ^ clkbuf_4_5_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.19    0.56 ^ clkbuf_4_5_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     7    0.02                           clknet_4_5_0_prog_clk (net)
                  0.06    0.00    0.56 ^ sb_8__0_.mem_top_track_36.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.29    0.53    1.09 ^ sb_8__0_.mem_top_track_36.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.03                           sb_8__0_.mem_top_track_36.mem_out[0] (net)
                  0.29    0.00    1.09 ^ hold263/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.10    0.62    1.71 ^ hold263/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net463 (net)
                  0.10    0.00    1.71 ^ hold75/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.10    0.55    2.26 ^ hold75/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net275 (net)
                  0.10    0.00    2.26 ^ hold264/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.27    0.68    2.94 ^ hold264/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     2    0.03                           net464 (net)
                  0.27    0.00    2.95 ^ sb_8__0_.mem_top_track_36.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.95   data arrival time

                        120.00  120.00   clock prog_clk (rise edge)
                          0.00  120.00   clock source latency
                  0.50    0.00  120.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.51    0.00  120.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.32  120.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01  120.33 ^ clkbuf_4_5_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.17  120.51 ^ clkbuf_4_5_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     7    0.02                           clknet_4_5_0_prog_clk (net)
                  0.06    0.00  120.51 ^ sb_8__0_.mem_top_track_36.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.10  120.41   clock uncertainty
                          0.05  120.46   clock reconvergence pessimism
                         -0.11  120.35   library setup time
                                120.35   data required time
-----------------------------------------------------------------------------
                                120.35   data required time
                                 -2.95   data arrival time
-----------------------------------------------------------------------------
                                117.40   slack (MET)


Startpoint: sb_8__0_.mem_top_track_32.sky130_fd_sc_hd__dfrtp_1_1_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_8__0_.mem_top_track_34.sky130_fd_sc_hd__dfrtp_1_0_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01    0.37 ^ clkbuf_4_6_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.18    0.55 ^ clkbuf_4_6_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     4    0.02                           clknet_4_6_0_prog_clk (net)
                  0.05    0.00    0.55 ^ sb_8__0_.mem_top_track_32.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.17    0.43    0.98 ^ sb_8__0_.mem_top_track_32.sky130_fd_sc_hd__dfrtp_1_1_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.02                           sb_8__0_.mem_top_track_32.ccff_tail (net)
                  0.17    0.00    0.98 ^ hold195/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.12    0.59    1.57 ^ hold195/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net395 (net)
                  0.12    0.00    1.57 ^ hold46/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.27    0.69    2.26 ^ hold46/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.03                           net246 (net)
                  0.27    0.00    2.26 ^ hold196/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.16    0.65    2.92 ^ hold196/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.02                           net396 (net)
                  0.16    0.00    2.92 ^ sb_8__0_.mem_top_track_34.sky130_fd_sc_hd__dfrtp_1_0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.92   data arrival time

                        120.00  120.00   clock prog_clk (rise edge)
                          0.00  120.00   clock source latency
                  0.50    0.00  120.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.51    0.00  120.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.32  120.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01  120.33 ^ clkbuf_4_6_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.16  120.49 ^ clkbuf_4_6_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     4    0.02                           clknet_4_6_0_prog_clk (net)
                  0.05    0.00  120.49 ^ sb_8__0_.mem_top_track_34.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.10  120.39   clock uncertainty
                          0.05  120.45   clock reconvergence pessimism
                         -0.09  120.36   library setup time
                                120.36   data required time
-----------------------------------------------------------------------------
                                120.36   data required time
                                 -2.92   data arrival time
-----------------------------------------------------------------------------
                                117.44   slack (MET)


Startpoint: sb_8__0_.mem_top_track_14.sky130_fd_sc_hd__dfrtp_1_1_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_8__0_.mem_top_track_16.sky130_fd_sc_hd__dfrtp_1_0_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01    0.36 ^ clkbuf_4_2_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.19    0.56 ^ clkbuf_4_2_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.03                           clknet_4_2_0_prog_clk (net)
                  0.07    0.00    0.56 ^ sb_8__0_.mem_top_track_14.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.18    0.45    1.01 ^ sb_8__0_.mem_top_track_14.sky130_fd_sc_hd__dfrtp_1_1_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.02                           sb_8__0_.mem_top_track_14.ccff_tail (net)
                  0.18    0.00    1.01 ^ hold227/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.14    0.61    1.62 ^ hold227/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net427 (net)
                  0.14    0.00    1.62 ^ hold62/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.20    0.64    2.26 ^ hold62/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.02                           net262 (net)
                  0.20    0.00    2.27 ^ hold228/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.13    0.61    2.88 ^ hold228/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net428 (net)
                  0.13    0.00    2.88 ^ sb_8__0_.mem_top_track_16.sky130_fd_sc_hd__dfrtp_1_0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.88   data arrival time

                        120.00  120.00   clock prog_clk (rise edge)
                          0.00  120.00   clock source latency
                  0.50    0.00  120.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.51    0.00  120.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.32  120.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01  120.33 ^ clkbuf_4_2_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.18  120.50 ^ clkbuf_4_2_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.03                           clknet_4_2_0_prog_clk (net)
                  0.07    0.00  120.51 ^ sb_8__0_.mem_top_track_16.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.10  120.41   clock uncertainty
                          0.05  120.46   clock reconvergence pessimism
                         -0.08  120.38   library setup time
                                120.38   data required time
-----------------------------------------------------------------------------
                                120.38   data required time
                                 -2.88   data arrival time
-----------------------------------------------------------------------------
                                117.50   slack (MET)


