# ee446-term-project
A single-cycle RISC-V processor implemented in HDL as part of the EE446 Computer Architecture II course.
