
project_12_CAN_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e34  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000030c  0800700c  0800700c  0001700c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007318  08007318  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08007318  08007318  00017318  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007320  08007320  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08007320  08007320  00017320  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007328  08007328  00017328  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800732c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001178  2000000c  08007338  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001184  08007338  00021184  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019502  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c08  00000000  00000000  0003953e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013e0  00000000  00000000  0003c148  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012a8  00000000  00000000  0003d528  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020246  00000000  00000000  0003e7d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001467a  00000000  00000000  0005ea16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cdff2  00000000  00000000  00073090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00141082  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000558c  00000000  00000000  001410d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08006ff4 	.word	0x08006ff4

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	08006ff4 	.word	0x08006ff4

08000218 <strcmp>:
 8000218:	f810 2b01 	ldrb.w	r2, [r0], #1
 800021c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000220:	2a01      	cmp	r2, #1
 8000222:	bf28      	it	cs
 8000224:	429a      	cmpcs	r2, r3
 8000226:	d0f7      	beq.n	8000218 <strcmp>
 8000228:	1ad0      	subs	r0, r2, r3
 800022a:	4770      	bx	lr

0800022c <__aeabi_uldivmod>:
 800022c:	b953      	cbnz	r3, 8000244 <__aeabi_uldivmod+0x18>
 800022e:	b94a      	cbnz	r2, 8000244 <__aeabi_uldivmod+0x18>
 8000230:	2900      	cmp	r1, #0
 8000232:	bf08      	it	eq
 8000234:	2800      	cmpeq	r0, #0
 8000236:	bf1c      	itt	ne
 8000238:	f04f 31ff 	movne.w	r1, #4294967295
 800023c:	f04f 30ff 	movne.w	r0, #4294967295
 8000240:	f000 b96e 	b.w	8000520 <__aeabi_idiv0>
 8000244:	f1ad 0c08 	sub.w	ip, sp, #8
 8000248:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800024c:	f000 f806 	bl	800025c <__udivmoddi4>
 8000250:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000254:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000258:	b004      	add	sp, #16
 800025a:	4770      	bx	lr

0800025c <__udivmoddi4>:
 800025c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000260:	9d08      	ldr	r5, [sp, #32]
 8000262:	4604      	mov	r4, r0
 8000264:	468c      	mov	ip, r1
 8000266:	2b00      	cmp	r3, #0
 8000268:	f040 8083 	bne.w	8000372 <__udivmoddi4+0x116>
 800026c:	428a      	cmp	r2, r1
 800026e:	4617      	mov	r7, r2
 8000270:	d947      	bls.n	8000302 <__udivmoddi4+0xa6>
 8000272:	fab2 f282 	clz	r2, r2
 8000276:	b142      	cbz	r2, 800028a <__udivmoddi4+0x2e>
 8000278:	f1c2 0020 	rsb	r0, r2, #32
 800027c:	fa24 f000 	lsr.w	r0, r4, r0
 8000280:	4091      	lsls	r1, r2
 8000282:	4097      	lsls	r7, r2
 8000284:	ea40 0c01 	orr.w	ip, r0, r1
 8000288:	4094      	lsls	r4, r2
 800028a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800028e:	0c23      	lsrs	r3, r4, #16
 8000290:	fbbc f6f8 	udiv	r6, ip, r8
 8000294:	fa1f fe87 	uxth.w	lr, r7
 8000298:	fb08 c116 	mls	r1, r8, r6, ip
 800029c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002a0:	fb06 f10e 	mul.w	r1, r6, lr
 80002a4:	4299      	cmp	r1, r3
 80002a6:	d909      	bls.n	80002bc <__udivmoddi4+0x60>
 80002a8:	18fb      	adds	r3, r7, r3
 80002aa:	f106 30ff 	add.w	r0, r6, #4294967295
 80002ae:	f080 8119 	bcs.w	80004e4 <__udivmoddi4+0x288>
 80002b2:	4299      	cmp	r1, r3
 80002b4:	f240 8116 	bls.w	80004e4 <__udivmoddi4+0x288>
 80002b8:	3e02      	subs	r6, #2
 80002ba:	443b      	add	r3, r7
 80002bc:	1a5b      	subs	r3, r3, r1
 80002be:	b2a4      	uxth	r4, r4
 80002c0:	fbb3 f0f8 	udiv	r0, r3, r8
 80002c4:	fb08 3310 	mls	r3, r8, r0, r3
 80002c8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002cc:	fb00 fe0e 	mul.w	lr, r0, lr
 80002d0:	45a6      	cmp	lr, r4
 80002d2:	d909      	bls.n	80002e8 <__udivmoddi4+0x8c>
 80002d4:	193c      	adds	r4, r7, r4
 80002d6:	f100 33ff 	add.w	r3, r0, #4294967295
 80002da:	f080 8105 	bcs.w	80004e8 <__udivmoddi4+0x28c>
 80002de:	45a6      	cmp	lr, r4
 80002e0:	f240 8102 	bls.w	80004e8 <__udivmoddi4+0x28c>
 80002e4:	3802      	subs	r0, #2
 80002e6:	443c      	add	r4, r7
 80002e8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002ec:	eba4 040e 	sub.w	r4, r4, lr
 80002f0:	2600      	movs	r6, #0
 80002f2:	b11d      	cbz	r5, 80002fc <__udivmoddi4+0xa0>
 80002f4:	40d4      	lsrs	r4, r2
 80002f6:	2300      	movs	r3, #0
 80002f8:	e9c5 4300 	strd	r4, r3, [r5]
 80002fc:	4631      	mov	r1, r6
 80002fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000302:	b902      	cbnz	r2, 8000306 <__udivmoddi4+0xaa>
 8000304:	deff      	udf	#255	; 0xff
 8000306:	fab2 f282 	clz	r2, r2
 800030a:	2a00      	cmp	r2, #0
 800030c:	d150      	bne.n	80003b0 <__udivmoddi4+0x154>
 800030e:	1bcb      	subs	r3, r1, r7
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f f887 	uxth.w	r8, r7
 8000318:	2601      	movs	r6, #1
 800031a:	fbb3 fcfe 	udiv	ip, r3, lr
 800031e:	0c21      	lsrs	r1, r4, #16
 8000320:	fb0e 331c 	mls	r3, lr, ip, r3
 8000324:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000328:	fb08 f30c 	mul.w	r3, r8, ip
 800032c:	428b      	cmp	r3, r1
 800032e:	d907      	bls.n	8000340 <__udivmoddi4+0xe4>
 8000330:	1879      	adds	r1, r7, r1
 8000332:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0xe2>
 8000338:	428b      	cmp	r3, r1
 800033a:	f200 80e9 	bhi.w	8000510 <__udivmoddi4+0x2b4>
 800033e:	4684      	mov	ip, r0
 8000340:	1ac9      	subs	r1, r1, r3
 8000342:	b2a3      	uxth	r3, r4
 8000344:	fbb1 f0fe 	udiv	r0, r1, lr
 8000348:	fb0e 1110 	mls	r1, lr, r0, r1
 800034c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000350:	fb08 f800 	mul.w	r8, r8, r0
 8000354:	45a0      	cmp	r8, r4
 8000356:	d907      	bls.n	8000368 <__udivmoddi4+0x10c>
 8000358:	193c      	adds	r4, r7, r4
 800035a:	f100 33ff 	add.w	r3, r0, #4294967295
 800035e:	d202      	bcs.n	8000366 <__udivmoddi4+0x10a>
 8000360:	45a0      	cmp	r8, r4
 8000362:	f200 80d9 	bhi.w	8000518 <__udivmoddi4+0x2bc>
 8000366:	4618      	mov	r0, r3
 8000368:	eba4 0408 	sub.w	r4, r4, r8
 800036c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000370:	e7bf      	b.n	80002f2 <__udivmoddi4+0x96>
 8000372:	428b      	cmp	r3, r1
 8000374:	d909      	bls.n	800038a <__udivmoddi4+0x12e>
 8000376:	2d00      	cmp	r5, #0
 8000378:	f000 80b1 	beq.w	80004de <__udivmoddi4+0x282>
 800037c:	2600      	movs	r6, #0
 800037e:	e9c5 0100 	strd	r0, r1, [r5]
 8000382:	4630      	mov	r0, r6
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	fab3 f683 	clz	r6, r3
 800038e:	2e00      	cmp	r6, #0
 8000390:	d14a      	bne.n	8000428 <__udivmoddi4+0x1cc>
 8000392:	428b      	cmp	r3, r1
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0x140>
 8000396:	4282      	cmp	r2, r0
 8000398:	f200 80b8 	bhi.w	800050c <__udivmoddi4+0x2b0>
 800039c:	1a84      	subs	r4, r0, r2
 800039e:	eb61 0103 	sbc.w	r1, r1, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	468c      	mov	ip, r1
 80003a6:	2d00      	cmp	r5, #0
 80003a8:	d0a8      	beq.n	80002fc <__udivmoddi4+0xa0>
 80003aa:	e9c5 4c00 	strd	r4, ip, [r5]
 80003ae:	e7a5      	b.n	80002fc <__udivmoddi4+0xa0>
 80003b0:	f1c2 0320 	rsb	r3, r2, #32
 80003b4:	fa20 f603 	lsr.w	r6, r0, r3
 80003b8:	4097      	lsls	r7, r2
 80003ba:	fa01 f002 	lsl.w	r0, r1, r2
 80003be:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c2:	40d9      	lsrs	r1, r3
 80003c4:	4330      	orrs	r0, r6
 80003c6:	0c03      	lsrs	r3, r0, #16
 80003c8:	fbb1 f6fe 	udiv	r6, r1, lr
 80003cc:	fa1f f887 	uxth.w	r8, r7
 80003d0:	fb0e 1116 	mls	r1, lr, r6, r1
 80003d4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003d8:	fb06 f108 	mul.w	r1, r6, r8
 80003dc:	4299      	cmp	r1, r3
 80003de:	fa04 f402 	lsl.w	r4, r4, r2
 80003e2:	d909      	bls.n	80003f8 <__udivmoddi4+0x19c>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f106 3cff 	add.w	ip, r6, #4294967295
 80003ea:	f080 808d 	bcs.w	8000508 <__udivmoddi4+0x2ac>
 80003ee:	4299      	cmp	r1, r3
 80003f0:	f240 808a 	bls.w	8000508 <__udivmoddi4+0x2ac>
 80003f4:	3e02      	subs	r6, #2
 80003f6:	443b      	add	r3, r7
 80003f8:	1a5b      	subs	r3, r3, r1
 80003fa:	b281      	uxth	r1, r0
 80003fc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000400:	fb0e 3310 	mls	r3, lr, r0, r3
 8000404:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000408:	fb00 f308 	mul.w	r3, r0, r8
 800040c:	428b      	cmp	r3, r1
 800040e:	d907      	bls.n	8000420 <__udivmoddi4+0x1c4>
 8000410:	1879      	adds	r1, r7, r1
 8000412:	f100 3cff 	add.w	ip, r0, #4294967295
 8000416:	d273      	bcs.n	8000500 <__udivmoddi4+0x2a4>
 8000418:	428b      	cmp	r3, r1
 800041a:	d971      	bls.n	8000500 <__udivmoddi4+0x2a4>
 800041c:	3802      	subs	r0, #2
 800041e:	4439      	add	r1, r7
 8000420:	1acb      	subs	r3, r1, r3
 8000422:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000426:	e778      	b.n	800031a <__udivmoddi4+0xbe>
 8000428:	f1c6 0c20 	rsb	ip, r6, #32
 800042c:	fa03 f406 	lsl.w	r4, r3, r6
 8000430:	fa22 f30c 	lsr.w	r3, r2, ip
 8000434:	431c      	orrs	r4, r3
 8000436:	fa20 f70c 	lsr.w	r7, r0, ip
 800043a:	fa01 f306 	lsl.w	r3, r1, r6
 800043e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000442:	fa21 f10c 	lsr.w	r1, r1, ip
 8000446:	431f      	orrs	r7, r3
 8000448:	0c3b      	lsrs	r3, r7, #16
 800044a:	fbb1 f9fe 	udiv	r9, r1, lr
 800044e:	fa1f f884 	uxth.w	r8, r4
 8000452:	fb0e 1119 	mls	r1, lr, r9, r1
 8000456:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800045a:	fb09 fa08 	mul.w	sl, r9, r8
 800045e:	458a      	cmp	sl, r1
 8000460:	fa02 f206 	lsl.w	r2, r2, r6
 8000464:	fa00 f306 	lsl.w	r3, r0, r6
 8000468:	d908      	bls.n	800047c <__udivmoddi4+0x220>
 800046a:	1861      	adds	r1, r4, r1
 800046c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000470:	d248      	bcs.n	8000504 <__udivmoddi4+0x2a8>
 8000472:	458a      	cmp	sl, r1
 8000474:	d946      	bls.n	8000504 <__udivmoddi4+0x2a8>
 8000476:	f1a9 0902 	sub.w	r9, r9, #2
 800047a:	4421      	add	r1, r4
 800047c:	eba1 010a 	sub.w	r1, r1, sl
 8000480:	b2bf      	uxth	r7, r7
 8000482:	fbb1 f0fe 	udiv	r0, r1, lr
 8000486:	fb0e 1110 	mls	r1, lr, r0, r1
 800048a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800048e:	fb00 f808 	mul.w	r8, r0, r8
 8000492:	45b8      	cmp	r8, r7
 8000494:	d907      	bls.n	80004a6 <__udivmoddi4+0x24a>
 8000496:	19e7      	adds	r7, r4, r7
 8000498:	f100 31ff 	add.w	r1, r0, #4294967295
 800049c:	d22e      	bcs.n	80004fc <__udivmoddi4+0x2a0>
 800049e:	45b8      	cmp	r8, r7
 80004a0:	d92c      	bls.n	80004fc <__udivmoddi4+0x2a0>
 80004a2:	3802      	subs	r0, #2
 80004a4:	4427      	add	r7, r4
 80004a6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004aa:	eba7 0708 	sub.w	r7, r7, r8
 80004ae:	fba0 8902 	umull	r8, r9, r0, r2
 80004b2:	454f      	cmp	r7, r9
 80004b4:	46c6      	mov	lr, r8
 80004b6:	4649      	mov	r1, r9
 80004b8:	d31a      	bcc.n	80004f0 <__udivmoddi4+0x294>
 80004ba:	d017      	beq.n	80004ec <__udivmoddi4+0x290>
 80004bc:	b15d      	cbz	r5, 80004d6 <__udivmoddi4+0x27a>
 80004be:	ebb3 020e 	subs.w	r2, r3, lr
 80004c2:	eb67 0701 	sbc.w	r7, r7, r1
 80004c6:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004ca:	40f2      	lsrs	r2, r6
 80004cc:	ea4c 0202 	orr.w	r2, ip, r2
 80004d0:	40f7      	lsrs	r7, r6
 80004d2:	e9c5 2700 	strd	r2, r7, [r5]
 80004d6:	2600      	movs	r6, #0
 80004d8:	4631      	mov	r1, r6
 80004da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004de:	462e      	mov	r6, r5
 80004e0:	4628      	mov	r0, r5
 80004e2:	e70b      	b.n	80002fc <__udivmoddi4+0xa0>
 80004e4:	4606      	mov	r6, r0
 80004e6:	e6e9      	b.n	80002bc <__udivmoddi4+0x60>
 80004e8:	4618      	mov	r0, r3
 80004ea:	e6fd      	b.n	80002e8 <__udivmoddi4+0x8c>
 80004ec:	4543      	cmp	r3, r8
 80004ee:	d2e5      	bcs.n	80004bc <__udivmoddi4+0x260>
 80004f0:	ebb8 0e02 	subs.w	lr, r8, r2
 80004f4:	eb69 0104 	sbc.w	r1, r9, r4
 80004f8:	3801      	subs	r0, #1
 80004fa:	e7df      	b.n	80004bc <__udivmoddi4+0x260>
 80004fc:	4608      	mov	r0, r1
 80004fe:	e7d2      	b.n	80004a6 <__udivmoddi4+0x24a>
 8000500:	4660      	mov	r0, ip
 8000502:	e78d      	b.n	8000420 <__udivmoddi4+0x1c4>
 8000504:	4681      	mov	r9, r0
 8000506:	e7b9      	b.n	800047c <__udivmoddi4+0x220>
 8000508:	4666      	mov	r6, ip
 800050a:	e775      	b.n	80003f8 <__udivmoddi4+0x19c>
 800050c:	4630      	mov	r0, r6
 800050e:	e74a      	b.n	80003a6 <__udivmoddi4+0x14a>
 8000510:	f1ac 0c02 	sub.w	ip, ip, #2
 8000514:	4439      	add	r1, r7
 8000516:	e713      	b.n	8000340 <__udivmoddi4+0xe4>
 8000518:	3802      	subs	r0, #2
 800051a:	443c      	add	r4, r7
 800051c:	e724      	b.n	8000368 <__udivmoddi4+0x10c>
 800051e:	bf00      	nop

08000520 <__aeabi_idiv0>:
 8000520:	4770      	bx	lr
 8000522:	bf00      	nop

08000524 <_ZNK5Queue7IsEmptyEv>:
	bool Push(uint8_t* data, uint8_t size, uint8_t priority);
	bool IsFull() const
	{
		return (Count == UART_TX_QUEUE_BUFFER_SIZE);
	}
	bool IsEmpty() const
 8000524:	b480      	push	{r7}
 8000526:	b083      	sub	sp, #12
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
	{
		return (Count == 0);
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	2b00      	cmp	r3, #0
 8000532:	bf0c      	ite	eq
 8000534:	2301      	moveq	r3, #1
 8000536:	2300      	movne	r3, #0
 8000538:	b2db      	uxtb	r3, r3
	}
 800053a:	4618      	mov	r0, r3
 800053c:	370c      	adds	r7, #12
 800053e:	46bd      	mov	sp, r7
 8000540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000544:	4770      	bx	lr

08000546 <_ZN3MSGC1Ev>:
struct MSG
 8000546:	b480      	push	{r7}
 8000548:	b083      	sub	sp, #12
 800054a:	af00      	add	r7, sp, #0
 800054c:	6078      	str	r0, [r7, #4]
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	2200      	movs	r2, #0
 8000552:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	2200      	movs	r2, #0
 800055a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	4618      	mov	r0, r3
 8000562:	370c      	adds	r7, #12
 8000564:	46bd      	mov	sp, r7
 8000566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056a:	4770      	bx	lr

0800056c <_ZN5QueueC1Ev>:
struct Queue
 800056c:	b5b0      	push	{r4, r5, r7, lr}
 800056e:	b082      	sub	sp, #8
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	2200      	movs	r2, #0
 8000578:	601a      	str	r2, [r3, #0]
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	3304      	adds	r3, #4
 800057e:	2417      	movs	r4, #23
 8000580:	461d      	mov	r5, r3
 8000582:	2c00      	cmp	r4, #0
 8000584:	db05      	blt.n	8000592 <_ZN5QueueC1Ev+0x26>
 8000586:	4628      	mov	r0, r5
 8000588:	f7ff ffdd 	bl	8000546 <_ZN3MSGC1Ev>
 800058c:	3542      	adds	r5, #66	; 0x42
 800058e:	3c01      	subs	r4, #1
 8000590:	e7f7      	b.n	8000582 <_ZN5QueueC1Ev+0x16>
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	2200      	movs	r2, #0
 8000596:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	2200      	movs	r2, #0
 800059e:	f8c3 2638 	str.w	r2, [r3, #1592]	; 0x638
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	4618      	mov	r0, r3
 80005a6:	3708      	adds	r7, #8
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bdb0      	pop	{r4, r5, r7, pc}

080005ac <add_message_to_UART_TX_queue>:
Queue UARTQueueTX;

extern "C"
{
	void add_message_to_UART_TX_queue(uint8_t* message_data_pointer, uint8_t message_size, uint8_t message_priority)
	{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b08e      	sub	sp, #56	; 0x38
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
 80005b4:	460b      	mov	r3, r1
 80005b6:	70fb      	strb	r3, [r7, #3]
 80005b8:	4613      	mov	r3, r2
 80005ba:	70bb      	strb	r3, [r7, #2]
		uint8_t tmp_buff[40];
		for (int i = 0; i < (int)sizeof(tmp_buff); i++)
 80005bc:	2300      	movs	r3, #0
 80005be:	637b      	str	r3, [r7, #52]	; 0x34
 80005c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80005c2:	2b27      	cmp	r3, #39	; 0x27
 80005c4:	dc0d      	bgt.n	80005e2 <add_message_to_UART_TX_queue+0x36>
		{
			tmp_buff[i] = message_data_pointer[i];
 80005c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80005c8:	687a      	ldr	r2, [r7, #4]
 80005ca:	4413      	add	r3, r2
 80005cc:	7819      	ldrb	r1, [r3, #0]
 80005ce:	f107 020c 	add.w	r2, r7, #12
 80005d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80005d4:	4413      	add	r3, r2
 80005d6:	460a      	mov	r2, r1
 80005d8:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < (int)sizeof(tmp_buff); i++)
 80005da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80005dc:	3301      	adds	r3, #1
 80005de:	637b      	str	r3, [r7, #52]	; 0x34
 80005e0:	e7ee      	b.n	80005c0 <add_message_to_UART_TX_queue+0x14>
		}

		UARTQueueTX.Push(message_data_pointer, message_size, message_priority);
 80005e2:	78bb      	ldrb	r3, [r7, #2]
 80005e4:	78fa      	ldrb	r2, [r7, #3]
 80005e6:	6879      	ldr	r1, [r7, #4]
 80005e8:	4803      	ldr	r0, [pc, #12]	; (80005f8 <add_message_to_UART_TX_queue+0x4c>)
 80005ea:	f000 fb30 	bl	8000c4e <_ZN5Queue4PushEPhhh>
	}
 80005ee:	bf00      	nop
 80005f0:	3738      	adds	r7, #56	; 0x38
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	bf00      	nop
 80005f8:	20000028 	.word	0x20000028

080005fc <send_messages_from_UART_TX_queue>:

	void send_messages_from_UART_TX_queue(void)
	{
 80005fc:	b5b0      	push	{r4, r5, r7, lr}
 80005fe:	b084      	sub	sp, #16
 8000600:	af00      	add	r7, sp, #0
		if (!UARTQueueTX.IsEmpty())
 8000602:	4836      	ldr	r0, [pc, #216]	; (80006dc <send_messages_from_UART_TX_queue+0xe0>)
 8000604:	f7ff ff8e 	bl	8000524 <_ZNK5Queue7IsEmptyEv>
 8000608:	4603      	mov	r3, r0
 800060a:	f083 0301 	eor.w	r3, r3, #1
 800060e:	b2db      	uxtb	r3, r3
 8000610:	2b00      	cmp	r3, #0
 8000612:	d05e      	beq.n	80006d2 <send_messages_from_UART_TX_queue+0xd6>
		{
			for (int i = UARTQueueTX.GetIndex; i != UARTQueueTX.PutIndex; i++)
 8000614:	4b31      	ldr	r3, [pc, #196]	; (80006dc <send_messages_from_UART_TX_queue+0xe0>)
 8000616:	f8d3 3634 	ldr.w	r3, [r3, #1588]	; 0x634
 800061a:	60fb      	str	r3, [r7, #12]
 800061c:	4b2f      	ldr	r3, [pc, #188]	; (80006dc <send_messages_from_UART_TX_queue+0xe0>)
 800061e:	f8d3 3638 	ldr.w	r3, [r3, #1592]	; 0x638
 8000622:	68fa      	ldr	r2, [r7, #12]
 8000624:	429a      	cmp	r2, r3
 8000626:	d054      	beq.n	80006d2 <send_messages_from_UART_TX_queue+0xd6>
				}
				uint8_t tmp_arr_3[UARTQueueTX.Msgs[i].Size];
				UARTQueueTX.Pop(tmp_arr_3, sizeof(tmp_arr_3));
				send_message_to_UART(sizeof(tmp_arr_3), (uint8_t*)tmp_arr_3);
				UARTQueueTX.Msgs[i].Size = 0;
			}
 8000628:	466b      	mov	r3, sp
 800062a:	461d      	mov	r5, r3
				if (i == UART_TX_QUEUE_BUFFER_SIZE)
 800062c:	68fb      	ldr	r3, [r7, #12]
 800062e:	2b18      	cmp	r3, #24
 8000630:	d101      	bne.n	8000636 <send_messages_from_UART_TX_queue+0x3a>
					i = 0;
 8000632:	2300      	movs	r3, #0
 8000634:	60fb      	str	r3, [r7, #12]
				uint8_t tmp_arr_3[UARTQueueTX.Msgs[i].Size];
 8000636:	4929      	ldr	r1, [pc, #164]	; (80006dc <send_messages_from_UART_TX_queue+0xe0>)
 8000638:	68fa      	ldr	r2, [r7, #12]
 800063a:	4613      	mov	r3, r2
 800063c:	015b      	lsls	r3, r3, #5
 800063e:	4413      	add	r3, r2
 8000640:	005b      	lsls	r3, r3, #1
 8000642:	440b      	add	r3, r1
 8000644:	3345      	adds	r3, #69	; 0x45
 8000646:	781b      	ldrb	r3, [r3, #0]
 8000648:	1e5c      	subs	r4, r3, #1
 800064a:	60bc      	str	r4, [r7, #8]
 800064c:	4623      	mov	r3, r4
 800064e:	3301      	adds	r3, #1
 8000650:	4618      	mov	r0, r3
 8000652:	f04f 0100 	mov.w	r1, #0
 8000656:	f04f 0200 	mov.w	r2, #0
 800065a:	f04f 0300 	mov.w	r3, #0
 800065e:	00cb      	lsls	r3, r1, #3
 8000660:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000664:	00c2      	lsls	r2, r0, #3
 8000666:	4623      	mov	r3, r4
 8000668:	3301      	adds	r3, #1
 800066a:	4618      	mov	r0, r3
 800066c:	f04f 0100 	mov.w	r1, #0
 8000670:	f04f 0200 	mov.w	r2, #0
 8000674:	f04f 0300 	mov.w	r3, #0
 8000678:	00cb      	lsls	r3, r1, #3
 800067a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800067e:	00c2      	lsls	r2, r0, #3
 8000680:	4623      	mov	r3, r4
 8000682:	3301      	adds	r3, #1
 8000684:	3307      	adds	r3, #7
 8000686:	08db      	lsrs	r3, r3, #3
 8000688:	00db      	lsls	r3, r3, #3
 800068a:	ebad 0d03 	sub.w	sp, sp, r3
 800068e:	466b      	mov	r3, sp
 8000690:	3300      	adds	r3, #0
 8000692:	607b      	str	r3, [r7, #4]
				UARTQueueTX.Pop(tmp_arr_3, sizeof(tmp_arr_3));
 8000694:	6879      	ldr	r1, [r7, #4]
 8000696:	b2e3      	uxtb	r3, r4
 8000698:	3301      	adds	r3, #1
 800069a:	b2db      	uxtb	r3, r3
 800069c:	461a      	mov	r2, r3
 800069e:	480f      	ldr	r0, [pc, #60]	; (80006dc <send_messages_from_UART_TX_queue+0xe0>)
 80006a0:	f000 fa76 	bl	8000b90 <_ZN5Queue3PopEPhh>
				send_message_to_UART(sizeof(tmp_arr_3), (uint8_t*)tmp_arr_3);
 80006a4:	b2a3      	uxth	r3, r4
 80006a6:	3301      	adds	r3, #1
 80006a8:	b29b      	uxth	r3, r3
 80006aa:	687a      	ldr	r2, [r7, #4]
 80006ac:	4611      	mov	r1, r2
 80006ae:	4618      	mov	r0, r3
 80006b0:	f001 f8e8 	bl	8001884 <send_message_to_UART>
				UARTQueueTX.Msgs[i].Size = 0;
 80006b4:	4909      	ldr	r1, [pc, #36]	; (80006dc <send_messages_from_UART_TX_queue+0xe0>)
 80006b6:	68fa      	ldr	r2, [r7, #12]
 80006b8:	4613      	mov	r3, r2
 80006ba:	015b      	lsls	r3, r3, #5
 80006bc:	4413      	add	r3, r2
 80006be:	005b      	lsls	r3, r3, #1
 80006c0:	440b      	add	r3, r1
 80006c2:	3345      	adds	r3, #69	; 0x45
 80006c4:	2200      	movs	r2, #0
 80006c6:	701a      	strb	r2, [r3, #0]
 80006c8:	46ad      	mov	sp, r5
			for (int i = UARTQueueTX.GetIndex; i != UARTQueueTX.PutIndex; i++)
 80006ca:	68fb      	ldr	r3, [r7, #12]
 80006cc:	3301      	adds	r3, #1
 80006ce:	60fb      	str	r3, [r7, #12]
 80006d0:	e7a4      	b.n	800061c <send_messages_from_UART_TX_queue+0x20>
		}
	}
 80006d2:	bf00      	nop
 80006d4:	3710      	adds	r7, #16
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bdb0      	pop	{r4, r5, r7, pc}
 80006da:	bf00      	nop
 80006dc:	20000028 	.word	0x20000028

080006e0 <_Z41__static_initialization_and_destruction_0ii>:
}
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b082      	sub	sp, #8
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
 80006e8:	6039      	str	r1, [r7, #0]
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	2b01      	cmp	r3, #1
 80006ee:	d107      	bne.n	8000700 <_Z41__static_initialization_and_destruction_0ii+0x20>
 80006f0:	683b      	ldr	r3, [r7, #0]
 80006f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80006f6:	4293      	cmp	r3, r2
 80006f8:	d102      	bne.n	8000700 <_Z41__static_initialization_and_destruction_0ii+0x20>
Queue UARTQueueTX;
 80006fa:	4803      	ldr	r0, [pc, #12]	; (8000708 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 80006fc:	f7ff ff36 	bl	800056c <_ZN5QueueC1Ev>
}
 8000700:	bf00      	nop
 8000702:	3708      	adds	r7, #8
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}
 8000708:	20000028 	.word	0x20000028

0800070c <_GLOBAL__sub_I_UARTQueueTX>:
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
 8000710:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000714:	2001      	movs	r0, #1
 8000716:	f7ff ffe3 	bl	80006e0 <_Z41__static_initialization_and_destruction_0ii>
 800071a:	bd80      	pop	{r7, pc}

0800071c <main>:
  * @brief  The application entry point.
  * @retval int
  */

int main(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  init_UART_values();
 8000720:	f000 fc68 	bl	8000ff4 <init_UART_values>
  init_CAN_values();
 8000724:	f001 fc0c 	bl	8001f40 <init_CAN_values>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000728:	f002 f915 	bl	8002956 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800072c:	f000 f832 	bl	8000794 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000730:	f000 f9ca 	bl	8000ac8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000734:	f000 f97a 	bl	8000a2c <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000738:	f000 f92a 	bl	8000990 <MX_TIM3_Init>
  MX_FDCAN1_Init();
 800073c:	f000 f894 	bl	8000868 <MX_FDCAN1_Init>
  MX_TIM2_Init();
 8000740:	f000 f8d8 	bl	80008f4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);
 8000744:	480e      	ldr	r0, [pc, #56]	; (8000780 <main+0x64>)
 8000746:	f004 fc79 	bl	800503c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 800074a:	480e      	ldr	r0, [pc, #56]	; (8000784 <main+0x68>)
 800074c:	f004 fc76 	bl	800503c <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart2, (uint8_t *)UART_rx_buffer, UART_RX_MESSAGE_SIZE);
 8000750:	2201      	movs	r2, #1
 8000752:	490d      	ldr	r1, [pc, #52]	; (8000788 <main+0x6c>)
 8000754:	480d      	ldr	r0, [pc, #52]	; (800078c <main+0x70>)
 8000756:	f005 fa5d 	bl	8005c14 <HAL_UART_Receive_IT>
  init_CAN_filter();
 800075a:	f001 ffdb 	bl	8002714 <init_CAN_filter>
  HAL_FDCAN_ConfigTimestampCounter(&hfdcan1, FDCAN_TIMESTAMP_PRESC_1);
 800075e:	2100      	movs	r1, #0
 8000760:	480b      	ldr	r0, [pc, #44]	; (8000790 <main+0x74>)
 8000762:	f002 fcde 	bl	8003122 <HAL_FDCAN_ConfigTimestampCounter>
  HAL_FDCAN_EnableTimestampCounter(&hfdcan1, FDCAN_TIMESTAMP_INTERNAL);
 8000766:	2101      	movs	r1, #1
 8000768:	4809      	ldr	r0, [pc, #36]	; (8000790 <main+0x74>)
 800076a:	f002 fcfe 	bl	800316a <HAL_FDCAN_EnableTimestampCounter>
  HAL_FDCAN_Start(&hfdcan1);
 800076e:	4808      	ldr	r0, [pc, #32]	; (8000790 <main+0x74>)
 8000770:	f002 fd2d 	bl	80031ce <HAL_FDCAN_Start>
  HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, FDCAN_TX_BUFFER0);
 8000774:	2201      	movs	r2, #1
 8000776:	2101      	movs	r1, #1
 8000778:	4805      	ldr	r0, [pc, #20]	; (8000790 <main+0x74>)
 800077a:	f002 ff2f 	bl	80035dc <HAL_FDCAN_ActivateNotification>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 800077e:	e7fe      	b.n	800077e <main+0x62>
 8000780:	200009a0 	.word	0x200009a0
 8000784:	200010a4 	.word	0x200010a4
 8000788:	20000770 	.word	0x20000770
 800078c:	200010f0 	.word	0x200010f0
 8000790:	20000ed4 	.word	0x20000ed4

08000794 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b0a4      	sub	sp, #144	; 0x90
 8000798:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800079a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800079e:	2238      	movs	r2, #56	; 0x38
 80007a0:	2100      	movs	r1, #0
 80007a2:	4618      	mov	r0, r3
 80007a4:	f006 fc1e 	bl	8006fe4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007a8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80007ac:	2200      	movs	r2, #0
 80007ae:	601a      	str	r2, [r3, #0]
 80007b0:	605a      	str	r2, [r3, #4]
 80007b2:	609a      	str	r2, [r3, #8]
 80007b4:	60da      	str	r2, [r3, #12]
 80007b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007b8:	463b      	mov	r3, r7
 80007ba:	2244      	movs	r2, #68	; 0x44
 80007bc:	2100      	movs	r1, #0
 80007be:	4618      	mov	r0, r3
 80007c0:	f006 fc10 	bl	8006fe4 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007c4:	f44f 7000 	mov.w	r0, #512	; 0x200
 80007c8:	f003 fc08 	bl	8003fdc <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007cc:	2302      	movs	r3, #2
 80007ce:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80007d4:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007d6:	2340      	movs	r3, #64	; 0x40
 80007d8:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007da:	2302      	movs	r3, #2
 80007dc:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007de:	2302      	movs	r3, #2
 80007e0:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 80007e2:	2306      	movs	r3, #6
 80007e4:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 48;
 80007e6:	2330      	movs	r3, #48	; 0x30
 80007e8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007ec:	2302      	movs	r3, #2
 80007ee:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80007f2:	2302      	movs	r3, #2
 80007f4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80007f8:	2302      	movs	r3, #2
 80007fa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007fe:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000802:	4618      	mov	r0, r3
 8000804:	f003 fc9e 	bl	8004144 <HAL_RCC_OscConfig>
 8000808:	4603      	mov	r3, r0
 800080a:	2b00      	cmp	r3, #0
 800080c:	d001      	beq.n	8000812 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 800080e:	f000 f9a7 	bl	8000b60 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000812:	230f      	movs	r3, #15
 8000814:	647b      	str	r3, [r7, #68]	; 0x44
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000816:	2303      	movs	r3, #3
 8000818:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800081a:	2300      	movs	r3, #0
 800081c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800081e:	2300      	movs	r3, #0
 8000820:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000822:	2300      	movs	r3, #0
 8000824:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000826:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800082a:	2101      	movs	r1, #1
 800082c:	4618      	mov	r0, r3
 800082e:	f003 ffa1 	bl	8004774 <HAL_RCC_ClockConfig>
 8000832:	4603      	mov	r3, r0
 8000834:	2b00      	cmp	r3, #0
 8000836:	d001      	beq.n	800083c <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8000838:	f000 f992 	bl	8000b60 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_FDCAN;
 800083c:	f241 0302 	movw	r3, #4098	; 0x1002
 8000840:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000842:	2300      	movs	r3, #0
 8000844:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8000846:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800084a:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800084c:	463b      	mov	r3, r7
 800084e:	4618      	mov	r0, r3
 8000850:	f004 f9ac 	bl	8004bac <HAL_RCCEx_PeriphCLKConfig>
 8000854:	4603      	mov	r3, r0
 8000856:	2b00      	cmp	r3, #0
 8000858:	d001      	beq.n	800085e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800085a:	f000 f981 	bl	8000b60 <Error_Handler>
  }
}
 800085e:	bf00      	nop
 8000860:	3790      	adds	r7, #144	; 0x90
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
	...

08000868 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800086c:	4b1f      	ldr	r3, [pc, #124]	; (80008ec <MX_FDCAN1_Init+0x84>)
 800086e:	4a20      	ldr	r2, [pc, #128]	; (80008f0 <MX_FDCAN1_Init+0x88>)
 8000870:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000872:	4b1e      	ldr	r3, [pc, #120]	; (80008ec <MX_FDCAN1_Init+0x84>)
 8000874:	2200      	movs	r2, #0
 8000876:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000878:	4b1c      	ldr	r3, [pc, #112]	; (80008ec <MX_FDCAN1_Init+0x84>)
 800087a:	2200      	movs	r2, #0
 800087c:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800087e:	4b1b      	ldr	r3, [pc, #108]	; (80008ec <MX_FDCAN1_Init+0x84>)
 8000880:	2200      	movs	r2, #0
 8000882:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000884:	4b19      	ldr	r3, [pc, #100]	; (80008ec <MX_FDCAN1_Init+0x84>)
 8000886:	2200      	movs	r2, #0
 8000888:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800088a:	4b18      	ldr	r3, [pc, #96]	; (80008ec <MX_FDCAN1_Init+0x84>)
 800088c:	2200      	movs	r2, #0
 800088e:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000890:	4b16      	ldr	r3, [pc, #88]	; (80008ec <MX_FDCAN1_Init+0x84>)
 8000892:	2200      	movs	r2, #0
 8000894:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 8;
 8000896:	4b15      	ldr	r3, [pc, #84]	; (80008ec <MX_FDCAN1_Init+0x84>)
 8000898:	2208      	movs	r2, #8
 800089a:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 3;
 800089c:	4b13      	ldr	r3, [pc, #76]	; (80008ec <MX_FDCAN1_Init+0x84>)
 800089e:	2203      	movs	r2, #3
 80008a0:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 80008a2:	4b12      	ldr	r3, [pc, #72]	; (80008ec <MX_FDCAN1_Init+0x84>)
 80008a4:	220d      	movs	r2, #13
 80008a6:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 80008a8:	4b10      	ldr	r3, [pc, #64]	; (80008ec <MX_FDCAN1_Init+0x84>)
 80008aa:	2202      	movs	r2, #2
 80008ac:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 8;
 80008ae:	4b0f      	ldr	r3, [pc, #60]	; (80008ec <MX_FDCAN1_Init+0x84>)
 80008b0:	2208      	movs	r2, #8
 80008b2:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 3;
 80008b4:	4b0d      	ldr	r3, [pc, #52]	; (80008ec <MX_FDCAN1_Init+0x84>)
 80008b6:	2203      	movs	r2, #3
 80008b8:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 10;
 80008ba:	4b0c      	ldr	r3, [pc, #48]	; (80008ec <MX_FDCAN1_Init+0x84>)
 80008bc:	220a      	movs	r2, #10
 80008be:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 3;
 80008c0:	4b0a      	ldr	r3, [pc, #40]	; (80008ec <MX_FDCAN1_Init+0x84>)
 80008c2:	2203      	movs	r2, #3
 80008c4:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 80008c6:	4b09      	ldr	r3, [pc, #36]	; (80008ec <MX_FDCAN1_Init+0x84>)
 80008c8:	2201      	movs	r2, #1
 80008ca:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 1;
 80008cc:	4b07      	ldr	r3, [pc, #28]	; (80008ec <MX_FDCAN1_Init+0x84>)
 80008ce:	2201      	movs	r2, #1
 80008d0:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80008d2:	4b06      	ldr	r3, [pc, #24]	; (80008ec <MX_FDCAN1_Init+0x84>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80008d8:	4804      	ldr	r0, [pc, #16]	; (80008ec <MX_FDCAN1_Init+0x84>)
 80008da:	f002 fa3d 	bl	8002d58 <HAL_FDCAN_Init>
 80008de:	4603      	mov	r3, r0
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d001      	beq.n	80008e8 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 80008e4:	f000 f93c 	bl	8000b60 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80008e8:	bf00      	nop
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	20000ed4 	.word	0x20000ed4
 80008f0:	40006400 	.word	0x40006400

080008f4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b088      	sub	sp, #32
 80008f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008fa:	f107 0310 	add.w	r3, r7, #16
 80008fe:	2200      	movs	r2, #0
 8000900:	601a      	str	r2, [r3, #0]
 8000902:	605a      	str	r2, [r3, #4]
 8000904:	609a      	str	r2, [r3, #8]
 8000906:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000908:	1d3b      	adds	r3, r7, #4
 800090a:	2200      	movs	r2, #0
 800090c:	601a      	str	r2, [r3, #0]
 800090e:	605a      	str	r2, [r3, #4]
 8000910:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000912:	4b1e      	ldr	r3, [pc, #120]	; (800098c <MX_TIM2_Init+0x98>)
 8000914:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000918:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63999;
 800091a:	4b1c      	ldr	r3, [pc, #112]	; (800098c <MX_TIM2_Init+0x98>)
 800091c:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8000920:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000922:	4b1a      	ldr	r3, [pc, #104]	; (800098c <MX_TIM2_Init+0x98>)
 8000924:	2200      	movs	r2, #0
 8000926:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000928:	4b18      	ldr	r3, [pc, #96]	; (800098c <MX_TIM2_Init+0x98>)
 800092a:	2209      	movs	r2, #9
 800092c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800092e:	4b17      	ldr	r3, [pc, #92]	; (800098c <MX_TIM2_Init+0x98>)
 8000930:	2200      	movs	r2, #0
 8000932:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000934:	4b15      	ldr	r3, [pc, #84]	; (800098c <MX_TIM2_Init+0x98>)
 8000936:	2200      	movs	r2, #0
 8000938:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800093a:	4814      	ldr	r0, [pc, #80]	; (800098c <MX_TIM2_Init+0x98>)
 800093c:	f004 fb26 	bl	8004f8c <HAL_TIM_Base_Init>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000946:	f000 f90b 	bl	8000b60 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800094a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800094e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000950:	f107 0310 	add.w	r3, r7, #16
 8000954:	4619      	mov	r1, r3
 8000956:	480d      	ldr	r0, [pc, #52]	; (800098c <MX_TIM2_Init+0x98>)
 8000958:	f004 fd5a 	bl	8005410 <HAL_TIM_ConfigClockSource>
 800095c:	4603      	mov	r3, r0
 800095e:	2b00      	cmp	r3, #0
 8000960:	d001      	beq.n	8000966 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000962:	f000 f8fd 	bl	8000b60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000966:	2320      	movs	r3, #32
 8000968:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800096a:	2300      	movs	r3, #0
 800096c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800096e:	1d3b      	adds	r3, r7, #4
 8000970:	4619      	mov	r1, r3
 8000972:	4806      	ldr	r0, [pc, #24]	; (800098c <MX_TIM2_Init+0x98>)
 8000974:	f004 ffa0 	bl	80058b8 <HAL_TIMEx_MasterConfigSynchronization>
 8000978:	4603      	mov	r3, r0
 800097a:	2b00      	cmp	r3, #0
 800097c:	d001      	beq.n	8000982 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800097e:	f000 f8ef 	bl	8000b60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000982:	bf00      	nop
 8000984:	3720      	adds	r7, #32
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	200010a4 	.word	0x200010a4

08000990 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b088      	sub	sp, #32
 8000994:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000996:	f107 0310 	add.w	r3, r7, #16
 800099a:	2200      	movs	r2, #0
 800099c:	601a      	str	r2, [r3, #0]
 800099e:	605a      	str	r2, [r3, #4]
 80009a0:	609a      	str	r2, [r3, #8]
 80009a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009a4:	1d3b      	adds	r3, r7, #4
 80009a6:	2200      	movs	r2, #0
 80009a8:	601a      	str	r2, [r3, #0]
 80009aa:	605a      	str	r2, [r3, #4]
 80009ac:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80009ae:	4b1d      	ldr	r3, [pc, #116]	; (8000a24 <MX_TIM3_Init+0x94>)
 80009b0:	4a1d      	ldr	r2, [pc, #116]	; (8000a28 <MX_TIM3_Init+0x98>)
 80009b2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63999;
 80009b4:	4b1b      	ldr	r3, [pc, #108]	; (8000a24 <MX_TIM3_Init+0x94>)
 80009b6:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 80009ba:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009bc:	4b19      	ldr	r3, [pc, #100]	; (8000a24 <MX_TIM3_Init+0x94>)
 80009be:	2200      	movs	r2, #0
 80009c0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 80009c2:	4b18      	ldr	r3, [pc, #96]	; (8000a24 <MX_TIM3_Init+0x94>)
 80009c4:	2263      	movs	r2, #99	; 0x63
 80009c6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009c8:	4b16      	ldr	r3, [pc, #88]	; (8000a24 <MX_TIM3_Init+0x94>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009ce:	4b15      	ldr	r3, [pc, #84]	; (8000a24 <MX_TIM3_Init+0x94>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80009d4:	4813      	ldr	r0, [pc, #76]	; (8000a24 <MX_TIM3_Init+0x94>)
 80009d6:	f004 fad9 	bl	8004f8c <HAL_TIM_Base_Init>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d001      	beq.n	80009e4 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80009e0:	f000 f8be 	bl	8000b60 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009e8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80009ea:	f107 0310 	add.w	r3, r7, #16
 80009ee:	4619      	mov	r1, r3
 80009f0:	480c      	ldr	r0, [pc, #48]	; (8000a24 <MX_TIM3_Init+0x94>)
 80009f2:	f004 fd0d 	bl	8005410 <HAL_TIM_ConfigClockSource>
 80009f6:	4603      	mov	r3, r0
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d001      	beq.n	8000a00 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80009fc:	f000 f8b0 	bl	8000b60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000a00:	2320      	movs	r3, #32
 8000a02:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a04:	2300      	movs	r3, #0
 8000a06:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a08:	1d3b      	adds	r3, r7, #4
 8000a0a:	4619      	mov	r1, r3
 8000a0c:	4805      	ldr	r0, [pc, #20]	; (8000a24 <MX_TIM3_Init+0x94>)
 8000a0e:	f004 ff53 	bl	80058b8 <HAL_TIMEx_MasterConfigSynchronization>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d001      	beq.n	8000a1c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000a18:	f000 f8a2 	bl	8000b60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000a1c:	bf00      	nop
 8000a1e:	3720      	adds	r7, #32
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	200009a0 	.word	0x200009a0
 8000a28:	40000400 	.word	0x40000400

08000a2c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a30:	4b23      	ldr	r3, [pc, #140]	; (8000ac0 <MX_USART2_UART_Init+0x94>)
 8000a32:	4a24      	ldr	r2, [pc, #144]	; (8000ac4 <MX_USART2_UART_Init+0x98>)
 8000a34:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a36:	4b22      	ldr	r3, [pc, #136]	; (8000ac0 <MX_USART2_UART_Init+0x94>)
 8000a38:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a3c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a3e:	4b20      	ldr	r3, [pc, #128]	; (8000ac0 <MX_USART2_UART_Init+0x94>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a44:	4b1e      	ldr	r3, [pc, #120]	; (8000ac0 <MX_USART2_UART_Init+0x94>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a4a:	4b1d      	ldr	r3, [pc, #116]	; (8000ac0 <MX_USART2_UART_Init+0x94>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a50:	4b1b      	ldr	r3, [pc, #108]	; (8000ac0 <MX_USART2_UART_Init+0x94>)
 8000a52:	220c      	movs	r2, #12
 8000a54:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a56:	4b1a      	ldr	r3, [pc, #104]	; (8000ac0 <MX_USART2_UART_Init+0x94>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_8;
 8000a5c:	4b18      	ldr	r3, [pc, #96]	; (8000ac0 <MX_USART2_UART_Init+0x94>)
 8000a5e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000a62:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a64:	4b16      	ldr	r3, [pc, #88]	; (8000ac0 <MX_USART2_UART_Init+0x94>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a6a:	4b15      	ldr	r3, [pc, #84]	; (8000ac0 <MX_USART2_UART_Init+0x94>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a70:	4b13      	ldr	r3, [pc, #76]	; (8000ac0 <MX_USART2_UART_Init+0x94>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a76:	4812      	ldr	r0, [pc, #72]	; (8000ac0 <MX_USART2_UART_Init+0x94>)
 8000a78:	f004 ffe6 	bl	8005a48 <HAL_UART_Init>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d001      	beq.n	8000a86 <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 8000a82:	f000 f86d 	bl	8000b60 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a86:	2100      	movs	r1, #0
 8000a88:	480d      	ldr	r0, [pc, #52]	; (8000ac0 <MX_USART2_UART_Init+0x94>)
 8000a8a:	f006 f9a2 	bl	8006dd2 <HAL_UARTEx_SetTxFifoThreshold>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 8000a94:	f000 f864 	bl	8000b60 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a98:	2100      	movs	r1, #0
 8000a9a:	4809      	ldr	r0, [pc, #36]	; (8000ac0 <MX_USART2_UART_Init+0x94>)
 8000a9c:	f006 f9d7 	bl	8006e4e <HAL_UARTEx_SetRxFifoThreshold>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d001      	beq.n	8000aaa <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 8000aa6:	f000 f85b 	bl	8000b60 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000aaa:	4805      	ldr	r0, [pc, #20]	; (8000ac0 <MX_USART2_UART_Init+0x94>)
 8000aac:	f006 f958 	bl	8006d60 <HAL_UARTEx_DisableFifoMode>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 8000ab6:	f000 f853 	bl	8000b60 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000aba:	bf00      	nop
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	200010f0 	.word	0x200010f0
 8000ac4:	40004400 	.word	0x40004400

08000ac8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b088      	sub	sp, #32
 8000acc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ace:	f107 030c 	add.w	r3, r7, #12
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	601a      	str	r2, [r3, #0]
 8000ad6:	605a      	str	r2, [r3, #4]
 8000ad8:	609a      	str	r2, [r3, #8]
 8000ada:	60da      	str	r2, [r3, #12]
 8000adc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ade:	4b1e      	ldr	r3, [pc, #120]	; (8000b58 <MX_GPIO_Init+0x90>)
 8000ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ae2:	4a1d      	ldr	r2, [pc, #116]	; (8000b58 <MX_GPIO_Init+0x90>)
 8000ae4:	f043 0320 	orr.w	r3, r3, #32
 8000ae8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000aea:	4b1b      	ldr	r3, [pc, #108]	; (8000b58 <MX_GPIO_Init+0x90>)
 8000aec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aee:	f003 0320 	and.w	r3, r3, #32
 8000af2:	60bb      	str	r3, [r7, #8]
 8000af4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000af6:	4b18      	ldr	r3, [pc, #96]	; (8000b58 <MX_GPIO_Init+0x90>)
 8000af8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000afa:	4a17      	ldr	r2, [pc, #92]	; (8000b58 <MX_GPIO_Init+0x90>)
 8000afc:	f043 0301 	orr.w	r3, r3, #1
 8000b00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b02:	4b15      	ldr	r3, [pc, #84]	; (8000b58 <MX_GPIO_Init+0x90>)
 8000b04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b06:	f003 0301 	and.w	r3, r3, #1
 8000b0a:	607b      	str	r3, [r7, #4]
 8000b0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b0e:	4b12      	ldr	r3, [pc, #72]	; (8000b58 <MX_GPIO_Init+0x90>)
 8000b10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b12:	4a11      	ldr	r2, [pc, #68]	; (8000b58 <MX_GPIO_Init+0x90>)
 8000b14:	f043 0302 	orr.w	r3, r3, #2
 8000b18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b1a:	4b0f      	ldr	r3, [pc, #60]	; (8000b58 <MX_GPIO_Init+0x90>)
 8000b1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b1e:	f003 0302 	and.w	r3, r3, #2
 8000b22:	603b      	str	r3, [r7, #0]
 8000b24:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000b26:	2200      	movs	r2, #0
 8000b28:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b2c:	480b      	ldr	r0, [pc, #44]	; (8000b5c <MX_GPIO_Init+0x94>)
 8000b2e:	f003 fa3d 	bl	8003fac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000b32:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b36:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b38:	2301      	movs	r3, #1
 8000b3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b40:	2300      	movs	r3, #0
 8000b42:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000b44:	f107 030c 	add.w	r3, r7, #12
 8000b48:	4619      	mov	r1, r3
 8000b4a:	4804      	ldr	r0, [pc, #16]	; (8000b5c <MX_GPIO_Init+0x94>)
 8000b4c:	f003 f8ac 	bl	8003ca8 <HAL_GPIO_Init>

}
 8000b50:	bf00      	nop
 8000b52:	3720      	adds	r7, #32
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	40021000 	.word	0x40021000
 8000b5c:	48000400 	.word	0x48000400

08000b60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000b64:	bf00      	nop
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr

08000b6e <_ZNK5Queue6IsFullEv>:
	bool IsFull() const
 8000b6e:	b480      	push	{r7}
 8000b70:	b083      	sub	sp, #12
 8000b72:	af00      	add	r7, sp, #0
 8000b74:	6078      	str	r0, [r7, #4]
		return (Count == UART_TX_QUEUE_BUFFER_SIZE);
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	2b18      	cmp	r3, #24
 8000b7c:	bf0c      	ite	eq
 8000b7e:	2301      	moveq	r3, #1
 8000b80:	2300      	movne	r3, #0
 8000b82:	b2db      	uxtb	r3, r3
	}
 8000b84:	4618      	mov	r0, r3
 8000b86:	370c      	adds	r7, #12
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8e:	4770      	bx	lr

08000b90 <_ZN5Queue3PopEPhh>:

/*
 *     
 */
bool Queue::Pop(uint8_t* data, uint8_t size)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b086      	sub	sp, #24
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	60f8      	str	r0, [r7, #12]
 8000b98:	60b9      	str	r1, [r7, #8]
 8000b9a:	4613      	mov	r3, r2
 8000b9c:	71fb      	strb	r3, [r7, #7]
	if (size < Msgs[GetIndex].Size)
 8000b9e:	68fb      	ldr	r3, [r7, #12]
 8000ba0:	f8d3 2634 	ldr.w	r2, [r3, #1588]	; 0x634
 8000ba4:	68f9      	ldr	r1, [r7, #12]
 8000ba6:	4613      	mov	r3, r2
 8000ba8:	015b      	lsls	r3, r3, #5
 8000baa:	4413      	add	r3, r2
 8000bac:	005b      	lsls	r3, r3, #1
 8000bae:	440b      	add	r3, r1
 8000bb0:	3345      	adds	r3, #69	; 0x45
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	79fa      	ldrb	r2, [r7, #7]
 8000bb6:	429a      	cmp	r2, r3
 8000bb8:	d201      	bcs.n	8000bbe <_ZN5Queue3PopEPhh+0x2e>
	{
		return false;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	e043      	b.n	8000c46 <_ZN5Queue3PopEPhh+0xb6>
	}

	if (IsEmpty())
 8000bbe:	68f8      	ldr	r0, [r7, #12]
 8000bc0:	f7ff fcb0 	bl	8000524 <_ZNK5Queue7IsEmptyEv>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d001      	beq.n	8000bce <_ZN5Queue3PopEPhh+0x3e>
		return false;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	e03b      	b.n	8000c46 <_ZN5Queue3PopEPhh+0xb6>

	for (int i  = 0; i < Msgs[GetIndex].Size; i++)
 8000bce:	2300      	movs	r3, #0
 8000bd0:	617b      	str	r3, [r7, #20]
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	f8d3 2634 	ldr.w	r2, [r3, #1588]	; 0x634
 8000bd8:	68f9      	ldr	r1, [r7, #12]
 8000bda:	4613      	mov	r3, r2
 8000bdc:	015b      	lsls	r3, r3, #5
 8000bde:	4413      	add	r3, r2
 8000be0:	005b      	lsls	r3, r3, #1
 8000be2:	440b      	add	r3, r1
 8000be4:	3345      	adds	r3, #69	; 0x45
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	461a      	mov	r2, r3
 8000bea:	697b      	ldr	r3, [r7, #20]
 8000bec:	4293      	cmp	r3, r2
 8000bee:	da14      	bge.n	8000c1a <_ZN5Queue3PopEPhh+0x8a>
	{
		data[i] = Msgs[GetIndex].Buffer[i];
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	f8d3 2634 	ldr.w	r2, [r3, #1588]	; 0x634
 8000bf6:	697b      	ldr	r3, [r7, #20]
 8000bf8:	68b9      	ldr	r1, [r7, #8]
 8000bfa:	4419      	add	r1, r3
 8000bfc:	68f8      	ldr	r0, [r7, #12]
 8000bfe:	4613      	mov	r3, r2
 8000c00:	015b      	lsls	r3, r3, #5
 8000c02:	4413      	add	r3, r2
 8000c04:	005b      	lsls	r3, r3, #1
 8000c06:	18c2      	adds	r2, r0, r3
 8000c08:	697b      	ldr	r3, [r7, #20]
 8000c0a:	4413      	add	r3, r2
 8000c0c:	3304      	adds	r3, #4
 8000c0e:	781b      	ldrb	r3, [r3, #0]
 8000c10:	700b      	strb	r3, [r1, #0]
	for (int i  = 0; i < Msgs[GetIndex].Size; i++)
 8000c12:	697b      	ldr	r3, [r7, #20]
 8000c14:	3301      	adds	r3, #1
 8000c16:	617b      	str	r3, [r7, #20]
 8000c18:	e7db      	b.n	8000bd2 <_ZN5Queue3PopEPhh+0x42>
	}

	GetIndex++;
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	f8d3 3634 	ldr.w	r3, [r3, #1588]	; 0x634
 8000c20:	1c5a      	adds	r2, r3, #1
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634
	if (GetIndex == UART_TX_QUEUE_BUFFER_SIZE)
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	f8d3 3634 	ldr.w	r3, [r3, #1588]	; 0x634
 8000c2e:	2b18      	cmp	r3, #24
 8000c30:	d103      	bne.n	8000c3a <_ZN5Queue3PopEPhh+0xaa>
		GetIndex = 0;
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	2200      	movs	r2, #0
 8000c36:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634

	Count--;
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	1e5a      	subs	r2, r3, #1
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	601a      	str	r2, [r3, #0]
	return true;
 8000c44:	2301      	movs	r3, #1
}
 8000c46:	4618      	mov	r0, r3
 8000c48:	3718      	adds	r7, #24
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}

08000c4e <_ZN5Queue4PushEPhhh>:

/*
 *      
 */
bool Queue::Push(uint8_t* data, uint8_t size, uint8_t priority)
{
 8000c4e:	b580      	push	{r7, lr}
 8000c50:	b086      	sub	sp, #24
 8000c52:	af00      	add	r7, sp, #0
 8000c54:	60f8      	str	r0, [r7, #12]
 8000c56:	60b9      	str	r1, [r7, #8]
 8000c58:	4611      	mov	r1, r2
 8000c5a:	461a      	mov	r2, r3
 8000c5c:	460b      	mov	r3, r1
 8000c5e:	71fb      	strb	r3, [r7, #7]
 8000c60:	4613      	mov	r3, r2
 8000c62:	71bb      	strb	r3, [r7, #6]
	if (IsFull())
 8000c64:	68f8      	ldr	r0, [r7, #12]
 8000c66:	f7ff ff82 	bl	8000b6e <_ZNK5Queue6IsFullEv>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d001      	beq.n	8000c74 <_ZN5Queue4PushEPhhh+0x26>
		return false;
 8000c70:	2300      	movs	r3, #0
 8000c72:	e049      	b.n	8000d08 <_ZN5Queue4PushEPhhh+0xba>

	Msgs[PutIndex].Priority = priority;
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	f8d3 2638 	ldr.w	r2, [r3, #1592]	; 0x638
 8000c7a:	68f9      	ldr	r1, [r7, #12]
 8000c7c:	4613      	mov	r3, r2
 8000c7e:	015b      	lsls	r3, r3, #5
 8000c80:	4413      	add	r3, r2
 8000c82:	005b      	lsls	r3, r3, #1
 8000c84:	440b      	add	r3, r1
 8000c86:	3344      	adds	r3, #68	; 0x44
 8000c88:	79ba      	ldrb	r2, [r7, #6]
 8000c8a:	701a      	strb	r2, [r3, #0]
	Msgs[PutIndex].Size = size;
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	f8d3 2638 	ldr.w	r2, [r3, #1592]	; 0x638
 8000c92:	68f9      	ldr	r1, [r7, #12]
 8000c94:	4613      	mov	r3, r2
 8000c96:	015b      	lsls	r3, r3, #5
 8000c98:	4413      	add	r3, r2
 8000c9a:	005b      	lsls	r3, r3, #1
 8000c9c:	440b      	add	r3, r1
 8000c9e:	3345      	adds	r3, #69	; 0x45
 8000ca0:	79fa      	ldrb	r2, [r7, #7]
 8000ca2:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < size; i++)
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	617b      	str	r3, [r7, #20]
 8000ca8:	79fb      	ldrb	r3, [r7, #7]
 8000caa:	697a      	ldr	r2, [r7, #20]
 8000cac:	429a      	cmp	r2, r3
 8000cae:	da15      	bge.n	8000cdc <_ZN5Queue4PushEPhhh+0x8e>
		Msgs[PutIndex].Buffer[i] = data[i];
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	68ba      	ldr	r2, [r7, #8]
 8000cb4:	4413      	add	r3, r2
 8000cb6:	68fa      	ldr	r2, [r7, #12]
 8000cb8:	f8d2 2638 	ldr.w	r2, [r2, #1592]	; 0x638
 8000cbc:	7818      	ldrb	r0, [r3, #0]
 8000cbe:	68f9      	ldr	r1, [r7, #12]
 8000cc0:	4613      	mov	r3, r2
 8000cc2:	015b      	lsls	r3, r3, #5
 8000cc4:	4413      	add	r3, r2
 8000cc6:	005b      	lsls	r3, r3, #1
 8000cc8:	18ca      	adds	r2, r1, r3
 8000cca:	697b      	ldr	r3, [r7, #20]
 8000ccc:	4413      	add	r3, r2
 8000cce:	3304      	adds	r3, #4
 8000cd0:	4602      	mov	r2, r0
 8000cd2:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < size; i++)
 8000cd4:	697b      	ldr	r3, [r7, #20]
 8000cd6:	3301      	adds	r3, #1
 8000cd8:	617b      	str	r3, [r7, #20]
 8000cda:	e7e5      	b.n	8000ca8 <_ZN5Queue4PushEPhhh+0x5a>

	PutIndex++;
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	f8d3 3638 	ldr.w	r3, [r3, #1592]	; 0x638
 8000ce2:	1c5a      	adds	r2, r3, #1
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	f8c3 2638 	str.w	r2, [r3, #1592]	; 0x638
	if (PutIndex == UART_TX_QUEUE_BUFFER_SIZE)
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	f8d3 3638 	ldr.w	r3, [r3, #1592]	; 0x638
 8000cf0:	2b18      	cmp	r3, #24
 8000cf2:	d103      	bne.n	8000cfc <_ZN5Queue4PushEPhhh+0xae>
		PutIndex = 0;
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	f8c3 2638 	str.w	r2, [r3, #1592]	; 0x638

	Count++;
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	1c5a      	adds	r2, r3, #1
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	601a      	str	r2, [r3, #0]
	return true;
 8000d06:	2301      	movs	r3, #1
}
 8000d08:	4618      	mov	r0, r3
 8000d0a:	3718      	adds	r7, #24
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}

08000d10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d16:	4b0f      	ldr	r3, [pc, #60]	; (8000d54 <HAL_MspInit+0x44>)
 8000d18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d1a:	4a0e      	ldr	r2, [pc, #56]	; (8000d54 <HAL_MspInit+0x44>)
 8000d1c:	f043 0301 	orr.w	r3, r3, #1
 8000d20:	6613      	str	r3, [r2, #96]	; 0x60
 8000d22:	4b0c      	ldr	r3, [pc, #48]	; (8000d54 <HAL_MspInit+0x44>)
 8000d24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d26:	f003 0301 	and.w	r3, r3, #1
 8000d2a:	607b      	str	r3, [r7, #4]
 8000d2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d2e:	4b09      	ldr	r3, [pc, #36]	; (8000d54 <HAL_MspInit+0x44>)
 8000d30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d32:	4a08      	ldr	r2, [pc, #32]	; (8000d54 <HAL_MspInit+0x44>)
 8000d34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d38:	6593      	str	r3, [r2, #88]	; 0x58
 8000d3a:	4b06      	ldr	r3, [pc, #24]	; (8000d54 <HAL_MspInit+0x44>)
 8000d3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d42:	603b      	str	r3, [r7, #0]
 8000d44:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000d46:	f003 f9ed 	bl	8004124 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d4a:	bf00      	nop
 8000d4c:	3708      	adds	r7, #8
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	40021000 	.word	0x40021000

08000d58 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b08a      	sub	sp, #40	; 0x28
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d60:	f107 0314 	add.w	r3, r7, #20
 8000d64:	2200      	movs	r2, #0
 8000d66:	601a      	str	r2, [r3, #0]
 8000d68:	605a      	str	r2, [r3, #4]
 8000d6a:	609a      	str	r2, [r3, #8]
 8000d6c:	60da      	str	r2, [r3, #12]
 8000d6e:	611a      	str	r2, [r3, #16]
  if(hfdcan->Instance==FDCAN1)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	4a1c      	ldr	r2, [pc, #112]	; (8000de8 <HAL_FDCAN_MspInit+0x90>)
 8000d76:	4293      	cmp	r3, r2
 8000d78:	d131      	bne.n	8000dde <HAL_FDCAN_MspInit+0x86>
  {
  /* USER CODE BEGIN FDCAN1_MspInit 0 */

  /* USER CODE END FDCAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000d7a:	4b1c      	ldr	r3, [pc, #112]	; (8000dec <HAL_FDCAN_MspInit+0x94>)
 8000d7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d7e:	4a1b      	ldr	r2, [pc, #108]	; (8000dec <HAL_FDCAN_MspInit+0x94>)
 8000d80:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000d84:	6593      	str	r3, [r2, #88]	; 0x58
 8000d86:	4b19      	ldr	r3, [pc, #100]	; (8000dec <HAL_FDCAN_MspInit+0x94>)
 8000d88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d8e:	613b      	str	r3, [r7, #16]
 8000d90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d92:	4b16      	ldr	r3, [pc, #88]	; (8000dec <HAL_FDCAN_MspInit+0x94>)
 8000d94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d96:	4a15      	ldr	r2, [pc, #84]	; (8000dec <HAL_FDCAN_MspInit+0x94>)
 8000d98:	f043 0301 	orr.w	r3, r3, #1
 8000d9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d9e:	4b13      	ldr	r3, [pc, #76]	; (8000dec <HAL_FDCAN_MspInit+0x94>)
 8000da0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000da2:	f003 0301 	and.w	r3, r3, #1
 8000da6:	60fb      	str	r3, [r7, #12]
 8000da8:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000daa:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000dae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db0:	2302      	movs	r3, #2
 8000db2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db4:	2300      	movs	r3, #0
 8000db6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db8:	2300      	movs	r3, #0
 8000dba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000dbc:	2309      	movs	r3, #9
 8000dbe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dc0:	f107 0314 	add.w	r3, r7, #20
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dca:	f002 ff6d 	bl	8003ca8 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 2, 0);
 8000dce:	2200      	movs	r2, #0
 8000dd0:	2102      	movs	r1, #2
 8000dd2:	2015      	movs	r0, #21
 8000dd4:	f001 ff21 	bl	8002c1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000dd8:	2015      	movs	r0, #21
 8000dda:	f001 ff38 	bl	8002c4e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 8000dde:	bf00      	nop
 8000de0:	3728      	adds	r7, #40	; 0x28
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	40006400 	.word	0x40006400
 8000dec:	40021000 	.word	0x40021000

08000df0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b084      	sub	sp, #16
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000e00:	d114      	bne.n	8000e2c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000e02:	4b19      	ldr	r3, [pc, #100]	; (8000e68 <HAL_TIM_Base_MspInit+0x78>)
 8000e04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e06:	4a18      	ldr	r2, [pc, #96]	; (8000e68 <HAL_TIM_Base_MspInit+0x78>)
 8000e08:	f043 0301 	orr.w	r3, r3, #1
 8000e0c:	6593      	str	r3, [r2, #88]	; 0x58
 8000e0e:	4b16      	ldr	r3, [pc, #88]	; (8000e68 <HAL_TIM_Base_MspInit+0x78>)
 8000e10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e12:	f003 0301 	and.w	r3, r3, #1
 8000e16:	60fb      	str	r3, [r7, #12]
 8000e18:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 4, 0);
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	2104      	movs	r1, #4
 8000e1e:	201c      	movs	r0, #28
 8000e20:	f001 fefb 	bl	8002c1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000e24:	201c      	movs	r0, #28
 8000e26:	f001 ff12 	bl	8002c4e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000e2a:	e018      	b.n	8000e5e <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4a0e      	ldr	r2, [pc, #56]	; (8000e6c <HAL_TIM_Base_MspInit+0x7c>)
 8000e32:	4293      	cmp	r3, r2
 8000e34:	d113      	bne.n	8000e5e <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000e36:	4b0c      	ldr	r3, [pc, #48]	; (8000e68 <HAL_TIM_Base_MspInit+0x78>)
 8000e38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e3a:	4a0b      	ldr	r2, [pc, #44]	; (8000e68 <HAL_TIM_Base_MspInit+0x78>)
 8000e3c:	f043 0302 	orr.w	r3, r3, #2
 8000e40:	6593      	str	r3, [r2, #88]	; 0x58
 8000e42:	4b09      	ldr	r3, [pc, #36]	; (8000e68 <HAL_TIM_Base_MspInit+0x78>)
 8000e44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e46:	f003 0302 	and.w	r3, r3, #2
 8000e4a:	60bb      	str	r3, [r7, #8]
 8000e4c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 3, 0);
 8000e4e:	2200      	movs	r2, #0
 8000e50:	2103      	movs	r1, #3
 8000e52:	201d      	movs	r0, #29
 8000e54:	f001 fee1 	bl	8002c1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000e58:	201d      	movs	r0, #29
 8000e5a:	f001 fef8 	bl	8002c4e <HAL_NVIC_EnableIRQ>
}
 8000e5e:	bf00      	nop
 8000e60:	3710      	adds	r7, #16
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	40021000 	.word	0x40021000
 8000e6c:	40000400 	.word	0x40000400

08000e70 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b08a      	sub	sp, #40	; 0x28
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e78:	f107 0314 	add.w	r3, r7, #20
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	601a      	str	r2, [r3, #0]
 8000e80:	605a      	str	r2, [r3, #4]
 8000e82:	609a      	str	r2, [r3, #8]
 8000e84:	60da      	str	r2, [r3, #12]
 8000e86:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4a1b      	ldr	r2, [pc, #108]	; (8000efc <HAL_UART_MspInit+0x8c>)
 8000e8e:	4293      	cmp	r3, r2
 8000e90:	d130      	bne.n	8000ef4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e92:	4b1b      	ldr	r3, [pc, #108]	; (8000f00 <HAL_UART_MspInit+0x90>)
 8000e94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e96:	4a1a      	ldr	r2, [pc, #104]	; (8000f00 <HAL_UART_MspInit+0x90>)
 8000e98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e9c:	6593      	str	r3, [r2, #88]	; 0x58
 8000e9e:	4b18      	ldr	r3, [pc, #96]	; (8000f00 <HAL_UART_MspInit+0x90>)
 8000ea0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ea2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ea6:	613b      	str	r3, [r7, #16]
 8000ea8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eaa:	4b15      	ldr	r3, [pc, #84]	; (8000f00 <HAL_UART_MspInit+0x90>)
 8000eac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eae:	4a14      	ldr	r2, [pc, #80]	; (8000f00 <HAL_UART_MspInit+0x90>)
 8000eb0:	f043 0301 	orr.w	r3, r3, #1
 8000eb4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000eb6:	4b12      	ldr	r3, [pc, #72]	; (8000f00 <HAL_UART_MspInit+0x90>)
 8000eb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eba:	f003 0301 	and.w	r3, r3, #1
 8000ebe:	60fb      	str	r3, [r7, #12]
 8000ec0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000ec2:	230c      	movs	r3, #12
 8000ec4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ec6:	2302      	movs	r3, #2
 8000ec8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ed2:	2307      	movs	r3, #7
 8000ed4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ed6:	f107 0314 	add.w	r3, r7, #20
 8000eda:	4619      	mov	r1, r3
 8000edc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ee0:	f002 fee2 	bl	8003ca8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	2101      	movs	r1, #1
 8000ee8:	2026      	movs	r0, #38	; 0x26
 8000eea:	f001 fe96 	bl	8002c1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000eee:	2026      	movs	r0, #38	; 0x26
 8000ef0:	f001 fead 	bl	8002c4e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000ef4:	bf00      	nop
 8000ef6:	3728      	adds	r7, #40	; 0x28
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	40004400 	.word	0x40004400
 8000f00:	40021000 	.word	0x40021000

08000f04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000f08:	bf00      	nop
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr

08000f12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f12:	b480      	push	{r7}
 8000f14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f16:	e7fe      	b.n	8000f16 <HardFault_Handler+0x4>

08000f18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f1c:	e7fe      	b.n	8000f1c <MemManage_Handler+0x4>

08000f1e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f1e:	b480      	push	{r7}
 8000f20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f22:	e7fe      	b.n	8000f22 <BusFault_Handler+0x4>

08000f24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f28:	e7fe      	b.n	8000f28 <UsageFault_Handler+0x4>

08000f2a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f2a:	b480      	push	{r7}
 8000f2c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f2e:	bf00      	nop
 8000f30:	46bd      	mov	sp, r7
 8000f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f36:	4770      	bx	lr

08000f38 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f3c:	bf00      	nop
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr

08000f46 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f46:	b480      	push	{r7}
 8000f48:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f4a:	bf00      	nop
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f52:	4770      	bx	lr

08000f54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f58:	f001 fd50 	bl	80029fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f5c:	bf00      	nop
 8000f5e:	bd80      	pop	{r7, pc}

08000f60 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8000f64:	4803      	ldr	r0, [pc, #12]	; (8000f74 <FDCAN1_IT0_IRQHandler+0x14>)
 8000f66:	f002 fc1f 	bl	80037a8 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */
  CAN_IT_handler();
 8000f6a:	f000 fcab 	bl	80018c4 <CAN_IT_handler>
  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8000f6e:	bf00      	nop
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	20000ed4 	.word	0x20000ed4

08000f78 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000f7c:	4804      	ldr	r0, [pc, #16]	; (8000f90 <TIM2_IRQHandler+0x18>)
 8000f7e:	f004 f8c7 	bl	8005110 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  send_messages_from_UART_TX_queue();
 8000f82:	f7ff fb3b 	bl	80005fc <send_messages_from_UART_TX_queue>
  send_messages_from_CAN_TX_queue();
 8000f86:	f001 fb5f 	bl	8002648 <send_messages_from_CAN_TX_queue>
  /* USER CODE END TIM2_IRQn 1 */
}
 8000f8a:	bf00      	nop
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	200010a4 	.word	0x200010a4

08000f94 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000f98:	4804      	ldr	r0, [pc, #16]	; (8000fac <TIM3_IRQHandler+0x18>)
 8000f9a:	f004 f8b9 	bl	8005110 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  UART_RX_queue_polling();
 8000f9e:	f000 f8b9 	bl	8001114 <UART_RX_queue_polling>
  CAN_RX_queue_polling();
 8000fa2:	f000 fcdd 	bl	8001960 <CAN_RX_queue_polling>
  /* USER CODE END TIM3_IRQn 1 */
}
 8000fa6:	bf00      	nop
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	200009a0 	.word	0x200009a0

08000fb0 <USART2_IRQHandler>:
/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */

void USART2_IRQHandler(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000fb4:	4803      	ldr	r0, [pc, #12]	; (8000fc4 <USART2_IRQHandler+0x14>)
 8000fb6:	f004 ff05 	bl	8005dc4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  UART_IT_handler();
 8000fba:	f000 f845 	bl	8001048 <UART_IT_handler>
  /* USER CODE END USART2_IRQn 1 */
}
 8000fbe:	bf00      	nop
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	200010f0 	.word	0x200010f0

08000fc8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000fcc:	4b08      	ldr	r3, [pc, #32]	; (8000ff0 <SystemInit+0x28>)
 8000fce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000fd2:	4a07      	ldr	r2, [pc, #28]	; (8000ff0 <SystemInit+0x28>)
 8000fd4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000fd8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000fdc:	4b04      	ldr	r3, [pc, #16]	; (8000ff0 <SystemInit+0x28>)
 8000fde:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000fe2:	609a      	str	r2, [r3, #8]
#endif
}
 8000fe4:	bf00      	nop
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop
 8000ff0:	e000ed00 	.word	0xe000ed00

08000ff4 <init_UART_values>:

/*
 *      UART
 */
void init_UART_values(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
	uart_error_state = UART_NO_ERROR;									//  
 8000ff8:	4b0c      	ldr	r3, [pc, #48]	; (800102c <init_UART_values+0x38>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	701a      	strb	r2, [r3, #0]
	UART_RX_string_buffer_counter = 0;								//   -
 8000ffe:	4b0c      	ldr	r3, [pc, #48]	; (8001030 <init_UART_values+0x3c>)
 8001000:	2200      	movs	r2, #0
 8001002:	701a      	strb	r2, [r3, #0]
	UART_RX_put_index = 0;							//      ,    
 8001004:	4b0b      	ldr	r3, [pc, #44]	; (8001034 <init_UART_values+0x40>)
 8001006:	2200      	movs	r2, #0
 8001008:	701a      	strb	r2, [r3, #0]
	UART_RX_get_index = 0;
 800100a:	4b0b      	ldr	r3, [pc, #44]	; (8001038 <init_UART_values+0x44>)
 800100c:	2200      	movs	r2, #0
 800100e:	701a      	strb	r2, [r3, #0]
	UART_TX_put_index = 0;
 8001010:	4b0a      	ldr	r3, [pc, #40]	; (800103c <init_UART_values+0x48>)
 8001012:	2200      	movs	r2, #0
 8001014:	701a      	strb	r2, [r3, #0]
	UART_TX_get_index = 0;
 8001016:	4b0a      	ldr	r3, [pc, #40]	; (8001040 <init_UART_values+0x4c>)
 8001018:	2200      	movs	r2, #0
 800101a:	701a      	strb	r2, [r3, #0]
	timestamp_enabled = TRUE;
 800101c:	4b09      	ldr	r3, [pc, #36]	; (8001044 <init_UART_values+0x50>)
 800101e:	2201      	movs	r2, #1
 8001020:	701a      	strb	r2, [r3, #0]
}
 8001022:	bf00      	nop
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr
 800102c:	2000117e 	.word	0x2000117e
 8001030:	20000f38 	.word	0x20000f38
 8001034:	2000117c 	.word	0x2000117c
 8001038:	20000ece 	.word	0x20000ece
 800103c:	2000117d 	.word	0x2000117d
 8001040:	200010a0 	.word	0x200010a0
 8001044:	20000ecd 	.word	0x20000ecd

08001048 <UART_IT_handler>:

/*
 *   UART (   )
 */
void UART_IT_handler(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
	add_byte_to_string(UART_rx_buffer[0]);														//         
 800104c:	4b05      	ldr	r3, [pc, #20]	; (8001064 <UART_IT_handler+0x1c>)
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	4618      	mov	r0, r3
 8001052:	f000 f80b 	bl	800106c <add_byte_to_string>
	HAL_UART_Receive_IT(&huart2, (uint8_t *)UART_rx_buffer, UART_RX_MESSAGE_SIZE);				//     
 8001056:	2201      	movs	r2, #1
 8001058:	4902      	ldr	r1, [pc, #8]	; (8001064 <UART_IT_handler+0x1c>)
 800105a:	4803      	ldr	r0, [pc, #12]	; (8001068 <UART_IT_handler+0x20>)
 800105c:	f004 fdda 	bl	8005c14 <HAL_UART_Receive_IT>
}
 8001060:	bf00      	nop
 8001062:	bd80      	pop	{r7, pc}
 8001064:	20000770 	.word	0x20000770
 8001068:	200010f0 	.word	0x200010f0

0800106c <add_byte_to_string>:

/*
 *      
 */
void add_byte_to_string(uint8_t byte_to_write)
{
 800106c:	b480      	push	{r7}
 800106e:	b083      	sub	sp, #12
 8001070:	af00      	add	r7, sp, #0
 8001072:	4603      	mov	r3, r0
 8001074:	71fb      	strb	r3, [r7, #7]
	if (UART_RX_string_buffer_counter >= UART_STRING_MAX_SIZE)									//     
 8001076:	4b24      	ldr	r3, [pc, #144]	; (8001108 <add_byte_to_string+0x9c>)
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	2b3f      	cmp	r3, #63	; 0x3f
 800107c:	d902      	bls.n	8001084 <add_byte_to_string+0x18>
	{
		UART_RX_string_buffer_counter = 0;														//     -
 800107e:	4b22      	ldr	r3, [pc, #136]	; (8001108 <add_byte_to_string+0x9c>)
 8001080:	2200      	movs	r2, #0
 8001082:	701a      	strb	r2, [r3, #0]
	}
	if (byte_to_write == CHAR_CODE_UART_MESSAGE_END)											//     
 8001084:	79fb      	ldrb	r3, [r7, #7]
 8001086:	2b0d      	cmp	r3, #13
 8001088:	d11c      	bne.n	80010c4 <add_byte_to_string+0x58>
		if (UART_RX_queue_buffer[UART_RX_put_index].message_size != 0)							//        
		{
																								//   
			// !!! error
		}
		UART_RX_queue_buffer[UART_RX_put_index].message_size = UART_RX_string_buffer_counter;	//   
 800108a:	4b20      	ldr	r3, [pc, #128]	; (800110c <add_byte_to_string+0xa0>)
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	4619      	mov	r1, r3
 8001090:	4b1d      	ldr	r3, [pc, #116]	; (8001108 <add_byte_to_string+0x9c>)
 8001092:	7818      	ldrb	r0, [r3, #0]
 8001094:	4a1e      	ldr	r2, [pc, #120]	; (8001110 <add_byte_to_string+0xa4>)
 8001096:	460b      	mov	r3, r1
 8001098:	019b      	lsls	r3, r3, #6
 800109a:	440b      	add	r3, r1
 800109c:	4413      	add	r3, r2
 800109e:	4602      	mov	r2, r0
 80010a0:	701a      	strb	r2, [r3, #0]
		UART_RX_put_index++;																	//      
 80010a2:	4b1a      	ldr	r3, [pc, #104]	; (800110c <add_byte_to_string+0xa0>)
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	3301      	adds	r3, #1
 80010a8:	b2da      	uxtb	r2, r3
 80010aa:	4b18      	ldr	r3, [pc, #96]	; (800110c <add_byte_to_string+0xa0>)
 80010ac:	701a      	strb	r2, [r3, #0]
		UART_RX_string_buffer_counter = 0;														//     
 80010ae:	4b16      	ldr	r3, [pc, #88]	; (8001108 <add_byte_to_string+0x9c>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	701a      	strb	r2, [r3, #0]
		if (UART_RX_put_index >= UART_RX_QUEUE_BUFFER_SIZE)										//       
 80010b4:	4b15      	ldr	r3, [pc, #84]	; (800110c <add_byte_to_string+0xa0>)
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	2b03      	cmp	r3, #3
 80010ba:	d91f      	bls.n	80010fc <add_byte_to_string+0x90>
		{
			UART_RX_put_index = 0;																//     
 80010bc:	4b13      	ldr	r3, [pc, #76]	; (800110c <add_byte_to_string+0xa0>)
 80010be:	2200      	movs	r2, #0
 80010c0:	701a      	strb	r2, [r3, #0]
			UART_RX_string_buffer_counter = 0;													//    
		}
		UART_RX_queue_buffer[UART_RX_put_index].message_data[UART_RX_string_buffer_counter] = byte_to_write;		//     
		UART_RX_string_buffer_counter++;														//     
	}
}
 80010c2:	e01b      	b.n	80010fc <add_byte_to_string+0x90>
		if (UART_RX_string_buffer_counter >= (sizeof(UART_RX_queue_buffer->message_data)))		//    
 80010c4:	4b10      	ldr	r3, [pc, #64]	; (8001108 <add_byte_to_string+0x9c>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	2b3f      	cmp	r3, #63	; 0x3f
 80010ca:	d902      	bls.n	80010d2 <add_byte_to_string+0x66>
			UART_RX_string_buffer_counter = 0;													//    
 80010cc:	4b0e      	ldr	r3, [pc, #56]	; (8001108 <add_byte_to_string+0x9c>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	701a      	strb	r2, [r3, #0]
		UART_RX_queue_buffer[UART_RX_put_index].message_data[UART_RX_string_buffer_counter] = byte_to_write;		//     
 80010d2:	4b0e      	ldr	r3, [pc, #56]	; (800110c <add_byte_to_string+0xa0>)
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	4619      	mov	r1, r3
 80010d8:	4b0b      	ldr	r3, [pc, #44]	; (8001108 <add_byte_to_string+0x9c>)
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	4618      	mov	r0, r3
 80010de:	4a0c      	ldr	r2, [pc, #48]	; (8001110 <add_byte_to_string+0xa4>)
 80010e0:	460b      	mov	r3, r1
 80010e2:	019b      	lsls	r3, r3, #6
 80010e4:	440b      	add	r3, r1
 80010e6:	4413      	add	r3, r2
 80010e8:	4403      	add	r3, r0
 80010ea:	3301      	adds	r3, #1
 80010ec:	79fa      	ldrb	r2, [r7, #7]
 80010ee:	701a      	strb	r2, [r3, #0]
		UART_RX_string_buffer_counter++;														//     
 80010f0:	4b05      	ldr	r3, [pc, #20]	; (8001108 <add_byte_to_string+0x9c>)
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	3301      	adds	r3, #1
 80010f6:	b2da      	uxtb	r2, r3
 80010f8:	4b03      	ldr	r3, [pc, #12]	; (8001108 <add_byte_to_string+0x9c>)
 80010fa:	701a      	strb	r2, [r3, #0]
}
 80010fc:	bf00      	nop
 80010fe:	370c      	adds	r7, #12
 8001100:	46bd      	mov	sp, r7
 8001102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001106:	4770      	bx	lr
 8001108:	20000f38 	.word	0x20000f38
 800110c:	2000117c 	.word	0x2000117c
 8001110:	20000668 	.word	0x20000668

08001114 <UART_RX_queue_polling>:

/*
 *    - (    )
 */
void UART_RX_queue_polling(void)
{
 8001114:	b5b0      	push	{r4, r5, r7, lr}
 8001116:	b084      	sub	sp, #16
 8001118:	af00      	add	r7, sp, #0
	if (UART_RX_get_index != UART_RX_put_index)													//   -     
 800111a:	4b3a      	ldr	r3, [pc, #232]	; (8001204 <UART_RX_queue_polling+0xf0>)
 800111c:	781a      	ldrb	r2, [r3, #0]
 800111e:	4b3a      	ldr	r3, [pc, #232]	; (8001208 <UART_RX_queue_polling+0xf4>)
 8001120:	781b      	ldrb	r3, [r3, #0]
 8001122:	429a      	cmp	r2, r3
 8001124:	d063      	beq.n	80011ee <UART_RX_queue_polling+0xda>
	{
 8001126:	466b      	mov	r3, sp
 8001128:	461d      	mov	r5, r3
		char tmp_ch_buf[UART_RX_queue_buffer[UART_RX_get_index].message_size + 1];				//      .      (  )
 800112a:	4b36      	ldr	r3, [pc, #216]	; (8001204 <UART_RX_queue_polling+0xf0>)
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	4619      	mov	r1, r3
 8001130:	4a36      	ldr	r2, [pc, #216]	; (800120c <UART_RX_queue_polling+0xf8>)
 8001132:	460b      	mov	r3, r1
 8001134:	019b      	lsls	r3, r3, #6
 8001136:	440b      	add	r3, r1
 8001138:	4413      	add	r3, r2
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	1c5c      	adds	r4, r3, #1
 800113e:	1e63      	subs	r3, r4, #1
 8001140:	60bb      	str	r3, [r7, #8]
 8001142:	4623      	mov	r3, r4
 8001144:	4618      	mov	r0, r3
 8001146:	f04f 0100 	mov.w	r1, #0
 800114a:	f04f 0200 	mov.w	r2, #0
 800114e:	f04f 0300 	mov.w	r3, #0
 8001152:	00cb      	lsls	r3, r1, #3
 8001154:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001158:	00c2      	lsls	r2, r0, #3
 800115a:	4623      	mov	r3, r4
 800115c:	4618      	mov	r0, r3
 800115e:	f04f 0100 	mov.w	r1, #0
 8001162:	f04f 0200 	mov.w	r2, #0
 8001166:	f04f 0300 	mov.w	r3, #0
 800116a:	00cb      	lsls	r3, r1, #3
 800116c:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001170:	00c2      	lsls	r2, r0, #3
 8001172:	4623      	mov	r3, r4
 8001174:	3307      	adds	r3, #7
 8001176:	08db      	lsrs	r3, r3, #3
 8001178:	00db      	lsls	r3, r3, #3
 800117a:	ebad 0d03 	sub.w	sp, sp, r3
 800117e:	466b      	mov	r3, sp
 8001180:	3300      	adds	r3, #0
 8001182:	607b      	str	r3, [r7, #4]
		for (int ii = 0; ii < sizeof(tmp_ch_buf); ii++)									   	 	//      
 8001184:	2300      	movs	r3, #0
 8001186:	60fb      	str	r3, [r7, #12]
 8001188:	e013      	b.n	80011b2 <UART_RX_queue_polling+0x9e>
		{
			tmp_ch_buf[ii] = UART_RX_queue_buffer[UART_RX_get_index].message_data[ii];
 800118a:	4b1e      	ldr	r3, [pc, #120]	; (8001204 <UART_RX_queue_polling+0xf0>)
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	4619      	mov	r1, r3
 8001190:	4a1e      	ldr	r2, [pc, #120]	; (800120c <UART_RX_queue_polling+0xf8>)
 8001192:	460b      	mov	r3, r1
 8001194:	019b      	lsls	r3, r3, #6
 8001196:	440b      	add	r3, r1
 8001198:	441a      	add	r2, r3
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	4413      	add	r3, r2
 800119e:	3301      	adds	r3, #1
 80011a0:	7819      	ldrb	r1, [r3, #0]
 80011a2:	687a      	ldr	r2, [r7, #4]
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	4413      	add	r3, r2
 80011a8:	460a      	mov	r2, r1
 80011aa:	701a      	strb	r2, [r3, #0]
		for (int ii = 0; ii < sizeof(tmp_ch_buf); ii++)									   	 	//      
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	3301      	adds	r3, #1
 80011b0:	60fb      	str	r3, [r7, #12]
 80011b2:	4622      	mov	r2, r4
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	429a      	cmp	r2, r3
 80011b8:	d8e7      	bhi.n	800118a <UART_RX_queue_polling+0x76>
		}
		tmp_ch_buf[sizeof(tmp_ch_buf) - 1] = '\0';												//  -   
 80011ba:	4623      	mov	r3, r4
 80011bc:	3b01      	subs	r3, #1
 80011be:	687a      	ldr	r2, [r7, #4]
 80011c0:	2100      	movs	r1, #0
 80011c2:	54d1      	strb	r1, [r2, r3]
		parse_UART_message(tmp_ch_buf);															//     
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	4618      	mov	r0, r3
 80011c8:	f000 f822 	bl	8001210 <parse_UART_message>
		UART_RX_queue_buffer[UART_RX_get_index].message_size = 0;								//      (,    )
 80011cc:	4b0d      	ldr	r3, [pc, #52]	; (8001204 <UART_RX_queue_polling+0xf0>)
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	4619      	mov	r1, r3
 80011d2:	4a0e      	ldr	r2, [pc, #56]	; (800120c <UART_RX_queue_polling+0xf8>)
 80011d4:	460b      	mov	r3, r1
 80011d6:	019b      	lsls	r3, r3, #6
 80011d8:	440b      	add	r3, r1
 80011da:	4413      	add	r3, r2
 80011dc:	2200      	movs	r2, #0
 80011de:	701a      	strb	r2, [r3, #0]
		UART_RX_get_index++;																	//     
 80011e0:	4b08      	ldr	r3, [pc, #32]	; (8001204 <UART_RX_queue_polling+0xf0>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	3301      	adds	r3, #1
 80011e6:	b2da      	uxtb	r2, r3
 80011e8:	4b06      	ldr	r3, [pc, #24]	; (8001204 <UART_RX_queue_polling+0xf0>)
 80011ea:	701a      	strb	r2, [r3, #0]
 80011ec:	46ad      	mov	sp, r5
	}
	if (UART_RX_get_index == UART_RX_QUEUE_BUFFER_SIZE)											//     
 80011ee:	4b05      	ldr	r3, [pc, #20]	; (8001204 <UART_RX_queue_polling+0xf0>)
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	2b04      	cmp	r3, #4
 80011f4:	d102      	bne.n	80011fc <UART_RX_queue_polling+0xe8>
	{
		UART_RX_get_index = 0;																	//    
 80011f6:	4b03      	ldr	r3, [pc, #12]	; (8001204 <UART_RX_queue_polling+0xf0>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	701a      	strb	r2, [r3, #0]
	}
}
 80011fc:	bf00      	nop
 80011fe:	3710      	adds	r7, #16
 8001200:	46bd      	mov	sp, r7
 8001202:	bdb0      	pop	{r4, r5, r7, pc}
 8001204:	20000ece 	.word	0x20000ece
 8001208:	2000117c 	.word	0x2000117c
 800120c:	20000668 	.word	0x20000668

08001210 <parse_UART_message>:

/*
 *  ,   UART
 */
void parse_UART_message(char* UART_buffer_to_parse)
{
 8001210:	b5b0      	push	{r4, r5, r7, lr}
 8001212:	b0a2      	sub	sp, #136	; 0x88
 8001214:	af08      	add	r7, sp, #32
 8001216:	6078      	str	r0, [r7, #4]
	if ((!strcmp(UART_buffer_to_parse, "H")) || (!strcmp(UART_buffer_to_parse, "h")) || (!strcmp(UART_buffer_to_parse, "?")))			//    
 8001218:	49b8      	ldr	r1, [pc, #736]	; (80014fc <parse_UART_message+0x2ec>)
 800121a:	6878      	ldr	r0, [r7, #4]
 800121c:	f7fe fffc 	bl	8000218 <strcmp>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d00d      	beq.n	8001242 <parse_UART_message+0x32>
 8001226:	49b6      	ldr	r1, [pc, #728]	; (8001500 <parse_UART_message+0x2f0>)
 8001228:	6878      	ldr	r0, [r7, #4]
 800122a:	f7fe fff5 	bl	8000218 <strcmp>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d006      	beq.n	8001242 <parse_UART_message+0x32>
 8001234:	49b3      	ldr	r1, [pc, #716]	; (8001504 <parse_UART_message+0x2f4>)
 8001236:	6878      	ldr	r0, [r7, #4]
 8001238:	f7fe ffee 	bl	8000218 <strcmp>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d15f      	bne.n	8001302 <parse_UART_message+0xf2>
	{
		put_string_to_UART(sizeof(COMMAND_LIST_01), COMMAND_LIST_01, TX_PRIORITY_3);
 8001242:	2203      	movs	r2, #3
 8001244:	49b0      	ldr	r1, [pc, #704]	; (8001508 <parse_UART_message+0x2f8>)
 8001246:	201b      	movs	r0, #27
 8001248:	f000 facb 	bl	80017e2 <put_string_to_UART>
		put_string_to_UART(sizeof(COMMAND_LIST_02), COMMAND_LIST_02, TX_PRIORITY_3);
 800124c:	2203      	movs	r2, #3
 800124e:	49af      	ldr	r1, [pc, #700]	; (800150c <parse_UART_message+0x2fc>)
 8001250:	2024      	movs	r0, #36	; 0x24
 8001252:	f000 fac6 	bl	80017e2 <put_string_to_UART>
		put_string_to_UART(sizeof(COMMAND_LIST_03), COMMAND_LIST_03, TX_PRIORITY_3);
 8001256:	2203      	movs	r2, #3
 8001258:	49ad      	ldr	r1, [pc, #692]	; (8001510 <parse_UART_message+0x300>)
 800125a:	202d      	movs	r0, #45	; 0x2d
 800125c:	f000 fac1 	bl	80017e2 <put_string_to_UART>
		put_string_to_UART(sizeof(COMMAND_LIST_04), COMMAND_LIST_04, TX_PRIORITY_3);
 8001260:	2203      	movs	r2, #3
 8001262:	49ac      	ldr	r1, [pc, #688]	; (8001514 <parse_UART_message+0x304>)
 8001264:	2026      	movs	r0, #38	; 0x26
 8001266:	f000 fabc 	bl	80017e2 <put_string_to_UART>
		put_string_to_UART(sizeof(COMMAND_LIST_05), COMMAND_LIST_05, TX_PRIORITY_3);
 800126a:	2203      	movs	r2, #3
 800126c:	49aa      	ldr	r1, [pc, #680]	; (8001518 <parse_UART_message+0x308>)
 800126e:	2016      	movs	r0, #22
 8001270:	f000 fab7 	bl	80017e2 <put_string_to_UART>
		put_string_to_UART(sizeof(COMMAND_LIST_06), COMMAND_LIST_06, TX_PRIORITY_3);
 8001274:	2203      	movs	r2, #3
 8001276:	49a9      	ldr	r1, [pc, #676]	; (800151c <parse_UART_message+0x30c>)
 8001278:	2015      	movs	r0, #21
 800127a:	f000 fab2 	bl	80017e2 <put_string_to_UART>
		put_string_to_UART(sizeof(COMMAND_LIST_07), COMMAND_LIST_07, TX_PRIORITY_3);
 800127e:	2203      	movs	r2, #3
 8001280:	49a7      	ldr	r1, [pc, #668]	; (8001520 <parse_UART_message+0x310>)
 8001282:	201d      	movs	r0, #29
 8001284:	f000 faad 	bl	80017e2 <put_string_to_UART>
		put_string_to_UART(sizeof(COMMAND_LIST_08), COMMAND_LIST_08, TX_PRIORITY_3);
 8001288:	2203      	movs	r2, #3
 800128a:	49a6      	ldr	r1, [pc, #664]	; (8001524 <parse_UART_message+0x314>)
 800128c:	201e      	movs	r0, #30
 800128e:	f000 faa8 	bl	80017e2 <put_string_to_UART>
		put_string_to_UART(sizeof(COMMAND_LIST_09), COMMAND_LIST_09, TX_PRIORITY_3);
 8001292:	2203      	movs	r2, #3
 8001294:	49a4      	ldr	r1, [pc, #656]	; (8001528 <parse_UART_message+0x318>)
 8001296:	201f      	movs	r0, #31
 8001298:	f000 faa3 	bl	80017e2 <put_string_to_UART>
		put_string_to_UART(sizeof(COMMAND_LIST_10), COMMAND_LIST_10, TX_PRIORITY_3);
 800129c:	2203      	movs	r2, #3
 800129e:	49a3      	ldr	r1, [pc, #652]	; (800152c <parse_UART_message+0x31c>)
 80012a0:	2031      	movs	r0, #49	; 0x31
 80012a2:	f000 fa9e 	bl	80017e2 <put_string_to_UART>
		put_string_to_UART(sizeof(COMMAND_LIST_11), COMMAND_LIST_11, TX_PRIORITY_3);
 80012a6:	2203      	movs	r2, #3
 80012a8:	49a1      	ldr	r1, [pc, #644]	; (8001530 <parse_UART_message+0x320>)
 80012aa:	2032      	movs	r0, #50	; 0x32
 80012ac:	f000 fa99 	bl	80017e2 <put_string_to_UART>
		put_string_to_UART(sizeof(COMMAND_LIST_12), COMMAND_LIST_12, TX_PRIORITY_3);
 80012b0:	2203      	movs	r2, #3
 80012b2:	49a0      	ldr	r1, [pc, #640]	; (8001534 <parse_UART_message+0x324>)
 80012b4:	2019      	movs	r0, #25
 80012b6:	f000 fa94 	bl	80017e2 <put_string_to_UART>
		put_string_to_UART(sizeof(COMMAND_LIST_13), COMMAND_LIST_13, TX_PRIORITY_3);
 80012ba:	2203      	movs	r2, #3
 80012bc:	499e      	ldr	r1, [pc, #632]	; (8001538 <parse_UART_message+0x328>)
 80012be:	2018      	movs	r0, #24
 80012c0:	f000 fa8f 	bl	80017e2 <put_string_to_UART>
		put_string_to_UART(sizeof(COMMAND_LIST_14), COMMAND_LIST_14, TX_PRIORITY_3);
 80012c4:	2203      	movs	r2, #3
 80012c6:	499d      	ldr	r1, [pc, #628]	; (800153c <parse_UART_message+0x32c>)
 80012c8:	201a      	movs	r0, #26
 80012ca:	f000 fa8a 	bl	80017e2 <put_string_to_UART>
		put_string_to_UART(sizeof(COMMAND_LIST_15), COMMAND_LIST_15, TX_PRIORITY_3);
 80012ce:	2203      	movs	r2, #3
 80012d0:	499b      	ldr	r1, [pc, #620]	; (8001540 <parse_UART_message+0x330>)
 80012d2:	2015      	movs	r0, #21
 80012d4:	f000 fa85 	bl	80017e2 <put_string_to_UART>
		put_string_to_UART(sizeof(COMMAND_LIST_16), COMMAND_LIST_16, TX_PRIORITY_3);
 80012d8:	2203      	movs	r2, #3
 80012da:	499a      	ldr	r1, [pc, #616]	; (8001544 <parse_UART_message+0x334>)
 80012dc:	2015      	movs	r0, #21
 80012de:	f000 fa80 	bl	80017e2 <put_string_to_UART>
		put_string_to_UART(sizeof(COMMAND_LIST_17), COMMAND_LIST_17, TX_PRIORITY_3);
 80012e2:	2203      	movs	r2, #3
 80012e4:	4998      	ldr	r1, [pc, #608]	; (8001548 <parse_UART_message+0x338>)
 80012e6:	2012      	movs	r0, #18
 80012e8:	f000 fa7b 	bl	80017e2 <put_string_to_UART>
		put_string_to_UART(sizeof(COMMAND_LIST_18), COMMAND_LIST_18, TX_PRIORITY_3);
 80012ec:	2203      	movs	r2, #3
 80012ee:	4997      	ldr	r1, [pc, #604]	; (800154c <parse_UART_message+0x33c>)
 80012f0:	200c      	movs	r0, #12
 80012f2:	f000 fa76 	bl	80017e2 <put_string_to_UART>
		put_string_to_UART(sizeof(COMMAND_LIST_19), COMMAND_LIST_19, TX_PRIORITY_3);
 80012f6:	2203      	movs	r2, #3
 80012f8:	4995      	ldr	r1, [pc, #596]	; (8001550 <parse_UART_message+0x340>)
 80012fa:	2023      	movs	r0, #35	; 0x23
 80012fc:	f000 fa71 	bl	80017e2 <put_string_to_UART>
	}
	else if (UART_buffer_to_parse[0] == BEL_CHAR)
	{
		// !!!
	}
}
 8001300:	e248      	b.n	8001794 <parse_UART_message+0x584>
	else if (!strcmp(UART_buffer_to_parse, "O"))									//    normal mode
 8001302:	4994      	ldr	r1, [pc, #592]	; (8001554 <parse_UART_message+0x344>)
 8001304:	6878      	ldr	r0, [r7, #4]
 8001306:	f7fe ff87 	bl	8000218 <strcmp>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d108      	bne.n	8001322 <parse_UART_message+0x112>
		CAN_mode_change(&hfdcan1, FDCAN_MODE_NORMAL);								//   
 8001310:	2100      	movs	r1, #0
 8001312:	4891      	ldr	r0, [pc, #580]	; (8001558 <parse_UART_message+0x348>)
 8001314:	f001 f90e 	bl	8002534 <CAN_mode_change>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, TX_PRIORITY_3);			//    			//    
 8001318:	2103      	movs	r1, #3
 800131a:	200d      	movs	r0, #13
 800131c:	f000 fa4c 	bl	80017b8 <put_single_char_to_UART>
}
 8001320:	e238      	b.n	8001794 <parse_UART_message+0x584>
	else if (!strcmp(UART_buffer_to_parse, "L"))									//    listen only mode
 8001322:	498e      	ldr	r1, [pc, #568]	; (800155c <parse_UART_message+0x34c>)
 8001324:	6878      	ldr	r0, [r7, #4]
 8001326:	f7fe ff77 	bl	8000218 <strcmp>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d108      	bne.n	8001342 <parse_UART_message+0x132>
		CAN_mode_change(&hfdcan1, FDCAN_MODE_BUS_MONITORING);						//   
 8001330:	2102      	movs	r1, #2
 8001332:	4889      	ldr	r0, [pc, #548]	; (8001558 <parse_UART_message+0x348>)
 8001334:	f001 f8fe 	bl	8002534 <CAN_mode_change>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, TX_PRIORITY_3);			//    
 8001338:	2103      	movs	r1, #3
 800133a:	200d      	movs	r0, #13
 800133c:	f000 fa3c 	bl	80017b8 <put_single_char_to_UART>
}
 8001340:	e228      	b.n	8001794 <parse_UART_message+0x584>
	else if (!strcmp(UART_buffer_to_parse, "Y"))									//    loopback mode
 8001342:	4987      	ldr	r1, [pc, #540]	; (8001560 <parse_UART_message+0x350>)
 8001344:	6878      	ldr	r0, [r7, #4]
 8001346:	f7fe ff67 	bl	8000218 <strcmp>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d108      	bne.n	8001362 <parse_UART_message+0x152>
		CAN_mode_change(&hfdcan1, FDCAN_MODE_EXTERNAL_LOOPBACK);					//   
 8001350:	2104      	movs	r1, #4
 8001352:	4881      	ldr	r0, [pc, #516]	; (8001558 <parse_UART_message+0x348>)
 8001354:	f001 f8ee 	bl	8002534 <CAN_mode_change>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, TX_PRIORITY_3);			//    
 8001358:	2103      	movs	r1, #3
 800135a:	200d      	movs	r0, #13
 800135c:	f000 fa2c 	bl	80017b8 <put_single_char_to_UART>
}
 8001360:	e218      	b.n	8001794 <parse_UART_message+0x584>
	else if (!strcmp(UART_buffer_to_parse, "C"))									//  
 8001362:	4980      	ldr	r1, [pc, #512]	; (8001564 <parse_UART_message+0x354>)
 8001364:	6878      	ldr	r0, [r7, #4]
 8001366:	f7fe ff57 	bl	8000218 <strcmp>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d107      	bne.n	8001380 <parse_UART_message+0x170>
		HAL_FDCAN_Stop(&hfdcan1);													//  CAN
 8001370:	4879      	ldr	r0, [pc, #484]	; (8001558 <parse_UART_message+0x348>)
 8001372:	f001 ff54 	bl	800321e <HAL_FDCAN_Stop>
		put_single_char_to_UART(BEL_CHAR, TX_PRIORITY_3);							//   BEL
 8001376:	2103      	movs	r1, #3
 8001378:	2007      	movs	r0, #7
 800137a:	f000 fa1d 	bl	80017b8 <put_single_char_to_UART>
}
 800137e:	e209      	b.n	8001794 <parse_UART_message+0x584>
	else if (!strcmp(UART_buffer_to_parse, "S1"))									//   CAN 20k
 8001380:	4979      	ldr	r1, [pc, #484]	; (8001568 <parse_UART_message+0x358>)
 8001382:	6878      	ldr	r0, [r7, #4]
 8001384:	f7fe ff48 	bl	8000218 <strcmp>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d10c      	bne.n	80013a8 <parse_UART_message+0x198>
		CAN_baudrate_change(&hfdcan1, CAN_20_KBIT_PRESCALER, CAN_20_KBIT_SJW, CAN_20_KBIT_SEG1, CAN_20_KBIT_SEG2);			//  
 800138e:	2302      	movs	r3, #2
 8001390:	9300      	str	r3, [sp, #0]
 8001392:	230d      	movs	r3, #13
 8001394:	2203      	movs	r2, #3
 8001396:	21c8      	movs	r1, #200	; 0xc8
 8001398:	486f      	ldr	r0, [pc, #444]	; (8001558 <parse_UART_message+0x348>)
 800139a:	f001 f8e0 	bl	800255e <CAN_baudrate_change>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, TX_PRIORITY_3);			//    
 800139e:	2103      	movs	r1, #3
 80013a0:	200d      	movs	r0, #13
 80013a2:	f000 fa09 	bl	80017b8 <put_single_char_to_UART>
}
 80013a6:	e1f5      	b.n	8001794 <parse_UART_message+0x584>
	else if (!strcmp(UART_buffer_to_parse, "S2"))									//   CAN 50k
 80013a8:	4970      	ldr	r1, [pc, #448]	; (800156c <parse_UART_message+0x35c>)
 80013aa:	6878      	ldr	r0, [r7, #4]
 80013ac:	f7fe ff34 	bl	8000218 <strcmp>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d10c      	bne.n	80013d0 <parse_UART_message+0x1c0>
		CAN_baudrate_change(&hfdcan1, CAN_50_KBIT_PRESCALER, CAN_50_KBIT_SJW, CAN_50_KBIT_SEG1, CAN_50_KBIT_SEG2);			//  
 80013b6:	2302      	movs	r3, #2
 80013b8:	9300      	str	r3, [sp, #0]
 80013ba:	230d      	movs	r3, #13
 80013bc:	2203      	movs	r2, #3
 80013be:	2150      	movs	r1, #80	; 0x50
 80013c0:	4865      	ldr	r0, [pc, #404]	; (8001558 <parse_UART_message+0x348>)
 80013c2:	f001 f8cc 	bl	800255e <CAN_baudrate_change>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, TX_PRIORITY_3);			//    
 80013c6:	2103      	movs	r1, #3
 80013c8:	200d      	movs	r0, #13
 80013ca:	f000 f9f5 	bl	80017b8 <put_single_char_to_UART>
}
 80013ce:	e1e1      	b.n	8001794 <parse_UART_message+0x584>
	else if (!strcmp(UART_buffer_to_parse, "S3"))									//   CAN 100k
 80013d0:	4967      	ldr	r1, [pc, #412]	; (8001570 <parse_UART_message+0x360>)
 80013d2:	6878      	ldr	r0, [r7, #4]
 80013d4:	f7fe ff20 	bl	8000218 <strcmp>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d10c      	bne.n	80013f8 <parse_UART_message+0x1e8>
		CAN_baudrate_change(&hfdcan1, CAN_100_KBIT_PRESCALER, CAN_100_KBIT_SJW, CAN_100_KBIT_SEG1, CAN_100_KBIT_SEG2);		//  
 80013de:	2302      	movs	r3, #2
 80013e0:	9300      	str	r3, [sp, #0]
 80013e2:	230d      	movs	r3, #13
 80013e4:	2203      	movs	r2, #3
 80013e6:	2128      	movs	r1, #40	; 0x28
 80013e8:	485b      	ldr	r0, [pc, #364]	; (8001558 <parse_UART_message+0x348>)
 80013ea:	f001 f8b8 	bl	800255e <CAN_baudrate_change>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, TX_PRIORITY_3);			//    
 80013ee:	2103      	movs	r1, #3
 80013f0:	200d      	movs	r0, #13
 80013f2:	f000 f9e1 	bl	80017b8 <put_single_char_to_UART>
}
 80013f6:	e1cd      	b.n	8001794 <parse_UART_message+0x584>
	else if (!strcmp(UART_buffer_to_parse, "S4"))									//   CAN 125k
 80013f8:	495e      	ldr	r1, [pc, #376]	; (8001574 <parse_UART_message+0x364>)
 80013fa:	6878      	ldr	r0, [r7, #4]
 80013fc:	f7fe ff0c 	bl	8000218 <strcmp>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d10c      	bne.n	8001420 <parse_UART_message+0x210>
		CAN_baudrate_change(&hfdcan1, CAN_125_KBIT_PRESCALER, CAN_125_KBIT_SJW, CAN_125_KBIT_SEG1, CAN_125_KBIT_SEG2);		//  
 8001406:	2302      	movs	r3, #2
 8001408:	9300      	str	r3, [sp, #0]
 800140a:	230d      	movs	r3, #13
 800140c:	2203      	movs	r2, #3
 800140e:	2120      	movs	r1, #32
 8001410:	4851      	ldr	r0, [pc, #324]	; (8001558 <parse_UART_message+0x348>)
 8001412:	f001 f8a4 	bl	800255e <CAN_baudrate_change>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, TX_PRIORITY_3);			//    
 8001416:	2103      	movs	r1, #3
 8001418:	200d      	movs	r0, #13
 800141a:	f000 f9cd 	bl	80017b8 <put_single_char_to_UART>
}
 800141e:	e1b9      	b.n	8001794 <parse_UART_message+0x584>
	else if (!strcmp(UART_buffer_to_parse, "S5"))									//   CAN 250k
 8001420:	4955      	ldr	r1, [pc, #340]	; (8001578 <parse_UART_message+0x368>)
 8001422:	6878      	ldr	r0, [r7, #4]
 8001424:	f7fe fef8 	bl	8000218 <strcmp>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d10c      	bne.n	8001448 <parse_UART_message+0x238>
		CAN_baudrate_change(&hfdcan1, CAN_250_KBIT_PRESCALER, CAN_250_KBIT_SJW, CAN_250_KBIT_SEG1, CAN_250_KBIT_SEG2);		//  
 800142e:	2302      	movs	r3, #2
 8001430:	9300      	str	r3, [sp, #0]
 8001432:	230d      	movs	r3, #13
 8001434:	2203      	movs	r2, #3
 8001436:	2110      	movs	r1, #16
 8001438:	4847      	ldr	r0, [pc, #284]	; (8001558 <parse_UART_message+0x348>)
 800143a:	f001 f890 	bl	800255e <CAN_baudrate_change>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, TX_PRIORITY_3);			//    
 800143e:	2103      	movs	r1, #3
 8001440:	200d      	movs	r0, #13
 8001442:	f000 f9b9 	bl	80017b8 <put_single_char_to_UART>
}
 8001446:	e1a5      	b.n	8001794 <parse_UART_message+0x584>
	else if (!strcmp(UART_buffer_to_parse, "S6"))									//   CAN 500k
 8001448:	494c      	ldr	r1, [pc, #304]	; (800157c <parse_UART_message+0x36c>)
 800144a:	6878      	ldr	r0, [r7, #4]
 800144c:	f7fe fee4 	bl	8000218 <strcmp>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d10c      	bne.n	8001470 <parse_UART_message+0x260>
		CAN_baudrate_change(&hfdcan1, CAN_500_KBIT_PRESCALER, CAN_500_KBIT_SJW, CAN_500_KBIT_SEG1, CAN_500_KBIT_SEG2);		//  
 8001456:	2302      	movs	r3, #2
 8001458:	9300      	str	r3, [sp, #0]
 800145a:	230d      	movs	r3, #13
 800145c:	2203      	movs	r2, #3
 800145e:	2108      	movs	r1, #8
 8001460:	483d      	ldr	r0, [pc, #244]	; (8001558 <parse_UART_message+0x348>)
 8001462:	f001 f87c 	bl	800255e <CAN_baudrate_change>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, TX_PRIORITY_3);			//    
 8001466:	2103      	movs	r1, #3
 8001468:	200d      	movs	r0, #13
 800146a:	f000 f9a5 	bl	80017b8 <put_single_char_to_UART>
}
 800146e:	e191      	b.n	8001794 <parse_UART_message+0x584>
	else if (!strcmp(UART_buffer_to_parse, "S7"))									//   CAN 800k
 8001470:	4943      	ldr	r1, [pc, #268]	; (8001580 <parse_UART_message+0x370>)
 8001472:	6878      	ldr	r0, [r7, #4]
 8001474:	f7fe fed0 	bl	8000218 <strcmp>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d10c      	bne.n	8001498 <parse_UART_message+0x288>
		CAN_baudrate_change(&hfdcan1, CAN_800_KBIT_PRESCALER, CAN_800_KBIT_SJW, CAN_800_KBIT_SEG1, CAN_800_KBIT_SEG2);		//  
 800147e:	2302      	movs	r3, #2
 8001480:	9300      	str	r3, [sp, #0]
 8001482:	230d      	movs	r3, #13
 8001484:	2203      	movs	r2, #3
 8001486:	2105      	movs	r1, #5
 8001488:	4833      	ldr	r0, [pc, #204]	; (8001558 <parse_UART_message+0x348>)
 800148a:	f001 f868 	bl	800255e <CAN_baudrate_change>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, TX_PRIORITY_3);			//    
 800148e:	2103      	movs	r1, #3
 8001490:	200d      	movs	r0, #13
 8001492:	f000 f991 	bl	80017b8 <put_single_char_to_UART>
}
 8001496:	e17d      	b.n	8001794 <parse_UART_message+0x584>
	else if (!strcmp(UART_buffer_to_parse, "S8"))									//   CAN 1m
 8001498:	493a      	ldr	r1, [pc, #232]	; (8001584 <parse_UART_message+0x374>)
 800149a:	6878      	ldr	r0, [r7, #4]
 800149c:	f7fe febc 	bl	8000218 <strcmp>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d10c      	bne.n	80014c0 <parse_UART_message+0x2b0>
		CAN_baudrate_change(&hfdcan1, CAN_1000_KBIT_PRESCALER, CAN_1000_KBIT_SJW, CAN_1000_KBIT_SEG1, CAN_1000_KBIT_SEG2);	//  
 80014a6:	2302      	movs	r3, #2
 80014a8:	9300      	str	r3, [sp, #0]
 80014aa:	230d      	movs	r3, #13
 80014ac:	2203      	movs	r2, #3
 80014ae:	2104      	movs	r1, #4
 80014b0:	4829      	ldr	r0, [pc, #164]	; (8001558 <parse_UART_message+0x348>)
 80014b2:	f001 f854 	bl	800255e <CAN_baudrate_change>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, TX_PRIORITY_3);			//    
 80014b6:	2103      	movs	r1, #3
 80014b8:	200d      	movs	r0, #13
 80014ba:	f000 f97d 	bl	80017b8 <put_single_char_to_UART>
}
 80014be:	e169      	b.n	8001794 <parse_UART_message+0x584>
	else if (!strcmp(UART_buffer_to_parse, "Z1"))									//  timestamp   
 80014c0:	4931      	ldr	r1, [pc, #196]	; (8001588 <parse_UART_message+0x378>)
 80014c2:	6878      	ldr	r0, [r7, #4]
 80014c4:	f7fe fea8 	bl	8000218 <strcmp>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d107      	bne.n	80014de <parse_UART_message+0x2ce>
		timestamp_enabled = TRUE;													//  timestamp
 80014ce:	4b2f      	ldr	r3, [pc, #188]	; (800158c <parse_UART_message+0x37c>)
 80014d0:	2201      	movs	r2, #1
 80014d2:	701a      	strb	r2, [r3, #0]
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, TX_PRIORITY_3);			//    
 80014d4:	2103      	movs	r1, #3
 80014d6:	200d      	movs	r0, #13
 80014d8:	f000 f96e 	bl	80017b8 <put_single_char_to_UART>
}
 80014dc:	e15a      	b.n	8001794 <parse_UART_message+0x584>
	else if (!strcmp(UART_buffer_to_parse, "Z0"))									//  timestamp   
 80014de:	492c      	ldr	r1, [pc, #176]	; (8001590 <parse_UART_message+0x380>)
 80014e0:	6878      	ldr	r0, [r7, #4]
 80014e2:	f7fe fe99 	bl	8000218 <strcmp>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d153      	bne.n	8001594 <parse_UART_message+0x384>
		timestamp_enabled = FALSE;													//  timestamp
 80014ec:	4b27      	ldr	r3, [pc, #156]	; (800158c <parse_UART_message+0x37c>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	701a      	strb	r2, [r3, #0]
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, TX_PRIORITY_3);			//    
 80014f2:	2103      	movs	r1, #3
 80014f4:	200d      	movs	r0, #13
 80014f6:	f000 f95f 	bl	80017b8 <put_single_char_to_UART>
}
 80014fa:	e14b      	b.n	8001794 <parse_UART_message+0x584>
 80014fc:	0800700c 	.word	0x0800700c
 8001500:	08007010 	.word	0x08007010
 8001504:	08007014 	.word	0x08007014
 8001508:	08007018 	.word	0x08007018
 800150c:	08007034 	.word	0x08007034
 8001510:	08007058 	.word	0x08007058
 8001514:	08007088 	.word	0x08007088
 8001518:	080070b0 	.word	0x080070b0
 800151c:	080070c8 	.word	0x080070c8
 8001520:	080070e0 	.word	0x080070e0
 8001524:	08007100 	.word	0x08007100
 8001528:	08007120 	.word	0x08007120
 800152c:	08007140 	.word	0x08007140
 8001530:	08007174 	.word	0x08007174
 8001534:	080071a8 	.word	0x080071a8
 8001538:	080071c4 	.word	0x080071c4
 800153c:	080071dc 	.word	0x080071dc
 8001540:	080071f8 	.word	0x080071f8
 8001544:	08007210 	.word	0x08007210
 8001548:	08007228 	.word	0x08007228
 800154c:	0800723c 	.word	0x0800723c
 8001550:	08007248 	.word	0x08007248
 8001554:	0800726c 	.word	0x0800726c
 8001558:	20000ed4 	.word	0x20000ed4
 800155c:	08007270 	.word	0x08007270
 8001560:	08007274 	.word	0x08007274
 8001564:	08007278 	.word	0x08007278
 8001568:	0800727c 	.word	0x0800727c
 800156c:	08007280 	.word	0x08007280
 8001570:	08007284 	.word	0x08007284
 8001574:	08007288 	.word	0x08007288
 8001578:	0800728c 	.word	0x0800728c
 800157c:	08007290 	.word	0x08007290
 8001580:	08007294 	.word	0x08007294
 8001584:	08007298 	.word	0x08007298
 8001588:	0800729c 	.word	0x0800729c
 800158c:	20000ecd 	.word	0x20000ecd
 8001590:	080072a0 	.word	0x080072a0
	else if (!strcmp(UART_buffer_to_parse, "F"))									//     CAN
 8001594:	4981      	ldr	r1, [pc, #516]	; (800179c <parse_UART_message+0x58c>)
 8001596:	6878      	ldr	r0, [r7, #4]
 8001598:	f7fe fe3e 	bl	8000218 <strcmp>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d135      	bne.n	800160e <parse_UART_message+0x3fe>
		init_char_array_by_zero(sizeof(error_code_tmp), error_code_tmp);			//   
 80015a2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80015a6:	4619      	mov	r1, r3
 80015a8:	2003      	movs	r0, #3
 80015aa:	f000 ff7a 	bl	80024a2 <init_char_array_by_zero>
		HAL_FDCAN_GetProtocolStatus(&hfdcan1, &protocol_status);					//   CAN
 80015ae:	f107 0308 	add.w	r3, r7, #8
 80015b2:	4619      	mov	r1, r3
 80015b4:	487a      	ldr	r0, [pc, #488]	; (80017a0 <parse_UART_message+0x590>)
 80015b6:	f001 ffc1 	bl	800353c <HAL_FDCAN_GetProtocolStatus>
		error_code_tmp[0] = status_flag_byte_1(protocol_status);					//     CAN
 80015ba:	466d      	mov	r5, sp
 80015bc:	f107 0418 	add.w	r4, r7, #24
 80015c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015c4:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80015c8:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80015cc:	f107 0308 	add.w	r3, r7, #8
 80015d0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80015d2:	f001 f951 	bl	8002878 <status_flag_byte_1>
 80015d6:	4603      	mov	r3, r0
 80015d8:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
		error_code_tmp[1] = status_flag_byte_0(protocol_status);					//     CAN
 80015dc:	466d      	mov	r5, sp
 80015de:	f107 0418 	add.w	r4, r7, #24
 80015e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015e6:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80015ea:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80015ee:	f107 0308 	add.w	r3, r7, #8
 80015f2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80015f4:	f001 f91e 	bl	8002834 <status_flag_byte_0>
 80015f8:	4603      	mov	r3, r0
 80015fa:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
		put_string_to_UART(sizeof(error_code_tmp), error_code_tmp, TX_PRIORITY_3);	//     UART
 80015fe:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001602:	2203      	movs	r2, #3
 8001604:	4619      	mov	r1, r3
 8001606:	2003      	movs	r0, #3
 8001608:	f000 f8eb 	bl	80017e2 <put_string_to_UART>
}
 800160c:	e0c2      	b.n	8001794 <parse_UART_message+0x584>
	else if (!strcmp(UART_buffer_to_parse, "V"))									//   USB-CAN 
 800160e:	4965      	ldr	r1, [pc, #404]	; (80017a4 <parse_UART_message+0x594>)
 8001610:	6878      	ldr	r0, [r7, #4]
 8001612:	f7fe fe01 	bl	8000218 <strcmp>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d105      	bne.n	8001628 <parse_UART_message+0x418>
		put_string_to_UART(sizeof(MESSAGE_FIRMWARE_VERSION), MESSAGE_FIRMWARE_VERSION, TX_PRIORITY_3);	//   
 800161c:	2203      	movs	r2, #3
 800161e:	4962      	ldr	r1, [pc, #392]	; (80017a8 <parse_UART_message+0x598>)
 8001620:	2006      	movs	r0, #6
 8001622:	f000 f8de 	bl	80017e2 <put_string_to_UART>
}
 8001626:	e0b5      	b.n	8001794 <parse_UART_message+0x584>
	else if (!strcmp(UART_buffer_to_parse, "N"))									//    USB-CAN 
 8001628:	4960      	ldr	r1, [pc, #384]	; (80017ac <parse_UART_message+0x59c>)
 800162a:	6878      	ldr	r0, [r7, #4]
 800162c:	f7fe fdf4 	bl	8000218 <strcmp>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d105      	bne.n	8001642 <parse_UART_message+0x432>
		put_string_to_UART(sizeof(MESSAGE_SERIAL_NUMBER), MESSAGE_SERIAL_NUMBER, TX_PRIORITY_3);	//   
 8001636:	2203      	movs	r2, #3
 8001638:	495d      	ldr	r1, [pc, #372]	; (80017b0 <parse_UART_message+0x5a0>)
 800163a:	200a      	movs	r0, #10
 800163c:	f000 f8d1 	bl	80017e2 <put_string_to_UART>
}
 8001640:	e0a8      	b.n	8001794 <parse_UART_message+0x584>
	else if (!strcmp(UART_buffer_to_parse, "RST"))									//  
 8001642:	495c      	ldr	r1, [pc, #368]	; (80017b4 <parse_UART_message+0x5a4>)
 8001644:	6878      	ldr	r0, [r7, #4]
 8001646:	f7fe fde7 	bl	8000218 <strcmp>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d102      	bne.n	8001656 <parse_UART_message+0x446>
		HAL_NVIC_SystemReset();														//  HAL- 
 8001650:	f001 fb0b 	bl	8002c6a <HAL_NVIC_SystemReset>
}
 8001654:	e09e      	b.n	8001794 <parse_UART_message+0x584>
	else if (UART_buffer_to_parse[0] == 't')										//   CAN- (11 )
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	2b74      	cmp	r3, #116	; 0x74
 800165c:	d115      	bne.n	800168a <parse_UART_message+0x47a>
		send_CAN_frame(UART_buffer_to_parse, set_can_frame_parameters(FDCAN_STANDARD_ID, FDCAN_DATA_FRAME));	//  
 800165e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001662:	2200      	movs	r2, #0
 8001664:	2100      	movs	r1, #0
 8001666:	4618      	mov	r0, r3
 8001668:	f000 fc90 	bl	8001f8c <set_can_frame_parameters>
 800166c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001670:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001672:	6878      	ldr	r0, [r7, #4]
 8001674:	f000 fccb 	bl	800200e <send_CAN_frame>
		put_single_char_to_UART('z', TX_PRIORITY_3);								//     
 8001678:	2103      	movs	r1, #3
 800167a:	207a      	movs	r0, #122	; 0x7a
 800167c:	f000 f89c 	bl	80017b8 <put_single_char_to_UART>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, TX_PRIORITY_3);			//    
 8001680:	2103      	movs	r1, #3
 8001682:	200d      	movs	r0, #13
 8001684:	f000 f898 	bl	80017b8 <put_single_char_to_UART>
}
 8001688:	e084      	b.n	8001794 <parse_UART_message+0x584>
	else if (UART_buffer_to_parse[0] == 'r')										//   remote request (11 )   CAN
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	781b      	ldrb	r3, [r3, #0]
 800168e:	2b72      	cmp	r3, #114	; 0x72
 8001690:	d116      	bne.n	80016c0 <parse_UART_message+0x4b0>
		send_CAN_frame(UART_buffer_to_parse, set_can_frame_parameters(FDCAN_STANDARD_ID, FDCAN_REMOTE_FRAME));	//  remote frame
 8001692:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001696:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800169a:	2100      	movs	r1, #0
 800169c:	4618      	mov	r0, r3
 800169e:	f000 fc75 	bl	8001f8c <set_can_frame_parameters>
 80016a2:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80016a6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016a8:	6878      	ldr	r0, [r7, #4]
 80016aa:	f000 fcb0 	bl	800200e <send_CAN_frame>
		put_single_char_to_UART('z', TX_PRIORITY_3);								//     
 80016ae:	2103      	movs	r1, #3
 80016b0:	207a      	movs	r0, #122	; 0x7a
 80016b2:	f000 f881 	bl	80017b8 <put_single_char_to_UART>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, TX_PRIORITY_3);			//    
 80016b6:	2103      	movs	r1, #3
 80016b8:	200d      	movs	r0, #13
 80016ba:	f000 f87d 	bl	80017b8 <put_single_char_to_UART>
}
 80016be:	e069      	b.n	8001794 <parse_UART_message+0x584>
	else if (UART_buffer_to_parse[0] == 'T')										//   CAN-
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	2b54      	cmp	r3, #84	; 0x54
 80016c6:	d116      	bne.n	80016f6 <parse_UART_message+0x4e6>
		send_CAN_frame(UART_buffer_to_parse, set_can_frame_parameters(FDCAN_EXTENDED_ID, FDCAN_DATA_FRAME));	//  
 80016c8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80016cc:	2200      	movs	r2, #0
 80016ce:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80016d2:	4618      	mov	r0, r3
 80016d4:	f000 fc5a 	bl	8001f8c <set_can_frame_parameters>
 80016d8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80016dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016de:	6878      	ldr	r0, [r7, #4]
 80016e0:	f000 fc95 	bl	800200e <send_CAN_frame>
		put_single_char_to_UART('Z', TX_PRIORITY_3);								//     
 80016e4:	2103      	movs	r1, #3
 80016e6:	205a      	movs	r0, #90	; 0x5a
 80016e8:	f000 f866 	bl	80017b8 <put_single_char_to_UART>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, TX_PRIORITY_3);			//    
 80016ec:	2103      	movs	r1, #3
 80016ee:	200d      	movs	r0, #13
 80016f0:	f000 f862 	bl	80017b8 <put_single_char_to_UART>
}
 80016f4:	e04e      	b.n	8001794 <parse_UART_message+0x584>
	else if (UART_buffer_to_parse[0] == 'R')										//   remote request (29 )   CAN
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	781b      	ldrb	r3, [r3, #0]
 80016fa:	2b52      	cmp	r3, #82	; 0x52
 80016fc:	d117      	bne.n	800172e <parse_UART_message+0x51e>
		send_CAN_frame(UART_buffer_to_parse, set_can_frame_parameters(FDCAN_EXTENDED_ID, FDCAN_REMOTE_FRAME));	//  remote frame
 80016fe:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001702:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001706:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800170a:	4618      	mov	r0, r3
 800170c:	f000 fc3e 	bl	8001f8c <set_can_frame_parameters>
 8001710:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001714:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001716:	6878      	ldr	r0, [r7, #4]
 8001718:	f000 fc79 	bl	800200e <send_CAN_frame>
		put_single_char_to_UART('Z', TX_PRIORITY_3);								//     
 800171c:	2103      	movs	r1, #3
 800171e:	205a      	movs	r0, #90	; 0x5a
 8001720:	f000 f84a 	bl	80017b8 <put_single_char_to_UART>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, TX_PRIORITY_3);			//    
 8001724:	2103      	movs	r1, #3
 8001726:	200d      	movs	r0, #13
 8001728:	f000 f846 	bl	80017b8 <put_single_char_to_UART>
}
 800172c:	e032      	b.n	8001794 <parse_UART_message+0x584>
	else if (UART_buffer_to_parse[0] == 's')										//    CAN
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	2b73      	cmp	r3, #115	; 0x73
 8001734:	d103      	bne.n	800173e <parse_UART_message+0x52e>
		set_non_standard_CAN_bitrate(UART_buffer_to_parse);							//  
 8001736:	6878      	ldr	r0, [r7, #4]
 8001738:	f000 fbb8 	bl	8001eac <set_non_standard_CAN_bitrate>
}
 800173c:	e02a      	b.n	8001794 <parse_UART_message+0x584>
	else if (UART_buffer_to_parse[0] == 'm')										//  acceptance mask
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	2b6d      	cmp	r3, #109	; 0x6d
 8001744:	d111      	bne.n	800176a <parse_UART_message+0x55a>
		update_CAN_acceptance_mask(count_string_lenght(&UART_buffer_to_parse[1]), &UART_buffer_to_parse[1]);	//  acceptance mask
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	3301      	adds	r3, #1
 800174a:	4618      	mov	r0, r3
 800174c:	f000 ffc6 	bl	80026dc <count_string_lenght>
 8001750:	4603      	mov	r3, r0
 8001752:	461a      	mov	r2, r3
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	3301      	adds	r3, #1
 8001758:	4619      	mov	r1, r3
 800175a:	4610      	mov	r0, r2
 800175c:	f001 f802 	bl	8002764 <update_CAN_acceptance_mask>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, TX_PRIORITY_3);			//    
 8001760:	2103      	movs	r1, #3
 8001762:	200d      	movs	r0, #13
 8001764:	f000 f828 	bl	80017b8 <put_single_char_to_UART>
}
 8001768:	e014      	b.n	8001794 <parse_UART_message+0x584>
	else if (UART_buffer_to_parse[0] == 'M')										//  acceptance code
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	2b4d      	cmp	r3, #77	; 0x4d
 8001770:	d110      	bne.n	8001794 <parse_UART_message+0x584>
		update_CAN_acceptance_code(count_string_lenght(&UART_buffer_to_parse[1]), &UART_buffer_to_parse[1]);	//  acceptance code
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	3301      	adds	r3, #1
 8001776:	4618      	mov	r0, r3
 8001778:	f000 ffb0 	bl	80026dc <count_string_lenght>
 800177c:	4603      	mov	r3, r0
 800177e:	461a      	mov	r2, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	3301      	adds	r3, #1
 8001784:	4619      	mov	r1, r3
 8001786:	4610      	mov	r0, r2
 8001788:	f001 f820 	bl	80027cc <update_CAN_acceptance_code>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, TX_PRIORITY_3);			//    
 800178c:	2103      	movs	r1, #3
 800178e:	200d      	movs	r0, #13
 8001790:	f000 f812 	bl	80017b8 <put_single_char_to_UART>
}
 8001794:	bf00      	nop
 8001796:	3768      	adds	r7, #104	; 0x68
 8001798:	46bd      	mov	sp, r7
 800179a:	bdb0      	pop	{r4, r5, r7, pc}
 800179c:	080072a4 	.word	0x080072a4
 80017a0:	20000ed4 	.word	0x20000ed4
 80017a4:	080072a8 	.word	0x080072a8
 80017a8:	080072ac 	.word	0x080072ac
 80017ac:	080072b4 	.word	0x080072b4
 80017b0:	080072b8 	.word	0x080072b8
 80017b4:	080072c4 	.word	0x080072c4

080017b8 <put_single_char_to_UART>:

/*
 *         UART
 */
void put_single_char_to_UART(uint8_t char_code_to_send, uint8_t message_priority)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b084      	sub	sp, #16
 80017bc:	af00      	add	r7, sp, #0
 80017be:	4603      	mov	r3, r0
 80017c0:	460a      	mov	r2, r1
 80017c2:	71fb      	strb	r3, [r7, #7]
 80017c4:	4613      	mov	r3, r2
 80017c6:	71bb      	strb	r3, [r7, #6]
	uint8_t tmp_arr_1[1];
	tmp_arr_1[0] = char_code_to_send;
 80017c8:	79fb      	ldrb	r3, [r7, #7]
 80017ca:	733b      	strb	r3, [r7, #12]
	add_message_to_UART_TX_queue(tmp_arr_1, sizeof(tmp_arr_1), message_priority);
 80017cc:	79ba      	ldrb	r2, [r7, #6]
 80017ce:	f107 030c 	add.w	r3, r7, #12
 80017d2:	2101      	movs	r1, #1
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7fe fee9 	bl	80005ac <add_message_to_UART_TX_queue>
}
 80017da:	bf00      	nop
 80017dc:	3710      	adds	r7, #16
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}

080017e2 <put_string_to_UART>:


void put_string_to_UART(uint16_t size_of_string, char* string_to_send, uint8_t message_priority)
{
 80017e2:	b5b0      	push	{r4, r5, r7, lr}
 80017e4:	b086      	sub	sp, #24
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	4603      	mov	r3, r0
 80017ea:	6039      	str	r1, [r7, #0]
 80017ec:	80fb      	strh	r3, [r7, #6]
 80017ee:	4613      	mov	r3, r2
 80017f0:	717b      	strb	r3, [r7, #5]
 80017f2:	466b      	mov	r3, sp
 80017f4:	461d      	mov	r5, r3
	uint8_t tmp_arr_1[size_of_string];
 80017f6:	88fc      	ldrh	r4, [r7, #6]
 80017f8:	4623      	mov	r3, r4
 80017fa:	3b01      	subs	r3, #1
 80017fc:	613b      	str	r3, [r7, #16]
 80017fe:	b2a0      	uxth	r0, r4
 8001800:	f04f 0100 	mov.w	r1, #0
 8001804:	f04f 0200 	mov.w	r2, #0
 8001808:	f04f 0300 	mov.w	r3, #0
 800180c:	00cb      	lsls	r3, r1, #3
 800180e:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001812:	00c2      	lsls	r2, r0, #3
 8001814:	b2a0      	uxth	r0, r4
 8001816:	f04f 0100 	mov.w	r1, #0
 800181a:	f04f 0200 	mov.w	r2, #0
 800181e:	f04f 0300 	mov.w	r3, #0
 8001822:	00cb      	lsls	r3, r1, #3
 8001824:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001828:	00c2      	lsls	r2, r0, #3
 800182a:	4623      	mov	r3, r4
 800182c:	3307      	adds	r3, #7
 800182e:	08db      	lsrs	r3, r3, #3
 8001830:	00db      	lsls	r3, r3, #3
 8001832:	ebad 0d03 	sub.w	sp, sp, r3
 8001836:	466b      	mov	r3, sp
 8001838:	3300      	adds	r3, #0
 800183a:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < sizeof(tmp_arr_1); i++)
 800183c:	2300      	movs	r3, #0
 800183e:	617b      	str	r3, [r7, #20]
 8001840:	e00b      	b.n	800185a <put_string_to_UART+0x78>
	{
		tmp_arr_1[i] = string_to_send[i];
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	683a      	ldr	r2, [r7, #0]
 8001846:	4413      	add	r3, r2
 8001848:	7819      	ldrb	r1, [r3, #0]
 800184a:	68fa      	ldr	r2, [r7, #12]
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	4413      	add	r3, r2
 8001850:	460a      	mov	r2, r1
 8001852:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < sizeof(tmp_arr_1); i++)
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	3301      	adds	r3, #1
 8001858:	617b      	str	r3, [r7, #20]
 800185a:	4622      	mov	r2, r4
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	429a      	cmp	r2, r3
 8001860:	d8ef      	bhi.n	8001842 <put_string_to_UART+0x60>
	}
	tmp_arr_1[sizeof(tmp_arr_1) - 1] = CARRIAGE_RETURN_CHAR;
 8001862:	4623      	mov	r3, r4
 8001864:	3b01      	subs	r3, #1
 8001866:	68fa      	ldr	r2, [r7, #12]
 8001868:	210d      	movs	r1, #13
 800186a:	54d1      	strb	r1, [r2, r3]
	add_message_to_UART_TX_queue(tmp_arr_1, sizeof(tmp_arr_1), message_priority);
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	b2e1      	uxtb	r1, r4
 8001870:	797a      	ldrb	r2, [r7, #5]
 8001872:	4618      	mov	r0, r3
 8001874:	f7fe fe9a 	bl	80005ac <add_message_to_UART_TX_queue>
 8001878:	46ad      	mov	sp, r5
}
 800187a:	bf00      	nop
 800187c:	3718      	adds	r7, #24
 800187e:	46bd      	mov	sp, r7
 8001880:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001884 <send_message_to_UART>:

void send_message_to_UART(uint16_t message_size, uint8_t* message_to_send)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b084      	sub	sp, #16
 8001888:	af00      	add	r7, sp, #0
 800188a:	4603      	mov	r3, r0
 800188c:	6039      	str	r1, [r7, #0]
 800188e:	80fb      	strh	r3, [r7, #6]
	for (int ii = 0; ii < message_size; ii++)
 8001890:	2300      	movs	r3, #0
 8001892:	60fb      	str	r3, [r7, #12]
 8001894:	e00a      	b.n	80018ac <send_message_to_UART+0x28>
	{
		HAL_UART_Transmit(&huart2, &message_to_send[ii], UART_TX_MESSAGE_SIZE, UART_TIMEOUT);
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	683a      	ldr	r2, [r7, #0]
 800189a:	18d1      	adds	r1, r2, r3
 800189c:	2364      	movs	r3, #100	; 0x64
 800189e:	2201      	movs	r2, #1
 80018a0:	4807      	ldr	r0, [pc, #28]	; (80018c0 <send_message_to_UART+0x3c>)
 80018a2:	f004 f921 	bl	8005ae8 <HAL_UART_Transmit>
	for (int ii = 0; ii < message_size; ii++)
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	3301      	adds	r3, #1
 80018aa:	60fb      	str	r3, [r7, #12]
 80018ac:	88fb      	ldrh	r3, [r7, #6]
 80018ae:	68fa      	ldr	r2, [r7, #12]
 80018b0:	429a      	cmp	r2, r3
 80018b2:	dbf0      	blt.n	8001896 <send_message_to_UART+0x12>
	}
}
 80018b4:	bf00      	nop
 80018b6:	bf00      	nop
 80018b8:	3710      	adds	r7, #16
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	200010f0 	.word	0x200010f0

080018c4 <CAN_IT_handler>:

void CAN_IT_handler(void)
{
 80018c4:	b590      	push	{r4, r7, lr}
 80018c6:	b083      	sub	sp, #12
 80018c8:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef rx_flag = HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &CAN_RX_queue_buffer[CAN_RX_put_index].CAN_RX_header_buffer, \
 80018ca:	4b20      	ldr	r3, [pc, #128]	; (800194c <CAN_IT_handler+0x88>)
 80018cc:	781b      	ldrb	r3, [r3, #0]
 80018ce:	019b      	lsls	r3, r3, #6
 80018d0:	4a1f      	ldr	r2, [pc, #124]	; (8001950 <CAN_IT_handler+0x8c>)
 80018d2:	441a      	add	r2, r3
							CAN_RX_queue_buffer[CAN_RX_put_index].CAN_RX_data_buffer);
 80018d4:	4b1d      	ldr	r3, [pc, #116]	; (800194c <CAN_IT_handler+0x88>)
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	019b      	lsls	r3, r3, #6
 80018da:	3328      	adds	r3, #40	; 0x28
 80018dc:	491c      	ldr	r1, [pc, #112]	; (8001950 <CAN_IT_handler+0x8c>)
 80018de:	440b      	add	r3, r1
	HAL_StatusTypeDef rx_flag = HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &CAN_RX_queue_buffer[CAN_RX_put_index].CAN_RX_header_buffer, \
 80018e0:	2140      	movs	r1, #64	; 0x40
 80018e2:	481c      	ldr	r0, [pc, #112]	; (8001954 <CAN_IT_handler+0x90>)
 80018e4:	f001 fd50 	bl	8003388 <HAL_FDCAN_GetRxMessage>
 80018e8:	4603      	mov	r3, r0
 80018ea:	71fb      	strb	r3, [r7, #7]

	if (CAN_RX_success_flag == 0)
 80018ec:	4b1a      	ldr	r3, [pc, #104]	; (8001958 <CAN_IT_handler+0x94>)
 80018ee:	781b      	ldrb	r3, [r3, #0]
 80018f0:	f083 0301 	eor.w	r3, r3, #1
 80018f4:	b2db      	uxtb	r3, r3
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d005      	beq.n	8001906 <CAN_IT_handler+0x42>
	{
		if (rx_flag == HAL_OK)
 80018fa:	79fb      	ldrb	r3, [r7, #7]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d102      	bne.n	8001906 <CAN_IT_handler+0x42>
		{
			CAN_RX_success_flag = 1;
 8001900:	4b15      	ldr	r3, [pc, #84]	; (8001958 <CAN_IT_handler+0x94>)
 8001902:	2201      	movs	r2, #1
 8001904:	701a      	strb	r2, [r3, #0]
		}
	}

	if (timestamp_enabled)
 8001906:	4b15      	ldr	r3, [pc, #84]	; (800195c <CAN_IT_handler+0x98>)
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d00d      	beq.n	800192a <CAN_IT_handler+0x66>
	{
		CAN_RX_queue_buffer[CAN_RX_put_index].CAN_RX_timestamp_buffer = HAL_FDCAN_GetTimestampCounter(&hfdcan1);
 800190e:	4b0f      	ldr	r3, [pc, #60]	; (800194c <CAN_IT_handler+0x88>)
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	461c      	mov	r4, r3
 8001914:	480f      	ldr	r0, [pc, #60]	; (8001954 <CAN_IT_handler+0x90>)
 8001916:	f001 fc4c 	bl	80031b2 <HAL_FDCAN_GetTimestampCounter>
 800191a:	4603      	mov	r3, r0
 800191c:	4619      	mov	r1, r3
 800191e:	4a0c      	ldr	r2, [pc, #48]	; (8001950 <CAN_IT_handler+0x8c>)
 8001920:	01a3      	lsls	r3, r4, #6
 8001922:	4413      	add	r3, r2
 8001924:	333c      	adds	r3, #60	; 0x3c
 8001926:	460a      	mov	r2, r1
 8001928:	801a      	strh	r2, [r3, #0]
	}

	CAN_RX_put_index++;
 800192a:	4b08      	ldr	r3, [pc, #32]	; (800194c <CAN_IT_handler+0x88>)
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	3301      	adds	r3, #1
 8001930:	b2da      	uxtb	r2, r3
 8001932:	4b06      	ldr	r3, [pc, #24]	; (800194c <CAN_IT_handler+0x88>)
 8001934:	701a      	strb	r2, [r3, #0]

	if (CAN_RX_put_index >= CAN_RX_QUEUE_BUFFER_SIZE)
 8001936:	4b05      	ldr	r3, [pc, #20]	; (800194c <CAN_IT_handler+0x88>)
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	2b03      	cmp	r3, #3
 800193c:	d902      	bls.n	8001944 <CAN_IT_handler+0x80>
	{
		CAN_RX_put_index = 0;
 800193e:	4b03      	ldr	r3, [pc, #12]	; (800194c <CAN_IT_handler+0x88>)
 8001940:	2200      	movs	r2, #0
 8001942:	701a      	strb	r2, [r3, #0]
	}
}
 8001944:	bf00      	nop
 8001946:	370c      	adds	r7, #12
 8001948:	46bd      	mov	sp, r7
 800194a:	bd90      	pop	{r4, r7, pc}
 800194c:	2000076c 	.word	0x2000076c
 8001950:	20000fa0 	.word	0x20000fa0
 8001954:	20000ed4 	.word	0x20000ed4
 8001958:	20000ecf 	.word	0x20000ecf
 800195c:	20000ecd 	.word	0x20000ecd

08001960 <CAN_RX_queue_polling>:

void CAN_RX_queue_polling(void)
{
 8001960:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001962:	b08d      	sub	sp, #52	; 0x34
 8001964:	af0c      	add	r7, sp, #48	; 0x30
	if (CAN_RX_get_index != CAN_RX_put_index)
 8001966:	4b15      	ldr	r3, [pc, #84]	; (80019bc <CAN_RX_queue_polling+0x5c>)
 8001968:	781a      	ldrb	r2, [r3, #0]
 800196a:	4b15      	ldr	r3, [pc, #84]	; (80019c0 <CAN_RX_queue_polling+0x60>)
 800196c:	781b      	ldrb	r3, [r3, #0]
 800196e:	429a      	cmp	r2, r3
 8001970:	d019      	beq.n	80019a6 <CAN_RX_queue_polling+0x46>
	{
		parse_CAN_message(CAN_RX_queue_buffer[CAN_RX_get_index]);
 8001972:	4b12      	ldr	r3, [pc, #72]	; (80019bc <CAN_RX_queue_polling+0x5c>)
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	4a13      	ldr	r2, [pc, #76]	; (80019c4 <CAN_RX_queue_polling+0x64>)
 8001978:	019b      	lsls	r3, r3, #6
 800197a:	18d6      	adds	r6, r2, r3
 800197c:	466d      	mov	r5, sp
 800197e:	f106 0410 	add.w	r4, r6, #16
 8001982:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001984:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001986:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001988:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800198a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800198e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001992:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001996:	f000 f817 	bl	80019c8 <parse_CAN_message>
		CAN_RX_get_index++;
 800199a:	4b08      	ldr	r3, [pc, #32]	; (80019bc <CAN_RX_queue_polling+0x5c>)
 800199c:	781b      	ldrb	r3, [r3, #0]
 800199e:	3301      	adds	r3, #1
 80019a0:	b2da      	uxtb	r2, r3
 80019a2:	4b06      	ldr	r3, [pc, #24]	; (80019bc <CAN_RX_queue_polling+0x5c>)
 80019a4:	701a      	strb	r2, [r3, #0]
	}
	if (CAN_RX_get_index >= CAN_RX_QUEUE_BUFFER_SIZE)
 80019a6:	4b05      	ldr	r3, [pc, #20]	; (80019bc <CAN_RX_queue_polling+0x5c>)
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	2b03      	cmp	r3, #3
 80019ac:	d902      	bls.n	80019b4 <CAN_RX_queue_polling+0x54>
	{
		CAN_RX_get_index = 0;
 80019ae:	4b03      	ldr	r3, [pc, #12]	; (80019bc <CAN_RX_queue_polling+0x5c>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	701a      	strb	r2, [r3, #0]
	}
}
 80019b4:	bf00      	nop
 80019b6:	3704      	adds	r7, #4
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019bc:	2000099c 	.word	0x2000099c
 80019c0:	2000076c 	.word	0x2000076c
 80019c4:	20000fa0 	.word	0x20000fa0

080019c8 <parse_CAN_message>:

/*
 *  CAN-
 */
void parse_CAN_message(CAN_RX_DataBuffer_StructTypeDef CAN_message_struct_to_parse)
{
 80019c8:	b084      	sub	sp, #16
 80019ca:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80019ce:	b091      	sub	sp, #68	; 0x44
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	f107 0460 	add.w	r4, r7, #96	; 0x60
 80019d6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80019da:	466b      	mov	r3, sp
 80019dc:	4698      	mov	r8, r3
	uint8_t id_lenght;																		//  CAN ID
	char message_type_char;																	//    (  )
	char message_end_char = CARRIAGE_RETURN_CHAR;											//   
 80019de:	230d      	movs	r3, #13
 80019e0:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t data_lenght;																	//    
	if (CAN_message_struct_to_parse.CAN_RX_header_buffer.IdType == FDCAN_STANDARD_ID)		//   CAN ID
 80019e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d106      	bne.n	80019f8 <parse_CAN_message+0x30>
	{
		id_lenght = STANDARD_CAN_ID_LENGHT;													//    CAN ID
 80019ea:	2303      	movs	r3, #3
 80019ec:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
		message_type_char = 't';															//    
 80019f0:	2374      	movs	r3, #116	; 0x74
 80019f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80019f6:	e005      	b.n	8001a04 <parse_CAN_message+0x3c>
	}
	else
	{
		id_lenght = EXTENDED_CAN_ID_LENGHT;													//     CAN ID
 80019f8:	2308      	movs	r3, #8
 80019fa:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
		message_type_char = 'T';															//    
 80019fe:	2354      	movs	r3, #84	; 0x54
 8001a00:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	}
	data_lenght = CAN_message_data_lenght_define(CAN_message_struct_to_parse.CAN_RX_header_buffer.DataLength)*2;									//   
 8001a04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001a06:	4618      	mov	r0, r3
 8001a08:	f000 fbfc 	bl	8002204 <CAN_message_data_lenght_define>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	b2db      	uxtb	r3, r3
 8001a10:	005b      	lsls	r3, r3, #1
 8001a12:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	uint8_t id_array[id_lenght];																													// ,  ID 
 8001a16:	f897 502a 	ldrb.w	r5, [r7, #42]	; 0x2a
 8001a1a:	462b      	mov	r3, r5
 8001a1c:	3b01      	subs	r3, #1
 8001a1e:	627b      	str	r3, [r7, #36]	; 0x24
 8001a20:	b2e8      	uxtb	r0, r5
 8001a22:	f04f 0100 	mov.w	r1, #0
 8001a26:	f04f 0200 	mov.w	r2, #0
 8001a2a:	f04f 0300 	mov.w	r3, #0
 8001a2e:	00cb      	lsls	r3, r1, #3
 8001a30:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001a34:	00c2      	lsls	r2, r0, #3
 8001a36:	b2e8      	uxtb	r0, r5
 8001a38:	f04f 0100 	mov.w	r1, #0
 8001a3c:	f04f 0200 	mov.w	r2, #0
 8001a40:	f04f 0300 	mov.w	r3, #0
 8001a44:	00cb      	lsls	r3, r1, #3
 8001a46:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001a4a:	00c2      	lsls	r2, r0, #3
 8001a4c:	462b      	mov	r3, r5
 8001a4e:	3307      	adds	r3, #7
 8001a50:	08db      	lsrs	r3, r3, #3
 8001a52:	00db      	lsls	r3, r3, #3
 8001a54:	ebad 0d03 	sub.w	sp, sp, r3
 8001a58:	466b      	mov	r3, sp
 8001a5a:	3300      	adds	r3, #0
 8001a5c:	623b      	str	r3, [r7, #32]
	convert_int_value_to_ascii_hex_char_array(sizeof(id_array), id_array, CAN_message_struct_to_parse.CAN_RX_header_buffer.Identifier);				//   ID
 8001a5e:	6a3b      	ldr	r3, [r7, #32]
 8001a60:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001a62:	4619      	mov	r1, r3
 8001a64:	4628      	mov	r0, r5
 8001a66:	f000 f9f5 	bl	8001e54 <convert_int_value_to_ascii_hex_char_array>
	uint8_t data_array[data_lenght];																												//  
 8001a6a:	f897 6028 	ldrb.w	r6, [r7, #40]	; 0x28
 8001a6e:	4633      	mov	r3, r6
 8001a70:	3b01      	subs	r3, #1
 8001a72:	61fb      	str	r3, [r7, #28]
 8001a74:	b2f0      	uxtb	r0, r6
 8001a76:	f04f 0100 	mov.w	r1, #0
 8001a7a:	f04f 0200 	mov.w	r2, #0
 8001a7e:	f04f 0300 	mov.w	r3, #0
 8001a82:	00cb      	lsls	r3, r1, #3
 8001a84:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001a88:	00c2      	lsls	r2, r0, #3
 8001a8a:	b2f0      	uxtb	r0, r6
 8001a8c:	f04f 0100 	mov.w	r1, #0
 8001a90:	f04f 0200 	mov.w	r2, #0
 8001a94:	f04f 0300 	mov.w	r3, #0
 8001a98:	00cb      	lsls	r3, r1, #3
 8001a9a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001a9e:	00c2      	lsls	r2, r0, #3
 8001aa0:	4633      	mov	r3, r6
 8001aa2:	3307      	adds	r3, #7
 8001aa4:	08db      	lsrs	r3, r3, #3
 8001aa6:	00db      	lsls	r3, r3, #3
 8001aa8:	ebad 0d03 	sub.w	sp, sp, r3
 8001aac:	466b      	mov	r3, sp
 8001aae:	3300      	adds	r3, #0
 8001ab0:	61bb      	str	r3, [r7, #24]
	for (int i = 0; i < sizeof(data_array); i++)																									//    
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001ab6:	e021      	b.n	8001afc <parse_CAN_message+0x134>
	{
		if ((i % 2) == 0)																															//   i
 8001ab8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001aba:	f003 0301 	and.w	r3, r3, #1
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d119      	bne.n	8001af6 <parse_CAN_message+0x12e>
		{
			uint8_t tmp_arr_2[2];																													//     
			convert_int_value_to_ascii_hex_char_array(sizeof(tmp_arr_2), tmp_arr_2, CAN_message_struct_to_parse.CAN_RX_data_buffer[i/2]);			//   !!!
 8001ac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ac4:	0fda      	lsrs	r2, r3, #31
 8001ac6:	4413      	add	r3, r2
 8001ac8:	105b      	asrs	r3, r3, #1
 8001aca:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001ace:	4413      	add	r3, r2
 8001ad0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001ad4:	461a      	mov	r2, r3
 8001ad6:	463b      	mov	r3, r7
 8001ad8:	4619      	mov	r1, r3
 8001ada:	2002      	movs	r0, #2
 8001adc:	f000 f9ba 	bl	8001e54 <convert_int_value_to_ascii_hex_char_array>
			data_array[i] = tmp_arr_2[0];
 8001ae0:	7839      	ldrb	r1, [r7, #0]
 8001ae2:	69ba      	ldr	r2, [r7, #24]
 8001ae4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ae6:	4413      	add	r3, r2
 8001ae8:	460a      	mov	r2, r1
 8001aea:	701a      	strb	r2, [r3, #0]
			data_array[i + 1] = tmp_arr_2[1];
 8001aec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001aee:	3301      	adds	r3, #1
 8001af0:	7879      	ldrb	r1, [r7, #1]
 8001af2:	69ba      	ldr	r2, [r7, #24]
 8001af4:	54d1      	strb	r1, [r2, r3]
	for (int i = 0; i < sizeof(data_array); i++)																									//    
 8001af6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001af8:	3301      	adds	r3, #1
 8001afa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001afc:	4632      	mov	r2, r6
 8001afe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b00:	429a      	cmp	r2, r3
 8001b02:	d8d9      	bhi.n	8001ab8 <parse_CAN_message+0xf0>
		}
	}
	uint8_t timestamp_array[CAN_TIMESTAMP_SIZE];
	uint8_t timestamp_size_variable;
	if (timestamp_enabled)
 8001b04:	4b6f      	ldr	r3, [pc, #444]	; (8001cc4 <parse_CAN_message+0x2fc>)
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d00c      	beq.n	8001b26 <parse_CAN_message+0x15e>
	{
		timestamp_size_variable = CAN_TIMESTAMP_SIZE;
 8001b0c:	2304      	movs	r3, #4
 8001b0e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
		convert_int_value_to_ascii_hex_char_array(sizeof(timestamp_array), timestamp_array, CAN_message_struct_to_parse.CAN_RX_timestamp_buffer);
 8001b12:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8001b16:	461a      	mov	r2, r3
 8001b18:	f107 0308 	add.w	r3, r7, #8
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	2004      	movs	r0, #4
 8001b20:	f000 f998 	bl	8001e54 <convert_int_value_to_ascii_hex_char_array>
 8001b24:	e002      	b.n	8001b2c <parse_CAN_message+0x164>
	}
	else
	{
		timestamp_size_variable = 0;
 8001b26:	2300      	movs	r3, #0
 8001b28:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	}
	uint8_t CAN_to_UART_message_buffer[sizeof(message_type_char) + id_lenght + CAN_DATA_LENGHT_BYTE_SIZE + data_lenght + timestamp_size_variable + sizeof(message_end_char)];
 8001b2c:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 8001b30:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001b34:	441a      	add	r2, r3
 8001b36:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8001b3a:	4413      	add	r3, r2
 8001b3c:	1cdc      	adds	r4, r3, #3
 8001b3e:	466b      	mov	r3, sp
 8001b40:	4699      	mov	r9, r3
 8001b42:	4623      	mov	r3, r4
 8001b44:	3b01      	subs	r3, #1
 8001b46:	617b      	str	r3, [r7, #20]
 8001b48:	4620      	mov	r0, r4
 8001b4a:	f04f 0100 	mov.w	r1, #0
 8001b4e:	f04f 0200 	mov.w	r2, #0
 8001b52:	f04f 0300 	mov.w	r3, #0
 8001b56:	00cb      	lsls	r3, r1, #3
 8001b58:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001b5c:	00c2      	lsls	r2, r0, #3
 8001b5e:	4620      	mov	r0, r4
 8001b60:	f04f 0100 	mov.w	r1, #0
 8001b64:	f04f 0200 	mov.w	r2, #0
 8001b68:	f04f 0300 	mov.w	r3, #0
 8001b6c:	00cb      	lsls	r3, r1, #3
 8001b6e:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001b72:	00c2      	lsls	r2, r0, #3
 8001b74:	1de3      	adds	r3, r4, #7
 8001b76:	08db      	lsrs	r3, r3, #3
 8001b78:	00db      	lsls	r3, r3, #3
 8001b7a:	ebad 0d03 	sub.w	sp, sp, r3
 8001b7e:	466b      	mov	r3, sp
 8001b80:	3300      	adds	r3, #0
 8001b82:	613b      	str	r3, [r7, #16]
	uint8_t message_element_counter = 0;
 8001b84:	2300      	movs	r3, #0
 8001b86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	uint8_t cycle_start_value_tmp = 0;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	73fb      	strb	r3, [r7, #15]
	CAN_to_UART_message_buffer[0] = message_type_char;
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8001b94:	701a      	strb	r2, [r3, #0]
	message_element_counter++;
 8001b96:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001b9a:	3301      	adds	r3, #1
 8001b9c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	cycle_start_value_tmp = message_element_counter;
 8001ba0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001ba4:	73fb      	strb	r3, [r7, #15]
	for (int i = message_element_counter; i < (sizeof(id_array) + cycle_start_value_tmp); i++)
 8001ba6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001baa:	637b      	str	r3, [r7, #52]	; 0x34
 8001bac:	e011      	b.n	8001bd2 <parse_CAN_message+0x20a>
	{
		CAN_to_UART_message_buffer[i] = id_array[i - cycle_start_value_tmp];
 8001bae:	7bfb      	ldrb	r3, [r7, #15]
 8001bb0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001bb2:	1ad3      	subs	r3, r2, r3
 8001bb4:	6a3a      	ldr	r2, [r7, #32]
 8001bb6:	5cd1      	ldrb	r1, [r2, r3]
 8001bb8:	693a      	ldr	r2, [r7, #16]
 8001bba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bbc:	4413      	add	r3, r2
 8001bbe:	460a      	mov	r2, r1
 8001bc0:	701a      	strb	r2, [r3, #0]
		message_element_counter++;
 8001bc2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	for (int i = message_element_counter; i < (sizeof(id_array) + cycle_start_value_tmp); i++)
 8001bcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bce:	3301      	adds	r3, #1
 8001bd0:	637b      	str	r3, [r7, #52]	; 0x34
 8001bd2:	462a      	mov	r2, r5
 8001bd4:	7bfb      	ldrb	r3, [r7, #15]
 8001bd6:	441a      	add	r2, r3
 8001bd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bda:	429a      	cmp	r2, r3
 8001bdc:	d8e7      	bhi.n	8001bae <parse_CAN_message+0x1e6>
	}
	uint8_t data_lengt_tmp_buff = convert_data_lenght_to_DLC_code(data_lenght/2);
 8001bde:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001be2:	085b      	lsrs	r3, r3, #1
 8001be4:	b2db      	uxtb	r3, r3
 8001be6:	4618      	mov	r0, r3
 8001be8:	f000 f86e 	bl	8001cc8 <convert_data_lenght_to_DLC_code>
 8001bec:	4603      	mov	r3, r0
 8001bee:	73bb      	strb	r3, [r7, #14]
	uint8_t CAN_DLS_char_array[1];
	convert_int_value_to_ascii_hex_char_array(sizeof(CAN_DLS_char_array), CAN_DLS_char_array, data_lengt_tmp_buff);
 8001bf0:	7bba      	ldrb	r2, [r7, #14]
 8001bf2:	1d3b      	adds	r3, r7, #4
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	2001      	movs	r0, #1
 8001bf8:	f000 f92c 	bl	8001e54 <convert_int_value_to_ascii_hex_char_array>
	CAN_to_UART_message_buffer[message_element_counter] = CAN_DLS_char_array[0];
 8001bfc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001c00:	7939      	ldrb	r1, [r7, #4]
 8001c02:	693a      	ldr	r2, [r7, #16]
 8001c04:	54d1      	strb	r1, [r2, r3]
	message_element_counter++;
 8001c06:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001c0a:	3301      	adds	r3, #1
 8001c0c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	cycle_start_value_tmp = message_element_counter;
 8001c10:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001c14:	73fb      	strb	r3, [r7, #15]
	for (int i = message_element_counter; i < (sizeof(data_array) + cycle_start_value_tmp); i++)
 8001c16:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001c1a:	63bb      	str	r3, [r7, #56]	; 0x38
 8001c1c:	e011      	b.n	8001c42 <parse_CAN_message+0x27a>
	{
		CAN_to_UART_message_buffer[i] = data_array[i - cycle_start_value_tmp];
 8001c1e:	7bfb      	ldrb	r3, [r7, #15]
 8001c20:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001c22:	1ad3      	subs	r3, r2, r3
 8001c24:	69ba      	ldr	r2, [r7, #24]
 8001c26:	5cd1      	ldrb	r1, [r2, r3]
 8001c28:	693a      	ldr	r2, [r7, #16]
 8001c2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c2c:	4413      	add	r3, r2
 8001c2e:	460a      	mov	r2, r1
 8001c30:	701a      	strb	r2, [r3, #0]
		message_element_counter++;
 8001c32:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001c36:	3301      	adds	r3, #1
 8001c38:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	for (int i = message_element_counter; i < (sizeof(data_array) + cycle_start_value_tmp); i++)
 8001c3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c3e:	3301      	adds	r3, #1
 8001c40:	63bb      	str	r3, [r7, #56]	; 0x38
 8001c42:	4632      	mov	r2, r6
 8001c44:	7bfb      	ldrb	r3, [r7, #15]
 8001c46:	441a      	add	r2, r3
 8001c48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c4a:	429a      	cmp	r2, r3
 8001c4c:	d8e7      	bhi.n	8001c1e <parse_CAN_message+0x256>
	}
	if (timestamp_enabled)
 8001c4e:	4b1d      	ldr	r3, [pc, #116]	; (8001cc4 <parse_CAN_message+0x2fc>)
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d020      	beq.n	8001c98 <parse_CAN_message+0x2d0>
	{
		cycle_start_value_tmp = message_element_counter;
 8001c56:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001c5a:	73fb      	strb	r3, [r7, #15]
		for (int i = message_element_counter; i < (sizeof(timestamp_array) + cycle_start_value_tmp); i++)
 8001c5c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001c60:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c62:	e014      	b.n	8001c8e <parse_CAN_message+0x2c6>
		{
			CAN_to_UART_message_buffer[i] = timestamp_array[i - cycle_start_value_tmp];
 8001c64:	7bfb      	ldrb	r3, [r7, #15]
 8001c66:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001c68:	1ad3      	subs	r3, r2, r3
 8001c6a:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001c6e:	4413      	add	r3, r2
 8001c70:	f813 1c38 	ldrb.w	r1, [r3, #-56]
 8001c74:	693a      	ldr	r2, [r7, #16]
 8001c76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c78:	4413      	add	r3, r2
 8001c7a:	460a      	mov	r2, r1
 8001c7c:	701a      	strb	r2, [r3, #0]
			message_element_counter++;
 8001c7e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001c82:	3301      	adds	r3, #1
 8001c84:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		for (int i = message_element_counter; i < (sizeof(timestamp_array) + cycle_start_value_tmp); i++)
 8001c88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c8a:	3301      	adds	r3, #1
 8001c8c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c8e:	7bfb      	ldrb	r3, [r7, #15]
 8001c90:	1d1a      	adds	r2, r3, #4
 8001c92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c94:	429a      	cmp	r2, r3
 8001c96:	d8e5      	bhi.n	8001c64 <parse_CAN_message+0x29c>
		}
	}
	CAN_to_UART_message_buffer[message_element_counter] = message_end_char;
 8001c98:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001c9c:	693a      	ldr	r2, [r7, #16]
 8001c9e:	f897 1029 	ldrb.w	r1, [r7, #41]	; 0x29
 8001ca2:	54d1      	strb	r1, [r2, r3]
	add_message_to_UART_TX_queue(CAN_to_UART_message_buffer, sizeof(CAN_to_UART_message_buffer), TX_PRIORITY_3);
 8001ca4:	693b      	ldr	r3, [r7, #16]
 8001ca6:	b2e1      	uxtb	r1, r4
 8001ca8:	2203      	movs	r2, #3
 8001caa:	4618      	mov	r0, r3
 8001cac:	f7fe fc7e 	bl	80005ac <add_message_to_UART_TX_queue>
 8001cb0:	46cd      	mov	sp, r9
 8001cb2:	46c5      	mov	sp, r8
}
 8001cb4:	bf00      	nop
 8001cb6:	3744      	adds	r7, #68	; 0x44
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001cbe:	b004      	add	sp, #16
 8001cc0:	4770      	bx	lr
 8001cc2:	bf00      	nop
 8001cc4:	20000ecd 	.word	0x20000ecd

08001cc8 <convert_data_lenght_to_DLC_code>:

uint8_t convert_data_lenght_to_DLC_code(uint8_t value_to_convert)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b085      	sub	sp, #20
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	4603      	mov	r3, r0
 8001cd0:	71fb      	strb	r3, [r7, #7]
	uint8_t DLC_code;
	switch (value_to_convert)
 8001cd2:	79fb      	ldrb	r3, [r7, #7]
 8001cd4:	2b40      	cmp	r3, #64	; 0x40
 8001cd6:	f200 80b5 	bhi.w	8001e44 <convert_data_lenght_to_DLC_code+0x17c>
 8001cda:	a201      	add	r2, pc, #4	; (adr r2, 8001ce0 <convert_data_lenght_to_DLC_code+0x18>)
 8001cdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ce0:	08001de5 	.word	0x08001de5
 8001ce4:	08001deb 	.word	0x08001deb
 8001ce8:	08001df1 	.word	0x08001df1
 8001cec:	08001df7 	.word	0x08001df7
 8001cf0:	08001dfd 	.word	0x08001dfd
 8001cf4:	08001e03 	.word	0x08001e03
 8001cf8:	08001e09 	.word	0x08001e09
 8001cfc:	08001e0f 	.word	0x08001e0f
 8001d00:	08001e15 	.word	0x08001e15
 8001d04:	08001e45 	.word	0x08001e45
 8001d08:	08001e45 	.word	0x08001e45
 8001d0c:	08001e45 	.word	0x08001e45
 8001d10:	08001e1b 	.word	0x08001e1b
 8001d14:	08001e45 	.word	0x08001e45
 8001d18:	08001e45 	.word	0x08001e45
 8001d1c:	08001e45 	.word	0x08001e45
 8001d20:	08001e21 	.word	0x08001e21
 8001d24:	08001e45 	.word	0x08001e45
 8001d28:	08001e45 	.word	0x08001e45
 8001d2c:	08001e45 	.word	0x08001e45
 8001d30:	08001e27 	.word	0x08001e27
 8001d34:	08001e45 	.word	0x08001e45
 8001d38:	08001e45 	.word	0x08001e45
 8001d3c:	08001e45 	.word	0x08001e45
 8001d40:	08001e2d 	.word	0x08001e2d
 8001d44:	08001e45 	.word	0x08001e45
 8001d48:	08001e45 	.word	0x08001e45
 8001d4c:	08001e45 	.word	0x08001e45
 8001d50:	08001e45 	.word	0x08001e45
 8001d54:	08001e45 	.word	0x08001e45
 8001d58:	08001e45 	.word	0x08001e45
 8001d5c:	08001e45 	.word	0x08001e45
 8001d60:	08001e33 	.word	0x08001e33
 8001d64:	08001e45 	.word	0x08001e45
 8001d68:	08001e45 	.word	0x08001e45
 8001d6c:	08001e45 	.word	0x08001e45
 8001d70:	08001e45 	.word	0x08001e45
 8001d74:	08001e45 	.word	0x08001e45
 8001d78:	08001e45 	.word	0x08001e45
 8001d7c:	08001e45 	.word	0x08001e45
 8001d80:	08001e45 	.word	0x08001e45
 8001d84:	08001e45 	.word	0x08001e45
 8001d88:	08001e45 	.word	0x08001e45
 8001d8c:	08001e45 	.word	0x08001e45
 8001d90:	08001e45 	.word	0x08001e45
 8001d94:	08001e45 	.word	0x08001e45
 8001d98:	08001e45 	.word	0x08001e45
 8001d9c:	08001e45 	.word	0x08001e45
 8001da0:	08001e39 	.word	0x08001e39
 8001da4:	08001e45 	.word	0x08001e45
 8001da8:	08001e45 	.word	0x08001e45
 8001dac:	08001e45 	.word	0x08001e45
 8001db0:	08001e45 	.word	0x08001e45
 8001db4:	08001e45 	.word	0x08001e45
 8001db8:	08001e45 	.word	0x08001e45
 8001dbc:	08001e45 	.word	0x08001e45
 8001dc0:	08001e45 	.word	0x08001e45
 8001dc4:	08001e45 	.word	0x08001e45
 8001dc8:	08001e45 	.word	0x08001e45
 8001dcc:	08001e45 	.word	0x08001e45
 8001dd0:	08001e45 	.word	0x08001e45
 8001dd4:	08001e45 	.word	0x08001e45
 8001dd8:	08001e45 	.word	0x08001e45
 8001ddc:	08001e45 	.word	0x08001e45
 8001de0:	08001e3f 	.word	0x08001e3f
	{
	case 0:
	{
		DLC_code = 0x0;
 8001de4:	2300      	movs	r3, #0
 8001de6:	73fb      	strb	r3, [r7, #15]
		break;
 8001de8:	e02c      	b.n	8001e44 <convert_data_lenght_to_DLC_code+0x17c>
	}
	case 1:
	{
		DLC_code = 0x1;
 8001dea:	2301      	movs	r3, #1
 8001dec:	73fb      	strb	r3, [r7, #15]
		break;
 8001dee:	e029      	b.n	8001e44 <convert_data_lenght_to_DLC_code+0x17c>
	}
	case 2:
	{
		DLC_code = 0x2;
 8001df0:	2302      	movs	r3, #2
 8001df2:	73fb      	strb	r3, [r7, #15]
		break;
 8001df4:	e026      	b.n	8001e44 <convert_data_lenght_to_DLC_code+0x17c>
	}
	case 3:
	{
		DLC_code = 0x3;
 8001df6:	2303      	movs	r3, #3
 8001df8:	73fb      	strb	r3, [r7, #15]
		break;
 8001dfa:	e023      	b.n	8001e44 <convert_data_lenght_to_DLC_code+0x17c>
	}
	case 4:
	{
		DLC_code = 0x4;
 8001dfc:	2304      	movs	r3, #4
 8001dfe:	73fb      	strb	r3, [r7, #15]
		break;
 8001e00:	e020      	b.n	8001e44 <convert_data_lenght_to_DLC_code+0x17c>
	}
	case 5:
	{
		DLC_code = 0x5;
 8001e02:	2305      	movs	r3, #5
 8001e04:	73fb      	strb	r3, [r7, #15]
		break;
 8001e06:	e01d      	b.n	8001e44 <convert_data_lenght_to_DLC_code+0x17c>
	}
	case 6:
	{
		DLC_code = 0x6;
 8001e08:	2306      	movs	r3, #6
 8001e0a:	73fb      	strb	r3, [r7, #15]
		break;
 8001e0c:	e01a      	b.n	8001e44 <convert_data_lenght_to_DLC_code+0x17c>
	}
	case 7:
	{
		DLC_code = 0x7;
 8001e0e:	2307      	movs	r3, #7
 8001e10:	73fb      	strb	r3, [r7, #15]
		break;
 8001e12:	e017      	b.n	8001e44 <convert_data_lenght_to_DLC_code+0x17c>
	}
	case 8:
	{
		DLC_code = 0x8;
 8001e14:	2308      	movs	r3, #8
 8001e16:	73fb      	strb	r3, [r7, #15]
		break;
 8001e18:	e014      	b.n	8001e44 <convert_data_lenght_to_DLC_code+0x17c>
	}
	case 12:
	{
		DLC_code = 0x9;
 8001e1a:	2309      	movs	r3, #9
 8001e1c:	73fb      	strb	r3, [r7, #15]
		break;
 8001e1e:	e011      	b.n	8001e44 <convert_data_lenght_to_DLC_code+0x17c>
	}
	case 16:
	{
		DLC_code = 0xA;
 8001e20:	230a      	movs	r3, #10
 8001e22:	73fb      	strb	r3, [r7, #15]
		break;
 8001e24:	e00e      	b.n	8001e44 <convert_data_lenght_to_DLC_code+0x17c>
	}
	case 20:
	{
		DLC_code = 0xB;
 8001e26:	230b      	movs	r3, #11
 8001e28:	73fb      	strb	r3, [r7, #15]
		break;
 8001e2a:	e00b      	b.n	8001e44 <convert_data_lenght_to_DLC_code+0x17c>
	}
	case 24:
	{
		DLC_code = 0xC;
 8001e2c:	230c      	movs	r3, #12
 8001e2e:	73fb      	strb	r3, [r7, #15]
		break;
 8001e30:	e008      	b.n	8001e44 <convert_data_lenght_to_DLC_code+0x17c>
	}
	case 32:
	{
		DLC_code = 0xD;
 8001e32:	230d      	movs	r3, #13
 8001e34:	73fb      	strb	r3, [r7, #15]
		break;
 8001e36:	e005      	b.n	8001e44 <convert_data_lenght_to_DLC_code+0x17c>
	}
	case 48:
	{
		DLC_code = 0xE;
 8001e38:	230e      	movs	r3, #14
 8001e3a:	73fb      	strb	r3, [r7, #15]
		break;
 8001e3c:	e002      	b.n	8001e44 <convert_data_lenght_to_DLC_code+0x17c>
	}
	case 64:
	{
		DLC_code = 0xF;
 8001e3e:	230f      	movs	r3, #15
 8001e40:	73fb      	strb	r3, [r7, #15]
		break;
 8001e42:	bf00      	nop
	}
	}
	return DLC_code;
 8001e44:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	3714      	adds	r7, #20
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr
 8001e52:	bf00      	nop

08001e54 <convert_int_value_to_ascii_hex_char_array>:

void convert_int_value_to_ascii_hex_char_array(uint8_t size_of_array, uint8_t* array, uint32_t value)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b086      	sub	sp, #24
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	60b9      	str	r1, [r7, #8]
 8001e5e:	607a      	str	r2, [r7, #4]
 8001e60:	73fb      	strb	r3, [r7, #15]
	for (int i = 0; i < size_of_array; i++)
 8001e62:	2300      	movs	r3, #0
 8001e64:	617b      	str	r3, [r7, #20]
 8001e66:	e018      	b.n	8001e9a <convert_int_value_to_ascii_hex_char_array+0x46>
	{
		*(array + (sizeof(uint8_t) * i)) = (value >> ((size_of_array - i - 1) * INT_TO_ASCII_CONVERT_BITWISE_SHIFT)) & 0xF;
 8001e68:	7bfa      	ldrb	r2, [r7, #15]
 8001e6a:	697b      	ldr	r3, [r7, #20]
 8001e6c:	1ad3      	subs	r3, r2, r3
 8001e6e:	3b01      	subs	r3, #1
 8001e70:	009b      	lsls	r3, r3, #2
 8001e72:	687a      	ldr	r2, [r7, #4]
 8001e74:	fa22 f303 	lsr.w	r3, r2, r3
 8001e78:	b2da      	uxtb	r2, r3
 8001e7a:	697b      	ldr	r3, [r7, #20]
 8001e7c:	68b9      	ldr	r1, [r7, #8]
 8001e7e:	440b      	add	r3, r1
 8001e80:	f002 020f 	and.w	r2, r2, #15
 8001e84:	b2d2      	uxtb	r2, r2
 8001e86:	701a      	strb	r2, [r3, #0]
		int_to_char(array + (sizeof(uint8_t) * i));
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	68ba      	ldr	r2, [r7, #8]
 8001e8c:	4413      	add	r3, r2
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f000 f83a 	bl	8001f08 <int_to_char>
	for (int i = 0; i < size_of_array; i++)
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	3301      	adds	r3, #1
 8001e98:	617b      	str	r3, [r7, #20]
 8001e9a:	7bfb      	ldrb	r3, [r7, #15]
 8001e9c:	697a      	ldr	r2, [r7, #20]
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	dbe2      	blt.n	8001e68 <convert_int_value_to_ascii_hex_char_array+0x14>
	}
}
 8001ea2:	bf00      	nop
 8001ea4:	bf00      	nop
 8001ea6:	3718      	adds	r7, #24
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <set_non_standard_CAN_bitrate>:

void set_non_standard_CAN_bitrate(char* UART_message)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b088      	sub	sp, #32
 8001eb0:	af02      	add	r7, sp, #8
 8001eb2:	6078      	str	r0, [r7, #4]
	uint32_t tmp_prescaler = convert_hex_char_sequence_to_int_value(NON_STAND_CAN_PRESCALER_SIZE, &UART_message[NON_STAND_CAN_PRESCALER_INDEX]);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	3301      	adds	r3, #1
 8001eb8:	4619      	mov	r1, r3
 8001eba:	2003      	movs	r0, #3
 8001ebc:	f000 f952 	bl	8002164 <convert_hex_char_sequence_to_int_value>
 8001ec0:	6178      	str	r0, [r7, #20]
	uint32_t tmp_SJW = convert_hex_char_sequence_to_int_value(NON_STAND_CAN_SJW_SIZE, &UART_message[NON_STAND_CAN_SJW_INDEX]);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	3308      	adds	r3, #8
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	2002      	movs	r0, #2
 8001eca:	f000 f94b 	bl	8002164 <convert_hex_char_sequence_to_int_value>
 8001ece:	6138      	str	r0, [r7, #16]
	uint32_t tmp_seg1 = convert_hex_char_sequence_to_int_value(NON_STAND_CAN_SEG1_SIZE, &UART_message[NON_STAND_CAN_SEG1_INDEX]);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	3304      	adds	r3, #4
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	2002      	movs	r0, #2
 8001ed8:	f000 f944 	bl	8002164 <convert_hex_char_sequence_to_int_value>
 8001edc:	60f8      	str	r0, [r7, #12]
	uint32_t tmp_seg2 = convert_hex_char_sequence_to_int_value(NON_STAND_CAN_SEG2_SIZE, &UART_message[NON_STAND_CAN_SEG2_INDEX]);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	3306      	adds	r3, #6
 8001ee2:	4619      	mov	r1, r3
 8001ee4:	2002      	movs	r0, #2
 8001ee6:	f000 f93d 	bl	8002164 <convert_hex_char_sequence_to_int_value>
 8001eea:	60b8      	str	r0, [r7, #8]
	CAN_baudrate_change(&hfdcan1, tmp_prescaler, tmp_SJW, tmp_seg1, tmp_seg2);
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	9300      	str	r3, [sp, #0]
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	693a      	ldr	r2, [r7, #16]
 8001ef4:	6979      	ldr	r1, [r7, #20]
 8001ef6:	4803      	ldr	r0, [pc, #12]	; (8001f04 <set_non_standard_CAN_bitrate+0x58>)
 8001ef8:	f000 fb31 	bl	800255e <CAN_baudrate_change>
}
 8001efc:	bf00      	nop
 8001efe:	3718      	adds	r7, #24
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	20000ed4 	.word	0x20000ed4

08001f08 <int_to_char>:

void int_to_char(uint8_t* variable_pointer)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b083      	sub	sp, #12
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
	if (*variable_pointer <= 9)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	2b09      	cmp	r3, #9
 8001f16:	d806      	bhi.n	8001f26 <int_to_char+0x1e>
	{
		*variable_pointer = *variable_pointer + 0x30;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	781b      	ldrb	r3, [r3, #0]
 8001f1c:	3330      	adds	r3, #48	; 0x30
 8001f1e:	b2da      	uxtb	r2, r3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	701a      	strb	r2, [r3, #0]
	}
	else
	{
		*variable_pointer = *variable_pointer + 0x40 - 9;
	}
}
 8001f24:	e005      	b.n	8001f32 <int_to_char+0x2a>
		*variable_pointer = *variable_pointer + 0x40 - 9;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	781b      	ldrb	r3, [r3, #0]
 8001f2a:	3337      	adds	r3, #55	; 0x37
 8001f2c:	b2da      	uxtb	r2, r3
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	701a      	strb	r2, [r3, #0]
}
 8001f32:	bf00      	nop
 8001f34:	370c      	adds	r7, #12
 8001f36:	46bd      	mov	sp, r7
 8001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3c:	4770      	bx	lr
	...

08001f40 <init_CAN_values>:

void init_CAN_values(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0
	CAN_RX_put_index = 0;
 8001f44:	4b0b      	ldr	r3, [pc, #44]	; (8001f74 <init_CAN_values+0x34>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	701a      	strb	r2, [r3, #0]
	CAN_RX_get_index = 0;
 8001f4a:	4b0b      	ldr	r3, [pc, #44]	; (8001f78 <init_CAN_values+0x38>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	701a      	strb	r2, [r3, #0]
	CAN_TX_put_index = 0;
 8001f50:	4b0a      	ldr	r3, [pc, #40]	; (8001f7c <init_CAN_values+0x3c>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	701a      	strb	r2, [r3, #0]
	CAN_TX_get_index = 0;
 8001f56:	4b0a      	ldr	r3, [pc, #40]	; (8001f80 <init_CAN_values+0x40>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	701a      	strb	r2, [r3, #0]
	CAN_TX_success_flag = 0;
 8001f5c:	4b09      	ldr	r3, [pc, #36]	; (8001f84 <init_CAN_values+0x44>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	701a      	strb	r2, [r3, #0]
	CAN_RX_success_flag = 0;
 8001f62:	4b09      	ldr	r3, [pc, #36]	; (8001f88 <init_CAN_values+0x48>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	701a      	strb	r2, [r3, #0]
}
 8001f68:	bf00      	nop
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
 8001f72:	bf00      	nop
 8001f74:	2000076c 	.word	0x2000076c
 8001f78:	2000099c 	.word	0x2000099c
 8001f7c:	20000ed0 	.word	0x20000ed0
 8001f80:	20000664 	.word	0x20000664
 8001f84:	20000ecc 	.word	0x20000ecc
 8001f88:	20000ecf 	.word	0x20000ecf

08001f8c <set_can_frame_parameters>:

CAN_ParametersSet_StructTypeDef set_can_frame_parameters(uint32_t id_type_set, uint32_t frame_type_set)
{
 8001f8c:	b490      	push	{r4, r7}
 8001f8e:	b088      	sub	sp, #32
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	60f8      	str	r0, [r7, #12]
 8001f94:	60b9      	str	r1, [r7, #8]
 8001f96:	607a      	str	r2, [r7, #4]
	CAN_ParametersSet_StructTypeDef CAN_frame_parameters;
	switch (id_type_set)
 8001f98:	68bb      	ldr	r3, [r7, #8]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d004      	beq.n	8001fa8 <set_can_frame_parameters+0x1c>
 8001f9e:	68bb      	ldr	r3, [r7, #8]
 8001fa0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fa4:	d00b      	beq.n	8001fbe <set_can_frame_parameters+0x32>
 8001fa6:	e016      	b.n	8001fd6 <set_can_frame_parameters+0x4a>
	{
	case FDCAN_STANDARD_ID:
	{
		CAN_frame_parameters.id_type = FDCAN_STANDARD_ID;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	617b      	str	r3, [r7, #20]
		CAN_frame_parameters.id_lenght_in_bytes = STANDARD_CAN_MESSAGE_ID_LENGHT_BYTE;
 8001fac:	2303      	movs	r3, #3
 8001fae:	773b      	strb	r3, [r7, #28]
		CAN_frame_parameters.id_byte_number = STANDARD_CAN_MESSAGE_ID_BYTE;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	777b      	strb	r3, [r7, #29]
		CAN_frame_parameters.data_lenght_byte_number = STANDARD_CAN_MESSAGE_DATA_LENGHT_BYTE;
 8001fb4:	2304      	movs	r3, #4
 8001fb6:	77bb      	strb	r3, [r7, #30]
		CAN_frame_parameters.data_start_byte_number = STANDARD_CAN_MESSAGE_DATA_START_BYTE;
 8001fb8:	2305      	movs	r3, #5
 8001fba:	77fb      	strb	r3, [r7, #31]
		break;
 8001fbc:	e00b      	b.n	8001fd6 <set_can_frame_parameters+0x4a>
	}
	case FDCAN_EXTENDED_ID:
	{
		CAN_frame_parameters.id_type = FDCAN_EXTENDED_ID;
 8001fbe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001fc2:	617b      	str	r3, [r7, #20]
		CAN_frame_parameters.id_lenght_in_bytes = EXTENDED_CAN_MESSAGE_ID_LENGHT_BYTE;
 8001fc4:	2308      	movs	r3, #8
 8001fc6:	773b      	strb	r3, [r7, #28]
		CAN_frame_parameters.id_byte_number = EXTENDED_CAN_MESSAGE_ID_BYTE;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	777b      	strb	r3, [r7, #29]
		CAN_frame_parameters.data_lenght_byte_number = EXTENDED_CAN_MESSAGE_DATA_LENGHT_BYTE;
 8001fcc:	2309      	movs	r3, #9
 8001fce:	77bb      	strb	r3, [r7, #30]
		CAN_frame_parameters.data_start_byte_number = EXTENDED_CAN_MESSAGE_DATA_START_BYTE;
 8001fd0:	230a      	movs	r3, #10
 8001fd2:	77fb      	strb	r3, [r7, #31]
		break;
 8001fd4:	bf00      	nop
	}
	}
	switch (frame_type_set)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d004      	beq.n	8001fe6 <set_can_frame_parameters+0x5a>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001fe2:	d003      	beq.n	8001fec <set_can_frame_parameters+0x60>
 8001fe4:	e006      	b.n	8001ff4 <set_can_frame_parameters+0x68>
	{
	case FDCAN_DATA_FRAME:
	{
		CAN_frame_parameters.frame_type = FDCAN_DATA_FRAME;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	61bb      	str	r3, [r7, #24]
		break;
 8001fea:	e003      	b.n	8001ff4 <set_can_frame_parameters+0x68>
	}
	case FDCAN_REMOTE_FRAME:
	{
		CAN_frame_parameters.frame_type = FDCAN_REMOTE_FRAME;
 8001fec:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001ff0:	61bb      	str	r3, [r7, #24]
		break;
 8001ff2:	bf00      	nop
	}
	}
	return CAN_frame_parameters;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	461c      	mov	r4, r3
 8001ff8:	f107 0314 	add.w	r3, r7, #20
 8001ffc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002000:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8002004:	68f8      	ldr	r0, [r7, #12]
 8002006:	3720      	adds	r7, #32
 8002008:	46bd      	mov	sp, r7
 800200a:	bc90      	pop	{r4, r7}
 800200c:	4770      	bx	lr

0800200e <send_CAN_frame>:

void send_CAN_frame(char* can_buffer_to_parse, CAN_ParametersSet_StructTypeDef CAN_frame_parameters_set)
{
 800200e:	b5b0      	push	{r4, r5, r7, lr}
 8002010:	b08c      	sub	sp, #48	; 0x30
 8002012:	af02      	add	r7, sp, #8
 8002014:	60f8      	str	r0, [r7, #12]
 8002016:	4638      	mov	r0, r7
 8002018:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800201c:	466b      	mov	r3, sp
 800201e:	461d      	mov	r5, r3
	uint32_t identifier = convert_hex_char_sequence_to_int_value(CAN_frame_parameters_set.id_lenght_in_bytes, &can_buffer_to_parse[CAN_frame_parameters_set.id_byte_number]);
 8002020:	7a3a      	ldrb	r2, [r7, #8]
 8002022:	7a7b      	ldrb	r3, [r7, #9]
 8002024:	4619      	mov	r1, r3
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	440b      	add	r3, r1
 800202a:	4619      	mov	r1, r3
 800202c:	4610      	mov	r0, r2
 800202e:	f000 f899 	bl	8002164 <convert_hex_char_sequence_to_int_value>
 8002032:	6238      	str	r0, [r7, #32]
	uint32_t data_lenght = CAN_TX_message_DLC_bytes_define(convert_ascii_hex_char_to_int_value(can_buffer_to_parse[CAN_frame_parameters_set.data_lenght_byte_number]));
 8002034:	7abb      	ldrb	r3, [r7, #10]
 8002036:	461a      	mov	r2, r3
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	4413      	add	r3, r2
 800203c:	781b      	ldrb	r3, [r3, #0]
 800203e:	4618      	mov	r0, r3
 8002040:	f000 f878 	bl	8002134 <convert_ascii_hex_char_to_int_value>
 8002044:	4603      	mov	r3, r0
 8002046:	4618      	mov	r0, r3
 8002048:	f000 f998 	bl	800237c <CAN_TX_message_DLC_bytes_define>
 800204c:	61f8      	str	r0, [r7, #28]
	uint8_t can_tx_data_buffer[convert_ascii_hex_char_to_int_value(can_buffer_to_parse[CAN_frame_parameters_set.data_lenght_byte_number])];
 800204e:	7abb      	ldrb	r3, [r7, #10]
 8002050:	461a      	mov	r2, r3
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	4413      	add	r3, r2
 8002056:	781b      	ldrb	r3, [r3, #0]
 8002058:	4618      	mov	r0, r3
 800205a:	f000 f86b 	bl	8002134 <convert_ascii_hex_char_to_int_value>
 800205e:	4603      	mov	r3, r0
 8002060:	461c      	mov	r4, r3
 8002062:	4623      	mov	r3, r4
 8002064:	3b01      	subs	r3, #1
 8002066:	61bb      	str	r3, [r7, #24]
 8002068:	b2e0      	uxtb	r0, r4
 800206a:	f04f 0100 	mov.w	r1, #0
 800206e:	f04f 0200 	mov.w	r2, #0
 8002072:	f04f 0300 	mov.w	r3, #0
 8002076:	00cb      	lsls	r3, r1, #3
 8002078:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800207c:	00c2      	lsls	r2, r0, #3
 800207e:	b2e0      	uxtb	r0, r4
 8002080:	f04f 0100 	mov.w	r1, #0
 8002084:	f04f 0200 	mov.w	r2, #0
 8002088:	f04f 0300 	mov.w	r3, #0
 800208c:	00cb      	lsls	r3, r1, #3
 800208e:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8002092:	00c2      	lsls	r2, r0, #3
 8002094:	4623      	mov	r3, r4
 8002096:	3307      	adds	r3, #7
 8002098:	08db      	lsrs	r3, r3, #3
 800209a:	00db      	lsls	r3, r3, #3
 800209c:	ebad 0d03 	sub.w	sp, sp, r3
 80020a0:	ab02      	add	r3, sp, #8
 80020a2:	3300      	adds	r3, #0
 80020a4:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < (sizeof(can_tx_data_buffer)*2); i++)
 80020a6:	2300      	movs	r3, #0
 80020a8:	627b      	str	r3, [r7, #36]	; 0x24
 80020aa:	e031      	b.n	8002110 <send_CAN_frame+0x102>
	{
		if ((i % 2) == 0)
 80020ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ae:	f003 0301 	and.w	r3, r3, #1
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d129      	bne.n	800210a <send_CAN_frame+0xfc>
		{
			uint8_t value_array[2];
			value_array[0] = convert_ascii_hex_char_to_int_value(can_buffer_to_parse[CAN_frame_parameters_set.data_start_byte_number + i]);
 80020b6:	7afb      	ldrb	r3, [r7, #11]
 80020b8:	461a      	mov	r2, r3
 80020ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020bc:	4413      	add	r3, r2
 80020be:	461a      	mov	r2, r3
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	4413      	add	r3, r2
 80020c4:	781b      	ldrb	r3, [r3, #0]
 80020c6:	4618      	mov	r0, r3
 80020c8:	f000 f834 	bl	8002134 <convert_ascii_hex_char_to_int_value>
 80020cc:	4603      	mov	r3, r0
 80020ce:	743b      	strb	r3, [r7, #16]
			value_array[1] = convert_ascii_hex_char_to_int_value(can_buffer_to_parse[CAN_frame_parameters_set.data_start_byte_number + i + 1]);
 80020d0:	7afb      	ldrb	r3, [r7, #11]
 80020d2:	461a      	mov	r2, r3
 80020d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020d6:	4413      	add	r3, r2
 80020d8:	3301      	adds	r3, #1
 80020da:	68fa      	ldr	r2, [r7, #12]
 80020dc:	4413      	add	r3, r2
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	4618      	mov	r0, r3
 80020e2:	f000 f827 	bl	8002134 <convert_ascii_hex_char_to_int_value>
 80020e6:	4603      	mov	r3, r0
 80020e8:	747b      	strb	r3, [r7, #17]
			can_tx_data_buffer[i/2] = unite_digits_sequence(sizeof(value_array), value_array, ASCII_TO_INT_CONVERT_BITWISE_SHIFT);
 80020ea:	f107 0310 	add.w	r3, r7, #16
 80020ee:	2204      	movs	r2, #4
 80020f0:	4619      	mov	r1, r3
 80020f2:	2002      	movs	r0, #2
 80020f4:	f000 f9f1 	bl	80024da <unite_digits_sequence>
 80020f8:	4601      	mov	r1, r0
 80020fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020fc:	0fda      	lsrs	r2, r3, #31
 80020fe:	4413      	add	r3, r2
 8002100:	105b      	asrs	r3, r3, #1
 8002102:	461a      	mov	r2, r3
 8002104:	b2c9      	uxtb	r1, r1
 8002106:	697b      	ldr	r3, [r7, #20]
 8002108:	5499      	strb	r1, [r3, r2]
	for (int i = 0; i < (sizeof(can_tx_data_buffer)*2); i++)
 800210a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800210c:	3301      	adds	r3, #1
 800210e:	627b      	str	r3, [r7, #36]	; 0x24
 8002110:	4623      	mov	r3, r4
 8002112:	005a      	lsls	r2, r3, #1
 8002114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002116:	429a      	cmp	r2, r3
 8002118:	d8c8      	bhi.n	80020ac <send_CAN_frame+0x9e>
		}
	}
	CAN_transmit_message(CAN_frame_parameters_set.id_type, CAN_frame_parameters_set.frame_type, identifier, data_lenght, can_tx_data_buffer);
 800211a:	6838      	ldr	r0, [r7, #0]
 800211c:	6879      	ldr	r1, [r7, #4]
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	9300      	str	r3, [sp, #0]
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	6a3a      	ldr	r2, [r7, #32]
 8002126:	f000 f999 	bl	800245c <CAN_transmit_message>
 800212a:	46ad      	mov	sp, r5
}
 800212c:	bf00      	nop
 800212e:	3728      	adds	r7, #40	; 0x28
 8002130:	46bd      	mov	sp, r7
 8002132:	bdb0      	pop	{r4, r5, r7, pc}

08002134 <convert_ascii_hex_char_to_int_value>:

uint8_t convert_ascii_hex_char_to_int_value(char char_to_convert)
{
 8002134:	b480      	push	{r7}
 8002136:	b085      	sub	sp, #20
 8002138:	af00      	add	r7, sp, #0
 800213a:	4603      	mov	r3, r0
 800213c:	71fb      	strb	r3, [r7, #7]
	uint8_t int_value = 0;
 800213e:	2300      	movs	r3, #0
 8002140:	73fb      	strb	r3, [r7, #15]
	if ((int)char_to_convert <= (int)'9')
 8002142:	79fb      	ldrb	r3, [r7, #7]
 8002144:	2b39      	cmp	r3, #57	; 0x39
 8002146:	d803      	bhi.n	8002150 <convert_ascii_hex_char_to_int_value+0x1c>
	{
		int_value = char_to_convert - '0';
 8002148:	79fb      	ldrb	r3, [r7, #7]
 800214a:	3b30      	subs	r3, #48	; 0x30
 800214c:	73fb      	strb	r3, [r7, #15]
 800214e:	e002      	b.n	8002156 <convert_ascii_hex_char_to_int_value+0x22>
	}
	else
	{
		int_value = char_to_convert - 'A' + 10;
 8002150:	79fb      	ldrb	r3, [r7, #7]
 8002152:	3b37      	subs	r3, #55	; 0x37
 8002154:	73fb      	strb	r3, [r7, #15]
	}
	return int_value;
 8002156:	7bfb      	ldrb	r3, [r7, #15]
}
 8002158:	4618      	mov	r0, r3
 800215a:	3714      	adds	r7, #20
 800215c:	46bd      	mov	sp, r7
 800215e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002162:	4770      	bx	lr

08002164 <convert_hex_char_sequence_to_int_value>:

uint32_t convert_hex_char_sequence_to_int_value(uint8_t number_of_chars, char* char_array_pointer)
{
 8002164:	b5b0      	push	{r4, r5, r7, lr}
 8002166:	b086      	sub	sp, #24
 8002168:	af00      	add	r7, sp, #0
 800216a:	4603      	mov	r3, r0
 800216c:	6039      	str	r1, [r7, #0]
 800216e:	71fb      	strb	r3, [r7, #7]
 8002170:	466b      	mov	r3, sp
 8002172:	461d      	mov	r5, r3
	uint8_t tmp_arr_2[number_of_chars];
 8002174:	79fc      	ldrb	r4, [r7, #7]
 8002176:	4623      	mov	r3, r4
 8002178:	3b01      	subs	r3, #1
 800217a:	613b      	str	r3, [r7, #16]
 800217c:	b2e0      	uxtb	r0, r4
 800217e:	f04f 0100 	mov.w	r1, #0
 8002182:	f04f 0200 	mov.w	r2, #0
 8002186:	f04f 0300 	mov.w	r3, #0
 800218a:	00cb      	lsls	r3, r1, #3
 800218c:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8002190:	00c2      	lsls	r2, r0, #3
 8002192:	b2e0      	uxtb	r0, r4
 8002194:	f04f 0100 	mov.w	r1, #0
 8002198:	f04f 0200 	mov.w	r2, #0
 800219c:	f04f 0300 	mov.w	r3, #0
 80021a0:	00cb      	lsls	r3, r1, #3
 80021a2:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80021a6:	00c2      	lsls	r2, r0, #3
 80021a8:	4623      	mov	r3, r4
 80021aa:	3307      	adds	r3, #7
 80021ac:	08db      	lsrs	r3, r3, #3
 80021ae:	00db      	lsls	r3, r3, #3
 80021b0:	ebad 0d03 	sub.w	sp, sp, r3
 80021b4:	466b      	mov	r3, sp
 80021b6:	3300      	adds	r3, #0
 80021b8:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < sizeof(tmp_arr_2); i++)
 80021ba:	2300      	movs	r3, #0
 80021bc:	617b      	str	r3, [r7, #20]
 80021be:	e010      	b.n	80021e2 <convert_hex_char_sequence_to_int_value+0x7e>
	{
		tmp_arr_2[i] = convert_ascii_hex_char_to_int_value(char_array_pointer[i]);
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	683a      	ldr	r2, [r7, #0]
 80021c4:	4413      	add	r3, r2
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	4618      	mov	r0, r3
 80021ca:	f7ff ffb3 	bl	8002134 <convert_ascii_hex_char_to_int_value>
 80021ce:	4603      	mov	r3, r0
 80021d0:	4619      	mov	r1, r3
 80021d2:	68fa      	ldr	r2, [r7, #12]
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	4413      	add	r3, r2
 80021d8:	460a      	mov	r2, r1
 80021da:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < sizeof(tmp_arr_2); i++)
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	3301      	adds	r3, #1
 80021e0:	617b      	str	r3, [r7, #20]
 80021e2:	4622      	mov	r2, r4
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	429a      	cmp	r2, r3
 80021e8:	d8ea      	bhi.n	80021c0 <convert_hex_char_sequence_to_int_value+0x5c>
	}
	uint32_t return_int_value = unite_digits_sequence(sizeof(tmp_arr_2), tmp_arr_2, ASCII_TO_INT_CONVERT_BITWISE_SHIFT);
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	2204      	movs	r2, #4
 80021ee:	4619      	mov	r1, r3
 80021f0:	4620      	mov	r0, r4
 80021f2:	f000 f972 	bl	80024da <unite_digits_sequence>
 80021f6:	60b8      	str	r0, [r7, #8]
	return return_int_value;
 80021f8:	68bb      	ldr	r3, [r7, #8]
 80021fa:	46ad      	mov	sp, r5
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3718      	adds	r7, #24
 8002200:	46bd      	mov	sp, r7
 8002202:	bdb0      	pop	{r4, r5, r7, pc}

08002204 <CAN_message_data_lenght_define>:

uint32_t CAN_message_data_lenght_define(uint32_t data_lenght_code)
{
 8002204:	b480      	push	{r7}
 8002206:	b085      	sub	sp, #20
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
	uint32_t lenght_bytes;
	switch (data_lenght_code)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	f5b3 2f70 	cmp.w	r3, #983040	; 0xf0000
 8002212:	f000 80a8 	beq.w	8002366 <CAN_message_data_lenght_define+0x162>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	f5b3 2f70 	cmp.w	r3, #983040	; 0xf0000
 800221c:	f200 80a6 	bhi.w	800236c <CAN_message_data_lenght_define+0x168>
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002226:	f000 809b 	beq.w	8002360 <CAN_message_data_lenght_define+0x15c>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002230:	f200 809c 	bhi.w	800236c <CAN_message_data_lenght_define+0x168>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	f5b3 2f50 	cmp.w	r3, #851968	; 0xd0000
 800223a:	f000 808e 	beq.w	800235a <CAN_message_data_lenght_define+0x156>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	f5b3 2f50 	cmp.w	r3, #851968	; 0xd0000
 8002244:	f200 8092 	bhi.w	800236c <CAN_message_data_lenght_define+0x168>
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800224e:	f000 8081 	beq.w	8002354 <CAN_message_data_lenght_define+0x150>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002258:	f200 8088 	bhi.w	800236c <CAN_message_data_lenght_define+0x168>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	f5b3 2f30 	cmp.w	r3, #720896	; 0xb0000
 8002262:	d074      	beq.n	800234e <CAN_message_data_lenght_define+0x14a>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	f5b3 2f30 	cmp.w	r3, #720896	; 0xb0000
 800226a:	d87f      	bhi.n	800236c <CAN_message_data_lenght_define+0x168>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	f5b3 2f20 	cmp.w	r3, #655360	; 0xa0000
 8002272:	d069      	beq.n	8002348 <CAN_message_data_lenght_define+0x144>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	f5b3 2f20 	cmp.w	r3, #655360	; 0xa0000
 800227a:	d877      	bhi.n	800236c <CAN_message_data_lenght_define+0x168>
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	f5b3 2f10 	cmp.w	r3, #589824	; 0x90000
 8002282:	d05e      	beq.n	8002342 <CAN_message_data_lenght_define+0x13e>
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	f5b3 2f10 	cmp.w	r3, #589824	; 0x90000
 800228a:	d86f      	bhi.n	800236c <CAN_message_data_lenght_define+0x168>
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002292:	d053      	beq.n	800233c <CAN_message_data_lenght_define+0x138>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800229a:	d867      	bhi.n	800236c <CAN_message_data_lenght_define+0x168>
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	f5b3 2fe0 	cmp.w	r3, #458752	; 0x70000
 80022a2:	d048      	beq.n	8002336 <CAN_message_data_lenght_define+0x132>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	f5b3 2fe0 	cmp.w	r3, #458752	; 0x70000
 80022aa:	d85f      	bhi.n	800236c <CAN_message_data_lenght_define+0x168>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 80022b2:	d03d      	beq.n	8002330 <CAN_message_data_lenght_define+0x12c>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 80022ba:	d857      	bhi.n	800236c <CAN_message_data_lenght_define+0x168>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80022c2:	d032      	beq.n	800232a <CAN_message_data_lenght_define+0x126>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80022ca:	d84f      	bhi.n	800236c <CAN_message_data_lenght_define+0x168>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80022d2:	d027      	beq.n	8002324 <CAN_message_data_lenght_define+0x120>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80022da:	d847      	bhi.n	800236c <CAN_message_data_lenght_define+0x168>
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80022e2:	d01c      	beq.n	800231e <CAN_message_data_lenght_define+0x11a>
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80022ea:	d83f      	bhi.n	800236c <CAN_message_data_lenght_define+0x168>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80022f2:	d011      	beq.n	8002318 <CAN_message_data_lenght_define+0x114>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80022fa:	d837      	bhi.n	800236c <CAN_message_data_lenght_define+0x168>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d004      	beq.n	800230c <CAN_message_data_lenght_define+0x108>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002308:	d003      	beq.n	8002312 <CAN_message_data_lenght_define+0x10e>
 800230a:	e02f      	b.n	800236c <CAN_message_data_lenght_define+0x168>
	{
	case FDCAN_DLC_BYTES_0:
	{
		lenght_bytes = 0;
 800230c:	2300      	movs	r3, #0
 800230e:	60fb      	str	r3, [r7, #12]
		break;
 8002310:	e02c      	b.n	800236c <CAN_message_data_lenght_define+0x168>
	}
	case FDCAN_DLC_BYTES_1:
	{
		lenght_bytes = 1;
 8002312:	2301      	movs	r3, #1
 8002314:	60fb      	str	r3, [r7, #12]
		break;
 8002316:	e029      	b.n	800236c <CAN_message_data_lenght_define+0x168>
	}
	case FDCAN_DLC_BYTES_2:
	{
		lenght_bytes = 2;
 8002318:	2302      	movs	r3, #2
 800231a:	60fb      	str	r3, [r7, #12]
		break;
 800231c:	e026      	b.n	800236c <CAN_message_data_lenght_define+0x168>
	}
	case FDCAN_DLC_BYTES_3:
	{
		lenght_bytes = 3;
 800231e:	2303      	movs	r3, #3
 8002320:	60fb      	str	r3, [r7, #12]
		break;
 8002322:	e023      	b.n	800236c <CAN_message_data_lenght_define+0x168>
	}
	case FDCAN_DLC_BYTES_4:
	{
		lenght_bytes = 4;
 8002324:	2304      	movs	r3, #4
 8002326:	60fb      	str	r3, [r7, #12]
		break;
 8002328:	e020      	b.n	800236c <CAN_message_data_lenght_define+0x168>
	}
	case FDCAN_DLC_BYTES_5:
	{
		lenght_bytes = 5;
 800232a:	2305      	movs	r3, #5
 800232c:	60fb      	str	r3, [r7, #12]
		break;
 800232e:	e01d      	b.n	800236c <CAN_message_data_lenght_define+0x168>
	}
	case FDCAN_DLC_BYTES_6:
	{
		lenght_bytes = 6;
 8002330:	2306      	movs	r3, #6
 8002332:	60fb      	str	r3, [r7, #12]
		break;
 8002334:	e01a      	b.n	800236c <CAN_message_data_lenght_define+0x168>
	}
	case FDCAN_DLC_BYTES_7:
	{
		lenght_bytes = 7;
 8002336:	2307      	movs	r3, #7
 8002338:	60fb      	str	r3, [r7, #12]
		break;
 800233a:	e017      	b.n	800236c <CAN_message_data_lenght_define+0x168>
	}
	case FDCAN_DLC_BYTES_8:
	{
		lenght_bytes = 8;
 800233c:	2308      	movs	r3, #8
 800233e:	60fb      	str	r3, [r7, #12]
		break;
 8002340:	e014      	b.n	800236c <CAN_message_data_lenght_define+0x168>
	}
	case FDCAN_DLC_BYTES_12:
	{
		lenght_bytes = 12;
 8002342:	230c      	movs	r3, #12
 8002344:	60fb      	str	r3, [r7, #12]
		break;
 8002346:	e011      	b.n	800236c <CAN_message_data_lenght_define+0x168>
	}
	case FDCAN_DLC_BYTES_16:
	{
		lenght_bytes = 16;
 8002348:	2310      	movs	r3, #16
 800234a:	60fb      	str	r3, [r7, #12]
		break;
 800234c:	e00e      	b.n	800236c <CAN_message_data_lenght_define+0x168>
	}
	case FDCAN_DLC_BYTES_20:
	{
		lenght_bytes = 20;
 800234e:	2314      	movs	r3, #20
 8002350:	60fb      	str	r3, [r7, #12]
		break;
 8002352:	e00b      	b.n	800236c <CAN_message_data_lenght_define+0x168>
	}
	case FDCAN_DLC_BYTES_24:
	{
		lenght_bytes = 24;
 8002354:	2318      	movs	r3, #24
 8002356:	60fb      	str	r3, [r7, #12]
		break;
 8002358:	e008      	b.n	800236c <CAN_message_data_lenght_define+0x168>
	}
	case FDCAN_DLC_BYTES_32:
	{
		lenght_bytes = 32;
 800235a:	2320      	movs	r3, #32
 800235c:	60fb      	str	r3, [r7, #12]
		break;
 800235e:	e005      	b.n	800236c <CAN_message_data_lenght_define+0x168>
	}
	case FDCAN_DLC_BYTES_48:
	{
		lenght_bytes = 48;
 8002360:	2330      	movs	r3, #48	; 0x30
 8002362:	60fb      	str	r3, [r7, #12]
		break;
 8002364:	e002      	b.n	800236c <CAN_message_data_lenght_define+0x168>
	}
	case FDCAN_DLC_BYTES_64:
	{
		lenght_bytes = 64;
 8002366:	2340      	movs	r3, #64	; 0x40
 8002368:	60fb      	str	r3, [r7, #12]
		break;
 800236a:	bf00      	nop
	}
	}
	return lenght_bytes;
 800236c:	68fb      	ldr	r3, [r7, #12]
}
 800236e:	4618      	mov	r0, r3
 8002370:	3714      	adds	r7, #20
 8002372:	46bd      	mov	sp, r7
 8002374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002378:	4770      	bx	lr
	...

0800237c <CAN_TX_message_DLC_bytes_define>:

uint32_t CAN_TX_message_DLC_bytes_define(uint32_t data_lenght_bytes)
{
 800237c:	b480      	push	{r7}
 800237e:	b085      	sub	sp, #20
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2b0f      	cmp	r3, #15
 8002388:	d861      	bhi.n	800244e <CAN_TX_message_DLC_bytes_define+0xd2>
 800238a:	a201      	add	r2, pc, #4	; (adr r2, 8002390 <CAN_TX_message_DLC_bytes_define+0x14>)
 800238c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002390:	080023d1 	.word	0x080023d1
 8002394:	080023d7 	.word	0x080023d7
 8002398:	080023df 	.word	0x080023df
 800239c:	080023e7 	.word	0x080023e7
 80023a0:	080023ef 	.word	0x080023ef
 80023a4:	080023f7 	.word	0x080023f7
 80023a8:	080023ff 	.word	0x080023ff
 80023ac:	08002407 	.word	0x08002407
 80023b0:	0800240f 	.word	0x0800240f
 80023b4:	08002417 	.word	0x08002417
 80023b8:	0800241f 	.word	0x0800241f
 80023bc:	08002427 	.word	0x08002427
 80023c0:	0800242f 	.word	0x0800242f
 80023c4:	08002437 	.word	0x08002437
 80023c8:	0800243f 	.word	0x0800243f
 80023cc:	08002447 	.word	0x08002447
	uint32_t DLC_bytes;
	switch (data_lenght_bytes)
	{
	case 0x0:
	{
		DLC_bytes = FDCAN_DLC_BYTES_0;
 80023d0:	2300      	movs	r3, #0
 80023d2:	60fb      	str	r3, [r7, #12]
		break;
 80023d4:	e03b      	b.n	800244e <CAN_TX_message_DLC_bytes_define+0xd2>
	}
	case 0x1:
	{
		DLC_bytes = FDCAN_DLC_BYTES_1;
 80023d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80023da:	60fb      	str	r3, [r7, #12]
		break;
 80023dc:	e037      	b.n	800244e <CAN_TX_message_DLC_bytes_define+0xd2>
	}
	case 0x2:
	{
		DLC_bytes = FDCAN_DLC_BYTES_2;
 80023de:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80023e2:	60fb      	str	r3, [r7, #12]
		break;
 80023e4:	e033      	b.n	800244e <CAN_TX_message_DLC_bytes_define+0xd2>
	}
	case 0x3:
	{
		DLC_bytes = FDCAN_DLC_BYTES_3;
 80023e6:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80023ea:	60fb      	str	r3, [r7, #12]
		break;
 80023ec:	e02f      	b.n	800244e <CAN_TX_message_DLC_bytes_define+0xd2>
	}
	case 0x4:
	{
		DLC_bytes = FDCAN_DLC_BYTES_4;
 80023ee:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80023f2:	60fb      	str	r3, [r7, #12]
		break;
 80023f4:	e02b      	b.n	800244e <CAN_TX_message_DLC_bytes_define+0xd2>
	}
	case 0x5:
	{
		DLC_bytes = FDCAN_DLC_BYTES_5;
 80023f6:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80023fa:	60fb      	str	r3, [r7, #12]
		break;
 80023fc:	e027      	b.n	800244e <CAN_TX_message_DLC_bytes_define+0xd2>
	}
	case 0x6:
	{
		DLC_bytes = FDCAN_DLC_BYTES_6;
 80023fe:	f44f 23c0 	mov.w	r3, #393216	; 0x60000
 8002402:	60fb      	str	r3, [r7, #12]
		break;
 8002404:	e023      	b.n	800244e <CAN_TX_message_DLC_bytes_define+0xd2>
	}
	case 0x7:
	{
		DLC_bytes = FDCAN_DLC_BYTES_7;
 8002406:	f44f 23e0 	mov.w	r3, #458752	; 0x70000
 800240a:	60fb      	str	r3, [r7, #12]
		break;
 800240c:	e01f      	b.n	800244e <CAN_TX_message_DLC_bytes_define+0xd2>
	}
	case 0x8:
	{
		DLC_bytes = FDCAN_DLC_BYTES_8;
 800240e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002412:	60fb      	str	r3, [r7, #12]
		break;
 8002414:	e01b      	b.n	800244e <CAN_TX_message_DLC_bytes_define+0xd2>
	}
	case 0x9:
	{
		DLC_bytes = FDCAN_DLC_BYTES_12;
 8002416:	f44f 2310 	mov.w	r3, #589824	; 0x90000
 800241a:	60fb      	str	r3, [r7, #12]
		break;
 800241c:	e017      	b.n	800244e <CAN_TX_message_DLC_bytes_define+0xd2>
	}
	case 0xA:
	{
		DLC_bytes = FDCAN_DLC_BYTES_16;
 800241e:	f44f 2320 	mov.w	r3, #655360	; 0xa0000
 8002422:	60fb      	str	r3, [r7, #12]
		break;
 8002424:	e013      	b.n	800244e <CAN_TX_message_DLC_bytes_define+0xd2>
	}
	case 0xB:
	{
		DLC_bytes = FDCAN_DLC_BYTES_20;
 8002426:	f44f 2330 	mov.w	r3, #720896	; 0xb0000
 800242a:	60fb      	str	r3, [r7, #12]
		break;
 800242c:	e00f      	b.n	800244e <CAN_TX_message_DLC_bytes_define+0xd2>
	}
	case 0xC:
	{
		DLC_bytes = FDCAN_DLC_BYTES_24;
 800242e:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 8002432:	60fb      	str	r3, [r7, #12]
		break;
 8002434:	e00b      	b.n	800244e <CAN_TX_message_DLC_bytes_define+0xd2>
	}
	case 0xD:
	{
		DLC_bytes = FDCAN_DLC_BYTES_32;
 8002436:	f44f 2350 	mov.w	r3, #851968	; 0xd0000
 800243a:	60fb      	str	r3, [r7, #12]
		break;
 800243c:	e007      	b.n	800244e <CAN_TX_message_DLC_bytes_define+0xd2>
	}
	case 0xE:
	{
		DLC_bytes = FDCAN_DLC_BYTES_48;
 800243e:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 8002442:	60fb      	str	r3, [r7, #12]
		break;
 8002444:	e003      	b.n	800244e <CAN_TX_message_DLC_bytes_define+0xd2>
	}
	case 0xF:
	{
		DLC_bytes = FDCAN_DLC_BYTES_64;
 8002446:	f44f 2370 	mov.w	r3, #983040	; 0xf0000
 800244a:	60fb      	str	r3, [r7, #12]
		break;
 800244c:	bf00      	nop
	}
	}
	return DLC_bytes;
 800244e:	68fb      	ldr	r3, [r7, #12]
}
 8002450:	4618      	mov	r0, r3
 8002452:	3714      	adds	r7, #20
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr

0800245c <CAN_transmit_message>:

void CAN_transmit_message(uint32_t id_type, uint32_t frame_type, uint32_t identifier, uint32_t data_lenght, uint8_t* tx_data)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b08e      	sub	sp, #56	; 0x38
 8002460:	af00      	add	r7, sp, #0
 8002462:	60f8      	str	r0, [r7, #12]
 8002464:	60b9      	str	r1, [r7, #8]
 8002466:	607a      	str	r2, [r7, #4]
 8002468:	603b      	str	r3, [r7, #0]
	FDCAN_TxHeaderTypeDef tx_header;
	tx_header.Identifier = identifier;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	617b      	str	r3, [r7, #20]
	tx_header.IdType = id_type;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	61bb      	str	r3, [r7, #24]
	tx_header.TxFrameType = frame_type;
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	61fb      	str	r3, [r7, #28]
	tx_header.DataLength = data_lenght;
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	623b      	str	r3, [r7, #32]
	tx_header.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 800247a:	2300      	movs	r3, #0
 800247c:	627b      	str	r3, [r7, #36]	; 0x24
	tx_header.BitRateSwitch = FDCAN_BRS_OFF;
 800247e:	2300      	movs	r3, #0
 8002480:	62bb      	str	r3, [r7, #40]	; 0x28
	tx_header.FDFormat = FDCAN_CLASSIC_CAN;
 8002482:	2300      	movs	r3, #0
 8002484:	62fb      	str	r3, [r7, #44]	; 0x2c
	tx_header.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8002486:	2300      	movs	r3, #0
 8002488:	633b      	str	r3, [r7, #48]	; 0x30
	tx_header.MessageMarker = 0;
 800248a:	2300      	movs	r3, #0
 800248c:	637b      	str	r3, [r7, #52]	; 0x34
	add_message_to_CAN_TX_queue(&tx_header, tx_data);
 800248e:	f107 0314 	add.w	r3, r7, #20
 8002492:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002494:	4618      	mov	r0, r3
 8002496:	f000 f883 	bl	80025a0 <add_message_to_CAN_TX_queue>
}
 800249a:	bf00      	nop
 800249c:	3738      	adds	r7, #56	; 0x38
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}

080024a2 <init_char_array_by_zero>:

//    
void init_char_array_by_zero(uint16_t array_size, char* array_pointer)
{
 80024a2:	b480      	push	{r7}
 80024a4:	b085      	sub	sp, #20
 80024a6:	af00      	add	r7, sp, #0
 80024a8:	4603      	mov	r3, r0
 80024aa:	6039      	str	r1, [r7, #0]
 80024ac:	80fb      	strh	r3, [r7, #6]
	for (int int_char_counter = 0; int_char_counter < (array_size); int_char_counter++)
 80024ae:	2300      	movs	r3, #0
 80024b0:	60fb      	str	r3, [r7, #12]
 80024b2:	e007      	b.n	80024c4 <init_char_array_by_zero+0x22>
	{
		*(array_pointer + (int_char_counter*(sizeof(char)))) = '0';
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	683a      	ldr	r2, [r7, #0]
 80024b8:	4413      	add	r3, r2
 80024ba:	2230      	movs	r2, #48	; 0x30
 80024bc:	701a      	strb	r2, [r3, #0]
	for (int int_char_counter = 0; int_char_counter < (array_size); int_char_counter++)
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	3301      	adds	r3, #1
 80024c2:	60fb      	str	r3, [r7, #12]
 80024c4:	88fb      	ldrh	r3, [r7, #6]
 80024c6:	68fa      	ldr	r2, [r7, #12]
 80024c8:	429a      	cmp	r2, r3
 80024ca:	dbf3      	blt.n	80024b4 <init_char_array_by_zero+0x12>
	}
}
 80024cc:	bf00      	nop
 80024ce:	bf00      	nop
 80024d0:	3714      	adds	r7, #20
 80024d2:	46bd      	mov	sp, r7
 80024d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d8:	4770      	bx	lr

080024da <unite_digits_sequence>:
		*(array_pointer + int_zero_counter) = 0;
	}
}

uint32_t unite_digits_sequence(uint8_t number_of_values, uint8_t *byte_array_pointer, uint8_t bitwise_shift)
{
 80024da:	b480      	push	{r7}
 80024dc:	b085      	sub	sp, #20
 80024de:	af00      	add	r7, sp, #0
 80024e0:	4603      	mov	r3, r0
 80024e2:	6039      	str	r1, [r7, #0]
 80024e4:	71fb      	strb	r3, [r7, #7]
 80024e6:	4613      	mov	r3, r2
 80024e8:	71bb      	strb	r3, [r7, #6]
	uint32_t summary_value = 0;
 80024ea:	2300      	movs	r3, #0
 80024ec:	60fb      	str	r3, [r7, #12]
	for (int i = number_of_values - 1; i >= 0; i--)
 80024ee:	79fb      	ldrb	r3, [r7, #7]
 80024f0:	3b01      	subs	r3, #1
 80024f2:	60bb      	str	r3, [r7, #8]
 80024f4:	e014      	b.n	8002520 <unite_digits_sequence+0x46>
	{
		summary_value = summary_value | (byte_array_pointer[i] << ((number_of_values - 1 - i)*bitwise_shift));
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	683a      	ldr	r2, [r7, #0]
 80024fa:	4413      	add	r3, r2
 80024fc:	781b      	ldrb	r3, [r3, #0]
 80024fe:	4619      	mov	r1, r3
 8002500:	79fb      	ldrb	r3, [r7, #7]
 8002502:	1e5a      	subs	r2, r3, #1
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	1ad3      	subs	r3, r2, r3
 8002508:	79ba      	ldrb	r2, [r7, #6]
 800250a:	fb02 f303 	mul.w	r3, r2, r3
 800250e:	fa01 f303 	lsl.w	r3, r1, r3
 8002512:	461a      	mov	r2, r3
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	4313      	orrs	r3, r2
 8002518:	60fb      	str	r3, [r7, #12]
	for (int i = number_of_values - 1; i >= 0; i--)
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	3b01      	subs	r3, #1
 800251e:	60bb      	str	r3, [r7, #8]
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	2b00      	cmp	r3, #0
 8002524:	dae7      	bge.n	80024f6 <unite_digits_sequence+0x1c>
	}
	return summary_value;
 8002526:	68fb      	ldr	r3, [r7, #12]
}
 8002528:	4618      	mov	r0, r3
 800252a:	3714      	adds	r7, #20
 800252c:	46bd      	mov	sp, r7
 800252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002532:	4770      	bx	lr

08002534 <CAN_mode_change>:

void CAN_mode_change(FDCAN_HandleTypeDef *hfdcan, uint32_t required_mode)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b082      	sub	sp, #8
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
 800253c:	6039      	str	r1, [r7, #0]
	HAL_FDCAN_Stop(hfdcan);
 800253e:	6878      	ldr	r0, [r7, #4]
 8002540:	f000 fe6d 	bl	800321e <HAL_FDCAN_Stop>
	hfdcan->Init.Mode = required_mode;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	683a      	ldr	r2, [r7, #0]
 8002548:	60da      	str	r2, [r3, #12]
	HAL_FDCAN_Init(hfdcan);
 800254a:	6878      	ldr	r0, [r7, #4]
 800254c:	f000 fc04 	bl	8002d58 <HAL_FDCAN_Init>
	HAL_FDCAN_Start(hfdcan);
 8002550:	6878      	ldr	r0, [r7, #4]
 8002552:	f000 fe3c 	bl	80031ce <HAL_FDCAN_Start>
}
 8002556:	bf00      	nop
 8002558:	3708      	adds	r7, #8
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}

0800255e <CAN_baudrate_change>:

void CAN_baudrate_change(FDCAN_HandleTypeDef *hfdcan, uint32_t prescaler, uint32_t SJW, uint32_t seg1, uint32_t seg2)
{
 800255e:	b580      	push	{r7, lr}
 8002560:	b084      	sub	sp, #16
 8002562:	af00      	add	r7, sp, #0
 8002564:	60f8      	str	r0, [r7, #12]
 8002566:	60b9      	str	r1, [r7, #8]
 8002568:	607a      	str	r2, [r7, #4]
 800256a:	603b      	str	r3, [r7, #0]
	HAL_FDCAN_Stop(hfdcan);
 800256c:	68f8      	ldr	r0, [r7, #12]
 800256e:	f000 fe56 	bl	800321e <HAL_FDCAN_Stop>
	hfdcan->Init.NominalPrescaler = prescaler;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	68ba      	ldr	r2, [r7, #8]
 8002576:	615a      	str	r2, [r3, #20]
	hfdcan->Init.NominalSyncJumpWidth = SJW;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	687a      	ldr	r2, [r7, #4]
 800257c:	619a      	str	r2, [r3, #24]
	hfdcan->Init.NominalTimeSeg1 = seg1;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	683a      	ldr	r2, [r7, #0]
 8002582:	61da      	str	r2, [r3, #28]
	hfdcan->Init.NominalTimeSeg2 = seg2;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	69ba      	ldr	r2, [r7, #24]
 8002588:	621a      	str	r2, [r3, #32]
	HAL_FDCAN_Init(hfdcan);
 800258a:	68f8      	ldr	r0, [r7, #12]
 800258c:	f000 fbe4 	bl	8002d58 <HAL_FDCAN_Init>
	HAL_FDCAN_Start(hfdcan);
 8002590:	68f8      	ldr	r0, [r7, #12]
 8002592:	f000 fe1c 	bl	80031ce <HAL_FDCAN_Start>
}
 8002596:	bf00      	nop
 8002598:	3710      	adds	r7, #16
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
	...

080025a0 <add_message_to_CAN_TX_queue>:

void add_message_to_CAN_TX_queue(FDCAN_TxHeaderTypeDef *tx_header_pointer, uint8_t *tx_data_pointer)
{
 80025a0:	b5b0      	push	{r4, r5, r7, lr}
 80025a2:	b084      	sub	sp, #16
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	6039      	str	r1, [r7, #0]
	CAN_TX_queue_buffer[CAN_TX_put_index].message_header = *tx_header_pointer;
 80025aa:	4b25      	ldr	r3, [pc, #148]	; (8002640 <add_message_to_CAN_TX_queue+0xa0>)
 80025ac:	781b      	ldrb	r3, [r3, #0]
 80025ae:	4619      	mov	r1, r3
 80025b0:	4a24      	ldr	r2, [pc, #144]	; (8002644 <add_message_to_CAN_TX_queue+0xa4>)
 80025b2:	2334      	movs	r3, #52	; 0x34
 80025b4:	fb03 f301 	mul.w	r3, r3, r1
 80025b8:	441a      	add	r2, r3
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	4614      	mov	r4, r2
 80025be:	461d      	mov	r5, r3
 80025c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80025c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80025c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80025c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80025c8:	682b      	ldr	r3, [r5, #0]
 80025ca:	6023      	str	r3, [r4, #0]
	for (int i = 0; i < CAN_message_data_lenght_define(CAN_TX_queue_buffer[CAN_TX_put_index].message_header.DataLength); i++)
 80025cc:	2300      	movs	r3, #0
 80025ce:	60fb      	str	r3, [r7, #12]
 80025d0:	e013      	b.n	80025fa <add_message_to_CAN_TX_queue+0x5a>
	{
		CAN_TX_queue_buffer[CAN_TX_put_index].message_data[i] = tx_data_pointer[i];
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	683a      	ldr	r2, [r7, #0]
 80025d6:	4413      	add	r3, r2
 80025d8:	4a19      	ldr	r2, [pc, #100]	; (8002640 <add_message_to_CAN_TX_queue+0xa0>)
 80025da:	7812      	ldrb	r2, [r2, #0]
 80025dc:	4610      	mov	r0, r2
 80025de:	7819      	ldrb	r1, [r3, #0]
 80025e0:	4a18      	ldr	r2, [pc, #96]	; (8002644 <add_message_to_CAN_TX_queue+0xa4>)
 80025e2:	2334      	movs	r3, #52	; 0x34
 80025e4:	fb03 f300 	mul.w	r3, r3, r0
 80025e8:	441a      	add	r2, r3
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	4413      	add	r3, r2
 80025ee:	3324      	adds	r3, #36	; 0x24
 80025f0:	460a      	mov	r2, r1
 80025f2:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < CAN_message_data_lenght_define(CAN_TX_queue_buffer[CAN_TX_put_index].message_header.DataLength); i++)
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	3301      	adds	r3, #1
 80025f8:	60fb      	str	r3, [r7, #12]
 80025fa:	4b11      	ldr	r3, [pc, #68]	; (8002640 <add_message_to_CAN_TX_queue+0xa0>)
 80025fc:	781b      	ldrb	r3, [r3, #0]
 80025fe:	4619      	mov	r1, r3
 8002600:	4a10      	ldr	r2, [pc, #64]	; (8002644 <add_message_to_CAN_TX_queue+0xa4>)
 8002602:	2334      	movs	r3, #52	; 0x34
 8002604:	fb03 f301 	mul.w	r3, r3, r1
 8002608:	4413      	add	r3, r2
 800260a:	330c      	adds	r3, #12
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4618      	mov	r0, r3
 8002610:	f7ff fdf8 	bl	8002204 <CAN_message_data_lenght_define>
 8002614:	4602      	mov	r2, r0
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	429a      	cmp	r2, r3
 800261a:	d8da      	bhi.n	80025d2 <add_message_to_CAN_TX_queue+0x32>
	}
	CAN_TX_put_index++;
 800261c:	4b08      	ldr	r3, [pc, #32]	; (8002640 <add_message_to_CAN_TX_queue+0xa0>)
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	3301      	adds	r3, #1
 8002622:	b2da      	uxtb	r2, r3
 8002624:	4b06      	ldr	r3, [pc, #24]	; (8002640 <add_message_to_CAN_TX_queue+0xa0>)
 8002626:	701a      	strb	r2, [r3, #0]
	if (CAN_TX_put_index > CAN_TX_QUEUE_BUFFER_SIZE)
 8002628:	4b05      	ldr	r3, [pc, #20]	; (8002640 <add_message_to_CAN_TX_queue+0xa0>)
 800262a:	781b      	ldrb	r3, [r3, #0]
 800262c:	2b18      	cmp	r3, #24
 800262e:	d902      	bls.n	8002636 <add_message_to_CAN_TX_queue+0x96>
	{
		CAN_TX_put_index = 0;
 8002630:	4b03      	ldr	r3, [pc, #12]	; (8002640 <add_message_to_CAN_TX_queue+0xa0>)
 8002632:	2200      	movs	r2, #0
 8002634:	701a      	strb	r2, [r3, #0]
	}
}
 8002636:	bf00      	nop
 8002638:	3710      	adds	r7, #16
 800263a:	46bd      	mov	sp, r7
 800263c:	bdb0      	pop	{r4, r5, r7, pc}
 800263e:	bf00      	nop
 8002640:	20000ed0 	.word	0x20000ed0
 8002644:	200009ec 	.word	0x200009ec

08002648 <send_messages_from_CAN_TX_queue>:

void send_messages_from_CAN_TX_queue(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af00      	add	r7, sp, #0
	if (CAN_TX_get_index != CAN_TX_put_index)
 800264e:	4b1e      	ldr	r3, [pc, #120]	; (80026c8 <send_messages_from_CAN_TX_queue+0x80>)
 8002650:	781a      	ldrb	r2, [r3, #0]
 8002652:	4b1e      	ldr	r3, [pc, #120]	; (80026cc <send_messages_from_CAN_TX_queue+0x84>)
 8002654:	781b      	ldrb	r3, [r3, #0]
 8002656:	429a      	cmp	r2, r3
 8002658:	d02a      	beq.n	80026b0 <send_messages_from_CAN_TX_queue+0x68>
	{
		HAL_StatusTypeDef tx_flag = HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &CAN_TX_queue_buffer[CAN_TX_get_index].message_header, &CAN_TX_queue_buffer[CAN_TX_get_index].message_data[0]);
 800265a:	4b1b      	ldr	r3, [pc, #108]	; (80026c8 <send_messages_from_CAN_TX_queue+0x80>)
 800265c:	781b      	ldrb	r3, [r3, #0]
 800265e:	461a      	mov	r2, r3
 8002660:	2334      	movs	r3, #52	; 0x34
 8002662:	fb03 f302 	mul.w	r3, r3, r2
 8002666:	4a1a      	ldr	r2, [pc, #104]	; (80026d0 <send_messages_from_CAN_TX_queue+0x88>)
 8002668:	1899      	adds	r1, r3, r2
 800266a:	4b17      	ldr	r3, [pc, #92]	; (80026c8 <send_messages_from_CAN_TX_queue+0x80>)
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	461a      	mov	r2, r3
 8002670:	2334      	movs	r3, #52	; 0x34
 8002672:	fb03 f302 	mul.w	r3, r3, r2
 8002676:	3320      	adds	r3, #32
 8002678:	4a15      	ldr	r2, [pc, #84]	; (80026d0 <send_messages_from_CAN_TX_queue+0x88>)
 800267a:	4413      	add	r3, r2
 800267c:	3304      	adds	r3, #4
 800267e:	461a      	mov	r2, r3
 8002680:	4814      	ldr	r0, [pc, #80]	; (80026d4 <send_messages_from_CAN_TX_queue+0x8c>)
 8002682:	f000 fe3c 	bl	80032fe <HAL_FDCAN_AddMessageToTxFifoQ>
 8002686:	4603      	mov	r3, r0
 8002688:	71fb      	strb	r3, [r7, #7]
		if (CAN_TX_success_flag == 0)
 800268a:	4b13      	ldr	r3, [pc, #76]	; (80026d8 <send_messages_from_CAN_TX_queue+0x90>)
 800268c:	781b      	ldrb	r3, [r3, #0]
 800268e:	f083 0301 	eor.w	r3, r3, #1
 8002692:	b2db      	uxtb	r3, r3
 8002694:	2b00      	cmp	r3, #0
 8002696:	d005      	beq.n	80026a4 <send_messages_from_CAN_TX_queue+0x5c>
		{
			if (tx_flag == HAL_OK)
 8002698:	79fb      	ldrb	r3, [r7, #7]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d102      	bne.n	80026a4 <send_messages_from_CAN_TX_queue+0x5c>
			{
				CAN_TX_success_flag = 1;
 800269e:	4b0e      	ldr	r3, [pc, #56]	; (80026d8 <send_messages_from_CAN_TX_queue+0x90>)
 80026a0:	2201      	movs	r2, #1
 80026a2:	701a      	strb	r2, [r3, #0]
			}
		}
		CAN_TX_get_index++;
 80026a4:	4b08      	ldr	r3, [pc, #32]	; (80026c8 <send_messages_from_CAN_TX_queue+0x80>)
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	3301      	adds	r3, #1
 80026aa:	b2da      	uxtb	r2, r3
 80026ac:	4b06      	ldr	r3, [pc, #24]	; (80026c8 <send_messages_from_CAN_TX_queue+0x80>)
 80026ae:	701a      	strb	r2, [r3, #0]
	}
	if (CAN_TX_get_index >= CAN_TX_QUEUE_BUFFER_SIZE)
 80026b0:	4b05      	ldr	r3, [pc, #20]	; (80026c8 <send_messages_from_CAN_TX_queue+0x80>)
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	2b17      	cmp	r3, #23
 80026b6:	d902      	bls.n	80026be <send_messages_from_CAN_TX_queue+0x76>
	{
		CAN_TX_get_index = 0;
 80026b8:	4b03      	ldr	r3, [pc, #12]	; (80026c8 <send_messages_from_CAN_TX_queue+0x80>)
 80026ba:	2200      	movs	r2, #0
 80026bc:	701a      	strb	r2, [r3, #0]
	}
}
 80026be:	bf00      	nop
 80026c0:	3708      	adds	r7, #8
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	20000664 	.word	0x20000664
 80026cc:	20000ed0 	.word	0x20000ed0
 80026d0:	200009ec 	.word	0x200009ec
 80026d4:	20000ed4 	.word	0x20000ed4
 80026d8:	20000ecc 	.word	0x20000ecc

080026dc <count_string_lenght>:

uint8_t count_string_lenght(char* ch_string)
{
 80026dc:	b480      	push	{r7}
 80026de:	b085      	sub	sp, #20
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
	uint8_t number_of_chars = 0;
 80026e4:	2300      	movs	r3, #0
 80026e6:	73fb      	strb	r3, [r7, #15]
	while (ch_string[number_of_chars] != '\0')
 80026e8:	e005      	b.n	80026f6 <count_string_lenght+0x1a>
	{
		number_of_chars++;
 80026ea:	7bfb      	ldrb	r3, [r7, #15]
 80026ec:	3301      	adds	r3, #1
 80026ee:	73fb      	strb	r3, [r7, #15]
		if (number_of_chars == UART_STRING_MAX_SIZE)
 80026f0:	7bfb      	ldrb	r3, [r7, #15]
 80026f2:	2b40      	cmp	r3, #64	; 0x40
 80026f4:	d006      	beq.n	8002704 <count_string_lenght+0x28>
	while (ch_string[number_of_chars] != '\0')
 80026f6:	7bfb      	ldrb	r3, [r7, #15]
 80026f8:	687a      	ldr	r2, [r7, #4]
 80026fa:	4413      	add	r3, r2
 80026fc:	781b      	ldrb	r3, [r3, #0]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d1f3      	bne.n	80026ea <count_string_lenght+0xe>
 8002702:	e000      	b.n	8002706 <count_string_lenght+0x2a>
		{
			break;
 8002704:	bf00      	nop
		}
	}
	return number_of_chars;
 8002706:	7bfb      	ldrb	r3, [r7, #15]
}
 8002708:	4618      	mov	r0, r3
 800270a:	3714      	adds	r7, #20
 800270c:	46bd      	mov	sp, r7
 800270e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002712:	4770      	bx	lr

08002714 <init_CAN_filter>:

void init_CAN_filter(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b082      	sub	sp, #8
 8002718:	af02      	add	r7, sp, #8
	filter_config.IdType = FDCAN_STANDARD_ID;	//FDCAN_STANDARD_ID;
 800271a:	4b10      	ldr	r3, [pc, #64]	; (800275c <init_CAN_filter+0x48>)
 800271c:	2200      	movs	r2, #0
 800271e:	601a      	str	r2, [r3, #0]
	filter_config.FilterIndex = 0;
 8002720:	4b0e      	ldr	r3, [pc, #56]	; (800275c <init_CAN_filter+0x48>)
 8002722:	2200      	movs	r2, #0
 8002724:	605a      	str	r2, [r3, #4]
	filter_config.FilterType = FDCAN_FILTER_MASK;
 8002726:	4b0d      	ldr	r3, [pc, #52]	; (800275c <init_CAN_filter+0x48>)
 8002728:	2202      	movs	r2, #2
 800272a:	609a      	str	r2, [r3, #8]
	filter_config.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 800272c:	4b0b      	ldr	r3, [pc, #44]	; (800275c <init_CAN_filter+0x48>)
 800272e:	2201      	movs	r2, #1
 8002730:	60da      	str	r2, [r3, #12]
	filter_config.FilterID1 = 0x0;
 8002732:	4b0a      	ldr	r3, [pc, #40]	; (800275c <init_CAN_filter+0x48>)
 8002734:	2200      	movs	r2, #0
 8002736:	611a      	str	r2, [r3, #16]
	filter_config.FilterID2 = 0x0;
 8002738:	4b08      	ldr	r3, [pc, #32]	; (800275c <init_CAN_filter+0x48>)
 800273a:	2200      	movs	r2, #0
 800273c:	615a      	str	r2, [r3, #20]
	HAL_FDCAN_ConfigFilter(&hfdcan1, &filter_config);
 800273e:	4907      	ldr	r1, [pc, #28]	; (800275c <init_CAN_filter+0x48>)
 8002740:	4807      	ldr	r0, [pc, #28]	; (8002760 <init_CAN_filter+0x4c>)
 8002742:	f000 fc63 	bl	800300c <HAL_FDCAN_ConfigFilter>
	HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE);
 8002746:	2300      	movs	r3, #0
 8002748:	9300      	str	r3, [sp, #0]
 800274a:	2300      	movs	r3, #0
 800274c:	2202      	movs	r2, #2
 800274e:	2102      	movs	r1, #2
 8002750:	4803      	ldr	r0, [pc, #12]	; (8002760 <init_CAN_filter+0x4c>)
 8002752:	f000 fcb5 	bl	80030c0 <HAL_FDCAN_ConfigGlobalFilter>
	//HAL_FDCAN_ConfigExtendedIdMask(&hfdcan1, 0);
}
 8002756:	bf00      	nop
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}
 800275c:	20000984 	.word	0x20000984
 8002760:	20000ed4 	.word	0x20000ed4

08002764 <update_CAN_acceptance_mask>:

/*
 *  CAN-
 */
void update_CAN_acceptance_mask(uint8_t string_size, char* string_pointer)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	4603      	mov	r3, r0
 800276c:	6039      	str	r1, [r7, #0]
 800276e:	71fb      	strb	r3, [r7, #7]
	switch (string_size)
 8002770:	79fb      	ldrb	r3, [r7, #7]
 8002772:	2b03      	cmp	r3, #3
 8002774:	d002      	beq.n	800277c <update_CAN_acceptance_mask+0x18>
 8002776:	2b08      	cmp	r3, #8
 8002778:	d00f      	beq.n	800279a <update_CAN_acceptance_mask+0x36>
		filter_config.FilterID2 = convert_hex_char_sequence_to_int_value(CAN_MASK_LENGHT_EXTENDED, string_pointer);
		HAL_FDCAN_ConfigFilter(&hfdcan1, &filter_config);
		break;
	}
	}
}
 800277a:	e01e      	b.n	80027ba <update_CAN_acceptance_mask+0x56>
		filter_config.IdType = FDCAN_STANDARD_ID;
 800277c:	4b11      	ldr	r3, [pc, #68]	; (80027c4 <update_CAN_acceptance_mask+0x60>)
 800277e:	2200      	movs	r2, #0
 8002780:	601a      	str	r2, [r3, #0]
		filter_config.FilterID2 = convert_hex_char_sequence_to_int_value(CAN_MASK_LENGHT_STANDARD, string_pointer);
 8002782:	6839      	ldr	r1, [r7, #0]
 8002784:	2003      	movs	r0, #3
 8002786:	f7ff fced 	bl	8002164 <convert_hex_char_sequence_to_int_value>
 800278a:	4603      	mov	r3, r0
 800278c:	4a0d      	ldr	r2, [pc, #52]	; (80027c4 <update_CAN_acceptance_mask+0x60>)
 800278e:	6153      	str	r3, [r2, #20]
		HAL_FDCAN_ConfigFilter(&hfdcan1, &filter_config);
 8002790:	490c      	ldr	r1, [pc, #48]	; (80027c4 <update_CAN_acceptance_mask+0x60>)
 8002792:	480d      	ldr	r0, [pc, #52]	; (80027c8 <update_CAN_acceptance_mask+0x64>)
 8002794:	f000 fc3a 	bl	800300c <HAL_FDCAN_ConfigFilter>
		break;
 8002798:	e00f      	b.n	80027ba <update_CAN_acceptance_mask+0x56>
		filter_config.IdType = FDCAN_EXTENDED_ID;
 800279a:	4b0a      	ldr	r3, [pc, #40]	; (80027c4 <update_CAN_acceptance_mask+0x60>)
 800279c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80027a0:	601a      	str	r2, [r3, #0]
		filter_config.FilterID2 = convert_hex_char_sequence_to_int_value(CAN_MASK_LENGHT_EXTENDED, string_pointer);
 80027a2:	6839      	ldr	r1, [r7, #0]
 80027a4:	2008      	movs	r0, #8
 80027a6:	f7ff fcdd 	bl	8002164 <convert_hex_char_sequence_to_int_value>
 80027aa:	4603      	mov	r3, r0
 80027ac:	4a05      	ldr	r2, [pc, #20]	; (80027c4 <update_CAN_acceptance_mask+0x60>)
 80027ae:	6153      	str	r3, [r2, #20]
		HAL_FDCAN_ConfigFilter(&hfdcan1, &filter_config);
 80027b0:	4904      	ldr	r1, [pc, #16]	; (80027c4 <update_CAN_acceptance_mask+0x60>)
 80027b2:	4805      	ldr	r0, [pc, #20]	; (80027c8 <update_CAN_acceptance_mask+0x64>)
 80027b4:	f000 fc2a 	bl	800300c <HAL_FDCAN_ConfigFilter>
		break;
 80027b8:	bf00      	nop
}
 80027ba:	bf00      	nop
 80027bc:	3708      	adds	r7, #8
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	20000984 	.word	0x20000984
 80027c8:	20000ed4 	.word	0x20000ed4

080027cc <update_CAN_acceptance_code>:

void update_CAN_acceptance_code(uint8_t string_size, char* string_pointer)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b082      	sub	sp, #8
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	4603      	mov	r3, r0
 80027d4:	6039      	str	r1, [r7, #0]
 80027d6:	71fb      	strb	r3, [r7, #7]
	switch (string_size)
 80027d8:	79fb      	ldrb	r3, [r7, #7]
 80027da:	2b03      	cmp	r3, #3
 80027dc:	d002      	beq.n	80027e4 <update_CAN_acceptance_code+0x18>
 80027de:	2b08      	cmp	r3, #8
 80027e0:	d00f      	beq.n	8002802 <update_CAN_acceptance_code+0x36>
		filter_config.FilterID1 = convert_hex_char_sequence_to_int_value(CAN_CODE_LENGHT_EXTENDED, string_pointer);
		HAL_FDCAN_ConfigFilter(&hfdcan1, &filter_config);
		break;
	}
	}
}
 80027e2:	e01e      	b.n	8002822 <update_CAN_acceptance_code+0x56>
		filter_config.IdType = FDCAN_STANDARD_ID;
 80027e4:	4b11      	ldr	r3, [pc, #68]	; (800282c <update_CAN_acceptance_code+0x60>)
 80027e6:	2200      	movs	r2, #0
 80027e8:	601a      	str	r2, [r3, #0]
		filter_config.FilterID1 = convert_hex_char_sequence_to_int_value(CAN_CODE_LENGHT_STANDARD, string_pointer);
 80027ea:	6839      	ldr	r1, [r7, #0]
 80027ec:	2003      	movs	r0, #3
 80027ee:	f7ff fcb9 	bl	8002164 <convert_hex_char_sequence_to_int_value>
 80027f2:	4603      	mov	r3, r0
 80027f4:	4a0d      	ldr	r2, [pc, #52]	; (800282c <update_CAN_acceptance_code+0x60>)
 80027f6:	6113      	str	r3, [r2, #16]
		HAL_FDCAN_ConfigFilter(&hfdcan1, &filter_config);
 80027f8:	490c      	ldr	r1, [pc, #48]	; (800282c <update_CAN_acceptance_code+0x60>)
 80027fa:	480d      	ldr	r0, [pc, #52]	; (8002830 <update_CAN_acceptance_code+0x64>)
 80027fc:	f000 fc06 	bl	800300c <HAL_FDCAN_ConfigFilter>
		break;
 8002800:	e00f      	b.n	8002822 <update_CAN_acceptance_code+0x56>
		filter_config.IdType = FDCAN_EXTENDED_ID;
 8002802:	4b0a      	ldr	r3, [pc, #40]	; (800282c <update_CAN_acceptance_code+0x60>)
 8002804:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002808:	601a      	str	r2, [r3, #0]
		filter_config.FilterID1 = convert_hex_char_sequence_to_int_value(CAN_CODE_LENGHT_EXTENDED, string_pointer);
 800280a:	6839      	ldr	r1, [r7, #0]
 800280c:	2008      	movs	r0, #8
 800280e:	f7ff fca9 	bl	8002164 <convert_hex_char_sequence_to_int_value>
 8002812:	4603      	mov	r3, r0
 8002814:	4a05      	ldr	r2, [pc, #20]	; (800282c <update_CAN_acceptance_code+0x60>)
 8002816:	6113      	str	r3, [r2, #16]
		HAL_FDCAN_ConfigFilter(&hfdcan1, &filter_config);
 8002818:	4904      	ldr	r1, [pc, #16]	; (800282c <update_CAN_acceptance_code+0x60>)
 800281a:	4805      	ldr	r0, [pc, #20]	; (8002830 <update_CAN_acceptance_code+0x64>)
 800281c:	f000 fbf6 	bl	800300c <HAL_FDCAN_ConfigFilter>
		break;
 8002820:	bf00      	nop
}
 8002822:	bf00      	nop
 8002824:	3708      	adds	r7, #8
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop
 800282c:	20000984 	.word	0x20000984
 8002830:	20000ed4 	.word	0x20000ed4

08002834 <status_flag_byte_0>:

char status_flag_byte_0(FDCAN_ProtocolStatusTypeDef protocol_status)
{
 8002834:	b084      	sub	sp, #16
 8002836:	b580      	push	{r7, lr}
 8002838:	b082      	sub	sp, #8
 800283a:	af00      	add	r7, sp, #0
 800283c:	f107 0c10 	add.w	ip, r7, #16
 8002840:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	uint8_t value_tmp = protocol_status.LastErrorCode;
 8002844:	693b      	ldr	r3, [r7, #16]
 8002846:	71fb      	strb	r3, [r7, #7]
	value_tmp = value_tmp | (CAN_TX_success_flag << 3);
 8002848:	4b0a      	ldr	r3, [pc, #40]	; (8002874 <status_flag_byte_0+0x40>)
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	00db      	lsls	r3, r3, #3
 800284e:	b25a      	sxtb	r2, r3
 8002850:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002854:	4313      	orrs	r3, r2
 8002856:	b25b      	sxtb	r3, r3
 8002858:	71fb      	strb	r3, [r7, #7]
	return convert_int_value_to_ascii_char(value_tmp);
 800285a:	79fb      	ldrb	r3, [r7, #7]
 800285c:	4618      	mov	r0, r3
 800285e:	f000 f839 	bl	80028d4 <convert_int_value_to_ascii_char>
 8002862:	4603      	mov	r3, r0
}
 8002864:	4618      	mov	r0, r3
 8002866:	3708      	adds	r7, #8
 8002868:	46bd      	mov	sp, r7
 800286a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800286e:	b004      	add	sp, #16
 8002870:	4770      	bx	lr
 8002872:	bf00      	nop
 8002874:	20000ecc 	.word	0x20000ecc

08002878 <status_flag_byte_1>:

char status_flag_byte_1(FDCAN_ProtocolStatusTypeDef protocol_status)
{
 8002878:	b084      	sub	sp, #16
 800287a:	b580      	push	{r7, lr}
 800287c:	b082      	sub	sp, #8
 800287e:	af00      	add	r7, sp, #0
 8002880:	f107 0c10 	add.w	ip, r7, #16
 8002884:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	uint8_t value_tmp = CAN_RX_success_flag;
 8002888:	4b11      	ldr	r3, [pc, #68]	; (80028d0 <status_flag_byte_1+0x58>)
 800288a:	781b      	ldrb	r3, [r3, #0]
 800288c:	71fb      	strb	r3, [r7, #7]
	value_tmp = value_tmp | (protocol_status.ErrorPassive << 1);
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	b2db      	uxtb	r3, r3
 8002892:	005b      	lsls	r3, r3, #1
 8002894:	b2da      	uxtb	r2, r3
 8002896:	79fb      	ldrb	r3, [r7, #7]
 8002898:	4313      	orrs	r3, r2
 800289a:	71fb      	strb	r3, [r7, #7]
	value_tmp = value_tmp | (protocol_status.Warning << 2);
 800289c:	6a3b      	ldr	r3, [r7, #32]
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	009b      	lsls	r3, r3, #2
 80028a2:	b2da      	uxtb	r2, r3
 80028a4:	79fb      	ldrb	r3, [r7, #7]
 80028a6:	4313      	orrs	r3, r2
 80028a8:	71fb      	strb	r3, [r7, #7]
	value_tmp = value_tmp | (protocol_status.BusOff << 3);
 80028aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ac:	b2db      	uxtb	r3, r3
 80028ae:	00db      	lsls	r3, r3, #3
 80028b0:	b2da      	uxtb	r2, r3
 80028b2:	79fb      	ldrb	r3, [r7, #7]
 80028b4:	4313      	orrs	r3, r2
 80028b6:	71fb      	strb	r3, [r7, #7]
	return convert_int_value_to_ascii_char(value_tmp);
 80028b8:	79fb      	ldrb	r3, [r7, #7]
 80028ba:	4618      	mov	r0, r3
 80028bc:	f000 f80a 	bl	80028d4 <convert_int_value_to_ascii_char>
 80028c0:	4603      	mov	r3, r0
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3708      	adds	r7, #8
 80028c6:	46bd      	mov	sp, r7
 80028c8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80028cc:	b004      	add	sp, #16
 80028ce:	4770      	bx	lr
 80028d0:	20000ecf 	.word	0x20000ecf

080028d4 <convert_int_value_to_ascii_char>:

char convert_int_value_to_ascii_char(uint8_t int_value)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b085      	sub	sp, #20
 80028d8:	af00      	add	r7, sp, #0
 80028da:	4603      	mov	r3, r0
 80028dc:	71fb      	strb	r3, [r7, #7]
	char value_return = 0;
 80028de:	2300      	movs	r3, #0
 80028e0:	73fb      	strb	r3, [r7, #15]
	if (int_value < 10)
 80028e2:	79fb      	ldrb	r3, [r7, #7]
 80028e4:	2b09      	cmp	r3, #9
 80028e6:	d803      	bhi.n	80028f0 <convert_int_value_to_ascii_char+0x1c>
	{
		value_return = int_value + '0';
 80028e8:	79fb      	ldrb	r3, [r7, #7]
 80028ea:	3330      	adds	r3, #48	; 0x30
 80028ec:	73fb      	strb	r3, [r7, #15]
 80028ee:	e002      	b.n	80028f6 <convert_int_value_to_ascii_char+0x22>
	}
	else
	{
		value_return = int_value + 'A' - 10;
 80028f0:	79fb      	ldrb	r3, [r7, #7]
 80028f2:	3337      	adds	r3, #55	; 0x37
 80028f4:	73fb      	strb	r3, [r7, #15]
	}
	return value_return;
 80028f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	3714      	adds	r7, #20
 80028fc:	46bd      	mov	sp, r7
 80028fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002902:	4770      	bx	lr

08002904 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002904:	480d      	ldr	r0, [pc, #52]	; (800293c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002906:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002908:	480d      	ldr	r0, [pc, #52]	; (8002940 <LoopForever+0x6>)
  ldr r1, =_edata
 800290a:	490e      	ldr	r1, [pc, #56]	; (8002944 <LoopForever+0xa>)
  ldr r2, =_sidata
 800290c:	4a0e      	ldr	r2, [pc, #56]	; (8002948 <LoopForever+0xe>)
  movs r3, #0
 800290e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002910:	e002      	b.n	8002918 <LoopCopyDataInit>

08002912 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002912:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002914:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002916:	3304      	adds	r3, #4

08002918 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002918:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800291a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800291c:	d3f9      	bcc.n	8002912 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800291e:	4a0b      	ldr	r2, [pc, #44]	; (800294c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002920:	4c0b      	ldr	r4, [pc, #44]	; (8002950 <LoopForever+0x16>)
  movs r3, #0
 8002922:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002924:	e001      	b.n	800292a <LoopFillZerobss>

08002926 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002926:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002928:	3204      	adds	r2, #4

0800292a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800292a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800292c:	d3fb      	bcc.n	8002926 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800292e:	f7fe fb4b 	bl	8000fc8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002932:	f004 fb33 	bl	8006f9c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002936:	f7fd fef1 	bl	800071c <main>

0800293a <LoopForever>:

LoopForever:
    b LoopForever
 800293a:	e7fe      	b.n	800293a <LoopForever>
  ldr   r0, =_estack
 800293c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002940:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002944:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8002948:	0800732c 	.word	0x0800732c
  ldr r2, =_sbss
 800294c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8002950:	20001184 	.word	0x20001184

08002954 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002954:	e7fe      	b.n	8002954 <ADC1_2_IRQHandler>

08002956 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002956:	b580      	push	{r7, lr}
 8002958:	b082      	sub	sp, #8
 800295a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800295c:	2300      	movs	r3, #0
 800295e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002960:	2003      	movs	r0, #3
 8002962:	f000 f94f 	bl	8002c04 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002966:	2000      	movs	r0, #0
 8002968:	f000 f80e 	bl	8002988 <HAL_InitTick>
 800296c:	4603      	mov	r3, r0
 800296e:	2b00      	cmp	r3, #0
 8002970:	d002      	beq.n	8002978 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	71fb      	strb	r3, [r7, #7]
 8002976:	e001      	b.n	800297c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002978:	f7fe f9ca 	bl	8000d10 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800297c:	79fb      	ldrb	r3, [r7, #7]

}
 800297e:	4618      	mov	r0, r3
 8002980:	3708      	adds	r7, #8
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
	...

08002988 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b084      	sub	sp, #16
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002990:	2300      	movs	r3, #0
 8002992:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002994:	4b16      	ldr	r3, [pc, #88]	; (80029f0 <HAL_InitTick+0x68>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d022      	beq.n	80029e2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800299c:	4b15      	ldr	r3, [pc, #84]	; (80029f4 <HAL_InitTick+0x6c>)
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	4b13      	ldr	r3, [pc, #76]	; (80029f0 <HAL_InitTick+0x68>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80029a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80029ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80029b0:	4618      	mov	r0, r3
 80029b2:	f000 f95e 	bl	8002c72 <HAL_SYSTICK_Config>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d10f      	bne.n	80029dc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2b0f      	cmp	r3, #15
 80029c0:	d809      	bhi.n	80029d6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029c2:	2200      	movs	r2, #0
 80029c4:	6879      	ldr	r1, [r7, #4]
 80029c6:	f04f 30ff 	mov.w	r0, #4294967295
 80029ca:	f000 f926 	bl	8002c1a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80029ce:	4a0a      	ldr	r2, [pc, #40]	; (80029f8 <HAL_InitTick+0x70>)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6013      	str	r3, [r2, #0]
 80029d4:	e007      	b.n	80029e6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80029d6:	2301      	movs	r3, #1
 80029d8:	73fb      	strb	r3, [r7, #15]
 80029da:	e004      	b.n	80029e6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80029dc:	2301      	movs	r3, #1
 80029de:	73fb      	strb	r3, [r7, #15]
 80029e0:	e001      	b.n	80029e6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80029e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	3710      	adds	r7, #16
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd80      	pop	{r7, pc}
 80029f0:	20000008 	.word	0x20000008
 80029f4:	20000000 	.word	0x20000000
 80029f8:	20000004 	.word	0x20000004

080029fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029fc:	b480      	push	{r7}
 80029fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a00:	4b05      	ldr	r3, [pc, #20]	; (8002a18 <HAL_IncTick+0x1c>)
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	4b05      	ldr	r3, [pc, #20]	; (8002a1c <HAL_IncTick+0x20>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4413      	add	r3, r2
 8002a0a:	4a03      	ldr	r2, [pc, #12]	; (8002a18 <HAL_IncTick+0x1c>)
 8002a0c:	6013      	str	r3, [r2, #0]
}
 8002a0e:	bf00      	nop
 8002a10:	46bd      	mov	sp, r7
 8002a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a16:	4770      	bx	lr
 8002a18:	20001180 	.word	0x20001180
 8002a1c:	20000008 	.word	0x20000008

08002a20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a20:	b480      	push	{r7}
 8002a22:	af00      	add	r7, sp, #0
  return uwTick;
 8002a24:	4b03      	ldr	r3, [pc, #12]	; (8002a34 <HAL_GetTick+0x14>)
 8002a26:	681b      	ldr	r3, [r3, #0]
}
 8002a28:	4618      	mov	r0, r3
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	20001180 	.word	0x20001180

08002a38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b085      	sub	sp, #20
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	f003 0307 	and.w	r3, r3, #7
 8002a46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a48:	4b0c      	ldr	r3, [pc, #48]	; (8002a7c <__NVIC_SetPriorityGrouping+0x44>)
 8002a4a:	68db      	ldr	r3, [r3, #12]
 8002a4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a4e:	68ba      	ldr	r2, [r7, #8]
 8002a50:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a54:	4013      	ands	r3, r2
 8002a56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a60:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002a64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a6a:	4a04      	ldr	r2, [pc, #16]	; (8002a7c <__NVIC_SetPriorityGrouping+0x44>)
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	60d3      	str	r3, [r2, #12]
}
 8002a70:	bf00      	nop
 8002a72:	3714      	adds	r7, #20
 8002a74:	46bd      	mov	sp, r7
 8002a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7a:	4770      	bx	lr
 8002a7c:	e000ed00 	.word	0xe000ed00

08002a80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a80:	b480      	push	{r7}
 8002a82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a84:	4b04      	ldr	r3, [pc, #16]	; (8002a98 <__NVIC_GetPriorityGrouping+0x18>)
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	0a1b      	lsrs	r3, r3, #8
 8002a8a:	f003 0307 	and.w	r3, r3, #7
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	46bd      	mov	sp, r7
 8002a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a96:	4770      	bx	lr
 8002a98:	e000ed00 	.word	0xe000ed00

08002a9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b083      	sub	sp, #12
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002aa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	db0b      	blt.n	8002ac6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002aae:	79fb      	ldrb	r3, [r7, #7]
 8002ab0:	f003 021f 	and.w	r2, r3, #31
 8002ab4:	4907      	ldr	r1, [pc, #28]	; (8002ad4 <__NVIC_EnableIRQ+0x38>)
 8002ab6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aba:	095b      	lsrs	r3, r3, #5
 8002abc:	2001      	movs	r0, #1
 8002abe:	fa00 f202 	lsl.w	r2, r0, r2
 8002ac2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002ac6:	bf00      	nop
 8002ac8:	370c      	adds	r7, #12
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr
 8002ad2:	bf00      	nop
 8002ad4:	e000e100 	.word	0xe000e100

08002ad8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	4603      	mov	r3, r0
 8002ae0:	6039      	str	r1, [r7, #0]
 8002ae2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ae4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	db0a      	blt.n	8002b02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	b2da      	uxtb	r2, r3
 8002af0:	490c      	ldr	r1, [pc, #48]	; (8002b24 <__NVIC_SetPriority+0x4c>)
 8002af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002af6:	0112      	lsls	r2, r2, #4
 8002af8:	b2d2      	uxtb	r2, r2
 8002afa:	440b      	add	r3, r1
 8002afc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b00:	e00a      	b.n	8002b18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	b2da      	uxtb	r2, r3
 8002b06:	4908      	ldr	r1, [pc, #32]	; (8002b28 <__NVIC_SetPriority+0x50>)
 8002b08:	79fb      	ldrb	r3, [r7, #7]
 8002b0a:	f003 030f 	and.w	r3, r3, #15
 8002b0e:	3b04      	subs	r3, #4
 8002b10:	0112      	lsls	r2, r2, #4
 8002b12:	b2d2      	uxtb	r2, r2
 8002b14:	440b      	add	r3, r1
 8002b16:	761a      	strb	r2, [r3, #24]
}
 8002b18:	bf00      	nop
 8002b1a:	370c      	adds	r7, #12
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b22:	4770      	bx	lr
 8002b24:	e000e100 	.word	0xe000e100
 8002b28:	e000ed00 	.word	0xe000ed00

08002b2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b089      	sub	sp, #36	; 0x24
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	60f8      	str	r0, [r7, #12]
 8002b34:	60b9      	str	r1, [r7, #8]
 8002b36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	f003 0307 	and.w	r3, r3, #7
 8002b3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b40:	69fb      	ldr	r3, [r7, #28]
 8002b42:	f1c3 0307 	rsb	r3, r3, #7
 8002b46:	2b04      	cmp	r3, #4
 8002b48:	bf28      	it	cs
 8002b4a:	2304      	movcs	r3, #4
 8002b4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b4e:	69fb      	ldr	r3, [r7, #28]
 8002b50:	3304      	adds	r3, #4
 8002b52:	2b06      	cmp	r3, #6
 8002b54:	d902      	bls.n	8002b5c <NVIC_EncodePriority+0x30>
 8002b56:	69fb      	ldr	r3, [r7, #28]
 8002b58:	3b03      	subs	r3, #3
 8002b5a:	e000      	b.n	8002b5e <NVIC_EncodePriority+0x32>
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b60:	f04f 32ff 	mov.w	r2, #4294967295
 8002b64:	69bb      	ldr	r3, [r7, #24]
 8002b66:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6a:	43da      	mvns	r2, r3
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	401a      	ands	r2, r3
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b74:	f04f 31ff 	mov.w	r1, #4294967295
 8002b78:	697b      	ldr	r3, [r7, #20]
 8002b7a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b7e:	43d9      	mvns	r1, r3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b84:	4313      	orrs	r3, r2
         );
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	3724      	adds	r7, #36	; 0x24
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b90:	4770      	bx	lr
	...

08002b94 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8002b94:	b480      	push	{r7}
 8002b96:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002b98:	f3bf 8f4f 	dsb	sy
}
 8002b9c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002b9e:	4b06      	ldr	r3, [pc, #24]	; (8002bb8 <__NVIC_SystemReset+0x24>)
 8002ba0:	68db      	ldr	r3, [r3, #12]
 8002ba2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002ba6:	4904      	ldr	r1, [pc, #16]	; (8002bb8 <__NVIC_SystemReset+0x24>)
 8002ba8:	4b04      	ldr	r3, [pc, #16]	; (8002bbc <__NVIC_SystemReset+0x28>)
 8002baa:	4313      	orrs	r3, r2
 8002bac:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002bae:	f3bf 8f4f 	dsb	sy
}
 8002bb2:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002bb4:	bf00      	nop
 8002bb6:	e7fd      	b.n	8002bb4 <__NVIC_SystemReset+0x20>
 8002bb8:	e000ed00 	.word	0xe000ed00
 8002bbc:	05fa0004 	.word	0x05fa0004

08002bc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	3b01      	subs	r3, #1
 8002bcc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002bd0:	d301      	bcc.n	8002bd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e00f      	b.n	8002bf6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bd6:	4a0a      	ldr	r2, [pc, #40]	; (8002c00 <SysTick_Config+0x40>)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	3b01      	subs	r3, #1
 8002bdc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bde:	210f      	movs	r1, #15
 8002be0:	f04f 30ff 	mov.w	r0, #4294967295
 8002be4:	f7ff ff78 	bl	8002ad8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002be8:	4b05      	ldr	r3, [pc, #20]	; (8002c00 <SysTick_Config+0x40>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bee:	4b04      	ldr	r3, [pc, #16]	; (8002c00 <SysTick_Config+0x40>)
 8002bf0:	2207      	movs	r2, #7
 8002bf2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002bf4:	2300      	movs	r3, #0
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3708      	adds	r7, #8
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	e000e010 	.word	0xe000e010

08002c04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b082      	sub	sp, #8
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c0c:	6878      	ldr	r0, [r7, #4]
 8002c0e:	f7ff ff13 	bl	8002a38 <__NVIC_SetPriorityGrouping>
}
 8002c12:	bf00      	nop
 8002c14:	3708      	adds	r7, #8
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}

08002c1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c1a:	b580      	push	{r7, lr}
 8002c1c:	b086      	sub	sp, #24
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	4603      	mov	r3, r0
 8002c22:	60b9      	str	r1, [r7, #8]
 8002c24:	607a      	str	r2, [r7, #4]
 8002c26:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002c28:	f7ff ff2a 	bl	8002a80 <__NVIC_GetPriorityGrouping>
 8002c2c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c2e:	687a      	ldr	r2, [r7, #4]
 8002c30:	68b9      	ldr	r1, [r7, #8]
 8002c32:	6978      	ldr	r0, [r7, #20]
 8002c34:	f7ff ff7a 	bl	8002b2c <NVIC_EncodePriority>
 8002c38:	4602      	mov	r2, r0
 8002c3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c3e:	4611      	mov	r1, r2
 8002c40:	4618      	mov	r0, r3
 8002c42:	f7ff ff49 	bl	8002ad8 <__NVIC_SetPriority>
}
 8002c46:	bf00      	nop
 8002c48:	3718      	adds	r7, #24
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}

08002c4e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c4e:	b580      	push	{r7, lr}
 8002c50:	b082      	sub	sp, #8
 8002c52:	af00      	add	r7, sp, #0
 8002c54:	4603      	mov	r3, r0
 8002c56:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f7ff ff1d 	bl	8002a9c <__NVIC_EnableIRQ>
}
 8002c62:	bf00      	nop
 8002c64:	3708      	adds	r7, #8
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd80      	pop	{r7, pc}

08002c6a <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8002c6a:	b580      	push	{r7, lr}
 8002c6c:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8002c6e:	f7ff ff91 	bl	8002b94 <__NVIC_SystemReset>

08002c72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c72:	b580      	push	{r7, lr}
 8002c74:	b082      	sub	sp, #8
 8002c76:	af00      	add	r7, sp, #0
 8002c78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	f7ff ffa0 	bl	8002bc0 <SysTick_Config>
 8002c80:	4603      	mov	r3, r0
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	3708      	adds	r7, #8
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}

08002c8a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002c8a:	b580      	push	{r7, lr}
 8002c8c:	b084      	sub	sp, #16
 8002c8e:	af00      	add	r7, sp, #0
 8002c90:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c92:	2300      	movs	r3, #0
 8002c94:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	2b02      	cmp	r3, #2
 8002ca0:	d00d      	beq.n	8002cbe <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2204      	movs	r2, #4
 8002ca6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2201      	movs	r2, #1
 8002cac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	73fb      	strb	r3, [r7, #15]
 8002cbc:	e047      	b.n	8002d4e <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	681a      	ldr	r2, [r3, #0]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f022 020e 	bic.w	r2, r2, #14
 8002ccc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	681a      	ldr	r2, [r3, #0]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f022 0201 	bic.w	r2, r2, #1
 8002cdc:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ce2:	681a      	ldr	r2, [r3, #0]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ce8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002cec:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cf2:	f003 021f 	and.w	r2, r3, #31
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cfa:	2101      	movs	r1, #1
 8002cfc:	fa01 f202 	lsl.w	r2, r1, r2
 8002d00:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d06:	687a      	ldr	r2, [r7, #4]
 8002d08:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002d0a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d00c      	beq.n	8002d2e <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d1e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002d22:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d28:	687a      	ldr	r2, [r7, #4]
 8002d2a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002d2c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2201      	movs	r2, #1
 8002d32:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d003      	beq.n	8002d4e <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	4798      	blx	r3
    }
  }
  return status;
 8002d4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	3710      	adds	r7, #16
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}

08002d58 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b084      	sub	sp, #16
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d101      	bne.n	8002d6a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e147      	b.n	8002ffa <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d106      	bne.n	8002d84 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f7fd ffea 	bl	8000d58 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	699a      	ldr	r2, [r3, #24]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f022 0210 	bic.w	r2, r2, #16
 8002d92:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002d94:	f7ff fe44 	bl	8002a20 <HAL_GetTick>
 8002d98:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002d9a:	e012      	b.n	8002dc2 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002d9c:	f7ff fe40 	bl	8002a20 <HAL_GetTick>
 8002da0:	4602      	mov	r2, r0
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	1ad3      	subs	r3, r2, r3
 8002da6:	2b0a      	cmp	r3, #10
 8002da8:	d90b      	bls.n	8002dc2 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002dae:	f043 0201 	orr.w	r2, r3, #1
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2203      	movs	r2, #3
 8002dba:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e11b      	b.n	8002ffa <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	699b      	ldr	r3, [r3, #24]
 8002dc8:	f003 0308 	and.w	r3, r3, #8
 8002dcc:	2b08      	cmp	r3, #8
 8002dce:	d0e5      	beq.n	8002d9c <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	699a      	ldr	r2, [r3, #24]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f042 0201 	orr.w	r2, r2, #1
 8002dde:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002de0:	f7ff fe1e 	bl	8002a20 <HAL_GetTick>
 8002de4:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002de6:	e012      	b.n	8002e0e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002de8:	f7ff fe1a 	bl	8002a20 <HAL_GetTick>
 8002dec:	4602      	mov	r2, r0
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	1ad3      	subs	r3, r2, r3
 8002df2:	2b0a      	cmp	r3, #10
 8002df4:	d90b      	bls.n	8002e0e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002dfa:	f043 0201 	orr.w	r2, r3, #1
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2203      	movs	r2, #3
 8002e06:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	e0f5      	b.n	8002ffa <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	699b      	ldr	r3, [r3, #24]
 8002e14:	f003 0301 	and.w	r3, r3, #1
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d0e5      	beq.n	8002de8 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	699a      	ldr	r2, [r3, #24]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f042 0202 	orr.w	r2, r2, #2
 8002e2a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a74      	ldr	r2, [pc, #464]	; (8003004 <HAL_FDCAN_Init+0x2ac>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d103      	bne.n	8002e3e <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8002e36:	4a74      	ldr	r2, [pc, #464]	; (8003008 <HAL_FDCAN_Init+0x2b0>)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	7c1b      	ldrb	r3, [r3, #16]
 8002e42:	2b01      	cmp	r3, #1
 8002e44:	d108      	bne.n	8002e58 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	699a      	ldr	r2, [r3, #24]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002e54:	619a      	str	r2, [r3, #24]
 8002e56:	e007      	b.n	8002e68 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	699a      	ldr	r2, [r3, #24]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002e66:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	7c5b      	ldrb	r3, [r3, #17]
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	d108      	bne.n	8002e82 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	699a      	ldr	r2, [r3, #24]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002e7e:	619a      	str	r2, [r3, #24]
 8002e80:	e007      	b.n	8002e92 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	699a      	ldr	r2, [r3, #24]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002e90:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	7c9b      	ldrb	r3, [r3, #18]
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d108      	bne.n	8002eac <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	699a      	ldr	r2, [r3, #24]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002ea8:	619a      	str	r2, [r3, #24]
 8002eaa:	e007      	b.n	8002ebc <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	699a      	ldr	r2, [r3, #24]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002eba:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	699b      	ldr	r3, [r3, #24]
 8002ec2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	689a      	ldr	r2, [r3, #8]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	430a      	orrs	r2, r1
 8002ed0:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	699a      	ldr	r2, [r3, #24]
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8002ee0:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	691a      	ldr	r2, [r3, #16]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f022 0210 	bic.w	r2, r2, #16
 8002ef0:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	68db      	ldr	r3, [r3, #12]
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d108      	bne.n	8002f0c <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	699a      	ldr	r2, [r3, #24]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f042 0204 	orr.w	r2, r2, #4
 8002f08:	619a      	str	r2, [r3, #24]
 8002f0a:	e02c      	b.n	8002f66 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	68db      	ldr	r3, [r3, #12]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d028      	beq.n	8002f66 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	68db      	ldr	r3, [r3, #12]
 8002f18:	2b02      	cmp	r3, #2
 8002f1a:	d01c      	beq.n	8002f56 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	699a      	ldr	r2, [r3, #24]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002f2a:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	691a      	ldr	r2, [r3, #16]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f042 0210 	orr.w	r2, r2, #16
 8002f3a:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	68db      	ldr	r3, [r3, #12]
 8002f40:	2b03      	cmp	r3, #3
 8002f42:	d110      	bne.n	8002f66 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	699a      	ldr	r2, [r3, #24]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f042 0220 	orr.w	r2, r2, #32
 8002f52:	619a      	str	r2, [r3, #24]
 8002f54:	e007      	b.n	8002f66 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	699a      	ldr	r2, [r3, #24]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f042 0220 	orr.w	r2, r2, #32
 8002f64:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	699b      	ldr	r3, [r3, #24]
 8002f6a:	3b01      	subs	r3, #1
 8002f6c:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	69db      	ldr	r3, [r3, #28]
 8002f72:	3b01      	subs	r3, #1
 8002f74:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002f76:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6a1b      	ldr	r3, [r3, #32]
 8002f7c:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002f7e:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	695b      	ldr	r3, [r3, #20]
 8002f86:	3b01      	subs	r3, #1
 8002f88:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002f8e:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002f90:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002f9a:	d115      	bne.n	8002fc8 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fa0:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fa6:	3b01      	subs	r3, #1
 8002fa8:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002faa:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb0:	3b01      	subs	r3, #1
 8002fb2:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002fb4:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fbc:	3b01      	subs	r3, #1
 8002fbe:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002fc4:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002fc6:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	430a      	orrs	r2, r1
 8002fda:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8002fde:	6878      	ldr	r0, [r7, #4]
 8002fe0:	f000 fd90 	bl	8003b04 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2200      	movs	r2, #0
 8002fee:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 8002ff8:	2300      	movs	r3, #0
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	3710      	adds	r7, #16
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}
 8003002:	bf00      	nop
 8003004:	40006400 	.word	0x40006400
 8003008:	40006500 	.word	0x40006500

0800300c <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 800300c:	b480      	push	{r7}
 800300e:	b087      	sub	sp, #28
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
 8003014:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800301c:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800301e:	7dfb      	ldrb	r3, [r7, #23]
 8003020:	2b01      	cmp	r3, #1
 8003022:	d002      	beq.n	800302a <HAL_FDCAN_ConfigFilter+0x1e>
 8003024:	7dfb      	ldrb	r3, [r7, #23]
 8003026:	2b02      	cmp	r3, #2
 8003028:	d13d      	bne.n	80030a6 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d119      	bne.n	8003066 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	68db      	ldr	r3, [r3, #12]
 800303c:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800303e:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	691b      	ldr	r3, [r3, #16]
 8003044:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8003046:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800304c:	4313      	orrs	r3, r2
 800304e:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	009b      	lsls	r3, r3, #2
 800305a:	4413      	add	r3, r2
 800305c:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	693a      	ldr	r2, [r7, #16]
 8003062:	601a      	str	r2, [r3, #0]
 8003064:	e01d      	b.n	80030a2 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	68db      	ldr	r3, [r3, #12]
 800306a:	075a      	lsls	r2, r3, #29
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	691b      	ldr	r3, [r3, #16]
 8003070:	4313      	orrs	r3, r2
 8003072:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	079a      	lsls	r2, r3, #30
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	695b      	ldr	r3, [r3, #20]
 800307e:	4313      	orrs	r3, r2
 8003080:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	00db      	lsls	r3, r3, #3
 800308c:	4413      	add	r3, r2
 800308e:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	693a      	ldr	r2, [r7, #16]
 8003094:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	3304      	adds	r3, #4
 800309a:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	68fa      	ldr	r2, [r7, #12]
 80030a0:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 80030a2:	2300      	movs	r3, #0
 80030a4:	e006      	b.n	80030b4 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030aa:	f043 0202 	orr.w	r2, r3, #2
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
  }
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	371c      	adds	r7, #28
 80030b8:	46bd      	mov	sp, r7
 80030ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030be:	4770      	bx	lr

080030c0 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b085      	sub	sp, #20
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	60f8      	str	r0, [r7, #12]
 80030c8:	60b9      	str	r1, [r7, #8]
 80030ca:	607a      	str	r2, [r7, #4]
 80030cc:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80030d4:	b2db      	uxtb	r3, r3
 80030d6:	2b01      	cmp	r3, #1
 80030d8:	d116      	bne.n	8003108 <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80030e2:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80030e6:	68bb      	ldr	r3, [r7, #8]
 80030e8:	011a      	lsls	r2, r3, #4
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	009b      	lsls	r3, r3, #2
 80030ee:	431a      	orrs	r2, r3
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	005b      	lsls	r3, r3, #1
 80030f4:	431a      	orrs	r2, r3
 80030f6:	69bb      	ldr	r3, [r7, #24]
 80030f8:	431a      	orrs	r2, r3
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	430a      	orrs	r2, r1
 8003100:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 8003104:	2300      	movs	r3, #0
 8003106:	e006      	b.n	8003116 <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800310c:	f043 0204 	orr.w	r2, r3, #4
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8003114:	2301      	movs	r3, #1
  }
}
 8003116:	4618      	mov	r0, r3
 8003118:	3714      	adds	r7, #20
 800311a:	46bd      	mov	sp, r7
 800311c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003120:	4770      	bx	lr

08003122 <HAL_FDCAN_ConfigTimestampCounter>:
  * @param  TimestampPrescaler Timestamp Counter Prescaler.
  *         This parameter can be a value of @arg FDCAN_Timestamp_Prescaler.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigTimestampCounter(FDCAN_HandleTypeDef *hfdcan, uint32_t TimestampPrescaler)
{
 8003122:	b480      	push	{r7}
 8003124:	b083      	sub	sp, #12
 8003126:	af00      	add	r7, sp, #0
 8003128:	6078      	str	r0, [r7, #4]
 800312a:	6039      	str	r1, [r7, #0]
  /* Check function parameters */
  assert_param(IS_FDCAN_TIMESTAMP_PRESCALER(TimestampPrescaler));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003132:	b2db      	uxtb	r3, r3
 8003134:	2b01      	cmp	r3, #1
 8003136:	d10b      	bne.n	8003150 <HAL_FDCAN_ConfigTimestampCounter+0x2e>
  {
    /* Configure prescaler */
    MODIFY_REG(hfdcan->Instance->TSCC, FDCAN_TSCC_TCP, TimestampPrescaler);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	6a1b      	ldr	r3, [r3, #32]
 800313e:	f423 2170 	bic.w	r1, r3, #983040	; 0xf0000
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	683a      	ldr	r2, [r7, #0]
 8003148:	430a      	orrs	r2, r1
 800314a:	621a      	str	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 800314c:	2300      	movs	r3, #0
 800314e:	e006      	b.n	800315e <HAL_FDCAN_ConfigTimestampCounter+0x3c>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003154:	f043 0204 	orr.w	r2, r3, #4
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800315c:	2301      	movs	r3, #1
  }
}
 800315e:	4618      	mov	r0, r3
 8003160:	370c      	adds	r7, #12
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr

0800316a <HAL_FDCAN_EnableTimestampCounter>:
  * @param  TimestampOperation Timestamp counter operation.
  *         This parameter can be a value of @arg FDCAN_Timestamp.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_EnableTimestampCounter(FDCAN_HandleTypeDef *hfdcan, uint32_t TimestampOperation)
{
 800316a:	b480      	push	{r7}
 800316c:	b083      	sub	sp, #12
 800316e:	af00      	add	r7, sp, #0
 8003170:	6078      	str	r0, [r7, #4]
 8003172:	6039      	str	r1, [r7, #0]
  /* Check function parameters */
  assert_param(IS_FDCAN_TIMESTAMP(TimestampOperation));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800317a:	b2db      	uxtb	r3, r3
 800317c:	2b01      	cmp	r3, #1
 800317e:	d10b      	bne.n	8003198 <HAL_FDCAN_EnableTimestampCounter+0x2e>
  {
    /* Enable timestamp counter */
    MODIFY_REG(hfdcan->Instance->TSCC, FDCAN_TSCC_TSS, TimestampOperation);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	6a1b      	ldr	r3, [r3, #32]
 8003186:	f023 0103 	bic.w	r1, r3, #3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	683a      	ldr	r2, [r7, #0]
 8003190:	430a      	orrs	r2, r1
 8003192:	621a      	str	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 8003194:	2300      	movs	r3, #0
 8003196:	e006      	b.n	80031a6 <HAL_FDCAN_EnableTimestampCounter+0x3c>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800319c:	f043 0204 	orr.w	r2, r3, #4
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
  }
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	370c      	adds	r7, #12
 80031aa:	46bd      	mov	sp, r7
 80031ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b0:	4770      	bx	lr

080031b2 <HAL_FDCAN_GetTimestampCounter>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval Timestamp counter value
  */
uint16_t HAL_FDCAN_GetTimestampCounter(FDCAN_HandleTypeDef *hfdcan)
{
 80031b2:	b480      	push	{r7}
 80031b4:	b083      	sub	sp, #12
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	6078      	str	r0, [r7, #4]
  return (uint16_t)(hfdcan->Instance->TSCV);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c0:	b29b      	uxth	r3, r3
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	370c      	adds	r7, #12
 80031c6:	46bd      	mov	sp, r7
 80031c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031cc:	4770      	bx	lr

080031ce <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80031ce:	b480      	push	{r7}
 80031d0:	b083      	sub	sp, #12
 80031d2:	af00      	add	r7, sp, #0
 80031d4:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	2b01      	cmp	r3, #1
 80031e0:	d110      	bne.n	8003204 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2202      	movs	r2, #2
 80031e6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	699a      	ldr	r2, [r3, #24]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f022 0201 	bic.w	r2, r2, #1
 80031f8:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2200      	movs	r2, #0
 80031fe:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 8003200:	2300      	movs	r3, #0
 8003202:	e006      	b.n	8003212 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003208:	f043 0204 	orr.w	r2, r3, #4
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8003210:	2301      	movs	r3, #1
  }
}
 8003212:	4618      	mov	r0, r3
 8003214:	370c      	adds	r7, #12
 8003216:	46bd      	mov	sp, r7
 8003218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321c:	4770      	bx	lr

0800321e <HAL_FDCAN_Stop>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Stop(FDCAN_HandleTypeDef *hfdcan)
{
 800321e:	b480      	push	{r7}
 8003220:	b085      	sub	sp, #20
 8003222:	af00      	add	r7, sp, #0
 8003224:	6078      	str	r0, [r7, #4]
  uint32_t Counter = 0U;
 8003226:	2300      	movs	r3, #0
 8003228:	60fb      	str	r3, [r7, #12]

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003230:	b2db      	uxtb	r3, r3
 8003232:	2b02      	cmp	r3, #2
 8003234:	d156      	bne.n	80032e4 <HAL_FDCAN_Stop+0xc6>
  {
    /* Request initialisation */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	699a      	ldr	r2, [r3, #24]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f042 0201 	orr.w	r2, r2, #1
 8003244:	619a      	str	r2, [r3, #24]

    /* Wait until the INIT bit into CCCR register is set */
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003246:	e011      	b.n	800326c <HAL_FDCAN_Stop+0x4e>
    {
      /* Check for the Timeout */
      if (Counter > FDCAN_TIMEOUT_VALUE)
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	2b0a      	cmp	r3, #10
 800324c:	d90b      	bls.n	8003266 <HAL_FDCAN_Stop+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003252:	f043 0201 	orr.w	r2, r3, #1
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	661a      	str	r2, [r3, #96]	; 0x60

        /* Change FDCAN state */
        hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2203      	movs	r2, #3
 800325e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e045      	b.n	80032f2 <HAL_FDCAN_Stop+0xd4>
      }

      /* Increment counter */
      Counter++;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	3301      	adds	r3, #1
 800326a:	60fb      	str	r3, [r7, #12]
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	699b      	ldr	r3, [r3, #24]
 8003272:	f003 0301 	and.w	r3, r3, #1
 8003276:	2b00      	cmp	r3, #0
 8003278:	d0e6      	beq.n	8003248 <HAL_FDCAN_Stop+0x2a>
    }

    /* Reset counter */
    Counter = 0U;
 800327a:	2300      	movs	r3, #0
 800327c:	60fb      	str	r3, [r7, #12]

    /* Exit from Sleep mode */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	699a      	ldr	r2, [r3, #24]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f022 0210 	bic.w	r2, r2, #16
 800328c:	619a      	str	r2, [r3, #24]

    /* Wait until FDCAN exits sleep mode */
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800328e:	e011      	b.n	80032b4 <HAL_FDCAN_Stop+0x96>
    {
      /* Check for the Timeout */
      if (Counter > FDCAN_TIMEOUT_VALUE)
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2b0a      	cmp	r3, #10
 8003294:	d90b      	bls.n	80032ae <HAL_FDCAN_Stop+0x90>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800329a:	f043 0201 	orr.w	r2, r3, #1
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Change FDCAN state */
        hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2203      	movs	r2, #3
 80032a6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 80032aa:	2301      	movs	r3, #1
 80032ac:	e021      	b.n	80032f2 <HAL_FDCAN_Stop+0xd4>
      }

      /* Increment counter */
      Counter++;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	3301      	adds	r3, #1
 80032b2:	60fb      	str	r3, [r7, #12]
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	699b      	ldr	r3, [r3, #24]
 80032ba:	f003 0308 	and.w	r3, r3, #8
 80032be:	2b08      	cmp	r3, #8
 80032c0:	d0e6      	beq.n	8003290 <HAL_FDCAN_Stop+0x72>
    }

    /* Enable configuration change */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	699a      	ldr	r2, [r3, #24]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f042 0202 	orr.w	r2, r2, #2
 80032d0:	619a      	str	r2, [r3, #24]

    /* Reset Latest Tx FIFO/Queue Request Buffer Index */
    hfdcan->LatestTxFifoQRequest = 0U;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2200      	movs	r2, #0
 80032d6:	659a      	str	r2, [r3, #88]	; 0x58

    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_READY;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2201      	movs	r2, #1
 80032dc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Return function status */
    return HAL_OK;
 80032e0:	2300      	movs	r3, #0
 80032e2:	e006      	b.n	80032f2 <HAL_FDCAN_Stop+0xd4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032e8:	f043 0208 	orr.w	r2, r3, #8
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
  }
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	3714      	adds	r7, #20
 80032f6:	46bd      	mov	sp, r7
 80032f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fc:	4770      	bx	lr

080032fe <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader,
                                                uint8_t *pTxData)
{
 80032fe:	b580      	push	{r7, lr}
 8003300:	b086      	sub	sp, #24
 8003302:	af00      	add	r7, sp, #0
 8003304:	60f8      	str	r0, [r7, #12]
 8003306:	60b9      	str	r1, [r7, #8]
 8003308:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003310:	b2db      	uxtb	r3, r3
 8003312:	2b02      	cmp	r3, #2
 8003314:	d12c      	bne.n	8003370 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800331e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003322:	2b00      	cmp	r3, #0
 8003324:	d007      	beq.n	8003336 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800332a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	e023      	b.n	800337e <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800333e:	0c1b      	lsrs	r3, r3, #16
 8003340:	f003 0303 	and.w	r3, r3, #3
 8003344:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	687a      	ldr	r2, [r7, #4]
 800334a:	68b9      	ldr	r1, [r7, #8]
 800334c:	68f8      	ldr	r0, [r7, #12]
 800334e:	f000 fc2f 	bl	8003bb0 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	2101      	movs	r1, #1
 8003358:	697a      	ldr	r2, [r7, #20]
 800335a:	fa01 f202 	lsl.w	r2, r1, r2
 800335e:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8003362:	2201      	movs	r2, #1
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	409a      	lsls	r2, r3
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 800336c:	2300      	movs	r3, #0
 800336e:	e006      	b.n	800337e <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003374:	f043 0208 	orr.w	r2, r3, #8
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800337c:	2301      	movs	r3, #1
  }
}
 800337e:	4618      	mov	r0, r3
 8003380:	3718      	adds	r7, #24
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}
	...

08003388 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8003388:	b480      	push	{r7}
 800338a:	b08b      	sub	sp, #44	; 0x2c
 800338c:	af00      	add	r7, sp, #0
 800338e:	60f8      	str	r0, [r7, #12]
 8003390:	60b9      	str	r1, [r7, #8]
 8003392:	607a      	str	r2, [r7, #4]
 8003394:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800339c:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 800339e:	7efb      	ldrb	r3, [r7, #27]
 80033a0:	2b02      	cmp	r3, #2
 80033a2:	f040 80bc 	bne.w	800351e <HAL_FDCAN_GetRxMessage+0x196>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	2b40      	cmp	r3, #64	; 0x40
 80033aa:	d121      	bne.n	80033f0 <HAL_FDCAN_GetRxMessage+0x68>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033b4:	f003 030f 	and.w	r3, r3, #15
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d107      	bne.n	80033cc <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033c0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	e0af      	b.n	800352c <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033d4:	0a1b      	lsrs	r3, r3, #8
 80033d6:	f003 0303 	and.w	r3, r3, #3
 80033da:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	6c99      	ldr	r1, [r3, #72]	; 0x48
 80033e0:	69fa      	ldr	r2, [r7, #28]
 80033e2:	4613      	mov	r3, r2
 80033e4:	00db      	lsls	r3, r3, #3
 80033e6:	4413      	add	r3, r2
 80033e8:	00db      	lsls	r3, r3, #3
 80033ea:	440b      	add	r3, r1
 80033ec:	627b      	str	r3, [r7, #36]	; 0x24
 80033ee:	e020      	b.n	8003432 <HAL_FDCAN_GetRxMessage+0xaa>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80033f8:	f003 030f 	and.w	r3, r3, #15
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d107      	bne.n	8003410 <HAL_FDCAN_GetRxMessage+0x88>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003404:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	e08d      	b.n	800352c <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003418:	0a1b      	lsrs	r3, r3, #8
 800341a:	f003 0303 	and.w	r3, r3, #3
 800341e:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8003424:	69fa      	ldr	r2, [r7, #28]
 8003426:	4613      	mov	r3, r2
 8003428:	00db      	lsls	r3, r3, #3
 800342a:	4413      	add	r3, r2
 800342c:	00db      	lsls	r3, r3, #3
 800342e:	440b      	add	r3, r1
 8003430:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8003432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d107      	bne.n	8003456 <HAL_FDCAN_GetRxMessage+0xce>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8003446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	0c9b      	lsrs	r3, r3, #18
 800344c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	601a      	str	r2, [r3, #0]
 8003454:	e005      	b.n	8003462 <HAL_FDCAN_GetRxMessage+0xda>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8003456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8003462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800346e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800347a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800347c:	3304      	adds	r3, #4
 800347e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8003480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	b29a      	uxth	r2, r3
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 800348a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8003496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80034a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80034ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	0e1b      	lsrs	r3, r3, #24
 80034b4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80034bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	0fda      	lsrs	r2, r3, #31
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80034c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034c8:	3304      	adds	r3, #4
 80034ca:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80034cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ce:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 80034d0:	2300      	movs	r3, #0
 80034d2:	623b      	str	r3, [r7, #32]
 80034d4:	e00a      	b.n	80034ec <HAL_FDCAN_GetRxMessage+0x164>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80034d6:	697a      	ldr	r2, [r7, #20]
 80034d8:	6a3b      	ldr	r3, [r7, #32]
 80034da:	441a      	add	r2, r3
 80034dc:	6839      	ldr	r1, [r7, #0]
 80034de:	6a3b      	ldr	r3, [r7, #32]
 80034e0:	440b      	add	r3, r1
 80034e2:	7812      	ldrb	r2, [r2, #0]
 80034e4:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 80034e6:	6a3b      	ldr	r3, [r7, #32]
 80034e8:	3301      	adds	r3, #1
 80034ea:	623b      	str	r3, [r7, #32]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	68db      	ldr	r3, [r3, #12]
 80034f0:	0c1b      	lsrs	r3, r3, #16
 80034f2:	4a11      	ldr	r2, [pc, #68]	; (8003538 <HAL_FDCAN_GetRxMessage+0x1b0>)
 80034f4:	5cd3      	ldrb	r3, [r2, r3]
 80034f6:	461a      	mov	r2, r3
 80034f8:	6a3b      	ldr	r3, [r7, #32]
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d3eb      	bcc.n	80034d6 <HAL_FDCAN_GetRxMessage+0x14e>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	2b40      	cmp	r3, #64	; 0x40
 8003502:	d105      	bne.n	8003510 <HAL_FDCAN_GetRxMessage+0x188>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	69fa      	ldr	r2, [r7, #28]
 800350a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800350e:	e004      	b.n	800351a <HAL_FDCAN_GetRxMessage+0x192>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	69fa      	ldr	r2, [r7, #28]
 8003516:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }

    /* Return function status */
    return HAL_OK;
 800351a:	2300      	movs	r3, #0
 800351c:	e006      	b.n	800352c <HAL_FDCAN_GetRxMessage+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003522:	f043 0208 	orr.w	r2, r3, #8
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
  }
}
 800352c:	4618      	mov	r0, r3
 800352e:	372c      	adds	r7, #44	; 0x2c
 8003530:	46bd      	mov	sp, r7
 8003532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003536:	4770      	bx	lr
 8003538:	080072f0 	.word	0x080072f0

0800353c <HAL_FDCAN_GetProtocolStatus>:
  *         the configuration information for the specified FDCAN.
  * @param  ProtocolStatus pointer to an FDCAN_ProtocolStatusTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetProtocolStatus(FDCAN_HandleTypeDef *hfdcan, FDCAN_ProtocolStatusTypeDef *ProtocolStatus)
{
 800353c:	b480      	push	{r7}
 800353e:	b085      	sub	sp, #20
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
 8003544:	6039      	str	r1, [r7, #0]
  uint32_t StatusReg;

  /* Read the protocol status register */
  StatusReg = READ_REG(hfdcan->Instance->PSR);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800354c:	60fb      	str	r3, [r7, #12]

  /* Fill the protocol status structure */
  ProtocolStatus->LastErrorCode = (StatusReg & FDCAN_PSR_LEC);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	f003 0207 	and.w	r2, r3, #7
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	601a      	str	r2, [r3, #0]
  ProtocolStatus->DataLastErrorCode = ((StatusReg & FDCAN_PSR_DLEC) >> FDCAN_PSR_DLEC_Pos);
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	0a1b      	lsrs	r3, r3, #8
 800355c:	f003 0207 	and.w	r2, r3, #7
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	605a      	str	r2, [r3, #4]
  ProtocolStatus->Activity = (StatusReg & FDCAN_PSR_ACT);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	f003 0218 	and.w	r2, r3, #24
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	609a      	str	r2, [r3, #8]
  ProtocolStatus->ErrorPassive = ((StatusReg & FDCAN_PSR_EP) >> FDCAN_PSR_EP_Pos);
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	095b      	lsrs	r3, r3, #5
 8003572:	f003 0201 	and.w	r2, r3, #1
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	60da      	str	r2, [r3, #12]
  ProtocolStatus->Warning = ((StatusReg & FDCAN_PSR_EW) >> FDCAN_PSR_EW_Pos);
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	099b      	lsrs	r3, r3, #6
 800357e:	f003 0201 	and.w	r2, r3, #1
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	611a      	str	r2, [r3, #16]
  ProtocolStatus->BusOff = ((StatusReg & FDCAN_PSR_BO) >> FDCAN_PSR_BO_Pos);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	09db      	lsrs	r3, r3, #7
 800358a:	f003 0201 	and.w	r2, r3, #1
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	615a      	str	r2, [r3, #20]
  ProtocolStatus->RxESIflag = ((StatusReg & FDCAN_PSR_RESI) >> FDCAN_PSR_RESI_Pos);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	0adb      	lsrs	r3, r3, #11
 8003596:	f003 0201 	and.w	r2, r3, #1
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	619a      	str	r2, [r3, #24]
  ProtocolStatus->RxBRSflag = ((StatusReg & FDCAN_PSR_RBRS) >> FDCAN_PSR_RBRS_Pos);
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	0b1b      	lsrs	r3, r3, #12
 80035a2:	f003 0201 	and.w	r2, r3, #1
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	61da      	str	r2, [r3, #28]
  ProtocolStatus->RxFDFflag = ((StatusReg & FDCAN_PSR_REDL) >> FDCAN_PSR_REDL_Pos);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	0b5b      	lsrs	r3, r3, #13
 80035ae:	f003 0201 	and.w	r2, r3, #1
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	621a      	str	r2, [r3, #32]
  ProtocolStatus->ProtocolException = ((StatusReg & FDCAN_PSR_PXE) >> FDCAN_PSR_PXE_Pos);
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	0b9b      	lsrs	r3, r3, #14
 80035ba:	f003 0201 	and.w	r2, r3, #1
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	625a      	str	r2, [r3, #36]	; 0x24
  ProtocolStatus->TDCvalue = ((StatusReg & FDCAN_PSR_TDCV) >> FDCAN_PSR_TDCV_Pos);
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	0c1b      	lsrs	r3, r3, #16
 80035c6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	629a      	str	r2, [r3, #40]	; 0x28

  /* Return function status */
  return HAL_OK;
 80035ce:	2300      	movs	r3, #0
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	3714      	adds	r7, #20
 80035d4:	46bd      	mov	sp, r7
 80035d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035da:	4770      	bx	lr

080035dc <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 80035dc:	b480      	push	{r7}
 80035de:	b087      	sub	sp, #28
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	60f8      	str	r0, [r7, #12]
 80035e4:	60b9      	str	r1, [r7, #8]
 80035e6:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80035ee:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80035f0:	7dfb      	ldrb	r3, [r7, #23]
 80035f2:	2b01      	cmp	r3, #1
 80035f4:	d003      	beq.n	80035fe <HAL_FDCAN_ActivateNotification+0x22>
 80035f6:	7dfb      	ldrb	r3, [r7, #23]
 80035f8:	2b02      	cmp	r3, #2
 80035fa:	f040 80c8 	bne.w	800378e <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003604:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	f003 0307 	and.w	r3, r3, #7
 800360c:	2b00      	cmp	r3, #0
 800360e:	d004      	beq.n	800361a <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8003610:	693b      	ldr	r3, [r7, #16]
 8003612:	f003 0301 	and.w	r3, r3, #1
 8003616:	2b00      	cmp	r3, #0
 8003618:	d03b      	beq.n	8003692 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8003620:	2b00      	cmp	r3, #0
 8003622:	d004      	beq.n	800362e <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8003624:	693b      	ldr	r3, [r7, #16]
 8003626:	f003 0302 	and.w	r3, r3, #2
 800362a:	2b00      	cmp	r3, #0
 800362c:	d031      	beq.n	8003692 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800362e:	68bb      	ldr	r3, [r7, #8]
 8003630:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8003634:	2b00      	cmp	r3, #0
 8003636:	d004      	beq.n	8003642 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8003638:	693b      	ldr	r3, [r7, #16]
 800363a:	f003 0304 	and.w	r3, r3, #4
 800363e:	2b00      	cmp	r3, #0
 8003640:	d027      	beq.n	8003692 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8003642:	68bb      	ldr	r3, [r7, #8]
 8003644:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8003648:	2b00      	cmp	r3, #0
 800364a:	d004      	beq.n	8003656 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	f003 0308 	and.w	r3, r3, #8
 8003652:	2b00      	cmp	r3, #0
 8003654:	d01d      	beq.n	8003692 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800365c:	2b00      	cmp	r3, #0
 800365e:	d004      	beq.n	800366a <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	f003 0310 	and.w	r3, r3, #16
 8003666:	2b00      	cmp	r3, #0
 8003668:	d013      	beq.n	8003692 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800366a:	68bb      	ldr	r3, [r7, #8]
 800366c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8003670:	2b00      	cmp	r3, #0
 8003672:	d004      	beq.n	800367e <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	f003 0320 	and.w	r3, r3, #32
 800367a:	2b00      	cmp	r3, #0
 800367c:	d009      	beq.n	8003692 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8003684:	2b00      	cmp	r3, #0
 8003686:	d00c      	beq.n	80036a2 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8003688:	693b      	ldr	r3, [r7, #16]
 800368a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800368e:	2b00      	cmp	r3, #0
 8003690:	d107      	bne.n	80036a2 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f042 0201 	orr.w	r2, r2, #1
 80036a0:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 80036a2:	68bb      	ldr	r3, [r7, #8]
 80036a4:	f003 0307 	and.w	r3, r3, #7
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d004      	beq.n	80036b6 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80036ac:	693b      	ldr	r3, [r7, #16]
 80036ae:	f003 0301 	and.w	r3, r3, #1
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d13b      	bne.n	800372e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80036b6:	68bb      	ldr	r3, [r7, #8]
 80036b8:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d004      	beq.n	80036ca <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80036c0:	693b      	ldr	r3, [r7, #16]
 80036c2:	f003 0302 	and.w	r3, r3, #2
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d131      	bne.n	800372e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d004      	beq.n	80036de <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	f003 0304 	and.w	r3, r3, #4
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d127      	bne.n	800372e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80036de:	68bb      	ldr	r3, [r7, #8]
 80036e0:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d004      	beq.n	80036f2 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80036e8:	693b      	ldr	r3, [r7, #16]
 80036ea:	f003 0308 	and.w	r3, r3, #8
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d11d      	bne.n	800372e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d004      	beq.n	8003706 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	f003 0310 	and.w	r3, r3, #16
 8003702:	2b00      	cmp	r3, #0
 8003704:	d113      	bne.n	800372e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8003706:	68bb      	ldr	r3, [r7, #8]
 8003708:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 800370c:	2b00      	cmp	r3, #0
 800370e:	d004      	beq.n	800371a <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	f003 0320 	and.w	r3, r3, #32
 8003716:	2b00      	cmp	r3, #0
 8003718:	d109      	bne.n	800372e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8003720:	2b00      	cmp	r3, #0
 8003722:	d00c      	beq.n	800373e <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8003724:	693b      	ldr	r3, [r7, #16]
 8003726:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800372a:	2b00      	cmp	r3, #0
 800372c:	d007      	beq.n	800373e <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f042 0202 	orr.w	r2, r2, #2
 800373c:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003744:	2b00      	cmp	r3, #0
 8003746:	d009      	beq.n	800375c <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f8d3 10dc 	ldr.w	r1, [r3, #220]	; 0xdc
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	687a      	ldr	r2, [r7, #4]
 8003756:	430a      	orrs	r2, r1
 8003758:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003762:	2b00      	cmp	r3, #0
 8003764:	d009      	beq.n	800377a <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	687a      	ldr	r2, [r7, #4]
 8003774:	430a      	orrs	r2, r1
 8003776:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	68ba      	ldr	r2, [r7, #8]
 8003786:	430a      	orrs	r2, r1
 8003788:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 800378a:	2300      	movs	r3, #0
 800378c:	e006      	b.n	800379c <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003792:	f043 0202 	orr.w	r2, r3, #2
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
  }
}
 800379c:	4618      	mov	r0, r3
 800379e:	371c      	adds	r7, #28
 80037a0:	46bd      	mov	sp, r7
 80037a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a6:	4770      	bx	lr

080037a8 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b08a      	sub	sp, #40	; 0x28
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  uint32_t Errors;
  uint32_t ErrorStatusITs;
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037b6:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80037ba:	627b      	str	r3, [r7, #36]	; 0x24
  TxEventFifoITs &= hfdcan->Instance->IE;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037c4:	4013      	ands	r3, r2
 80037c6:	627b      	str	r3, [r7, #36]	; 0x24
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037ce:	f003 0307 	and.w	r3, r3, #7
 80037d2:	623b      	str	r3, [r7, #32]
  RxFifo0ITs &= hfdcan->Instance->IE;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037da:	6a3a      	ldr	r2, [r7, #32]
 80037dc:	4013      	ands	r3, r2
 80037de:	623b      	str	r3, [r7, #32]
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037e6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80037ea:	61fb      	str	r3, [r7, #28]
  RxFifo1ITs &= hfdcan->Instance->IE;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037f2:	69fa      	ldr	r2, [r7, #28]
 80037f4:	4013      	ands	r3, r2
 80037f6:	61fb      	str	r3, [r7, #28]
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037fe:	f403 0371 	and.w	r3, r3, #15794176	; 0xf10000
 8003802:	61bb      	str	r3, [r7, #24]
  Errors &= hfdcan->Instance->IE;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800380a:	69ba      	ldr	r2, [r7, #24]
 800380c:	4013      	ands	r3, r2
 800380e:	61bb      	str	r3, [r7, #24]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003816:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800381a:	617b      	str	r3, [r7, #20]
  ErrorStatusITs &= hfdcan->Instance->IE;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003822:	697a      	ldr	r2, [r7, #20]
 8003824:	4013      	ands	r3, r2
 8003826:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800382e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003832:	2b00      	cmp	r3, #0
 8003834:	d00d      	beq.n	8003852 <HAL_FDCAN_IRQHandler+0xaa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800383c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003840:	2b00      	cmp	r3, #0
 8003842:	d006      	beq.n	8003852 <HAL_FDCAN_IRQHandler+0xaa>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	2240      	movs	r2, #64	; 0x40
 800384a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 800384c:	6878      	ldr	r0, [r7, #4]
 800384e:	f000 f939 	bl	8003ac4 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003858:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800385c:	2b00      	cmp	r3, #0
 800385e:	d01b      	beq.n	8003898 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003866:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800386a:	2b00      	cmp	r3, #0
 800386c:	d014      	beq.n	8003898 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8003876:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003880:	693a      	ldr	r2, [r7, #16]
 8003882:	4013      	ands	r3, r2
 8003884:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800388e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8003890:	6939      	ldr	r1, [r7, #16]
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	f000 f8f7 	bl	8003a86 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8003898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800389a:	2b00      	cmp	r3, #0
 800389c:	d007      	beq.n	80038ae <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038a4:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80038a6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80038a8:	6878      	ldr	r0, [r7, #4]
 80038aa:	f000 f8b6 	bl	8003a1a <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 80038ae:	6a3b      	ldr	r3, [r7, #32]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d007      	beq.n	80038c4 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	6a3a      	ldr	r2, [r7, #32]
 80038ba:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 80038bc:	6a39      	ldr	r1, [r7, #32]
 80038be:	6878      	ldr	r0, [r7, #4]
 80038c0:	f000 f8b6 	bl	8003a30 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 80038c4:	69fb      	ldr	r3, [r7, #28]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d007      	beq.n	80038da <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	69fa      	ldr	r2, [r7, #28]
 80038d0:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80038d2:	69f9      	ldr	r1, [r7, #28]
 80038d4:	6878      	ldr	r0, [r7, #4]
 80038d6:	f000 f8b6 	bl	8003a46 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d00e      	beq.n	8003906 <HAL_FDCAN_IRQHandler+0x15e>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d007      	beq.n	8003906 <HAL_FDCAN_IRQHandler+0x15e>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038fe:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8003900:	6878      	ldr	r0, [r7, #4]
 8003902:	f000 f8ab 	bl	8003a5c <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800390c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003910:	2b00      	cmp	r3, #0
 8003912:	d01a      	beq.n	800394a <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800391a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800391e:	2b00      	cmp	r3, #0
 8003920:	d013      	beq.n	800394a <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800392a:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8003934:	68fa      	ldr	r2, [r7, #12]
 8003936:	4013      	ands	r3, r2
 8003938:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	2280      	movs	r2, #128	; 0x80
 8003940:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8003942:	68f9      	ldr	r1, [r7, #12]
 8003944:	6878      	ldr	r0, [r7, #4]
 8003946:	f000 f893 	bl	8003a70 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003950:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003954:	2b00      	cmp	r3, #0
 8003956:	d00e      	beq.n	8003976 <HAL_FDCAN_IRQHandler+0x1ce>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800395e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003962:	2b00      	cmp	r3, #0
 8003964:	d007      	beq.n	8003976 <HAL_FDCAN_IRQHandler+0x1ce>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800396e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8003970:	6878      	ldr	r0, [r7, #4]
 8003972:	f000 f893 	bl	8003a9c <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800397c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003980:	2b00      	cmp	r3, #0
 8003982:	d00e      	beq.n	80039a2 <HAL_FDCAN_IRQHandler+0x1fa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800398a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800398e:	2b00      	cmp	r3, #0
 8003990:	d007      	beq.n	80039a2 <HAL_FDCAN_IRQHandler+0x1fa>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800399a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800399c:	6878      	ldr	r0, [r7, #4]
 800399e:	f000 f887 	bl	8003ab0 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d011      	beq.n	80039d4 <HAL_FDCAN_IRQHandler+0x22c>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d00a      	beq.n	80039d4 <HAL_FDCAN_IRQHandler+0x22c>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80039c6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039cc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d007      	beq.n	80039ea <HAL_FDCAN_IRQHandler+0x242>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	697a      	ldr	r2, [r7, #20]
 80039e0:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80039e2:	6979      	ldr	r1, [r7, #20]
 80039e4:	6878      	ldr	r0, [r7, #4]
 80039e6:	f000 f881 	bl	8003aec <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 80039ea:	69bb      	ldr	r3, [r7, #24]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d009      	beq.n	8003a04 <HAL_FDCAN_IRQHandler+0x25c>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	69ba      	ldr	r2, [r7, #24]
 80039f6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80039fc:	69bb      	ldr	r3, [r7, #24]
 80039fe:	431a      	orrs	r2, r3
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d002      	beq.n	8003a12 <HAL_FDCAN_IRQHandler+0x26a>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	f000 f863 	bl	8003ad8 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8003a12:	bf00      	nop
 8003a14:	3728      	adds	r7, #40	; 0x28
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}

08003a1a <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8003a1a:	b480      	push	{r7}
 8003a1c:	b083      	sub	sp, #12
 8003a1e:	af00      	add	r7, sp, #0
 8003a20:	6078      	str	r0, [r7, #4]
 8003a22:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8003a24:	bf00      	nop
 8003a26:	370c      	adds	r7, #12
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2e:	4770      	bx	lr

08003a30 <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8003a30:	b480      	push	{r7}
 8003a32:	b083      	sub	sp, #12
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
 8003a38:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 8003a3a:	bf00      	nop
 8003a3c:	370c      	adds	r7, #12
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a44:	4770      	bx	lr

08003a46 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8003a46:	b480      	push	{r7}
 8003a48:	b083      	sub	sp, #12
 8003a4a:	af00      	add	r7, sp, #0
 8003a4c:	6078      	str	r0, [r7, #4]
 8003a4e:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8003a50:	bf00      	nop
 8003a52:	370c      	adds	r7, #12
 8003a54:	46bd      	mov	sp, r7
 8003a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5a:	4770      	bx	lr

08003a5c <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b083      	sub	sp, #12
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8003a64:	bf00      	nop
 8003a66:	370c      	adds	r7, #12
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6e:	4770      	bx	lr

08003a70 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b083      	sub	sp, #12
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
 8003a78:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8003a7a:	bf00      	nop
 8003a7c:	370c      	adds	r7, #12
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a84:	4770      	bx	lr

08003a86 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8003a86:	b480      	push	{r7}
 8003a88:	b083      	sub	sp, #12
 8003a8a:	af00      	add	r7, sp, #0
 8003a8c:	6078      	str	r0, [r7, #4]
 8003a8e:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8003a90:	bf00      	nop
 8003a92:	370c      	adds	r7, #12
 8003a94:	46bd      	mov	sp, r7
 8003a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9a:	4770      	bx	lr

08003a9c <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b083      	sub	sp, #12
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8003aa4:	bf00      	nop
 8003aa6:	370c      	adds	r7, #12
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aae:	4770      	bx	lr

08003ab0 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b083      	sub	sp, #12
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8003ab8:	bf00      	nop
 8003aba:	370c      	adds	r7, #12
 8003abc:	46bd      	mov	sp, r7
 8003abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac2:	4770      	bx	lr

08003ac4 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b083      	sub	sp, #12
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8003acc:	bf00      	nop
 8003ace:	370c      	adds	r7, #12
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr

08003ad8 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b083      	sub	sp, #12
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8003ae0:	bf00      	nop
 8003ae2:	370c      	adds	r7, #12
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr

08003aec <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b083      	sub	sp, #12
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
 8003af4:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8003af6:	bf00      	nop
 8003af8:	370c      	adds	r7, #12
 8003afa:	46bd      	mov	sp, r7
 8003afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b00:	4770      	bx	lr
	...

08003b04 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b085      	sub	sp, #20
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8003b0c:	4b27      	ldr	r3, [pc, #156]	; (8003bac <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8003b0e:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	68ba      	ldr	r2, [r7, #8]
 8003b14:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b1e:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b26:	041a      	lsls	r2, r3, #16
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	430a      	orrs	r2, r1
 8003b2e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b44:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b4c:	061a      	lsls	r2, r3, #24
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	430a      	orrs	r2, r1
 8003b54:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8003b6c:	68bb      	ldr	r3, [r7, #8]
 8003b6e:	f503 7218 	add.w	r2, r3, #608	; 0x260
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8003b76:	68bb      	ldr	r3, [r7, #8]
 8003b78:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	60fb      	str	r3, [r7, #12]
 8003b84:	e005      	b.n	8003b92 <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	3304      	adds	r3, #4
 8003b90:	60fb      	str	r3, [r7, #12]
 8003b92:	68bb      	ldr	r3, [r7, #8]
 8003b94:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8003b98:	68fa      	ldr	r2, [r7, #12]
 8003b9a:	429a      	cmp	r2, r3
 8003b9c:	d3f3      	bcc.n	8003b86 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8003b9e:	bf00      	nop
 8003ba0:	bf00      	nop
 8003ba2:	3714      	adds	r7, #20
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003baa:	4770      	bx	lr
 8003bac:	4000a400 	.word	0x4000a400

08003bb0 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData,
                                   uint32_t BufferIndex)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	b089      	sub	sp, #36	; 0x24
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	60f8      	str	r0, [r7, #12]
 8003bb8:	60b9      	str	r1, [r7, #8]
 8003bba:	607a      	str	r2, [r7, #4]
 8003bbc:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d10a      	bne.n	8003bdc <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8003bce:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	61fb      	str	r3, [r7, #28]
 8003bda:	e00a      	b.n	8003bf2 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8003be4:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8003bea:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003bec:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003bf0:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	6a1b      	ldr	r3, [r3, #32]
 8003bf6:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8003bf8:	68bb      	ldr	r3, [r7, #8]
 8003bfa:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003bfc:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8003c02:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8003c08:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 8003c0a:	68bb      	ldr	r3, [r7, #8]
 8003c0c:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003c16:	683a      	ldr	r2, [r7, #0]
 8003c18:	4613      	mov	r3, r2
 8003c1a:	00db      	lsls	r3, r3, #3
 8003c1c:	4413      	add	r3, r2
 8003c1e:	00db      	lsls	r3, r3, #3
 8003c20:	440b      	add	r3, r1
 8003c22:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8003c24:	69bb      	ldr	r3, [r7, #24]
 8003c26:	69fa      	ldr	r2, [r7, #28]
 8003c28:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8003c2a:	69bb      	ldr	r3, [r7, #24]
 8003c2c:	3304      	adds	r3, #4
 8003c2e:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8003c30:	69bb      	ldr	r3, [r7, #24]
 8003c32:	693a      	ldr	r2, [r7, #16]
 8003c34:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8003c36:	69bb      	ldr	r3, [r7, #24]
 8003c38:	3304      	adds	r3, #4
 8003c3a:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	617b      	str	r3, [r7, #20]
 8003c40:	e020      	b.n	8003c84 <FDCAN_CopyMessageToRAM+0xd4>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	3303      	adds	r3, #3
 8003c46:	687a      	ldr	r2, [r7, #4]
 8003c48:	4413      	add	r3, r2
 8003c4a:	781b      	ldrb	r3, [r3, #0]
 8003c4c:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8003c4e:	697b      	ldr	r3, [r7, #20]
 8003c50:	3302      	adds	r3, #2
 8003c52:	6879      	ldr	r1, [r7, #4]
 8003c54:	440b      	add	r3, r1
 8003c56:	781b      	ldrb	r3, [r3, #0]
 8003c58:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003c5a:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	3301      	adds	r3, #1
 8003c60:	6879      	ldr	r1, [r7, #4]
 8003c62:	440b      	add	r3, r1
 8003c64:	781b      	ldrb	r3, [r3, #0]
 8003c66:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8003c68:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8003c6a:	6879      	ldr	r1, [r7, #4]
 8003c6c:	697a      	ldr	r2, [r7, #20]
 8003c6e:	440a      	add	r2, r1
 8003c70:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8003c72:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003c74:	69bb      	ldr	r3, [r7, #24]
 8003c76:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8003c78:	69bb      	ldr	r3, [r7, #24]
 8003c7a:	3304      	adds	r3, #4
 8003c7c:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	3304      	adds	r3, #4
 8003c82:	617b      	str	r3, [r7, #20]
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	68db      	ldr	r3, [r3, #12]
 8003c88:	0c1b      	lsrs	r3, r3, #16
 8003c8a:	4a06      	ldr	r2, [pc, #24]	; (8003ca4 <FDCAN_CopyMessageToRAM+0xf4>)
 8003c8c:	5cd3      	ldrb	r3, [r2, r3]
 8003c8e:	461a      	mov	r2, r3
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d3d5      	bcc.n	8003c42 <FDCAN_CopyMessageToRAM+0x92>
  }
}
 8003c96:	bf00      	nop
 8003c98:	bf00      	nop
 8003c9a:	3724      	adds	r7, #36	; 0x24
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca2:	4770      	bx	lr
 8003ca4:	080072f0 	.word	0x080072f0

08003ca8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b087      	sub	sp, #28
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
 8003cb0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003cb6:	e15a      	b.n	8003f6e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	2101      	movs	r1, #1
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	fa01 f303 	lsl.w	r3, r1, r3
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	f000 814c 	beq.w	8003f68 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	d00b      	beq.n	8003cf0 <HAL_GPIO_Init+0x48>
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	2b02      	cmp	r3, #2
 8003cde:	d007      	beq.n	8003cf0 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003ce4:	2b11      	cmp	r3, #17
 8003ce6:	d003      	beq.n	8003cf0 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	2b12      	cmp	r3, #18
 8003cee:	d130      	bne.n	8003d52 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003cf6:	697b      	ldr	r3, [r7, #20]
 8003cf8:	005b      	lsls	r3, r3, #1
 8003cfa:	2203      	movs	r2, #3
 8003cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8003d00:	43db      	mvns	r3, r3
 8003d02:	693a      	ldr	r2, [r7, #16]
 8003d04:	4013      	ands	r3, r2
 8003d06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	68da      	ldr	r2, [r3, #12]
 8003d0c:	697b      	ldr	r3, [r7, #20]
 8003d0e:	005b      	lsls	r3, r3, #1
 8003d10:	fa02 f303 	lsl.w	r3, r2, r3
 8003d14:	693a      	ldr	r2, [r7, #16]
 8003d16:	4313      	orrs	r3, r2
 8003d18:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	693a      	ldr	r2, [r7, #16]
 8003d1e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003d26:	2201      	movs	r2, #1
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d2e:	43db      	mvns	r3, r3
 8003d30:	693a      	ldr	r2, [r7, #16]
 8003d32:	4013      	ands	r3, r2
 8003d34:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	091b      	lsrs	r3, r3, #4
 8003d3c:	f003 0201 	and.w	r2, r3, #1
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	fa02 f303 	lsl.w	r3, r2, r3
 8003d46:	693a      	ldr	r2, [r7, #16]
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	693a      	ldr	r2, [r7, #16]
 8003d50:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	68db      	ldr	r3, [r3, #12]
 8003d56:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	005b      	lsls	r3, r3, #1
 8003d5c:	2203      	movs	r2, #3
 8003d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d62:	43db      	mvns	r3, r3
 8003d64:	693a      	ldr	r2, [r7, #16]
 8003d66:	4013      	ands	r3, r2
 8003d68:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	689a      	ldr	r2, [r3, #8]
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	005b      	lsls	r3, r3, #1
 8003d72:	fa02 f303 	lsl.w	r3, r2, r3
 8003d76:	693a      	ldr	r2, [r7, #16]
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	693a      	ldr	r2, [r7, #16]
 8003d80:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	2b02      	cmp	r3, #2
 8003d88:	d003      	beq.n	8003d92 <HAL_GPIO_Init+0xea>
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	2b12      	cmp	r3, #18
 8003d90:	d123      	bne.n	8003dda <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	08da      	lsrs	r2, r3, #3
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	3208      	adds	r2, #8
 8003d9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d9e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	f003 0307 	and.w	r3, r3, #7
 8003da6:	009b      	lsls	r3, r3, #2
 8003da8:	220f      	movs	r2, #15
 8003daa:	fa02 f303 	lsl.w	r3, r2, r3
 8003dae:	43db      	mvns	r3, r3
 8003db0:	693a      	ldr	r2, [r7, #16]
 8003db2:	4013      	ands	r3, r2
 8003db4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	691a      	ldr	r2, [r3, #16]
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	f003 0307 	and.w	r3, r3, #7
 8003dc0:	009b      	lsls	r3, r3, #2
 8003dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc6:	693a      	ldr	r2, [r7, #16]
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003dcc:	697b      	ldr	r3, [r7, #20]
 8003dce:	08da      	lsrs	r2, r3, #3
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	3208      	adds	r2, #8
 8003dd4:	6939      	ldr	r1, [r7, #16]
 8003dd6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003de0:	697b      	ldr	r3, [r7, #20]
 8003de2:	005b      	lsls	r3, r3, #1
 8003de4:	2203      	movs	r2, #3
 8003de6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dea:	43db      	mvns	r3, r3
 8003dec:	693a      	ldr	r2, [r7, #16]
 8003dee:	4013      	ands	r3, r2
 8003df0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	f003 0203 	and.w	r2, r3, #3
 8003dfa:	697b      	ldr	r3, [r7, #20]
 8003dfc:	005b      	lsls	r3, r3, #1
 8003dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8003e02:	693a      	ldr	r2, [r7, #16]
 8003e04:	4313      	orrs	r3, r2
 8003e06:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	693a      	ldr	r2, [r7, #16]
 8003e0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	f000 80a6 	beq.w	8003f68 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e1c:	4b5b      	ldr	r3, [pc, #364]	; (8003f8c <HAL_GPIO_Init+0x2e4>)
 8003e1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e20:	4a5a      	ldr	r2, [pc, #360]	; (8003f8c <HAL_GPIO_Init+0x2e4>)
 8003e22:	f043 0301 	orr.w	r3, r3, #1
 8003e26:	6613      	str	r3, [r2, #96]	; 0x60
 8003e28:	4b58      	ldr	r3, [pc, #352]	; (8003f8c <HAL_GPIO_Init+0x2e4>)
 8003e2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e2c:	f003 0301 	and.w	r3, r3, #1
 8003e30:	60bb      	str	r3, [r7, #8]
 8003e32:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003e34:	4a56      	ldr	r2, [pc, #344]	; (8003f90 <HAL_GPIO_Init+0x2e8>)
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	089b      	lsrs	r3, r3, #2
 8003e3a:	3302      	adds	r3, #2
 8003e3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e40:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	f003 0303 	and.w	r3, r3, #3
 8003e48:	009b      	lsls	r3, r3, #2
 8003e4a:	220f      	movs	r2, #15
 8003e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e50:	43db      	mvns	r3, r3
 8003e52:	693a      	ldr	r2, [r7, #16]
 8003e54:	4013      	ands	r3, r2
 8003e56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003e5e:	d01f      	beq.n	8003ea0 <HAL_GPIO_Init+0x1f8>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	4a4c      	ldr	r2, [pc, #304]	; (8003f94 <HAL_GPIO_Init+0x2ec>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d019      	beq.n	8003e9c <HAL_GPIO_Init+0x1f4>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	4a4b      	ldr	r2, [pc, #300]	; (8003f98 <HAL_GPIO_Init+0x2f0>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d013      	beq.n	8003e98 <HAL_GPIO_Init+0x1f0>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	4a4a      	ldr	r2, [pc, #296]	; (8003f9c <HAL_GPIO_Init+0x2f4>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d00d      	beq.n	8003e94 <HAL_GPIO_Init+0x1ec>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	4a49      	ldr	r2, [pc, #292]	; (8003fa0 <HAL_GPIO_Init+0x2f8>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d007      	beq.n	8003e90 <HAL_GPIO_Init+0x1e8>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	4a48      	ldr	r2, [pc, #288]	; (8003fa4 <HAL_GPIO_Init+0x2fc>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d101      	bne.n	8003e8c <HAL_GPIO_Init+0x1e4>
 8003e88:	2305      	movs	r3, #5
 8003e8a:	e00a      	b.n	8003ea2 <HAL_GPIO_Init+0x1fa>
 8003e8c:	2306      	movs	r3, #6
 8003e8e:	e008      	b.n	8003ea2 <HAL_GPIO_Init+0x1fa>
 8003e90:	2304      	movs	r3, #4
 8003e92:	e006      	b.n	8003ea2 <HAL_GPIO_Init+0x1fa>
 8003e94:	2303      	movs	r3, #3
 8003e96:	e004      	b.n	8003ea2 <HAL_GPIO_Init+0x1fa>
 8003e98:	2302      	movs	r3, #2
 8003e9a:	e002      	b.n	8003ea2 <HAL_GPIO_Init+0x1fa>
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	e000      	b.n	8003ea2 <HAL_GPIO_Init+0x1fa>
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	697a      	ldr	r2, [r7, #20]
 8003ea4:	f002 0203 	and.w	r2, r2, #3
 8003ea8:	0092      	lsls	r2, r2, #2
 8003eaa:	4093      	lsls	r3, r2
 8003eac:	693a      	ldr	r2, [r7, #16]
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003eb2:	4937      	ldr	r1, [pc, #220]	; (8003f90 <HAL_GPIO_Init+0x2e8>)
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	089b      	lsrs	r3, r3, #2
 8003eb8:	3302      	adds	r3, #2
 8003eba:	693a      	ldr	r2, [r7, #16]
 8003ebc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003ec0:	4b39      	ldr	r3, [pc, #228]	; (8003fa8 <HAL_GPIO_Init+0x300>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	43db      	mvns	r3, r3
 8003eca:	693a      	ldr	r2, [r7, #16]
 8003ecc:	4013      	ands	r3, r2
 8003ece:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d003      	beq.n	8003ee4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003edc:	693a      	ldr	r2, [r7, #16]
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003ee4:	4a30      	ldr	r2, [pc, #192]	; (8003fa8 <HAL_GPIO_Init+0x300>)
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8003eea:	4b2f      	ldr	r3, [pc, #188]	; (8003fa8 <HAL_GPIO_Init+0x300>)
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	43db      	mvns	r3, r3
 8003ef4:	693a      	ldr	r2, [r7, #16]
 8003ef6:	4013      	ands	r3, r2
 8003ef8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d003      	beq.n	8003f0e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003f06:	693a      	ldr	r2, [r7, #16]
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003f0e:	4a26      	ldr	r2, [pc, #152]	; (8003fa8 <HAL_GPIO_Init+0x300>)
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003f14:	4b24      	ldr	r3, [pc, #144]	; (8003fa8 <HAL_GPIO_Init+0x300>)
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	43db      	mvns	r3, r3
 8003f1e:	693a      	ldr	r2, [r7, #16]
 8003f20:	4013      	ands	r3, r2
 8003f22:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d003      	beq.n	8003f38 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003f30:	693a      	ldr	r2, [r7, #16]
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	4313      	orrs	r3, r2
 8003f36:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003f38:	4a1b      	ldr	r2, [pc, #108]	; (8003fa8 <HAL_GPIO_Init+0x300>)
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003f3e:	4b1a      	ldr	r3, [pc, #104]	; (8003fa8 <HAL_GPIO_Init+0x300>)
 8003f40:	68db      	ldr	r3, [r3, #12]
 8003f42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	43db      	mvns	r3, r3
 8003f48:	693a      	ldr	r2, [r7, #16]
 8003f4a:	4013      	ands	r3, r2
 8003f4c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d003      	beq.n	8003f62 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003f5a:	693a      	ldr	r2, [r7, #16]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003f62:	4a11      	ldr	r2, [pc, #68]	; (8003fa8 <HAL_GPIO_Init+0x300>)
 8003f64:	693b      	ldr	r3, [r7, #16]
 8003f66:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	3301      	adds	r3, #1
 8003f6c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	fa22 f303 	lsr.w	r3, r2, r3
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	f47f ae9d 	bne.w	8003cb8 <HAL_GPIO_Init+0x10>
  }
}
 8003f7e:	bf00      	nop
 8003f80:	bf00      	nop
 8003f82:	371c      	adds	r7, #28
 8003f84:	46bd      	mov	sp, r7
 8003f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8a:	4770      	bx	lr
 8003f8c:	40021000 	.word	0x40021000
 8003f90:	40010000 	.word	0x40010000
 8003f94:	48000400 	.word	0x48000400
 8003f98:	48000800 	.word	0x48000800
 8003f9c:	48000c00 	.word	0x48000c00
 8003fa0:	48001000 	.word	0x48001000
 8003fa4:	48001400 	.word	0x48001400
 8003fa8:	40010400 	.word	0x40010400

08003fac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b083      	sub	sp, #12
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
 8003fb4:	460b      	mov	r3, r1
 8003fb6:	807b      	strh	r3, [r7, #2]
 8003fb8:	4613      	mov	r3, r2
 8003fba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003fbc:	787b      	ldrb	r3, [r7, #1]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d003      	beq.n	8003fca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003fc2:	887a      	ldrh	r2, [r7, #2]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003fc8:	e002      	b.n	8003fd0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003fca:	887a      	ldrh	r2, [r7, #2]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003fd0:	bf00      	nop
 8003fd2:	370c      	adds	r7, #12
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fda:	4770      	bx	lr

08003fdc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	b085      	sub	sp, #20
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d141      	bne.n	800406e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003fea:	4b4b      	ldr	r3, [pc, #300]	; (8004118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003ff2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ff6:	d131      	bne.n	800405c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003ff8:	4b47      	ldr	r3, [pc, #284]	; (8004118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ffa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003ffe:	4a46      	ldr	r2, [pc, #280]	; (8004118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004000:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004004:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004008:	4b43      	ldr	r3, [pc, #268]	; (8004118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004010:	4a41      	ldr	r2, [pc, #260]	; (8004118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004012:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004016:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004018:	4b40      	ldr	r3, [pc, #256]	; (800411c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	2232      	movs	r2, #50	; 0x32
 800401e:	fb02 f303 	mul.w	r3, r2, r3
 8004022:	4a3f      	ldr	r2, [pc, #252]	; (8004120 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004024:	fba2 2303 	umull	r2, r3, r2, r3
 8004028:	0c9b      	lsrs	r3, r3, #18
 800402a:	3301      	adds	r3, #1
 800402c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800402e:	e002      	b.n	8004036 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	3b01      	subs	r3, #1
 8004034:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004036:	4b38      	ldr	r3, [pc, #224]	; (8004118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004038:	695b      	ldr	r3, [r3, #20]
 800403a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800403e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004042:	d102      	bne.n	800404a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d1f2      	bne.n	8004030 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800404a:	4b33      	ldr	r3, [pc, #204]	; (8004118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800404c:	695b      	ldr	r3, [r3, #20]
 800404e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004052:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004056:	d158      	bne.n	800410a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004058:	2303      	movs	r3, #3
 800405a:	e057      	b.n	800410c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800405c:	4b2e      	ldr	r3, [pc, #184]	; (8004118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800405e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004062:	4a2d      	ldr	r2, [pc, #180]	; (8004118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004064:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004068:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800406c:	e04d      	b.n	800410a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004074:	d141      	bne.n	80040fa <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004076:	4b28      	ldr	r3, [pc, #160]	; (8004118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800407e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004082:	d131      	bne.n	80040e8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004084:	4b24      	ldr	r3, [pc, #144]	; (8004118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004086:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800408a:	4a23      	ldr	r2, [pc, #140]	; (8004118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800408c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004090:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004094:	4b20      	ldr	r3, [pc, #128]	; (8004118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800409c:	4a1e      	ldr	r2, [pc, #120]	; (8004118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800409e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80040a2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80040a4:	4b1d      	ldr	r3, [pc, #116]	; (800411c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	2232      	movs	r2, #50	; 0x32
 80040aa:	fb02 f303 	mul.w	r3, r2, r3
 80040ae:	4a1c      	ldr	r2, [pc, #112]	; (8004120 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80040b0:	fba2 2303 	umull	r2, r3, r2, r3
 80040b4:	0c9b      	lsrs	r3, r3, #18
 80040b6:	3301      	adds	r3, #1
 80040b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80040ba:	e002      	b.n	80040c2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	3b01      	subs	r3, #1
 80040c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80040c2:	4b15      	ldr	r3, [pc, #84]	; (8004118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040c4:	695b      	ldr	r3, [r3, #20]
 80040c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040ce:	d102      	bne.n	80040d6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d1f2      	bne.n	80040bc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80040d6:	4b10      	ldr	r3, [pc, #64]	; (8004118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040d8:	695b      	ldr	r3, [r3, #20]
 80040da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040e2:	d112      	bne.n	800410a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80040e4:	2303      	movs	r3, #3
 80040e6:	e011      	b.n	800410c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80040e8:	4b0b      	ldr	r3, [pc, #44]	; (8004118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80040ee:	4a0a      	ldr	r2, [pc, #40]	; (8004118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040f4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80040f8:	e007      	b.n	800410a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80040fa:	4b07      	ldr	r3, [pc, #28]	; (8004118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004102:	4a05      	ldr	r2, [pc, #20]	; (8004118 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004104:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004108:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800410a:	2300      	movs	r3, #0
}
 800410c:	4618      	mov	r0, r3
 800410e:	3714      	adds	r7, #20
 8004110:	46bd      	mov	sp, r7
 8004112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004116:	4770      	bx	lr
 8004118:	40007000 	.word	0x40007000
 800411c:	20000000 	.word	0x20000000
 8004120:	431bde83 	.word	0x431bde83

08004124 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004124:	b480      	push	{r7}
 8004126:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004128:	4b05      	ldr	r3, [pc, #20]	; (8004140 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800412a:	689b      	ldr	r3, [r3, #8]
 800412c:	4a04      	ldr	r2, [pc, #16]	; (8004140 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800412e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004132:	6093      	str	r3, [r2, #8]
}
 8004134:	bf00      	nop
 8004136:	46bd      	mov	sp, r7
 8004138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413c:	4770      	bx	lr
 800413e:	bf00      	nop
 8004140:	40007000 	.word	0x40007000

08004144 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b088      	sub	sp, #32
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d101      	bne.n	8004156 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	e308      	b.n	8004768 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f003 0301 	and.w	r3, r3, #1
 800415e:	2b00      	cmp	r3, #0
 8004160:	d075      	beq.n	800424e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004162:	4ba3      	ldr	r3, [pc, #652]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	f003 030c 	and.w	r3, r3, #12
 800416a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800416c:	4ba0      	ldr	r3, [pc, #640]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 800416e:	68db      	ldr	r3, [r3, #12]
 8004170:	f003 0303 	and.w	r3, r3, #3
 8004174:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004176:	69bb      	ldr	r3, [r7, #24]
 8004178:	2b0c      	cmp	r3, #12
 800417a:	d102      	bne.n	8004182 <HAL_RCC_OscConfig+0x3e>
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	2b03      	cmp	r3, #3
 8004180:	d002      	beq.n	8004188 <HAL_RCC_OscConfig+0x44>
 8004182:	69bb      	ldr	r3, [r7, #24]
 8004184:	2b08      	cmp	r3, #8
 8004186:	d10b      	bne.n	80041a0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004188:	4b99      	ldr	r3, [pc, #612]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004190:	2b00      	cmp	r3, #0
 8004192:	d05b      	beq.n	800424c <HAL_RCC_OscConfig+0x108>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d157      	bne.n	800424c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	e2e3      	b.n	8004768 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041a8:	d106      	bne.n	80041b8 <HAL_RCC_OscConfig+0x74>
 80041aa:	4b91      	ldr	r3, [pc, #580]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4a90      	ldr	r2, [pc, #576]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 80041b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041b4:	6013      	str	r3, [r2, #0]
 80041b6:	e01d      	b.n	80041f4 <HAL_RCC_OscConfig+0xb0>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80041c0:	d10c      	bne.n	80041dc <HAL_RCC_OscConfig+0x98>
 80041c2:	4b8b      	ldr	r3, [pc, #556]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a8a      	ldr	r2, [pc, #552]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 80041c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80041cc:	6013      	str	r3, [r2, #0]
 80041ce:	4b88      	ldr	r3, [pc, #544]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4a87      	ldr	r2, [pc, #540]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 80041d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041d8:	6013      	str	r3, [r2, #0]
 80041da:	e00b      	b.n	80041f4 <HAL_RCC_OscConfig+0xb0>
 80041dc:	4b84      	ldr	r3, [pc, #528]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a83      	ldr	r2, [pc, #524]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 80041e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80041e6:	6013      	str	r3, [r2, #0]
 80041e8:	4b81      	ldr	r3, [pc, #516]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a80      	ldr	r2, [pc, #512]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 80041ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80041f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d013      	beq.n	8004224 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041fc:	f7fe fc10 	bl	8002a20 <HAL_GetTick>
 8004200:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004202:	e008      	b.n	8004216 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004204:	f7fe fc0c 	bl	8002a20 <HAL_GetTick>
 8004208:	4602      	mov	r2, r0
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	1ad3      	subs	r3, r2, r3
 800420e:	2b64      	cmp	r3, #100	; 0x64
 8004210:	d901      	bls.n	8004216 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004212:	2303      	movs	r3, #3
 8004214:	e2a8      	b.n	8004768 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004216:	4b76      	ldr	r3, [pc, #472]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800421e:	2b00      	cmp	r3, #0
 8004220:	d0f0      	beq.n	8004204 <HAL_RCC_OscConfig+0xc0>
 8004222:	e014      	b.n	800424e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004224:	f7fe fbfc 	bl	8002a20 <HAL_GetTick>
 8004228:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800422a:	e008      	b.n	800423e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800422c:	f7fe fbf8 	bl	8002a20 <HAL_GetTick>
 8004230:	4602      	mov	r2, r0
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	1ad3      	subs	r3, r2, r3
 8004236:	2b64      	cmp	r3, #100	; 0x64
 8004238:	d901      	bls.n	800423e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800423a:	2303      	movs	r3, #3
 800423c:	e294      	b.n	8004768 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800423e:	4b6c      	ldr	r3, [pc, #432]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004246:	2b00      	cmp	r3, #0
 8004248:	d1f0      	bne.n	800422c <HAL_RCC_OscConfig+0xe8>
 800424a:	e000      	b.n	800424e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800424c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f003 0302 	and.w	r3, r3, #2
 8004256:	2b00      	cmp	r3, #0
 8004258:	d075      	beq.n	8004346 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800425a:	4b65      	ldr	r3, [pc, #404]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	f003 030c 	and.w	r3, r3, #12
 8004262:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004264:	4b62      	ldr	r3, [pc, #392]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 8004266:	68db      	ldr	r3, [r3, #12]
 8004268:	f003 0303 	and.w	r3, r3, #3
 800426c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800426e:	69bb      	ldr	r3, [r7, #24]
 8004270:	2b0c      	cmp	r3, #12
 8004272:	d102      	bne.n	800427a <HAL_RCC_OscConfig+0x136>
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	2b02      	cmp	r3, #2
 8004278:	d002      	beq.n	8004280 <HAL_RCC_OscConfig+0x13c>
 800427a:	69bb      	ldr	r3, [r7, #24]
 800427c:	2b04      	cmp	r3, #4
 800427e:	d11f      	bne.n	80042c0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004280:	4b5b      	ldr	r3, [pc, #364]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004288:	2b00      	cmp	r3, #0
 800428a:	d005      	beq.n	8004298 <HAL_RCC_OscConfig+0x154>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	68db      	ldr	r3, [r3, #12]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d101      	bne.n	8004298 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004294:	2301      	movs	r3, #1
 8004296:	e267      	b.n	8004768 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004298:	4b55      	ldr	r3, [pc, #340]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	691b      	ldr	r3, [r3, #16]
 80042a4:	061b      	lsls	r3, r3, #24
 80042a6:	4952      	ldr	r1, [pc, #328]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 80042a8:	4313      	orrs	r3, r2
 80042aa:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80042ac:	4b51      	ldr	r3, [pc, #324]	; (80043f4 <HAL_RCC_OscConfig+0x2b0>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4618      	mov	r0, r3
 80042b2:	f7fe fb69 	bl	8002988 <HAL_InitTick>
 80042b6:	4603      	mov	r3, r0
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d043      	beq.n	8004344 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80042bc:	2301      	movs	r3, #1
 80042be:	e253      	b.n	8004768 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	68db      	ldr	r3, [r3, #12]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d023      	beq.n	8004310 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80042c8:	4b49      	ldr	r3, [pc, #292]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a48      	ldr	r2, [pc, #288]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 80042ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042d4:	f7fe fba4 	bl	8002a20 <HAL_GetTick>
 80042d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80042da:	e008      	b.n	80042ee <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042dc:	f7fe fba0 	bl	8002a20 <HAL_GetTick>
 80042e0:	4602      	mov	r2, r0
 80042e2:	693b      	ldr	r3, [r7, #16]
 80042e4:	1ad3      	subs	r3, r2, r3
 80042e6:	2b02      	cmp	r3, #2
 80042e8:	d901      	bls.n	80042ee <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80042ea:	2303      	movs	r3, #3
 80042ec:	e23c      	b.n	8004768 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80042ee:	4b40      	ldr	r3, [pc, #256]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d0f0      	beq.n	80042dc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042fa:	4b3d      	ldr	r3, [pc, #244]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	691b      	ldr	r3, [r3, #16]
 8004306:	061b      	lsls	r3, r3, #24
 8004308:	4939      	ldr	r1, [pc, #228]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 800430a:	4313      	orrs	r3, r2
 800430c:	604b      	str	r3, [r1, #4]
 800430e:	e01a      	b.n	8004346 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004310:	4b37      	ldr	r3, [pc, #220]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	4a36      	ldr	r2, [pc, #216]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 8004316:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800431a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800431c:	f7fe fb80 	bl	8002a20 <HAL_GetTick>
 8004320:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004322:	e008      	b.n	8004336 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004324:	f7fe fb7c 	bl	8002a20 <HAL_GetTick>
 8004328:	4602      	mov	r2, r0
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	1ad3      	subs	r3, r2, r3
 800432e:	2b02      	cmp	r3, #2
 8004330:	d901      	bls.n	8004336 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004332:	2303      	movs	r3, #3
 8004334:	e218      	b.n	8004768 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004336:	4b2e      	ldr	r3, [pc, #184]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800433e:	2b00      	cmp	r3, #0
 8004340:	d1f0      	bne.n	8004324 <HAL_RCC_OscConfig+0x1e0>
 8004342:	e000      	b.n	8004346 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004344:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f003 0308 	and.w	r3, r3, #8
 800434e:	2b00      	cmp	r3, #0
 8004350:	d03c      	beq.n	80043cc <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	695b      	ldr	r3, [r3, #20]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d01c      	beq.n	8004394 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800435a:	4b25      	ldr	r3, [pc, #148]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 800435c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004360:	4a23      	ldr	r2, [pc, #140]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 8004362:	f043 0301 	orr.w	r3, r3, #1
 8004366:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800436a:	f7fe fb59 	bl	8002a20 <HAL_GetTick>
 800436e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004370:	e008      	b.n	8004384 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004372:	f7fe fb55 	bl	8002a20 <HAL_GetTick>
 8004376:	4602      	mov	r2, r0
 8004378:	693b      	ldr	r3, [r7, #16]
 800437a:	1ad3      	subs	r3, r2, r3
 800437c:	2b02      	cmp	r3, #2
 800437e:	d901      	bls.n	8004384 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004380:	2303      	movs	r3, #3
 8004382:	e1f1      	b.n	8004768 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004384:	4b1a      	ldr	r3, [pc, #104]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 8004386:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800438a:	f003 0302 	and.w	r3, r3, #2
 800438e:	2b00      	cmp	r3, #0
 8004390:	d0ef      	beq.n	8004372 <HAL_RCC_OscConfig+0x22e>
 8004392:	e01b      	b.n	80043cc <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004394:	4b16      	ldr	r3, [pc, #88]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 8004396:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800439a:	4a15      	ldr	r2, [pc, #84]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 800439c:	f023 0301 	bic.w	r3, r3, #1
 80043a0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043a4:	f7fe fb3c 	bl	8002a20 <HAL_GetTick>
 80043a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80043aa:	e008      	b.n	80043be <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043ac:	f7fe fb38 	bl	8002a20 <HAL_GetTick>
 80043b0:	4602      	mov	r2, r0
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	1ad3      	subs	r3, r2, r3
 80043b6:	2b02      	cmp	r3, #2
 80043b8:	d901      	bls.n	80043be <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 80043ba:	2303      	movs	r3, #3
 80043bc:	e1d4      	b.n	8004768 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80043be:	4b0c      	ldr	r3, [pc, #48]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 80043c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80043c4:	f003 0302 	and.w	r3, r3, #2
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d1ef      	bne.n	80043ac <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f003 0304 	and.w	r3, r3, #4
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	f000 80ab 	beq.w	8004530 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043da:	2300      	movs	r3, #0
 80043dc:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80043de:	4b04      	ldr	r3, [pc, #16]	; (80043f0 <HAL_RCC_OscConfig+0x2ac>)
 80043e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d106      	bne.n	80043f8 <HAL_RCC_OscConfig+0x2b4>
 80043ea:	2301      	movs	r3, #1
 80043ec:	e005      	b.n	80043fa <HAL_RCC_OscConfig+0x2b6>
 80043ee:	bf00      	nop
 80043f0:	40021000 	.word	0x40021000
 80043f4:	20000004 	.word	0x20000004
 80043f8:	2300      	movs	r3, #0
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d00d      	beq.n	800441a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043fe:	4baf      	ldr	r3, [pc, #700]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 8004400:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004402:	4aae      	ldr	r2, [pc, #696]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 8004404:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004408:	6593      	str	r3, [r2, #88]	; 0x58
 800440a:	4bac      	ldr	r3, [pc, #688]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 800440c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800440e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004412:	60fb      	str	r3, [r7, #12]
 8004414:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004416:	2301      	movs	r3, #1
 8004418:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800441a:	4ba9      	ldr	r3, [pc, #676]	; (80046c0 <HAL_RCC_OscConfig+0x57c>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004422:	2b00      	cmp	r3, #0
 8004424:	d118      	bne.n	8004458 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004426:	4ba6      	ldr	r3, [pc, #664]	; (80046c0 <HAL_RCC_OscConfig+0x57c>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4aa5      	ldr	r2, [pc, #660]	; (80046c0 <HAL_RCC_OscConfig+0x57c>)
 800442c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004430:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004432:	f7fe faf5 	bl	8002a20 <HAL_GetTick>
 8004436:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004438:	e008      	b.n	800444c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800443a:	f7fe faf1 	bl	8002a20 <HAL_GetTick>
 800443e:	4602      	mov	r2, r0
 8004440:	693b      	ldr	r3, [r7, #16]
 8004442:	1ad3      	subs	r3, r2, r3
 8004444:	2b02      	cmp	r3, #2
 8004446:	d901      	bls.n	800444c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004448:	2303      	movs	r3, #3
 800444a:	e18d      	b.n	8004768 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800444c:	4b9c      	ldr	r3, [pc, #624]	; (80046c0 <HAL_RCC_OscConfig+0x57c>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004454:	2b00      	cmp	r3, #0
 8004456:	d0f0      	beq.n	800443a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	2b01      	cmp	r3, #1
 800445e:	d108      	bne.n	8004472 <HAL_RCC_OscConfig+0x32e>
 8004460:	4b96      	ldr	r3, [pc, #600]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 8004462:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004466:	4a95      	ldr	r2, [pc, #596]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 8004468:	f043 0301 	orr.w	r3, r3, #1
 800446c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004470:	e024      	b.n	80044bc <HAL_RCC_OscConfig+0x378>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	2b05      	cmp	r3, #5
 8004478:	d110      	bne.n	800449c <HAL_RCC_OscConfig+0x358>
 800447a:	4b90      	ldr	r3, [pc, #576]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 800447c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004480:	4a8e      	ldr	r2, [pc, #568]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 8004482:	f043 0304 	orr.w	r3, r3, #4
 8004486:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800448a:	4b8c      	ldr	r3, [pc, #560]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 800448c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004490:	4a8a      	ldr	r2, [pc, #552]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 8004492:	f043 0301 	orr.w	r3, r3, #1
 8004496:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800449a:	e00f      	b.n	80044bc <HAL_RCC_OscConfig+0x378>
 800449c:	4b87      	ldr	r3, [pc, #540]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 800449e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044a2:	4a86      	ldr	r2, [pc, #536]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 80044a4:	f023 0301 	bic.w	r3, r3, #1
 80044a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80044ac:	4b83      	ldr	r3, [pc, #524]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 80044ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044b2:	4a82      	ldr	r2, [pc, #520]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 80044b4:	f023 0304 	bic.w	r3, r3, #4
 80044b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d016      	beq.n	80044f2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044c4:	f7fe faac 	bl	8002a20 <HAL_GetTick>
 80044c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044ca:	e00a      	b.n	80044e2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044cc:	f7fe faa8 	bl	8002a20 <HAL_GetTick>
 80044d0:	4602      	mov	r2, r0
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	1ad3      	subs	r3, r2, r3
 80044d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80044da:	4293      	cmp	r3, r2
 80044dc:	d901      	bls.n	80044e2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80044de:	2303      	movs	r3, #3
 80044e0:	e142      	b.n	8004768 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044e2:	4b76      	ldr	r3, [pc, #472]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 80044e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044e8:	f003 0302 	and.w	r3, r3, #2
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d0ed      	beq.n	80044cc <HAL_RCC_OscConfig+0x388>
 80044f0:	e015      	b.n	800451e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044f2:	f7fe fa95 	bl	8002a20 <HAL_GetTick>
 80044f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80044f8:	e00a      	b.n	8004510 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044fa:	f7fe fa91 	bl	8002a20 <HAL_GetTick>
 80044fe:	4602      	mov	r2, r0
 8004500:	693b      	ldr	r3, [r7, #16]
 8004502:	1ad3      	subs	r3, r2, r3
 8004504:	f241 3288 	movw	r2, #5000	; 0x1388
 8004508:	4293      	cmp	r3, r2
 800450a:	d901      	bls.n	8004510 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800450c:	2303      	movs	r3, #3
 800450e:	e12b      	b.n	8004768 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004510:	4b6a      	ldr	r3, [pc, #424]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 8004512:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004516:	f003 0302 	and.w	r3, r3, #2
 800451a:	2b00      	cmp	r3, #0
 800451c:	d1ed      	bne.n	80044fa <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800451e:	7ffb      	ldrb	r3, [r7, #31]
 8004520:	2b01      	cmp	r3, #1
 8004522:	d105      	bne.n	8004530 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004524:	4b65      	ldr	r3, [pc, #404]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 8004526:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004528:	4a64      	ldr	r2, [pc, #400]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 800452a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800452e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f003 0320 	and.w	r3, r3, #32
 8004538:	2b00      	cmp	r3, #0
 800453a:	d03c      	beq.n	80045b6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	699b      	ldr	r3, [r3, #24]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d01c      	beq.n	800457e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004544:	4b5d      	ldr	r3, [pc, #372]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 8004546:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800454a:	4a5c      	ldr	r2, [pc, #368]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 800454c:	f043 0301 	orr.w	r3, r3, #1
 8004550:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004554:	f7fe fa64 	bl	8002a20 <HAL_GetTick>
 8004558:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800455a:	e008      	b.n	800456e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800455c:	f7fe fa60 	bl	8002a20 <HAL_GetTick>
 8004560:	4602      	mov	r2, r0
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	1ad3      	subs	r3, r2, r3
 8004566:	2b02      	cmp	r3, #2
 8004568:	d901      	bls.n	800456e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800456a:	2303      	movs	r3, #3
 800456c:	e0fc      	b.n	8004768 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800456e:	4b53      	ldr	r3, [pc, #332]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 8004570:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004574:	f003 0302 	and.w	r3, r3, #2
 8004578:	2b00      	cmp	r3, #0
 800457a:	d0ef      	beq.n	800455c <HAL_RCC_OscConfig+0x418>
 800457c:	e01b      	b.n	80045b6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800457e:	4b4f      	ldr	r3, [pc, #316]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 8004580:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004584:	4a4d      	ldr	r2, [pc, #308]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 8004586:	f023 0301 	bic.w	r3, r3, #1
 800458a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800458e:	f7fe fa47 	bl	8002a20 <HAL_GetTick>
 8004592:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004594:	e008      	b.n	80045a8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004596:	f7fe fa43 	bl	8002a20 <HAL_GetTick>
 800459a:	4602      	mov	r2, r0
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	1ad3      	subs	r3, r2, r3
 80045a0:	2b02      	cmp	r3, #2
 80045a2:	d901      	bls.n	80045a8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80045a4:	2303      	movs	r3, #3
 80045a6:	e0df      	b.n	8004768 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80045a8:	4b44      	ldr	r3, [pc, #272]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 80045aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80045ae:	f003 0302 	and.w	r3, r3, #2
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d1ef      	bne.n	8004596 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	69db      	ldr	r3, [r3, #28]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	f000 80d3 	beq.w	8004766 <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80045c0:	4b3e      	ldr	r3, [pc, #248]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 80045c2:	689b      	ldr	r3, [r3, #8]
 80045c4:	f003 030c 	and.w	r3, r3, #12
 80045c8:	2b0c      	cmp	r3, #12
 80045ca:	f000 808d 	beq.w	80046e8 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	69db      	ldr	r3, [r3, #28]
 80045d2:	2b02      	cmp	r3, #2
 80045d4:	d15a      	bne.n	800468c <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045d6:	4b39      	ldr	r3, [pc, #228]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4a38      	ldr	r2, [pc, #224]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 80045dc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80045e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045e2:	f7fe fa1d 	bl	8002a20 <HAL_GetTick>
 80045e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80045e8:	e008      	b.n	80045fc <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045ea:	f7fe fa19 	bl	8002a20 <HAL_GetTick>
 80045ee:	4602      	mov	r2, r0
 80045f0:	693b      	ldr	r3, [r7, #16]
 80045f2:	1ad3      	subs	r3, r2, r3
 80045f4:	2b02      	cmp	r3, #2
 80045f6:	d901      	bls.n	80045fc <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 80045f8:	2303      	movs	r3, #3
 80045fa:	e0b5      	b.n	8004768 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80045fc:	4b2f      	ldr	r3, [pc, #188]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004604:	2b00      	cmp	r3, #0
 8004606:	d1f0      	bne.n	80045ea <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004608:	4b2c      	ldr	r3, [pc, #176]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 800460a:	68da      	ldr	r2, [r3, #12]
 800460c:	4b2d      	ldr	r3, [pc, #180]	; (80046c4 <HAL_RCC_OscConfig+0x580>)
 800460e:	4013      	ands	r3, r2
 8004610:	687a      	ldr	r2, [r7, #4]
 8004612:	6a11      	ldr	r1, [r2, #32]
 8004614:	687a      	ldr	r2, [r7, #4]
 8004616:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004618:	3a01      	subs	r2, #1
 800461a:	0112      	lsls	r2, r2, #4
 800461c:	4311      	orrs	r1, r2
 800461e:	687a      	ldr	r2, [r7, #4]
 8004620:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004622:	0212      	lsls	r2, r2, #8
 8004624:	4311      	orrs	r1, r2
 8004626:	687a      	ldr	r2, [r7, #4]
 8004628:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800462a:	0852      	lsrs	r2, r2, #1
 800462c:	3a01      	subs	r2, #1
 800462e:	0552      	lsls	r2, r2, #21
 8004630:	4311      	orrs	r1, r2
 8004632:	687a      	ldr	r2, [r7, #4]
 8004634:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004636:	0852      	lsrs	r2, r2, #1
 8004638:	3a01      	subs	r2, #1
 800463a:	0652      	lsls	r2, r2, #25
 800463c:	4311      	orrs	r1, r2
 800463e:	687a      	ldr	r2, [r7, #4]
 8004640:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004642:	06d2      	lsls	r2, r2, #27
 8004644:	430a      	orrs	r2, r1
 8004646:	491d      	ldr	r1, [pc, #116]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 8004648:	4313      	orrs	r3, r2
 800464a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800464c:	4b1b      	ldr	r3, [pc, #108]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a1a      	ldr	r2, [pc, #104]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 8004652:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004656:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004658:	4b18      	ldr	r3, [pc, #96]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 800465a:	68db      	ldr	r3, [r3, #12]
 800465c:	4a17      	ldr	r2, [pc, #92]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 800465e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004662:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004664:	f7fe f9dc 	bl	8002a20 <HAL_GetTick>
 8004668:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800466a:	e008      	b.n	800467e <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800466c:	f7fe f9d8 	bl	8002a20 <HAL_GetTick>
 8004670:	4602      	mov	r2, r0
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	1ad3      	subs	r3, r2, r3
 8004676:	2b02      	cmp	r3, #2
 8004678:	d901      	bls.n	800467e <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 800467a:	2303      	movs	r3, #3
 800467c:	e074      	b.n	8004768 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800467e:	4b0f      	ldr	r3, [pc, #60]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004686:	2b00      	cmp	r3, #0
 8004688:	d0f0      	beq.n	800466c <HAL_RCC_OscConfig+0x528>
 800468a:	e06c      	b.n	8004766 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800468c:	4b0b      	ldr	r3, [pc, #44]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a0a      	ldr	r2, [pc, #40]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 8004692:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004696:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004698:	4b08      	ldr	r3, [pc, #32]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 800469a:	68db      	ldr	r3, [r3, #12]
 800469c:	4a07      	ldr	r2, [pc, #28]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 800469e:	f023 0303 	bic.w	r3, r3, #3
 80046a2:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80046a4:	4b05      	ldr	r3, [pc, #20]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 80046a6:	68db      	ldr	r3, [r3, #12]
 80046a8:	4a04      	ldr	r2, [pc, #16]	; (80046bc <HAL_RCC_OscConfig+0x578>)
 80046aa:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80046ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80046b2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046b4:	f7fe f9b4 	bl	8002a20 <HAL_GetTick>
 80046b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80046ba:	e00e      	b.n	80046da <HAL_RCC_OscConfig+0x596>
 80046bc:	40021000 	.word	0x40021000
 80046c0:	40007000 	.word	0x40007000
 80046c4:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046c8:	f7fe f9aa 	bl	8002a20 <HAL_GetTick>
 80046cc:	4602      	mov	r2, r0
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	1ad3      	subs	r3, r2, r3
 80046d2:	2b02      	cmp	r3, #2
 80046d4:	d901      	bls.n	80046da <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 80046d6:	2303      	movs	r3, #3
 80046d8:	e046      	b.n	8004768 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80046da:	4b25      	ldr	r3, [pc, #148]	; (8004770 <HAL_RCC_OscConfig+0x62c>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d1f0      	bne.n	80046c8 <HAL_RCC_OscConfig+0x584>
 80046e6:	e03e      	b.n	8004766 <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	69db      	ldr	r3, [r3, #28]
 80046ec:	2b01      	cmp	r3, #1
 80046ee:	d101      	bne.n	80046f4 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
 80046f2:	e039      	b.n	8004768 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80046f4:	4b1e      	ldr	r3, [pc, #120]	; (8004770 <HAL_RCC_OscConfig+0x62c>)
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	f003 0203 	and.w	r2, r3, #3
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6a1b      	ldr	r3, [r3, #32]
 8004704:	429a      	cmp	r2, r3
 8004706:	d12c      	bne.n	8004762 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004712:	3b01      	subs	r3, #1
 8004714:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004716:	429a      	cmp	r2, r3
 8004718:	d123      	bne.n	8004762 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004724:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004726:	429a      	cmp	r2, r3
 8004728:	d11b      	bne.n	8004762 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004734:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004736:	429a      	cmp	r2, r3
 8004738:	d113      	bne.n	8004762 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800473a:	697b      	ldr	r3, [r7, #20]
 800473c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004744:	085b      	lsrs	r3, r3, #1
 8004746:	3b01      	subs	r3, #1
 8004748:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800474a:	429a      	cmp	r2, r3
 800474c:	d109      	bne.n	8004762 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004758:	085b      	lsrs	r3, r3, #1
 800475a:	3b01      	subs	r3, #1
 800475c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800475e:	429a      	cmp	r2, r3
 8004760:	d001      	beq.n	8004766 <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8004762:	2301      	movs	r3, #1
 8004764:	e000      	b.n	8004768 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8004766:	2300      	movs	r3, #0
}
 8004768:	4618      	mov	r0, r3
 800476a:	3720      	adds	r7, #32
 800476c:	46bd      	mov	sp, r7
 800476e:	bd80      	pop	{r7, pc}
 8004770:	40021000 	.word	0x40021000

08004774 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b086      	sub	sp, #24
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
 800477c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800477e:	2300      	movs	r3, #0
 8004780:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d101      	bne.n	800478c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	e11e      	b.n	80049ca <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800478c:	4b91      	ldr	r3, [pc, #580]	; (80049d4 <HAL_RCC_ClockConfig+0x260>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f003 030f 	and.w	r3, r3, #15
 8004794:	683a      	ldr	r2, [r7, #0]
 8004796:	429a      	cmp	r2, r3
 8004798:	d910      	bls.n	80047bc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800479a:	4b8e      	ldr	r3, [pc, #568]	; (80049d4 <HAL_RCC_ClockConfig+0x260>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f023 020f 	bic.w	r2, r3, #15
 80047a2:	498c      	ldr	r1, [pc, #560]	; (80049d4 <HAL_RCC_ClockConfig+0x260>)
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	4313      	orrs	r3, r2
 80047a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047aa:	4b8a      	ldr	r3, [pc, #552]	; (80049d4 <HAL_RCC_ClockConfig+0x260>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 030f 	and.w	r3, r3, #15
 80047b2:	683a      	ldr	r2, [r7, #0]
 80047b4:	429a      	cmp	r2, r3
 80047b6:	d001      	beq.n	80047bc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	e106      	b.n	80049ca <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 0301 	and.w	r3, r3, #1
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d073      	beq.n	80048b0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	2b03      	cmp	r3, #3
 80047ce:	d129      	bne.n	8004824 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047d0:	4b81      	ldr	r3, [pc, #516]	; (80049d8 <HAL_RCC_ClockConfig+0x264>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d101      	bne.n	80047e0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80047dc:	2301      	movs	r3, #1
 80047de:	e0f4      	b.n	80049ca <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80047e0:	f000 f99e 	bl	8004b20 <RCC_GetSysClockFreqFromPLLSource>
 80047e4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	4a7c      	ldr	r2, [pc, #496]	; (80049dc <HAL_RCC_ClockConfig+0x268>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d93f      	bls.n	800486e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80047ee:	4b7a      	ldr	r3, [pc, #488]	; (80049d8 <HAL_RCC_ClockConfig+0x264>)
 80047f0:	689b      	ldr	r3, [r3, #8]
 80047f2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d009      	beq.n	800480e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004802:	2b00      	cmp	r3, #0
 8004804:	d033      	beq.n	800486e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800480a:	2b00      	cmp	r3, #0
 800480c:	d12f      	bne.n	800486e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800480e:	4b72      	ldr	r3, [pc, #456]	; (80049d8 <HAL_RCC_ClockConfig+0x264>)
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004816:	4a70      	ldr	r2, [pc, #448]	; (80049d8 <HAL_RCC_ClockConfig+0x264>)
 8004818:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800481c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800481e:	2380      	movs	r3, #128	; 0x80
 8004820:	617b      	str	r3, [r7, #20]
 8004822:	e024      	b.n	800486e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	2b02      	cmp	r3, #2
 800482a:	d107      	bne.n	800483c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800482c:	4b6a      	ldr	r3, [pc, #424]	; (80049d8 <HAL_RCC_ClockConfig+0x264>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004834:	2b00      	cmp	r3, #0
 8004836:	d109      	bne.n	800484c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004838:	2301      	movs	r3, #1
 800483a:	e0c6      	b.n	80049ca <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800483c:	4b66      	ldr	r3, [pc, #408]	; (80049d8 <HAL_RCC_ClockConfig+0x264>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004844:	2b00      	cmp	r3, #0
 8004846:	d101      	bne.n	800484c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004848:	2301      	movs	r3, #1
 800484a:	e0be      	b.n	80049ca <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800484c:	f000 f8ce 	bl	80049ec <HAL_RCC_GetSysClockFreq>
 8004850:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	4a61      	ldr	r2, [pc, #388]	; (80049dc <HAL_RCC_ClockConfig+0x268>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d909      	bls.n	800486e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800485a:	4b5f      	ldr	r3, [pc, #380]	; (80049d8 <HAL_RCC_ClockConfig+0x264>)
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004862:	4a5d      	ldr	r2, [pc, #372]	; (80049d8 <HAL_RCC_ClockConfig+0x264>)
 8004864:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004868:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800486a:	2380      	movs	r3, #128	; 0x80
 800486c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800486e:	4b5a      	ldr	r3, [pc, #360]	; (80049d8 <HAL_RCC_ClockConfig+0x264>)
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	f023 0203 	bic.w	r2, r3, #3
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	4957      	ldr	r1, [pc, #348]	; (80049d8 <HAL_RCC_ClockConfig+0x264>)
 800487c:	4313      	orrs	r3, r2
 800487e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004880:	f7fe f8ce 	bl	8002a20 <HAL_GetTick>
 8004884:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004886:	e00a      	b.n	800489e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004888:	f7fe f8ca 	bl	8002a20 <HAL_GetTick>
 800488c:	4602      	mov	r2, r0
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	1ad3      	subs	r3, r2, r3
 8004892:	f241 3288 	movw	r2, #5000	; 0x1388
 8004896:	4293      	cmp	r3, r2
 8004898:	d901      	bls.n	800489e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800489a:	2303      	movs	r3, #3
 800489c:	e095      	b.n	80049ca <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800489e:	4b4e      	ldr	r3, [pc, #312]	; (80049d8 <HAL_RCC_ClockConfig+0x264>)
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	f003 020c 	and.w	r2, r3, #12
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	009b      	lsls	r3, r3, #2
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d1eb      	bne.n	8004888 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f003 0302 	and.w	r3, r3, #2
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d023      	beq.n	8004904 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f003 0304 	and.w	r3, r3, #4
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d005      	beq.n	80048d4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80048c8:	4b43      	ldr	r3, [pc, #268]	; (80049d8 <HAL_RCC_ClockConfig+0x264>)
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	4a42      	ldr	r2, [pc, #264]	; (80049d8 <HAL_RCC_ClockConfig+0x264>)
 80048ce:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80048d2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f003 0308 	and.w	r3, r3, #8
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d007      	beq.n	80048f0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80048e0:	4b3d      	ldr	r3, [pc, #244]	; (80049d8 <HAL_RCC_ClockConfig+0x264>)
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80048e8:	4a3b      	ldr	r2, [pc, #236]	; (80049d8 <HAL_RCC_ClockConfig+0x264>)
 80048ea:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80048ee:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048f0:	4b39      	ldr	r3, [pc, #228]	; (80049d8 <HAL_RCC_ClockConfig+0x264>)
 80048f2:	689b      	ldr	r3, [r3, #8]
 80048f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	689b      	ldr	r3, [r3, #8]
 80048fc:	4936      	ldr	r1, [pc, #216]	; (80049d8 <HAL_RCC_ClockConfig+0x264>)
 80048fe:	4313      	orrs	r3, r2
 8004900:	608b      	str	r3, [r1, #8]
 8004902:	e008      	b.n	8004916 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	2b80      	cmp	r3, #128	; 0x80
 8004908:	d105      	bne.n	8004916 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800490a:	4b33      	ldr	r3, [pc, #204]	; (80049d8 <HAL_RCC_ClockConfig+0x264>)
 800490c:	689b      	ldr	r3, [r3, #8]
 800490e:	4a32      	ldr	r2, [pc, #200]	; (80049d8 <HAL_RCC_ClockConfig+0x264>)
 8004910:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004914:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004916:	4b2f      	ldr	r3, [pc, #188]	; (80049d4 <HAL_RCC_ClockConfig+0x260>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 030f 	and.w	r3, r3, #15
 800491e:	683a      	ldr	r2, [r7, #0]
 8004920:	429a      	cmp	r2, r3
 8004922:	d21d      	bcs.n	8004960 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004924:	4b2b      	ldr	r3, [pc, #172]	; (80049d4 <HAL_RCC_ClockConfig+0x260>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f023 020f 	bic.w	r2, r3, #15
 800492c:	4929      	ldr	r1, [pc, #164]	; (80049d4 <HAL_RCC_ClockConfig+0x260>)
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	4313      	orrs	r3, r2
 8004932:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004934:	f7fe f874 	bl	8002a20 <HAL_GetTick>
 8004938:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800493a:	e00a      	b.n	8004952 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800493c:	f7fe f870 	bl	8002a20 <HAL_GetTick>
 8004940:	4602      	mov	r2, r0
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	1ad3      	subs	r3, r2, r3
 8004946:	f241 3288 	movw	r2, #5000	; 0x1388
 800494a:	4293      	cmp	r3, r2
 800494c:	d901      	bls.n	8004952 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800494e:	2303      	movs	r3, #3
 8004950:	e03b      	b.n	80049ca <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004952:	4b20      	ldr	r3, [pc, #128]	; (80049d4 <HAL_RCC_ClockConfig+0x260>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f003 030f 	and.w	r3, r3, #15
 800495a:	683a      	ldr	r2, [r7, #0]
 800495c:	429a      	cmp	r2, r3
 800495e:	d1ed      	bne.n	800493c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f003 0304 	and.w	r3, r3, #4
 8004968:	2b00      	cmp	r3, #0
 800496a:	d008      	beq.n	800497e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800496c:	4b1a      	ldr	r3, [pc, #104]	; (80049d8 <HAL_RCC_ClockConfig+0x264>)
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	68db      	ldr	r3, [r3, #12]
 8004978:	4917      	ldr	r1, [pc, #92]	; (80049d8 <HAL_RCC_ClockConfig+0x264>)
 800497a:	4313      	orrs	r3, r2
 800497c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f003 0308 	and.w	r3, r3, #8
 8004986:	2b00      	cmp	r3, #0
 8004988:	d009      	beq.n	800499e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800498a:	4b13      	ldr	r3, [pc, #76]	; (80049d8 <HAL_RCC_ClockConfig+0x264>)
 800498c:	689b      	ldr	r3, [r3, #8]
 800498e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	691b      	ldr	r3, [r3, #16]
 8004996:	00db      	lsls	r3, r3, #3
 8004998:	490f      	ldr	r1, [pc, #60]	; (80049d8 <HAL_RCC_ClockConfig+0x264>)
 800499a:	4313      	orrs	r3, r2
 800499c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800499e:	f000 f825 	bl	80049ec <HAL_RCC_GetSysClockFreq>
 80049a2:	4602      	mov	r2, r0
 80049a4:	4b0c      	ldr	r3, [pc, #48]	; (80049d8 <HAL_RCC_ClockConfig+0x264>)
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	091b      	lsrs	r3, r3, #4
 80049aa:	f003 030f 	and.w	r3, r3, #15
 80049ae:	490c      	ldr	r1, [pc, #48]	; (80049e0 <HAL_RCC_ClockConfig+0x26c>)
 80049b0:	5ccb      	ldrb	r3, [r1, r3]
 80049b2:	f003 031f 	and.w	r3, r3, #31
 80049b6:	fa22 f303 	lsr.w	r3, r2, r3
 80049ba:	4a0a      	ldr	r2, [pc, #40]	; (80049e4 <HAL_RCC_ClockConfig+0x270>)
 80049bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80049be:	4b0a      	ldr	r3, [pc, #40]	; (80049e8 <HAL_RCC_ClockConfig+0x274>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4618      	mov	r0, r3
 80049c4:	f7fd ffe0 	bl	8002988 <HAL_InitTick>
 80049c8:	4603      	mov	r3, r0
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	3718      	adds	r7, #24
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bd80      	pop	{r7, pc}
 80049d2:	bf00      	nop
 80049d4:	40022000 	.word	0x40022000
 80049d8:	40021000 	.word	0x40021000
 80049dc:	04c4b400 	.word	0x04c4b400
 80049e0:	080072d8 	.word	0x080072d8
 80049e4:	20000000 	.word	0x20000000
 80049e8:	20000004 	.word	0x20000004

080049ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80049ec:	b480      	push	{r7}
 80049ee:	b087      	sub	sp, #28
 80049f0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80049f2:	4b2c      	ldr	r3, [pc, #176]	; (8004aa4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	f003 030c 	and.w	r3, r3, #12
 80049fa:	2b04      	cmp	r3, #4
 80049fc:	d102      	bne.n	8004a04 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80049fe:	4b2a      	ldr	r3, [pc, #168]	; (8004aa8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004a00:	613b      	str	r3, [r7, #16]
 8004a02:	e047      	b.n	8004a94 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004a04:	4b27      	ldr	r3, [pc, #156]	; (8004aa4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004a06:	689b      	ldr	r3, [r3, #8]
 8004a08:	f003 030c 	and.w	r3, r3, #12
 8004a0c:	2b08      	cmp	r3, #8
 8004a0e:	d102      	bne.n	8004a16 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004a10:	4b26      	ldr	r3, [pc, #152]	; (8004aac <HAL_RCC_GetSysClockFreq+0xc0>)
 8004a12:	613b      	str	r3, [r7, #16]
 8004a14:	e03e      	b.n	8004a94 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004a16:	4b23      	ldr	r3, [pc, #140]	; (8004aa4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	f003 030c 	and.w	r3, r3, #12
 8004a1e:	2b0c      	cmp	r3, #12
 8004a20:	d136      	bne.n	8004a90 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004a22:	4b20      	ldr	r3, [pc, #128]	; (8004aa4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004a24:	68db      	ldr	r3, [r3, #12]
 8004a26:	f003 0303 	and.w	r3, r3, #3
 8004a2a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004a2c:	4b1d      	ldr	r3, [pc, #116]	; (8004aa4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004a2e:	68db      	ldr	r3, [r3, #12]
 8004a30:	091b      	lsrs	r3, r3, #4
 8004a32:	f003 030f 	and.w	r3, r3, #15
 8004a36:	3301      	adds	r3, #1
 8004a38:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	2b03      	cmp	r3, #3
 8004a3e:	d10c      	bne.n	8004a5a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004a40:	4a1a      	ldr	r2, [pc, #104]	; (8004aac <HAL_RCC_GetSysClockFreq+0xc0>)
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a48:	4a16      	ldr	r2, [pc, #88]	; (8004aa4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004a4a:	68d2      	ldr	r2, [r2, #12]
 8004a4c:	0a12      	lsrs	r2, r2, #8
 8004a4e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004a52:	fb02 f303 	mul.w	r3, r2, r3
 8004a56:	617b      	str	r3, [r7, #20]
      break;
 8004a58:	e00c      	b.n	8004a74 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004a5a:	4a13      	ldr	r2, [pc, #76]	; (8004aa8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a62:	4a10      	ldr	r2, [pc, #64]	; (8004aa4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004a64:	68d2      	ldr	r2, [r2, #12]
 8004a66:	0a12      	lsrs	r2, r2, #8
 8004a68:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004a6c:	fb02 f303 	mul.w	r3, r2, r3
 8004a70:	617b      	str	r3, [r7, #20]
      break;
 8004a72:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004a74:	4b0b      	ldr	r3, [pc, #44]	; (8004aa4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004a76:	68db      	ldr	r3, [r3, #12]
 8004a78:	0e5b      	lsrs	r3, r3, #25
 8004a7a:	f003 0303 	and.w	r3, r3, #3
 8004a7e:	3301      	adds	r3, #1
 8004a80:	005b      	lsls	r3, r3, #1
 8004a82:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004a84:	697a      	ldr	r2, [r7, #20]
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a8c:	613b      	str	r3, [r7, #16]
 8004a8e:	e001      	b.n	8004a94 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004a90:	2300      	movs	r3, #0
 8004a92:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004a94:	693b      	ldr	r3, [r7, #16]
}
 8004a96:	4618      	mov	r0, r3
 8004a98:	371c      	adds	r7, #28
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa0:	4770      	bx	lr
 8004aa2:	bf00      	nop
 8004aa4:	40021000 	.word	0x40021000
 8004aa8:	00f42400 	.word	0x00f42400
 8004aac:	007a1200 	.word	0x007a1200

08004ab0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ab4:	4b03      	ldr	r3, [pc, #12]	; (8004ac4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
}
 8004ab8:	4618      	mov	r0, r3
 8004aba:	46bd      	mov	sp, r7
 8004abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac0:	4770      	bx	lr
 8004ac2:	bf00      	nop
 8004ac4:	20000000 	.word	0x20000000

08004ac8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004acc:	f7ff fff0 	bl	8004ab0 <HAL_RCC_GetHCLKFreq>
 8004ad0:	4602      	mov	r2, r0
 8004ad2:	4b06      	ldr	r3, [pc, #24]	; (8004aec <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	0a1b      	lsrs	r3, r3, #8
 8004ad8:	f003 0307 	and.w	r3, r3, #7
 8004adc:	4904      	ldr	r1, [pc, #16]	; (8004af0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004ade:	5ccb      	ldrb	r3, [r1, r3]
 8004ae0:	f003 031f 	and.w	r3, r3, #31
 8004ae4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ae8:	4618      	mov	r0, r3
 8004aea:	bd80      	pop	{r7, pc}
 8004aec:	40021000 	.word	0x40021000
 8004af0:	080072e8 	.word	0x080072e8

08004af4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004af8:	f7ff ffda 	bl	8004ab0 <HAL_RCC_GetHCLKFreq>
 8004afc:	4602      	mov	r2, r0
 8004afe:	4b06      	ldr	r3, [pc, #24]	; (8004b18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b00:	689b      	ldr	r3, [r3, #8]
 8004b02:	0adb      	lsrs	r3, r3, #11
 8004b04:	f003 0307 	and.w	r3, r3, #7
 8004b08:	4904      	ldr	r1, [pc, #16]	; (8004b1c <HAL_RCC_GetPCLK2Freq+0x28>)
 8004b0a:	5ccb      	ldrb	r3, [r1, r3]
 8004b0c:	f003 031f 	and.w	r3, r3, #31
 8004b10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	bd80      	pop	{r7, pc}
 8004b18:	40021000 	.word	0x40021000
 8004b1c:	080072e8 	.word	0x080072e8

08004b20 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b087      	sub	sp, #28
 8004b24:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004b26:	4b1e      	ldr	r3, [pc, #120]	; (8004ba0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004b28:	68db      	ldr	r3, [r3, #12]
 8004b2a:	f003 0303 	and.w	r3, r3, #3
 8004b2e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004b30:	4b1b      	ldr	r3, [pc, #108]	; (8004ba0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004b32:	68db      	ldr	r3, [r3, #12]
 8004b34:	091b      	lsrs	r3, r3, #4
 8004b36:	f003 030f 	and.w	r3, r3, #15
 8004b3a:	3301      	adds	r3, #1
 8004b3c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	2b03      	cmp	r3, #3
 8004b42:	d10c      	bne.n	8004b5e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004b44:	4a17      	ldr	r2, [pc, #92]	; (8004ba4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b4c:	4a14      	ldr	r2, [pc, #80]	; (8004ba0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004b4e:	68d2      	ldr	r2, [r2, #12]
 8004b50:	0a12      	lsrs	r2, r2, #8
 8004b52:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004b56:	fb02 f303 	mul.w	r3, r2, r3
 8004b5a:	617b      	str	r3, [r7, #20]
    break;
 8004b5c:	e00c      	b.n	8004b78 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004b5e:	4a12      	ldr	r2, [pc, #72]	; (8004ba8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b66:	4a0e      	ldr	r2, [pc, #56]	; (8004ba0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004b68:	68d2      	ldr	r2, [r2, #12]
 8004b6a:	0a12      	lsrs	r2, r2, #8
 8004b6c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004b70:	fb02 f303 	mul.w	r3, r2, r3
 8004b74:	617b      	str	r3, [r7, #20]
    break;
 8004b76:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004b78:	4b09      	ldr	r3, [pc, #36]	; (8004ba0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004b7a:	68db      	ldr	r3, [r3, #12]
 8004b7c:	0e5b      	lsrs	r3, r3, #25
 8004b7e:	f003 0303 	and.w	r3, r3, #3
 8004b82:	3301      	adds	r3, #1
 8004b84:	005b      	lsls	r3, r3, #1
 8004b86:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004b88:	697a      	ldr	r2, [r7, #20]
 8004b8a:	68bb      	ldr	r3, [r7, #8]
 8004b8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b90:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004b92:	687b      	ldr	r3, [r7, #4]
}
 8004b94:	4618      	mov	r0, r3
 8004b96:	371c      	adds	r7, #28
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9e:	4770      	bx	lr
 8004ba0:	40021000 	.word	0x40021000
 8004ba4:	007a1200 	.word	0x007a1200
 8004ba8:	00f42400 	.word	0x00f42400

08004bac <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b086      	sub	sp, #24
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004bb8:	2300      	movs	r3, #0
 8004bba:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	f000 8098 	beq.w	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004bca:	2300      	movs	r3, #0
 8004bcc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004bce:	4b43      	ldr	r3, [pc, #268]	; (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004bd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d10d      	bne.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bda:	4b40      	ldr	r3, [pc, #256]	; (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004bdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bde:	4a3f      	ldr	r2, [pc, #252]	; (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004be0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004be4:	6593      	str	r3, [r2, #88]	; 0x58
 8004be6:	4b3d      	ldr	r3, [pc, #244]	; (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004be8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bee:	60bb      	str	r3, [r7, #8]
 8004bf0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004bf6:	4b3a      	ldr	r3, [pc, #232]	; (8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a39      	ldr	r2, [pc, #228]	; (8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004bfc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c00:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004c02:	f7fd ff0d 	bl	8002a20 <HAL_GetTick>
 8004c06:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004c08:	e009      	b.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c0a:	f7fd ff09 	bl	8002a20 <HAL_GetTick>
 8004c0e:	4602      	mov	r2, r0
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	1ad3      	subs	r3, r2, r3
 8004c14:	2b02      	cmp	r3, #2
 8004c16:	d902      	bls.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004c18:	2303      	movs	r3, #3
 8004c1a:	74fb      	strb	r3, [r7, #19]
        break;
 8004c1c:	e005      	b.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004c1e:	4b30      	ldr	r3, [pc, #192]	; (8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d0ef      	beq.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004c2a:	7cfb      	ldrb	r3, [r7, #19]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d159      	bne.n	8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004c30:	4b2a      	ldr	r3, [pc, #168]	; (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004c32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c3a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d01e      	beq.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c46:	697a      	ldr	r2, [r7, #20]
 8004c48:	429a      	cmp	r2, r3
 8004c4a:	d019      	beq.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004c4c:	4b23      	ldr	r3, [pc, #140]	; (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004c4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c56:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004c58:	4b20      	ldr	r3, [pc, #128]	; (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004c5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c5e:	4a1f      	ldr	r2, [pc, #124]	; (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004c60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004c68:	4b1c      	ldr	r3, [pc, #112]	; (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004c6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c6e:	4a1b      	ldr	r2, [pc, #108]	; (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004c70:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c74:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004c78:	4a18      	ldr	r2, [pc, #96]	; (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	f003 0301 	and.w	r3, r3, #1
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d016      	beq.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c8a:	f7fd fec9 	bl	8002a20 <HAL_GetTick>
 8004c8e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c90:	e00b      	b.n	8004caa <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c92:	f7fd fec5 	bl	8002a20 <HAL_GetTick>
 8004c96:	4602      	mov	r2, r0
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	1ad3      	subs	r3, r2, r3
 8004c9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d902      	bls.n	8004caa <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004ca4:	2303      	movs	r3, #3
 8004ca6:	74fb      	strb	r3, [r7, #19]
            break;
 8004ca8:	e006      	b.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004caa:	4b0c      	ldr	r3, [pc, #48]	; (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004cac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cb0:	f003 0302 	and.w	r3, r3, #2
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d0ec      	beq.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004cb8:	7cfb      	ldrb	r3, [r7, #19]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d10b      	bne.n	8004cd6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004cbe:	4b07      	ldr	r3, [pc, #28]	; (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004cc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cc4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ccc:	4903      	ldr	r1, [pc, #12]	; (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004cd4:	e008      	b.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004cd6:	7cfb      	ldrb	r3, [r7, #19]
 8004cd8:	74bb      	strb	r3, [r7, #18]
 8004cda:	e005      	b.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004cdc:	40021000 	.word	0x40021000
 8004ce0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ce4:	7cfb      	ldrb	r3, [r7, #19]
 8004ce6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004ce8:	7c7b      	ldrb	r3, [r7, #17]
 8004cea:	2b01      	cmp	r3, #1
 8004cec:	d105      	bne.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cee:	4ba6      	ldr	r3, [pc, #664]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004cf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cf2:	4aa5      	ldr	r2, [pc, #660]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004cf4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004cf8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f003 0301 	and.w	r3, r3, #1
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d00a      	beq.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004d06:	4ba0      	ldr	r3, [pc, #640]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d0c:	f023 0203 	bic.w	r2, r3, #3
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	499c      	ldr	r1, [pc, #624]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d16:	4313      	orrs	r3, r2
 8004d18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f003 0302 	and.w	r3, r3, #2
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d00a      	beq.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004d28:	4b97      	ldr	r3, [pc, #604]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d2e:	f023 020c 	bic.w	r2, r3, #12
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	4994      	ldr	r1, [pc, #592]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d38:	4313      	orrs	r3, r2
 8004d3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f003 0304 	and.w	r3, r3, #4
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d00a      	beq.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004d4a:	4b8f      	ldr	r3, [pc, #572]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d50:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	68db      	ldr	r3, [r3, #12]
 8004d58:	498b      	ldr	r1, [pc, #556]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f003 0308 	and.w	r3, r3, #8
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d00a      	beq.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004d6c:	4b86      	ldr	r3, [pc, #536]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d72:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	691b      	ldr	r3, [r3, #16]
 8004d7a:	4983      	ldr	r1, [pc, #524]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f003 0320 	and.w	r3, r3, #32
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d00a      	beq.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004d8e:	4b7e      	ldr	r3, [pc, #504]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d94:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	695b      	ldr	r3, [r3, #20]
 8004d9c:	497a      	ldr	r1, [pc, #488]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d9e:	4313      	orrs	r3, r2
 8004da0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d00a      	beq.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004db0:	4b75      	ldr	r3, [pc, #468]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004db2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004db6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	699b      	ldr	r3, [r3, #24]
 8004dbe:	4972      	ldr	r1, [pc, #456]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d00a      	beq.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004dd2:	4b6d      	ldr	r3, [pc, #436]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004dd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dd8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	69db      	ldr	r3, [r3, #28]
 8004de0:	4969      	ldr	r1, [pc, #420]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004de2:	4313      	orrs	r3, r2
 8004de4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d00a      	beq.n	8004e0a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004df4:	4b64      	ldr	r3, [pc, #400]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004df6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dfa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6a1b      	ldr	r3, [r3, #32]
 8004e02:	4961      	ldr	r1, [pc, #388]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e04:	4313      	orrs	r3, r2
 8004e06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d00a      	beq.n	8004e2c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004e16:	4b5c      	ldr	r3, [pc, #368]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e1c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e24:	4958      	ldr	r1, [pc, #352]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e26:	4313      	orrs	r3, r2
 8004e28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d015      	beq.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004e38:	4b53      	ldr	r3, [pc, #332]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e3e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e46:	4950      	ldr	r1, [pc, #320]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e52:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e56:	d105      	bne.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e58:	4b4b      	ldr	r3, [pc, #300]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e5a:	68db      	ldr	r3, [r3, #12]
 8004e5c:	4a4a      	ldr	r2, [pc, #296]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e5e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004e62:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d015      	beq.n	8004e9c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004e70:	4b45      	ldr	r3, [pc, #276]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e76:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e7e:	4942      	ldr	r1, [pc, #264]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e80:	4313      	orrs	r3, r2
 8004e82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e8a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e8e:	d105      	bne.n	8004e9c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e90:	4b3d      	ldr	r3, [pc, #244]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e92:	68db      	ldr	r3, [r3, #12]
 8004e94:	4a3c      	ldr	r2, [pc, #240]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e96:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004e9a:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d015      	beq.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004ea8:	4b37      	ldr	r3, [pc, #220]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004eaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004eae:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eb6:	4934      	ldr	r1, [pc, #208]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ec2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004ec6:	d105      	bne.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ec8:	4b2f      	ldr	r3, [pc, #188]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004eca:	68db      	ldr	r3, [r3, #12]
 8004ecc:	4a2e      	ldr	r2, [pc, #184]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ece:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004ed2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d015      	beq.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004ee0:	4b29      	ldr	r3, [pc, #164]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ee2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ee6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004eee:	4926      	ldr	r1, [pc, #152]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004efa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004efe:	d105      	bne.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004f00:	4b21      	ldr	r3, [pc, #132]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f02:	68db      	ldr	r3, [r3, #12]
 8004f04:	4a20      	ldr	r2, [pc, #128]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f06:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004f0a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d015      	beq.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004f18:	4b1b      	ldr	r3, [pc, #108]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f1e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f26:	4918      	ldr	r1, [pc, #96]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f28:	4313      	orrs	r3, r2
 8004f2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f32:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004f36:	d105      	bne.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004f38:	4b13      	ldr	r3, [pc, #76]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f3a:	68db      	ldr	r3, [r3, #12]
 8004f3c:	4a12      	ldr	r2, [pc, #72]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f3e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004f42:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d015      	beq.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004f50:	4b0d      	ldr	r3, [pc, #52]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f56:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f5e:	490a      	ldr	r1, [pc, #40]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f60:	4313      	orrs	r3, r2
 8004f62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f6a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004f6e:	d105      	bne.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004f70:	4b05      	ldr	r3, [pc, #20]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f72:	68db      	ldr	r3, [r3, #12]
 8004f74:	4a04      	ldr	r2, [pc, #16]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f76:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f7a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004f7c:	7cbb      	ldrb	r3, [r7, #18]
}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	3718      	adds	r7, #24
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}
 8004f86:	bf00      	nop
 8004f88:	40021000 	.word	0x40021000

08004f8c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b082      	sub	sp, #8
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d101      	bne.n	8004f9e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	e049      	b.n	8005032 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fa4:	b2db      	uxtb	r3, r3
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d106      	bne.n	8004fb8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2200      	movs	r2, #0
 8004fae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004fb2:	6878      	ldr	r0, [r7, #4]
 8004fb4:	f7fb ff1c 	bl	8000df0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2202      	movs	r2, #2
 8004fbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681a      	ldr	r2, [r3, #0]
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	3304      	adds	r3, #4
 8004fc8:	4619      	mov	r1, r3
 8004fca:	4610      	mov	r0, r2
 8004fcc:	f000 fb48 	bl	8005660 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2201      	movs	r2, #1
 8004fdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2201      	movs	r2, #1
 8004fec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2201      	movs	r2, #1
 8005004:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2201      	movs	r2, #1
 800500c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2201      	movs	r2, #1
 8005014:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2201      	movs	r2, #1
 800501c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2201      	movs	r2, #1
 8005024:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2201      	movs	r2, #1
 800502c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005030:	2300      	movs	r3, #0
}
 8005032:	4618      	mov	r0, r3
 8005034:	3708      	adds	r7, #8
 8005036:	46bd      	mov	sp, r7
 8005038:	bd80      	pop	{r7, pc}
	...

0800503c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800503c:	b480      	push	{r7}
 800503e:	b085      	sub	sp, #20
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800504a:	b2db      	uxtb	r3, r3
 800504c:	2b01      	cmp	r3, #1
 800504e:	d001      	beq.n	8005054 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005050:	2301      	movs	r3, #1
 8005052:	e04a      	b.n	80050ea <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2202      	movs	r2, #2
 8005058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	68da      	ldr	r2, [r3, #12]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f042 0201 	orr.w	r2, r2, #1
 800506a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4a21      	ldr	r2, [pc, #132]	; (80050f8 <HAL_TIM_Base_Start_IT+0xbc>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d018      	beq.n	80050a8 <HAL_TIM_Base_Start_IT+0x6c>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800507e:	d013      	beq.n	80050a8 <HAL_TIM_Base_Start_IT+0x6c>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	4a1d      	ldr	r2, [pc, #116]	; (80050fc <HAL_TIM_Base_Start_IT+0xc0>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d00e      	beq.n	80050a8 <HAL_TIM_Base_Start_IT+0x6c>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4a1c      	ldr	r2, [pc, #112]	; (8005100 <HAL_TIM_Base_Start_IT+0xc4>)
 8005090:	4293      	cmp	r3, r2
 8005092:	d009      	beq.n	80050a8 <HAL_TIM_Base_Start_IT+0x6c>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a1a      	ldr	r2, [pc, #104]	; (8005104 <HAL_TIM_Base_Start_IT+0xc8>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d004      	beq.n	80050a8 <HAL_TIM_Base_Start_IT+0x6c>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	4a19      	ldr	r2, [pc, #100]	; (8005108 <HAL_TIM_Base_Start_IT+0xcc>)
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d115      	bne.n	80050d4 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	689a      	ldr	r2, [r3, #8]
 80050ae:	4b17      	ldr	r3, [pc, #92]	; (800510c <HAL_TIM_Base_Start_IT+0xd0>)
 80050b0:	4013      	ands	r3, r2
 80050b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	2b06      	cmp	r3, #6
 80050b8:	d015      	beq.n	80050e6 <HAL_TIM_Base_Start_IT+0xaa>
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050c0:	d011      	beq.n	80050e6 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	681a      	ldr	r2, [r3, #0]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f042 0201 	orr.w	r2, r2, #1
 80050d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050d2:	e008      	b.n	80050e6 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f042 0201 	orr.w	r2, r2, #1
 80050e2:	601a      	str	r2, [r3, #0]
 80050e4:	e000      	b.n	80050e8 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050e6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80050e8:	2300      	movs	r3, #0
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	3714      	adds	r7, #20
 80050ee:	46bd      	mov	sp, r7
 80050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f4:	4770      	bx	lr
 80050f6:	bf00      	nop
 80050f8:	40012c00 	.word	0x40012c00
 80050fc:	40000400 	.word	0x40000400
 8005100:	40000800 	.word	0x40000800
 8005104:	40013400 	.word	0x40013400
 8005108:	40014000 	.word	0x40014000
 800510c:	00010007 	.word	0x00010007

08005110 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b082      	sub	sp, #8
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	691b      	ldr	r3, [r3, #16]
 800511e:	f003 0302 	and.w	r3, r3, #2
 8005122:	2b02      	cmp	r3, #2
 8005124:	d122      	bne.n	800516c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	68db      	ldr	r3, [r3, #12]
 800512c:	f003 0302 	and.w	r3, r3, #2
 8005130:	2b02      	cmp	r3, #2
 8005132:	d11b      	bne.n	800516c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f06f 0202 	mvn.w	r2, #2
 800513c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2201      	movs	r2, #1
 8005142:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	699b      	ldr	r3, [r3, #24]
 800514a:	f003 0303 	and.w	r3, r3, #3
 800514e:	2b00      	cmp	r3, #0
 8005150:	d003      	beq.n	800515a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005152:	6878      	ldr	r0, [r7, #4]
 8005154:	f000 fa66 	bl	8005624 <HAL_TIM_IC_CaptureCallback>
 8005158:	e005      	b.n	8005166 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f000 fa58 	bl	8005610 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005160:	6878      	ldr	r0, [r7, #4]
 8005162:	f000 fa69 	bl	8005638 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2200      	movs	r2, #0
 800516a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	691b      	ldr	r3, [r3, #16]
 8005172:	f003 0304 	and.w	r3, r3, #4
 8005176:	2b04      	cmp	r3, #4
 8005178:	d122      	bne.n	80051c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	68db      	ldr	r3, [r3, #12]
 8005180:	f003 0304 	and.w	r3, r3, #4
 8005184:	2b04      	cmp	r3, #4
 8005186:	d11b      	bne.n	80051c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f06f 0204 	mvn.w	r2, #4
 8005190:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2202      	movs	r2, #2
 8005196:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	699b      	ldr	r3, [r3, #24]
 800519e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d003      	beq.n	80051ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051a6:	6878      	ldr	r0, [r7, #4]
 80051a8:	f000 fa3c 	bl	8005624 <HAL_TIM_IC_CaptureCallback>
 80051ac:	e005      	b.n	80051ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051ae:	6878      	ldr	r0, [r7, #4]
 80051b0:	f000 fa2e 	bl	8005610 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051b4:	6878      	ldr	r0, [r7, #4]
 80051b6:	f000 fa3f 	bl	8005638 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2200      	movs	r2, #0
 80051be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	691b      	ldr	r3, [r3, #16]
 80051c6:	f003 0308 	and.w	r3, r3, #8
 80051ca:	2b08      	cmp	r3, #8
 80051cc:	d122      	bne.n	8005214 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	68db      	ldr	r3, [r3, #12]
 80051d4:	f003 0308 	and.w	r3, r3, #8
 80051d8:	2b08      	cmp	r3, #8
 80051da:	d11b      	bne.n	8005214 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f06f 0208 	mvn.w	r2, #8
 80051e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2204      	movs	r2, #4
 80051ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	69db      	ldr	r3, [r3, #28]
 80051f2:	f003 0303 	and.w	r3, r3, #3
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d003      	beq.n	8005202 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051fa:	6878      	ldr	r0, [r7, #4]
 80051fc:	f000 fa12 	bl	8005624 <HAL_TIM_IC_CaptureCallback>
 8005200:	e005      	b.n	800520e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005202:	6878      	ldr	r0, [r7, #4]
 8005204:	f000 fa04 	bl	8005610 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005208:	6878      	ldr	r0, [r7, #4]
 800520a:	f000 fa15 	bl	8005638 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2200      	movs	r2, #0
 8005212:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	691b      	ldr	r3, [r3, #16]
 800521a:	f003 0310 	and.w	r3, r3, #16
 800521e:	2b10      	cmp	r3, #16
 8005220:	d122      	bne.n	8005268 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	68db      	ldr	r3, [r3, #12]
 8005228:	f003 0310 	and.w	r3, r3, #16
 800522c:	2b10      	cmp	r3, #16
 800522e:	d11b      	bne.n	8005268 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f06f 0210 	mvn.w	r2, #16
 8005238:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2208      	movs	r2, #8
 800523e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	69db      	ldr	r3, [r3, #28]
 8005246:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800524a:	2b00      	cmp	r3, #0
 800524c:	d003      	beq.n	8005256 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800524e:	6878      	ldr	r0, [r7, #4]
 8005250:	f000 f9e8 	bl	8005624 <HAL_TIM_IC_CaptureCallback>
 8005254:	e005      	b.n	8005262 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005256:	6878      	ldr	r0, [r7, #4]
 8005258:	f000 f9da 	bl	8005610 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800525c:	6878      	ldr	r0, [r7, #4]
 800525e:	f000 f9eb 	bl	8005638 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2200      	movs	r2, #0
 8005266:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	691b      	ldr	r3, [r3, #16]
 800526e:	f003 0301 	and.w	r3, r3, #1
 8005272:	2b01      	cmp	r3, #1
 8005274:	d10e      	bne.n	8005294 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	68db      	ldr	r3, [r3, #12]
 800527c:	f003 0301 	and.w	r3, r3, #1
 8005280:	2b01      	cmp	r3, #1
 8005282:	d107      	bne.n	8005294 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f06f 0201 	mvn.w	r2, #1
 800528c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800528e:	6878      	ldr	r0, [r7, #4]
 8005290:	f000 f9b4 	bl	80055fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	691b      	ldr	r3, [r3, #16]
 800529a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800529e:	2b80      	cmp	r3, #128	; 0x80
 80052a0:	d10e      	bne.n	80052c0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	68db      	ldr	r3, [r3, #12]
 80052a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052ac:	2b80      	cmp	r3, #128	; 0x80
 80052ae:	d107      	bne.n	80052c0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80052b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80052ba:	6878      	ldr	r0, [r7, #4]
 80052bc:	f000 fb88 	bl	80059d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	691b      	ldr	r3, [r3, #16]
 80052c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80052ce:	d10e      	bne.n	80052ee <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	68db      	ldr	r3, [r3, #12]
 80052d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052da:	2b80      	cmp	r3, #128	; 0x80
 80052dc:	d107      	bne.n	80052ee <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80052e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80052e8:	6878      	ldr	r0, [r7, #4]
 80052ea:	f000 fb7b 	bl	80059e4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	691b      	ldr	r3, [r3, #16]
 80052f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052f8:	2b40      	cmp	r3, #64	; 0x40
 80052fa:	d10e      	bne.n	800531a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	68db      	ldr	r3, [r3, #12]
 8005302:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005306:	2b40      	cmp	r3, #64	; 0x40
 8005308:	d107      	bne.n	800531a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005312:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005314:	6878      	ldr	r0, [r7, #4]
 8005316:	f000 f999 	bl	800564c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	691b      	ldr	r3, [r3, #16]
 8005320:	f003 0320 	and.w	r3, r3, #32
 8005324:	2b20      	cmp	r3, #32
 8005326:	d10e      	bne.n	8005346 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	68db      	ldr	r3, [r3, #12]
 800532e:	f003 0320 	and.w	r3, r3, #32
 8005332:	2b20      	cmp	r3, #32
 8005334:	d107      	bne.n	8005346 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f06f 0220 	mvn.w	r2, #32
 800533e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005340:	6878      	ldr	r0, [r7, #4]
 8005342:	f000 fb3b 	bl	80059bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	691b      	ldr	r3, [r3, #16]
 800534c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005350:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005354:	d10f      	bne.n	8005376 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	68db      	ldr	r3, [r3, #12]
 800535c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005360:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005364:	d107      	bne.n	8005376 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800536e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8005370:	6878      	ldr	r0, [r7, #4]
 8005372:	f000 fb41 	bl	80059f8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	691b      	ldr	r3, [r3, #16]
 800537c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005380:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005384:	d10f      	bne.n	80053a6 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	68db      	ldr	r3, [r3, #12]
 800538c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005390:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005394:	d107      	bne.n	80053a6 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800539e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80053a0:	6878      	ldr	r0, [r7, #4]
 80053a2:	f000 fb33 	bl	8005a0c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	691b      	ldr	r3, [r3, #16]
 80053ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053b0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80053b4:	d10f      	bne.n	80053d6 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	68db      	ldr	r3, [r3, #12]
 80053bc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80053c4:	d107      	bne.n	80053d6 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 80053ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80053d0:	6878      	ldr	r0, [r7, #4]
 80053d2:	f000 fb25 	bl	8005a20 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	691b      	ldr	r3, [r3, #16]
 80053dc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80053e0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80053e4:	d10f      	bne.n	8005406 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	68db      	ldr	r3, [r3, #12]
 80053ec:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80053f0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80053f4:	d107      	bne.n	8005406 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 80053fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8005400:	6878      	ldr	r0, [r7, #4]
 8005402:	f000 fb17 	bl	8005a34 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005406:	bf00      	nop
 8005408:	3708      	adds	r7, #8
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}
	...

08005410 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b084      	sub	sp, #16
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
 8005418:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005420:	2b01      	cmp	r3, #1
 8005422:	d101      	bne.n	8005428 <HAL_TIM_ConfigClockSource+0x18>
 8005424:	2302      	movs	r3, #2
 8005426:	e0dd      	b.n	80055e4 <HAL_TIM_ConfigClockSource+0x1d4>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2201      	movs	r2, #1
 800542c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2202      	movs	r2, #2
 8005434:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	689b      	ldr	r3, [r3, #8]
 800543e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8005446:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800544a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005452:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	68fa      	ldr	r2, [r7, #12]
 800545a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4a62      	ldr	r2, [pc, #392]	; (80055ec <HAL_TIM_ConfigClockSource+0x1dc>)
 8005462:	4293      	cmp	r3, r2
 8005464:	f000 80a9 	beq.w	80055ba <HAL_TIM_ConfigClockSource+0x1aa>
 8005468:	4a60      	ldr	r2, [pc, #384]	; (80055ec <HAL_TIM_ConfigClockSource+0x1dc>)
 800546a:	4293      	cmp	r3, r2
 800546c:	f200 80ae 	bhi.w	80055cc <HAL_TIM_ConfigClockSource+0x1bc>
 8005470:	4a5f      	ldr	r2, [pc, #380]	; (80055f0 <HAL_TIM_ConfigClockSource+0x1e0>)
 8005472:	4293      	cmp	r3, r2
 8005474:	f000 80a1 	beq.w	80055ba <HAL_TIM_ConfigClockSource+0x1aa>
 8005478:	4a5d      	ldr	r2, [pc, #372]	; (80055f0 <HAL_TIM_ConfigClockSource+0x1e0>)
 800547a:	4293      	cmp	r3, r2
 800547c:	f200 80a6 	bhi.w	80055cc <HAL_TIM_ConfigClockSource+0x1bc>
 8005480:	4a5c      	ldr	r2, [pc, #368]	; (80055f4 <HAL_TIM_ConfigClockSource+0x1e4>)
 8005482:	4293      	cmp	r3, r2
 8005484:	f000 8099 	beq.w	80055ba <HAL_TIM_ConfigClockSource+0x1aa>
 8005488:	4a5a      	ldr	r2, [pc, #360]	; (80055f4 <HAL_TIM_ConfigClockSource+0x1e4>)
 800548a:	4293      	cmp	r3, r2
 800548c:	f200 809e 	bhi.w	80055cc <HAL_TIM_ConfigClockSource+0x1bc>
 8005490:	4a59      	ldr	r2, [pc, #356]	; (80055f8 <HAL_TIM_ConfigClockSource+0x1e8>)
 8005492:	4293      	cmp	r3, r2
 8005494:	f000 8091 	beq.w	80055ba <HAL_TIM_ConfigClockSource+0x1aa>
 8005498:	4a57      	ldr	r2, [pc, #348]	; (80055f8 <HAL_TIM_ConfigClockSource+0x1e8>)
 800549a:	4293      	cmp	r3, r2
 800549c:	f200 8096 	bhi.w	80055cc <HAL_TIM_ConfigClockSource+0x1bc>
 80054a0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80054a4:	f000 8089 	beq.w	80055ba <HAL_TIM_ConfigClockSource+0x1aa>
 80054a8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80054ac:	f200 808e 	bhi.w	80055cc <HAL_TIM_ConfigClockSource+0x1bc>
 80054b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054b4:	d03e      	beq.n	8005534 <HAL_TIM_ConfigClockSource+0x124>
 80054b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054ba:	f200 8087 	bhi.w	80055cc <HAL_TIM_ConfigClockSource+0x1bc>
 80054be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054c2:	f000 8085 	beq.w	80055d0 <HAL_TIM_ConfigClockSource+0x1c0>
 80054c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054ca:	d87f      	bhi.n	80055cc <HAL_TIM_ConfigClockSource+0x1bc>
 80054cc:	2b70      	cmp	r3, #112	; 0x70
 80054ce:	d01a      	beq.n	8005506 <HAL_TIM_ConfigClockSource+0xf6>
 80054d0:	2b70      	cmp	r3, #112	; 0x70
 80054d2:	d87b      	bhi.n	80055cc <HAL_TIM_ConfigClockSource+0x1bc>
 80054d4:	2b60      	cmp	r3, #96	; 0x60
 80054d6:	d050      	beq.n	800557a <HAL_TIM_ConfigClockSource+0x16a>
 80054d8:	2b60      	cmp	r3, #96	; 0x60
 80054da:	d877      	bhi.n	80055cc <HAL_TIM_ConfigClockSource+0x1bc>
 80054dc:	2b50      	cmp	r3, #80	; 0x50
 80054de:	d03c      	beq.n	800555a <HAL_TIM_ConfigClockSource+0x14a>
 80054e0:	2b50      	cmp	r3, #80	; 0x50
 80054e2:	d873      	bhi.n	80055cc <HAL_TIM_ConfigClockSource+0x1bc>
 80054e4:	2b40      	cmp	r3, #64	; 0x40
 80054e6:	d058      	beq.n	800559a <HAL_TIM_ConfigClockSource+0x18a>
 80054e8:	2b40      	cmp	r3, #64	; 0x40
 80054ea:	d86f      	bhi.n	80055cc <HAL_TIM_ConfigClockSource+0x1bc>
 80054ec:	2b30      	cmp	r3, #48	; 0x30
 80054ee:	d064      	beq.n	80055ba <HAL_TIM_ConfigClockSource+0x1aa>
 80054f0:	2b30      	cmp	r3, #48	; 0x30
 80054f2:	d86b      	bhi.n	80055cc <HAL_TIM_ConfigClockSource+0x1bc>
 80054f4:	2b20      	cmp	r3, #32
 80054f6:	d060      	beq.n	80055ba <HAL_TIM_ConfigClockSource+0x1aa>
 80054f8:	2b20      	cmp	r3, #32
 80054fa:	d867      	bhi.n	80055cc <HAL_TIM_ConfigClockSource+0x1bc>
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d05c      	beq.n	80055ba <HAL_TIM_ConfigClockSource+0x1aa>
 8005500:	2b10      	cmp	r3, #16
 8005502:	d05a      	beq.n	80055ba <HAL_TIM_ConfigClockSource+0x1aa>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005504:	e062      	b.n	80055cc <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance,
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6818      	ldr	r0, [r3, #0]
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	6899      	ldr	r1, [r3, #8]
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	685a      	ldr	r2, [r3, #4]
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	68db      	ldr	r3, [r3, #12]
 8005516:	f000 f9af 	bl	8005878 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	689b      	ldr	r3, [r3, #8]
 8005520:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005528:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	68fa      	ldr	r2, [r7, #12]
 8005530:	609a      	str	r2, [r3, #8]
      break;
 8005532:	e04e      	b.n	80055d2 <HAL_TIM_ConfigClockSource+0x1c2>
      TIM_ETR_SetConfig(htim->Instance,
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6818      	ldr	r0, [r3, #0]
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	6899      	ldr	r1, [r3, #8]
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	685a      	ldr	r2, [r3, #4]
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	68db      	ldr	r3, [r3, #12]
 8005544:	f000 f998 	bl	8005878 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	689a      	ldr	r2, [r3, #8]
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005556:	609a      	str	r2, [r3, #8]
      break;
 8005558:	e03b      	b.n	80055d2 <HAL_TIM_ConfigClockSource+0x1c2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6818      	ldr	r0, [r3, #0]
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	6859      	ldr	r1, [r3, #4]
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	68db      	ldr	r3, [r3, #12]
 8005566:	461a      	mov	r2, r3
 8005568:	f000 f90a 	bl	8005780 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	2150      	movs	r1, #80	; 0x50
 8005572:	4618      	mov	r0, r3
 8005574:	f000 f963 	bl	800583e <TIM_ITRx_SetConfig>
      break;
 8005578:	e02b      	b.n	80055d2 <HAL_TIM_ConfigClockSource+0x1c2>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6818      	ldr	r0, [r3, #0]
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	6859      	ldr	r1, [r3, #4]
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	68db      	ldr	r3, [r3, #12]
 8005586:	461a      	mov	r2, r3
 8005588:	f000 f929 	bl	80057de <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	2160      	movs	r1, #96	; 0x60
 8005592:	4618      	mov	r0, r3
 8005594:	f000 f953 	bl	800583e <TIM_ITRx_SetConfig>
      break;
 8005598:	e01b      	b.n	80055d2 <HAL_TIM_ConfigClockSource+0x1c2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6818      	ldr	r0, [r3, #0]
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	6859      	ldr	r1, [r3, #4]
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	68db      	ldr	r3, [r3, #12]
 80055a6:	461a      	mov	r2, r3
 80055a8:	f000 f8ea 	bl	8005780 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	2140      	movs	r1, #64	; 0x40
 80055b2:	4618      	mov	r0, r3
 80055b4:	f000 f943 	bl	800583e <TIM_ITRx_SetConfig>
      break;
 80055b8:	e00b      	b.n	80055d2 <HAL_TIM_ConfigClockSource+0x1c2>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	4619      	mov	r1, r3
 80055c4:	4610      	mov	r0, r2
 80055c6:	f000 f93a 	bl	800583e <TIM_ITRx_SetConfig>
        break;
 80055ca:	e002      	b.n	80055d2 <HAL_TIM_ConfigClockSource+0x1c2>
      break;
 80055cc:	bf00      	nop
 80055ce:	e000      	b.n	80055d2 <HAL_TIM_ConfigClockSource+0x1c2>
      break;
 80055d0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2201      	movs	r2, #1
 80055d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2200      	movs	r2, #0
 80055de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80055e2:	2300      	movs	r3, #0
}
 80055e4:	4618      	mov	r0, r3
 80055e6:	3710      	adds	r7, #16
 80055e8:	46bd      	mov	sp, r7
 80055ea:	bd80      	pop	{r7, pc}
 80055ec:	00100070 	.word	0x00100070
 80055f0:	00100040 	.word	0x00100040
 80055f4:	00100030 	.word	0x00100030
 80055f8:	00100020 	.word	0x00100020

080055fc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80055fc:	b480      	push	{r7}
 80055fe:	b083      	sub	sp, #12
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005604:	bf00      	nop
 8005606:	370c      	adds	r7, #12
 8005608:	46bd      	mov	sp, r7
 800560a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560e:	4770      	bx	lr

08005610 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005610:	b480      	push	{r7}
 8005612:	b083      	sub	sp, #12
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005618:	bf00      	nop
 800561a:	370c      	adds	r7, #12
 800561c:	46bd      	mov	sp, r7
 800561e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005622:	4770      	bx	lr

08005624 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005624:	b480      	push	{r7}
 8005626:	b083      	sub	sp, #12
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800562c:	bf00      	nop
 800562e:	370c      	adds	r7, #12
 8005630:	46bd      	mov	sp, r7
 8005632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005636:	4770      	bx	lr

08005638 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005638:	b480      	push	{r7}
 800563a:	b083      	sub	sp, #12
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005640:	bf00      	nop
 8005642:	370c      	adds	r7, #12
 8005644:	46bd      	mov	sp, r7
 8005646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564a:	4770      	bx	lr

0800564c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800564c:	b480      	push	{r7}
 800564e:	b083      	sub	sp, #12
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005654:	bf00      	nop
 8005656:	370c      	adds	r7, #12
 8005658:	46bd      	mov	sp, r7
 800565a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565e:	4770      	bx	lr

08005660 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005660:	b480      	push	{r7}
 8005662:	b085      	sub	sp, #20
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
 8005668:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	4a3c      	ldr	r2, [pc, #240]	; (8005764 <TIM_Base_SetConfig+0x104>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d00f      	beq.n	8005698 <TIM_Base_SetConfig+0x38>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800567e:	d00b      	beq.n	8005698 <TIM_Base_SetConfig+0x38>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	4a39      	ldr	r2, [pc, #228]	; (8005768 <TIM_Base_SetConfig+0x108>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d007      	beq.n	8005698 <TIM_Base_SetConfig+0x38>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	4a38      	ldr	r2, [pc, #224]	; (800576c <TIM_Base_SetConfig+0x10c>)
 800568c:	4293      	cmp	r3, r2
 800568e:	d003      	beq.n	8005698 <TIM_Base_SetConfig+0x38>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	4a37      	ldr	r2, [pc, #220]	; (8005770 <TIM_Base_SetConfig+0x110>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d108      	bne.n	80056aa <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800569e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	68fa      	ldr	r2, [r7, #12]
 80056a6:	4313      	orrs	r3, r2
 80056a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	4a2d      	ldr	r2, [pc, #180]	; (8005764 <TIM_Base_SetConfig+0x104>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d01b      	beq.n	80056ea <TIM_Base_SetConfig+0x8a>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056b8:	d017      	beq.n	80056ea <TIM_Base_SetConfig+0x8a>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	4a2a      	ldr	r2, [pc, #168]	; (8005768 <TIM_Base_SetConfig+0x108>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d013      	beq.n	80056ea <TIM_Base_SetConfig+0x8a>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	4a29      	ldr	r2, [pc, #164]	; (800576c <TIM_Base_SetConfig+0x10c>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d00f      	beq.n	80056ea <TIM_Base_SetConfig+0x8a>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	4a28      	ldr	r2, [pc, #160]	; (8005770 <TIM_Base_SetConfig+0x110>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d00b      	beq.n	80056ea <TIM_Base_SetConfig+0x8a>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	4a27      	ldr	r2, [pc, #156]	; (8005774 <TIM_Base_SetConfig+0x114>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d007      	beq.n	80056ea <TIM_Base_SetConfig+0x8a>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	4a26      	ldr	r2, [pc, #152]	; (8005778 <TIM_Base_SetConfig+0x118>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d003      	beq.n	80056ea <TIM_Base_SetConfig+0x8a>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	4a25      	ldr	r2, [pc, #148]	; (800577c <TIM_Base_SetConfig+0x11c>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d108      	bne.n	80056fc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	68db      	ldr	r3, [r3, #12]
 80056f6:	68fa      	ldr	r2, [r7, #12]
 80056f8:	4313      	orrs	r3, r2
 80056fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	695b      	ldr	r3, [r3, #20]
 8005706:	4313      	orrs	r3, r2
 8005708:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	68fa      	ldr	r2, [r7, #12]
 800570e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	689a      	ldr	r2, [r3, #8]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	681a      	ldr	r2, [r3, #0]
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	4a10      	ldr	r2, [pc, #64]	; (8005764 <TIM_Base_SetConfig+0x104>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d00f      	beq.n	8005748 <TIM_Base_SetConfig+0xe8>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	4a11      	ldr	r2, [pc, #68]	; (8005770 <TIM_Base_SetConfig+0x110>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d00b      	beq.n	8005748 <TIM_Base_SetConfig+0xe8>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	4a10      	ldr	r2, [pc, #64]	; (8005774 <TIM_Base_SetConfig+0x114>)
 8005734:	4293      	cmp	r3, r2
 8005736:	d007      	beq.n	8005748 <TIM_Base_SetConfig+0xe8>
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	4a0f      	ldr	r2, [pc, #60]	; (8005778 <TIM_Base_SetConfig+0x118>)
 800573c:	4293      	cmp	r3, r2
 800573e:	d003      	beq.n	8005748 <TIM_Base_SetConfig+0xe8>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	4a0e      	ldr	r2, [pc, #56]	; (800577c <TIM_Base_SetConfig+0x11c>)
 8005744:	4293      	cmp	r3, r2
 8005746:	d103      	bne.n	8005750 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	691a      	ldr	r2, [r3, #16]
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2201      	movs	r2, #1
 8005754:	615a      	str	r2, [r3, #20]
}
 8005756:	bf00      	nop
 8005758:	3714      	adds	r7, #20
 800575a:	46bd      	mov	sp, r7
 800575c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005760:	4770      	bx	lr
 8005762:	bf00      	nop
 8005764:	40012c00 	.word	0x40012c00
 8005768:	40000400 	.word	0x40000400
 800576c:	40000800 	.word	0x40000800
 8005770:	40013400 	.word	0x40013400
 8005774:	40014000 	.word	0x40014000
 8005778:	40014400 	.word	0x40014400
 800577c:	40014800 	.word	0x40014800

08005780 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005780:	b480      	push	{r7}
 8005782:	b087      	sub	sp, #28
 8005784:	af00      	add	r7, sp, #0
 8005786:	60f8      	str	r0, [r7, #12]
 8005788:	60b9      	str	r1, [r7, #8]
 800578a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	6a1b      	ldr	r3, [r3, #32]
 8005790:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	6a1b      	ldr	r3, [r3, #32]
 8005796:	f023 0201 	bic.w	r2, r3, #1
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	699b      	ldr	r3, [r3, #24]
 80057a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80057a4:	693b      	ldr	r3, [r7, #16]
 80057a6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80057aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	011b      	lsls	r3, r3, #4
 80057b0:	693a      	ldr	r2, [r7, #16]
 80057b2:	4313      	orrs	r3, r2
 80057b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80057b6:	697b      	ldr	r3, [r7, #20]
 80057b8:	f023 030a 	bic.w	r3, r3, #10
 80057bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80057be:	697a      	ldr	r2, [r7, #20]
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	4313      	orrs	r3, r2
 80057c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	693a      	ldr	r2, [r7, #16]
 80057ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	697a      	ldr	r2, [r7, #20]
 80057d0:	621a      	str	r2, [r3, #32]
}
 80057d2:	bf00      	nop
 80057d4:	371c      	adds	r7, #28
 80057d6:	46bd      	mov	sp, r7
 80057d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057dc:	4770      	bx	lr

080057de <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80057de:	b480      	push	{r7}
 80057e0:	b087      	sub	sp, #28
 80057e2:	af00      	add	r7, sp, #0
 80057e4:	60f8      	str	r0, [r7, #12]
 80057e6:	60b9      	str	r1, [r7, #8]
 80057e8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	6a1b      	ldr	r3, [r3, #32]
 80057ee:	f023 0210 	bic.w	r2, r3, #16
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	699b      	ldr	r3, [r3, #24]
 80057fa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	6a1b      	ldr	r3, [r3, #32]
 8005800:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005802:	697b      	ldr	r3, [r7, #20]
 8005804:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005808:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	031b      	lsls	r3, r3, #12
 800580e:	697a      	ldr	r2, [r7, #20]
 8005810:	4313      	orrs	r3, r2
 8005812:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005814:	693b      	ldr	r3, [r7, #16]
 8005816:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800581a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	011b      	lsls	r3, r3, #4
 8005820:	693a      	ldr	r2, [r7, #16]
 8005822:	4313      	orrs	r3, r2
 8005824:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	697a      	ldr	r2, [r7, #20]
 800582a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	693a      	ldr	r2, [r7, #16]
 8005830:	621a      	str	r2, [r3, #32]
}
 8005832:	bf00      	nop
 8005834:	371c      	adds	r7, #28
 8005836:	46bd      	mov	sp, r7
 8005838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583c:	4770      	bx	lr

0800583e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800583e:	b480      	push	{r7}
 8005840:	b085      	sub	sp, #20
 8005842:	af00      	add	r7, sp, #0
 8005844:	6078      	str	r0, [r7, #4]
 8005846:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	689b      	ldr	r3, [r3, #8]
 800584c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8005854:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005858:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800585a:	683a      	ldr	r2, [r7, #0]
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	4313      	orrs	r3, r2
 8005860:	f043 0307 	orr.w	r3, r3, #7
 8005864:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	68fa      	ldr	r2, [r7, #12]
 800586a:	609a      	str	r2, [r3, #8]
}
 800586c:	bf00      	nop
 800586e:	3714      	adds	r7, #20
 8005870:	46bd      	mov	sp, r7
 8005872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005876:	4770      	bx	lr

08005878 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005878:	b480      	push	{r7}
 800587a:	b087      	sub	sp, #28
 800587c:	af00      	add	r7, sp, #0
 800587e:	60f8      	str	r0, [r7, #12]
 8005880:	60b9      	str	r1, [r7, #8]
 8005882:	607a      	str	r2, [r7, #4]
 8005884:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	689b      	ldr	r3, [r3, #8]
 800588a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800588c:	697b      	ldr	r3, [r7, #20]
 800588e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005892:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	021a      	lsls	r2, r3, #8
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	431a      	orrs	r2, r3
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	4313      	orrs	r3, r2
 80058a0:	697a      	ldr	r2, [r7, #20]
 80058a2:	4313      	orrs	r3, r2
 80058a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	697a      	ldr	r2, [r7, #20]
 80058aa:	609a      	str	r2, [r3, #8]
}
 80058ac:	bf00      	nop
 80058ae:	371c      	adds	r7, #28
 80058b0:	46bd      	mov	sp, r7
 80058b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b6:	4770      	bx	lr

080058b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80058b8:	b480      	push	{r7}
 80058ba:	b085      	sub	sp, #20
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
 80058c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058c8:	2b01      	cmp	r3, #1
 80058ca:	d101      	bne.n	80058d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80058cc:	2302      	movs	r3, #2
 80058ce:	e065      	b.n	800599c <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2201      	movs	r2, #1
 80058d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2202      	movs	r2, #2
 80058dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	689b      	ldr	r3, [r3, #8]
 80058ee:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4a2c      	ldr	r2, [pc, #176]	; (80059a8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d004      	beq.n	8005904 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4a2b      	ldr	r2, [pc, #172]	; (80059ac <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005900:	4293      	cmp	r3, r2
 8005902:	d108      	bne.n	8005916 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800590a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	68fa      	ldr	r2, [r7, #12]
 8005912:	4313      	orrs	r3, r2
 8005914:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800591c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005920:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	68fa      	ldr	r2, [r7, #12]
 8005928:	4313      	orrs	r3, r2
 800592a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	68fa      	ldr	r2, [r7, #12]
 8005932:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	4a1b      	ldr	r2, [pc, #108]	; (80059a8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d018      	beq.n	8005970 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005946:	d013      	beq.n	8005970 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a18      	ldr	r2, [pc, #96]	; (80059b0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d00e      	beq.n	8005970 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4a17      	ldr	r2, [pc, #92]	; (80059b4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d009      	beq.n	8005970 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a12      	ldr	r2, [pc, #72]	; (80059ac <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d004      	beq.n	8005970 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4a13      	ldr	r2, [pc, #76]	; (80059b8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d10c      	bne.n	800598a <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005976:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	689b      	ldr	r3, [r3, #8]
 800597c:	68ba      	ldr	r2, [r7, #8]
 800597e:	4313      	orrs	r3, r2
 8005980:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	68ba      	ldr	r2, [r7, #8]
 8005988:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2201      	movs	r2, #1
 800598e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2200      	movs	r2, #0
 8005996:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800599a:	2300      	movs	r3, #0
}
 800599c:	4618      	mov	r0, r3
 800599e:	3714      	adds	r7, #20
 80059a0:	46bd      	mov	sp, r7
 80059a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a6:	4770      	bx	lr
 80059a8:	40012c00 	.word	0x40012c00
 80059ac:	40013400 	.word	0x40013400
 80059b0:	40000400 	.word	0x40000400
 80059b4:	40000800 	.word	0x40000800
 80059b8:	40014000 	.word	0x40014000

080059bc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80059bc:	b480      	push	{r7}
 80059be:	b083      	sub	sp, #12
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80059c4:	bf00      	nop
 80059c6:	370c      	adds	r7, #12
 80059c8:	46bd      	mov	sp, r7
 80059ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ce:	4770      	bx	lr

080059d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80059d0:	b480      	push	{r7}
 80059d2:	b083      	sub	sp, #12
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80059d8:	bf00      	nop
 80059da:	370c      	adds	r7, #12
 80059dc:	46bd      	mov	sp, r7
 80059de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e2:	4770      	bx	lr

080059e4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80059e4:	b480      	push	{r7}
 80059e6:	b083      	sub	sp, #12
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80059ec:	bf00      	nop
 80059ee:	370c      	adds	r7, #12
 80059f0:	46bd      	mov	sp, r7
 80059f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f6:	4770      	bx	lr

080059f8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b083      	sub	sp, #12
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8005a00:	bf00      	nop
 8005a02:	370c      	adds	r7, #12
 8005a04:	46bd      	mov	sp, r7
 8005a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0a:	4770      	bx	lr

08005a0c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b083      	sub	sp, #12
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8005a14:	bf00      	nop
 8005a16:	370c      	adds	r7, #12
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1e:	4770      	bx	lr

08005a20 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8005a20:	b480      	push	{r7}
 8005a22:	b083      	sub	sp, #12
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8005a28:	bf00      	nop
 8005a2a:	370c      	adds	r7, #12
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a32:	4770      	bx	lr

08005a34 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8005a34:	b480      	push	{r7}
 8005a36:	b083      	sub	sp, #12
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8005a3c:	bf00      	nop
 8005a3e:	370c      	adds	r7, #12
 8005a40:	46bd      	mov	sp, r7
 8005a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a46:	4770      	bx	lr

08005a48 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b082      	sub	sp, #8
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d101      	bne.n	8005a5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a56:	2301      	movs	r3, #1
 8005a58:	e042      	b.n	8005ae0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d106      	bne.n	8005a72 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2200      	movs	r2, #0
 8005a68:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a6c:	6878      	ldr	r0, [r7, #4]
 8005a6e:	f7fb f9ff 	bl	8000e70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2224      	movs	r2, #36	; 0x24
 8005a76:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	681a      	ldr	r2, [r3, #0]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f022 0201 	bic.w	r2, r2, #1
 8005a88:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005a8a:	6878      	ldr	r0, [r7, #4]
 8005a8c:	f000 fb36 	bl	80060fc <UART_SetConfig>
 8005a90:	4603      	mov	r3, r0
 8005a92:	2b01      	cmp	r3, #1
 8005a94:	d101      	bne.n	8005a9a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005a96:	2301      	movs	r3, #1
 8005a98:	e022      	b.n	8005ae0 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d002      	beq.n	8005aa8 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8005aa2:	6878      	ldr	r0, [r7, #4]
 8005aa4:	f000 fdce 	bl	8006644 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	685a      	ldr	r2, [r3, #4]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005ab6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	689a      	ldr	r2, [r3, #8]
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005ac6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	681a      	ldr	r2, [r3, #0]
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f042 0201 	orr.w	r2, r2, #1
 8005ad6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005ad8:	6878      	ldr	r0, [r7, #4]
 8005ada:	f000 fe55 	bl	8006788 <UART_CheckIdleState>
 8005ade:	4603      	mov	r3, r0
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	3708      	adds	r7, #8
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bd80      	pop	{r7, pc}

08005ae8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b08a      	sub	sp, #40	; 0x28
 8005aec:	af02      	add	r7, sp, #8
 8005aee:	60f8      	str	r0, [r7, #12]
 8005af0:	60b9      	str	r1, [r7, #8]
 8005af2:	603b      	str	r3, [r7, #0]
 8005af4:	4613      	mov	r3, r2
 8005af6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005afe:	2b20      	cmp	r3, #32
 8005b00:	f040 8083 	bne.w	8005c0a <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b04:	68bb      	ldr	r3, [r7, #8]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d002      	beq.n	8005b10 <HAL_UART_Transmit+0x28>
 8005b0a:	88fb      	ldrh	r3, [r7, #6]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d101      	bne.n	8005b14 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005b10:	2301      	movs	r3, #1
 8005b12:	e07b      	b.n	8005c0c <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8005b1a:	2b01      	cmp	r3, #1
 8005b1c:	d101      	bne.n	8005b22 <HAL_UART_Transmit+0x3a>
 8005b1e:	2302      	movs	r3, #2
 8005b20:	e074      	b.n	8005c0c <HAL_UART_Transmit+0x124>
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	2201      	movs	r2, #1
 8005b26:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	2221      	movs	r2, #33	; 0x21
 8005b36:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005b3a:	f7fc ff71 	bl	8002a20 <HAL_GetTick>
 8005b3e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	88fa      	ldrh	r2, [r7, #6]
 8005b44:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	88fa      	ldrh	r2, [r7, #6]
 8005b4c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	689b      	ldr	r3, [r3, #8]
 8005b54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b58:	d108      	bne.n	8005b6c <HAL_UART_Transmit+0x84>
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	691b      	ldr	r3, [r3, #16]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d104      	bne.n	8005b6c <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8005b62:	2300      	movs	r3, #0
 8005b64:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	61bb      	str	r3, [r7, #24]
 8005b6a:	e003      	b.n	8005b74 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005b70:	2300      	movs	r3, #0
 8005b72:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	2200      	movs	r2, #0
 8005b78:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    while (huart->TxXferCount > 0U)
 8005b7c:	e02c      	b.n	8005bd8 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	9300      	str	r3, [sp, #0]
 8005b82:	697b      	ldr	r3, [r7, #20]
 8005b84:	2200      	movs	r2, #0
 8005b86:	2180      	movs	r1, #128	; 0x80
 8005b88:	68f8      	ldr	r0, [r7, #12]
 8005b8a:	f000 fe45 	bl	8006818 <UART_WaitOnFlagUntilTimeout>
 8005b8e:	4603      	mov	r3, r0
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d001      	beq.n	8005b98 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8005b94:	2303      	movs	r3, #3
 8005b96:	e039      	b.n	8005c0c <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8005b98:	69fb      	ldr	r3, [r7, #28]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d10b      	bne.n	8005bb6 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005b9e:	69bb      	ldr	r3, [r7, #24]
 8005ba0:	881b      	ldrh	r3, [r3, #0]
 8005ba2:	461a      	mov	r2, r3
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005bac:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005bae:	69bb      	ldr	r3, [r7, #24]
 8005bb0:	3302      	adds	r3, #2
 8005bb2:	61bb      	str	r3, [r7, #24]
 8005bb4:	e007      	b.n	8005bc6 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005bb6:	69fb      	ldr	r3, [r7, #28]
 8005bb8:	781a      	ldrb	r2, [r3, #0]
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005bc0:	69fb      	ldr	r3, [r7, #28]
 8005bc2:	3301      	adds	r3, #1
 8005bc4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005bcc:	b29b      	uxth	r3, r3
 8005bce:	3b01      	subs	r3, #1
 8005bd0:	b29a      	uxth	r2, r3
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005bde:	b29b      	uxth	r3, r3
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d1cc      	bne.n	8005b7e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	9300      	str	r3, [sp, #0]
 8005be8:	697b      	ldr	r3, [r7, #20]
 8005bea:	2200      	movs	r2, #0
 8005bec:	2140      	movs	r1, #64	; 0x40
 8005bee:	68f8      	ldr	r0, [r7, #12]
 8005bf0:	f000 fe12 	bl	8006818 <UART_WaitOnFlagUntilTimeout>
 8005bf4:	4603      	mov	r3, r0
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d001      	beq.n	8005bfe <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8005bfa:	2303      	movs	r3, #3
 8005bfc:	e006      	b.n	8005c0c <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	2220      	movs	r2, #32
 8005c02:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8005c06:	2300      	movs	r3, #0
 8005c08:	e000      	b.n	8005c0c <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8005c0a:	2302      	movs	r3, #2
  }
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3720      	adds	r7, #32
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}

08005c14 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b085      	sub	sp, #20
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	60f8      	str	r0, [r7, #12]
 8005c1c:	60b9      	str	r1, [r7, #8]
 8005c1e:	4613      	mov	r3, r2
 8005c20:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c28:	2b20      	cmp	r3, #32
 8005c2a:	f040 80bc 	bne.w	8005da6 <HAL_UART_Receive_IT+0x192>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d002      	beq.n	8005c3a <HAL_UART_Receive_IT+0x26>
 8005c34:	88fb      	ldrh	r3, [r7, #6]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d101      	bne.n	8005c3e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	e0b4      	b.n	8005da8 <HAL_UART_Receive_IT+0x194>
    }

    __HAL_LOCK(huart);
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	d101      	bne.n	8005c4c <HAL_UART_Receive_IT+0x38>
 8005c48:	2302      	movs	r3, #2
 8005c4a:	e0ad      	b.n	8005da8 <HAL_UART_Receive_IT+0x194>
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	2201      	movs	r2, #1
 8005c50:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->pRxBuffPtr  = pData;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	68ba      	ldr	r2, [r7, #8]
 8005c58:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferSize  = Size;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	88fa      	ldrh	r2, [r7, #6]
 8005c5e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	88fa      	ldrh	r2, [r7, #6]
 8005c66:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    huart->RxISR       = NULL;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	689b      	ldr	r3, [r3, #8]
 8005c74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c78:	d10e      	bne.n	8005c98 <HAL_UART_Receive_IT+0x84>
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	691b      	ldr	r3, [r3, #16]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d105      	bne.n	8005c8e <HAL_UART_Receive_IT+0x7a>
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	f240 12ff 	movw	r2, #511	; 0x1ff
 8005c88:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005c8c:	e02d      	b.n	8005cea <HAL_UART_Receive_IT+0xd6>
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	22ff      	movs	r2, #255	; 0xff
 8005c92:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005c96:	e028      	b.n	8005cea <HAL_UART_Receive_IT+0xd6>
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	689b      	ldr	r3, [r3, #8]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d10d      	bne.n	8005cbc <HAL_UART_Receive_IT+0xa8>
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	691b      	ldr	r3, [r3, #16]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d104      	bne.n	8005cb2 <HAL_UART_Receive_IT+0x9e>
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	22ff      	movs	r2, #255	; 0xff
 8005cac:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005cb0:	e01b      	b.n	8005cea <HAL_UART_Receive_IT+0xd6>
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	227f      	movs	r2, #127	; 0x7f
 8005cb6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005cba:	e016      	b.n	8005cea <HAL_UART_Receive_IT+0xd6>
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	689b      	ldr	r3, [r3, #8]
 8005cc0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005cc4:	d10d      	bne.n	8005ce2 <HAL_UART_Receive_IT+0xce>
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	691b      	ldr	r3, [r3, #16]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d104      	bne.n	8005cd8 <HAL_UART_Receive_IT+0xc4>
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	227f      	movs	r2, #127	; 0x7f
 8005cd2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005cd6:	e008      	b.n	8005cea <HAL_UART_Receive_IT+0xd6>
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	223f      	movs	r2, #63	; 0x3f
 8005cdc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005ce0:	e003      	b.n	8005cea <HAL_UART_Receive_IT+0xd6>
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	2200      	movs	r2, #0
 8005cee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	2222      	movs	r2, #34	; 0x22
 8005cf6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	689a      	ldr	r2, [r3, #8]
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f042 0201 	orr.w	r2, r2, #1
 8005d08:	609a      	str	r2, [r3, #8]

    /* Configure Rx interrupt processing*/
    if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005d0e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005d12:	d12a      	bne.n	8005d6a <HAL_UART_Receive_IT+0x156>
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8005d1a:	88fa      	ldrh	r2, [r7, #6]
 8005d1c:	429a      	cmp	r2, r3
 8005d1e:	d324      	bcc.n	8005d6a <HAL_UART_Receive_IT+0x156>
    {
      /* Set the Rx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	689b      	ldr	r3, [r3, #8]
 8005d24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d28:	d107      	bne.n	8005d3a <HAL_UART_Receive_IT+0x126>
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	691b      	ldr	r3, [r3, #16]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d103      	bne.n	8005d3a <HAL_UART_Receive_IT+0x126>
      {
        huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	4a1f      	ldr	r2, [pc, #124]	; (8005db4 <HAL_UART_Receive_IT+0x1a0>)
 8005d36:	66da      	str	r2, [r3, #108]	; 0x6c
 8005d38:	e002      	b.n	8005d40 <HAL_UART_Receive_IT+0x12c>
      }
      else
      {
        huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	4a1e      	ldr	r2, [pc, #120]	; (8005db8 <HAL_UART_Receive_IT+0x1a4>)
 8005d3e:	66da      	str	r2, [r3, #108]	; 0x6c
      }

      __HAL_UNLOCK(huart);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	2200      	movs	r2, #0
 8005d44:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

      /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	681a      	ldr	r2, [r3, #0]
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d56:	601a      	str	r2, [r3, #0]
      SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	689a      	ldr	r2, [r3, #8]
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005d66:	609a      	str	r2, [r3, #8]
 8005d68:	e01b      	b.n	8005da2 <HAL_UART_Receive_IT+0x18e>
    }
    else
    {
      /* Set the Rx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	689b      	ldr	r3, [r3, #8]
 8005d6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d72:	d107      	bne.n	8005d84 <HAL_UART_Receive_IT+0x170>
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	691b      	ldr	r3, [r3, #16]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d103      	bne.n	8005d84 <HAL_UART_Receive_IT+0x170>
      {
        huart->RxISR = UART_RxISR_16BIT;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	4a0f      	ldr	r2, [pc, #60]	; (8005dbc <HAL_UART_Receive_IT+0x1a8>)
 8005d80:	66da      	str	r2, [r3, #108]	; 0x6c
 8005d82:	e002      	b.n	8005d8a <HAL_UART_Receive_IT+0x176>
      }
      else
      {
        huart->RxISR = UART_RxISR_8BIT;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	4a0e      	ldr	r2, [pc, #56]	; (8005dc0 <HAL_UART_Receive_IT+0x1ac>)
 8005d88:	66da      	str	r2, [r3, #108]	; 0x6c
      }

      __HAL_UNLOCK(huart);
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	681a      	ldr	r2, [r3, #0]
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8005da0:	601a      	str	r2, [r3, #0]
    }

    return HAL_OK;
 8005da2:	2300      	movs	r3, #0
 8005da4:	e000      	b.n	8005da8 <HAL_UART_Receive_IT+0x194>
  }
  else
  {
    return HAL_BUSY;
 8005da6:	2302      	movs	r3, #2
  }
}
 8005da8:	4618      	mov	r0, r3
 8005daa:	3714      	adds	r7, #20
 8005dac:	46bd      	mov	sp, r7
 8005dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db2:	4770      	bx	lr
 8005db4:	08006c1d 	.word	0x08006c1d
 8005db8:	08006b15 	.word	0x08006b15
 8005dbc:	08006a69 	.word	0x08006a69
 8005dc0:	080069bf 	.word	0x080069bf

08005dc4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b088      	sub	sp, #32
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	69db      	ldr	r3, [r3, #28]
 8005dd2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	689b      	ldr	r3, [r3, #8]
 8005de2:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005de4:	69fa      	ldr	r2, [r7, #28]
 8005de6:	f640 030f 	movw	r3, #2063	; 0x80f
 8005dea:	4013      	ands	r3, r2
 8005dec:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8005dee:	693b      	ldr	r3, [r7, #16]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d118      	bne.n	8005e26 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005df4:	69fb      	ldr	r3, [r7, #28]
 8005df6:	f003 0320 	and.w	r3, r3, #32
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d013      	beq.n	8005e26 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005dfe:	69bb      	ldr	r3, [r7, #24]
 8005e00:	f003 0320 	and.w	r3, r3, #32
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d104      	bne.n	8005e12 <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d009      	beq.n	8005e26 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	f000 8144 	beq.w	80060a4 <HAL_UART_IRQHandler+0x2e0>
      {
        huart->RxISR(huart);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005e20:	6878      	ldr	r0, [r7, #4]
 8005e22:	4798      	blx	r3
      }
      return;
 8005e24:	e13e      	b.n	80060a4 <HAL_UART_IRQHandler+0x2e0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005e26:	693b      	ldr	r3, [r7, #16]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	f000 80e8 	beq.w	8005ffe <HAL_UART_IRQHandler+0x23a>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005e2e:	697a      	ldr	r2, [r7, #20]
 8005e30:	4ba0      	ldr	r3, [pc, #640]	; (80060b4 <HAL_UART_IRQHandler+0x2f0>)
 8005e32:	4013      	ands	r3, r2
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d105      	bne.n	8005e44 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005e38:	69ba      	ldr	r2, [r7, #24]
 8005e3a:	4b9f      	ldr	r3, [pc, #636]	; (80060b8 <HAL_UART_IRQHandler+0x2f4>)
 8005e3c:	4013      	ands	r3, r2
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	f000 80dd 	beq.w	8005ffe <HAL_UART_IRQHandler+0x23a>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005e44:	69fb      	ldr	r3, [r7, #28]
 8005e46:	f003 0301 	and.w	r3, r3, #1
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d010      	beq.n	8005e70 <HAL_UART_IRQHandler+0xac>
 8005e4e:	69bb      	ldr	r3, [r7, #24]
 8005e50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d00b      	beq.n	8005e70 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	2201      	movs	r2, #1
 8005e5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e66:	f043 0201 	orr.w	r2, r3, #1
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005e70:	69fb      	ldr	r3, [r7, #28]
 8005e72:	f003 0302 	and.w	r3, r3, #2
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d010      	beq.n	8005e9c <HAL_UART_IRQHandler+0xd8>
 8005e7a:	697b      	ldr	r3, [r7, #20]
 8005e7c:	f003 0301 	and.w	r3, r3, #1
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d00b      	beq.n	8005e9c <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	2202      	movs	r2, #2
 8005e8a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e92:	f043 0204 	orr.w	r2, r3, #4
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005e9c:	69fb      	ldr	r3, [r7, #28]
 8005e9e:	f003 0304 	and.w	r3, r3, #4
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d010      	beq.n	8005ec8 <HAL_UART_IRQHandler+0x104>
 8005ea6:	697b      	ldr	r3, [r7, #20]
 8005ea8:	f003 0301 	and.w	r3, r3, #1
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d00b      	beq.n	8005ec8 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	2204      	movs	r2, #4
 8005eb6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ebe:	f043 0202 	orr.w	r2, r3, #2
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005ec8:	69fb      	ldr	r3, [r7, #28]
 8005eca:	f003 0308 	and.w	r3, r3, #8
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d015      	beq.n	8005efe <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005ed2:	69bb      	ldr	r3, [r7, #24]
 8005ed4:	f003 0320 	and.w	r3, r3, #32
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d104      	bne.n	8005ee6 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005edc:	697a      	ldr	r2, [r7, #20]
 8005ede:	4b75      	ldr	r3, [pc, #468]	; (80060b4 <HAL_UART_IRQHandler+0x2f0>)
 8005ee0:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d00b      	beq.n	8005efe <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	2208      	movs	r2, #8
 8005eec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ef4:	f043 0208 	orr.w	r2, r3, #8
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005efe:	69fb      	ldr	r3, [r7, #28]
 8005f00:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d011      	beq.n	8005f2c <HAL_UART_IRQHandler+0x168>
 8005f08:	69bb      	ldr	r3, [r7, #24]
 8005f0a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d00c      	beq.n	8005f2c <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005f1a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f22:	f043 0220 	orr.w	r2, r3, #32
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	f000 80b8 	beq.w	80060a8 <HAL_UART_IRQHandler+0x2e4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005f38:	69fb      	ldr	r3, [r7, #28]
 8005f3a:	f003 0320 	and.w	r3, r3, #32
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d011      	beq.n	8005f66 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005f42:	69bb      	ldr	r3, [r7, #24]
 8005f44:	f003 0320 	and.w	r3, r3, #32
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d104      	bne.n	8005f56 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005f4c:	697b      	ldr	r3, [r7, #20]
 8005f4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d007      	beq.n	8005f66 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d003      	beq.n	8005f66 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f6c:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	689b      	ldr	r3, [r3, #8]
 8005f74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f78:	2b40      	cmp	r3, #64	; 0x40
 8005f7a:	d004      	beq.n	8005f86 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d031      	beq.n	8005fea <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005f86:	6878      	ldr	r0, [r7, #4]
 8005f88:	f000 fcc6 	bl	8006918 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f96:	2b40      	cmp	r3, #64	; 0x40
 8005f98:	d123      	bne.n	8005fe2 <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	689a      	ldr	r2, [r3, #8]
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005fa8:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d013      	beq.n	8005fda <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005fb6:	4a41      	ldr	r2, [pc, #260]	; (80060bc <HAL_UART_IRQHandler+0x2f8>)
 8005fb8:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	f7fc fe63 	bl	8002c8a <HAL_DMA_Abort_IT>
 8005fc4:	4603      	mov	r3, r0
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d017      	beq.n	8005ffa <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005fce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fd0:	687a      	ldr	r2, [r7, #4]
 8005fd2:	6f92      	ldr	r2, [r2, #120]	; 0x78
 8005fd4:	4610      	mov	r0, r2
 8005fd6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fd8:	e00f      	b.n	8005ffa <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	f000 f884 	bl	80060e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fe0:	e00b      	b.n	8005ffa <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005fe2:	6878      	ldr	r0, [r7, #4]
 8005fe4:	f000 f880 	bl	80060e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fe8:	e007      	b.n	8005ffa <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005fea:	6878      	ldr	r0, [r7, #4]
 8005fec:	f000 f87c 	bl	80060e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      }
    }
    return;
 8005ff8:	e056      	b.n	80060a8 <HAL_UART_IRQHandler+0x2e4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ffa:	bf00      	nop
    return;
 8005ffc:	e054      	b.n	80060a8 <HAL_UART_IRQHandler+0x2e4>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005ffe:	69fb      	ldr	r3, [r7, #28]
 8006000:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006004:	2b00      	cmp	r3, #0
 8006006:	d00d      	beq.n	8006024 <HAL_UART_IRQHandler+0x260>
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800600e:	2b00      	cmp	r3, #0
 8006010:	d008      	beq.n	8006024 <HAL_UART_IRQHandler+0x260>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800601a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800601c:	6878      	ldr	r0, [r7, #4]
 800601e:	f000 fe81 	bl	8006d24 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006022:	e044      	b.n	80060ae <HAL_UART_IRQHandler+0x2ea>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006024:	69fb      	ldr	r3, [r7, #28]
 8006026:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800602a:	2b00      	cmp	r3, #0
 800602c:	d012      	beq.n	8006054 <HAL_UART_IRQHandler+0x290>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800602e:	69bb      	ldr	r3, [r7, #24]
 8006030:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006034:	2b00      	cmp	r3, #0
 8006036:	d104      	bne.n	8006042 <HAL_UART_IRQHandler+0x27e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006038:	697b      	ldr	r3, [r7, #20]
 800603a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800603e:	2b00      	cmp	r3, #0
 8006040:	d008      	beq.n	8006054 <HAL_UART_IRQHandler+0x290>
  {
    if (huart->TxISR != NULL)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006046:	2b00      	cmp	r3, #0
 8006048:	d030      	beq.n	80060ac <HAL_UART_IRQHandler+0x2e8>
    {
      huart->TxISR(huart);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800604e:	6878      	ldr	r0, [r7, #4]
 8006050:	4798      	blx	r3
    }
    return;
 8006052:	e02b      	b.n	80060ac <HAL_UART_IRQHandler+0x2e8>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006054:	69fb      	ldr	r3, [r7, #28]
 8006056:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800605a:	2b00      	cmp	r3, #0
 800605c:	d008      	beq.n	8006070 <HAL_UART_IRQHandler+0x2ac>
 800605e:	69bb      	ldr	r3, [r7, #24]
 8006060:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006064:	2b00      	cmp	r3, #0
 8006066:	d003      	beq.n	8006070 <HAL_UART_IRQHandler+0x2ac>
  {
    UART_EndTransmit_IT(huart);
 8006068:	6878      	ldr	r0, [r7, #4]
 800606a:	f000 fc8e 	bl	800698a <UART_EndTransmit_IT>
    return;
 800606e:	e01e      	b.n	80060ae <HAL_UART_IRQHandler+0x2ea>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006070:	69fb      	ldr	r3, [r7, #28]
 8006072:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006076:	2b00      	cmp	r3, #0
 8006078:	d008      	beq.n	800608c <HAL_UART_IRQHandler+0x2c8>
 800607a:	69bb      	ldr	r3, [r7, #24]
 800607c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006080:	2b00      	cmp	r3, #0
 8006082:	d003      	beq.n	800608c <HAL_UART_IRQHandler+0x2c8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006084:	6878      	ldr	r0, [r7, #4]
 8006086:	f000 fe61 	bl	8006d4c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800608a:	e010      	b.n	80060ae <HAL_UART_IRQHandler+0x2ea>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800608c:	69fb      	ldr	r3, [r7, #28]
 800608e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006092:	2b00      	cmp	r3, #0
 8006094:	d00b      	beq.n	80060ae <HAL_UART_IRQHandler+0x2ea>
 8006096:	69bb      	ldr	r3, [r7, #24]
 8006098:	2b00      	cmp	r3, #0
 800609a:	da08      	bge.n	80060ae <HAL_UART_IRQHandler+0x2ea>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800609c:	6878      	ldr	r0, [r7, #4]
 800609e:	f000 fe4b 	bl	8006d38 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80060a2:	e004      	b.n	80060ae <HAL_UART_IRQHandler+0x2ea>
      return;
 80060a4:	bf00      	nop
 80060a6:	e002      	b.n	80060ae <HAL_UART_IRQHandler+0x2ea>
    return;
 80060a8:	bf00      	nop
 80060aa:	e000      	b.n	80060ae <HAL_UART_IRQHandler+0x2ea>
    return;
 80060ac:	bf00      	nop
  }
}
 80060ae:	3720      	adds	r7, #32
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bd80      	pop	{r7, pc}
 80060b4:	10000001 	.word	0x10000001
 80060b8:	04000120 	.word	0x04000120
 80060bc:	0800695f 	.word	0x0800695f

080060c0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80060c0:	b480      	push	{r7}
 80060c2:	b083      	sub	sp, #12
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80060c8:	bf00      	nop
 80060ca:	370c      	adds	r7, #12
 80060cc:	46bd      	mov	sp, r7
 80060ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d2:	4770      	bx	lr

080060d4 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80060d4:	b480      	push	{r7}
 80060d6:	b083      	sub	sp, #12
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80060dc:	bf00      	nop
 80060de:	370c      	adds	r7, #12
 80060e0:	46bd      	mov	sp, r7
 80060e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e6:	4770      	bx	lr

080060e8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80060e8:	b480      	push	{r7}
 80060ea:	b083      	sub	sp, #12
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80060f0:	bf00      	nop
 80060f2:	370c      	adds	r7, #12
 80060f4:	46bd      	mov	sp, r7
 80060f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fa:	4770      	bx	lr

080060fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80060fc:	b5b0      	push	{r4, r5, r7, lr}
 80060fe:	b088      	sub	sp, #32
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006104:	2300      	movs	r3, #0
 8006106:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	689a      	ldr	r2, [r3, #8]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	691b      	ldr	r3, [r3, #16]
 8006110:	431a      	orrs	r2, r3
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	695b      	ldr	r3, [r3, #20]
 8006116:	431a      	orrs	r2, r3
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	69db      	ldr	r3, [r3, #28]
 800611c:	4313      	orrs	r3, r2
 800611e:	61fb      	str	r3, [r7, #28]
  tmpreg |= (uint32_t)huart->FifoMode;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006124:	69fa      	ldr	r2, [r7, #28]
 8006126:	4313      	orrs	r3, r2
 8006128:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	681a      	ldr	r2, [r3, #0]
 8006130:	4baf      	ldr	r3, [pc, #700]	; (80063f0 <UART_SetConfig+0x2f4>)
 8006132:	4013      	ands	r3, r2
 8006134:	687a      	ldr	r2, [r7, #4]
 8006136:	6812      	ldr	r2, [r2, #0]
 8006138:	69f9      	ldr	r1, [r7, #28]
 800613a:	430b      	orrs	r3, r1
 800613c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	68da      	ldr	r2, [r3, #12]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	430a      	orrs	r2, r1
 8006152:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	699b      	ldr	r3, [r3, #24]
 8006158:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	4aa5      	ldr	r2, [pc, #660]	; (80063f4 <UART_SetConfig+0x2f8>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d004      	beq.n	800616e <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6a1b      	ldr	r3, [r3, #32]
 8006168:	69fa      	ldr	r2, [r7, #28]
 800616a:	4313      	orrs	r3, r2
 800616c:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	689b      	ldr	r3, [r3, #8]
 8006174:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8006178:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800617c:	687a      	ldr	r2, [r7, #4]
 800617e:	6812      	ldr	r2, [r2, #0]
 8006180:	69f9      	ldr	r1, [r7, #28]
 8006182:	430b      	orrs	r3, r1
 8006184:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800618c:	f023 010f 	bic.w	r1, r3, #15
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	430a      	orrs	r2, r1
 800619a:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	4a95      	ldr	r2, [pc, #596]	; (80063f8 <UART_SetConfig+0x2fc>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d121      	bne.n	80061ea <UART_SetConfig+0xee>
 80061a6:	4b95      	ldr	r3, [pc, #596]	; (80063fc <UART_SetConfig+0x300>)
 80061a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061ac:	f003 0303 	and.w	r3, r3, #3
 80061b0:	2b03      	cmp	r3, #3
 80061b2:	d817      	bhi.n	80061e4 <UART_SetConfig+0xe8>
 80061b4:	a201      	add	r2, pc, #4	; (adr r2, 80061bc <UART_SetConfig+0xc0>)
 80061b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061ba:	bf00      	nop
 80061bc:	080061cd 	.word	0x080061cd
 80061c0:	080061d9 	.word	0x080061d9
 80061c4:	080061d3 	.word	0x080061d3
 80061c8:	080061df 	.word	0x080061df
 80061cc:	2301      	movs	r3, #1
 80061ce:	76fb      	strb	r3, [r7, #27]
 80061d0:	e0bc      	b.n	800634c <UART_SetConfig+0x250>
 80061d2:	2302      	movs	r3, #2
 80061d4:	76fb      	strb	r3, [r7, #27]
 80061d6:	e0b9      	b.n	800634c <UART_SetConfig+0x250>
 80061d8:	2304      	movs	r3, #4
 80061da:	76fb      	strb	r3, [r7, #27]
 80061dc:	e0b6      	b.n	800634c <UART_SetConfig+0x250>
 80061de:	2308      	movs	r3, #8
 80061e0:	76fb      	strb	r3, [r7, #27]
 80061e2:	e0b3      	b.n	800634c <UART_SetConfig+0x250>
 80061e4:	2310      	movs	r3, #16
 80061e6:	76fb      	strb	r3, [r7, #27]
 80061e8:	e0b0      	b.n	800634c <UART_SetConfig+0x250>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	4a84      	ldr	r2, [pc, #528]	; (8006400 <UART_SetConfig+0x304>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d132      	bne.n	800625a <UART_SetConfig+0x15e>
 80061f4:	4b81      	ldr	r3, [pc, #516]	; (80063fc <UART_SetConfig+0x300>)
 80061f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061fa:	f003 030c 	and.w	r3, r3, #12
 80061fe:	2b0c      	cmp	r3, #12
 8006200:	d828      	bhi.n	8006254 <UART_SetConfig+0x158>
 8006202:	a201      	add	r2, pc, #4	; (adr r2, 8006208 <UART_SetConfig+0x10c>)
 8006204:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006208:	0800623d 	.word	0x0800623d
 800620c:	08006255 	.word	0x08006255
 8006210:	08006255 	.word	0x08006255
 8006214:	08006255 	.word	0x08006255
 8006218:	08006249 	.word	0x08006249
 800621c:	08006255 	.word	0x08006255
 8006220:	08006255 	.word	0x08006255
 8006224:	08006255 	.word	0x08006255
 8006228:	08006243 	.word	0x08006243
 800622c:	08006255 	.word	0x08006255
 8006230:	08006255 	.word	0x08006255
 8006234:	08006255 	.word	0x08006255
 8006238:	0800624f 	.word	0x0800624f
 800623c:	2300      	movs	r3, #0
 800623e:	76fb      	strb	r3, [r7, #27]
 8006240:	e084      	b.n	800634c <UART_SetConfig+0x250>
 8006242:	2302      	movs	r3, #2
 8006244:	76fb      	strb	r3, [r7, #27]
 8006246:	e081      	b.n	800634c <UART_SetConfig+0x250>
 8006248:	2304      	movs	r3, #4
 800624a:	76fb      	strb	r3, [r7, #27]
 800624c:	e07e      	b.n	800634c <UART_SetConfig+0x250>
 800624e:	2308      	movs	r3, #8
 8006250:	76fb      	strb	r3, [r7, #27]
 8006252:	e07b      	b.n	800634c <UART_SetConfig+0x250>
 8006254:	2310      	movs	r3, #16
 8006256:	76fb      	strb	r3, [r7, #27]
 8006258:	e078      	b.n	800634c <UART_SetConfig+0x250>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	4a69      	ldr	r2, [pc, #420]	; (8006404 <UART_SetConfig+0x308>)
 8006260:	4293      	cmp	r3, r2
 8006262:	d120      	bne.n	80062a6 <UART_SetConfig+0x1aa>
 8006264:	4b65      	ldr	r3, [pc, #404]	; (80063fc <UART_SetConfig+0x300>)
 8006266:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800626a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800626e:	2b30      	cmp	r3, #48	; 0x30
 8006270:	d013      	beq.n	800629a <UART_SetConfig+0x19e>
 8006272:	2b30      	cmp	r3, #48	; 0x30
 8006274:	d814      	bhi.n	80062a0 <UART_SetConfig+0x1a4>
 8006276:	2b20      	cmp	r3, #32
 8006278:	d009      	beq.n	800628e <UART_SetConfig+0x192>
 800627a:	2b20      	cmp	r3, #32
 800627c:	d810      	bhi.n	80062a0 <UART_SetConfig+0x1a4>
 800627e:	2b00      	cmp	r3, #0
 8006280:	d002      	beq.n	8006288 <UART_SetConfig+0x18c>
 8006282:	2b10      	cmp	r3, #16
 8006284:	d006      	beq.n	8006294 <UART_SetConfig+0x198>
 8006286:	e00b      	b.n	80062a0 <UART_SetConfig+0x1a4>
 8006288:	2300      	movs	r3, #0
 800628a:	76fb      	strb	r3, [r7, #27]
 800628c:	e05e      	b.n	800634c <UART_SetConfig+0x250>
 800628e:	2302      	movs	r3, #2
 8006290:	76fb      	strb	r3, [r7, #27]
 8006292:	e05b      	b.n	800634c <UART_SetConfig+0x250>
 8006294:	2304      	movs	r3, #4
 8006296:	76fb      	strb	r3, [r7, #27]
 8006298:	e058      	b.n	800634c <UART_SetConfig+0x250>
 800629a:	2308      	movs	r3, #8
 800629c:	76fb      	strb	r3, [r7, #27]
 800629e:	e055      	b.n	800634c <UART_SetConfig+0x250>
 80062a0:	2310      	movs	r3, #16
 80062a2:	76fb      	strb	r3, [r7, #27]
 80062a4:	e052      	b.n	800634c <UART_SetConfig+0x250>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4a57      	ldr	r2, [pc, #348]	; (8006408 <UART_SetConfig+0x30c>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d120      	bne.n	80062f2 <UART_SetConfig+0x1f6>
 80062b0:	4b52      	ldr	r3, [pc, #328]	; (80063fc <UART_SetConfig+0x300>)
 80062b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062b6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80062ba:	2bc0      	cmp	r3, #192	; 0xc0
 80062bc:	d013      	beq.n	80062e6 <UART_SetConfig+0x1ea>
 80062be:	2bc0      	cmp	r3, #192	; 0xc0
 80062c0:	d814      	bhi.n	80062ec <UART_SetConfig+0x1f0>
 80062c2:	2b80      	cmp	r3, #128	; 0x80
 80062c4:	d009      	beq.n	80062da <UART_SetConfig+0x1de>
 80062c6:	2b80      	cmp	r3, #128	; 0x80
 80062c8:	d810      	bhi.n	80062ec <UART_SetConfig+0x1f0>
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d002      	beq.n	80062d4 <UART_SetConfig+0x1d8>
 80062ce:	2b40      	cmp	r3, #64	; 0x40
 80062d0:	d006      	beq.n	80062e0 <UART_SetConfig+0x1e4>
 80062d2:	e00b      	b.n	80062ec <UART_SetConfig+0x1f0>
 80062d4:	2300      	movs	r3, #0
 80062d6:	76fb      	strb	r3, [r7, #27]
 80062d8:	e038      	b.n	800634c <UART_SetConfig+0x250>
 80062da:	2302      	movs	r3, #2
 80062dc:	76fb      	strb	r3, [r7, #27]
 80062de:	e035      	b.n	800634c <UART_SetConfig+0x250>
 80062e0:	2304      	movs	r3, #4
 80062e2:	76fb      	strb	r3, [r7, #27]
 80062e4:	e032      	b.n	800634c <UART_SetConfig+0x250>
 80062e6:	2308      	movs	r3, #8
 80062e8:	76fb      	strb	r3, [r7, #27]
 80062ea:	e02f      	b.n	800634c <UART_SetConfig+0x250>
 80062ec:	2310      	movs	r3, #16
 80062ee:	76fb      	strb	r3, [r7, #27]
 80062f0:	e02c      	b.n	800634c <UART_SetConfig+0x250>
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	4a3f      	ldr	r2, [pc, #252]	; (80063f4 <UART_SetConfig+0x2f8>)
 80062f8:	4293      	cmp	r3, r2
 80062fa:	d125      	bne.n	8006348 <UART_SetConfig+0x24c>
 80062fc:	4b3f      	ldr	r3, [pc, #252]	; (80063fc <UART_SetConfig+0x300>)
 80062fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006302:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006306:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800630a:	d017      	beq.n	800633c <UART_SetConfig+0x240>
 800630c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006310:	d817      	bhi.n	8006342 <UART_SetConfig+0x246>
 8006312:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006316:	d00b      	beq.n	8006330 <UART_SetConfig+0x234>
 8006318:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800631c:	d811      	bhi.n	8006342 <UART_SetConfig+0x246>
 800631e:	2b00      	cmp	r3, #0
 8006320:	d003      	beq.n	800632a <UART_SetConfig+0x22e>
 8006322:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006326:	d006      	beq.n	8006336 <UART_SetConfig+0x23a>
 8006328:	e00b      	b.n	8006342 <UART_SetConfig+0x246>
 800632a:	2300      	movs	r3, #0
 800632c:	76fb      	strb	r3, [r7, #27]
 800632e:	e00d      	b.n	800634c <UART_SetConfig+0x250>
 8006330:	2302      	movs	r3, #2
 8006332:	76fb      	strb	r3, [r7, #27]
 8006334:	e00a      	b.n	800634c <UART_SetConfig+0x250>
 8006336:	2304      	movs	r3, #4
 8006338:	76fb      	strb	r3, [r7, #27]
 800633a:	e007      	b.n	800634c <UART_SetConfig+0x250>
 800633c:	2308      	movs	r3, #8
 800633e:	76fb      	strb	r3, [r7, #27]
 8006340:	e004      	b.n	800634c <UART_SetConfig+0x250>
 8006342:	2310      	movs	r3, #16
 8006344:	76fb      	strb	r3, [r7, #27]
 8006346:	e001      	b.n	800634c <UART_SetConfig+0x250>
 8006348:	2310      	movs	r3, #16
 800634a:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	4a28      	ldr	r2, [pc, #160]	; (80063f4 <UART_SetConfig+0x2f8>)
 8006352:	4293      	cmp	r3, r2
 8006354:	f040 809e 	bne.w	8006494 <UART_SetConfig+0x398>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006358:	7efb      	ldrb	r3, [r7, #27]
 800635a:	2b08      	cmp	r3, #8
 800635c:	d823      	bhi.n	80063a6 <UART_SetConfig+0x2aa>
 800635e:	a201      	add	r2, pc, #4	; (adr r2, 8006364 <UART_SetConfig+0x268>)
 8006360:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006364:	08006389 	.word	0x08006389
 8006368:	080063a7 	.word	0x080063a7
 800636c:	08006391 	.word	0x08006391
 8006370:	080063a7 	.word	0x080063a7
 8006374:	08006397 	.word	0x08006397
 8006378:	080063a7 	.word	0x080063a7
 800637c:	080063a7 	.word	0x080063a7
 8006380:	080063a7 	.word	0x080063a7
 8006384:	0800639f 	.word	0x0800639f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006388:	f7fe fb9e 	bl	8004ac8 <HAL_RCC_GetPCLK1Freq>
 800638c:	6178      	str	r0, [r7, #20]
        break;
 800638e:	e00f      	b.n	80063b0 <UART_SetConfig+0x2b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006390:	4b1e      	ldr	r3, [pc, #120]	; (800640c <UART_SetConfig+0x310>)
 8006392:	617b      	str	r3, [r7, #20]
        break;
 8006394:	e00c      	b.n	80063b0 <UART_SetConfig+0x2b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006396:	f7fe fb29 	bl	80049ec <HAL_RCC_GetSysClockFreq>
 800639a:	6178      	str	r0, [r7, #20]
        break;
 800639c:	e008      	b.n	80063b0 <UART_SetConfig+0x2b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800639e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80063a2:	617b      	str	r3, [r7, #20]
        break;
 80063a4:	e004      	b.n	80063b0 <UART_SetConfig+0x2b4>
      default:
        pclk = 0U;
 80063a6:	2300      	movs	r3, #0
 80063a8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80063aa:	2301      	movs	r3, #1
 80063ac:	76bb      	strb	r3, [r7, #26]
        break;
 80063ae:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	f000 812e 	beq.w	8006614 <UART_SetConfig+0x518>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063bc:	4a14      	ldr	r2, [pc, #80]	; (8006410 <UART_SetConfig+0x314>)
 80063be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80063c2:	461a      	mov	r2, r3
 80063c4:	697b      	ldr	r3, [r7, #20]
 80063c6:	fbb3 f3f2 	udiv	r3, r3, r2
 80063ca:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	685a      	ldr	r2, [r3, #4]
 80063d0:	4613      	mov	r3, r2
 80063d2:	005b      	lsls	r3, r3, #1
 80063d4:	4413      	add	r3, r2
 80063d6:	68ba      	ldr	r2, [r7, #8]
 80063d8:	429a      	cmp	r2, r3
 80063da:	d305      	bcc.n	80063e8 <UART_SetConfig+0x2ec>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	685b      	ldr	r3, [r3, #4]
 80063e0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80063e2:	68ba      	ldr	r2, [r7, #8]
 80063e4:	429a      	cmp	r2, r3
 80063e6:	d915      	bls.n	8006414 <UART_SetConfig+0x318>
      {
        ret = HAL_ERROR;
 80063e8:	2301      	movs	r3, #1
 80063ea:	76bb      	strb	r3, [r7, #26]
 80063ec:	e112      	b.n	8006614 <UART_SetConfig+0x518>
 80063ee:	bf00      	nop
 80063f0:	cfff69f3 	.word	0xcfff69f3
 80063f4:	40008000 	.word	0x40008000
 80063f8:	40013800 	.word	0x40013800
 80063fc:	40021000 	.word	0x40021000
 8006400:	40004400 	.word	0x40004400
 8006404:	40004800 	.word	0x40004800
 8006408:	40004c00 	.word	0x40004c00
 800640c:	00f42400 	.word	0x00f42400
 8006410:	08007300 	.word	0x08007300
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006414:	697b      	ldr	r3, [r7, #20]
 8006416:	4618      	mov	r0, r3
 8006418:	f04f 0100 	mov.w	r1, #0
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006420:	4a86      	ldr	r2, [pc, #536]	; (800663c <UART_SetConfig+0x540>)
 8006422:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006426:	b29a      	uxth	r2, r3
 8006428:	f04f 0300 	mov.w	r3, #0
 800642c:	f7f9 fefe 	bl	800022c <__aeabi_uldivmod>
 8006430:	4602      	mov	r2, r0
 8006432:	460b      	mov	r3, r1
 8006434:	4610      	mov	r0, r2
 8006436:	4619      	mov	r1, r3
 8006438:	f04f 0200 	mov.w	r2, #0
 800643c:	f04f 0300 	mov.w	r3, #0
 8006440:	020b      	lsls	r3, r1, #8
 8006442:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006446:	0202      	lsls	r2, r0, #8
 8006448:	6879      	ldr	r1, [r7, #4]
 800644a:	6849      	ldr	r1, [r1, #4]
 800644c:	0849      	lsrs	r1, r1, #1
 800644e:	4608      	mov	r0, r1
 8006450:	f04f 0100 	mov.w	r1, #0
 8006454:	1814      	adds	r4, r2, r0
 8006456:	eb43 0501 	adc.w	r5, r3, r1
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	685b      	ldr	r3, [r3, #4]
 800645e:	461a      	mov	r2, r3
 8006460:	f04f 0300 	mov.w	r3, #0
 8006464:	4620      	mov	r0, r4
 8006466:	4629      	mov	r1, r5
 8006468:	f7f9 fee0 	bl	800022c <__aeabi_uldivmod>
 800646c:	4602      	mov	r2, r0
 800646e:	460b      	mov	r3, r1
 8006470:	4613      	mov	r3, r2
 8006472:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006474:	693b      	ldr	r3, [r7, #16]
 8006476:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800647a:	d308      	bcc.n	800648e <UART_SetConfig+0x392>
 800647c:	693b      	ldr	r3, [r7, #16]
 800647e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006482:	d204      	bcs.n	800648e <UART_SetConfig+0x392>
        {
          huart->Instance->BRR = usartdiv;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	693a      	ldr	r2, [r7, #16]
 800648a:	60da      	str	r2, [r3, #12]
 800648c:	e0c2      	b.n	8006614 <UART_SetConfig+0x518>
        }
        else
        {
          ret = HAL_ERROR;
 800648e:	2301      	movs	r3, #1
 8006490:	76bb      	strb	r3, [r7, #26]
 8006492:	e0bf      	b.n	8006614 <UART_SetConfig+0x518>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	69db      	ldr	r3, [r3, #28]
 8006498:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800649c:	d165      	bne.n	800656a <UART_SetConfig+0x46e>
  {
    switch (clocksource)
 800649e:	7efb      	ldrb	r3, [r7, #27]
 80064a0:	2b08      	cmp	r3, #8
 80064a2:	d828      	bhi.n	80064f6 <UART_SetConfig+0x3fa>
 80064a4:	a201      	add	r2, pc, #4	; (adr r2, 80064ac <UART_SetConfig+0x3b0>)
 80064a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064aa:	bf00      	nop
 80064ac:	080064d1 	.word	0x080064d1
 80064b0:	080064d9 	.word	0x080064d9
 80064b4:	080064e1 	.word	0x080064e1
 80064b8:	080064f7 	.word	0x080064f7
 80064bc:	080064e7 	.word	0x080064e7
 80064c0:	080064f7 	.word	0x080064f7
 80064c4:	080064f7 	.word	0x080064f7
 80064c8:	080064f7 	.word	0x080064f7
 80064cc:	080064ef 	.word	0x080064ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064d0:	f7fe fafa 	bl	8004ac8 <HAL_RCC_GetPCLK1Freq>
 80064d4:	6178      	str	r0, [r7, #20]
        break;
 80064d6:	e013      	b.n	8006500 <UART_SetConfig+0x404>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064d8:	f7fe fb0c 	bl	8004af4 <HAL_RCC_GetPCLK2Freq>
 80064dc:	6178      	str	r0, [r7, #20]
        break;
 80064de:	e00f      	b.n	8006500 <UART_SetConfig+0x404>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064e0:	4b57      	ldr	r3, [pc, #348]	; (8006640 <UART_SetConfig+0x544>)
 80064e2:	617b      	str	r3, [r7, #20]
        break;
 80064e4:	e00c      	b.n	8006500 <UART_SetConfig+0x404>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064e6:	f7fe fa81 	bl	80049ec <HAL_RCC_GetSysClockFreq>
 80064ea:	6178      	str	r0, [r7, #20]
        break;
 80064ec:	e008      	b.n	8006500 <UART_SetConfig+0x404>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80064ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80064f2:	617b      	str	r3, [r7, #20]
        break;
 80064f4:	e004      	b.n	8006500 <UART_SetConfig+0x404>
      default:
        pclk = 0U;
 80064f6:	2300      	movs	r3, #0
 80064f8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80064fa:	2301      	movs	r3, #1
 80064fc:	76bb      	strb	r3, [r7, #26]
        break;
 80064fe:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006500:	697b      	ldr	r3, [r7, #20]
 8006502:	2b00      	cmp	r3, #0
 8006504:	f000 8086 	beq.w	8006614 <UART_SetConfig+0x518>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800650c:	4a4b      	ldr	r2, [pc, #300]	; (800663c <UART_SetConfig+0x540>)
 800650e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006512:	461a      	mov	r2, r3
 8006514:	697b      	ldr	r3, [r7, #20]
 8006516:	fbb3 f3f2 	udiv	r3, r3, r2
 800651a:	005a      	lsls	r2, r3, #1
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	685b      	ldr	r3, [r3, #4]
 8006520:	085b      	lsrs	r3, r3, #1
 8006522:	441a      	add	r2, r3
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	fbb2 f3f3 	udiv	r3, r2, r3
 800652c:	b29b      	uxth	r3, r3
 800652e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006530:	693b      	ldr	r3, [r7, #16]
 8006532:	2b0f      	cmp	r3, #15
 8006534:	d916      	bls.n	8006564 <UART_SetConfig+0x468>
 8006536:	693b      	ldr	r3, [r7, #16]
 8006538:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800653c:	d212      	bcs.n	8006564 <UART_SetConfig+0x468>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800653e:	693b      	ldr	r3, [r7, #16]
 8006540:	b29b      	uxth	r3, r3
 8006542:	f023 030f 	bic.w	r3, r3, #15
 8006546:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006548:	693b      	ldr	r3, [r7, #16]
 800654a:	085b      	lsrs	r3, r3, #1
 800654c:	b29b      	uxth	r3, r3
 800654e:	f003 0307 	and.w	r3, r3, #7
 8006552:	b29a      	uxth	r2, r3
 8006554:	89fb      	ldrh	r3, [r7, #14]
 8006556:	4313      	orrs	r3, r2
 8006558:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	89fa      	ldrh	r2, [r7, #14]
 8006560:	60da      	str	r2, [r3, #12]
 8006562:	e057      	b.n	8006614 <UART_SetConfig+0x518>
      }
      else
      {
        ret = HAL_ERROR;
 8006564:	2301      	movs	r3, #1
 8006566:	76bb      	strb	r3, [r7, #26]
 8006568:	e054      	b.n	8006614 <UART_SetConfig+0x518>
      }
    }
  }
  else
  {
    switch (clocksource)
 800656a:	7efb      	ldrb	r3, [r7, #27]
 800656c:	2b08      	cmp	r3, #8
 800656e:	d828      	bhi.n	80065c2 <UART_SetConfig+0x4c6>
 8006570:	a201      	add	r2, pc, #4	; (adr r2, 8006578 <UART_SetConfig+0x47c>)
 8006572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006576:	bf00      	nop
 8006578:	0800659d 	.word	0x0800659d
 800657c:	080065a5 	.word	0x080065a5
 8006580:	080065ad 	.word	0x080065ad
 8006584:	080065c3 	.word	0x080065c3
 8006588:	080065b3 	.word	0x080065b3
 800658c:	080065c3 	.word	0x080065c3
 8006590:	080065c3 	.word	0x080065c3
 8006594:	080065c3 	.word	0x080065c3
 8006598:	080065bb 	.word	0x080065bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800659c:	f7fe fa94 	bl	8004ac8 <HAL_RCC_GetPCLK1Freq>
 80065a0:	6178      	str	r0, [r7, #20]
        break;
 80065a2:	e013      	b.n	80065cc <UART_SetConfig+0x4d0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80065a4:	f7fe faa6 	bl	8004af4 <HAL_RCC_GetPCLK2Freq>
 80065a8:	6178      	str	r0, [r7, #20]
        break;
 80065aa:	e00f      	b.n	80065cc <UART_SetConfig+0x4d0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80065ac:	4b24      	ldr	r3, [pc, #144]	; (8006640 <UART_SetConfig+0x544>)
 80065ae:	617b      	str	r3, [r7, #20]
        break;
 80065b0:	e00c      	b.n	80065cc <UART_SetConfig+0x4d0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80065b2:	f7fe fa1b 	bl	80049ec <HAL_RCC_GetSysClockFreq>
 80065b6:	6178      	str	r0, [r7, #20]
        break;
 80065b8:	e008      	b.n	80065cc <UART_SetConfig+0x4d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80065be:	617b      	str	r3, [r7, #20]
        break;
 80065c0:	e004      	b.n	80065cc <UART_SetConfig+0x4d0>
      default:
        pclk = 0U;
 80065c2:	2300      	movs	r3, #0
 80065c4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80065c6:	2301      	movs	r3, #1
 80065c8:	76bb      	strb	r3, [r7, #26]
        break;
 80065ca:	bf00      	nop
    }

    if (pclk != 0U)
 80065cc:	697b      	ldr	r3, [r7, #20]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d020      	beq.n	8006614 <UART_SetConfig+0x518>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065d6:	4a19      	ldr	r2, [pc, #100]	; (800663c <UART_SetConfig+0x540>)
 80065d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80065dc:	461a      	mov	r2, r3
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	fbb3 f2f2 	udiv	r2, r3, r2
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	685b      	ldr	r3, [r3, #4]
 80065e8:	085b      	lsrs	r3, r3, #1
 80065ea:	441a      	add	r2, r3
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	685b      	ldr	r3, [r3, #4]
 80065f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80065f4:	b29b      	uxth	r3, r3
 80065f6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	2b0f      	cmp	r3, #15
 80065fc:	d908      	bls.n	8006610 <UART_SetConfig+0x514>
 80065fe:	693b      	ldr	r3, [r7, #16]
 8006600:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006604:	d204      	bcs.n	8006610 <UART_SetConfig+0x514>
      {
        huart->Instance->BRR = usartdiv;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	693a      	ldr	r2, [r7, #16]
 800660c:	60da      	str	r2, [r3, #12]
 800660e:	e001      	b.n	8006614 <UART_SetConfig+0x518>
      }
      else
      {
        ret = HAL_ERROR;
 8006610:	2301      	movs	r3, #1
 8006612:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2201      	movs	r2, #1
 8006618:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2201      	movs	r2, #1
 8006620:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2200      	movs	r2, #0
 8006628:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2200      	movs	r2, #0
 800662e:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 8006630:	7ebb      	ldrb	r3, [r7, #26]
}
 8006632:	4618      	mov	r0, r3
 8006634:	3720      	adds	r7, #32
 8006636:	46bd      	mov	sp, r7
 8006638:	bdb0      	pop	{r4, r5, r7, pc}
 800663a:	bf00      	nop
 800663c:	08007300 	.word	0x08007300
 8006640:	00f42400 	.word	0x00f42400

08006644 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006644:	b480      	push	{r7}
 8006646:	b083      	sub	sp, #12
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006650:	f003 0301 	and.w	r3, r3, #1
 8006654:	2b00      	cmp	r3, #0
 8006656:	d00a      	beq.n	800666e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	685b      	ldr	r3, [r3, #4]
 800665e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	430a      	orrs	r2, r1
 800666c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006672:	f003 0302 	and.w	r3, r3, #2
 8006676:	2b00      	cmp	r3, #0
 8006678:	d00a      	beq.n	8006690 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	685b      	ldr	r3, [r3, #4]
 8006680:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	430a      	orrs	r2, r1
 800668e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006694:	f003 0304 	and.w	r3, r3, #4
 8006698:	2b00      	cmp	r3, #0
 800669a:	d00a      	beq.n	80066b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	685b      	ldr	r3, [r3, #4]
 80066a2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	430a      	orrs	r2, r1
 80066b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066b6:	f003 0308 	and.w	r3, r3, #8
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d00a      	beq.n	80066d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	430a      	orrs	r2, r1
 80066d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066d8:	f003 0310 	and.w	r3, r3, #16
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d00a      	beq.n	80066f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	689b      	ldr	r3, [r3, #8]
 80066e6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	430a      	orrs	r2, r1
 80066f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066fa:	f003 0320 	and.w	r3, r3, #32
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d00a      	beq.n	8006718 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	689b      	ldr	r3, [r3, #8]
 8006708:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	430a      	orrs	r2, r1
 8006716:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800671c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006720:	2b00      	cmp	r3, #0
 8006722:	d01a      	beq.n	800675a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	685b      	ldr	r3, [r3, #4]
 800672a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	430a      	orrs	r2, r1
 8006738:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800673e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006742:	d10a      	bne.n	800675a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	685b      	ldr	r3, [r3, #4]
 800674a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	430a      	orrs	r2, r1
 8006758:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800675e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006762:	2b00      	cmp	r3, #0
 8006764:	d00a      	beq.n	800677c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	685b      	ldr	r3, [r3, #4]
 800676c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	430a      	orrs	r2, r1
 800677a:	605a      	str	r2, [r3, #4]
  }
}
 800677c:	bf00      	nop
 800677e:	370c      	adds	r7, #12
 8006780:	46bd      	mov	sp, r7
 8006782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006786:	4770      	bx	lr

08006788 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b086      	sub	sp, #24
 800678c:	af02      	add	r7, sp, #8
 800678e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2200      	movs	r2, #0
 8006794:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006798:	f7fc f942 	bl	8002a20 <HAL_GetTick>
 800679c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f003 0308 	and.w	r3, r3, #8
 80067a8:	2b08      	cmp	r3, #8
 80067aa:	d10e      	bne.n	80067ca <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80067ac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80067b0:	9300      	str	r3, [sp, #0]
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2200      	movs	r2, #0
 80067b6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80067ba:	6878      	ldr	r0, [r7, #4]
 80067bc:	f000 f82c 	bl	8006818 <UART_WaitOnFlagUntilTimeout>
 80067c0:	4603      	mov	r3, r0
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d001      	beq.n	80067ca <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067c6:	2303      	movs	r3, #3
 80067c8:	e022      	b.n	8006810 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f003 0304 	and.w	r3, r3, #4
 80067d4:	2b04      	cmp	r3, #4
 80067d6:	d10e      	bne.n	80067f6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80067d8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80067dc:	9300      	str	r3, [sp, #0]
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	2200      	movs	r2, #0
 80067e2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80067e6:	6878      	ldr	r0, [r7, #4]
 80067e8:	f000 f816 	bl	8006818 <UART_WaitOnFlagUntilTimeout>
 80067ec:	4603      	mov	r3, r0
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d001      	beq.n	80067f6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067f2:	2303      	movs	r3, #3
 80067f4:	e00c      	b.n	8006810 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2220      	movs	r2, #32
 80067fa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2220      	movs	r2, #32
 8006802:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2200      	movs	r2, #0
 800680a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800680e:	2300      	movs	r3, #0
}
 8006810:	4618      	mov	r0, r3
 8006812:	3710      	adds	r7, #16
 8006814:	46bd      	mov	sp, r7
 8006816:	bd80      	pop	{r7, pc}

08006818 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006818:	b580      	push	{r7, lr}
 800681a:	b084      	sub	sp, #16
 800681c:	af00      	add	r7, sp, #0
 800681e:	60f8      	str	r0, [r7, #12]
 8006820:	60b9      	str	r1, [r7, #8]
 8006822:	603b      	str	r3, [r7, #0]
 8006824:	4613      	mov	r3, r2
 8006826:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006828:	e062      	b.n	80068f0 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800682a:	69bb      	ldr	r3, [r7, #24]
 800682c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006830:	d05e      	beq.n	80068f0 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006832:	f7fc f8f5 	bl	8002a20 <HAL_GetTick>
 8006836:	4602      	mov	r2, r0
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	1ad3      	subs	r3, r2, r3
 800683c:	69ba      	ldr	r2, [r7, #24]
 800683e:	429a      	cmp	r2, r3
 8006840:	d302      	bcc.n	8006848 <UART_WaitOnFlagUntilTimeout+0x30>
 8006842:	69bb      	ldr	r3, [r7, #24]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d11d      	bne.n	8006884 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	681a      	ldr	r2, [r3, #0]
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006856:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	689a      	ldr	r2, [r3, #8]
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f022 0201 	bic.w	r2, r2, #1
 8006866:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	2220      	movs	r2, #32
 800686c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	2220      	movs	r2, #32
 8006874:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	2200      	movs	r2, #0
 800687c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8006880:	2303      	movs	r3, #3
 8006882:	e045      	b.n	8006910 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f003 0304 	and.w	r3, r3, #4
 800688e:	2b00      	cmp	r3, #0
 8006890:	d02e      	beq.n	80068f0 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	69db      	ldr	r3, [r3, #28]
 8006898:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800689c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80068a0:	d126      	bne.n	80068f0 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80068aa:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	681a      	ldr	r2, [r3, #0]
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80068ba:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	689a      	ldr	r2, [r3, #8]
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f022 0201 	bic.w	r2, r2, #1
 80068ca:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	2220      	movs	r2, #32
 80068d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	2220      	movs	r2, #32
 80068d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	2220      	movs	r2, #32
 80068e0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	2200      	movs	r2, #0
 80068e8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 80068ec:	2303      	movs	r3, #3
 80068ee:	e00f      	b.n	8006910 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	69da      	ldr	r2, [r3, #28]
 80068f6:	68bb      	ldr	r3, [r7, #8]
 80068f8:	4013      	ands	r3, r2
 80068fa:	68ba      	ldr	r2, [r7, #8]
 80068fc:	429a      	cmp	r2, r3
 80068fe:	bf0c      	ite	eq
 8006900:	2301      	moveq	r3, #1
 8006902:	2300      	movne	r3, #0
 8006904:	b2db      	uxtb	r3, r3
 8006906:	461a      	mov	r2, r3
 8006908:	79fb      	ldrb	r3, [r7, #7]
 800690a:	429a      	cmp	r2, r3
 800690c:	d08d      	beq.n	800682a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800690e:	2300      	movs	r3, #0
}
 8006910:	4618      	mov	r0, r3
 8006912:	3710      	adds	r7, #16
 8006914:	46bd      	mov	sp, r7
 8006916:	bd80      	pop	{r7, pc}

08006918 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006918:	b480      	push	{r7}
 800691a:	b083      	sub	sp, #12
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	681a      	ldr	r2, [r3, #0]
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800692e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	689b      	ldr	r3, [r3, #8]
 8006936:	687a      	ldr	r2, [r7, #4]
 8006938:	6812      	ldr	r2, [r2, #0]
 800693a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800693e:	f023 0301 	bic.w	r3, r3, #1
 8006942:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2220      	movs	r2, #32
 8006948:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2200      	movs	r2, #0
 8006950:	66da      	str	r2, [r3, #108]	; 0x6c
}
 8006952:	bf00      	nop
 8006954:	370c      	adds	r7, #12
 8006956:	46bd      	mov	sp, r7
 8006958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695c:	4770      	bx	lr

0800695e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800695e:	b580      	push	{r7, lr}
 8006960:	b084      	sub	sp, #16
 8006962:	af00      	add	r7, sp, #0
 8006964:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800696a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	2200      	movs	r2, #0
 8006970:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	2200      	movs	r2, #0
 8006978:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800697c:	68f8      	ldr	r0, [r7, #12]
 800697e:	f7ff fbb3 	bl	80060e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006982:	bf00      	nop
 8006984:	3710      	adds	r7, #16
 8006986:	46bd      	mov	sp, r7
 8006988:	bd80      	pop	{r7, pc}

0800698a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800698a:	b580      	push	{r7, lr}
 800698c:	b082      	sub	sp, #8
 800698e:	af00      	add	r7, sp, #0
 8006990:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	681a      	ldr	r2, [r3, #0]
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80069a0:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2220      	movs	r2, #32
 80069a6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2200      	movs	r2, #0
 80069ae:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80069b0:	6878      	ldr	r0, [r7, #4]
 80069b2:	f7ff fb85 	bl	80060c0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80069b6:	bf00      	nop
 80069b8:	3708      	adds	r7, #8
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bd80      	pop	{r7, pc}

080069be <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80069be:	b580      	push	{r7, lr}
 80069c0:	b084      	sub	sp, #16
 80069c2:	af00      	add	r7, sp, #0
 80069c4:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80069cc:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80069d4:	2b22      	cmp	r3, #34	; 0x22
 80069d6:	d13b      	bne.n	8006a50 <UART_RxISR_8BIT+0x92>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069de:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80069e0:	89bb      	ldrh	r3, [r7, #12]
 80069e2:	b2d9      	uxtb	r1, r3
 80069e4:	89fb      	ldrh	r3, [r7, #14]
 80069e6:	b2da      	uxtb	r2, r3
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069ec:	400a      	ands	r2, r1
 80069ee:	b2d2      	uxtb	r2, r2
 80069f0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069f6:	1c5a      	adds	r2, r3, #1
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006a02:	b29b      	uxth	r3, r3
 8006a04:	3b01      	subs	r3, #1
 8006a06:	b29a      	uxth	r2, r3
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006a14:	b29b      	uxth	r3, r3
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d122      	bne.n	8006a60 <UART_RxISR_8BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	681a      	ldr	r2, [r3, #0]
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006a28:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	689a      	ldr	r2, [r3, #8]
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f022 0201 	bic.w	r2, r2, #1
 8006a38:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2220      	movs	r2, #32
 8006a3e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2200      	movs	r2, #0
 8006a46:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8006a48:	6878      	ldr	r0, [r7, #4]
 8006a4a:	f7ff fb43 	bl	80060d4 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006a4e:	e007      	b.n	8006a60 <UART_RxISR_8BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	699a      	ldr	r2, [r3, #24]
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f042 0208 	orr.w	r2, r2, #8
 8006a5e:	619a      	str	r2, [r3, #24]
}
 8006a60:	bf00      	nop
 8006a62:	3710      	adds	r7, #16
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bd80      	pop	{r7, pc}

08006a68 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b084      	sub	sp, #16
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8006a76:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006a7e:	2b22      	cmp	r3, #34	; 0x22
 8006a80:	d13b      	bne.n	8006afa <UART_RxISR_16BIT+0x92>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a88:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a8e:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8006a90:	89ba      	ldrh	r2, [r7, #12]
 8006a92:	89fb      	ldrh	r3, [r7, #14]
 8006a94:	4013      	ands	r3, r2
 8006a96:	b29a      	uxth	r2, r3
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006aa0:	1c9a      	adds	r2, r3, #2
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006aac:	b29b      	uxth	r3, r3
 8006aae:	3b01      	subs	r3, #1
 8006ab0:	b29a      	uxth	r2, r3
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006abe:	b29b      	uxth	r3, r3
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d122      	bne.n	8006b0a <UART_RxISR_16BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	681a      	ldr	r2, [r3, #0]
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006ad2:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	689a      	ldr	r2, [r3, #8]
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f022 0201 	bic.w	r2, r2, #1
 8006ae2:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2220      	movs	r2, #32
 8006ae8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2200      	movs	r2, #0
 8006af0:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8006af2:	6878      	ldr	r0, [r7, #4]
 8006af4:	f7ff faee 	bl	80060d4 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006af8:	e007      	b.n	8006b0a <UART_RxISR_16BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	699a      	ldr	r2, [r3, #24]
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f042 0208 	orr.w	r2, r2, #8
 8006b08:	619a      	str	r2, [r3, #24]
}
 8006b0a:	bf00      	nop
 8006b0c:	3710      	adds	r7, #16
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bd80      	pop	{r7, pc}
	...

08006b14 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b084      	sub	sp, #16
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8006b22:	81bb      	strh	r3, [r7, #12]
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006b2a:	2b22      	cmp	r3, #34	; 0x22
 8006b2c:	d168      	bne.n	8006c00 <UART_RxISR_8BIT_FIFOEN+0xec>
  {
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8006b34:	81fb      	strh	r3, [r7, #14]
 8006b36:	e03f      	b.n	8006bb8 <UART_RxISR_8BIT_FIFOEN+0xa4>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b3e:	813b      	strh	r3, [r7, #8]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006b40:	893b      	ldrh	r3, [r7, #8]
 8006b42:	b2d9      	uxtb	r1, r3
 8006b44:	89bb      	ldrh	r3, [r7, #12]
 8006b46:	b2da      	uxtb	r2, r3
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b4c:	400a      	ands	r2, r1
 8006b4e:	b2d2      	uxtb	r2, r2
 8006b50:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b56:	1c5a      	adds	r2, r3, #1
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006b62:	b29b      	uxth	r3, r3
 8006b64:	3b01      	subs	r3, #1
 8006b66:	b29a      	uxth	r2, r3
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

      if (huart->RxXferCount == 0U)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006b74:	b29b      	uxth	r3, r3
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d11b      	bne.n	8006bb2 <UART_RxISR_8BIT_FIFOEN+0x9e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	681a      	ldr	r2, [r3, #0]
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006b88:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	689b      	ldr	r3, [r3, #8]
 8006b90:	687a      	ldr	r2, [r7, #4]
 8006b92:	6812      	ldr	r2, [r2, #0]
 8006b94:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006b98:	f023 0301 	bic.w	r3, r3, #1
 8006b9c:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2220      	movs	r2, #32
 8006ba2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006bac:	6878      	ldr	r0, [r7, #4]
 8006bae:	f7ff fa91 	bl	80060d4 <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8006bb2:	89fb      	ldrh	r3, [r7, #14]
 8006bb4:	3b01      	subs	r3, #1
 8006bb6:	81fb      	strh	r3, [r7, #14]
 8006bb8:	89fb      	ldrh	r3, [r7, #14]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d1bc      	bne.n	8006b38 <UART_RxISR_8BIT_FIFOEN+0x24>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006bc4:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006bc6:	897b      	ldrh	r3, [r7, #10]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d021      	beq.n	8006c10 <UART_RxISR_8BIT_FIFOEN+0xfc>
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8006bd2:	897a      	ldrh	r2, [r7, #10]
 8006bd4:	429a      	cmp	r2, r3
 8006bd6:	d21b      	bcs.n	8006c10 <UART_RxISR_8BIT_FIFOEN+0xfc>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	689a      	ldr	r2, [r3, #8]
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8006be6:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	4a0b      	ldr	r2, [pc, #44]	; (8006c18 <UART_RxISR_8BIT_FIFOEN+0x104>)
 8006bec:	66da      	str	r2, [r3, #108]	; 0x6c

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	681a      	ldr	r2, [r3, #0]
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f042 0220 	orr.w	r2, r2, #32
 8006bfc:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006bfe:	e007      	b.n	8006c10 <UART_RxISR_8BIT_FIFOEN+0xfc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	699a      	ldr	r2, [r3, #24]
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f042 0208 	orr.w	r2, r2, #8
 8006c0e:	619a      	str	r2, [r3, #24]
}
 8006c10:	bf00      	nop
 8006c12:	3710      	adds	r7, #16
 8006c14:	46bd      	mov	sp, r7
 8006c16:	bd80      	pop	{r7, pc}
 8006c18:	080069bf 	.word	0x080069bf

08006c1c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b086      	sub	sp, #24
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8006c2a:	82bb      	strh	r3, [r7, #20]
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006c32:	2b22      	cmp	r3, #34	; 0x22
 8006c34:	d168      	bne.n	8006d08 <UART_RxISR_16BIT_FIFOEN+0xec>
  {
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8006c3c:	82fb      	strh	r3, [r7, #22]
 8006c3e:	e03f      	b.n	8006cc0 <UART_RxISR_16BIT_FIFOEN+0xa4>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c46:	823b      	strh	r3, [r7, #16]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c4c:	60fb      	str	r3, [r7, #12]
      *tmp = (uint16_t)(uhdata & uhMask);
 8006c4e:	8a3a      	ldrh	r2, [r7, #16]
 8006c50:	8abb      	ldrh	r3, [r7, #20]
 8006c52:	4013      	ands	r3, r2
 8006c54:	b29a      	uxth	r2, r3
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c5e:	1c9a      	adds	r2, r3, #2
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006c6a:	b29b      	uxth	r3, r3
 8006c6c:	3b01      	subs	r3, #1
 8006c6e:	b29a      	uxth	r2, r3
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

      if (huart->RxXferCount == 0U)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006c7c:	b29b      	uxth	r3, r3
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d11b      	bne.n	8006cba <UART_RxISR_16BIT_FIFOEN+0x9e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	681a      	ldr	r2, [r3, #0]
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006c90:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	689b      	ldr	r3, [r3, #8]
 8006c98:	687a      	ldr	r2, [r7, #4]
 8006c9a:	6812      	ldr	r2, [r2, #0]
 8006c9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006ca0:	f023 0301 	bic.w	r3, r3, #1
 8006ca4:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2220      	movs	r2, #32
 8006caa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006cb4:	6878      	ldr	r0, [r7, #4]
 8006cb6:	f7ff fa0d 	bl	80060d4 <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8006cba:	8afb      	ldrh	r3, [r7, #22]
 8006cbc:	3b01      	subs	r3, #1
 8006cbe:	82fb      	strh	r3, [r7, #22]
 8006cc0:	8afb      	ldrh	r3, [r7, #22]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d1bc      	bne.n	8006c40 <UART_RxISR_16BIT_FIFOEN+0x24>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006ccc:	827b      	strh	r3, [r7, #18]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006cce:	8a7b      	ldrh	r3, [r7, #18]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d021      	beq.n	8006d18 <UART_RxISR_16BIT_FIFOEN+0xfc>
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8006cda:	8a7a      	ldrh	r2, [r7, #18]
 8006cdc:	429a      	cmp	r2, r3
 8006cde:	d21b      	bcs.n	8006d18 <UART_RxISR_16BIT_FIFOEN+0xfc>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	689a      	ldr	r2, [r3, #8]
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8006cee:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	4a0b      	ldr	r2, [pc, #44]	; (8006d20 <UART_RxISR_16BIT_FIFOEN+0x104>)
 8006cf4:	66da      	str	r2, [r3, #108]	; 0x6c

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	681a      	ldr	r2, [r3, #0]
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f042 0220 	orr.w	r2, r2, #32
 8006d04:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006d06:	e007      	b.n	8006d18 <UART_RxISR_16BIT_FIFOEN+0xfc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	699a      	ldr	r2, [r3, #24]
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f042 0208 	orr.w	r2, r2, #8
 8006d16:	619a      	str	r2, [r3, #24]
}
 8006d18:	bf00      	nop
 8006d1a:	3718      	adds	r7, #24
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	bd80      	pop	{r7, pc}
 8006d20:	08006a69 	.word	0x08006a69

08006d24 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006d24:	b480      	push	{r7}
 8006d26:	b083      	sub	sp, #12
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006d2c:	bf00      	nop
 8006d2e:	370c      	adds	r7, #12
 8006d30:	46bd      	mov	sp, r7
 8006d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d36:	4770      	bx	lr

08006d38 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006d38:	b480      	push	{r7}
 8006d3a:	b083      	sub	sp, #12
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006d40:	bf00      	nop
 8006d42:	370c      	adds	r7, #12
 8006d44:	46bd      	mov	sp, r7
 8006d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4a:	4770      	bx	lr

08006d4c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	b083      	sub	sp, #12
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006d54:	bf00      	nop
 8006d56:	370c      	adds	r7, #12
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5e:	4770      	bx	lr

08006d60 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006d60:	b480      	push	{r7}
 8006d62:	b085      	sub	sp, #20
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8006d6e:	2b01      	cmp	r3, #1
 8006d70:	d101      	bne.n	8006d76 <HAL_UARTEx_DisableFifoMode+0x16>
 8006d72:	2302      	movs	r3, #2
 8006d74:	e027      	b.n	8006dc6 <HAL_UARTEx_DisableFifoMode+0x66>
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2201      	movs	r2, #1
 8006d7a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	2224      	movs	r2, #36	; 0x24
 8006d82:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	681a      	ldr	r2, [r3, #0]
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f022 0201 	bic.w	r2, r2, #1
 8006d9c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006da4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	2200      	movs	r2, #0
 8006daa:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	68fa      	ldr	r2, [r7, #12]
 8006db2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2220      	movs	r2, #32
 8006db8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8006dc4:	2300      	movs	r3, #0
}
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	3714      	adds	r7, #20
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd0:	4770      	bx	lr

08006dd2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006dd2:	b580      	push	{r7, lr}
 8006dd4:	b084      	sub	sp, #16
 8006dd6:	af00      	add	r7, sp, #0
 8006dd8:	6078      	str	r0, [r7, #4]
 8006dda:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8006de2:	2b01      	cmp	r3, #1
 8006de4:	d101      	bne.n	8006dea <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006de6:	2302      	movs	r3, #2
 8006de8:	e02d      	b.n	8006e46 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2201      	movs	r2, #1
 8006dee:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	2224      	movs	r2, #36	; 0x24
 8006df6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	681a      	ldr	r2, [r3, #0]
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f022 0201 	bic.w	r2, r2, #1
 8006e10:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	689b      	ldr	r3, [r3, #8]
 8006e18:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	683a      	ldr	r2, [r7, #0]
 8006e22:	430a      	orrs	r2, r1
 8006e24:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006e26:	6878      	ldr	r0, [r7, #4]
 8006e28:	f000 f850 	bl	8006ecc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	68fa      	ldr	r2, [r7, #12]
 8006e32:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2220      	movs	r2, #32
 8006e38:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2200      	movs	r2, #0
 8006e40:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8006e44:	2300      	movs	r3, #0
}
 8006e46:	4618      	mov	r0, r3
 8006e48:	3710      	adds	r7, #16
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	bd80      	pop	{r7, pc}

08006e4e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006e4e:	b580      	push	{r7, lr}
 8006e50:	b084      	sub	sp, #16
 8006e52:	af00      	add	r7, sp, #0
 8006e54:	6078      	str	r0, [r7, #4]
 8006e56:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8006e5e:	2b01      	cmp	r3, #1
 8006e60:	d101      	bne.n	8006e66 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006e62:	2302      	movs	r3, #2
 8006e64:	e02d      	b.n	8006ec2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2201      	movs	r2, #1
 8006e6a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2224      	movs	r2, #36	; 0x24
 8006e72:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	681a      	ldr	r2, [r3, #0]
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f022 0201 	bic.w	r2, r2, #1
 8006e8c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	689b      	ldr	r3, [r3, #8]
 8006e94:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	683a      	ldr	r2, [r7, #0]
 8006e9e:	430a      	orrs	r2, r1
 8006ea0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006ea2:	6878      	ldr	r0, [r7, #4]
 8006ea4:	f000 f812 	bl	8006ecc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	68fa      	ldr	r2, [r7, #12]
 8006eae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2220      	movs	r2, #32
 8006eb4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2200      	movs	r2, #0
 8006ebc:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8006ec0:	2300      	movs	r3, #0
}
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	3710      	adds	r7, #16
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	bd80      	pop	{r7, pc}
	...

08006ecc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006ecc:	b480      	push	{r7}
 8006ece:	b089      	sub	sp, #36	; 0x24
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8006ed4:	4a2f      	ldr	r2, [pc, #188]	; (8006f94 <UARTEx_SetNbDataToProcess+0xc8>)
 8006ed6:	f107 0314 	add.w	r3, r7, #20
 8006eda:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006ede:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8006ee2:	4a2d      	ldr	r2, [pc, #180]	; (8006f98 <UARTEx_SetNbDataToProcess+0xcc>)
 8006ee4:	f107 030c 	add.w	r3, r7, #12
 8006ee8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006eec:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d108      	bne.n	8006f0a <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2201      	movs	r2, #1
 8006efc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2201      	movs	r2, #1
 8006f04:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006f08:	e03d      	b.n	8006f86 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006f0a:	2308      	movs	r3, #8
 8006f0c:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006f0e:	2308      	movs	r3, #8
 8006f10:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	689b      	ldr	r3, [r3, #8]
 8006f18:	0e5b      	lsrs	r3, r3, #25
 8006f1a:	b2db      	uxtb	r3, r3
 8006f1c:	f003 0307 	and.w	r3, r3, #7
 8006f20:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	689b      	ldr	r3, [r3, #8]
 8006f28:	0f5b      	lsrs	r3, r3, #29
 8006f2a:	b2db      	uxtb	r3, r3
 8006f2c:	f003 0307 	and.w	r3, r3, #7
 8006f30:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006f32:	7fbb      	ldrb	r3, [r7, #30]
 8006f34:	7f3a      	ldrb	r2, [r7, #28]
 8006f36:	f107 0120 	add.w	r1, r7, #32
 8006f3a:	440a      	add	r2, r1
 8006f3c:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8006f40:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006f44:	7f3a      	ldrb	r2, [r7, #28]
 8006f46:	f107 0120 	add.w	r1, r7, #32
 8006f4a:	440a      	add	r2, r1
 8006f4c:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006f50:	fb93 f3f2 	sdiv	r3, r3, r2
 8006f54:	b29a      	uxth	r2, r3
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006f5c:	7ffb      	ldrb	r3, [r7, #31]
 8006f5e:	7f7a      	ldrb	r2, [r7, #29]
 8006f60:	f107 0120 	add.w	r1, r7, #32
 8006f64:	440a      	add	r2, r1
 8006f66:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8006f6a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006f6e:	7f7a      	ldrb	r2, [r7, #29]
 8006f70:	f107 0120 	add.w	r1, r7, #32
 8006f74:	440a      	add	r2, r1
 8006f76:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006f7a:	fb93 f3f2 	sdiv	r3, r3, r2
 8006f7e:	b29a      	uxth	r2, r3
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006f86:	bf00      	nop
 8006f88:	3724      	adds	r7, #36	; 0x24
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f90:	4770      	bx	lr
 8006f92:	bf00      	nop
 8006f94:	080072c8 	.word	0x080072c8
 8006f98:	080072d0 	.word	0x080072d0

08006f9c <__libc_init_array>:
 8006f9c:	b570      	push	{r4, r5, r6, lr}
 8006f9e:	4d0d      	ldr	r5, [pc, #52]	; (8006fd4 <__libc_init_array+0x38>)
 8006fa0:	4c0d      	ldr	r4, [pc, #52]	; (8006fd8 <__libc_init_array+0x3c>)
 8006fa2:	1b64      	subs	r4, r4, r5
 8006fa4:	10a4      	asrs	r4, r4, #2
 8006fa6:	2600      	movs	r6, #0
 8006fa8:	42a6      	cmp	r6, r4
 8006faa:	d109      	bne.n	8006fc0 <__libc_init_array+0x24>
 8006fac:	4d0b      	ldr	r5, [pc, #44]	; (8006fdc <__libc_init_array+0x40>)
 8006fae:	4c0c      	ldr	r4, [pc, #48]	; (8006fe0 <__libc_init_array+0x44>)
 8006fb0:	f000 f820 	bl	8006ff4 <_init>
 8006fb4:	1b64      	subs	r4, r4, r5
 8006fb6:	10a4      	asrs	r4, r4, #2
 8006fb8:	2600      	movs	r6, #0
 8006fba:	42a6      	cmp	r6, r4
 8006fbc:	d105      	bne.n	8006fca <__libc_init_array+0x2e>
 8006fbe:	bd70      	pop	{r4, r5, r6, pc}
 8006fc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fc4:	4798      	blx	r3
 8006fc6:	3601      	adds	r6, #1
 8006fc8:	e7ee      	b.n	8006fa8 <__libc_init_array+0xc>
 8006fca:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fce:	4798      	blx	r3
 8006fd0:	3601      	adds	r6, #1
 8006fd2:	e7f2      	b.n	8006fba <__libc_init_array+0x1e>
 8006fd4:	08007320 	.word	0x08007320
 8006fd8:	08007320 	.word	0x08007320
 8006fdc:	08007320 	.word	0x08007320
 8006fe0:	08007328 	.word	0x08007328

08006fe4 <memset>:
 8006fe4:	4402      	add	r2, r0
 8006fe6:	4603      	mov	r3, r0
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	d100      	bne.n	8006fee <memset+0xa>
 8006fec:	4770      	bx	lr
 8006fee:	f803 1b01 	strb.w	r1, [r3], #1
 8006ff2:	e7f9      	b.n	8006fe8 <memset+0x4>

08006ff4 <_init>:
 8006ff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ff6:	bf00      	nop
 8006ff8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ffa:	bc08      	pop	{r3}
 8006ffc:	469e      	mov	lr, r3
 8006ffe:	4770      	bx	lr

08007000 <_fini>:
 8007000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007002:	bf00      	nop
 8007004:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007006:	bc08      	pop	{r3}
 8007008:	469e      	mov	lr, r3
 800700a:	4770      	bx	lr
