// Seed: 2537285574
`timescale 1ps / 1ps `default_nettype wire `default_nettype id_1
`define pp_8 0
`define pp_9 0
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output id_3,
    input id_4,
    output logic id_5,
    input id_6,
    output id_7
);
  assign id_5 = id_2;
endmodule
