Loading plugins phase: Elapsed time ==> 0s.468ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes4.cydsn\Boxes4.cyprj -d CY8C4245AXI-483 -s C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes4.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.562ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.109ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Boxes4.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes4.cydsn\Boxes4.cyprj -dcpsoc3 Boxes4.v -verilog
======================================================================

======================================================================
Compiling:  Boxes4.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes4.cydsn\Boxes4.cyprj -dcpsoc3 Boxes4.v -verilog
======================================================================

======================================================================
Compiling:  Boxes4.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes4.cydsn\Boxes4.cyprj -dcpsoc3 -verilog Boxes4.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Apr 25 22:24:56 2015


======================================================================
Compiling:  Boxes4.v
Program  :   vpp
Options  :    -yv2 -q10 Boxes4.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Apr 25 22:24:56 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Boxes4.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v (line 1097, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v (line 1106, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v (line 1106, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v (line 1369, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v (line 1404, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v (line 1523, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v (line 1579, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v (line 1580, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Boxes4.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes4.cydsn\Boxes4.cyprj -dcpsoc3 -verilog Boxes4.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Apr 25 22:24:57 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes4.cydsn\codegentemp\Boxes4.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes4.cydsn\codegentemp\Boxes4.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Boxes4.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes4.cydsn\Boxes4.cyprj -dcpsoc3 -verilog Boxes4.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Apr 25 22:24:58 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes4.cydsn\codegentemp\Boxes4.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes4.cydsn\codegentemp\Boxes4.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Rx_Front:BUART:tx_hd_send_break\
	\Rx_Front:BUART:tx_ctrl_mark\
	\Rx_Front:BUART:reset_sr\
	Net_536
	Net_541
	\Rx_Front:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\Rx_Front:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\Rx_Front:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\Rx_Front:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_537
	\Rx_Front:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\Rx_Front:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\Rx_Front:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\Rx_Front:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\Rx_Front:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\Rx_Front:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\Rx_Front:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\Rx_Front:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\Rx_Front:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\Rx_Front:BUART:sRX:MODULE_5:g1:a0:xeq\
	\Rx_Front:BUART:sRX:MODULE_5:g1:a0:xlt\
	\Rx_Front:BUART:sRX:MODULE_5:g1:a0:xlte\
	\Rx_Front:BUART:sRX:MODULE_5:g1:a0:xgt\
	\Rx_Front:BUART:sRX:MODULE_5:g1:a0:xgte\
	\Rx_Front:BUART:sRX:MODULE_5:lt\
	\Rx_Front:BUART:sRX:MODULE_5:eq\
	\Rx_Front:BUART:sRX:MODULE_5:gt\
	\Rx_Front:BUART:sRX:MODULE_5:gte\
	\Rx_Front:BUART:sRX:MODULE_5:lte\
	\Rx_Right:Net_452\
	\Rx_Right:Net_682\
	\Rx_Right:uncfg_rx_irq\
	\Rx_Right:Net_754\
	\Rx_Right:Net_767\
	\Rx_Right:Net_547\
	\Rx_Right:Net_891\
	\Rx_Right:Net_474\
	\Rx_Right:Net_899\
	\Rx_Left:Net_452\
	\Rx_Left:Net_682\
	\Rx_Left:uncfg_rx_irq\
	\Rx_Left:Net_754\
	\Rx_Left:Net_767\
	\Rx_Left:Net_547\
	\Rx_Left:Net_891\
	\Rx_Left:Net_474\
	\Rx_Left:Net_899\
	\Rx_Back:BUART:tx_hd_send_break\
	\Rx_Back:BUART:tx_ctrl_mark\
	\Rx_Back:BUART:reset_sr\
	Net_511
	Net_516
	\Rx_Back:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\Rx_Back:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\Rx_Back:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\Rx_Back:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_512
	\Rx_Back:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\Rx_Back:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\Rx_Back:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\Rx_Back:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\Rx_Back:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\Rx_Back:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\Rx_Back:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\Rx_Back:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\Rx_Back:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\Rx_Back:BUART:sRX:MODULE_10:g1:a0:xeq\
	\Rx_Back:BUART:sRX:MODULE_10:g1:a0:xlt\
	\Rx_Back:BUART:sRX:MODULE_10:g1:a0:xlte\
	\Rx_Back:BUART:sRX:MODULE_10:g1:a0:xgt\
	\Rx_Back:BUART:sRX:MODULE_10:g1:a0:xgte\
	\Rx_Back:BUART:sRX:MODULE_10:lt\
	\Rx_Back:BUART:sRX:MODULE_10:eq\
	\Rx_Back:BUART:sRX:MODULE_10:gt\
	\Rx_Back:BUART:sRX:MODULE_10:gte\
	\Rx_Back:BUART:sRX:MODULE_10:lte\


Deleted 76 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__LED_net_0
Aliasing tmpOE__Button_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__RGBLed_net_2 to tmpOE__LED_net_0
Aliasing tmpOE__RGBLed_net_1 to tmpOE__LED_net_0
Aliasing tmpOE__RGBLed_net_0 to tmpOE__LED_net_0
Aliasing \Rx_Front:BUART:HalfDuplexSend\ to zero
Aliasing \Rx_Front:BUART:FinalParityType_1\ to zero
Aliasing \Rx_Front:BUART:FinalParityType_0\ to zero
Aliasing \Rx_Front:BUART:FinalAddrMode_2\ to zero
Aliasing \Rx_Front:BUART:FinalAddrMode_1\ to zero
Aliasing \Rx_Front:BUART:FinalAddrMode_0\ to zero
Aliasing \Rx_Front:BUART:rx_count7_bit8_wire\ to zero
Aliasing \Rx_Front:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED_net_0
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \Rx_Front:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \Rx_Front:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__LED_net_0
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \Rx_Front:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__LED_net_0
Aliasing \Rx_Front:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \Rx_Front:BUART:rx_status_1\ to zero
Aliasing \Rx_Front:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \Rx_Front:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \Rx_Front:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \Rx_Front:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \Rx_Front:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \Rx_Front:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \Rx_Front:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \Rx_Front:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__LED_net_0
Aliasing \Rx_Front:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__LED_net_0
Aliasing \Rx_Front:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \Rx_Front:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__LED_net_0
Aliasing \Rx_Right:Net_459\ to zero
Aliasing \Rx_Right:Net_676\ to zero
Aliasing \Rx_Right:Net_245\ to zero
Aliasing \Rx_Right:Net_416\ to zero
Aliasing \Rx_Right:tmpOE__tx_net_0\ to tmpOE__LED_net_0
Aliasing \Rx_Right:tmpOE__rx_net_0\ to tmpOE__LED_net_0
Aliasing \Rx_Right:Net_747\ to zero
Aliasing \Rx_Left:Net_459\ to zero
Aliasing \Rx_Left:Net_676\ to zero
Aliasing \Rx_Left:Net_245\ to zero
Aliasing \Rx_Left:Net_416\ to zero
Aliasing \Rx_Left:tmpOE__rx_net_0\ to tmpOE__LED_net_0
Aliasing \Rx_Left:Net_747\ to zero
Aliasing tmpOE__Rx_Front_Pins_net_3 to tmpOE__LED_net_0
Aliasing tmpOE__Rx_Front_Pins_net_2 to tmpOE__LED_net_0
Aliasing tmpOE__Rx_Front_Pins_net_1 to tmpOE__LED_net_0
Aliasing tmpOE__Rx_Front_Pins_net_0 to tmpOE__LED_net_0
Aliasing \Rx_Back:BUART:HalfDuplexSend\ to zero
Aliasing \Rx_Back:BUART:FinalParityType_1\ to zero
Aliasing \Rx_Back:BUART:FinalParityType_0\ to zero
Aliasing \Rx_Back:BUART:FinalAddrMode_2\ to zero
Aliasing \Rx_Back:BUART:FinalAddrMode_1\ to zero
Aliasing \Rx_Back:BUART:FinalAddrMode_0\ to zero
Aliasing \Rx_Back:BUART:rx_count7_bit8_wire\ to zero
Aliasing \Rx_Back:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED_net_0
Aliasing \Rx_Back:BUART:sRX:s23Poll:MODIN6_1\ to \Rx_Back:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \Rx_Back:BUART:sRX:s23Poll:MODIN6_0\ to \Rx_Back:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \Rx_Back:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to zero
Aliasing \Rx_Back:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to tmpOE__LED_net_0
Aliasing \Rx_Back:BUART:sRX:s23Poll:MODIN7_1\ to \Rx_Back:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \Rx_Back:BUART:sRX:s23Poll:MODIN7_0\ to \Rx_Back:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \Rx_Back:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to tmpOE__LED_net_0
Aliasing \Rx_Back:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \Rx_Back:BUART:rx_status_1\ to zero
Aliasing \Rx_Back:BUART:sRX:MODULE_9:g2:a0:newa_6\ to zero
Aliasing \Rx_Back:BUART:sRX:MODULE_9:g2:a0:newa_5\ to zero
Aliasing \Rx_Back:BUART:sRX:MODULE_9:g2:a0:newa_4\ to zero
Aliasing \Rx_Back:BUART:sRX:MODULE_9:g2:a0:newb_6\ to zero
Aliasing \Rx_Back:BUART:sRX:MODULE_9:g2:a0:newb_5\ to zero
Aliasing \Rx_Back:BUART:sRX:MODULE_9:g2:a0:newb_4\ to zero
Aliasing \Rx_Back:BUART:sRX:MODULE_9:g2:a0:newb_3\ to zero
Aliasing \Rx_Back:BUART:sRX:MODULE_9:g2:a0:newb_2\ to tmpOE__LED_net_0
Aliasing \Rx_Back:BUART:sRX:MODULE_9:g2:a0:newb_1\ to tmpOE__LED_net_0
Aliasing \Rx_Back:BUART:sRX:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \Rx_Back:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to tmpOE__LED_net_0
Aliasing tmpOE__Rx_Back_Pins_net_3 to tmpOE__LED_net_0
Aliasing tmpOE__Rx_Back_Pins_net_2 to tmpOE__LED_net_0
Aliasing tmpOE__Rx_Back_Pins_net_1 to tmpOE__LED_net_0
Aliasing tmpOE__Rx_Back_Pins_net_0 to tmpOE__LED_net_0
Aliasing \Rx_Front:BUART:reset_reg\\D\ to zero
Aliasing \Rx_Front:BUART:rx_break_status\\D\ to zero
Aliasing \Rx_Back:BUART:reset_reg\\D\ to zero
Aliasing \Rx_Back:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[6] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Button_net_0[9] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__RGBLed_net_2[15] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__RGBLed_net_1[16] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__RGBLed_net_0[17] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Rx_Front:Net_61\[28] = \Rx_Front:Net_9\[27]
Removing Lhs of wire \Rx_Front:BUART:HalfDuplexSend\[33] = zero[2]
Removing Lhs of wire \Rx_Front:BUART:FinalParityType_1\[34] = zero[2]
Removing Lhs of wire \Rx_Front:BUART:FinalParityType_0\[35] = zero[2]
Removing Lhs of wire \Rx_Front:BUART:FinalAddrMode_2\[36] = zero[2]
Removing Lhs of wire \Rx_Front:BUART:FinalAddrMode_1\[37] = zero[2]
Removing Lhs of wire \Rx_Front:BUART:FinalAddrMode_0\[38] = zero[2]
Removing Rhs of wire Net_177[45] = \Rx_Front:BUART:rx_interrupt_out\[46]
Removing Lhs of wire \Rx_Front:BUART:rx_count7_bit8_wire\[100] = zero[2]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[108] = \Rx_Front:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[119]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[110] = \Rx_Front:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[120]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[111] = \Rx_Front:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[136]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[112] = \Rx_Front:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[150]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[113] = MODIN1_1[114]
Removing Rhs of wire MODIN1_1[114] = \Rx_Front:BUART:pollcount_1\[106]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[115] = MODIN1_0[116]
Removing Rhs of wire MODIN1_0[116] = \Rx_Front:BUART:pollcount_0\[109]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[122] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[123] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[124] = MODIN1_1[114]
Removing Lhs of wire MODIN2_1[125] = MODIN1_1[114]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[126] = MODIN1_0[116]
Removing Lhs of wire MODIN2_0[127] = MODIN1_0[116]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[128] = zero[2]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[129] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[130] = MODIN1_1[114]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[131] = MODIN1_0[116]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[132] = zero[2]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[133] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[138] = MODIN1_1[114]
Removing Lhs of wire MODIN3_1[139] = MODIN1_1[114]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[140] = MODIN1_0[116]
Removing Lhs of wire MODIN3_0[141] = MODIN1_0[116]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[142] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[143] = zero[2]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[144] = MODIN1_1[114]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[145] = MODIN1_0[116]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[146] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[147] = zero[2]
Removing Lhs of wire \Rx_Front:BUART:rx_status_1\[154] = zero[2]
Removing Rhs of wire \Rx_Front:BUART:rx_status_2\[155] = \Rx_Front:BUART:rx_parity_error_status\[156]
Removing Rhs of wire \Rx_Front:BUART:rx_status_3\[157] = \Rx_Front:BUART:rx_stop_bit_error\[158]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[168] = \Rx_Front:BUART:sRX:MODULE_4:g2:a0:lta_0\[217]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[172] = \Rx_Front:BUART:sRX:MODULE_5:g1:a0:xneq\[239]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_4:g2:a0:newa_6\[173] = zero[2]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_4:g2:a0:newa_5\[174] = zero[2]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_4:g2:a0:newa_4\[175] = zero[2]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_4:g2:a0:newa_3\[176] = MODIN4_6[177]
Removing Rhs of wire MODIN4_6[177] = \Rx_Front:BUART:rx_count_6\[95]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_4:g2:a0:newa_2\[178] = MODIN4_5[179]
Removing Rhs of wire MODIN4_5[179] = \Rx_Front:BUART:rx_count_5\[96]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_4:g2:a0:newa_1\[180] = MODIN4_4[181]
Removing Rhs of wire MODIN4_4[181] = \Rx_Front:BUART:rx_count_4\[97]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_4:g2:a0:newa_0\[182] = MODIN4_3[183]
Removing Rhs of wire MODIN4_3[183] = \Rx_Front:BUART:rx_count_3\[98]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_4:g2:a0:newb_6\[184] = zero[2]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_4:g2:a0:newb_5\[185] = zero[2]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_4:g2:a0:newb_4\[186] = zero[2]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_4:g2:a0:newb_3\[187] = zero[2]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_4:g2:a0:newb_2\[188] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_4:g2:a0:newb_1\[189] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_4:g2:a0:newb_0\[190] = zero[2]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_4:g2:a0:dataa_6\[191] = zero[2]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_4:g2:a0:dataa_5\[192] = zero[2]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_4:g2:a0:dataa_4\[193] = zero[2]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_4:g2:a0:dataa_3\[194] = MODIN4_6[177]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_4:g2:a0:dataa_2\[195] = MODIN4_5[179]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_4:g2:a0:dataa_1\[196] = MODIN4_4[181]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_4:g2:a0:dataa_0\[197] = MODIN4_3[183]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_4:g2:a0:datab_6\[198] = zero[2]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_4:g2:a0:datab_5\[199] = zero[2]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_4:g2:a0:datab_4\[200] = zero[2]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_4:g2:a0:datab_3\[201] = zero[2]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_4:g2:a0:datab_2\[202] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_4:g2:a0:datab_1\[203] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_4:g2:a0:datab_0\[204] = zero[2]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_5:g1:a0:newa_0\[219] = \Rx_Front:BUART:rx_postpoll\[54]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_5:g1:a0:newb_0\[220] = \Rx_Front:BUART:rx_parity_bit\[171]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_5:g1:a0:dataa_0\[221] = \Rx_Front:BUART:rx_postpoll\[54]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_5:g1:a0:datab_0\[222] = \Rx_Front:BUART:rx_parity_bit\[171]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[223] = \Rx_Front:BUART:rx_postpoll\[54]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[224] = \Rx_Front:BUART:rx_parity_bit\[171]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[226] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[227] = \Rx_Front:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[225]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[228] = \Rx_Front:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[225]
Removing Lhs of wire \Rx_Right:Net_459\[251] = zero[2]
Removing Lhs of wire \Rx_Right:Net_652\[252] = zero[2]
Removing Lhs of wire \Rx_Right:Net_676\[254] = zero[2]
Removing Lhs of wire \Rx_Right:Net_245\[255] = zero[2]
Removing Lhs of wire \Rx_Right:Net_416\[256] = zero[2]
Removing Rhs of wire \Rx_Right:Net_654\[257] = \Rx_Right:Net_379\[258]
Removing Lhs of wire \Rx_Right:SCBclock\[261] = \Rx_Right:Net_847\[250]
Removing Lhs of wire \Rx_Right:Net_653\[262] = zero[2]
Removing Lhs of wire \Rx_Right:Net_909\[263] = zero[2]
Removing Lhs of wire \Rx_Right:Net_663\[264] = zero[2]
Removing Lhs of wire \Rx_Right:tmpOE__tx_net_0\[266] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Rx_Right:tmpOE__rx_net_0\[277] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Rx_Right:Net_739\[281] = zero[2]
Removing Lhs of wire \Rx_Right:Net_747\[282] = zero[2]
Removing Lhs of wire \Rx_Left:Net_459\[317] = zero[2]
Removing Lhs of wire \Rx_Left:Net_652\[318] = zero[2]
Removing Lhs of wire \Rx_Left:Net_676\[320] = zero[2]
Removing Lhs of wire \Rx_Left:Net_245\[321] = zero[2]
Removing Lhs of wire \Rx_Left:Net_416\[322] = zero[2]
Removing Rhs of wire \Rx_Left:Net_654\[323] = \Rx_Left:Net_379\[324]
Removing Lhs of wire \Rx_Left:SCBclock\[327] = \Rx_Left:Net_847\[316]
Removing Lhs of wire \Rx_Left:Net_653\[328] = zero[2]
Removing Lhs of wire \Rx_Left:Net_909\[329] = zero[2]
Removing Lhs of wire \Rx_Left:Net_663\[330] = zero[2]
Removing Lhs of wire \Rx_Left:tmpOE__rx_net_0\[336] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Rx_Left:Net_739\[340] = zero[2]
Removing Lhs of wire \Rx_Left:Net_747\[341] = zero[2]
Removing Lhs of wire tmpOE__Rx_Front_Pins_net_3[366] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Rx_Front_Pins_net_2[367] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Rx_Front_Pins_net_1[368] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Rx_Front_Pins_net_0[369] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Rx_Back:Net_61\[378] = \Rx_Back:Net_9\[377]
Removing Lhs of wire \Rx_Back:BUART:HalfDuplexSend\[383] = zero[2]
Removing Lhs of wire \Rx_Back:BUART:FinalParityType_1\[384] = zero[2]
Removing Lhs of wire \Rx_Back:BUART:FinalParityType_0\[385] = zero[2]
Removing Lhs of wire \Rx_Back:BUART:FinalAddrMode_2\[386] = zero[2]
Removing Lhs of wire \Rx_Back:BUART:FinalAddrMode_1\[387] = zero[2]
Removing Lhs of wire \Rx_Back:BUART:FinalAddrMode_0\[388] = zero[2]
Removing Rhs of wire Net_179[395] = \Rx_Back:BUART:rx_interrupt_out\[396]
Removing Lhs of wire \Rx_Back:BUART:rx_count7_bit8_wire\[450] = zero[2]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_1\[457] = \Rx_Back:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[468]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_0\[459] = \Rx_Back:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[469]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[460] = \Rx_Back:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[485]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\[461] = \Rx_Back:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[499]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[462] = \Rx_Back:BUART:sRX:s23Poll:MODIN5_1\[463]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODIN5_1\[463] = \Rx_Back:BUART:pollcount_1\[456]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[464] = \Rx_Back:BUART:sRX:s23Poll:MODIN5_0\[465]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODIN5_0\[465] = \Rx_Back:BUART:pollcount_0\[458]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[471] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[472] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[473] = \Rx_Back:BUART:pollcount_1\[456]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODIN6_1\[474] = \Rx_Back:BUART:pollcount_1\[456]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[475] = \Rx_Back:BUART:pollcount_0\[458]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODIN6_0\[476] = \Rx_Back:BUART:pollcount_0\[458]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[477] = zero[2]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[478] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[479] = \Rx_Back:BUART:pollcount_1\[456]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[480] = \Rx_Back:BUART:pollcount_0\[458]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[481] = zero[2]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[482] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[487] = \Rx_Back:BUART:pollcount_1\[456]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODIN7_1\[488] = \Rx_Back:BUART:pollcount_1\[456]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[489] = \Rx_Back:BUART:pollcount_0\[458]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODIN7_0\[490] = \Rx_Back:BUART:pollcount_0\[458]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[491] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[492] = zero[2]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[493] = \Rx_Back:BUART:pollcount_1\[456]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[494] = \Rx_Back:BUART:pollcount_0\[458]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[495] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[496] = zero[2]
Removing Lhs of wire \Rx_Back:BUART:rx_status_1\[503] = zero[2]
Removing Rhs of wire \Rx_Back:BUART:rx_status_2\[504] = \Rx_Back:BUART:rx_parity_error_status\[505]
Removing Rhs of wire \Rx_Back:BUART:rx_status_3\[506] = \Rx_Back:BUART:rx_stop_bit_error\[507]
Removing Lhs of wire \Rx_Back:BUART:sRX:cmp_vv_vv_MODGEN_9\[517] = \Rx_Back:BUART:sRX:MODULE_9:g2:a0:lta_0\[566]
Removing Lhs of wire \Rx_Back:BUART:sRX:cmp_vv_vv_MODGEN_10\[521] = \Rx_Back:BUART:sRX:MODULE_10:g1:a0:xneq\[588]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_9:g2:a0:newa_6\[522] = zero[2]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_9:g2:a0:newa_5\[523] = zero[2]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_9:g2:a0:newa_4\[524] = zero[2]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_9:g2:a0:newa_3\[525] = \Rx_Back:BUART:sRX:MODIN8_6\[526]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODIN8_6\[526] = \Rx_Back:BUART:rx_count_6\[445]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_9:g2:a0:newa_2\[527] = \Rx_Back:BUART:sRX:MODIN8_5\[528]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODIN8_5\[528] = \Rx_Back:BUART:rx_count_5\[446]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_9:g2:a0:newa_1\[529] = \Rx_Back:BUART:sRX:MODIN8_4\[530]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODIN8_4\[530] = \Rx_Back:BUART:rx_count_4\[447]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_9:g2:a0:newa_0\[531] = \Rx_Back:BUART:sRX:MODIN8_3\[532]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODIN8_3\[532] = \Rx_Back:BUART:rx_count_3\[448]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_9:g2:a0:newb_6\[533] = zero[2]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_9:g2:a0:newb_5\[534] = zero[2]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_9:g2:a0:newb_4\[535] = zero[2]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_9:g2:a0:newb_3\[536] = zero[2]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_9:g2:a0:newb_2\[537] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_9:g2:a0:newb_1\[538] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_9:g2:a0:newb_0\[539] = zero[2]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_9:g2:a0:dataa_6\[540] = zero[2]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_9:g2:a0:dataa_5\[541] = zero[2]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_9:g2:a0:dataa_4\[542] = zero[2]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_9:g2:a0:dataa_3\[543] = \Rx_Back:BUART:rx_count_6\[445]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_9:g2:a0:dataa_2\[544] = \Rx_Back:BUART:rx_count_5\[446]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_9:g2:a0:dataa_1\[545] = \Rx_Back:BUART:rx_count_4\[447]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_9:g2:a0:dataa_0\[546] = \Rx_Back:BUART:rx_count_3\[448]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_9:g2:a0:datab_6\[547] = zero[2]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_9:g2:a0:datab_5\[548] = zero[2]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_9:g2:a0:datab_4\[549] = zero[2]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_9:g2:a0:datab_3\[550] = zero[2]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_9:g2:a0:datab_2\[551] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_9:g2:a0:datab_1\[552] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_9:g2:a0:datab_0\[553] = zero[2]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_10:g1:a0:newa_0\[568] = \Rx_Back:BUART:rx_postpoll\[404]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_10:g1:a0:newb_0\[569] = \Rx_Back:BUART:rx_parity_bit\[520]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_10:g1:a0:dataa_0\[570] = \Rx_Back:BUART:rx_postpoll\[404]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_10:g1:a0:datab_0\[571] = \Rx_Back:BUART:rx_parity_bit\[520]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[572] = \Rx_Back:BUART:rx_postpoll\[404]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[573] = \Rx_Back:BUART:rx_parity_bit\[520]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[575] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[576] = \Rx_Back:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[574]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[577] = \Rx_Back:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[574]
Removing Lhs of wire tmpOE__Rx_Back_Pins_net_3[599] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Rx_Back_Pins_net_2[600] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Rx_Back_Pins_net_1[601] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Rx_Back_Pins_net_0[602] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Rx_Front:BUART:reset_reg\\D\[610] = zero[2]
Removing Lhs of wire \Rx_Front:BUART:rx_bitclk\\D\[616] = \Rx_Front:BUART:rx_bitclk_pre\[89]
Removing Lhs of wire \Rx_Front:BUART:rx_parity_error_pre\\D\[625] = \Rx_Front:BUART:rx_parity_error_pre\[166]
Removing Lhs of wire \Rx_Front:BUART:rx_break_status\\D\[626] = zero[2]
Removing Lhs of wire \Rx_Back:BUART:reset_reg\\D\[630] = zero[2]
Removing Lhs of wire \Rx_Back:BUART:rx_bitclk\\D\[636] = \Rx_Back:BUART:rx_bitclk_pre\[439]
Removing Lhs of wire \Rx_Back:BUART:rx_parity_error_pre\\D\[645] = \Rx_Back:BUART:rx_parity_error_pre\[515]
Removing Lhs of wire \Rx_Back:BUART:rx_break_status\\D\[646] = zero[2]

------------------------------------------------------
Aliased 0 equations, 218 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__LED_net_0' (cost = 0):
tmpOE__LED_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Front:BUART:rx_addressmatch\' (cost = 0):
\Rx_Front:BUART:rx_addressmatch\ <= (\Rx_Front:BUART:rx_addressmatch2\
	OR \Rx_Front:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Rx_Front:BUART:rx_bitclk_pre\' (cost = 1):
\Rx_Front:BUART:rx_bitclk_pre\ <= ((not \Rx_Front:BUART:rx_count_2\ and not \Rx_Front:BUART:rx_count_1\ and not \Rx_Front:BUART:rx_count_0\));

Note:  Virtual signal Net_33 with ( cost: 95 or cost_inv: 1)  > 90 or with size: 4 > 102 has been made a (soft) node.
Net_33 <= (Net_374
	OR Net_372
	OR Net_364
	OR Net_373);

Note:  Expanding virtual equation for '\Rx_Front:BUART:rx_bitclk_pre16x\' (cost = 0):
\Rx_Front:BUART:rx_bitclk_pre16x\ <= ((not \Rx_Front:BUART:rx_count_2\ and \Rx_Front:BUART:rx_count_1\ and \Rx_Front:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Rx_Front:BUART:rx_poll_bit1\' (cost = 1):
\Rx_Front:BUART:rx_poll_bit1\ <= ((not \Rx_Front:BUART:rx_count_2\ and not \Rx_Front:BUART:rx_count_1\ and \Rx_Front:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Rx_Front:BUART:rx_poll_bit2\' (cost = 1):
\Rx_Front:BUART:rx_poll_bit2\ <= ((not \Rx_Front:BUART:rx_count_2\ and not \Rx_Front:BUART:rx_count_1\ and not \Rx_Front:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Rx_Front:BUART:pollingrange\' (cost = 4):
\Rx_Front:BUART:pollingrange\ <= ((not \Rx_Front:BUART:rx_count_2\ and not \Rx_Front:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Rx_Front:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\Rx_Front:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\Rx_Front:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\Rx_Front:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\Rx_Front:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\Rx_Front:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\Rx_Front:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\Rx_Front:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\Rx_Front:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\Rx_Front:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\Rx_Front:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\Rx_Front:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\Rx_Front:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\Rx_Front:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\Rx_Front:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\Rx_Front:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\Rx_Front:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\Rx_Front:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Virtual signal Net_158 with ( cost: 95 or cost_inv: 1)  > 90 or with size: 4 > 102 has been made a (soft) node.
Net_158 <= (Net_395
	OR Net_533
	OR Net_393
	OR Net_394);

Note:  Expanding virtual equation for '\Rx_Back:BUART:rx_addressmatch\' (cost = 0):
\Rx_Back:BUART:rx_addressmatch\ <= (\Rx_Back:BUART:rx_addressmatch2\
	OR \Rx_Back:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Rx_Back:BUART:rx_bitclk_pre\' (cost = 1):
\Rx_Back:BUART:rx_bitclk_pre\ <= ((not \Rx_Back:BUART:rx_count_2\ and not \Rx_Back:BUART:rx_count_1\ and not \Rx_Back:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Rx_Back:BUART:rx_bitclk_pre16x\' (cost = 0):
\Rx_Back:BUART:rx_bitclk_pre16x\ <= ((not \Rx_Back:BUART:rx_count_2\ and \Rx_Back:BUART:rx_count_1\ and \Rx_Back:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Rx_Back:BUART:rx_poll_bit1\' (cost = 1):
\Rx_Back:BUART:rx_poll_bit1\ <= ((not \Rx_Back:BUART:rx_count_2\ and not \Rx_Back:BUART:rx_count_1\ and \Rx_Back:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Rx_Back:BUART:rx_poll_bit2\' (cost = 1):
\Rx_Back:BUART:rx_poll_bit2\ <= ((not \Rx_Back:BUART:rx_count_2\ and not \Rx_Back:BUART:rx_count_1\ and not \Rx_Back:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Rx_Back:BUART:pollingrange\' (cost = 4):
\Rx_Back:BUART:pollingrange\ <= ((not \Rx_Back:BUART:rx_count_2\ and not \Rx_Back:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Rx_Back:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Rx_Back:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\' (cost = 0):
\Rx_Back:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ <= (not \Rx_Back:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\Rx_Back:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\Rx_Back:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (\Rx_Back:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\Rx_Back:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not \Rx_Back:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\Rx_Back:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\Rx_Back:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\Rx_Back:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\Rx_Back:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\Rx_Back:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\Rx_Back:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\Rx_Back:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\Rx_Back:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\Rx_Back:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (\Rx_Back:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\Rx_Back:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not \Rx_Back:BUART:rx_count_6\ and not \Rx_Back:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\Rx_Back:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (\Rx_Back:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\Rx_Back:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not \Rx_Back:BUART:rx_count_6\ and not \Rx_Back:BUART:rx_count_4\)
	OR (not \Rx_Back:BUART:rx_count_6\ and not \Rx_Back:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\Rx_Back:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (\Rx_Back:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\Rx_Back:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not \Rx_Back:BUART:rx_count_6\ and not \Rx_Back:BUART:rx_count_4\)
	OR (not \Rx_Back:BUART:rx_count_6\ and not \Rx_Back:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\Rx_Front:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\Rx_Front:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\Rx_Back:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not \Rx_Back:BUART:pollcount_1\ and not \Rx_Back:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\Rx_Back:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not \Rx_Back:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\' (cost = 2):
\Rx_Back:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ <= ((not \Rx_Back:BUART:pollcount_0\ and \Rx_Back:BUART:pollcount_1\)
	OR (not \Rx_Back:BUART:pollcount_1\ and \Rx_Back:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Rx_Front:BUART:rx_postpoll\' (cost = 72):
\Rx_Front:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_33 and MODIN1_0));

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Rx_Front:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_33 and not MODIN1_1 and not \Rx_Front:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \Rx_Front:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \Rx_Front:BUART:rx_parity_bit\)
	OR (Net_33 and MODIN1_0 and \Rx_Front:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\Rx_Front:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_33 and not MODIN1_1 and not \Rx_Front:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \Rx_Front:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \Rx_Front:BUART:rx_parity_bit\)
	OR (Net_33 and MODIN1_0 and \Rx_Front:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Rx_Back:BUART:rx_postpoll\' (cost = 72):
\Rx_Back:BUART:rx_postpoll\ <= (\Rx_Back:BUART:pollcount_1\
	OR (Net_158 and \Rx_Back:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Rx_Back:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_158 and not \Rx_Back:BUART:pollcount_1\ and not \Rx_Back:BUART:rx_parity_bit\)
	OR (not \Rx_Back:BUART:pollcount_1\ and not \Rx_Back:BUART:pollcount_0\ and not \Rx_Back:BUART:rx_parity_bit\)
	OR (\Rx_Back:BUART:pollcount_1\ and \Rx_Back:BUART:rx_parity_bit\)
	OR (Net_158 and \Rx_Back:BUART:pollcount_0\ and \Rx_Back:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\Rx_Back:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not Net_158 and not \Rx_Back:BUART:pollcount_1\ and not \Rx_Back:BUART:rx_parity_bit\)
	OR (not \Rx_Back:BUART:pollcount_1\ and not \Rx_Back:BUART:pollcount_0\ and not \Rx_Back:BUART:rx_parity_bit\)
	OR (\Rx_Back:BUART:pollcount_1\ and \Rx_Back:BUART:rx_parity_bit\)
	OR (Net_158 and \Rx_Back:BUART:pollcount_0\ and \Rx_Back:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 64 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Rx_Front:BUART:rx_status_0\ to zero
Aliasing \Rx_Front:BUART:rx_status_6\ to zero
Aliasing \Rx_Back:BUART:rx_status_0\ to zero
Aliasing \Rx_Back:BUART:rx_status_6\ to zero
Aliasing \Rx_Front:BUART:rx_markspace_status\\D\ to zero
Aliasing \Rx_Front:BUART:rx_parity_error_status\\D\ to zero
Aliasing \Rx_Front:BUART:rx_addr_match_status\\D\ to zero
Aliasing \Rx_Back:BUART:rx_markspace_status\\D\ to zero
Aliasing \Rx_Back:BUART:rx_parity_error_status\\D\ to zero
Aliasing \Rx_Back:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \Rx_Front:BUART:rx_bitclk_enable\[53] = \Rx_Front:BUART:rx_bitclk\[101]
Removing Lhs of wire \Rx_Front:BUART:rx_status_0\[152] = zero[2]
Removing Lhs of wire \Rx_Front:BUART:rx_status_6\[161] = zero[2]
Removing Rhs of wire \Rx_Back:BUART:rx_bitclk_enable\[403] = \Rx_Back:BUART:rx_bitclk\[451]
Removing Lhs of wire \Rx_Back:BUART:rx_status_0\[501] = zero[2]
Removing Lhs of wire \Rx_Back:BUART:rx_status_6\[510] = zero[2]
Removing Lhs of wire \Rx_Front:BUART:rx_markspace_status\\D\[620] = zero[2]
Removing Lhs of wire \Rx_Front:BUART:rx_parity_error_status\\D\[621] = zero[2]
Removing Lhs of wire \Rx_Front:BUART:rx_addr_match_status\\D\[623] = zero[2]
Removing Lhs of wire \Rx_Front:BUART:rx_markspace_pre\\D\[624] = \Rx_Front:BUART:rx_markspace_pre\[165]
Removing Lhs of wire \Rx_Front:BUART:rx_parity_bit\\D\[629] = \Rx_Front:BUART:rx_parity_bit\[171]
Removing Lhs of wire \Rx_Back:BUART:rx_markspace_status\\D\[640] = zero[2]
Removing Lhs of wire \Rx_Back:BUART:rx_parity_error_status\\D\[641] = zero[2]
Removing Lhs of wire \Rx_Back:BUART:rx_addr_match_status\\D\[643] = zero[2]
Removing Lhs of wire \Rx_Back:BUART:rx_markspace_pre\\D\[644] = \Rx_Back:BUART:rx_markspace_pre\[514]
Removing Lhs of wire \Rx_Back:BUART:rx_parity_bit\\D\[649] = \Rx_Back:BUART:rx_parity_bit\[520]

------------------------------------------------------
Aliased 0 equations, 16 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\Rx_Front:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \Rx_Front:BUART:rx_parity_bit\ and Net_33 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \Rx_Front:BUART:rx_parity_bit\)
	OR (not Net_33 and not MODIN1_1 and \Rx_Front:BUART:rx_parity_bit\)
	OR (not \Rx_Front:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\Rx_Back:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \Rx_Back:BUART:rx_parity_bit\ and Net_158 and \Rx_Back:BUART:pollcount_0\)
	OR (not \Rx_Back:BUART:pollcount_1\ and not \Rx_Back:BUART:pollcount_0\ and \Rx_Back:BUART:rx_parity_bit\)
	OR (not Net_158 and not \Rx_Back:BUART:pollcount_1\ and \Rx_Back:BUART:rx_parity_bit\)
	OR (not \Rx_Back:BUART:rx_parity_bit\ and \Rx_Back:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes4.cydsn\Boxes4.cyprj" -dcpsoc3 Boxes4.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.296ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.1.0.2177, Family: PSoC3, Started at: Saturday, 25 April 2015 22:24:59
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes4.cydsn\Boxes4.cyprj -d CY8C4245AXI-483 Boxes4.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Rx_Back:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Back:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Back:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Back:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Back:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Front:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Front:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Front:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Front:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Front:BUART:rx_status_2\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 2: Automatic-assigning  clock 'Rx_Left_SCBCLK'. Signal=\Rx_Left:Net_847_ff2\
    Fixed Function Clock 3: Automatic-assigning  clock 'Rx_Right_SCBCLK'. Signal=\Rx_Right:Net_847_ff3\
    Digital Clock 0: Automatic-assigning  clock 'Rx_Back_IntClock'. Fanout=1, Signal=\Rx_Back:Net_9_digital\
    Digital Clock 1: Automatic-assigning  clock 'Rx_Front_IntClock'. Fanout=1, Signal=\Rx_Front:Net_9_digital\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Rx_Back:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \Rx_Front:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Rx_Front:BUART:rx_state_1\, Duplicate of \Rx_Front:BUART:rx_address_detected\ 
    MacroCell: Name=\Rx_Front:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Front:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Front:BUART:rx_state_1\ (fanout=8)

    Removing \Rx_Front:BUART:rx_parity_error_pre\, Duplicate of \Rx_Front:BUART:rx_address_detected\ 
    MacroCell: Name=\Rx_Front:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Front:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Front:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \Rx_Front:BUART:rx_parity_bit\, Duplicate of \Rx_Front:BUART:rx_address_detected\ 
    MacroCell: Name=\Rx_Front:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Front:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Front:BUART:rx_parity_bit\ (fanout=0)

    Removing \Rx_Front:BUART:rx_markspace_pre\, Duplicate of \Rx_Front:BUART:rx_address_detected\ 
    MacroCell: Name=\Rx_Front:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Front:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Front:BUART:rx_markspace_pre\ (fanout=0)

    Removing \Rx_Back:BUART:rx_state_1\, Duplicate of \Rx_Back:BUART:rx_address_detected\ 
    MacroCell: Name=\Rx_Back:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Back:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Back:BUART:rx_state_1\ (fanout=8)

    Removing \Rx_Back:BUART:rx_parity_error_pre\, Duplicate of \Rx_Back:BUART:rx_address_detected\ 
    MacroCell: Name=\Rx_Back:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Back:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Back:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \Rx_Back:BUART:rx_parity_bit\, Duplicate of \Rx_Back:BUART:rx_address_detected\ 
    MacroCell: Name=\Rx_Back:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Back:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Back:BUART:rx_parity_bit\ (fanout=0)

    Removing \Rx_Back:BUART:rx_markspace_pre\, Duplicate of \Rx_Back:BUART:rx_address_detected\ 
    MacroCell: Name=\Rx_Back:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Back:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Back:BUART:rx_markspace_pre\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Button(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Button(0)__PA ,
            pad => Button(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGBLed(0)
        Attributes:
            Alias: R
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RGBLed(0)__PA ,
            pad => RGBLed(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGBLed(1)
        Attributes:
            Alias: G
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RGBLed(1)__PA ,
            pad => RGBLed(1)_PAD );
        Properties:
        {
        }

    Pin : Name = RGBLed(2)
        Attributes:
            Alias: B
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RGBLed(2)__PA ,
            pad => RGBLed(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Back_Pins(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Back_Pins(0)__PA ,
            fb => Net_533 ,
            pad => Rx_Back_Pins(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Back_Pins(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Back_Pins(1)__PA ,
            fb => Net_393 ,
            pad => Rx_Back_Pins(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Back_Pins(2)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Back_Pins(2)__PA ,
            fb => Net_394 ,
            pad => Rx_Back_Pins(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Back_Pins(3)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Back_Pins(3)__PA ,
            fb => Net_395 ,
            pad => Rx_Back_Pins(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Front_Pins(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Front_Pins(0)__PA ,
            fb => Net_372 ,
            pad => Rx_Front_Pins(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Front_Pins(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Front_Pins(1)__PA ,
            fb => Net_364 ,
            pad => Rx_Front_Pins(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Front_Pins(2)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Front_Pins(2)__PA ,
            fb => Net_373 ,
            pad => Rx_Front_Pins(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Front_Pins(3)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Front_Pins(3)__PA ,
            fb => Net_374 ,
            pad => Rx_Front_Pins(3)_PAD );
        Properties:
        {
        }

    Pin : Name = \Rx_Left:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, SCB_UART_RX
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Rx_Left:rx(0)\__PA ,
            fb => \Rx_Left:Net_654\ ,
            pad => \Rx_Left:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Rx_Right:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, SCB_UART_RX
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Rx_Right:rx(0)\__PA ,
            fb => \Rx_Right:Net_654\ ,
            pad => \Rx_Right:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Rx_Right:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, SCB_UART_TX
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Rx_Right:tx(0)\__PA ,
            input => \Rx_Right:Net_656\ ,
            pad => \Rx_Right:tx(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Rx_Front:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Rx_Front:BUART:rx_count_2\ * !\Rx_Front:BUART:rx_count_1\ * 
              !Net_33 * MODIN1_0
            + !\Rx_Front:BUART:rx_count_2\ * !\Rx_Front:BUART:rx_count_1\ * 
              Net_33 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Front:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Front:BUART:rx_count_2\ * !\Rx_Front:BUART:rx_count_1\ * 
              !Net_33 * MODIN1_1
            + !\Rx_Front:BUART:rx_count_2\ * !\Rx_Front:BUART:rx_count_1\ * 
              Net_33 * !MODIN1_1 * MODIN1_0
            + !\Rx_Front:BUART:rx_count_2\ * !\Rx_Front:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=Net_158, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_394 * !Net_393 * !Net_533 * !Net_395
        );
        Output = Net_158 (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_33, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_373 * !Net_364 * !Net_372 * !Net_374
        );
        Output = Net_33 (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Rx_Back:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Rx_Back:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_158 * !\Rx_Back:BUART:rx_count_2\ * 
              !\Rx_Back:BUART:rx_count_1\ * \Rx_Back:BUART:pollcount_0\
            + Net_158 * !\Rx_Back:BUART:rx_count_2\ * 
              !\Rx_Back:BUART:rx_count_1\ * !\Rx_Back:BUART:pollcount_0\
        );
        Output = \Rx_Back:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\Rx_Back:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Back:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_158 * !\Rx_Back:BUART:rx_count_2\ * 
              !\Rx_Back:BUART:rx_count_1\ * \Rx_Back:BUART:pollcount_1\
            + Net_158 * !\Rx_Back:BUART:rx_count_2\ * 
              !\Rx_Back:BUART:rx_count_1\ * !\Rx_Back:BUART:pollcount_1\ * 
              \Rx_Back:BUART:pollcount_0\
            + !\Rx_Back:BUART:rx_count_2\ * !\Rx_Back:BUART:rx_count_1\ * 
              \Rx_Back:BUART:pollcount_1\ * !\Rx_Back:BUART:pollcount_0\
        );
        Output = \Rx_Back:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\Rx_Back:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Back:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Back:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\Rx_Back:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Back:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Rx_Back:BUART:rx_count_2\ * !\Rx_Back:BUART:rx_count_1\ * 
              !\Rx_Back:BUART:rx_count_0\
        );
        Output = \Rx_Back:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\Rx_Back:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\
        );
        Output = \Rx_Back:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Rx_Back:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Back:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_158
        );
        Output = \Rx_Back:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Rx_Back:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Back:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Back:BUART:rx_state_0\ * \Rx_Back:BUART:rx_bitclk_enable\ * 
              \Rx_Back:BUART:rx_state_3\ * !\Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\
            + \Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * !\Rx_Back:BUART:rx_count_6\ * 
              !\Rx_Back:BUART:rx_count_5\ * 
              !\Rx_Back:BUART:rx_address_detected\
            + \Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * !\Rx_Back:BUART:rx_count_6\ * 
              !\Rx_Back:BUART:rx_count_4\ * 
              !\Rx_Back:BUART:rx_address_detected\
        );
        Output = \Rx_Back:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Rx_Back:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_158 * \Rx_Back:BUART:pollcount_0\
            + \Rx_Back:BUART:pollcount_1\
        );
        Output = \Rx_Back:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\Rx_Back:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Rx_Back:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_158 * !\Rx_Back:BUART:rx_state_0\ * 
              \Rx_Back:BUART:rx_bitclk_enable\ * !\Rx_Back:BUART:rx_state_3\ * 
              \Rx_Back:BUART:rx_state_2\ * !\Rx_Back:BUART:pollcount_1\ * 
              !\Rx_Back:BUART:rx_address_detected\
            + !\Rx_Back:BUART:rx_state_0\ * \Rx_Back:BUART:rx_bitclk_enable\ * 
              !\Rx_Back:BUART:rx_state_3\ * \Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:pollcount_1\ * !\Rx_Back:BUART:pollcount_0\ * 
              !\Rx_Back:BUART:rx_address_detected\
            + \Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * !\Rx_Back:BUART:rx_count_6\ * 
              !\Rx_Back:BUART:rx_count_5\ * 
              !\Rx_Back:BUART:rx_address_detected\
            + \Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * !\Rx_Back:BUART:rx_count_6\ * 
              !\Rx_Back:BUART:rx_count_4\ * 
              !\Rx_Back:BUART:rx_address_detected\
        );
        Output = \Rx_Back:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\Rx_Back:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Rx_Back:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_158 * !\Rx_Back:BUART:rx_state_0\ * 
              !\Rx_Back:BUART:rx_state_3\ * !\Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\ * \Rx_Back:BUART:rx_last\
            + !\Rx_Back:BUART:rx_state_0\ * \Rx_Back:BUART:rx_bitclk_enable\ * 
              \Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_address_detected\
            + !\Rx_Back:BUART:rx_state_0\ * \Rx_Back:BUART:rx_bitclk_enable\ * 
              \Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\
            + \Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * !\Rx_Back:BUART:rx_count_6\ * 
              !\Rx_Back:BUART:rx_count_5\ * 
              !\Rx_Back:BUART:rx_address_detected\
            + \Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * !\Rx_Back:BUART:rx_count_6\ * 
              !\Rx_Back:BUART:rx_count_4\ * 
              !\Rx_Back:BUART:rx_address_detected\
        );
        Output = \Rx_Back:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\Rx_Back:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Back:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Back:BUART:rx_state_0\ * \Rx_Back:BUART:rx_bitclk_enable\ * 
              \Rx_Back:BUART:rx_state_3\ * \Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\
            + \Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * !\Rx_Back:BUART:rx_count_6\ * 
              !\Rx_Back:BUART:rx_count_5\ * 
              !\Rx_Back:BUART:rx_address_detected\
            + \Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * !\Rx_Back:BUART:rx_count_6\ * 
              !\Rx_Back:BUART:rx_count_4\ * 
              !\Rx_Back:BUART:rx_address_detected\
        );
        Output = \Rx_Back:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\Rx_Back:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Back:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Rx_Back:BUART:rx_state_0\ * \Rx_Back:BUART:rx_state_3\ * 
              \Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\
        );
        Output = \Rx_Back:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\Rx_Back:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Rx_Back:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_158 * !\Rx_Back:BUART:rx_state_0\ * 
              \Rx_Back:BUART:rx_bitclk_enable\ * \Rx_Back:BUART:rx_state_3\ * 
              \Rx_Back:BUART:rx_state_2\ * !\Rx_Back:BUART:pollcount_1\ * 
              !\Rx_Back:BUART:rx_address_detected\
            + !\Rx_Back:BUART:rx_state_0\ * \Rx_Back:BUART:rx_bitclk_enable\ * 
              \Rx_Back:BUART:rx_state_3\ * \Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:pollcount_1\ * !\Rx_Back:BUART:pollcount_0\ * 
              !\Rx_Back:BUART:rx_address_detected\
        );
        Output = \Rx_Back:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Rx_Back:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Back:BUART:rx_load_fifo\ * \Rx_Back:BUART:rx_fifofull\
        );
        Output = \Rx_Back:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Rx_Back:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Back:BUART:rx_fifonotempty\ * 
              \Rx_Back:BUART:rx_state_stop1_reg\
        );
        Output = \Rx_Back:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Rx_Front:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Front:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Front:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\Rx_Front:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Front:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Rx_Front:BUART:rx_count_2\ * !\Rx_Front:BUART:rx_count_1\ * 
              !\Rx_Front:BUART:rx_count_0\
        );
        Output = \Rx_Front:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\Rx_Front:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\
        );
        Output = \Rx_Front:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Rx_Front:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Front:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_33
        );
        Output = \Rx_Front:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Rx_Front:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Front:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Front:BUART:rx_state_0\ * 
              \Rx_Front:BUART:rx_bitclk_enable\ * \Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\
            + \Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Rx_Front:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Rx_Front:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_33 * MODIN1_0
            + MODIN1_1
        );
        Output = \Rx_Front:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\Rx_Front:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Rx_Front:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Rx_Front:BUART:rx_state_0\ * 
              \Rx_Front:BUART:rx_bitclk_enable\ * 
              !\Rx_Front:BUART:rx_state_3\ * \Rx_Front:BUART:rx_state_2\ * 
              !Net_33 * !MODIN1_1 * !\Rx_Front:BUART:rx_address_detected\
            + !\Rx_Front:BUART:rx_state_0\ * 
              \Rx_Front:BUART:rx_bitclk_enable\ * 
              !\Rx_Front:BUART:rx_state_3\ * \Rx_Front:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0 * !\Rx_Front:BUART:rx_address_detected\
            + \Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Rx_Front:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\Rx_Front:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Rx_Front:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Rx_Front:BUART:rx_state_0\ * 
              \Rx_Front:BUART:rx_bitclk_enable\ * \Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_address_detected\
            + !\Rx_Front:BUART:rx_state_0\ * 
              \Rx_Front:BUART:rx_bitclk_enable\ * \Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\
            + !\Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * !Net_33 * 
              !\Rx_Front:BUART:rx_address_detected\ * 
              \Rx_Front:BUART:rx_last\
            + \Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Rx_Front:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\Rx_Front:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Front:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Front:BUART:rx_state_0\ * 
              \Rx_Front:BUART:rx_bitclk_enable\ * \Rx_Front:BUART:rx_state_3\ * 
              \Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\
            + \Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Rx_Front:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\Rx_Front:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Front:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Rx_Front:BUART:rx_state_0\ * \Rx_Front:BUART:rx_state_3\ * 
              \Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\
        );
        Output = \Rx_Front:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\Rx_Front:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Rx_Front:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Rx_Front:BUART:rx_state_0\ * 
              \Rx_Front:BUART:rx_bitclk_enable\ * \Rx_Front:BUART:rx_state_3\ * 
              \Rx_Front:BUART:rx_state_2\ * !Net_33 * !MODIN1_1 * 
              !\Rx_Front:BUART:rx_address_detected\
            + !\Rx_Front:BUART:rx_state_0\ * 
              \Rx_Front:BUART:rx_bitclk_enable\ * \Rx_Front:BUART:rx_state_3\ * 
              \Rx_Front:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0 * 
              !\Rx_Front:BUART:rx_address_detected\
        );
        Output = \Rx_Front:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Rx_Front:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Front:BUART:rx_load_fifo\ * \Rx_Front:BUART:rx_fifofull\
        );
        Output = \Rx_Front:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Rx_Front:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Front:BUART:rx_fifonotempty\ * 
              \Rx_Front:BUART:rx_state_stop1_reg\
        );
        Output = \Rx_Front:BUART:rx_status_5\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Rx_Back:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \Rx_Back:Net_9_digital\ ,
            cs_addr_2 => \Rx_Back:BUART:rx_address_detected\ ,
            cs_addr_1 => \Rx_Back:BUART:rx_state_0\ ,
            cs_addr_0 => \Rx_Back:BUART:rx_bitclk_enable\ ,
            route_si => \Rx_Back:BUART:rx_postpoll\ ,
            f0_load => \Rx_Back:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Rx_Back:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Rx_Back:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Rx_Front:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \Rx_Front:Net_9_digital\ ,
            cs_addr_2 => \Rx_Front:BUART:rx_address_detected\ ,
            cs_addr_1 => \Rx_Front:BUART:rx_state_0\ ,
            cs_addr_0 => \Rx_Front:BUART:rx_bitclk_enable\ ,
            route_si => \Rx_Front:BUART:rx_postpoll\ ,
            f0_load => \Rx_Front:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Rx_Front:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Rx_Front:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Rx_Back:BUART:sRX:RxSts\
        PORT MAP (
            clock => \Rx_Back:Net_9_digital\ ,
            status_5 => \Rx_Back:BUART:rx_status_5\ ,
            status_4 => \Rx_Back:BUART:rx_status_4\ ,
            status_3 => \Rx_Back:BUART:rx_status_3\ ,
            interrupt => Net_179 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Rx_Front:BUART:sRX:RxSts\
        PORT MAP (
            clock => \Rx_Front:Net_9_digital\ ,
            status_5 => \Rx_Front:BUART:rx_status_5\ ,
            status_4 => \Rx_Front:BUART:rx_status_4\ ,
            status_3 => \Rx_Front:BUART:rx_status_3\ ,
            interrupt => Net_177 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\Rx_Back:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \Rx_Back:Net_9_digital\ ,
            load => \Rx_Back:BUART:rx_counter_load\ ,
            count_6 => \Rx_Back:BUART:rx_count_6\ ,
            count_5 => \Rx_Back:BUART:rx_count_5\ ,
            count_4 => \Rx_Back:BUART:rx_count_4\ ,
            count_3 => \Rx_Back:BUART:rx_count_3\ ,
            count_2 => \Rx_Back:BUART:rx_count_2\ ,
            count_1 => \Rx_Back:BUART:rx_count_1\ ,
            count_0 => \Rx_Back:BUART:rx_count_0\ ,
            tc => \Rx_Back:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\Rx_Front:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \Rx_Front:Net_9_digital\ ,
            load => \Rx_Front:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \Rx_Front:BUART:rx_count_2\ ,
            count_1 => \Rx_Front:BUART:rx_count_1\ ,
            count_0 => \Rx_Front:BUART:rx_count_0\ ,
            tc => \Rx_Front:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\Rx_Left:SCB_IRQ\
        PORT MAP (
            interrupt => Net_563 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\Rx_Right:SCB_IRQ\
        PORT MAP (
            interrupt => Net_561 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_Rx_Back
        PORT MAP (
            interrupt => Net_179 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_Rx_Front
        PORT MAP (
            interrupt => Net_177 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    2 :    2 :    4 :  50.00%
Pins                          :   18 :   18 :   36 :  50.00%
UDB Macrocells                :   32 :    0 :   32 : 100.00%
UDB Unique Pterms             :   50 :   14 :   64 :  78.13%
UDB Total Pterms              :   62 :      :      : 
UDB Datapath Cells            :    2 :    2 :    4 :  50.00%
UDB Status Cells              :    4 :    0 :    4 : 100.00%
            StatusI Registers :    2 
    Routed Count7 Load/Enable :    2 
UDB Control Cells             :    2 :    2 :    4 :  50.00%
                 Count7 Cells :    2 
Interrupts                    :    4 :   28 :   32 :  12.50%
Comparator/Opamp Fixed Blocks :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    1 :    1 :   0.00%
CSD Fixed Blocks              :    0 :    1 :    1 :   0.00%
CapSense Blocks               :    0 :    1 :    1 :   0.00%
8-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
7-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
Temperature Sensors           :    0 :    1 :    1 :   0.00%
Low Power Comparators         :    0 :    2 :    2 :   0.00%
TCPWM Blocks                  :    0 :    4 :    4 :   0.00%
Serial Communication Blocks   :    2 :    0 :    2 : 100.00%
Segment LCD Blocks            :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.875ms
Tech mapping phase: Elapsed time ==> 0s.921ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.0224744s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0022143 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.203ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :    0 :    8 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            9.50
                   Pterms :            6.75
               Macrocells :            4.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 156, final cost is 156 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :      13.00 :       8.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Rx_Back:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Rx_Back:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_158 * !\Rx_Back:BUART:rx_state_0\ * 
              \Rx_Back:BUART:rx_bitclk_enable\ * !\Rx_Back:BUART:rx_state_3\ * 
              \Rx_Back:BUART:rx_state_2\ * !\Rx_Back:BUART:pollcount_1\ * 
              !\Rx_Back:BUART:rx_address_detected\
            + !\Rx_Back:BUART:rx_state_0\ * \Rx_Back:BUART:rx_bitclk_enable\ * 
              !\Rx_Back:BUART:rx_state_3\ * \Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:pollcount_1\ * !\Rx_Back:BUART:pollcount_0\ * 
              !\Rx_Back:BUART:rx_address_detected\
            + \Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * !\Rx_Back:BUART:rx_count_6\ * 
              !\Rx_Back:BUART:rx_count_5\ * 
              !\Rx_Back:BUART:rx_address_detected\
            + \Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * !\Rx_Back:BUART:rx_count_6\ * 
              !\Rx_Back:BUART:rx_count_4\ * 
              !\Rx_Back:BUART:rx_address_detected\
        );
        Output = \Rx_Back:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Rx_Back:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Rx_Back:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_158 * !\Rx_Back:BUART:rx_state_0\ * 
              !\Rx_Back:BUART:rx_state_3\ * !\Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\ * \Rx_Back:BUART:rx_last\
            + !\Rx_Back:BUART:rx_state_0\ * \Rx_Back:BUART:rx_bitclk_enable\ * 
              \Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_address_detected\
            + !\Rx_Back:BUART:rx_state_0\ * \Rx_Back:BUART:rx_bitclk_enable\ * 
              \Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\
            + \Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * !\Rx_Back:BUART:rx_count_6\ * 
              !\Rx_Back:BUART:rx_count_5\ * 
              !\Rx_Back:BUART:rx_address_detected\
            + \Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * !\Rx_Back:BUART:rx_count_6\ * 
              !\Rx_Back:BUART:rx_count_4\ * 
              !\Rx_Back:BUART:rx_address_detected\
        );
        Output = \Rx_Back:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Rx_Back:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Back:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Back:BUART:rx_state_0\ * \Rx_Back:BUART:rx_bitclk_enable\ * 
              \Rx_Back:BUART:rx_state_3\ * \Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\
            + \Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * !\Rx_Back:BUART:rx_count_6\ * 
              !\Rx_Back:BUART:rx_count_5\ * 
              !\Rx_Back:BUART:rx_address_detected\
            + \Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * !\Rx_Back:BUART:rx_count_6\ * 
              !\Rx_Back:BUART:rx_count_4\ * 
              !\Rx_Back:BUART:rx_address_detected\
        );
        Output = \Rx_Back:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Rx_Back:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Back:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Back:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Rx_Back:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Rx_Back:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_158 * !\Rx_Back:BUART:rx_state_0\ * 
              \Rx_Back:BUART:rx_bitclk_enable\ * \Rx_Back:BUART:rx_state_3\ * 
              \Rx_Back:BUART:rx_state_2\ * !\Rx_Back:BUART:pollcount_1\ * 
              !\Rx_Back:BUART:rx_address_detected\
            + !\Rx_Back:BUART:rx_state_0\ * \Rx_Back:BUART:rx_bitclk_enable\ * 
              \Rx_Back:BUART:rx_state_3\ * \Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:pollcount_1\ * !\Rx_Back:BUART:pollcount_0\ * 
              !\Rx_Back:BUART:rx_address_detected\
        );
        Output = \Rx_Back:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Rx_Back:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Back:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Rx_Back:BUART:rx_state_0\ * \Rx_Back:BUART:rx_state_3\ * 
              \Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\
        );
        Output = \Rx_Back:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Rx_Back:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Back:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Back:BUART:rx_state_0\ * \Rx_Back:BUART:rx_bitclk_enable\ * 
              \Rx_Back:BUART:rx_state_3\ * !\Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\
            + \Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * !\Rx_Back:BUART:rx_count_6\ * 
              !\Rx_Back:BUART:rx_count_5\ * 
              !\Rx_Back:BUART:rx_address_detected\
            + \Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * !\Rx_Back:BUART:rx_count_6\ * 
              !\Rx_Back:BUART:rx_count_4\ * 
              !\Rx_Back:BUART:rx_address_detected\
        );
        Output = \Rx_Back:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Rx_Back:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\
        );
        Output = \Rx_Back:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\Rx_Back:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \Rx_Back:Net_9_digital\ ,
        load => \Rx_Back:BUART:rx_counter_load\ ,
        count_6 => \Rx_Back:BUART:rx_count_6\ ,
        count_5 => \Rx_Back:BUART:rx_count_5\ ,
        count_4 => \Rx_Back:BUART:rx_count_4\ ,
        count_3 => \Rx_Back:BUART:rx_count_3\ ,
        count_2 => \Rx_Back:BUART:rx_count_2\ ,
        count_1 => \Rx_Back:BUART:rx_count_1\ ,
        count_0 => \Rx_Back:BUART:rx_count_0\ ,
        tc => \Rx_Back:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Rx_Front:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Rx_Front:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Rx_Front:BUART:rx_state_0\ * 
              \Rx_Front:BUART:rx_bitclk_enable\ * 
              !\Rx_Front:BUART:rx_state_3\ * \Rx_Front:BUART:rx_state_2\ * 
              !Net_33 * !MODIN1_1 * !\Rx_Front:BUART:rx_address_detected\
            + !\Rx_Front:BUART:rx_state_0\ * 
              \Rx_Front:BUART:rx_bitclk_enable\ * 
              !\Rx_Front:BUART:rx_state_3\ * \Rx_Front:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0 * !\Rx_Front:BUART:rx_address_detected\
            + \Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Rx_Front:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Rx_Front:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Rx_Front:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Rx_Front:BUART:rx_state_0\ * 
              \Rx_Front:BUART:rx_bitclk_enable\ * \Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_address_detected\
            + !\Rx_Front:BUART:rx_state_0\ * 
              \Rx_Front:BUART:rx_bitclk_enable\ * \Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\
            + !\Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * !Net_33 * 
              !\Rx_Front:BUART:rx_address_detected\ * 
              \Rx_Front:BUART:rx_last\
            + \Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Rx_Front:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Rx_Front:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Front:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Front:BUART:rx_state_0\ * 
              \Rx_Front:BUART:rx_bitclk_enable\ * \Rx_Front:BUART:rx_state_3\ * 
              \Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\
            + \Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Rx_Front:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Rx_Front:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Front:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Front:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Rx_Front:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Rx_Front:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Rx_Front:BUART:rx_state_0\ * 
              \Rx_Front:BUART:rx_bitclk_enable\ * \Rx_Front:BUART:rx_state_3\ * 
              \Rx_Front:BUART:rx_state_2\ * !Net_33 * !MODIN1_1 * 
              !\Rx_Front:BUART:rx_address_detected\
            + !\Rx_Front:BUART:rx_state_0\ * 
              \Rx_Front:BUART:rx_bitclk_enable\ * \Rx_Front:BUART:rx_state_3\ * 
              \Rx_Front:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0 * 
              !\Rx_Front:BUART:rx_address_detected\
        );
        Output = \Rx_Front:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Rx_Front:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Front:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Rx_Front:BUART:rx_state_0\ * \Rx_Front:BUART:rx_state_3\ * 
              \Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\
        );
        Output = \Rx_Front:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Rx_Front:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Front:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Front:BUART:rx_state_0\ * 
              \Rx_Front:BUART:rx_bitclk_enable\ * \Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\
            + \Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Rx_Front:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Rx_Front:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\
        );
        Output = \Rx_Front:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\Rx_Front:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \Rx_Front:Net_9_digital\ ,
        load => \Rx_Front:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \Rx_Front:BUART:rx_count_2\ ,
        count_1 => \Rx_Front:BUART:rx_count_1\ ,
        count_0 => \Rx_Front:BUART:rx_count_0\ ,
        tc => \Rx_Front:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Rx_Back:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Back:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_158 * !\Rx_Back:BUART:rx_count_2\ * 
              !\Rx_Back:BUART:rx_count_1\ * \Rx_Back:BUART:pollcount_1\
            + Net_158 * !\Rx_Back:BUART:rx_count_2\ * 
              !\Rx_Back:BUART:rx_count_1\ * !\Rx_Back:BUART:pollcount_1\ * 
              \Rx_Back:BUART:pollcount_0\
            + !\Rx_Back:BUART:rx_count_2\ * !\Rx_Back:BUART:rx_count_1\ * 
              \Rx_Back:BUART:pollcount_1\ * !\Rx_Back:BUART:pollcount_0\
        );
        Output = \Rx_Back:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Rx_Back:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Rx_Back:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_158 * !\Rx_Back:BUART:rx_count_2\ * 
              !\Rx_Back:BUART:rx_count_1\ * \Rx_Back:BUART:pollcount_0\
            + Net_158 * !\Rx_Back:BUART:rx_count_2\ * 
              !\Rx_Back:BUART:rx_count_1\ * !\Rx_Back:BUART:pollcount_0\
        );
        Output = \Rx_Back:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Rx_Back:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_158 * \Rx_Back:BUART:pollcount_0\
            + \Rx_Back:BUART:pollcount_1\
        );
        Output = \Rx_Back:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Rx_Back:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Back:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Rx_Back:BUART:rx_count_2\ * !\Rx_Back:BUART:rx_count_1\ * 
              !\Rx_Back:BUART:rx_count_0\
        );
        Output = \Rx_Back:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Rx_Back:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Back:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_158
        );
        Output = \Rx_Back:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Rx_Front:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Front:BUART:rx_fifonotempty\ * 
              \Rx_Front:BUART:rx_state_stop1_reg\
        );
        Output = \Rx_Front:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Rx_Back:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Back:BUART:rx_load_fifo\ * \Rx_Back:BUART:rx_fifofull\
        );
        Output = \Rx_Back:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Rx_Back:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Back:BUART:rx_fifonotempty\ * 
              \Rx_Back:BUART:rx_state_stop1_reg\
        );
        Output = \Rx_Back:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Rx_Back:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \Rx_Back:Net_9_digital\ ,
        cs_addr_2 => \Rx_Back:BUART:rx_address_detected\ ,
        cs_addr_1 => \Rx_Back:BUART:rx_state_0\ ,
        cs_addr_0 => \Rx_Back:BUART:rx_bitclk_enable\ ,
        route_si => \Rx_Back:BUART:rx_postpoll\ ,
        f0_load => \Rx_Back:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Rx_Back:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Rx_Back:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Rx_Back:BUART:sRX:RxSts\
    PORT MAP (
        clock => \Rx_Back:Net_9_digital\ ,
        status_5 => \Rx_Back:BUART:rx_status_5\ ,
        status_4 => \Rx_Back:BUART:rx_status_4\ ,
        status_3 => \Rx_Back:BUART:rx_status_3\ ,
        interrupt => Net_179 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Front:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Front:BUART:rx_count_2\ * !\Rx_Front:BUART:rx_count_1\ * 
              !Net_33 * MODIN1_1
            + !\Rx_Front:BUART:rx_count_2\ * !\Rx_Front:BUART:rx_count_1\ * 
              Net_33 * !MODIN1_1 * MODIN1_0
            + !\Rx_Front:BUART:rx_count_2\ * !\Rx_Front:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Rx_Front:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Rx_Front:BUART:rx_count_2\ * !\Rx_Front:BUART:rx_count_1\ * 
              !Net_33 * MODIN1_0
            + !\Rx_Front:BUART:rx_count_2\ * !\Rx_Front:BUART:rx_count_1\ * 
              Net_33 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Rx_Front:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_33 * MODIN1_0
            + MODIN1_1
        );
        Output = \Rx_Front:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Rx_Front:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Front:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Rx_Front:BUART:rx_count_2\ * !\Rx_Front:BUART:rx_count_1\ * 
              !\Rx_Front:BUART:rx_count_0\
        );
        Output = \Rx_Front:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=11, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Rx_Front:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Front:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_33
        );
        Output = \Rx_Front:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_33, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_373 * !Net_364 * !Net_372 * !Net_374
        );
        Output = Net_33 (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=Net_158, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_394 * !Net_393 * !Net_533 * !Net_395
        );
        Output = Net_158 (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=\Rx_Front:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Front:BUART:rx_load_fifo\ * \Rx_Front:BUART:rx_fifofull\
        );
        Output = \Rx_Front:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Rx_Front:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \Rx_Front:Net_9_digital\ ,
        cs_addr_2 => \Rx_Front:BUART:rx_address_detected\ ,
        cs_addr_1 => \Rx_Front:BUART:rx_state_0\ ,
        cs_addr_0 => \Rx_Front:BUART:rx_bitclk_enable\ ,
        route_si => \Rx_Front:BUART:rx_postpoll\ ,
        f0_load => \Rx_Front:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Rx_Front:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Rx_Front:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Rx_Front:BUART:sRX:RxSts\
    PORT MAP (
        clock => \Rx_Front:Net_9_digital\ ,
        status_5 => \Rx_Front:BUART:rx_status_5\ ,
        status_4 => \Rx_Front:BUART:rx_status_4\ ,
        status_3 => \Rx_Front:BUART:rx_status_3\ ,
        interrupt => Net_177 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =isr_Rx_Back
        PORT MAP (
            interrupt => Net_179 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =isr_Rx_Front
        PORT MAP (
            interrupt => Net_177 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(10)] 
    interrupt: Name =\Rx_Left:SCB_IRQ\
        PORT MAP (
            interrupt => Net_563 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(11)] 
    interrupt: Name =\Rx_Right:SCB_IRQ\
        PORT MAP (
            interrupt => Net_561 );
        Properties:
        {
            int_type = "10"
        }
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = \Rx_Right:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, SCB_UART_RX
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Rx_Right:rx(0)\__PA ,
        fb => \Rx_Right:Net_654\ ,
        pad => \Rx_Right:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \Rx_Right:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, SCB_UART_TX
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Rx_Right:tx(0)\__PA ,
        input => \Rx_Right:Net_656\ ,
        pad => \Rx_Right:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Button(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Button(0)__PA ,
        pad => Button(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_Back_Pins(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Back_Pins(0)__PA ,
        fb => Net_533 ,
        pad => Rx_Back_Pins(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Rx_Back_Pins(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Back_Pins(1)__PA ,
        fb => Net_393 ,
        pad => Rx_Back_Pins(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Rx_Back_Pins(2)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Back_Pins(2)__PA ,
        fb => Net_394 ,
        pad => Rx_Back_Pins(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Rx_Back_Pins(3)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Back_Pins(3)__PA ,
        fb => Net_395 ,
        pad => Rx_Back_Pins(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Rx_Front_Pins(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Front_Pins(0)__PA ,
        fb => Net_372 ,
        pad => Rx_Front_Pins(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Rx_Front_Pins(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Front_Pins(1)__PA ,
        fb => Net_364 ,
        pad => Rx_Front_Pins(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_Front_Pins(2)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Front_Pins(2)__PA ,
        fb => Net_373 ,
        pad => Rx_Front_Pins(2)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Rx_Front_Pins(3)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Front_Pins(3)__PA ,
        fb => Net_374 ,
        pad => Rx_Front_Pins(3)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=5]: 
Pin : Name = RGBLed(0)
    Attributes:
        Alias: R
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RGBLed(0)__PA ,
        pad => RGBLed(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RGBLed(1)
    Attributes:
        Alias: G
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RGBLed(1)__PA ,
        pad => RGBLed(1)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RGBLed(2)
    Attributes:
        Alias: B
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RGBLed(2)__PA ,
        pad => RGBLed(2)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \Rx_Left:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, SCB_UART_RX
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Rx_Left:rx(0)\__PA ,
        fb => \Rx_Left:Net_654\ ,
        pad => \Rx_Left:rx(0)_PAD\ );
    Properties:
    {
    }

Clock group 0: 
    M0S8 Clock Block @ [FFB(Clock,0)]: 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            dsi_in_0 => ClockBlock_Routed1 ,
            lfclk => ClockBlock_LFCLK ,
            ilo => ClockBlock_ILO ,
            sysclk => ClockBlock_SYSCLK ,
            ext => ClockBlock_EXTCLK ,
            imo => ClockBlock_IMO ,
            hfclk => ClockBlock_HFCLK ,
            ff_div_2 => \Rx_Left:Net_847_ff2\ ,
            ff_div_3 => \Rx_Right:Net_847_ff3\ ,
            udb_div_0 => dclk_to_genclk ,
            udb_div_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
Low Power Comparator group 0: empty
Serial Communication Block group 0: 
    Scb Block @ [FFB(SCB,0)]: 
    m0s8scbcell: Name =\Rx_Left:SCB\
        PORT MAP (
            clock => \Rx_Left:Net_847_ff2\ ,
            interrupt => Net_563 ,
            rx => \Rx_Left:Net_654\ ,
            tx => \Rx_Left:Net_656\ ,
            rts => \Rx_Left:Net_751\ ,
            mosi_m => \Rx_Left:Net_660\ ,
            select_m_3 => \Rx_Left:ss_3\ ,
            select_m_2 => \Rx_Left:ss_2\ ,
            select_m_1 => \Rx_Left:ss_1\ ,
            select_m_0 => \Rx_Left:ss_0\ ,
            sclk_m => \Rx_Left:Net_687\ ,
            miso_s => \Rx_Left:Net_703\ ,
            tx_req => \Rx_Left:Net_823\ ,
            rx_req => \Rx_Left:Net_824\ );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
    Scb Block @ [FFB(SCB,1)]: 
    m0s8scbcell: Name =\Rx_Right:SCB\
        PORT MAP (
            clock => \Rx_Right:Net_847_ff3\ ,
            interrupt => Net_561 ,
            rx => \Rx_Right:Net_654\ ,
            tx => \Rx_Right:Net_656\ ,
            rts => \Rx_Right:Net_751\ ,
            mosi_m => \Rx_Right:Net_660\ ,
            select_m_3 => \Rx_Right:ss_3\ ,
            select_m_2 => \Rx_Right:ss_2\ ,
            select_m_1 => \Rx_Right:ss_1\ ,
            select_m_0 => \Rx_Right:ss_0\ ,
            sclk_m => \Rx_Right:Net_687\ ,
            miso_s => \Rx_Right:Net_703\ ,
            tx_req => \Rx_Right:Net_823\ ,
            rx_req => \Rx_Right:Net_824\ );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD Fixed Block group 0: empty
8-bit CapSense IDAC group 0: empty
7-bit CapSense IDAC group 0: empty
TCPWM Block group 0: empty
Comparator/Opamp Fixed Block group 0: empty
Temperature Sensor group 0: empty
SAR Fixed Block group 0: empty
Segment LCD Block group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ [FFB(CLK_GEN,0)]: 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => \Rx_Back:Net_9_digital\ ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => \Rx_Front:Net_9_digital\ ,
            gen_clk_in_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
CTBMBLOCK group 0: empty
ANAPUMP group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+-----------------------
   0 |   4 |     * |      NONE |     HI_Z_DIGITAL | \Rx_Right:rx(0)\ | FB(\Rx_Right:Net_654\)
     |   5 |     * |      NONE |         CMOS_OUT | \Rx_Right:tx(0)\ | In(\Rx_Right:Net_656\)
     |   7 |     * |      NONE |      RES_PULL_UP |        Button(0) | 
-----+-----+-------+-----------+------------------+------------------+-----------------------
   1 |   6 |     * |      NONE |         CMOS_OUT |           LED(0) | 
-----+-----+-------+-----------+------------------+------------------+-----------------------
   2 |   0 |     * |      NONE |    RES_PULL_DOWN |  Rx_Back_Pins(0) | FB(Net_533)
     |   1 |     * |      NONE |    RES_PULL_DOWN |  Rx_Back_Pins(1) | FB(Net_393)
     |   2 |     * |      NONE |    RES_PULL_DOWN |  Rx_Back_Pins(2) | FB(Net_394)
     |   3 |     * |      NONE |    RES_PULL_DOWN |  Rx_Back_Pins(3) | FB(Net_395)
     |   4 |     * |      NONE |    RES_PULL_DOWN | Rx_Front_Pins(0) | FB(Net_372)
     |   5 |     * |      NONE |    RES_PULL_DOWN | Rx_Front_Pins(1) | FB(Net_364)
     |   6 |     * |      NONE |    RES_PULL_DOWN | Rx_Front_Pins(2) | FB(Net_373)
     |   7 |     * |      NONE |    RES_PULL_DOWN | Rx_Front_Pins(3) | FB(Net_374)
-----+-----+-------+-----------+------------------+------------------+-----------------------
   3 |   5 |     * |      NONE |         CMOS_OUT |        RGBLed(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |        RGBLed(1) | 
     |   7 |     * |      NONE |         CMOS_OUT |        RGBLed(2) | 
-----+-----+-------+-----------+------------------+------------------+-----------------------
   4 |   0 |     * |      NONE |     HI_Z_DIGITAL |  \Rx_Left:rx(0)\ | FB(\Rx_Left:Net_654\)
---------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 1s.218ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Boxes4_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.500ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.296ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.609ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.672ms
API generation phase: Elapsed time ==> 2s.531ms
Dependency generation phase: Elapsed time ==> 0s.031ms
Cleanup phase: Elapsed time ==> 0s.000ms
