INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/07/zad7_3/zad7_3.srcs/sources_1/ip/c_accum_0/sim/c_accum_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_accum_0
