//
// File created by:  xrun
// Do not modify this file
//
-XLMODE
./xcelium.d/run.lnx8664.19.03.d
-RUNMODE
-UVMNOSINGLESTEP
-define
UVM_PLI
-sv
-ERRORMAX
150
-NOWARN
NONPRT
-INCDIR
/home/e.gerasimenko/Study/sem3/UVM4DV/lab07_layering_and_regs/layering_and_regs_example/sim/..//tb
-INCDIR
/home/e.gerasimenko/Study/sem3/UVM4DV/lab07_layering_and_regs/layering_and_regs_example/sim/..//dstream_uvc
-INCDIR
/home/e.gerasimenko/Study/sem3/UVM4DV/lab07_layering_and_regs/layering_and_regs_example/sim/..//a_layer_uvc
-INCDIR
/home/e.gerasimenko/Study/sem3/UVM4DV/lab07_layering_and_regs/layering_and_regs_example/sim/..//cam_ral
/home/e.gerasimenko/Study/sem3/UVM4DV/lab07_layering_and_regs/layering_and_regs_example/sim/..//rtl/cam.sv
/home/e.gerasimenko/Study/sem3/UVM4DV/lab07_layering_and_regs/layering_and_regs_example/sim/..//dstream_uvc/dstream_pkg.sv
/home/e.gerasimenko/Study/sem3/UVM4DV/lab07_layering_and_regs/layering_and_regs_example/sim/..//a_layer_uvc/a_layer_pkg.sv
/home/e.gerasimenko/Study/sem3/UVM4DV/lab07_layering_and_regs/layering_and_regs_example/sim/..//cam_ral/cam_ral_pkg.sv
/home/e.gerasimenko/Study/sem3/UVM4DV/lab07_layering_and_regs/layering_and_regs_example/sim/..//tb/lab_test_pkg.sv
/home/e.gerasimenko/Study/sem3/UVM4DV/lab07_layering_and_regs/layering_and_regs_example/sim/..//tb/tb_top.sv
-CDSLIB
./xcelium.d/run.lnx8664.19.03.d/cdsrun.lib
-HDLVAR
./xcelium.d/run.lnx8664.19.03.d/hdlrun.var
-I_INCDIR
/tools/cadence/XCELIUM/1903/tools/methodology/UVM/CDNS-1.1d/sv/src
-DEFINE
USE_PARAMETERIZED_WRAPPER
-I_INCDIR
/tools/cadence/XCELIUM/1903/tools/methodology/UVM/CDNS-1.1d/additions/sv
-MESSAGES
-UPDATE
-XLLIBSTORE
./xcelium.d/run.lnx8664.19.03.d/xllibs
-ALLOWUNBOUND
-hastop
-ENABLEOIGW
