# Project 5 
Design and verify a 2:1 mux, using continues assignment.

## Interface Definition
The module should have the following interface:

```verilog
input   a - First leg of the mux 
input   b - Second leg of the mux 
input   sel - Mux selector  

output  y - Mux output 
```

