// RUN: %python %source_root/tools/acir-queue-veriloggen.py %s --pycgen %binary_root/bin/acir-queue-pycgen | %FileCheck %s --check-prefix=VERILOG

module attributes {ac.contract_epoch = "0.4", ac.system = "arbiter"} {
  %left = ac.source depth 1 latency 1 {ac.name = "left"} : !ac.queue<i8>
  %right = ac.source depth 1 latency 1 {ac.name = "right"} : !ac.queue<i8>
  %merged = ac.merge %left, %right policy "round_robin" depth 2 latency 1 {ac.name = "merged"} : (!ac.queue<i8>, !ac.queue<i8>) -> !ac.queue<i8>
  ac.sink %merged {ac.name = "sink"} : !ac.queue<i8>
}

// VERILOG: module arbiter (
// VERILOG: pyc_rr_arbiter #(.NUM_INPUTS(2), .POINTER_WIDTH(1))
// VERILOG: module pyc_fifo #(
