INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/new/VGA640x480.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA640x480
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/new/VGA_Stripes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Stripes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/new/clkDiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkDiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sim_1/new/VGA_Stripes_Sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Stripes_Sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/_SamData/Vivado2022/Codes/VGA/VGA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
