#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Sep 12 20:05:55 2017
# Process ID: 17779
# Log file: /home/gjaa.connect/ECEN449/vivado.log
# Journal file: /home/gjaa.connect/ECEN449/vivado.jou
#-----------------------------------------------------------
start_gui
create_project lab2 /home/gjaa.connect/ECEN449/lab2 -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/softwares/Linux/xilinx/Vivado/2015.2/data/ip'.
create_bd_design "led_sw"
Wrote  : </home/gjaa.connect/ECEN449/lab2/lab2.srcs/sources_1/bd/led_sw/led_sw.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:9.5 microblaze_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config {local_mem "64KB" ecc "None" cache "None" debug_module "Debug & UART" axi_periph "Enabled" axi_intc "0" clk "New Clocking Wizard (100 MHz)" }  [get_bd_cells microblaze_0]
apply_bd_automation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 6085.527 ; gain = 66.824 ; free physical = 137912 ; free virtual = 238468
endgroup
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
startgroup
set_property -dict [list CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin}] [get_bd_cells clk_wiz_1]
endgroup
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_pins clk_wiz_1/clk_in1]
INFO: [board_rule:/clk_wiz_1-100] create_bd_port -dir I clock_rtl -type clk
INFO: [board_rule:/clk_wiz_1-100] set_property CONFIG.FREQ_HZ 100000000 /clock_rtl
INFO: [board_rule:/clk_wiz_1-100] set_property CONFIG.PHASE 0.000 /clock_rtl
INFO: [board_rule:/clk_wiz_1-100] connect_bd_net /clock_rtl /clk_wiz_1/clk_in1
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_HIGH" }  [get_bd_pins clk_wiz_1/reset]
INFO: [board_rule:/clk_wiz_1-100] create_bd_port -dir I reset_rtl -type rst
INFO: [board_rule:/clk_wiz_1-100] set_property CONFIG.POLARITY  /reset_rtl
INFO: [board_rule:/clk_wiz_1-100] connect_bd_net /reset_rtl /clk_wiz_1/reset
INFO: [board_rule:/clk_wiz_1-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_LOW" }  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
INFO: [board_rule:/rst_clk_wiz_1_100M-100] create_bd_port -dir I reset_rtl_0 -type rst
INFO: [board_rule:/rst_clk_wiz_1_100M-100] set_property CONFIG.POLARITY  /reset_rtl_0
INFO: [board_rule:/rst_clk_wiz_1_100M-100] connect_bd_net /reset_rtl_0 /rst_clk_wiz_1_100M/ext_reset_in
INFO: [board_rule:/rst_clk_wiz_1_100M-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
</axi_gpio_0/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x40000000[ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule:/axi_gpio_0-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl
INFO: [board_rule:/axi_gpio_0-100] connect_bd_intf_net /gpio_rtl /axi_gpio_0/GPIO
endgroup
regenerate_bd_layout
set_property name led [get_bd_cells axi_gpio_0]
set_property name led [get_bd_intf_ports gpio_rtl]
save_bd_design
Wrote  : </home/gjaa.connect/ECEN449/lab2/lab2.srcs/sources_1/bd/led_sw/led_sw.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property name VDD [get_bd_cells xlconstant_1]
delete_bd_objs [get_bd_nets reset_rtl_0_1] [get_bd_ports reset_rtl_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets reset_rtl_0_1] [get_bd_ports reset_rtl_0]'
delete_bd_objs [get_bd_nets reset_rtl_0_1] [get_bd_ports reset_rtl_0]
save_bd_design
Wrote  : </home/gjaa.connect/ECEN449/lab2/lab2.srcs/sources_1/bd/led_sw/led_sw.bd> 
