package freertos

import _ "unsafe"

const RMT_CH0DATA_S = 0
const RMT_CH1DATA_S = 0
const RMT_CH2DATA_S = 0
const RMT_CH3DATA_S = 0
const RMT_CH4DATA_S = 0
const RMT_CH5DATA_S = 0
const RMT_CH6DATA_S = 0
const RMT_CH7DATA_S = 0
const RMT_TX_START_CH0_S = 0
const RMT_MEM_RD_RST_CH0_S = 1
const RMT_APB_MEM_RST_CH0_S = 2
const RMT_TX_CONTI_MODE_CH0_S = 3
const RMT_MEM_TX_WRAP_EN_CH0_S = 4
const RMT_IDLE_OUT_LV_CH0_S = 5
const RMT_IDLE_OUT_EN_CH0_S = 6
const RMT_TX_STOP_CH0_S = 7
const RMT_DIV_CNT_CH0_S = 8
const RMT_MEM_SIZE_CH0_S = 16
const RMT_CARRIER_EFF_EN_CH0_S = 20
const RMT_CARRIER_EN_CH0_S = 21
const RMT_CARRIER_OUT_LV_CH0_S = 22
const RMT_AFIFO_RST_CH0_S = 23
const RMT_CONF_UPDATE_CH0_S = 24
const RMT_TX_START_CH1_S = 0
const RMT_MEM_RD_RST_CH1_S = 1
const RMT_APB_MEM_RST_CH1_S = 2
const RMT_TX_CONTI_MODE_CH1_S = 3
const RMT_MEM_TX_WRAP_EN_CH1_S = 4
const RMT_IDLE_OUT_LV_CH1_S = 5
const RMT_IDLE_OUT_EN_CH1_S = 6
const RMT_TX_STOP_CH1_S = 7
const RMT_DIV_CNT_CH1_S = 8
const RMT_MEM_SIZE_CH1_S = 16
const RMT_CARRIER_EFF_EN_CH1_S = 20
const RMT_CARRIER_EN_CH1_S = 21
const RMT_CARRIER_OUT_LV_CH1_S = 22
const RMT_AFIFO_RST_CH1_S = 23
const RMT_CONF_UPDATE_CH1_S = 24
const RMT_TX_START_CH2_S = 0
const RMT_MEM_RD_RST_CH2_S = 1
const RMT_APB_MEM_RST_CH2_S = 2
const RMT_TX_CONTI_MODE_CH2_S = 3
const RMT_MEM_TX_WRAP_EN_CH2_S = 4
const RMT_IDLE_OUT_LV_CH2_S = 5
const RMT_IDLE_OUT_EN_CH2_S = 6
const RMT_TX_STOP_CH2_S = 7
const RMT_DIV_CNT_CH2_S = 8
const RMT_MEM_SIZE_CH2_S = 16
const RMT_CARRIER_EFF_EN_CH2_S = 20
const RMT_CARRIER_EN_CH2_S = 21
const RMT_CARRIER_OUT_LV_CH2_S = 22
const RMT_AFIFO_RST_CH2_S = 23
const RMT_CONF_UPDATE_CH2_S = 24
const RMT_TX_START_CH3_S = 0
const RMT_MEM_RD_RST_CH3_S = 1
const RMT_APB_MEM_RST_CH3_S = 2
const RMT_TX_CONTI_MODE_CH3_S = 3
const RMT_MEM_TX_WRAP_EN_CH3_S = 4
const RMT_IDLE_OUT_LV_CH3_S = 5
const RMT_IDLE_OUT_EN_CH3_S = 6
const RMT_TX_STOP_CH3_S = 7
const RMT_DIV_CNT_CH3_S = 8
const RMT_MEM_SIZE_CH3_S = 16
const RMT_CARRIER_EFF_EN_CH3_S = 20
const RMT_CARRIER_EN_CH3_S = 21
const RMT_CARRIER_OUT_LV_CH3_S = 22
const RMT_AFIFO_RST_CH3_S = 23
const RMT_CONF_UPDATE_CH3_S = 24
const RMT_DIV_CNT_CH4_S = 0
const RMT_IDLE_THRES_CH4_S = 8
const RMT_MEM_SIZE_CH4_S = 24
const RMT_CARRIER_EN_CH4_S = 28
const RMT_CARRIER_OUT_LV_CH4_S = 29
const RMT_RX_EN_CH4_S = 0
const RMT_MEM_WR_RST_CH4_S = 1
const RMT_APB_MEM_RST_CH4_S = 2
const RMT_MEM_OWNER_CH4_S = 3
const RMT_RX_FILTER_EN_CH4_S = 4
const RMT_RX_FILTER_THRES_CH4_S = 5
const RMT_MEM_RX_WRAP_EN_CH4_S = 13
const RMT_AFIFO_RST_CH4_S = 14
const RMT_CONF_UPDATE_CH4_S = 15
const RMT_DIV_CNT_CH5_S = 0
const RMT_IDLE_THRES_CH5_S = 8
const RMT_MEM_SIZE_CH5_S = 24
const RMT_CARRIER_EN_CH5_S = 28
const RMT_CARRIER_OUT_LV_CH5_S = 29
const RMT_RX_EN_CH5_S = 0
const RMT_MEM_WR_RST_CH5_S = 1
const RMT_APB_MEM_RST_CH5_S = 2
const RMT_MEM_OWNER_CH5_S = 3
const RMT_RX_FILTER_EN_CH5_S = 4
const RMT_RX_FILTER_THRES_CH5_S = 5
const RMT_MEM_RX_WRAP_EN_CH5_S = 13
const RMT_AFIFO_RST_CH5_S = 14
const RMT_CONF_UPDATE_CH5_S = 15
const RMT_DIV_CNT_CH6_S = 0
const RMT_IDLE_THRES_CH6_S = 8
const RMT_MEM_SIZE_CH6_S = 24
const RMT_CARRIER_EN_CH6_S = 28
const RMT_CARRIER_OUT_LV_CH6_S = 29
const RMT_RX_EN_CH6_S = 0
const RMT_MEM_WR_RST_CH6_S = 1
const RMT_APB_MEM_RST_CH6_S = 2
const RMT_MEM_OWNER_CH6_S = 3
const RMT_RX_FILTER_EN_CH6_S = 4
const RMT_RX_FILTER_THRES_CH6_S = 5
const RMT_MEM_RX_WRAP_EN_CH6_S = 13
const RMT_AFIFO_RST_CH6_S = 14
const RMT_CONF_UPDATE_CH6_S = 15
const RMT_DIV_CNT_CH7_S = 0
const RMT_IDLE_THRES_CH7_S = 8
const RMT_MEM_SIZE_CH7_S = 24
const RMT_CARRIER_EN_CH7_S = 28
const RMT_CARRIER_OUT_LV_CH7_S = 29
const RMT_RX_EN_CH7_S = 0
const RMT_MEM_WR_RST_CH7_S = 1
const RMT_APB_MEM_RST_CH7_S = 2
const RMT_MEM_OWNER_CH7_S = 3
const RMT_RX_FILTER_EN_CH7_S = 4
const RMT_RX_FILTER_THRES_CH7_S = 5
const RMT_MEM_RX_WRAP_EN_CH7_S = 13
const RMT_AFIFO_RST_CH7_S = 14
const RMT_CONF_UPDATE_CH7_S = 15
const RMT_MEM_RADDR_EX_CH0_S = 0
const RMT_APB_MEM_WADDR_CH0_S = 11
const RMT_STATE_CH0_S = 22
const RMT_MEM_EMPTY_CH0_S = 25
const RMT_APB_MEM_WR_ERR_CH0_S = 26
const RMT_MEM_RADDR_EX_CH1_S = 0
const RMT_APB_MEM_WADDR_CH1_S = 11
const RMT_STATE_CH1_S = 22
const RMT_MEM_EMPTY_CH1_S = 25
const RMT_APB_MEM_WR_ERR_CH1_S = 26
const RMT_MEM_RADDR_EX_CH2_S = 0
const RMT_APB_MEM_WADDR_CH2_S = 11
const RMT_STATE_CH2_S = 22
const RMT_MEM_EMPTY_CH2_S = 25
const RMT_APB_MEM_WR_ERR_CH2_S = 26
const RMT_MEM_RADDR_EX_CH3_S = 0
const RMT_APB_MEM_WADDR_CH3_S = 11
const RMT_STATE_CH3_S = 22
const RMT_MEM_EMPTY_CH3_S = 25
const RMT_APB_MEM_WR_ERR_CH3_S = 26
const RMT_MEM_WADDR_EX_CH4_S = 0
const RMT_APB_MEM_RADDR_CH4_S = 11
const RMT_STATE_CH4_S = 22
const RMT_MEM_OWNER_ERR_CH4_S = 25
const RMT_MEM_FULL_CH4_S = 26
const RMT_APB_MEM_RD_ERR_CH4_S = 27
const RMT_MEM_WADDR_EX_CH5_S = 0
const RMT_APB_MEM_RADDR_CH5_S = 11
const RMT_STATE_CH5_S = 22
const RMT_MEM_OWNER_ERR_CH5_S = 25
const RMT_MEM_FULL_CH5_S = 26
const RMT_APB_MEM_RD_ERR_CH5_S = 27
const RMT_MEM_WADDR_EX_CH6_S = 0
const RMT_APB_MEM_RADDR_CH6_S = 11
const RMT_STATE_CH6_S = 22
const RMT_MEM_OWNER_ERR_CH6_S = 25
const RMT_MEM_FULL_CH6_S = 26
const RMT_APB_MEM_RD_ERR_CH6_S = 27
const RMT_MEM_WADDR_EX_CH7_S = 0
const RMT_APB_MEM_RADDR_CH7_S = 11
const RMT_STATE_CH7_S = 22
const RMT_MEM_OWNER_ERR_CH7_S = 25
const RMT_MEM_FULL_CH7_S = 26
const RMT_APB_MEM_RD_ERR_CH7_S = 27
const RMT_CH0_TX_END_INT_RAW_S = 0
const RMT_CH1_TX_END_INT_RAW_S = 1
const RMT_CH2_TX_END_INT_RAW_S = 2
const RMT_CH3_TX_END_INT_RAW_S = 3
const RMT_CH0_ERR_INT_RAW_S = 4
const RMT_CH1_ERR_INT_RAW_S = 5
const RMT_CH2_ERR_INT_RAW_S = 6
const RMT_CH3_ERR_INT_RAW_S = 7
const RMT_CH0_TX_THR_EVENT_INT_RAW_S = 8
const RMT_CH1_TX_THR_EVENT_INT_RAW_S = 9
const RMT_CH2_TX_THR_EVENT_INT_RAW_S = 10
const RMT_CH3_TX_THR_EVENT_INT_RAW_S = 11
const RMT_CH0_TX_LOOP_INT_RAW_S = 12
const RMT_CH1_TX_LOOP_INT_RAW_S = 13
const RMT_CH2_TX_LOOP_INT_RAW_S = 14
const RMT_CH3_TX_LOOP_INT_RAW_S = 15
const RMT_CH4_RX_END_INT_RAW_S = 16
const RMT_CH5_RX_END_INT_RAW_S = 17
const RMT_CH6_RX_END_INT_RAW_S = 18
const RMT_CH7_RX_END_INT_RAW_S = 19
const RMT_CH4_ERR_INT_RAW_S = 20
const RMT_CH5_ERR_INT_RAW_S = 21
const RMT_CH6_ERR_INT_RAW_S = 22
const RMT_CH7_ERR_INT_RAW_S = 23
const RMT_CH4_RX_THR_EVENT_INT_RAW_S = 24
const RMT_CH5_RX_THR_EVENT_INT_RAW_S = 25
const RMT_CH6_RX_THR_EVENT_INT_RAW_S = 26
const RMT_CH7_RX_THR_EVENT_INT_RAW_S = 27
const RMT_CH3_DMA_ACCESS_FAIL_INT_RAW_S = 28
const RMT_CH7_DMA_ACCESS_FAIL_INT_RAW_S = 29
const RMT_CH0_TX_END_INT_ST_S = 0
const RMT_CH1_TX_END_INT_ST_S = 1
const RMT_CH2_TX_END_INT_ST_S = 2
const RMT_CH3_TX_END_INT_ST_S = 3
const RMT_CH0_ERR_INT_ST_S = 4
const RMT_CH1_ERR_INT_ST_S = 5
const RMT_CH2_ERR_INT_ST_S = 6
const RMT_CH3_ERR_INT_ST_S = 7
const RMT_CH0_TX_THR_EVENT_INT_ST_S = 8
const RMT_CH1_TX_THR_EVENT_INT_ST_S = 9
const RMT_CH2_TX_THR_EVENT_INT_ST_S = 10
const RMT_CH3_TX_THR_EVENT_INT_ST_S = 11
const RMT_CH0_TX_LOOP_INT_ST_S = 12
const RMT_CH1_TX_LOOP_INT_ST_S = 13
const RMT_CH2_TX_LOOP_INT_ST_S = 14
const RMT_CH3_TX_LOOP_INT_ST_S = 15
const RMT_CH4_RX_END_INT_ST_S = 16
const RMT_CH5_RX_END_INT_ST_S = 17
const RMT_CH6_RX_END_INT_ST_S = 18
const RMT_CH7_RX_END_INT_ST_S = 19
const RMT_CH4_ERR_INT_ST_S = 20
const RMT_CH5_ERR_INT_ST_S = 21
const RMT_CH6_ERR_INT_ST_S = 22
const RMT_CH7_ERR_INT_ST_S = 23
const RMT_CH4_RX_THR_EVENT_INT_ST_S = 24
const RMT_CH5_RX_THR_EVENT_INT_ST_S = 25
const RMT_CH6_RX_THR_EVENT_INT_ST_S = 26
const RMT_CH7_RX_THR_EVENT_INT_ST_S = 27
const RMT_CH3_DMA_ACCESS_FAIL_INT_ST_S = 28
const RMT_CH7_DMA_ACCESS_FAIL_INT_ST_S = 29
const RMT_CH0_TX_END_INT_ENA_S = 0
const RMT_CH1_TX_END_INT_ENA_S = 1
const RMT_CH2_TX_END_INT_ENA_S = 2
const RMT_CH3_TX_END_INT_ENA_S = 3
const RMT_CH0_ERR_INT_ENA_S = 4
const RMT_CH1_ERR_INT_ENA_S = 5
const RMT_CH2_ERR_INT_ENA_S = 6
const RMT_CH3_ERR_INT_ENA_S = 7
const RMT_CH0_TX_THR_EVENT_INT_ENA_S = 8
const RMT_CH1_TX_THR_EVENT_INT_ENA_S = 9
const RMT_CH2_TX_THR_EVENT_INT_ENA_S = 10
const RMT_CH3_TX_THR_EVENT_INT_ENA_S = 11
const RMT_CH0_TX_LOOP_INT_ENA_S = 12
const RMT_CH1_TX_LOOP_INT_ENA_S = 13
const RMT_CH2_TX_LOOP_INT_ENA_S = 14
const RMT_CH3_TX_LOOP_INT_ENA_S = 15
const RMT_CH4_RX_END_INT_ENA_S = 16
const RMT_CH5_RX_END_INT_ENA_S = 17
const RMT_CH6_RX_END_INT_ENA_S = 18
const RMT_CH7_RX_END_INT_ENA_S = 19
const RMT_CH4_ERR_INT_ENA_S = 20
const RMT_CH5_ERR_INT_ENA_S = 21
const RMT_CH6_ERR_INT_ENA_S = 22
const RMT_CH7_ERR_INT_ENA_S = 23
const RMT_CH4_RX_THR_EVENT_INT_ENA_S = 24
const RMT_CH5_RX_THR_EVENT_INT_ENA_S = 25
const RMT_CH6_RX_THR_EVENT_INT_ENA_S = 26
const RMT_CH7_RX_THR_EVENT_INT_ENA_S = 27
const RMT_CH3_DMA_ACCESS_FAIL_INT_ENA_S = 28
const RMT_CH7_DMA_ACCESS_FAIL_INT_ENA_S = 29
const RMT_CH0_TX_END_INT_CLR_S = 0
const RMT_CH1_TX_END_INT_CLR_S = 1
const RMT_CH2_TX_END_INT_CLR_S = 2
const RMT_CH3_TX_END_INT_CLR_S = 3
const RMT_CH0_ERR_INT_CLR_S = 4
const RMT_CH1_ERR_INT_CLR_S = 5
const RMT_CH2_ERR_INT_CLR_S = 6
const RMT_CH3_ERR_INT_CLR_S = 7
const RMT_CH0_TX_THR_EVENT_INT_CLR_S = 8
const RMT_CH1_TX_THR_EVENT_INT_CLR_S = 9
const RMT_CH2_TX_THR_EVENT_INT_CLR_S = 10
const RMT_CH3_TX_THR_EVENT_INT_CLR_S = 11
const RMT_CH0_TX_LOOP_INT_CLR_S = 12
const RMT_CH1_TX_LOOP_INT_CLR_S = 13
const RMT_CH2_TX_LOOP_INT_CLR_S = 14
const RMT_CH3_TX_LOOP_INT_CLR_S = 15
const RMT_CH4_RX_END_INT_CLR_S = 16
const RMT_CH5_RX_END_INT_CLR_S = 17
const RMT_CH6_RX_END_INT_CLR_S = 18
const RMT_CH7_RX_END_INT_CLR_S = 19
const RMT_CH4_ERR_INT_CLR_S = 20
const RMT_CH5_ERR_INT_CLR_S = 21
const RMT_CH6_ERR_INT_CLR_S = 22
const RMT_CH7_ERR_INT_CLR_S = 23
const RMT_CH4_RX_THR_EVENT_INT_CLR_S = 24
const RMT_CH5_RX_THR_EVENT_INT_CLR_S = 25
const RMT_CH6_RX_THR_EVENT_INT_CLR_S = 26
const RMT_CH7_RX_THR_EVENT_INT_CLR_S = 27
const RMT_CH3_DMA_ACCESS_FAIL_INT_CLR_S = 28
const RMT_CH7_DMA_ACCESS_FAIL_INT_CLR_S = 29
const RMT_CARRIER_LOW_CH0_S = 0
const RMT_CARRIER_HIGH_CH0_S = 16
const RMT_CARRIER_LOW_CH1_S = 0
const RMT_CARRIER_HIGH_CH1_S = 16
const RMT_CARRIER_LOW_CH2_S = 0
const RMT_CARRIER_HIGH_CH2_S = 16
const RMT_CARRIER_LOW_CH3_S = 0
const RMT_CARRIER_HIGH_CH3_S = 16
const RMT_CARRIER_LOW_THRES_CH4_S = 0
const RMT_CARRIER_HIGH_THRES_CH4_S = 16
const RMT_CARRIER_LOW_THRES_CH5_S = 0
const RMT_CARRIER_HIGH_THRES_CH5_S = 16
const RMT_CARRIER_LOW_THRES_CH6_S = 0
const RMT_CARRIER_HIGH_THRES_CH6_S = 16
const RMT_CARRIER_LOW_THRES_CH7_S = 0
const RMT_CARRIER_HIGH_THRES_CH7_S = 16
const RMT_TX_LIM_CH0_S = 0
const RMT_TX_LOOP_NUM_CH0_S = 9
const RMT_TX_LOOP_CNT_EN_CH0_S = 19
const RMT_LOOP_COUNT_RESET_CH0_S = 20
const RMT_LOOP_STOP_EN_CH0_S = 21
const RMT_TX_LIM_CH1_S = 0
const RMT_TX_LOOP_NUM_CH1_S = 9
const RMT_TX_LOOP_CNT_EN_CH1_S = 19
const RMT_LOOP_COUNT_RESET_CH1_S = 20
const RMT_LOOP_STOP_EN_CH1_S = 21
const RMT_TX_LIM_CH2_S = 0
const RMT_TX_LOOP_NUM_CH2_S = 9
const RMT_TX_LOOP_CNT_EN_CH2_S = 19
const RMT_LOOP_COUNT_RESET_CH2_S = 20
const RMT_LOOP_STOP_EN_CH2_S = 21
const RMT_TX_LIM_CH3_S = 0
const RMT_TX_LOOP_NUM_CH3_S = 9
const RMT_TX_LOOP_CNT_EN_CH3_S = 19
const RMT_LOOP_COUNT_RESET_CH3_S = 20
const RMT_LOOP_STOP_EN_CH3_S = 21
const RMT_RX_LIM_CH4_S = 0
const RMT_RX_LIM_CH5_S = 0
const RMT_RX_LIM_CH6_S = 0
const RMT_RX_LIM_CH7_S = 0
const RMT_APB_FIFO_MASK_S = 0
const RMT_MEM_CLK_FORCE_ON_S = 1
const RMT_MEM_FORCE_PD_S = 2
const RMT_MEM_FORCE_PU_S = 3
const RMT_SCLK_DIV_NUM_S = 4
const RMT_SCLK_DIV_A_S = 12
const RMT_SCLK_DIV_B_S = 18
const RMT_SCLK_SEL_S = 24
const RMT_SCLK_ACTIVE_S = 26
const RMT_CLK_EN_S = 31
const RMT_TX_SIM_CH0_S = 0
const RMT_TX_SIM_CH1_S = 1
const RMT_TX_SIM_CH2_S = 2
const RMT_TX_SIM_CH3_S = 3
const RMT_TX_SIM_EN_S = 4
const RMT_REF_CNT_RST_CH0_S = 0
const RMT_REF_CNT_RST_CH1_S = 1
const RMT_REF_CNT_RST_CH2_S = 2
const RMT_REF_CNT_RST_CH3_S = 3
const RMT_REF_CNT_RST_CH4_S = 4
const RMT_REF_CNT_RST_CH5_S = 5
const RMT_REF_CNT_RST_CH6_S = 6
const RMT_REF_CNT_RST_CH7_S = 7
const RMT_DATE_S = 0
