// Generated by CIRCT firtool-1.128.0
module ImmGen(	// src/main/scala/mycpu/core/components/ImmGen.scala:7:7
  input  [31:0] io_inst,	// src/main/scala/mycpu/core/components/ImmGen.scala:8:14
  input  [2:0]  io_sel,	// src/main/scala/mycpu/core/components/ImmGen.scala:8:14
  output [31:0] io_out	// src/main/scala/mycpu/core/components/ImmGen.scala:8:14
);

  wire [7:0][31:0] _GEN =
    {{32'h0},
     {32'h0},
     {32'h0},
     {{{12{io_inst[31]}}, io_inst[19:12], io_inst[20], io_inst[30:21], 1'h0}},
     {{io_inst[31:12], 12'h0}},
     {{{20{io_inst[31]}}, io_inst[7], io_inst[30:25], io_inst[11:8], 1'h0}},
     {{{20{io_inst[31]}}, io_inst[31:25], io_inst[11:7]}},
     {{{20{io_inst[31]}}, io_inst[31:20]}}};	// src/main/scala/mycpu/core/components/ImmGen.scala:20:{17,22,31,42}, :23:{17,22,42,56}, :27:{17,22,42,51,65}, :30:{17,22}, :34:{17,22,42,56,66}, :39:36
  assign io_out = _GEN[io_sel];	// src/main/scala/mycpu/core/components/ImmGen.scala:7:7, :39:36
endmodule

