(PCB ULTRA_WITH_GLCD
 (parser
  (host_cad ARES)
  (host_version 8.0 SP0)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -58.52160 -22.96160 90.27160 45.82160))
  (boundary (path signal 0.20320 -58.42000 -22.86000 90.17000 -22.86000 90.17000 45.72000
   -58.42000 45.72000 -58.42000 -22.86000))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction off))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction orthogonal))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA_POWER
   $VIA_SIGNAL
   (spare
   )
  )
  (rule
   (width 0.25400)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component DIL40_U1 (place U1 6.35000 20.32000 front 0))
  (component LED_D2 (place D2 -12.70000 17.78000 front 0))
  (component "RLY-P&B-RT-16V_RL1" (place RL1 -50.80000 31.75000 front 0))
  (component "CONN-SIL2_BUZ1" (place BUZ1 -12.70000 6.35000 front 0))
  (component CAP10_C2 (place C2 -12.70000 -3.81000 front 0))
  (component TO92_Q1 (place Q1 -10.92200 -12.70000 back 0))
  (component RES40_R1 (place R1 -31.75000 -12.70000 front 0))
  (component RES40_R3 (place R3 -50.80000 -12.70000 front 0))
  (component XTAL18_X1 (place X1 11.43000 3.81000 front 0))
  (component CAP10_C1 (place C1 40.64000 2.54000 front 0))
  (component DO35_D1 (place D1 -35.56000 1.27000 front 0))
  (component RES40_R2 (place R2 7.62000 -12.70000 front 0))
  (component "PRE-HMIN_RV1" (place RV1 45.72000 -11.43000 front -90))
  (component "TBLOCK-I2_J1" (place J1 -48.26000 0.00000 front 0))
  (component "TBLOCK-I4_J4" (place J4 76.20000 3.81000 front -90))
  (component "TBLOCK-I2_J3" (place J3 76.20000 26.67000 front -180))
 )
 (library
  (image DIL40_U1 (side front)
   (outline (rect TOP -1.37160 -0.63500 49.63160 15.87500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
   (pin PS1 (rotate 0) 8 20.32000 0.00000)
   (pin PS1 (rotate 0) 9 22.86000 0.00000)
   (pin PS1 (rotate 0) 10 25.40000 0.00000)
   (pin PS1 (rotate 0) 11 27.94000 0.00000)
   (pin PS1 (rotate 0) 12 30.48000 0.00000)
   (pin PS1 (rotate 0) 13 33.02000 0.00000)
   (pin PS1 (rotate 0) 14 35.56000 0.00000)
   (pin PS1 (rotate 0) 15 38.10000 0.00000)
   (pin PS1 (rotate 0) 16 40.64000 0.00000)
   (pin PS1 (rotate 0) 17 43.18000 0.00000)
   (pin PS1 (rotate 0) 18 45.72000 0.00000)
   (pin PS1 (rotate 0) 19 48.26000 0.00000)
   (pin PS1 (rotate 180) 20 48.26000 15.24000)
   (pin PS1 (rotate 180) 21 45.72000 15.24000)
   (pin PS1 (rotate 180) 22 43.18000 15.24000)
   (pin PS1 (rotate 180) 23 40.64000 15.24000)
   (pin PS1 (rotate 180) 24 38.10000 15.24000)
   (pin PS1 (rotate 180) 25 35.56000 15.24000)
   (pin PS1 (rotate 180) 26 33.02000 15.24000)
   (pin PS1 (rotate 180) 27 30.48000 15.24000)
   (pin PS1 (rotate 180) 28 27.94000 15.24000)
   (pin PS1 (rotate 180) 29 25.40000 15.24000)
   (pin PS1 (rotate 180) 30 22.86000 15.24000)
   (pin PS1 (rotate 180) 31 20.32000 15.24000)
   (pin PS1 (rotate 180) 32 17.78000 15.24000)
   (pin PS1 (rotate 180) 33 15.24000 15.24000)
   (pin PS1 (rotate 180) 34 12.70000 15.24000)
   (pin PS1 (rotate 180) 35 10.16000 15.24000)
   (pin PS1 (rotate 180) 36 7.62000 15.24000)
   (pin PS1 (rotate 180) 37 5.08000 15.24000)
   (pin PS1 (rotate 180) 38 2.54000 15.24000)
   (pin PS1 (rotate 180) 39 0.00000 15.24000)
  )
  (image LED_D2 (side front)
   (outline (rect TOP -2.00660 -2.64160 3.91160 3.27660))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (image "RLY-P&B-RT-16V_RL1" (side front)
   (outline (rect TOP -2.86360 -9.62660 27.58960 2.00660))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 0.00000 -7.59460)
   (pin PS3 (rotate 0) 2 20.32000 0.00000)
   (pin PS3 (rotate 0) 3 20.32000 -7.59460)
   (pin PS3 (rotate 0) 4 25.40000 0.00000)
   (pin PS3 (rotate 0) 5 25.40000 -7.59460)
   (pin PS3 (rotate 0) 6 15.24000 0.00000)
   (pin PS3 (rotate 0) 7 15.24000 -7.59460)
  )
  (image "CONN-SIL2_BUZ1" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (image CAP10_C2 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 2.54000 0.00000)
  )
  (image TO92_Q1 (side back)
   (outline (rect TOP -3.53060 -1.75260 3.53060 3.27660))
   (pin PS5 (rotate 0) 0 -2.03200 0.00000)
   (pin PS5 (rotate 0) 1 0.00000 0.00000)
   (pin PS5 (rotate 0) 2 2.03200 0.00000)
  )
  (image RES40_R1 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R3 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 10.16000 0.00000)
  )
  (image XTAL18_X1 (side front)
   (outline (rect TOP -2.64160 -2.64160 7.72160 2.64160))
   (pin PS6 (rotate 0) 0 0.00000 0.00000)
   (pin PS6 (rotate 0) 1 5.08000 0.00000)
  )
  (image CAP10_C1 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 2.54000 0.00000)
  )
  (image DO35_D1 (side front)
   (outline (rect TOP -0.88900 -1.01600 11.04900 1.01600))
   (pin PS4 (rotate 0) 0 10.16000 0.00000)
   (pin PS4 (rotate 0) 1 0.00000 0.00000)
  )
  (image RES40_R2 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 10.16000 0.00000)
  )
  (image "PRE-HMIN_RV1" (side front)
   (outline (rect TOP -4.41960 -12.03960 4.41960 2.64160))
   (pin PS7 (rotate 0) 0 -2.54000 -10.16000)
   (pin PS7 (rotate 0) 1 2.54000 -10.16000)
   (pin PS7 (rotate 0) 2 0.00000 0.00000)
  )
  (image "TBLOCK-I2_J1" (side front)
   (outline (rect TOP -2.64160 -5.18160 7.72160 5.18160))
   (pin PS7 (rotate 0) 0 0.00000 0.00000)
   (pin PS7 (rotate 0) 1 5.08000 0.00000)
  )
  (image "TBLOCK-I4_J4" (side front)
   (outline (rect TOP -2.64160 -5.18160 17.88160 5.18160))
   (pin PS7 (rotate 0) 0 0.00000 0.00000)
   (pin PS7 (rotate 0) 1 5.08000 0.00000)
   (pin PS7 (rotate 0) 2 10.16000 0.00000)
   (pin PS7 (rotate 0) 3 15.24000 0.00000)
  )
  (image "TBLOCK-I2_J3" (side front)
   (outline (rect TOP -2.64160 -5.18160 7.72160 5.18160))
   (pin PS7 (rotate 0) 0 0.00000 0.00000)
   (pin PS7 (rotate 0) 1 5.08000 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I1 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I2 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I3 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I4 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I5 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I6 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I7 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I8 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I9 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I10 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I11 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I12 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I13 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I14 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect BOT -0.63500 -0.63500 0.63500 0.63500))
  )
  (padstack PS1 (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack PS2 (absolute on)
   (shape (rect TOP -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I1 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I2 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I3 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I4 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I5 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I6 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I7 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I8 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I9 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I10 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I11 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I12 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I13 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I14 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect BOT -1.01600 -1.01600 1.01600 1.01600))
  )
  (padstack PS3 (absolute on)
   (shape (circle TOP 2.54000 0 0))
   (shape (circle I1 2.54000 0 0))
   (shape (circle I2 2.54000 0 0))
   (shape (circle I3 2.54000 0 0))
   (shape (circle I4 2.54000 0 0))
   (shape (circle I5 2.54000 0 0))
   (shape (circle I6 2.54000 0 0))
   (shape (circle I7 2.54000 0 0))
   (shape (circle I8 2.54000 0 0))
   (shape (circle I9 2.54000 0 0))
   (shape (circle I10 2.54000 0 0))
   (shape (circle I11 2.54000 0 0))
   (shape (circle I12 2.54000 0 0))
   (shape (circle I13 2.54000 0 0))
   (shape (circle I14 2.54000 0 0))
   (shape (circle BOT 2.54000 0 0))
  )
  (padstack PS4 (absolute on)
   (shape (circle TOP 1.77800 0 0))
   (shape (circle I1 1.77800 0 0))
   (shape (circle I2 1.77800 0 0))
   (shape (circle I3 1.77800 0 0))
   (shape (circle I4 1.77800 0 0))
   (shape (circle I5 1.77800 0 0))
   (shape (circle I6 1.77800 0 0))
   (shape (circle I7 1.77800 0 0))
   (shape (circle I8 1.77800 0 0))
   (shape (circle I9 1.77800 0 0))
   (shape (circle I10 1.77800 0 0))
   (shape (circle I11 1.77800 0 0))
   (shape (circle I12 1.77800 0 0))
   (shape (circle I13 1.77800 0 0))
   (shape (circle I14 1.77800 0 0))
   (shape (circle BOT 1.77800 0 0))
  )
  (padstack PS5 (absolute on)
   (shape (circle TOP 1.52400 0 0))
   (shape (circle I1 1.52400 0 0))
   (shape (circle I2 1.52400 0 0))
   (shape (circle I3 1.52400 0 0))
   (shape (circle I4 1.52400 0 0))
   (shape (circle I5 1.52400 0 0))
   (shape (circle I6 1.52400 0 0))
   (shape (circle I7 1.52400 0 0))
   (shape (circle I8 1.52400 0 0))
   (shape (circle I9 1.52400 0 0))
   (shape (circle I10 1.52400 0 0))
   (shape (circle I11 1.52400 0 0))
   (shape (circle I12 1.52400 0 0))
   (shape (circle I13 1.52400 0 0))
   (shape (circle I14 1.52400 0 0))
   (shape (circle BOT 1.52400 0 0))
  )
  (padstack PS6 (absolute on)
   (shape (circle TOP 2.03200 0 0))
   (shape (circle I1 2.03200 0 0))
   (shape (circle I2 2.03200 0 0))
   (shape (circle I3 2.03200 0 0))
   (shape (circle I4 2.03200 0 0))
   (shape (circle I5 2.03200 0 0))
   (shape (circle I6 2.03200 0 0))
   (shape (circle I7 2.03200 0 0))
   (shape (circle I8 2.03200 0 0))
   (shape (circle I9 2.03200 0 0))
   (shape (circle I10 2.03200 0 0))
   (shape (circle I11 2.03200 0 0))
   (shape (circle I12 2.03200 0 0))
   (shape (circle I13 2.03200 0 0))
   (shape (circle I14 2.03200 0 0))
   (shape (circle BOT 2.03200 0 0))
  )
  (padstack PS7 (absolute on)
   (shape (circle TOP 3.04800 0 0))
   (shape (circle I1 3.04800 0 0))
   (shape (circle I2 3.04800 0 0))
   (shape (circle I3 3.04800 0 0))
   (shape (circle I4 3.04800 0 0))
   (shape (circle I5 3.04800 0 0))
   (shape (circle I6 3.04800 0 0))
   (shape (circle I7 3.04800 0 0))
   (shape (circle I8 3.04800 0 0))
   (shape (circle I9 3.04800 0 0))
   (shape (circle I10 3.04800 0 0))
   (shape (circle I11 3.04800 0 0))
   (shape (circle I12 3.04800 0 0))
   (shape (circle I13 3.04800 0 0))
   (shape (circle I14 3.04800 0 0))
   (shape (circle BOT 3.04800 0 0))
  )
  (padstack $VIA_POWER (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "#00005"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-6 J4-1)
  )
  (net "#00006"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-13 X1-0 C1-0)
  )
  (net "#00007"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-12 C2-0 X1-1)
  )
  (net "#00013"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-37 J4-2)
  )
  (net "#00016"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-14)
  )
  (net "#00017"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-15)
  )
  (net "#00018"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-16)
  )
  (net "#00020"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-22 D2-0)
  )
  (net "#00021"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-23 R2-1)
  )
  (net "#00024"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-18)
  )
  (net "#00025"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-19)
  )
  (net "#00026"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-20)
  )
  (net "#00027"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-21)
  )
  (net "#00028"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-26)
  )
  (net "#00029"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-27)
  )
  (net "#00030"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-28)
  )
  (net "#00031"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-29)
  )
  (net "#00032"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-7)
  )
  (net "#00033"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-8)
  )
  (net "#00034"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-9)
  )
  (net "#00035"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-0 R3-0)
  )
  (net "#00038"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "#00040"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins RV1-2)
  )
  (net "#00066"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins RL1-2 BUZ1-0)
  )
  (net "#00067"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins RL1-6 J3-0)
  )
  (net "#00068"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins RL1-1 Q1-2 D1-0)
  )
  (net "#00071"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins Q1-1 R2-0)
  )
  (net "#00072"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins D2-1 R1-0)
  )
  (net "#00075"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins R3-1 J1-0)
  )
  (net "GND"
   (circuit
    (use_layer BOT)
    (use_via $VIA_POWER)
   )
    (pins U1-11 U1-30 RL1-0 BUZ1-1 C2-1 Q1-0 R1-1 C1-1 D1-1 RV1-0 RV1-1 J1-1 J4-0 J4-3
    J3-1)
  )
  (net "RA1/AN1/C12IN1-/SEG7"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "RA2/AN2/C2IN+/VREF-/DACOUT/COM2"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "RA3/AN3/C1IN+/VREF+/COM3/SEG15"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "RA4/C1OUT/CPS6/T0CKI/SRQ/CCP5/SEG4"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "RA5/AN4/C2OUT/CPS7/SRNQ/$SS$/VCAP/SEG5"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "RA6/OSC2/CLKOUT/VCAP/SEG1"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "RA7/OSC1/CLKIN/SEG2"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "RB0/AN12/CPS0/CCP4/SRI/INT/SEG0"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "RB1/AN10/C12IN3-/CPS1/P1C/VLCD1"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "RB2/AN8/CPS2/P1B/VLCD2"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "RB3/AN9/C12IN2-/CPS3/CCP2/P2A/VLCD3"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "RB4/AN11/CPS4/P1D/COM0"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "RB5/AN13/CPS5/P2B/CCP3/P3A/T1G/COM1"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "RB6/ICSPCLK/ICDCLK/SEG14"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "RB7/ICSPDAT/ICDDAT/SEG13"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "RC1/T1OSI/CCP2/P2A"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "RC3/SCK/SCL/SEG6"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "RC4/SDI/SDA/T1G/SEG11"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "RC5/SDO/SEG10"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "RC6/TX/CK/CCP3/P3A/SEG9"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "RC7/RX/DT/P3B/SEG8"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer BOT)
    (use_via $VIA_POWER)
   )
   (pins U1-10 U1-31)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 0.63499)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00005"
   "#00006"
   "#00007"
   "#00013"
   "#00016"
   "#00017"
   "#00018"
   "#00020"
   "#00021"
   "#00024"
   "#00025"
   "#00026"
   "#00027"
   "#00028"
   "#00029"
   "#00030"
   "#00031"
   "#00032"
   "#00033"
   "#00034"
   "#00035"
   "#00038"
   "#00040"
   "#00066"
   "#00067"
   "#00068"
   "#00071"
   "#00072"
   "#00075"
   "RA1/AN1/C12IN1-/SEG7"
   "RA2/AN2/C2IN+/VREF-/DACOUT/COM2"
   "RA3/AN3/C1IN+/VREF+/COM3/SEG15"
   "RA4/C1OUT/CPS6/T0CKI/SRQ/CCP5/SEG4"
   "RA5/AN4/C2OUT/CPS7/SRNQ/$SS$/VCAP/SEG5"
   "RA6/OSC2/CLKOUT/VCAP/SEG1"
   "RA7/OSC1/CLKIN/SEG2"
   "RB0/AN12/CPS0/CCP4/SRI/INT/SEG0"
   "RB1/AN10/C12IN3-/CPS1/P1C/VLCD1"
   "RB2/AN8/CPS2/P1B/VLCD2"
   "RB3/AN9/C12IN2-/CPS3/CCP2/P2A/VLCD3"
   "RB4/AN11/CPS4/P1D/COM0"
   "RB5/AN13/CPS5/P2B/CCP3/P3A/T1G/COM1"
   "RB6/ICSPCLK/ICDCLK/SEG14"
   "RB7/ICSPDAT/ICDDAT/SEG13"
   "RC1/T1OSI/CCP2/P2A"
   "RC3/SCK/SCL/SEG6"
   "RC4/SDI/SDA/T1G/SEG11"
   "RC5/SDO/SEG10"
   "RC6/TX/CK/CCP3/P3A/SEG9"
   "RC7/RX/DT/P3B/SEG8"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.63499)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
 )
)
