Simulator report for arbitr
Thu Nov 15 23:28:11 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 238 nodes    ;
; Simulation Coverage         ;      79.40 % ;
; Total Number of Transitions ; 9800         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; arbitr.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; Off        ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      79.40 % ;
; Total nodes checked                                 ; 238          ;
; Total output ports checked                          ; 267          ;
; Total output ports with complete 1/0-value coverage ; 212          ;
; Total output ports with no 1/0-value coverage       ; 34           ;
; Total output ports with no 1-value coverage         ; 49           ;
; Total output ports with no 0-value coverage         ; 40           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                               ; Output Port Name                                                                                                                        ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |arbitr|enable                                                                                                                          ; |arbitr|enable                                                                                                                          ; pin_out          ;
; |arbitr|inst63                                                                                                                          ; |arbitr|inst63                                                                                                                          ; out0             ;
; |arbitr|inst7                                                                                                                           ; |arbitr|inst7                                                                                                                           ; regout           ;
; |arbitr|aclr_tff                                                                                                                        ; |arbitr|aclr_tff                                                                                                                        ; pin_out          ;
; |arbitr|inst9                                                                                                                           ; |arbitr|inst9                                                                                                                           ; out              ;
; |arbitr|inst84                                                                                                                          ; |arbitr|inst84                                                                                                                          ; out0             ;
; |arbitr|clk                                                                                                                             ; |arbitr|clk                                                                                                                             ; out              ;
; |arbitr|inst39                                                                                                                          ; |arbitr|inst39                                                                                                                          ; out0             ;
; |arbitr|bus_busy                                                                                                                        ; |arbitr|bus_busy                                                                                                                        ; pin_out          ;
; |arbitr|inst23                                                                                                                          ; |arbitr|inst23                                                                                                                          ; regout           ;
; |arbitr|busrequest0                                                                                                                     ; |arbitr|busrequest0                                                                                                                     ; pin_out          ;
; |arbitr|grant0                                                                                                                          ; |arbitr|grant0                                                                                                                          ; pin_out          ;
; |arbitr|inst67                                                                                                                          ; |arbitr|inst67                                                                                                                          ; out0             ;
; |arbitr|highest[1]                                                                                                                      ; |arbitr|highest[1]                                                                                                                      ; pin_out          ;
; |arbitr|highest[0]                                                                                                                      ; |arbitr|highest[0]                                                                                                                      ; pin_out          ;
; |arbitr|busrq2                                                                                                                          ; |arbitr|busrq2                                                                                                                          ; pin_out          ;
; |arbitr|inst17                                                                                                                          ; |arbitr|inst17                                                                                                                          ; regout           ;
; |arbitr|inst25                                                                                                                          ; |arbitr|inst25                                                                                                                          ; out0             ;
; |arbitr|busrequest2                                                                                                                     ; |arbitr|busrequest2                                                                                                                     ; pin_out          ;
; |arbitr|grant2                                                                                                                          ; |arbitr|grant2                                                                                                                          ; pin_out          ;
; |arbitr|inst65                                                                                                                          ; |arbitr|inst65                                                                                                                          ; out0             ;
; |arbitr|grant_end                                                                                                                       ; |arbitr|grant_end                                                                                                                       ; pin_out          ;
; |arbitr|busrq3                                                                                                                          ; |arbitr|busrq3                                                                                                                          ; pin_out          ;
; |arbitr|inst19                                                                                                                          ; |arbitr|inst19                                                                                                                          ; regout           ;
; |arbitr|inst3                                                                                                                           ; |arbitr|inst3                                                                                                                           ; out0             ;
; |arbitr|busrequest3                                                                                                                     ; |arbitr|busrequest3                                                                                                                     ; pin_out          ;
; |arbitr|grant3                                                                                                                          ; |arbitr|grant3                                                                                                                          ; pin_out          ;
; |arbitr|inst64                                                                                                                          ; |arbitr|inst64                                                                                                                          ; out0             ;
; |arbitr|busrq0                                                                                                                          ; |arbitr|busrq0                                                                                                                          ; pin_out          ;
; |arbitr|busrq1                                                                                                                          ; |arbitr|busrq1                                                                                                                          ; pin_out          ;
; |arbitr|inst15                                                                                                                          ; |arbitr|inst15                                                                                                                          ; regout           ;
; |arbitr|inst38                                                                                                                          ; |arbitr|inst38                                                                                                                          ; out0             ;
; |arbitr|busrequest1                                                                                                                     ; |arbitr|busrequest1                                                                                                                     ; pin_out          ;
; |arbitr|grant1                                                                                                                          ; |arbitr|grant1                                                                                                                          ; pin_out          ;
; |arbitr|inst66                                                                                                                          ; |arbitr|inst66                                                                                                                          ; out0             ;
; |arbitr|bus[3]                                                                                                                          ; |arbitr|bus[3]                                                                                                                          ; pin_out          ;
; |arbitr|bus[2]                                                                                                                          ; |arbitr|bus[2]                                                                                                                          ; pin_out          ;
; |arbitr|bus[1]                                                                                                                          ; |arbitr|bus[1]                                                                                                                          ; pin_out          ;
; |arbitr|bus[0]                                                                                                                          ; |arbitr|bus[0]                                                                                                                          ; pin_out          ;
; |arbitr|bus~0                                                                                                                           ; |arbitr|bus~0                                                                                                                           ; out0             ;
; |arbitr|bus~1                                                                                                                           ; |arbitr|bus~1                                                                                                                           ; out0             ;
; |arbitr|bus~2                                                                                                                           ; |arbitr|bus~2                                                                                                                           ; out0             ;
; |arbitr|bus~3                                                                                                                           ; |arbitr|bus~3                                                                                                                           ; out0             ;
; |arbitr|priority0[1]                                                                                                                    ; |arbitr|priority0[1]                                                                                                                    ; pin_out          ;
; |arbitr|priority0[0]                                                                                                                    ; |arbitr|priority0[0]                                                                                                                    ; pin_out          ;
; |arbitr|priority1[1]                                                                                                                    ; |arbitr|priority1[1]                                                                                                                    ; pin_out          ;
; |arbitr|priority1[0]                                                                                                                    ; |arbitr|priority1[0]                                                                                                                    ; pin_out          ;
; |arbitr|priority2[1]                                                                                                                    ; |arbitr|priority2[1]                                                                                                                    ; pin_out          ;
; |arbitr|priority2[0]                                                                                                                    ; |arbitr|priority2[0]                                                                                                                    ; pin_out          ;
; |arbitr|priority3[1]                                                                                                                    ; |arbitr|priority3[1]                                                                                                                    ; pin_out          ;
; |arbitr|priority3[0]                                                                                                                    ; |arbitr|priority3[0]                                                                                                                    ; pin_out          ;
; |arbitr|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|counter_comb_bita0                                ; |arbitr|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|counter_comb_bita0                                ; sumout           ;
; |arbitr|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|counter_comb_bita0                                ; |arbitr|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|counter_comb_bita0~COUT                           ; cout             ;
; |arbitr|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|counter_comb_bita1                                ; |arbitr|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|counter_comb_bita1                                ; sumout           ;
; |arbitr|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|counter_reg_bit1a[1]                              ; |arbitr|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|safe_q[1]                                         ; regout           ;
; |arbitr|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|counter_reg_bit1a[0]                              ; |arbitr|lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|safe_q[0]                                         ; regout           ;
; |arbitr|lpm_compare3:inst61|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]~0                             ; |arbitr|lpm_compare3:inst61|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]~0                             ; out0             ;
; |arbitr|lpm_compare3:inst61|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]~1                             ; |arbitr|lpm_compare3:inst61|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]~1                             ; out0             ;
; |arbitr|lpm_compare3:inst61|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]                               ; |arbitr|lpm_compare3:inst61|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]                               ; out0             ;
; |arbitr|master2:inst2|inst9                                                                                                             ; |arbitr|master2:inst2|inst9                                                                                                             ; out              ;
; |arbitr|master2:inst2|inst                                                                                                              ; |arbitr|master2:inst2|inst                                                                                                              ; out0             ;
; |arbitr|master2:inst2|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0                   ; |arbitr|master2:inst2|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0                   ; sumout           ;
; |arbitr|master2:inst2|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0                   ; |arbitr|master2:inst2|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0~COUT              ; cout             ;
; |arbitr|master2:inst2|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1                   ; |arbitr|master2:inst2|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1                   ; sumout           ;
; |arbitr|master2:inst2|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_reg_bit1a[1]                 ; |arbitr|master2:inst2|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]                            ; regout           ;
; |arbitr|master2:inst2|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_reg_bit1a[0]                 ; |arbitr|master2:inst2|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]                            ; regout           ;
; |arbitr|master2:inst2|lpm_compare4:inst8|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated|aneb_result_wire[0]                  ; |arbitr|master2:inst2|lpm_compare4:inst8|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated|aneb_result_wire[0]                  ; out0             ;
; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|cout_actual                          ; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|cout_actual                          ; out0             ;
; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|counter_comb_bita0                   ; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|counter_comb_bita0                   ; sumout           ;
; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|counter_comb_bita0                   ; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|counter_comb_bita0~COUT              ; cout             ;
; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|counter_comb_bita1                   ; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|counter_comb_bita1                   ; sumout           ;
; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|counter_comb_bita1                   ; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|counter_comb_bita1~COUT              ; cout             ;
; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|counter_comb_bita2                   ; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|counter_comb_bita2                   ; sumout           ;
; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|counter_comb_bita2                   ; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|counter_comb_bita2~COUT              ; cout             ;
; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|counter_comb_bita3                   ; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|counter_comb_bita3                   ; sumout           ;
; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|counter_reg_bit1a[2]                 ; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|safe_q[2]                            ; regout           ;
; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|counter_reg_bit1a[1]                 ; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|safe_q[1]                            ; regout           ;
; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|counter_reg_bit1a[0]                 ; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|safe_q[0]                            ; regout           ;
; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|cmpr_bdc:cmpr2|aneb_result_wire[0]~0 ; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|cmpr_bdc:cmpr2|aneb_result_wire[0]~0 ; out0             ;
; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|cmpr_bdc:cmpr2|aneb_result_wire[0]   ; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|cmpr_bdc:cmpr2|aneb_result_wire[0]   ; out0             ;
; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|cmpr_bdc:cmpr2|data_wire[1]          ; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|cmpr_bdc:cmpr2|data_wire[1]          ; out0             ;
; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|cmpr_bdc:cmpr2|data_wire[0]          ; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|cmpr_bdc:cmpr2|data_wire[0]          ; out0             ;
; |arbitr|lpm_mux1:inst78|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w0_n0_mux_dataout~0                                         ; |arbitr|lpm_mux1:inst78|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w0_n0_mux_dataout~0                                         ; out0             ;
; |arbitr|lpm_mux1:inst78|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w1_n0_mux_dataout~0                                         ; |arbitr|lpm_mux1:inst78|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w1_n0_mux_dataout~0                                         ; out0             ;
; |arbitr|lpm_counter6:inst11|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|counter_comb_bita0                                ; |arbitr|lpm_counter6:inst11|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|counter_comb_bita0                                ; sumout           ;
; |arbitr|lpm_counter6:inst11|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|counter_comb_bita0                                ; |arbitr|lpm_counter6:inst11|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|counter_comb_bita0~COUT                           ; cout             ;
; |arbitr|lpm_counter6:inst11|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|counter_comb_bita1                                ; |arbitr|lpm_counter6:inst11|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|counter_comb_bita1                                ; sumout           ;
; |arbitr|lpm_counter6:inst11|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|counter_reg_bit1a[1]                              ; |arbitr|lpm_counter6:inst11|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|safe_q[1]                                         ; regout           ;
; |arbitr|lpm_counter6:inst11|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|counter_reg_bit1a[0]                              ; |arbitr|lpm_counter6:inst11|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|safe_q[0]                                         ; regout           ;
; |arbitr|lpm_mux1:inst76|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w0_n0_mux_dataout~0                                         ; |arbitr|lpm_mux1:inst76|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w0_n0_mux_dataout~0                                         ; out0             ;
; |arbitr|lpm_mux1:inst76|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w1_n0_mux_dataout~0                                         ; |arbitr|lpm_mux1:inst76|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w1_n0_mux_dataout~0                                         ; out0             ;
; |arbitr|lpm_mux0:inst26|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w0_n0_mux_dataout~0                                         ; |arbitr|lpm_mux0:inst26|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w0_n0_mux_dataout~0                                         ; out0             ;
; |arbitr|lpm_mux0:inst26|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w0_n0_mux_dataout~1                                         ; |arbitr|lpm_mux0:inst26|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w0_n0_mux_dataout~1                                         ; out0             ;
; |arbitr|lpm_mux0:inst26|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w0_n0_mux_dataout                                           ; |arbitr|lpm_mux0:inst26|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w0_n0_mux_dataout                                           ; out0             ;
; |arbitr|lpm_mux0:inst26|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w1_n0_mux_dataout~0                                         ; |arbitr|lpm_mux0:inst26|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w1_n0_mux_dataout~0                                         ; out0             ;
; |arbitr|lpm_mux0:inst26|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w1_n0_mux_dataout~1                                         ; |arbitr|lpm_mux0:inst26|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w1_n0_mux_dataout~1                                         ; out0             ;
; |arbitr|lpm_mux0:inst26|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w1_n0_mux_dataout                                           ; |arbitr|lpm_mux0:inst26|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w1_n0_mux_dataout                                           ; out0             ;
; |arbitr|lpm_counter6:inst14|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|counter_comb_bita0                                ; |arbitr|lpm_counter6:inst14|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|counter_comb_bita0                                ; sumout           ;
; |arbitr|lpm_counter6:inst14|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|counter_comb_bita0                                ; |arbitr|lpm_counter6:inst14|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|counter_comb_bita0~COUT                           ; cout             ;
; |arbitr|lpm_counter6:inst14|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|counter_comb_bita1                                ; |arbitr|lpm_counter6:inst14|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|counter_comb_bita1                                ; sumout           ;
; |arbitr|lpm_counter6:inst14|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|counter_reg_bit1a[1]                              ; |arbitr|lpm_counter6:inst14|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|safe_q[1]                                         ; regout           ;
; |arbitr|lpm_counter6:inst14|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|counter_reg_bit1a[0]                              ; |arbitr|lpm_counter6:inst14|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|safe_q[0]                                         ; regout           ;
; |arbitr|lpm_compare3:inst59|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]~0                             ; |arbitr|lpm_compare3:inst59|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]~0                             ; out0             ;
; |arbitr|lpm_compare3:inst59|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]~1                             ; |arbitr|lpm_compare3:inst59|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]~1                             ; out0             ;
; |arbitr|lpm_compare3:inst59|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]                               ; |arbitr|lpm_compare3:inst59|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]                               ; out0             ;
; |arbitr|master4:inst5|inst9                                                                                                             ; |arbitr|master4:inst5|inst9                                                                                                             ; out              ;
; |arbitr|master4:inst5|inst2                                                                                                             ; |arbitr|master4:inst5|inst2                                                                                                             ; out0             ;
; |arbitr|master4:inst5|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0                   ; |arbitr|master4:inst5|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0                   ; sumout           ;
; |arbitr|master4:inst5|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0                   ; |arbitr|master4:inst5|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0~COUT              ; cout             ;
; |arbitr|master4:inst5|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1                   ; |arbitr|master4:inst5|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1                   ; sumout           ;
; |arbitr|master4:inst5|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_reg_bit1a[1]                 ; |arbitr|master4:inst5|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]                            ; regout           ;
; |arbitr|master4:inst5|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_reg_bit1a[0]                 ; |arbitr|master4:inst5|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]                            ; regout           ;
; |arbitr|master4:inst5|lpm_compare4:inst8|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated|aneb_result_wire[0]                  ; |arbitr|master4:inst5|lpm_compare4:inst8|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated|aneb_result_wire[0]                  ; out0             ;
; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|cout_actual                           ; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|cout_actual                           ; out0             ;
; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|counter_comb_bita0                    ; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|counter_comb_bita0                    ; sumout           ;
; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|counter_comb_bita0                    ; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|counter_comb_bita0~COUT               ; cout             ;
; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|counter_comb_bita1                    ; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|counter_comb_bita1                    ; sumout           ;
; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|counter_comb_bita1                    ; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|counter_comb_bita1~COUT               ; cout             ;
; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|counter_comb_bita2                    ; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|counter_comb_bita2                    ; sumout           ;
; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|counter_comb_bita2                    ; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|counter_comb_bita2~COUT               ; cout             ;
; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|counter_comb_bita3                    ; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|counter_comb_bita3                    ; sumout           ;
; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|counter_reg_bit1a[2]                  ; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|safe_q[2]                             ; regout           ;
; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|counter_reg_bit1a[1]                  ; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|safe_q[1]                             ; regout           ;
; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|counter_reg_bit1a[0]                  ; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|safe_q[0]                             ; regout           ;
; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|cmpr_bdc:cmpr2|aneb_result_wire[0]~0  ; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|cmpr_bdc:cmpr2|aneb_result_wire[0]~0  ; out0             ;
; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|cmpr_bdc:cmpr2|aneb_result_wire[0]    ; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|cmpr_bdc:cmpr2|aneb_result_wire[0]    ; out0             ;
; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|cmpr_bdc:cmpr2|data_wire[1]           ; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|cmpr_bdc:cmpr2|data_wire[1]           ; out0             ;
; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|cmpr_bdc:cmpr2|data_wire[0]           ; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|cmpr_bdc:cmpr2|data_wire[0]           ; out0             ;
; |arbitr|lpm_mux1:inst82|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w0_n0_mux_dataout~0                                         ; |arbitr|lpm_mux1:inst82|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w0_n0_mux_dataout~0                                         ; out0             ;
; |arbitr|lpm_mux1:inst82|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w1_n0_mux_dataout~0                                         ; |arbitr|lpm_mux1:inst82|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w1_n0_mux_dataout~0                                         ; out0             ;
; |arbitr|lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|counter_comb_bita0                                ; |arbitr|lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|counter_comb_bita0                                ; sumout           ;
; |arbitr|lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|counter_comb_bita0                                ; |arbitr|lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|counter_comb_bita0~COUT                           ; cout             ;
; |arbitr|lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|counter_comb_bita1                                ; |arbitr|lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|counter_comb_bita1                                ; sumout           ;
; |arbitr|lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|counter_reg_bit1a[1]                              ; |arbitr|lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|safe_q[1]                                         ; regout           ;
; |arbitr|lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|counter_reg_bit1a[0]                              ; |arbitr|lpm_counter6:inst13|lpm_counter:lpm_counter_component|cntr_6ri:auto_generated|safe_q[0]                                         ; regout           ;
; |arbitr|lpm_compare3:inst60|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]~0                             ; |arbitr|lpm_compare3:inst60|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]~0                             ; out0             ;
; |arbitr|lpm_compare3:inst60|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]~1                             ; |arbitr|lpm_compare3:inst60|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]~1                             ; out0             ;
; |arbitr|lpm_compare3:inst60|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]                               ; |arbitr|lpm_compare3:inst60|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]                               ; out0             ;
; |arbitr|master3:inst4|inst9                                                                                                             ; |arbitr|master3:inst4|inst9                                                                                                             ; out              ;
; |arbitr|master3:inst4|inst2                                                                                                             ; |arbitr|master3:inst4|inst2                                                                                                             ; out0             ;
; |arbitr|master3:inst4|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0                   ; |arbitr|master3:inst4|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0                   ; sumout           ;
; |arbitr|master3:inst4|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0                   ; |arbitr|master3:inst4|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0~COUT              ; cout             ;
; |arbitr|master3:inst4|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1                   ; |arbitr|master3:inst4|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1                   ; sumout           ;
; |arbitr|master3:inst4|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_reg_bit1a[1]                 ; |arbitr|master3:inst4|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]                            ; regout           ;
; |arbitr|master3:inst4|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_reg_bit1a[0]                 ; |arbitr|master3:inst4|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]                            ; regout           ;
; |arbitr|master3:inst4|lpm_compare4:inst8|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated|aneb_result_wire[0]                  ; |arbitr|master3:inst4|lpm_compare4:inst8|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated|aneb_result_wire[0]                  ; out0             ;
; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|cout_actual                           ; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|cout_actual                           ; out0             ;
; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_comb_bita0                    ; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_comb_bita0                    ; sumout           ;
; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_comb_bita0                    ; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_comb_bita0~COUT               ; cout             ;
; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_comb_bita1                    ; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_comb_bita1                    ; sumout           ;
; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_comb_bita1                    ; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_comb_bita1~COUT               ; cout             ;
; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_comb_bita2                    ; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_comb_bita2                    ; sumout           ;
; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_reg_bit1a[1]                  ; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|safe_q[1]                             ; regout           ;
; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_reg_bit1a[0]                  ; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|safe_q[0]                             ; regout           ;
; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|cmpr_bdc:cmpr2|aneb_result_wire[0]~0  ; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|cmpr_bdc:cmpr2|aneb_result_wire[0]~0  ; out0             ;
; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|cmpr_bdc:cmpr2|aneb_result_wire[0]    ; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|cmpr_bdc:cmpr2|aneb_result_wire[0]    ; out0             ;
; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|cmpr_bdc:cmpr2|data_wire[0]           ; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|cmpr_bdc:cmpr2|data_wire[0]           ; out0             ;
; |arbitr|lpm_mux1:inst80|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w0_n0_mux_dataout~0                                         ; |arbitr|lpm_mux1:inst80|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w0_n0_mux_dataout~0                                         ; out0             ;
; |arbitr|lpm_mux1:inst80|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w1_n0_mux_dataout~0                                         ; |arbitr|lpm_mux1:inst80|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w1_n0_mux_dataout~0                                         ; out0             ;
; |arbitr|lpm_mux0:inst28|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w0_n0_mux_dataout~0                                         ; |arbitr|lpm_mux0:inst28|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w0_n0_mux_dataout~0                                         ; out0             ;
; |arbitr|lpm_mux0:inst28|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w0_n0_mux_dataout~1                                         ; |arbitr|lpm_mux0:inst28|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w0_n0_mux_dataout~1                                         ; out0             ;
; |arbitr|lpm_mux0:inst28|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w0_n0_mux_dataout                                           ; |arbitr|lpm_mux0:inst28|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w0_n0_mux_dataout                                           ; out0             ;
; |arbitr|lpm_mux0:inst28|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w1_n0_mux_dataout~0                                         ; |arbitr|lpm_mux0:inst28|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w1_n0_mux_dataout~0                                         ; out0             ;
; |arbitr|lpm_mux0:inst28|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w1_n0_mux_dataout~1                                         ; |arbitr|lpm_mux0:inst28|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w1_n0_mux_dataout~1                                         ; out0             ;
; |arbitr|lpm_mux0:inst28|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w1_n0_mux_dataout                                           ; |arbitr|lpm_mux0:inst28|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w1_n0_mux_dataout                                           ; out0             ;
; |arbitr|lpm_mux0:inst31|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w0_n0_mux_dataout~0                                         ; |arbitr|lpm_mux0:inst31|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w0_n0_mux_dataout~0                                         ; out0             ;
; |arbitr|lpm_mux0:inst31|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w0_n0_mux_dataout~1                                         ; |arbitr|lpm_mux0:inst31|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w0_n0_mux_dataout~1                                         ; out0             ;
; |arbitr|lpm_mux0:inst31|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w0_n0_mux_dataout                                           ; |arbitr|lpm_mux0:inst31|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w0_n0_mux_dataout                                           ; out0             ;
; |arbitr|lpm_mux0:inst31|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w1_n0_mux_dataout~0                                         ; |arbitr|lpm_mux0:inst31|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w1_n0_mux_dataout~0                                         ; out0             ;
; |arbitr|lpm_mux0:inst31|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w1_n0_mux_dataout~1                                         ; |arbitr|lpm_mux0:inst31|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w1_n0_mux_dataout~1                                         ; out0             ;
; |arbitr|lpm_mux0:inst31|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w1_n0_mux_dataout                                           ; |arbitr|lpm_mux0:inst31|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w1_n0_mux_dataout                                           ; out0             ;
; |arbitr|lpm_compare3:inst62|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]~0                             ; |arbitr|lpm_compare3:inst62|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]~0                             ; out0             ;
; |arbitr|lpm_compare3:inst62|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]~1                             ; |arbitr|lpm_compare3:inst62|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]~1                             ; out0             ;
; |arbitr|lpm_compare3:inst62|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]                               ; |arbitr|lpm_compare3:inst62|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]                               ; out0             ;
; |arbitr|master1:inst1|inst9                                                                                                             ; |arbitr|master1:inst1|inst9                                                                                                             ; out              ;
; |arbitr|master1:inst1|inst2                                                                                                             ; |arbitr|master1:inst1|inst2                                                                                                             ; out0             ;
; |arbitr|master1:inst1|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0                   ; |arbitr|master1:inst1|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0                   ; sumout           ;
; |arbitr|master1:inst1|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0                   ; |arbitr|master1:inst1|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0~COUT              ; cout             ;
; |arbitr|master1:inst1|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1                   ; |arbitr|master1:inst1|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1                   ; sumout           ;
; |arbitr|master1:inst1|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_reg_bit1a[1]                 ; |arbitr|master1:inst1|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]                            ; regout           ;
; |arbitr|master1:inst1|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_reg_bit1a[0]                 ; |arbitr|master1:inst1|lpm_counter7:inst5|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]                            ; regout           ;
; |arbitr|master1:inst1|lpm_compare4:inst8|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated|aneb_result_wire[0]                  ; |arbitr|master1:inst1|lpm_compare4:inst8|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated|aneb_result_wire[0]                  ; out0             ;
; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|cout_actual                           ; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|cout_actual                           ; out0             ;
; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_comb_bita0                    ; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_comb_bita0                    ; sumout           ;
; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_comb_bita0                    ; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_comb_bita0~COUT               ; cout             ;
; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_comb_bita1                    ; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_comb_bita1                    ; sumout           ;
; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_comb_bita1                    ; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_comb_bita1~COUT               ; cout             ;
; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_comb_bita2                    ; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_comb_bita2                    ; sumout           ;
; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_reg_bit1a[1]                  ; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|safe_q[1]                             ; regout           ;
; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_reg_bit1a[0]                  ; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|safe_q[0]                             ; regout           ;
; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|cmpr_bdc:cmpr2|aneb_result_wire[0]~0  ; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|cmpr_bdc:cmpr2|aneb_result_wire[0]~0  ; out0             ;
; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|cmpr_bdc:cmpr2|aneb_result_wire[0]    ; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|cmpr_bdc:cmpr2|aneb_result_wire[0]    ; out0             ;
; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|cmpr_bdc:cmpr2|data_wire[0]           ; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|cmpr_bdc:cmpr2|data_wire[0]           ; out0             ;
; |arbitr|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0                                 ; |arbitr|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0                                 ; sumout           ;
; |arbitr|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0                                 ; |arbitr|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0~COUT                            ; cout             ;
; |arbitr|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1                                 ; |arbitr|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1                                 ; sumout           ;
; |arbitr|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_reg_bit1a[1]                               ; |arbitr|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]                                          ; regout           ;
; |arbitr|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_reg_bit1a[0]                               ; |arbitr|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]                                          ; regout           ;
; |arbitr|lpm_compare4:inst8|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated|aneb_result_wire[0]                                ; |arbitr|lpm_compare4:inst8|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated|aneb_result_wire[0]                                ; out0             ;
; |arbitr|lpm_compare0:inst27|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~0                                            ; |arbitr|lpm_compare0:inst27|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~0                                            ; out0             ;
; |arbitr|lpm_compare0:inst27|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~1                                            ; |arbitr|lpm_compare0:inst27|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~1                                            ; out0             ;
; |arbitr|lpm_compare0:inst27|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~2                                            ; |arbitr|lpm_compare0:inst27|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~2                                            ; out0             ;
; |arbitr|lpm_compare0:inst27|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~3                                            ; |arbitr|lpm_compare0:inst27|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~3                                            ; out0             ;
; |arbitr|lpm_compare0:inst27|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~4                                            ; |arbitr|lpm_compare0:inst27|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~4                                            ; out0             ;
; |arbitr|lpm_compare0:inst29|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~0                                            ; |arbitr|lpm_compare0:inst29|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~0                                            ; out0             ;
; |arbitr|lpm_compare0:inst29|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~1                                            ; |arbitr|lpm_compare0:inst29|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~1                                            ; out0             ;
; |arbitr|lpm_compare0:inst29|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~2                                            ; |arbitr|lpm_compare0:inst29|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~2                                            ; out0             ;
; |arbitr|lpm_compare0:inst29|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~3                                            ; |arbitr|lpm_compare0:inst29|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~3                                            ; out0             ;
; |arbitr|lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~0                                            ; |arbitr|lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~0                                            ; out0             ;
; |arbitr|lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~1                                            ; |arbitr|lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~1                                            ; out0             ;
; |arbitr|lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~2                                            ; |arbitr|lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~2                                            ; out0             ;
; |arbitr|lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~3                                            ; |arbitr|lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~3                                            ; out0             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                     ; Output Port Name                                                                                                              ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+
; |arbitr|init                                                                                                                  ; |arbitr|init                                                                                                                  ; out              ;
; |arbitr|data2[1]                                                                                                              ; |arbitr|data2[1]                                                                                                              ; out              ;
; |arbitr|data2[0]                                                                                                              ; |arbitr|data2[0]                                                                                                              ; out              ;
; |arbitr|data3[1]                                                                                                              ; |arbitr|data3[1]                                                                                                              ; out              ;
; |arbitr|data3[0]                                                                                                              ; |arbitr|data3[0]                                                                                                              ; out              ;
; |arbitr|data0[1]                                                                                                              ; |arbitr|data0[1]                                                                                                              ; out              ;
; |arbitr|data0[0]                                                                                                              ; |arbitr|data0[0]                                                                                                              ; out              ;
; |arbitr|data1[1]                                                                                                              ; |arbitr|data1[1]                                                                                                              ; out              ;
; |arbitr|data1[0]                                                                                                              ; |arbitr|data1[0]                                                                                                              ; out              ;
; |arbitr|master2:inst2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[3]                                               ; |arbitr|master2:inst2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[3]                                               ; out              ;
; |arbitr|master2:inst2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[2]                                               ; |arbitr|master2:inst2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[2]                                               ; out              ;
; |arbitr|master2:inst2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0]                                               ; |arbitr|master2:inst2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0]                                               ; out              ;
; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|counter_comb_bita3         ; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|counter_comb_bita3~COUT    ; cout             ;
; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|counter_comb_bita4         ; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|counter_comb_bita4         ; sumout           ;
; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|counter_comb_bita4         ; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|counter_comb_bita4~COUT    ; cout             ;
; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|counter_reg_bit1a[4]       ; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|safe_q[4]                  ; regout           ;
; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|counter_reg_bit1a[3]       ; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|safe_q[3]                  ; regout           ;
; |arbitr|master4:inst5|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[1]                                               ; |arbitr|master4:inst5|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[1]                                               ; out              ;
; |arbitr|master4:inst5|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0]                                               ; |arbitr|master4:inst5|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0]                                               ; out              ;
; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|counter_comb_bita3          ; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|counter_comb_bita3~COUT     ; cout             ;
; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|counter_comb_bita4          ; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|counter_comb_bita4          ; sumout           ;
; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|counter_comb_bita4          ; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|counter_comb_bita4~COUT     ; cout             ;
; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|counter_reg_bit1a[4]        ; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|safe_q[4]                   ; regout           ;
; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|counter_reg_bit1a[3]        ; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|safe_q[3]                   ; regout           ;
; |arbitr|master3:inst4|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[3]                                               ; |arbitr|master3:inst4|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[3]                                               ; out              ;
; |arbitr|master3:inst4|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[2]                                               ; |arbitr|master3:inst4|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[2]                                               ; out              ;
; |arbitr|master3:inst4|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[1]                                               ; |arbitr|master3:inst4|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[1]                                               ; out              ;
; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_comb_bita2          ; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_comb_bita2~COUT     ; cout             ;
; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_comb_bita3          ; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_comb_bita3          ; sumout           ;
; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_comb_bita3          ; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_comb_bita3~COUT     ; cout             ;
; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_comb_bita4          ; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_comb_bita4          ; sumout           ;
; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_comb_bita4          ; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_comb_bita4~COUT     ; cout             ;
; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_reg_bit1a[4]        ; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|safe_q[4]                   ; regout           ;
; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_reg_bit1a[3]        ; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|safe_q[3]                   ; regout           ;
; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_reg_bit1a[2]        ; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|safe_q[2]                   ; regout           ;
; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|cmpr_bdc:cmpr2|data_wire[1] ; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|cmpr_bdc:cmpr2|data_wire[1] ; out0             ;
; |arbitr|master1:inst1|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[3]                                               ; |arbitr|master1:inst1|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[3]                                               ; out              ;
; |arbitr|master1:inst1|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[2]                                               ; |arbitr|master1:inst1|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[2]                                               ; out              ;
; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_comb_bita2          ; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_comb_bita2~COUT     ; cout             ;
; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_comb_bita3          ; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_comb_bita3          ; sumout           ;
; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_comb_bita3          ; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_comb_bita3~COUT     ; cout             ;
; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_comb_bita4          ; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_comb_bita4          ; sumout           ;
; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_comb_bita4          ; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_comb_bita4~COUT     ; cout             ;
; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_reg_bit1a[4]        ; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|safe_q[4]                   ; regout           ;
; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_reg_bit1a[3]        ; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|safe_q[3]                   ; regout           ;
; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_reg_bit1a[2]        ; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|safe_q[2]                   ; regout           ;
; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|cmpr_bdc:cmpr2|data_wire[1] ; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|cmpr_bdc:cmpr2|data_wire[1] ; out0             ;
; |arbitr|lpm_compare0:inst29|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~4                                  ; |arbitr|lpm_compare0:inst29|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~4                                  ; out0             ;
; |arbitr|lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~4                                  ; |arbitr|lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~4                                  ; out0             ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                     ; Output Port Name                                                                                                              ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+
; |arbitr|data2[0]                                                                                                              ; |arbitr|data2[0]                                                                                                              ; out              ;
; |arbitr|data0[1]                                                                                                              ; |arbitr|data0[1]                                                                                                              ; out              ;
; |arbitr|data0[0]                                                                                                              ; |arbitr|data0[0]                                                                                                              ; out              ;
; |arbitr|data1[1]                                                                                                              ; |arbitr|data1[1]                                                                                                              ; out              ;
; |arbitr|master2:inst2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[1]                                               ; |arbitr|master2:inst2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[1]                                               ; out              ;
; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|counter_comb_bita3         ; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|counter_comb_bita3~COUT    ; cout             ;
; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|counter_comb_bita4         ; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|counter_comb_bita4         ; sumout           ;
; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|counter_comb_bita4         ; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|counter_comb_bita4~COUT    ; cout             ;
; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|counter_reg_bit1a[4]       ; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|safe_q[4]                  ; regout           ;
; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|counter_reg_bit1a[3]       ; |arbitr|master2:inst2|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_9hk:auto_generated|safe_q[3]                  ; regout           ;
; |arbitr|master4:inst5|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[3]                                               ; |arbitr|master4:inst5|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[3]                                               ; out              ;
; |arbitr|master4:inst5|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[2]                                               ; |arbitr|master4:inst5|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[2]                                               ; out              ;
; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|counter_comb_bita3          ; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|counter_comb_bita3~COUT     ; cout             ;
; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|counter_comb_bita4          ; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|counter_comb_bita4          ; sumout           ;
; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|counter_comb_bita4          ; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|counter_comb_bita4~COUT     ; cout             ;
; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|counter_reg_bit1a[4]        ; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|safe_q[4]                   ; regout           ;
; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|counter_reg_bit1a[3]        ; |arbitr|master4:inst5|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated|safe_q[3]                   ; regout           ;
; |arbitr|master3:inst4|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0]                                               ; |arbitr|master3:inst4|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0]                                               ; out              ;
; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_comb_bita2          ; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_comb_bita2~COUT     ; cout             ;
; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_comb_bita3          ; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_comb_bita3          ; sumout           ;
; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_comb_bita3          ; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_comb_bita3~COUT     ; cout             ;
; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_comb_bita4          ; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_comb_bita4          ; sumout           ;
; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_comb_bita4          ; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_comb_bita4~COUT     ; cout             ;
; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_reg_bit1a[4]        ; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|safe_q[4]                   ; regout           ;
; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_reg_bit1a[3]        ; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|safe_q[3]                   ; regout           ;
; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|counter_reg_bit1a[2]        ; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|safe_q[2]                   ; regout           ;
; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|cmpr_bdc:cmpr2|data_wire[1] ; |arbitr|master3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_6hk:auto_generated|cmpr_bdc:cmpr2|data_wire[1] ; out0             ;
; |arbitr|master1:inst1|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[1]                                               ; |arbitr|master1:inst1|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[1]                                               ; out              ;
; |arbitr|master1:inst1|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0]                                               ; |arbitr|master1:inst1|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0]                                               ; out              ;
; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_comb_bita2          ; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_comb_bita2~COUT     ; cout             ;
; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_comb_bita3          ; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_comb_bita3          ; sumout           ;
; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_comb_bita3          ; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_comb_bita3~COUT     ; cout             ;
; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_comb_bita4          ; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_comb_bita4          ; sumout           ;
; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_comb_bita4          ; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_comb_bita4~COUT     ; cout             ;
; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_reg_bit1a[4]        ; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|safe_q[4]                   ; regout           ;
; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_reg_bit1a[3]        ; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|safe_q[3]                   ; regout           ;
; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|counter_reg_bit1a[2]        ; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|safe_q[2]                   ; regout           ;
; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|cmpr_bdc:cmpr2|data_wire[1] ; |arbitr|master1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5hk:auto_generated|cmpr_bdc:cmpr2|data_wire[1] ; out0             ;
; |arbitr|lpm_compare0:inst29|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~4                                  ; |arbitr|lpm_compare0:inst29|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~4                                  ; out0             ;
; |arbitr|lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~4                                  ; |arbitr|lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_gig:auto_generated|op_1~4                                  ; out0             ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Nov 15 23:28:10 2018
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off arbitr -c arbitr
Info: Using vector source file "D:/lab5/arbitr.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 50.0 ns on register "|arbitr|inst23"
Warning: Found clock-sensitive change during active clock edge at time 80.0 ns on register "|arbitr|inst17"
Warning: Found clock-sensitive change during active clock edge at time 110.0 ns on register "|arbitr|inst7"
Warning: Found clock-sensitive change during active clock edge at time 200.0 ns on register "|arbitr|inst15"
Warning: Found clock-sensitive change during active clock edge at time 260.0 ns on register "|arbitr|inst19"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      79.40 %
Info: Number of transitions in simulation is 9800
Info: Quartus II Simulator was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 163 megabytes
    Info: Processing ended: Thu Nov 15 23:28:11 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


