<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WB32F10x Standard Peripherals Firmware Library: I2C_TypeDef结构体 参考</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">WB32F10x Standard Peripherals Firmware Library
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'搜索');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','搜索');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">成员变量</a>  </div>
  <div class="headertitle">
<div class="title">I2C_TypeDef结构体 参考<div class="ingroups"><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo; <a class="el" href="group__wb32f10x.html">Wb32f10x</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
成员变量</h2></td></tr>
<tr class="memitem:ac332e42fcb2950a7af3d63aa4949c22f"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#ac332e42fcb2950a7af3d63aa4949c22f">CON</a></td></tr>
<tr class="separator:ac332e42fcb2950a7af3d63aa4949c22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e3f79a6ea938cc5b71fd73712536dcc"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a5e3f79a6ea938cc5b71fd73712536dcc">TAR</a></td></tr>
<tr class="separator:a5e3f79a6ea938cc5b71fd73712536dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbec6ba94658dc78accd90e4085baf07"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#abbec6ba94658dc78accd90e4085baf07">SAR</a></td></tr>
<tr class="separator:abbec6ba94658dc78accd90e4085baf07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae082f0311a05322cd0a2827941c1a78e"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#ae082f0311a05322cd0a2827941c1a78e">HS_MADDR</a></td></tr>
<tr class="separator:ae082f0311a05322cd0a2827941c1a78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae198fb584d597a1a4749e87250109ded"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#ae198fb584d597a1a4749e87250109ded">DATA_CMD</a></td></tr>
<tr class="separator:ae198fb584d597a1a4749e87250109ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa213266df9748a9fdd0b6c110f883075"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#aa213266df9748a9fdd0b6c110f883075">SS_SCL_HCNT</a></td></tr>
<tr class="separator:aa213266df9748a9fdd0b6c110f883075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a053a3ee48078f2950d854faa440519ff"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a053a3ee48078f2950d854faa440519ff">SS_SCL_LCNT</a></td></tr>
<tr class="separator:a053a3ee48078f2950d854faa440519ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab92586e40869dc8bf89831d82e1d005f"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#ab92586e40869dc8bf89831d82e1d005f">FS_SCL_HCNT</a></td></tr>
<tr class="separator:ab92586e40869dc8bf89831d82e1d005f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0684c03e9c7dca217e0a5a2e1f33f4b1"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a0684c03e9c7dca217e0a5a2e1f33f4b1">FS_SCL_LCNT</a></td></tr>
<tr class="separator:a0684c03e9c7dca217e0a5a2e1f33f4b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59814e1c49aabd02c0a07550d60a46f5"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a59814e1c49aabd02c0a07550d60a46f5">HS_SCL_HCNT</a></td></tr>
<tr class="separator:a59814e1c49aabd02c0a07550d60a46f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ceea81543b9df9c680e59772121269a"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a9ceea81543b9df9c680e59772121269a">HS_SCL_LCNT</a></td></tr>
<tr class="separator:a9ceea81543b9df9c680e59772121269a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d85e0219cdc9e69916be948b2ddfdf1"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a9d85e0219cdc9e69916be948b2ddfdf1">INTR_STAT</a></td></tr>
<tr class="separator:a9d85e0219cdc9e69916be948b2ddfdf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4acb4e19949d1622373ef31ecc1dd5e8"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a4acb4e19949d1622373ef31ecc1dd5e8">INTR_MASK</a></td></tr>
<tr class="separator:a4acb4e19949d1622373ef31ecc1dd5e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a364b54c3cfc9562609c53c89f01c41be"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a364b54c3cfc9562609c53c89f01c41be">RAW_INTR_STAT</a></td></tr>
<tr class="separator:a364b54c3cfc9562609c53c89f01c41be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a838709f71ed84d9893d98e35664cf6c3"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a838709f71ed84d9893d98e35664cf6c3">RX_TL</a></td></tr>
<tr class="separator:a838709f71ed84d9893d98e35664cf6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc55113d655e79c7f0a7ec8e68656b6f"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#acc55113d655e79c7f0a7ec8e68656b6f">TX_TL</a></td></tr>
<tr class="separator:acc55113d655e79c7f0a7ec8e68656b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4dec08296ac422cb7d2f3a4a8034c97"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#af4dec08296ac422cb7d2f3a4a8034c97">CLR_INTR</a></td></tr>
<tr class="separator:af4dec08296ac422cb7d2f3a4a8034c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf5cb7559db6501609dbb0d720c455bd"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#abf5cb7559db6501609dbb0d720c455bd">CLR_RX_UNDER</a></td></tr>
<tr class="separator:abf5cb7559db6501609dbb0d720c455bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a447ac0d1916d2cd74f0683b5823f330e"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a447ac0d1916d2cd74f0683b5823f330e">CLR_RX_OVER</a></td></tr>
<tr class="separator:a447ac0d1916d2cd74f0683b5823f330e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ecb9486422a14068af6ff6cd94ef19e"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a6ecb9486422a14068af6ff6cd94ef19e">CLR_TX_OVER</a></td></tr>
<tr class="separator:a6ecb9486422a14068af6ff6cd94ef19e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12cc5f5462960e679e7e7ca4d0417380"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a12cc5f5462960e679e7e7ca4d0417380">CLR_RD_REQ</a></td></tr>
<tr class="separator:a12cc5f5462960e679e7e7ca4d0417380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade50db5f0165134b951c9c44daf0e7d2"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#ade50db5f0165134b951c9c44daf0e7d2">CLR_TX_ABRT</a></td></tr>
<tr class="separator:ade50db5f0165134b951c9c44daf0e7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63299570c92c7681fa1efed9bf48e7be"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a63299570c92c7681fa1efed9bf48e7be">CLR_RX_DONE</a></td></tr>
<tr class="separator:a63299570c92c7681fa1efed9bf48e7be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6d8dc7a43ba51ffb5c03e8f44b1478d"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#aa6d8dc7a43ba51ffb5c03e8f44b1478d">CLR_ACTIVITY</a></td></tr>
<tr class="separator:aa6d8dc7a43ba51ffb5c03e8f44b1478d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc8270d2d642b9402ed47dedefab6baf"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#afc8270d2d642b9402ed47dedefab6baf">CLR_STOP_DET</a></td></tr>
<tr class="separator:afc8270d2d642b9402ed47dedefab6baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab76f6532a4bf870e3c3c4b505ee53321"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#ab76f6532a4bf870e3c3c4b505ee53321">CLR_START_DET</a></td></tr>
<tr class="separator:ab76f6532a4bf870e3c3c4b505ee53321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95d776aa3f144d210cea611d877285bc"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a95d776aa3f144d210cea611d877285bc">CLR_GEN_CALL</a></td></tr>
<tr class="separator:a95d776aa3f144d210cea611d877285bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77f1a78e79a0058a2c5fcc0a042227c7"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a77f1a78e79a0058a2c5fcc0a042227c7">ENABLE</a></td></tr>
<tr class="separator:a77f1a78e79a0058a2c5fcc0a042227c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b64345d948f4dcb4da09b40463f732c"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a1b64345d948f4dcb4da09b40463f732c">STATUS</a></td></tr>
<tr class="separator:a1b64345d948f4dcb4da09b40463f732c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f0ba7d7fd94557309bdde66fe46565f"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a0f0ba7d7fd94557309bdde66fe46565f">TXFLR</a></td></tr>
<tr class="separator:a0f0ba7d7fd94557309bdde66fe46565f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a177403f38132923da74eda10288e0532"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a177403f38132923da74eda10288e0532">RXFLR</a></td></tr>
<tr class="separator:a177403f38132923da74eda10288e0532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa09e09148502ab9c84490723f61c9980"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#aa09e09148502ab9c84490723f61c9980">SDA_HOLD</a></td></tr>
<tr class="separator:aa09e09148502ab9c84490723f61c9980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a179171c9cf95db1486d7cc466f4d70b5"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a179171c9cf95db1486d7cc466f4d70b5">TX_ABRT_SOURCE</a></td></tr>
<tr class="separator:a179171c9cf95db1486d7cc466f4d70b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9c51c17f8780aa65a72d9fa2d3fa667"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#ad9c51c17f8780aa65a72d9fa2d3fa667">SLV_DATA_NACK_ONLY</a></td></tr>
<tr class="separator:ad9c51c17f8780aa65a72d9fa2d3fa667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a258a42c3692e2577b484d7585b10f75b"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a258a42c3692e2577b484d7585b10f75b">DMA_CR</a></td></tr>
<tr class="separator:a258a42c3692e2577b484d7585b10f75b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79e4f4ca0905a06df734c0c12948ef29"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a79e4f4ca0905a06df734c0c12948ef29">DMA_TDLR</a></td></tr>
<tr class="separator:a79e4f4ca0905a06df734c0c12948ef29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaaed474139288373949880384405528"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#abaaed474139288373949880384405528">DMA_RDLR</a></td></tr>
<tr class="separator:abaaed474139288373949880384405528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a976f98891bdbe2c8924aba149fb0d3e6"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a976f98891bdbe2c8924aba149fb0d3e6">SDA_SETUP</a></td></tr>
<tr class="separator:a976f98891bdbe2c8924aba149fb0d3e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a124bd70842fb17cb14a8c07ccde93433"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a124bd70842fb17cb14a8c07ccde93433">ACK_GENERAL_CALL</a></td></tr>
<tr class="separator:a124bd70842fb17cb14a8c07ccde93433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7277cf2f745b105eb782c7aca144d32d"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a7277cf2f745b105eb782c7aca144d32d">ENABLE_STATUS</a></td></tr>
<tr class="separator:a7277cf2f745b105eb782c7aca144d32d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6838c7d732177820f6a586feb9d3c401"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a6838c7d732177820f6a586feb9d3c401">FS_SPKLEN</a></td></tr>
<tr class="separator:a6838c7d732177820f6a586feb9d3c401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a6c33435059c7611dda0702268ad2a7"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a3a6c33435059c7611dda0702268ad2a7">HS_SPKLEN</a></td></tr>
<tr class="separator:a3a6c33435059c7611dda0702268ad2a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1f6e30a5b7d7d11e40a89f268228a11"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#ad1f6e30a5b7d7d11e40a89f268228a11">CLR_RESTART_DET</a></td></tr>
<tr class="separator:ad1f6e30a5b7d7d11e40a89f268228a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab27c150289cc8b96b1c5054cf9f2a869"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#ab27c150289cc8b96b1c5054cf9f2a869">SCL_STUCK_AT_LOW_TIMEOUT</a></td></tr>
<tr class="separator:ab27c150289cc8b96b1c5054cf9f2a869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfc0aa22a69edd308c47053bc29d0416"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#adfc0aa22a69edd308c47053bc29d0416">SDA_STUCK_AT_LOW_TIMEOUT</a></td></tr>
<tr class="separator:adfc0aa22a69edd308c47053bc29d0416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc14f35eca7d505101964f087884b864"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#abc14f35eca7d505101964f087884b864">CLR_SCL_STUCK_DET</a></td></tr>
<tr class="separator:abc14f35eca7d505101964f087884b864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af86c61a5d38a4fc9cef942a12744486b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a></td></tr>
<tr class="separator:af86c61a5d38a4fc9cef942a12744486b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a412023a53933063dc07ec2e225224270"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a412023a53933063dc07ec2e225224270">SMBUS_CLK_LOW_SEXT</a></td></tr>
<tr class="separator:a412023a53933063dc07ec2e225224270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21bf7592ffcc810b935631c2f61bcabc"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a21bf7592ffcc810b935631c2f61bcabc">SMBUS_CLK_LOW_MEXT</a></td></tr>
<tr class="separator:a21bf7592ffcc810b935631c2f61bcabc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac600453657381294147101a4e64e3389"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#ac600453657381294147101a4e64e3389">SMBUS_THIGH_MAX_IDLE_COUNT</a></td></tr>
<tr class="separator:ac600453657381294147101a4e64e3389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3c3927a128212417cf2fa7f0702547b"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#af3c3927a128212417cf2fa7f0702547b">SMBUS_INTR_STAT</a></td></tr>
<tr class="separator:af3c3927a128212417cf2fa7f0702547b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab71eeca454db679bed10d15435ca3eee"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#ab71eeca454db679bed10d15435ca3eee">SMBUS_INTR_MASK</a></td></tr>
<tr class="separator:ab71eeca454db679bed10d15435ca3eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b14bfb76665672aaa810c2e0903d4ed"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a7b14bfb76665672aaa810c2e0903d4ed">SMBUS_RAW_INTR_STAT</a></td></tr>
<tr class="separator:a7b14bfb76665672aaa810c2e0903d4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaed777260659245c3e9b05b7bdf1e9f8"><td class="memItemLeft" align="right" valign="top">__OM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#aaed777260659245c3e9b05b7bdf1e9f8">CLR_SMBUS_INTR</a></td></tr>
<tr class="separator:aaed777260659245c3e9b05b7bdf1e9f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73e3f2db1aeaf39917bbfe966c1b5f08"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a73e3f2db1aeaf39917bbfe966c1b5f08">OPTIONAL_SAR</a></td></tr>
<tr class="separator:a73e3f2db1aeaf39917bbfe966c1b5f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3e378f2d766a424d5a98a7bd544ad3e"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#ab3e378f2d766a424d5a98a7bd544ad3e">SMBUS_UDID_LSB</a></td></tr>
<tr class="separator:ab3e378f2d766a424d5a98a7bd544ad3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">结构体成员变量说明</h2>
<a id="a124bd70842fb17cb14a8c07ccde93433"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a124bd70842fb17cb14a8c07ccde93433">&#9670;&nbsp;</a></span>ACK_GENERAL_CALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t ACK_GENERAL_CALL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C ACK General Call Register, Address offset: 0x098 </p>

</div>
</div>
<a id="aa6d8dc7a43ba51ffb5c03e8f44b1478d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6d8dc7a43ba51ffb5c03e8f44b1478d">&#9670;&nbsp;</a></span>CLR_ACTIVITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CLR_ACTIVITY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear ACTIVITY Interrupt Register, Address offset: 0x05C </p>

</div>
</div>
<a id="a95d776aa3f144d210cea611d877285bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95d776aa3f144d210cea611d877285bc">&#9670;&nbsp;</a></span>CLR_GEN_CALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CLR_GEN_CALL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear GEN_CALL Interrupt Register, Address offset: 0x068 </p>

</div>
</div>
<a id="af4dec08296ac422cb7d2f3a4a8034c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4dec08296ac422cb7d2f3a4a8034c97">&#9670;&nbsp;</a></span>CLR_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CLR_INTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear Combined and Individual Interrupt Register, Address offset: 0x040 </p>

</div>
</div>
<a id="a12cc5f5462960e679e7e7ca4d0417380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12cc5f5462960e679e7e7ca4d0417380">&#9670;&nbsp;</a></span>CLR_RD_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CLR_RD_REQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear RD_REQ Interrupt Register, Address offset: 0x050 </p>

</div>
</div>
<a id="ad1f6e30a5b7d7d11e40a89f268228a11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1f6e30a5b7d7d11e40a89f268228a11">&#9670;&nbsp;</a></span>CLR_RESTART_DET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CLR_RESTART_DET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear RESTART_DET Interrupt Register, Address offset: 0x0A8 </p>

</div>
</div>
<a id="a63299570c92c7681fa1efed9bf48e7be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63299570c92c7681fa1efed9bf48e7be">&#9670;&nbsp;</a></span>CLR_RX_DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CLR_RX_DONE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear RX_DONE Interrupt Register, Address offset: 0x058 </p>

</div>
</div>
<a id="a447ac0d1916d2cd74f0683b5823f330e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a447ac0d1916d2cd74f0683b5823f330e">&#9670;&nbsp;</a></span>CLR_RX_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CLR_RX_OVER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear RX_OVER Interrupt Register, Address offset: 0x048 </p>

</div>
</div>
<a id="abf5cb7559db6501609dbb0d720c455bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf5cb7559db6501609dbb0d720c455bd">&#9670;&nbsp;</a></span>CLR_RX_UNDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CLR_RX_UNDER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear RX_UNDER Interrupt Register, Address offset: 0x044 </p>

</div>
</div>
<a id="abc14f35eca7d505101964f087884b864"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc14f35eca7d505101964f087884b864">&#9670;&nbsp;</a></span>CLR_SCL_STUCK_DET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CLR_SCL_STUCK_DET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear SCL Stuck at Low Detect Interrupt Register, Address offset: 0x0B4 </p>

</div>
</div>
<a id="aaed777260659245c3e9b05b7bdf1e9f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaed777260659245c3e9b05b7bdf1e9f8">&#9670;&nbsp;</a></span>CLR_SMBUS_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM uint32_t CLR_SMBUS_INTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMBus Clear Interrupt Register, Address offset: 0x0D4 </p>

</div>
</div>
<a id="ab76f6532a4bf870e3c3c4b505ee53321"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab76f6532a4bf870e3c3c4b505ee53321">&#9670;&nbsp;</a></span>CLR_START_DET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CLR_START_DET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear START_DET Interrupt Register, Address offset: 0x064 </p>

</div>
</div>
<a id="afc8270d2d642b9402ed47dedefab6baf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc8270d2d642b9402ed47dedefab6baf">&#9670;&nbsp;</a></span>CLR_STOP_DET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CLR_STOP_DET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear STOP_DET Interrupt Register, Address offset: 0x060 </p>

</div>
</div>
<a id="ade50db5f0165134b951c9c44daf0e7d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade50db5f0165134b951c9c44daf0e7d2">&#9670;&nbsp;</a></span>CLR_TX_ABRT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CLR_TX_ABRT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear TX_ABRT Interrupt Register, Address offset: 0x054 </p>

</div>
</div>
<a id="a6ecb9486422a14068af6ff6cd94ef19e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ecb9486422a14068af6ff6cd94ef19e">&#9670;&nbsp;</a></span>CLR_TX_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t CLR_TX_OVER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear TX_OVER Interrupt Register, Address offset: 0x04C </p>

</div>
</div>
<a id="ac332e42fcb2950a7af3d63aa4949c22f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac332e42fcb2950a7af3d63aa4949c22f">&#9670;&nbsp;</a></span>CON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t CON</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Control Register, Address offset: 0x000 </p>

</div>
</div>
<a id="ae198fb584d597a1a4749e87250109ded"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae198fb584d597a1a4749e87250109ded">&#9670;&nbsp;</a></span>DATA_CMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t DATA_CMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Rx/Tx Data Buffer and Command Register, Address offset: 0x010 </p>

</div>
</div>
<a id="a258a42c3692e2577b484d7585b10f75b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a258a42c3692e2577b484d7585b10f75b">&#9670;&nbsp;</a></span>DMA_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t DMA_CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Control Register, Address offset: 0x088 </p>

</div>
</div>
<a id="abaaed474139288373949880384405528"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaaed474139288373949880384405528">&#9670;&nbsp;</a></span>DMA_RDLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t DMA_RDLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Receive Data Level Register, Address offset: 0x090 </p>

</div>
</div>
<a id="a79e4f4ca0905a06df734c0c12948ef29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79e4f4ca0905a06df734c0c12948ef29">&#9670;&nbsp;</a></span>DMA_TDLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t DMA_TDLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Transmit Data Level Register, Address offset: 0x08C </p>

</div>
</div>
<a id="a77f1a78e79a0058a2c5fcc0a042227c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77f1a78e79a0058a2c5fcc0a042227c7">&#9670;&nbsp;</a></span>ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t ENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Enable Register, Address offset: 0x06C </p>

</div>
</div>
<a id="a7277cf2f745b105eb782c7aca144d32d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7277cf2f745b105eb782c7aca144d32d">&#9670;&nbsp;</a></span>ENABLE_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t ENABLE_STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Enable Status Register, Address offset: 0x09C </p>

</div>
</div>
<a id="ab92586e40869dc8bf89831d82e1d005f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab92586e40869dc8bf89831d82e1d005f">&#9670;&nbsp;</a></span>FS_SCL_HCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t FS_SCL_HCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Fast Mode or Fast Mode Plus I2C Clock SCL High Count Register, Address offset: 0x01C </p>

</div>
</div>
<a id="a0684c03e9c7dca217e0a5a2e1f33f4b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0684c03e9c7dca217e0a5a2e1f33f4b1">&#9670;&nbsp;</a></span>FS_SCL_LCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t FS_SCL_LCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Fast Mode or Fast Mode Plus I2C Clock SCL Low Count Register, Address offset: 0x020 </p>

</div>
</div>
<a id="a6838c7d732177820f6a586feb9d3c401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6838c7d732177820f6a586feb9d3c401">&#9670;&nbsp;</a></span>FS_SPKLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t FS_SPKLEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C SS, FS or FM+ spike suppression limit, Address offset: 0x0A0 </p>

</div>
</div>
<a id="ae082f0311a05322cd0a2827941c1a78e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae082f0311a05322cd0a2827941c1a78e">&#9670;&nbsp;</a></span>HS_MADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t HS_MADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C High Speed Master Mode Code Address Register, Address offset: 0x00C </p>

</div>
</div>
<a id="a59814e1c49aabd02c0a07550d60a46f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59814e1c49aabd02c0a07550d60a46f5">&#9670;&nbsp;</a></span>HS_SCL_HCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t HS_SCL_HCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>High Speed I2C Clock SCL High Count Register, Address offset: 0x024 </p>

</div>
</div>
<a id="a9ceea81543b9df9c680e59772121269a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ceea81543b9df9c680e59772121269a">&#9670;&nbsp;</a></span>HS_SCL_LCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t HS_SCL_LCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>High Speed I2C Clock SCL Low Count Register, Address offset: 0x028 </p>

</div>
</div>
<a id="a3a6c33435059c7611dda0702268ad2a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a6c33435059c7611dda0702268ad2a7">&#9670;&nbsp;</a></span>HS_SPKLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t HS_SPKLEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C HS spike suppression limit, Address offset: 0x0A4 </p>

</div>
</div>
<a id="a4acb4e19949d1622373ef31ecc1dd5e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4acb4e19949d1622373ef31ecc1dd5e8">&#9670;&nbsp;</a></span>INTR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t INTR_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Interrupt Mask Register, Address offset: 0x030 </p>

</div>
</div>
<a id="a9d85e0219cdc9e69916be948b2ddfdf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d85e0219cdc9e69916be948b2ddfdf1">&#9670;&nbsp;</a></span>INTR_STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t INTR_STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Interrupt Status Register, Address offset: 0x02C </p>

</div>
</div>
<a id="a73e3f2db1aeaf39917bbfe966c1b5f08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73e3f2db1aeaf39917bbfe966c1b5f08">&#9670;&nbsp;</a></span>OPTIONAL_SAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t OPTIONAL_SAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Optional Slave Address Register, Address offset: 0x0D8 </p>

</div>
</div>
<a id="a364b54c3cfc9562609c53c89f01c41be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a364b54c3cfc9562609c53c89f01c41be">&#9670;&nbsp;</a></span>RAW_INTR_STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t RAW_INTR_STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Raw Interrupt Status Register, Address offset: 0x034 </p>

</div>
</div>
<a id="af86c61a5d38a4fc9cef942a12744486b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af86c61a5d38a4fc9cef942a12744486b">&#9670;&nbsp;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x0B8 </p>

</div>
</div>
<a id="a838709f71ed84d9893d98e35664cf6c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a838709f71ed84d9893d98e35664cf6c3">&#9670;&nbsp;</a></span>RX_TL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t RX_TL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Receive FIFO Threshold Register, Address offset: 0x038 </p>

</div>
</div>
<a id="a177403f38132923da74eda10288e0532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a177403f38132923da74eda10288e0532">&#9670;&nbsp;</a></span>RXFLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t RXFLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Receive FIFO Level Register, Address offset: 0x078 </p>

</div>
</div>
<a id="abbec6ba94658dc78accd90e4085baf07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbec6ba94658dc78accd90e4085baf07">&#9670;&nbsp;</a></span>SAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Slave Address Register, Address offset: 0x008 </p>

</div>
</div>
<a id="ab27c150289cc8b96b1c5054cf9f2a869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab27c150289cc8b96b1c5054cf9f2a869">&#9670;&nbsp;</a></span>SCL_STUCK_AT_LOW_TIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCL_STUCK_AT_LOW_TIMEOUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C SCL Stuck at Low Timeout, Address offset: 0x0AC </p>

</div>
</div>
<a id="aa09e09148502ab9c84490723f61c9980"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa09e09148502ab9c84490723f61c9980">&#9670;&nbsp;</a></span>SDA_HOLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SDA_HOLD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C SDA Hold Time Length Register, Address offset: 0x07C </p>

</div>
</div>
<a id="a976f98891bdbe2c8924aba149fb0d3e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a976f98891bdbe2c8924aba149fb0d3e6">&#9670;&nbsp;</a></span>SDA_SETUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SDA_SETUP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C SDA Setup Register, Address offset: 0x094 </p>

</div>
</div>
<a id="adfc0aa22a69edd308c47053bc29d0416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfc0aa22a69edd308c47053bc29d0416">&#9670;&nbsp;</a></span>SDA_STUCK_AT_LOW_TIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SDA_STUCK_AT_LOW_TIMEOUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C SDA Stuck at Low Timeout, Address offset: 0x0B0 </p>

</div>
</div>
<a id="ad9c51c17f8780aa65a72d9fa2d3fa667"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9c51c17f8780aa65a72d9fa2d3fa667">&#9670;&nbsp;</a></span>SLV_DATA_NACK_ONLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SLV_DATA_NACK_ONLY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Generate Slave Data NACK Register, Address offset: 0x084 </p>

</div>
</div>
<a id="a21bf7592ffcc810b935631c2f61bcabc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21bf7592ffcc810b935631c2f61bcabc">&#9670;&nbsp;</a></span>SMBUS_CLK_LOW_MEXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SMBUS_CLK_LOW_MEXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMBus Master Clock Extend Timeout Register, Address offset: 0x0C0 </p>

</div>
</div>
<a id="a412023a53933063dc07ec2e225224270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a412023a53933063dc07ec2e225224270">&#9670;&nbsp;</a></span>SMBUS_CLK_LOW_SEXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SMBUS_CLK_LOW_SEXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMBus Slave Clock Extend Timeout Register, Address offset: 0x0BC </p>

</div>
</div>
<a id="ab71eeca454db679bed10d15435ca3eee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab71eeca454db679bed10d15435ca3eee">&#9670;&nbsp;</a></span>SMBUS_INTR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SMBUS_INTR_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMBus Interrupt Mask Register, Address offset: 0x0CC </p>

</div>
</div>
<a id="af3c3927a128212417cf2fa7f0702547b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3c3927a128212417cf2fa7f0702547b">&#9670;&nbsp;</a></span>SMBUS_INTR_STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SMBUS_INTR_STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMBUS Interrupt Status Register, Address offset: 0x0C8 </p>

</div>
</div>
<a id="a7b14bfb76665672aaa810c2e0903d4ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b14bfb76665672aaa810c2e0903d4ed">&#9670;&nbsp;</a></span>SMBUS_RAW_INTR_STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SMBUS_RAW_INTR_STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMBus Raw Interrupt Status Register, Address offset: 0x0D0 </p>

</div>
</div>
<a id="ac600453657381294147101a4e64e3389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac600453657381294147101a4e64e3389">&#9670;&nbsp;</a></span>SMBUS_THIGH_MAX_IDLE_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SMBUS_THIGH_MAX_IDLE_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMBus Master THigh MAX Bus-idle count Register, Address offset: 0x0C4 </p>

</div>
</div>
<a id="ab3e378f2d766a424d5a98a7bd544ad3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3e378f2d766a424d5a98a7bd544ad3e">&#9670;&nbsp;</a></span>SMBUS_UDID_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SMBUS_UDID_LSB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMBUS ARP UDID LSB Register, Address offset: 0x0DC </p>

</div>
</div>
<a id="aa213266df9748a9fdd0b6c110f883075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa213266df9748a9fdd0b6c110f883075">&#9670;&nbsp;</a></span>SS_SCL_HCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SS_SCL_HCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Standard Speed I2C Clock SCL High Count Register, Address offset: 0x014 </p>

</div>
</div>
<a id="a053a3ee48078f2950d854faa440519ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a053a3ee48078f2950d854faa440519ff">&#9670;&nbsp;</a></span>SS_SCL_LCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SS_SCL_LCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Standard Speed I2C Clock SCL Low Count Register, Address offset: 0x018 </p>

</div>
</div>
<a id="a1b64345d948f4dcb4da09b40463f732c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b64345d948f4dcb4da09b40463f732c">&#9670;&nbsp;</a></span>STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Status Register, Address offset: 0x070 </p>

</div>
</div>
<a id="a5e3f79a6ea938cc5b71fd73712536dcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e3f79a6ea938cc5b71fd73712536dcc">&#9670;&nbsp;</a></span>TAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t TAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Target Address Register, Address offset: 0x004 </p>

</div>
</div>
<a id="a179171c9cf95db1486d7cc466f4d70b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a179171c9cf95db1486d7cc466f4d70b5">&#9670;&nbsp;</a></span>TX_ABRT_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t TX_ABRT_SOURCE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Transmit Abort Source Register, Address offset: 0x080 </p>

</div>
</div>
<a id="acc55113d655e79c7f0a7ec8e68656b6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc55113d655e79c7f0a7ec8e68656b6f">&#9670;&nbsp;</a></span>TX_TL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t TX_TL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Transmit FIFO Threshold Register, Address offset: 0x03C </p>

</div>
</div>
<a id="a0f0ba7d7fd94557309bdde66fe46565f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f0ba7d7fd94557309bdde66fe46565f">&#9670;&nbsp;</a></span>TXFLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t TXFLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Transmit FIFO Level Register, Address offset: 0x074 </p>

</div>
</div>
<hr/>该结构体的文档由以下文件生成:<ul>
<li><a class="el" href="wb32f10x_8h_source.html">wb32f10x.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by Westberry Technology (ChangZhou) Corp., Ltd. All rights reserved.
</small></address>
</body>
</html>
