*** Start analyzing build configuration ***
Auto-config - Scanning: F:\FPGA_prj\Fast_ref\FPGA-FAST
Auto-config - VLOG: F:\FPGA_prj\Fast_ref\FPGA-FAST
Auto-config - VHDL: F:\FPGA_prj\Fast_ref\FPGA-FAST
Auto-config - Wrote:
    F:\FPGA_prj\Fast_ref\FPGA-FAST\.dvt\default.build.auto.1
*** List of included argument files ***
    Build configuration file:  F:\FPGA_prj\Fast_ref\FPGA-FAST\.dvt\default.build
    -f F:\FPGA_prj\Fast_ref\FPGA-FAST\.dvt\default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in F:\FPGA_prj\Fast_ref\FPGA-FAST\.dvt\default.build.auto.1 at line 9
Invocation #2 +dvt_init+dvt in F:\FPGA_prj\Fast_ref\FPGA-FAST\.dvt\default.build.auto.1 at line 27
*** Done analyzing build configuration [172 ms] ***
*** Start VHDL build ***
*** Loading top files ***
Loading (1) F:\FPGA_prj\Fast_ref\FPGA-FAST\NMS.vhd ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\NMS.vhd [22 ms, 149 lines, VHDL_2008] ...
Loading (2) F:\FPGA_prj\Fast_ref\FPGA-FAST\NMS_FIFO.vhd ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\NMS_FIFO.vhd [16 ms, 240 lines, VHDL_2008] ...
Loading (3) F:\FPGA_prj\Fast_ref\FPGA-FAST\NMS_top.vhd ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\NMS_top.vhd [21 ms, 231 lines, VHDL_2008] ...
Loading (4) F:\FPGA_prj\Fast_ref\FPGA-FAST\contig_processor.vhd ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\contig_processor.vhd [11 ms, 172 lines, VHDL_2008] ...
Loading (5) F:\FPGA_prj\Fast_ref\FPGA-FAST\corner_score.vhd ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\corner_score.vhd [16 ms, 144 lines, VHDL_2008] ...
Loading (6) F:\FPGA_prj\Fast_ref\FPGA-FAST\fast_main_top.vhd ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\fast_main_top.vhd [17 ms, 285 lines, VHDL_2008] ...
Loading (7) F:\FPGA_prj\Fast_ref\FPGA-FAST\input_fifo.vhd ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\input_fifo.vhd [23 ms, 351 lines, VHDL_2008] ...
Loading (8) F:\FPGA_prj\Fast_ref\FPGA-FAST\main_part.vhd ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\main_part.vhd [37 ms, 429 lines, VHDL_2008] ...
Loading (9) F:\FPGA_prj\Fast_ref\FPGA-FAST\x_shifter.vhd ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\x_shifter.vhd [5 ms, 59 lines, VHDL_2008] ...
Loading (10) F:\FPGA_prj\Fast_ref\FPGA-FAST\y_shifter.vhd ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\y_shifter.vhd [4 ms, 58 lines, VHDL_2008] ...
Loading (11) F:\FPGA_prj\Fast_ref\FPGA-FAST\yx_shifter.vhd ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\yx_shifter.vhd [3 ms, 58 lines, VHDL_2008] ...
Loading (12) F:\FPGA_prj\Fast_ref\FPGA-FAST\FAST_with_NMS.vhd ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\FAST_with_NMS.vhd [6 ms, 99 lines, VHDL_2008] ...
*** Done parsing [419.0 ms] ***
*** Total number of lines [2 275] ***
Performing post full build step 1 (VHDL - RU) [11 ms] ...
*** Done VHDL build [441 ms] ***
*** Start SystemVerilog build ***
*** Loading top files ***
Loading (1) F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_top.sv ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_top.sv [94 ms, 86 lines, SystemVerilog_2012] ...
Loading (2) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\FAST_with_NMS.v ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\FAST_with_NMS.v [7 ms, 58 lines, Verilog_2001] ...
Loading (3) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\NMS.v ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\NMS.v [10 ms, 57 lines, Verilog_2001] ...
Loading (4) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\NMS_FIFO.v ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\NMS_FIFO.v [14 ms, 100 lines, Verilog_2001] ...
Loading (5) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\NMS_top.v ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\NMS_top.v [10 ms, 79 lines, Verilog_2001] ...
Loading (6) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\contig_processor.v ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\contig_processor.v [11 ms, 86 lines, Verilog_2001] ...
Loading (7) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\corner_score.v ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\corner_score.v [22 ms, 94 lines, Verilog_2001] ...
Loading (8) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_main_top.v ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_main_top.v [16 ms, 211 lines, Verilog_2001] ...
Loading (9) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\input_fifo.v ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\input_fifo.v [30 ms, 182 lines, Verilog_2001] ...
Loading (10) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\main_part.v ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\main_part.v [78 ms, 384 lines, Verilog_2001] ...
*** Done parsing [LT 101.0 ms, PT 281.0 ms, SGT 15%, UGT 5%] ***
*** Total number of lines [1 337] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [1 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [303 ms] ***
*** Start mixed mode extension build ***
Performing mixed post full build step 1 (VHDL - RU) [10 ms] ...
Performing mixed post full build step 2 (VHDL - RT) [123 ms] ...
Performing mixed post full build step 3 (VHDL - RD) [3 ms] ...
Performing mixed post full build step 4 (VHDL - FSC) [251 ms] ...
Performing mixed post full build step 5 (VHDL - US) [21 ms] ...
Performing mixed post full build step 6 (VHDL - RPC) [12 ms] ...
Performing mixed post full build step 1 (Verilog - RI) [0 ms] ...
Performing mixed post full build step 2 (Verilog - RC) [1 ms] ...
Performing mixed post full build step 3 (Verilog - RPC) [28 ms] ...
Performing mixed post full build step 4 (Verilog - RD) [2 ms] ...
Performing mixed post full build step 5 (Verilog - FSC) [114 ms] ...
Performing mixed post full build step 6 (Verilog - EV) [64 ms] ...
Performing mixed post full build step 7 (Verilog - US) [63 ms] ...
*** Done mixed mode extension build [781 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [10 ms] ***
*** Total build time [1s.701ms] ***
