----------------------------------------------------------------------------------
                                                       README
----------------------------------------------------------------------------------

<p>UVM is a Hardware Verification Language Methodology built on System Verilog and is 
one of the most popular and leading HVLs used in the industry.</p>

<p>You may download the base class libraries, source code, and reference guide from :
<a target="_blank" href="http://accellera.org/downloads/standards/uvm">Accellera</a></p>

<p>This repo will host many code examples to illustrate different features and general usage in UVM. Visit <a target="_blank" href="http://chipverify.com/uvm">ChipVerify</a> to learn more !</p>
 
<table style="font-size:small;">
  <tr>
    <th>Tag</th>
    <th>Desc.</th>
  </tr>
  <tr>
    <td>factory-override</td>
    <td>Example of how to override components by each of the four <code>set_*_override_by_*</code> methods
  </tr>
  <tr>
    <td>phasing</td>
    <td>Example of how phases of each component in a testbench will be executed</td>
  </tr>
  <tr>
    <td>reporting</td>
    <td>Example of how to use <code>`uvm_info</code> set of macros and <code>uvm_report_info()</code> methods</td>
  </tr>
  <tr>
    <td>uvm-intro</td>
    <td>Does a walkthrough of UVM testbench building by installing components one by one</td>
  </tr>
  <tr>
    <td>register-layer</td>
    <td>Build a register model and environment, perform read and write accesses</td>
  </tr>
  <tr>
    <td>virtual-sequence</td>
    <td>Example of how to build and use a virtual sequence without a separate virtual sequencer</td>
  </tr>
    <tr>
    <td>virtual-sequencer</td>
    <td>Example of how to build and use a virtual sequencer along with a virtual sequence</td>
  </tr>
  <tr>
    <td>TLM</td>
    <td>Examples related to TLM <code>get()</code>, <code>put()</code> and other methods</td>
  </tr>
  <tr>
    <td>misc</td>
    <td>Other miscellaneous examples to show certain features or clarify usage</td>
  </tr>
  <tr>
    <td>seq</td>
    <td>Examples that explore creation and usage of uvm sequences and sequence items</td>
  </tr>
  <tr>
    <td>file-includes</td>
    <td>Examples that show a few styles in which files can be arranged and included for compilation</td>
  </tr>
  <tr>
    <td>uvm-printer</td>
    <td>Shows how to print UVM data objects, and different print format styles</td>
  </tr>
</table>
