
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v' to AST representation.
Generating RTLIL representation for module `\wordwise_bram'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: wordwise_bram       
Automatically selected wordwise_bram as design top module.

2.2. Analyzing design hierarchy..
Top module:  \wordwise_bram

2.3. Analyzing design hierarchy..
Top module:  \wordwise_bram
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:63$71 in module wordwise_bram.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:48$21 in module wordwise_bram.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 34 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:63$71'.
     1/33: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$20_EN[63:0]$120
     2/33: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$20_DATA[63:0]$119
     3/33: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$20_ADDR[3:0]$118
     4/33: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$19_EN[63:0]$117
     5/33: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$19_DATA[63:0]$116
     6/33: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$19_ADDR[3:0]$115
     7/33: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$18_EN[63:0]$114
     8/33: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$18_DATA[63:0]$113
     9/33: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$18_ADDR[3:0]$112
    10/33: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$17_EN[63:0]$111
    11/33: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$17_DATA[63:0]$110
    12/33: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$17_ADDR[3:0]$109
    13/33: $3\i[3:0]
    14/33: $1$mem2bits$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:67$16[63:0]$92
    15/33: $0\q1[63:0] [63:48]
    16/33: $0\q1[63:0] [47:32]
    17/33: $1$mem2bits$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:67$15[63:0]$91
    18/33: $0\q1[63:0] [31:16]
    19/33: $1$mem2bits$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:67$14[63:0]$90
    20/33: $0\q1[63:0] [15:0]
    21/33: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$20_EN[63:0]$104
    22/33: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$20_DATA[63:0]$103
    23/33: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$20_ADDR[3:0]$102
    24/33: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$19_EN[63:0]$101
    25/33: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$19_DATA[63:0]$100
    26/33: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$19_ADDR[3:0]$99
    27/33: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$18_EN[63:0]$98
    28/33: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$18_DATA[63:0]$97
    29/33: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$18_ADDR[3:0]$96
    30/33: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$17_EN[63:0]$95
    31/33: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$17_DATA[63:0]$94
    32/33: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$17_ADDR[3:0]$93
    33/33: $1$mem2bits$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:67$13[63:0]$89
Creating decoders for process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:48$21'.
     1/33: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$12_EN[63:0]$70
     2/33: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$12_DATA[63:0]$69
     3/33: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$12_ADDR[3:0]$68
     4/33: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$11_EN[63:0]$67
     5/33: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$11_DATA[63:0]$66
     6/33: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$11_ADDR[3:0]$65
     7/33: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$10_EN[63:0]$64
     8/33: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$10_DATA[63:0]$63
     9/33: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$10_ADDR[3:0]$62
    10/33: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$9_EN[63:0]$61
    11/33: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$9_DATA[63:0]$60
    12/33: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$9_ADDR[3:0]$59
    13/33: $1\i[3:0]
    14/33: $1$mem2bits$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:52$8[63:0]$42
    15/33: $0\q0[63:0] [63:48]
    16/33: $0\q0[63:0] [47:32]
    17/33: $1$mem2bits$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:52$7[63:0]$41
    18/33: $0\q0[63:0] [31:16]
    19/33: $1$mem2bits$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:52$6[63:0]$40
    20/33: $0\q0[63:0] [15:0]
    21/33: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$12_EN[63:0]$54
    22/33: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$12_DATA[63:0]$53
    23/33: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$12_ADDR[3:0]$52
    24/33: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$11_EN[63:0]$51
    25/33: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$11_DATA[63:0]$50
    26/33: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$11_ADDR[3:0]$49
    27/33: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$10_EN[63:0]$48
    28/33: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$10_DATA[63:0]$47
    29/33: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$10_ADDR[3:0]$46
    30/33: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$9_EN[63:0]$45
    31/33: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$9_DATA[63:0]$44
    32/33: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$9_ADDR[3:0]$43
    33/33: $1$mem2bits$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:52$5[63:0]$39

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\wordwise_bram.\q1' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:63$71'.
  created $dff cell `$procdff$389' with positive edge clock.
Creating register for signal `\wordwise_bram.\i' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:63$71'.
  created $dff cell `$procdff$390' with positive edge clock.
Creating register for signal `\wordwise_bram.$mem2bits$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:67$13' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:63$71'.
  created $dff cell `$procdff$391' with positive edge clock.
Creating register for signal `\wordwise_bram.$mem2bits$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:67$14' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:63$71'.
  created $dff cell `$procdff$392' with positive edge clock.
Creating register for signal `\wordwise_bram.$mem2bits$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:67$15' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:63$71'.
  created $dff cell `$procdff$393' with positive edge clock.
Creating register for signal `\wordwise_bram.$mem2bits$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:67$16' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:63$71'.
  created $dff cell `$procdff$394' with positive edge clock.
Creating register for signal `\wordwise_bram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$17_ADDR' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:63$71'.
  created $dff cell `$procdff$395' with positive edge clock.
Creating register for signal `\wordwise_bram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$17_DATA' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:63$71'.
  created $dff cell `$procdff$396' with positive edge clock.
Creating register for signal `\wordwise_bram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$17_EN' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:63$71'.
  created $dff cell `$procdff$397' with positive edge clock.
Creating register for signal `\wordwise_bram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$18_ADDR' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:63$71'.
  created $dff cell `$procdff$398' with positive edge clock.
Creating register for signal `\wordwise_bram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$18_DATA' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:63$71'.
  created $dff cell `$procdff$399' with positive edge clock.
Creating register for signal `\wordwise_bram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$18_EN' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:63$71'.
  created $dff cell `$procdff$400' with positive edge clock.
Creating register for signal `\wordwise_bram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$19_ADDR' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:63$71'.
  created $dff cell `$procdff$401' with positive edge clock.
Creating register for signal `\wordwise_bram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$19_DATA' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:63$71'.
  created $dff cell `$procdff$402' with positive edge clock.
Creating register for signal `\wordwise_bram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$19_EN' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:63$71'.
  created $dff cell `$procdff$403' with positive edge clock.
Creating register for signal `\wordwise_bram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$20_ADDR' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:63$71'.
  created $dff cell `$procdff$404' with positive edge clock.
Creating register for signal `\wordwise_bram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$20_DATA' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:63$71'.
  created $dff cell `$procdff$405' with positive edge clock.
Creating register for signal `\wordwise_bram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$20_EN' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:63$71'.
  created $dff cell `$procdff$406' with positive edge clock.
Creating register for signal `\wordwise_bram.\q0' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:48$21'.
  created $dff cell `$procdff$407' with positive edge clock.
Creating register for signal `\wordwise_bram.\i' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:48$21'.
  created $dff cell `$procdff$408' with positive edge clock.
Creating register for signal `\wordwise_bram.$mem2bits$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:52$5' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:48$21'.
  created $dff cell `$procdff$409' with positive edge clock.
Creating register for signal `\wordwise_bram.$mem2bits$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:52$6' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:48$21'.
  created $dff cell `$procdff$410' with positive edge clock.
Creating register for signal `\wordwise_bram.$mem2bits$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:52$7' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:48$21'.
  created $dff cell `$procdff$411' with positive edge clock.
Creating register for signal `\wordwise_bram.$mem2bits$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:52$8' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:48$21'.
  created $dff cell `$procdff$412' with positive edge clock.
Creating register for signal `\wordwise_bram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$9_ADDR' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:48$21'.
  created $dff cell `$procdff$413' with positive edge clock.
Creating register for signal `\wordwise_bram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$9_DATA' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:48$21'.
  created $dff cell `$procdff$414' with positive edge clock.
Creating register for signal `\wordwise_bram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$9_EN' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:48$21'.
  created $dff cell `$procdff$415' with positive edge clock.
Creating register for signal `\wordwise_bram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$10_ADDR' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:48$21'.
  created $dff cell `$procdff$416' with positive edge clock.
Creating register for signal `\wordwise_bram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$10_DATA' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:48$21'.
  created $dff cell `$procdff$417' with positive edge clock.
Creating register for signal `\wordwise_bram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$10_EN' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:48$21'.
  created $dff cell `$procdff$418' with positive edge clock.
Creating register for signal `\wordwise_bram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$11_ADDR' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:48$21'.
  created $dff cell `$procdff$419' with positive edge clock.
Creating register for signal `\wordwise_bram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$11_DATA' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:48$21'.
  created $dff cell `$procdff$420' with positive edge clock.
Creating register for signal `\wordwise_bram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$11_EN' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:48$21'.
  created $dff cell `$procdff$421' with positive edge clock.
Creating register for signal `\wordwise_bram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$12_ADDR' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:48$21'.
  created $dff cell `$procdff$422' with positive edge clock.
Creating register for signal `\wordwise_bram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$12_DATA' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:48$21'.
  created $dff cell `$procdff$423' with positive edge clock.
Creating register for signal `\wordwise_bram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$12_EN' using process `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:48$21'.
  created $dff cell `$procdff$424' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 5 empty switches in `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:63$71'.
Removing empty process `wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:63$71'.
Found and cleaned up 5 empty switches in `\wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:48$21'.
Removing empty process `wordwise_bram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:48$21'.
Cleaned up 10 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module wordwise_bram.
<suppressed ~2 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wordwise_bram.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wordwise_bram'.
<suppressed ~42 debug messages>
Removed a total of 14 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wordwise_bram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$387.
    dead port 2/2 on $mux $procmux$387.
    dead port 1/2 on $mux $procmux$345.
    dead port 2/2 on $mux $procmux$345.
    dead port 1/2 on $mux $procmux$339.
    dead port 2/2 on $mux $procmux$339.
    dead port 1/2 on $mux $procmux$330.
    dead port 2/2 on $mux $procmux$330.
    dead port 1/2 on $mux $procmux$325.
    dead port 1/2 on $mux $procmux$319.
    dead port 1/2 on $mux $procmux$313.
    dead port 1/2 on $mux $procmux$307.
    dead port 1/2 on $mux $procmux$301.
    dead port 1/2 on $mux $procmux$295.
    dead port 1/2 on $mux $procmux$289.
    dead port 1/2 on $mux $procmux$283.
    dead port 1/2 on $mux $procmux$277.
    dead port 1/2 on $mux $procmux$271.
    dead port 1/2 on $mux $procmux$265.
    dead port 1/2 on $mux $procmux$259.
    dead port 1/2 on $mux $procmux$253.
    dead port 2/2 on $mux $procmux$253.
    dead port 1/2 on $mux $procmux$211.
    dead port 2/2 on $mux $procmux$211.
    dead port 1/2 on $mux $procmux$205.
    dead port 2/2 on $mux $procmux$205.
    dead port 1/2 on $mux $procmux$196.
    dead port 2/2 on $mux $procmux$196.
    dead port 1/2 on $mux $procmux$191.
    dead port 1/2 on $mux $procmux$185.
    dead port 1/2 on $mux $procmux$179.
    dead port 1/2 on $mux $procmux$173.
    dead port 1/2 on $mux $procmux$167.
    dead port 1/2 on $mux $procmux$161.
    dead port 1/2 on $mux $procmux$155.
    dead port 1/2 on $mux $procmux$149.
    dead port 1/2 on $mux $procmux$143.
    dead port 1/2 on $mux $procmux$137.
    dead port 1/2 on $mux $procmux$131.
    dead port 1/2 on $mux $procmux$125.
Removed 40 multiplexer ports.
<suppressed ~32 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wordwise_bram.
    Consolidated identical input bits for $mux cell $procmux$310:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'0000000000000000000000000000000000000000000000001111111111111111, Y=$procmux$310_Y
      New ports: A=1'0, B=1'1, Y=$procmux$310_Y [0]
      New connections: $procmux$310_Y [63:1] = { 48'000000000000000000000000000000000000000000000000 $procmux$310_Y [0] $procmux$310_Y [0] $procmux$310_Y [0] $procmux$310_Y [0] $procmux$310_Y [0] $procmux$310_Y [0] $procmux$310_Y [0] $procmux$310_Y [0] $procmux$310_Y [0] $procmux$310_Y [0] $procmux$310_Y [0] $procmux$310_Y [0] $procmux$310_Y [0] $procmux$310_Y [0] $procmux$310_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$292:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'0000000000000000000000000000000011111111111111110000000000000000, Y=$procmux$292_Y
      New ports: A=1'0, B=1'1, Y=$procmux$292_Y [16]
      New connections: { $procmux$292_Y [63:17] $procmux$292_Y [15:0] } = { 32'00000000000000000000000000000000 $procmux$292_Y [16] $procmux$292_Y [16] $procmux$292_Y [16] $procmux$292_Y [16] $procmux$292_Y [16] $procmux$292_Y [16] $procmux$292_Y [16] $procmux$292_Y [16] $procmux$292_Y [16] $procmux$292_Y [16] $procmux$292_Y [16] $procmux$292_Y [16] $procmux$292_Y [16] $procmux$292_Y [16] $procmux$292_Y [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$274:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'0000000000000000111111111111111100000000000000000000000000000000, Y=$procmux$274_Y
      New ports: A=1'0, B=1'1, Y=$procmux$274_Y [32]
      New connections: { $procmux$274_Y [63:33] $procmux$274_Y [31:0] } = { 16'0000000000000000 $procmux$274_Y [32] $procmux$274_Y [32] $procmux$274_Y [32] $procmux$274_Y [32] $procmux$274_Y [32] $procmux$274_Y [32] $procmux$274_Y [32] $procmux$274_Y [32] $procmux$274_Y [32] $procmux$274_Y [32] $procmux$274_Y [32] $procmux$274_Y [32] $procmux$274_Y [32] $procmux$274_Y [32] $procmux$274_Y [32] 32'00000000000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$256:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111000000000000000000000000000000000000000000000000, Y=$procmux$256_Y
      New ports: A=1'0, B=1'1, Y=$procmux$256_Y [48]
      New connections: { $procmux$256_Y [63:49] $procmux$256_Y [47:0] } = { $procmux$256_Y [48] $procmux$256_Y [48] $procmux$256_Y [48] $procmux$256_Y [48] $procmux$256_Y [48] $procmux$256_Y [48] $procmux$256_Y [48] $procmux$256_Y [48] $procmux$256_Y [48] $procmux$256_Y [48] $procmux$256_Y [48] $procmux$256_Y [48] $procmux$256_Y [48] $procmux$256_Y [48] $procmux$256_Y [48] 48'000000000000000000000000000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$176:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'0000000000000000000000000000000000000000000000001111111111111111, Y=$procmux$176_Y
      New ports: A=1'0, B=1'1, Y=$procmux$176_Y [0]
      New connections: $procmux$176_Y [63:1] = { 48'000000000000000000000000000000000000000000000000 $procmux$176_Y [0] $procmux$176_Y [0] $procmux$176_Y [0] $procmux$176_Y [0] $procmux$176_Y [0] $procmux$176_Y [0] $procmux$176_Y [0] $procmux$176_Y [0] $procmux$176_Y [0] $procmux$176_Y [0] $procmux$176_Y [0] $procmux$176_Y [0] $procmux$176_Y [0] $procmux$176_Y [0] $procmux$176_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$158:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'0000000000000000000000000000000011111111111111110000000000000000, Y=$procmux$158_Y
      New ports: A=1'0, B=1'1, Y=$procmux$158_Y [16]
      New connections: { $procmux$158_Y [63:17] $procmux$158_Y [15:0] } = { 32'00000000000000000000000000000000 $procmux$158_Y [16] $procmux$158_Y [16] $procmux$158_Y [16] $procmux$158_Y [16] $procmux$158_Y [16] $procmux$158_Y [16] $procmux$158_Y [16] $procmux$158_Y [16] $procmux$158_Y [16] $procmux$158_Y [16] $procmux$158_Y [16] $procmux$158_Y [16] $procmux$158_Y [16] $procmux$158_Y [16] $procmux$158_Y [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$140:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'0000000000000000111111111111111100000000000000000000000000000000, Y=$procmux$140_Y
      New ports: A=1'0, B=1'1, Y=$procmux$140_Y [32]
      New connections: { $procmux$140_Y [63:33] $procmux$140_Y [31:0] } = { 16'0000000000000000 $procmux$140_Y [32] $procmux$140_Y [32] $procmux$140_Y [32] $procmux$140_Y [32] $procmux$140_Y [32] $procmux$140_Y [32] $procmux$140_Y [32] $procmux$140_Y [32] $procmux$140_Y [32] $procmux$140_Y [32] $procmux$140_Y [32] $procmux$140_Y [32] $procmux$140_Y [32] $procmux$140_Y [32] $procmux$140_Y [32] 32'00000000000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$122:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111000000000000000000000000000000000000000000000000, Y=$procmux$122_Y
      New ports: A=1'0, B=1'1, Y=$procmux$122_Y [48]
      New connections: { $procmux$122_Y [63:49] $procmux$122_Y [47:0] } = { $procmux$122_Y [48] $procmux$122_Y [48] $procmux$122_Y [48] $procmux$122_Y [48] $procmux$122_Y [48] $procmux$122_Y [48] $procmux$122_Y [48] $procmux$122_Y [48] $procmux$122_Y [48] $procmux$122_Y [48] $procmux$122_Y [48] $procmux$122_Y [48] $procmux$122_Y [48] $procmux$122_Y [48] $procmux$122_Y [48] 48'000000000000000000000000000000000000000000000000 }
  Optimizing cells in module \wordwise_bram.
    Consolidated identical input bits for $mux cell $procmux$378:
      Old ports: A=$2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$9_EN[63:0]$61, B=64'0000000000000000000000000000000000000000000000000000000000000000, Y=$procmux$378_Y
      New ports: A=$procmux$310_Y [0], B=1'0, Y=$procmux$378_Y [0]
      New connections: $procmux$378_Y [63:1] = { 48'000000000000000000000000000000000000000000000000 $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$369:
      Old ports: A=$2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$10_EN[63:0]$64, B=64'0000000000000000000000000000000000000000000000000000000000000000, Y=$procmux$369_Y
      New ports: A=$procmux$292_Y [16], B=1'0, Y=$procmux$369_Y [16]
      New connections: { $procmux$369_Y [63:17] $procmux$369_Y [15:0] } = { 32'00000000000000000000000000000000 $procmux$369_Y [16] $procmux$369_Y [16] $procmux$369_Y [16] $procmux$369_Y [16] $procmux$369_Y [16] $procmux$369_Y [16] $procmux$369_Y [16] $procmux$369_Y [16] $procmux$369_Y [16] $procmux$369_Y [16] $procmux$369_Y [16] $procmux$369_Y [16] $procmux$369_Y [16] $procmux$369_Y [16] $procmux$369_Y [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$360:
      Old ports: A=$2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$11_EN[63:0]$67, B=64'0000000000000000000000000000000000000000000000000000000000000000, Y=$procmux$360_Y
      New ports: A=$procmux$274_Y [32], B=1'0, Y=$procmux$360_Y [32]
      New connections: { $procmux$360_Y [63:33] $procmux$360_Y [31:0] } = { 16'0000000000000000 $procmux$360_Y [32] $procmux$360_Y [32] $procmux$360_Y [32] $procmux$360_Y [32] $procmux$360_Y [32] $procmux$360_Y [32] $procmux$360_Y [32] $procmux$360_Y [32] $procmux$360_Y [32] $procmux$360_Y [32] $procmux$360_Y [32] $procmux$360_Y [32] $procmux$360_Y [32] $procmux$360_Y [32] $procmux$360_Y [32] 32'00000000000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$351:
      Old ports: A=$2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:57$12_EN[63:0]$70, B=64'0000000000000000000000000000000000000000000000000000000000000000, Y=$procmux$351_Y
      New ports: A=$procmux$256_Y [48], B=1'0, Y=$procmux$351_Y [48]
      New connections: { $procmux$351_Y [63:49] $procmux$351_Y [47:0] } = { $procmux$351_Y [48] $procmux$351_Y [48] $procmux$351_Y [48] $procmux$351_Y [48] $procmux$351_Y [48] $procmux$351_Y [48] $procmux$351_Y [48] $procmux$351_Y [48] $procmux$351_Y [48] $procmux$351_Y [48] $procmux$351_Y [48] $procmux$351_Y [48] $procmux$351_Y [48] $procmux$351_Y [48] $procmux$351_Y [48] 48'000000000000000000000000000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$244:
      Old ports: A=$2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$17_EN[63:0]$111, B=64'0000000000000000000000000000000000000000000000000000000000000000, Y=$procmux$244_Y
      New ports: A=$procmux$176_Y [0], B=1'0, Y=$procmux$244_Y [0]
      New connections: $procmux$244_Y [63:1] = { 48'000000000000000000000000000000000000000000000000 $procmux$244_Y [0] $procmux$244_Y [0] $procmux$244_Y [0] $procmux$244_Y [0] $procmux$244_Y [0] $procmux$244_Y [0] $procmux$244_Y [0] $procmux$244_Y [0] $procmux$244_Y [0] $procmux$244_Y [0] $procmux$244_Y [0] $procmux$244_Y [0] $procmux$244_Y [0] $procmux$244_Y [0] $procmux$244_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$235:
      Old ports: A=$2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$18_EN[63:0]$114, B=64'0000000000000000000000000000000000000000000000000000000000000000, Y=$procmux$235_Y
      New ports: A=$procmux$158_Y [16], B=1'0, Y=$procmux$235_Y [16]
      New connections: { $procmux$235_Y [63:17] $procmux$235_Y [15:0] } = { 32'00000000000000000000000000000000 $procmux$235_Y [16] $procmux$235_Y [16] $procmux$235_Y [16] $procmux$235_Y [16] $procmux$235_Y [16] $procmux$235_Y [16] $procmux$235_Y [16] $procmux$235_Y [16] $procmux$235_Y [16] $procmux$235_Y [16] $procmux$235_Y [16] $procmux$235_Y [16] $procmux$235_Y [16] $procmux$235_Y [16] $procmux$235_Y [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$226:
      Old ports: A=$2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$19_EN[63:0]$117, B=64'0000000000000000000000000000000000000000000000000000000000000000, Y=$procmux$226_Y
      New ports: A=$procmux$140_Y [32], B=1'0, Y=$procmux$226_Y [32]
      New connections: { $procmux$226_Y [63:33] $procmux$226_Y [31:0] } = { 16'0000000000000000 $procmux$226_Y [32] $procmux$226_Y [32] $procmux$226_Y [32] $procmux$226_Y [32] $procmux$226_Y [32] $procmux$226_Y [32] $procmux$226_Y [32] $procmux$226_Y [32] $procmux$226_Y [32] $procmux$226_Y [32] $procmux$226_Y [32] $procmux$226_Y [32] $procmux$226_Y [32] $procmux$226_Y [32] $procmux$226_Y [32] 32'00000000000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$217:
      Old ports: A=$2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:72$20_EN[63:0]$120, B=64'0000000000000000000000000000000000000000000000000000000000000000, Y=$procmux$217_Y
      New ports: A=$procmux$122_Y [48], B=1'0, Y=$procmux$217_Y [48]
      New connections: { $procmux$217_Y [63:49] $procmux$217_Y [47:0] } = { $procmux$217_Y [48] $procmux$217_Y [48] $procmux$217_Y [48] $procmux$217_Y [48] $procmux$217_Y [48] $procmux$217_Y [48] $procmux$217_Y [48] $procmux$217_Y [48] $procmux$217_Y [48] $procmux$217_Y [48] $procmux$217_Y [48] $procmux$217_Y [48] $procmux$217_Y [48] $procmux$217_Y [48] $procmux$217_Y [48] 48'000000000000000000000000000000000000000000000000 }
  Optimizing cells in module \wordwise_bram.
Performed a total of 16 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wordwise_bram'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$389 ($dff) from module wordwise_bram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:67$108_DATA, Q = \q1).
Adding EN signal on $procdff$407 ($dff) from module wordwise_bram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v:52$58_DATA, Q = \q0).
Setting constant 0-bit at position 0 on $procdff$408 ($dff) from module wordwise_bram.
Setting constant 0-bit at position 1 on $procdff$408 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 2 on $procdff$408 ($dff) from module wordwise_bram.
Setting constant 0-bit at position 3 on $procdff$408 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 0 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 1 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 2 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 3 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 4 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 5 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 6 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 7 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 8 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 9 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 10 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 11 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 12 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 13 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 14 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 15 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 16 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 17 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 18 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 19 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 20 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 21 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 22 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 23 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 24 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 25 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 26 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 27 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 28 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 29 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 30 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 31 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 32 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 33 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 34 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 35 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 36 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 37 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 38 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 39 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 40 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 41 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 42 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 43 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 44 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 45 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 46 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 47 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 48 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 49 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 50 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 51 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 52 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 53 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 54 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 55 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 56 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 57 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 58 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 59 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 60 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 61 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 62 on $procdff$412 ($dff) from module wordwise_bram.
Setting constant 1-bit at position 63 on $procdff$412 ($dff) from module wordwise_bram.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wordwise_bram..
Removed 32 unused cells and 260 unused wires.
<suppressed ~33 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wordwise_bram.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wordwise_bram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wordwise_bram.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wordwise_bram'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wordwise_bram..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wordwise_bram.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== wordwise_bram ===

   Number of wires:                 62
   Number of wire bits:           2519
   Number of public wires:          10
   Number of public wire bits:     277
   Number of memories:               1
   Number of memory bits:         1024
   Number of processes:              0
   Number of cells:                 62
     $dffe                         128
     $logic_not                      8
     $mux                         1104

End of script. Logfile hash: ac7bba8732, CPU: user 0.24s system 0.00s, MEM: 14.91 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 17% 4x opt_expr (0 sec), 17% 2x opt_clean (0 sec), ...
