Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /csehome/csh3695/Desktop/PA3/CompArchi/PA3/riscv-pipeline/tb_isim_beh.exe -prj /csehome/csh3695/Desktop/PA3/CompArchi/PA3/riscv-pipeline/tb_beh.prj work.tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/csehome/csh3695/Desktop/PA3/CompArchi/PA3/riscv-pipeline/../reg.v" into library work
Analyzing Verilog file "/csehome/csh3695/Desktop/PA3/CompArchi/PA3/riscv-pipeline/../memory.v" into library work
Analyzing Verilog file "/csehome/csh3695/Desktop/PA3/CompArchi/PA3/riscv-pipeline/../inst_decoder.v" into library work
Analyzing Verilog file "/csehome/csh3695/Desktop/PA3/CompArchi/PA3/riscv-pipeline/../control.v" into library work
Analyzing Verilog file "/csehome/csh3695/Desktop/PA3/CompArchi/PA3/riscv-pipeline/../alu.v" into library work
Analyzing Verilog file "/csehome/csh3695/Desktop/PA3/CompArchi/PA3/riscv-pipeline/../riscv_pipeline.v" into library work
Analyzing Verilog file "/csehome/csh3695/Desktop/PA3/CompArchi/PA3/riscv-pipeline/../tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95620 KB
Fuse CPU Usage: 960 ms
Compiling module rom64
Compiling module inst_decoder
Compiling module pipeline_ctl_2
Compiling module reg_file
Compiling module alu
Compiling module mem64
Compiling module riscv_pipeline
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 Verilog Units
Built simulation executable /csehome/csh3695/Desktop/PA3/CompArchi/PA3/riscv-pipeline/tb_isim_beh.exe
Fuse Memory Usage: 1180900 KB
Fuse CPU Usage: 1010 ms
GCC CPU Usage: 890 ms
