PPA Report for power_optimized_crc.v (Module: power_optimized_crc)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 4
FF Count: 9
IO Count: 13
Cell Count: 40

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 715.31 MHz
Reg-to-Reg Critical Path Delay: 1.249 ns

POWER METRICS:
-------------
Total Power Consumption: 0.457 W
