GowinSynthesis start
Running parser ...
Analyzing Verilog file 'F:\code\fpga\MIC_HDMI_FINISHED\src\ahb_communicate.v'
Analyzing Verilog file 'F:\code\fpga\MIC_HDMI_FINISHED\src\cmos_8_16bit.v'
Analyzing Verilog file 'F:\code\fpga\MIC_HDMI_FINISHED\src\ddr3_memory_interface\DDR3MI.v'
Analyzing Verilog file 'F:\code\fpga\MIC_HDMI_FINISHED\src\dvi_tx\DVI_TX_Top.v'
Analyzing Verilog file 'F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v'
Analyzing Verilog file 'F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_rpll\TMDS_rPLL.v'
Analyzing Verilog file 'F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_rpll\cmos_pll.v'
Analyzing Verilog file 'F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_rpll\mem_pll.v'
Analyzing Verilog file 'F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_sdpb\gowin_sdpb.v'
Analyzing Verilog file 'F:\code\fpga\MIC_HDMI_FINISHED\src\i2c_master\i2c_config.v'
Analyzing Verilog file 'F:\code\fpga\MIC_HDMI_FINISHED\src\i2c_master\i2c_master_bit_ctrl.v'
Analyzing Verilog file 'F:\code\fpga\MIC_HDMI_FINISHED\src\i2c_master\i2c_master_byte_ctrl.v'
Analyzing Verilog file 'F:\code\fpga\MIC_HDMI_FINISHED\src\i2c_master\i2c_master_top.v'
Analyzing Verilog file 'F:\code\fpga\MIC_HDMI_FINISHED\src\lut_ov5640_rgb565_1024_768.v'
Analyzing Verilog file 'F:\code\fpga\MIC_HDMI_FINISHED\src\max_sample.v'
Analyzing Verilog file 'F:\code\fpga\MIC_HDMI_FINISHED\src\mic_data_store.v'
Analyzing Verilog file 'F:\code\fpga\MIC_HDMI_FINISHED\src\mic_sample.v'
Analyzing Verilog file 'F:\code\fpga\MIC_HDMI_FINISHED\src\mic_serial.v'
Analyzing Verilog file 'F:\code\fpga\MIC_HDMI_FINISHED\src\syn_gen.v'
Analyzing Verilog file 'F:\code\fpga\MIC_HDMI_FINISHED\src\top.v'
Undeclared symbol 'hdmi_hpd', assumed default net type 'wire'("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":103)
Undeclared symbol 'cmos_clk', assumed default net type 'wire'("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":180)
Undeclared symbol 'cmos_16bit_wr', assumed default net type 'wire'("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":216)
Undeclared symbol 'lcd_r_ov', assumed default net type 'wire'("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":380)
Undeclared symbol 'lcd_g_ov', assumed default net type 'wire'("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":381)
Undeclared symbol 'lcd_b_ov', assumed default net type 'wire'("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":382)
WARN  (EX3638) : 'lcd_r_ov' is already implicitly declared on line 380("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":394)
WARN  (EX3638) : 'lcd_b_ov' is already implicitly declared on line 382("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":394)
WARN  (EX3638) : 'lcd_g_ov' is already implicitly declared on line 381("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":395)
Undeclared symbol 'finished_temp1', assumed default net type 'wire'("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":468)
Analyzing Verilog file 'F:\code\fpga\MIC_HDMI_FINISHED\src\video_frame_buffer\Video_Frame_Buffer_Top.v'
Analyzing Verilog file 'F:\code\fpga\MIC_HDMI_FINISHED\src\vitual_image.v'
Analyzing Verilog file 'F:\code\fpga\MIC_HDMI_FINISHED\src\xcorr.v'
Analyzing Verilog file 'F:\code\fpga\MIC_HDMI_FINISHED\src\steer.v'
Analyzing Verilog file 'F:\code\fpga\MIC_HDMI_FINISHED\src\btn_sample_clk.v'
Analyzing Verilog file 'F:\code\fpga\MIC_HDMI_FINISHED\src\btn_control.v'
WARN  (EX2565) : Port 'irq_in' is not connected on this instance("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":627)
WARN  (EX2565) : Port 'jtag_TDI' is not connected on this instance("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":627)
WARN  (EX3073) : Port 'jtag_TDO' remains unconnected for this instance("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":627)
WARN  (EX2565) : Port 'jtag_TCK' is not connected on this instance("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":627)
WARN  (EX2565) : Port 'jtag_TMS' is not connected on this instance("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":627)
WARN  (EX2565) : Port 'finish_left_or_right' is not connected on this instance("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":638)
Compiling module 'top'("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":1)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":107)
Compiling module 'cmos_pll'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_rpll\cmos_pll.v":9)
Compiling module 'mem_pll'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_rpll\mem_pll.v":9)
Compiling module 'i2c_config'("F:\code\fpga\MIC_HDMI_FINISHED\src\i2c_master\i2c_config.v":1)
Compiling module 'i2c_master_top'("F:\code\fpga\MIC_HDMI_FINISHED\src\i2c_master\i2c_master_top.v":1)
Compiling module 'i2c_master_byte_ctrl'("F:\code\fpga\MIC_HDMI_FINISHED\src\i2c_master\i2c_master_byte_ctrl.v":3)
Compiling module 'i2c_master_bit_ctrl'("F:\code\fpga\MIC_HDMI_FINISHED\src\i2c_master\i2c_master_bit_ctrl.v":2)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 14("F:\code\fpga\MIC_HDMI_FINISHED\src\i2c_master\i2c_master_bit_ctrl.v":123)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("F:\code\fpga\MIC_HDMI_FINISHED\src\i2c_master\i2c_master_bit_ctrl.v":271)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("F:\code\fpga\MIC_HDMI_FINISHED\src\i2c_master\i2c_master_byte_ctrl.v":168)
WARN  (EX1998) : Net 'i2c_read_req' does not have a driver("F:\code\fpga\MIC_HDMI_FINISHED\src\i2c_master\i2c_config.v":26)
Compiling module 'lut_ov5640_rgb565_1024_768'("F:\code\fpga\MIC_HDMI_FINISHED\src\lut_ov5640_rgb565_1024_768.v":1)
Compiling module 'cmos_8_16bit'("F:\code\fpga\MIC_HDMI_FINISHED\src\cmos_8_16bit.v":1)
Compiling module 'syn_gen'("F:\code\fpga\MIC_HDMI_FINISHED\src\syn_gen.v":1)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 10("F:\code\fpga\MIC_HDMI_FINISHED\src\syn_gen.v":53)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 10("F:\code\fpga\MIC_HDMI_FINISHED\src\syn_gen.v":60)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\video_frame_buffer\Video_Frame_Buffer_Top.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\video_frame_buffer\Video_Frame_Buffer_Top.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\video_frame_buffer\Video_Frame_Buffer_Top.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\video_frame_buffer\Video_Frame_Buffer_Top.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\video_frame_buffer\Video_Frame_Buffer_Top.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\video_frame_buffer\Video_Frame_Buffer_Top.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\video_frame_buffer\Video_Frame_Buffer_Top.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\video_frame_buffer\Video_Frame_Buffer_Top.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\video_frame_buffer\Video_Frame_Buffer_Top.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\video_frame_buffer\Video_Frame_Buffer_Top.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\video_frame_buffer\Video_Frame_Buffer_Top.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module 'TMDS_rPLL'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_rpll\TMDS_rPLL.v":9)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\dvi_tx\DVI_TX_Top.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\dvi_tx\DVI_TX_Top.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\dvi_tx\DVI_TX_Top.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\dvi_tx\DVI_TX_Top.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\dvi_tx\DVI_TX_Top.v":0)
Compiling module 'vitual_image'("F:\code\fpga\MIC_HDMI_FINISHED\src\vitual_image.v":1)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 7("F:\code\fpga\MIC_HDMI_FINISHED\src\vitual_image.v":37)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 7("F:\code\fpga\MIC_HDMI_FINISHED\src\vitual_image.v":38)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 7("F:\code\fpga\MIC_HDMI_FINISHED\src\vitual_image.v":39)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 7("F:\code\fpga\MIC_HDMI_FINISHED\src\vitual_image.v":40)
WARN  (EX3791) : Expression size 31 truncated to fit in target size 8("F:\code\fpga\MIC_HDMI_FINISHED\src\vitual_image.v":42)
WARN  (EX3791) : Expression size 31 truncated to fit in target size 8("F:\code\fpga\MIC_HDMI_FINISHED\src\vitual_image.v":43)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 23("F:\code\fpga\MIC_HDMI_FINISHED\src\vitual_image.v":134)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 23("F:\code\fpga\MIC_HDMI_FINISHED\src\vitual_image.v":138)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 23("F:\code\fpga\MIC_HDMI_FINISHED\src\vitual_image.v":145)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 23("F:\code\fpga\MIC_HDMI_FINISHED\src\vitual_image.v":149)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("F:\code\fpga\MIC_HDMI_FINISHED\src\vitual_image.v":173)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("F:\code\fpga\MIC_HDMI_FINISHED\src\vitual_image.v":197)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("F:\code\fpga\MIC_HDMI_FINISHED\src\vitual_image.v":203)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 8("F:\code\fpga\MIC_HDMI_FINISHED\src\vitual_image.v":207)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("F:\code\fpga\MIC_HDMI_FINISHED\src\vitual_image.v":209)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("F:\code\fpga\MIC_HDMI_FINISHED\src\vitual_image.v":213)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 8("F:\code\fpga\MIC_HDMI_FINISHED\src\vitual_image.v":225)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 8("F:\code\fpga\MIC_HDMI_FINISHED\src\vitual_image.v":230)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 8("F:\code\fpga\MIC_HDMI_FINISHED\src\vitual_image.v":231)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 8("F:\code\fpga\MIC_HDMI_FINISHED\src\vitual_image.v":235)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 8("F:\code\fpga\MIC_HDMI_FINISHED\src\vitual_image.v":242)
Compiling module 'mic_serial'("F:\code\fpga\MIC_HDMI_FINISHED\src\mic_serial.v":1)
Compiling module 'mic_sample'("F:\code\fpga\MIC_HDMI_FINISHED\src\mic_sample.v":1)
Compiling module 'xcorr'("F:\code\fpga\MIC_HDMI_FINISHED\src\xcorr.v":1)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("F:\code\fpga\MIC_HDMI_FINISHED\src\xcorr.v":114)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("F:\code\fpga\MIC_HDMI_FINISHED\src\xcorr.v":115)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 11("F:\code\fpga\MIC_HDMI_FINISHED\src\xcorr.v":123)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 11("F:\code\fpga\MIC_HDMI_FINISHED\src\xcorr.v":124)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("F:\code\fpga\MIC_HDMI_FINISHED\src\xcorr.v":135)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 11("F:\code\fpga\MIC_HDMI_FINISHED\src\xcorr.v":146)
Compiling module 'mic_data_store'("F:\code\fpga\MIC_HDMI_FINISHED\src\mic_data_store.v":1)
Compiling module 'Gowin_SDPB'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_sdpb\gowin_sdpb.v":9)
WARN  (EX1947) : Input port 'oce' remains unconnected for this instance("F:\code\fpga\MIC_HDMI_FINISHED\src\mic_data_store.v":81)
Compiling module 'steer'("F:\code\fpga\MIC_HDMI_FINISHED\src\steer.v":1)
WARN  (EX3791) : Expression size 23 truncated to fit in target size 22("F:\code\fpga\MIC_HDMI_FINISHED\src\steer.v":30)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 21("F:\code\fpga\MIC_HDMI_FINISHED\src\steer.v":49)
WARN  (EX3791) : Expression size 22 truncated to fit in target size 21("F:\code\fpga\MIC_HDMI_FINISHED\src\steer.v":55)
Compiling module 'Btn_Control'("F:\code\fpga\MIC_HDMI_FINISHED\src\btn_control.v":14)
Compiling module 'Btn_Sample_Clk'("F:\code\fpga\MIC_HDMI_FINISHED\src\btn_sample_clk.v":14)
Compiling module 'ahb_communicate'("F:\code\fpga\MIC_HDMI_FINISHED\src\ahb_communicate.v":1)
WARN  (EX3670) : Actual bit length 3 differs from formal bit length 1 for port 'hsize'("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":596)
WARN  (EX3670) : Actual bit length 3 differs from formal bit length 1 for port 'hburst'("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":597)
Compiling module 'Gowin_PicoRV32_Top'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":27911)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module '**'("F:\code\fpga\MIC_HDMI_FINISHED\src\gowin_picorv32\gowin_picorv32.v":0)
Compiling module 'max_sample'("F:\code\fpga\MIC_HDMI_FINISHED\src\max_sample.v":1)
WARN  (EX1987) : Input port 'irq_in[31]' is not connected on this instance("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":627)
WARN  (EX1987) : Input port 'irq_in[30]' is not connected on this instance("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":627)
WARN  (EX1987) : Input port 'irq_in[29]' is not connected on this instance("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":627)
WARN  (EX1987) : Input port 'irq_in[28]' is not connected on this instance("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":627)
WARN  (EX1987) : Input port 'irq_in[27]' is not connected on this instance("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":627)
WARN  (EX1987) : Input port 'irq_in[26]' is not connected on this instance("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":627)
WARN  (EX1987) : Input port 'irq_in[25]' is not connected on this instance("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":627)
WARN  (EX1987) : Input port 'irq_in[24]' is not connected on this instance("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":627)
WARN  (EX1987) : Input port 'irq_in[23]' is not connected on this instance("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":627)
WARN  (EX1987) : Input port 'irq_in[22]' is not connected on this instance("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":627)
WARN  (EX1987) : Input port 'irq_in[21]' is not connected on this instance("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":627)
WARN  (EX1987) : Input port 'irq_in[20]' is not connected on this instance("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":627)
WARN  (EX1947) : Input port 'jtag_TDI' remains unconnected for this instance("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":627)
WARN  (EX1947) : Input port 'jtag_TCK' remains unconnected for this instance("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":627)
WARN  (EX1947) : Input port 'jtag_TMS' remains unconnected for this instance("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":627)
WARN  (EX1987) : Input port 'finish_left_or_right' is not connected on this instance("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":638)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
WARN  (CV0020) : Input btn[3:1] is unused("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":42)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "lut_ov5640_rgb565_1024_768" instantiated to "lut_ov5640_rgb565_1024_768_m0" is swept in optimizing("F:\code\fpga\MIC_HDMI_FINISHED\src\top.v":208)
[95%] Generate netlist file "F:\code\fpga\MIC_HDMI_FINISHED\impl\gwsynthesis\top.vg" completed
WARN  (CK3000) : Can't calculate clocks' relationship between: "DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk" and "cmos_16bit_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "cmos_16bit_clk" and "DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "u_clkdiv/CLKOUT.default_gen_clk" and "DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk" and "u_clkdiv/CLKOUT.default_gen_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "max_finish" and "u_clkdiv/CLKOUT.default_gen_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "u_clkdiv/CLKOUT.default_gen_clk" and "clk_50hz_6"
WARN  (CK3000) : Can't calculate clocks' relationship between: "u_clkdiv/CLKOUT.default_gen_clk" and "clk_50hz_6_gowin"
[100%] Generate report file "F:\code\fpga\MIC_HDMI_FINISHED\impl\gwsynthesis\top_syn.rpt.html" completed
GowinSynthesis finish
