(module CX240D5R (layer F.Cu) (tedit 0)
  (descr CMX60D20)
  (tags "Integrated Circuit")
  (fp_text reference IC** (at 0 0) (layer F.SilkS)
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_text value CX240D5R (at 0 0) (layer F.SilkS) hide
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_arc (start 13.9 -2.75) (end 14 -2.75) (angle 180) (layer F.SilkS) (width 0.2))
  (fp_arc (start 13.9 -2.75) (end 13.8 -2.75) (angle 180) (layer F.SilkS) (width 0.2))
  (fp_line (start 14 -2.75) (end 14 -2.75) (layer F.SilkS) (width 0.2))
  (fp_line (start 13.8 -2.75) (end 13.8 -2.75) (layer F.SilkS) (width 0.2))
  (fp_line (start -22.55 3.85) (end -22.55 -3.85) (layer F.CrtYd) (width 0.1))
  (fp_line (start 22.55 3.85) (end -22.55 3.85) (layer F.CrtYd) (width 0.1))
  (fp_line (start 22.55 -3.85) (end 22.55 3.85) (layer F.CrtYd) (width 0.1))
  (fp_line (start -22.55 -3.85) (end 22.55 -3.85) (layer F.CrtYd) (width 0.1))
  (fp_line (start -21.55 2.83) (end -21.55 -2.25) (layer F.SilkS) (width 0.1))
  (fp_line (start 21.55 2.83) (end -21.55 2.83) (layer F.SilkS) (width 0.1))
  (fp_line (start 21.55 -2.25) (end 21.55 2.83) (layer F.SilkS) (width 0.1))
  (fp_line (start -21.55 -2.25) (end 21.55 -2.25) (layer F.SilkS) (width 0.1))
  (fp_line (start -21.55 2.85) (end -21.55 -2.25) (layer F.Fab) (width 0.2))
  (fp_line (start 21.55 2.85) (end -21.55 2.85) (layer F.Fab) (width 0.2))
  (fp_line (start 21.55 -2.25) (end 21.55 2.85) (layer F.Fab) (width 0.2))
  (fp_line (start -21.55 -2.25) (end 21.55 -2.25) (layer F.Fab) (width 0.2))
  (fp_text user %R (at 0 0) (layer F.Fab)
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (pad 4 thru_hole circle (at -13.95 -0.15) (size 1.8 1.8) (drill 1.2) (layers *.Cu *.Mask))
  (pad 3 thru_hole circle (at -8.85 -0.15) (size 1.8 1.8) (drill 1.2) (layers *.Cu *.Mask))
  (pad 2 thru_hole circle (at 3.85 -0.15) (size 1.8 1.8) (drill 1.2) (layers *.Cu *.Mask))
  (pad 1 thru_hole circle (at 13.95 -0.15) (size 1.8 1.8) (drill 1.2) (layers *.Cu *.Mask))
)
