Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1a6385b1cd5142238739ffc71120521f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SCPU_test_behav xil_defaultlib.SCPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 27 into addr is out of bounds [G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/PC.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
