Analysis & Synthesis report for DE10_Nano_HDMI_TX
Sun May  8 21:24:17 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |DE10_Nano_HDMI_TX|I2C_HDMI_Config:u_I2C_HDMI_Config|mSetup_ST
 10. State Machine - |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_controller:u_pll_controller|state
 11. State Machine - |DE10_Nano_HDMI_TX|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state
 12. State Machine - |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state
 13. State Machine - |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address
 14. State Machine - |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state
 15. State Machine - |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state
 16. State Machine - |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0
 24. Source assignments for vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst
 25. Source assignments for vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
 26. Source assignments for vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst
 27. Source assignments for vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i
 28. Source assignments for vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0
 29. Source assignments for vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1
 30. Source assignments for vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2
 31. Source assignments for vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3
 32. Source assignments for vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4
 33. Parameter Settings for User Entity Instance: sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i
 34. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig
 35. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst
 36. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0
 37. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst
 38. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
 39. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0
 40. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1
 41. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2
 42. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3
 43. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4
 44. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1
 45. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read
 46. Parameter Settings for User Entity Instance: vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i
 47. Parameter Settings for User Entity Instance: I2C_HDMI_Config:u_I2C_HDMI_Config
 48. Port Connectivity Checks: "I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd"
 49. Port Connectivity Checks: "I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0"
 50. Port Connectivity Checks: "I2C_HDMI_Config:u_I2C_HDMI_Config"
 51. Port Connectivity Checks: "vpg:u_vpg|vga_generator:u_vga_generator"
 52. Port Connectivity Checks: "vpg:u_vpg|pll_reconfig:u_pll_reconfig"
 53. Port Connectivity Checks: "sys_pll:u_sys_pll"
 54. Post-Synthesis Netlist Statistics for Top Partition
 55. Elapsed Time Per Partition
 56. Analysis & Synthesis Messages
 57. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun May  8 21:24:17 2022       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; DE10_Nano_HDMI_TX                           ;
; Top-level Entity Name           ; DE10_Nano_HDMI_TX                           ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 637                                         ;
; Total pins                      ; 145                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; DE10_Nano_HDMI_TX  ; DE10_Nano_HDMI_TX  ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                   ;
+---------------------------------------------+-----------------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path            ; Used in Netlist ; File Type                   ; File Name with Absolute Path                                                                                                ; Library      ;
+---------------------------------------------+-----------------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
; vpg_source/vpg_mode.v                       ; yes             ; User Verilog HDL File       ; /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/vpg_source/vpg_mode.v                       ;              ;
; vpg_source/vpg.v                            ; yes             ; User Verilog HDL File       ; /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/vpg_source/vpg.v                            ;              ;
; vpg_source/vpg.h                            ; yes             ; User File                   ; /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/vpg_source/vpg.h                            ;              ;
; vpg_source/vga_generator.v                  ; yes             ; User Verilog HDL File       ; /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/vpg_source/vga_generator.v                  ;              ;
; vpg_source/pll_controller.v                 ; yes             ; User Verilog HDL File       ; /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/vpg_source/pll_controller.v                 ;              ;
; I2C_HDMI_Config.v                           ; yes             ; User Verilog HDL File       ; /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/I2C_HDMI_Config.v                           ;              ;
; I2C_Controller.v                            ; yes             ; User Verilog HDL File       ; /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/I2C_Controller.v                            ;              ;
; DE10_Nano_HDMI_TX.v                         ; yes             ; User Verilog HDL File       ; /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v                         ;              ;
; AUDIO_IF.v                                  ; yes             ; User Verilog HDL File       ; /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/AUDIO_IF.v                                  ;              ;
; pll/sys_pll.v                               ; yes             ; User Wizard-Generated File  ; /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/sys_pll.v                               ; sys_pll      ;
; pll/sys_pll/sys_pll_0002.v                  ; yes             ; User Verilog HDL File       ; /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/sys_pll/sys_pll_0002.v                  ; sys_pll      ;
; pll/pll_reconfig.v                          ; yes             ; User Wizard-Generated File  ; /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig.v                          ; pll_reconfig ;
; pll/pll_reconfig/altera_pll_reconfig_top.v  ; yes             ; User Verilog HDL File       ; /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_top.v  ; pll_reconfig ;
; pll/pll_reconfig/altera_pll_reconfig_core.v ; yes             ; User Verilog HDL File       ; /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v ; pll_reconfig ;
; pll/pll_reconfig/altera_std_synchronizer.v  ; yes             ; User Verilog HDL File       ; /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_std_synchronizer.v  ; pll_reconfig ;
; pll/pll.v                                   ; yes             ; User Wizard-Generated File  ; /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll.v                                   ; pll          ;
; pll/pll/pll_0002.v                          ; yes             ; User Verilog HDL File       ; /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll/pll_0002.v                          ; pll          ;
; I2C_WRITE_WDATA.v                           ; yes             ; User Verilog HDL File       ; /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/I2C_WRITE_WDATA.v                           ;              ;
; altera_pll.v                                ; yes             ; Megafunction                ; /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v                                             ;              ;
; altera_pll_dps_lcell_comb.v                 ; yes             ; Megafunction                ; /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll_dps_lcell_comb.v                              ;              ;
; altera_cyclonev_pll.v                       ; yes             ; Megafunction                ; /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v                                    ;              ;
+---------------------------------------------+-----------------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 850                ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 1315               ;
;     -- 7 input functions                    ; 37                 ;
;     -- 6 input functions                    ; 306                ;
;     -- 5 input functions                    ; 388                ;
;     -- 4 input functions                    ; 235                ;
;     -- <=3 input functions                  ; 349                ;
;                                             ;                    ;
; Dedicated logic registers                   ; 637                ;
;                                             ;                    ;
; I/O pins                                    ; 145                ;
;                                             ;                    ;
; Total DSP Blocks                            ; 0                  ;
;                                             ;                    ;
; Total PLLs                                  ; 2                  ;
;     -- PLLs                                 ; 1                  ;
;     -- Fractional PLLs                      ; 1                  ;
;                                             ;                    ;
; Maximum fan-out node                        ; FPGA_CLK2_50~input ;
; Maximum fan-out                             ; 475                ;
; Total fan-out                               ; 8368               ;
; Average fan-out                             ; 3.57               ;
+---------------------------------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                                                                        ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                            ; Entity Name              ; Library Name ;
+---------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |DE10_Nano_HDMI_TX                                                                                ; 1315 (16)           ; 637 (14)                  ; 0                 ; 0          ; 145  ; 0            ; |DE10_Nano_HDMI_TX                                                                                                                                                                                                                                             ; DE10_Nano_HDMI_TX        ; work         ;
;    |I2C_HDMI_Config:u_I2C_HDMI_Config|                                                            ; 103 (51)            ; 71 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|I2C_HDMI_Config:u_I2C_HDMI_Config                                                                                                                                                                                                           ; I2C_HDMI_Config          ; work         ;
;       |I2C_Controller:u0|                                                                         ; 52 (0)              ; 28 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0                                                                                                                                                                                         ; I2C_Controller           ; work         ;
;          |I2C_WRITE_WDATA:wrd|                                                                    ; 52 (52)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd                                                                                                                                                                     ; I2C_WRITE_WDATA          ; work         ;
;    |sys_pll:u_sys_pll|                                                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|sys_pll:u_sys_pll                                                                                                                                                                                                                           ; sys_pll                  ; sys_pll      ;
;       |sys_pll_0002:sys_pll_inst|                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst                                                                                                                                                                                                 ; sys_pll_0002             ; sys_pll      ;
;          |altera_pll:altera_pll_i|                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                         ; altera_pll               ; work         ;
;    |vpg:u_vpg|                                                                                    ; 1187 (18)           ; 536 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|vpg:u_vpg                                                                                                                                                                                                                                   ; vpg                      ; work         ;
;       |pll:u_pll|                                                                                 ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll:u_pll                                                                                                                                                                                                                         ; pll                      ; pll          ;
;          |pll_0002:pll_inst|                                                                      ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst                                                                                                                                                                                                       ; pll_0002                 ; pll          ;
;             |altera_pll:altera_pll_i|                                                             ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                               ; altera_pll               ; work         ;
;                |altera_cyclonev_pll:cyclonev_pll|                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                                              ; altera_cyclonev_pll      ; work         ;
;                   |altera_cyclonev_pll_base:fpll_0|                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                                              ; altera_cyclonev_pll_base ; work         ;
;                |dps_extra_kick:dps_extra_inst|                                                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                                                                 ; dps_extra_kick           ; work         ;
;       |pll_controller:u_pll_controller|                                                           ; 50 (50)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_controller:u_pll_controller                                                                                                                                                                                                   ; pll_controller           ; work         ;
;       |pll_reconfig:u_pll_reconfig|                                                               ; 1033 (0)            ; 437 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig                                                                                                                                                                                                       ; pll_reconfig             ; pll_reconfig ;
;          |altera_pll_reconfig_top:pll_reconfig_inst|                                              ; 1033 (0)            ; 437 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst                                                                                                                                                             ; altera_pll_reconfig_top  ; pll_reconfig ;
;             |altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0| ; 1033 (917)          ; 437 (370)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0                                                                         ; altera_pll_reconfig_core ; pll_reconfig ;
;                |altera_std_synchronizer:altera_std_synchronizer_inst|                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst                    ; altera_std_synchronizer  ; pll_reconfig ;
;                |dprio_mux:dprio_mux_inst|                                                         ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                ; dprio_mux                ; pll_reconfig ;
;                |dyn_phase_shift:dyn_phase_shift_inst|                                             ; 66 (61)             ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                    ; dyn_phase_shift          ; pll_reconfig ;
;                   |generic_lcell_comb:lcell_cnt_sel_0|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ; generic_lcell_comb       ; pll_reconfig ;
;                   |generic_lcell_comb:lcell_cnt_sel_1|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ; generic_lcell_comb       ; pll_reconfig ;
;                   |generic_lcell_comb:lcell_cnt_sel_2|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ; generic_lcell_comb       ; pll_reconfig ;
;                   |generic_lcell_comb:lcell_cnt_sel_3|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ; generic_lcell_comb       ; pll_reconfig ;
;                   |generic_lcell_comb:lcell_cnt_sel_4|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ; generic_lcell_comb       ; pll_reconfig ;
;                |fpll_dprio_init:fpll_dprio_init_inst|                                             ; 11 (11)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                    ; fpll_dprio_init          ; pll_reconfig ;
;                |generic_lcell_comb:lcell_dprio_read|                                              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                     ; generic_lcell_comb       ; pll_reconfig ;
;                |generic_lcell_comb:lcell_fpll_0_1|                                                ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                       ; generic_lcell_comb       ; pll_reconfig ;
;                |self_reset:self_reset_inst|                                                       ; 18 (18)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                              ; self_reset               ; pll_reconfig ;
;       |vga_generator:u_vga_generator|                                                             ; 79 (79)             ; 63 (63)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|vpg:u_vpg|vga_generator:u_vga_generator                                                                                                                                                                                                     ; vga_generator            ; work         ;
;    |vpg_mode:u_vpg_mode|                                                                          ; 9 (9)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|vpg_mode:u_vpg_mode                                                                                                                                                                                                                         ; vpg_mode                 ; work         ;
+---------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                ;
+--------+---------------------+---------+--------------+--------------+----------------------------------------------------------+--------------------+
; Vendor ; IP Core Name        ; Version ; Release Date ; License Type ; Entity Instance                                          ; IP Include File    ;
+--------+---------------------+---------+--------------+--------------+----------------------------------------------------------+--------------------+
; Altera ; altera_pll          ; 20.1    ; N/A          ; N/A          ; |DE10_Nano_HDMI_TX|sys_pll:u_sys_pll                     ; pll/sys_pll.v      ;
; Altera ; altera_pll          ; 20.1    ; N/A          ; N/A          ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll:u_pll                   ; pll/pll.v          ;
; Altera ; altera_pll_reconfig ; 20.1    ; N/A          ; N/A          ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig ; pll/pll_reconfig.v ;
+--------+---------------------+---------+--------------+--------------+----------------------------------------------------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |DE10_Nano_HDMI_TX|I2C_HDMI_Config:u_I2C_HDMI_Config|mSetup_ST ;
+----------------+----------------+----------------+-----------------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001              ;
+----------------+----------------+----------------+-----------------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                           ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                           ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                           ;
+----------------+----------------+----------------+-----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_controller:u_pll_controller|state                                              ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.0111 ; state.0110 ; state.0101 ; state.0100 ; state.0011 ; state.0010 ; state.0001 ; state.0000 ; state.1000 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state.0000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ; 0          ;
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ; 0          ;
; state.0011 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ; 0          ;
; state.0100 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ; 0          ;
; state.0101 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ;
; state.0110 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ;
; state.0111 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ;
; state.1000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Nano_HDMI_TX|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state                                                                                                                ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; Name                               ; dps_current_state.PHASE_DONE_LOW_0 ; dps_current_state.PHASE_DONE_LOW_4 ; dps_current_state.PHASE_DONE_LOW_3 ; dps_current_state.PHASE_DONE_LOW_2 ; dps_current_state.PHASE_DONE_LOW_1 ; dps_current_state.PHASE_DONE_HIGH ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; dps_current_state.PHASE_DONE_HIGH  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                 ;
; dps_current_state.PHASE_DONE_LOW_1 ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_2 ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_3 ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_4 ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_0 ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+------------------------------------------------------------------------------------------+
; Name                              ; current_read_state.READ_POST_WAIT ; current_read_state.READ ; current_read_state.READ_WAIT ; current_read_state.READ_IDLE                                                             ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+------------------------------------------------------------------------------------------+
; current_read_state.READ_IDLE      ; 0                                 ; 0                       ; 0                            ; 0                                                                                        ;
; current_read_state.READ_WAIT      ; 0                                 ; 0                       ; 1                            ; 1                                                                                        ;
; current_read_state.READ           ; 0                                 ; 1                       ; 0                            ; 1                                                                                        ;
; current_read_state.READ_POST_WAIT ; 1                                 ; 0                       ; 0                            ; 1                                                                                        ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address                                                                                                               ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+
; Name                             ; operation_address.CP_CURRENT_REG ; operation_address.BWCTRL_REG ; operation_address.DSM_REG ; operation_address.DPS_REG ; operation_address.C_COUNTERS_REG ; operation_address.M_REG ; operation_address.N_REG ; operation_address.000000 ; operation_address.ANY_DPRIO ; operation_address.VCO_REG ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+
; operation_address.000000         ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 0                        ; 0                           ; 0                         ;
; operation_address.N_REG          ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 1                       ; 1                        ; 0                           ; 0                         ;
; operation_address.M_REG          ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 1                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.C_COUNTERS_REG ; 0                                ; 0                            ; 0                         ; 0                         ; 1                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.DPS_REG        ; 0                                ; 0                            ; 0                         ; 1                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.DSM_REG        ; 0                                ; 0                            ; 1                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.BWCTRL_REG     ; 0                                ; 1                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.CP_CURRENT_REG ; 1                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.VCO_REG        ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 1                         ;
; operation_address.ANY_DPRIO      ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 1                           ; 0                         ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state ;
+----------------------------+--------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; current_state.IDLE ; current_state.LOCKED ; current_state.WAIT_ON_LOCK                                                                                                                  ;
+----------------------------+--------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; current_state.IDLE         ; 0                  ; 0                    ; 0                                                                                                                                           ;
; current_state.WAIT_ON_LOCK ; 1                  ; 0                    ; 1                                                                                                                                           ;
; current_state.LOCKED       ; 1                  ; 1                    ; 0                                                                                                                                           ;
+----------------------------+--------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state                                                                                                    ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+
; Name                       ; dprio_cur_state.DPRIO_DONE ; dprio_cur_state.TEN ; dprio_cur_state.NINE ; dprio_cur_state.EIGHT ; dprio_cur_state.SEVEN ; dprio_cur_state.SIX ; dprio_cur_state.FIVE ; dprio_cur_state.FOUR ; dprio_cur_state.THREE ; dprio_cur_state.TWO ; dprio_cur_state.ONE ; dprio_cur_state.DPRIO_IDLE ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+
; dprio_cur_state.DPRIO_IDLE ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                          ;
; dprio_cur_state.ONE        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 1                   ; 1                          ;
; dprio_cur_state.TWO        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 1                   ; 0                   ; 1                          ;
; dprio_cur_state.THREE      ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 1                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.FOUR       ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 1                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.FIVE       ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 1                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.SIX        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 1                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.SEVEN      ; 0                          ; 0                   ; 0                    ; 0                     ; 1                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.EIGHT      ; 0                          ; 0                   ; 0                    ; 1                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.NINE       ; 0                          ; 0                   ; 1                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.TEN        ; 0                          ; 1                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.DPRIO_DONE ; 1                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+-----------------------------+
; Name                                     ; dps_current_state.DPS_CHANGED ; dps_current_state.DPS_WAIT_DPRIO_WRITING ; dps_current_state.DPS_WAIT_PHASE_EN ; dps_current_state.DPS_START ; dps_current_state.DPS_WAIT_PHASE_DONE ; dps_current_state.DPS_DONE  ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+-----------------------------+
; dps_current_state.DPS_DONE               ; 0                             ; 0                                        ; 0                                   ; 0                           ; 0                                     ; 0                           ;
; dps_current_state.DPS_WAIT_PHASE_DONE    ; 0                             ; 0                                        ; 0                                   ; 0                           ; 1                                     ; 1                           ;
; dps_current_state.DPS_START              ; 0                             ; 0                                        ; 0                                   ; 1                           ; 0                                     ; 1                           ;
; dps_current_state.DPS_WAIT_PHASE_EN      ; 0                             ; 0                                        ; 1                                   ; 0                           ; 0                                     ; 1                           ;
; dps_current_state.DPS_WAIT_DPRIO_WRITING ; 0                             ; 1                                        ; 0                                   ; 0                           ; 0                                     ; 1                           ;
; dps_current_state.DPS_CHANGED            ; 1                             ; 0                                        ; 0                                   ; 0                           ; 0                                     ; 1                           ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[0]                                               ; yes                                                              ; yes                                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]                                               ; yes                                                              ; yes                                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[2]                                               ; yes                                                              ; yes                                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[3]                                               ; yes                                                              ; yes                                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[4]                                               ; yes                                                              ; yes                                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|dreg[1] ; yes                                                              ; yes                                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|dreg[0] ; yes                                                              ; yes                                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|din_s1  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 8                                                                                                                                                                                         ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                ; Reason for Removal                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[23]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[20..22]                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[18,19]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[17]                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[16]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_address[5]                                                                                                                                                                    ; Merged with vpg:u_vpg|pll_controller:u_pll_controller|mgmt_address[4]                                                                                                                                    ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[6,7,15]                                   ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[14]       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_up_dn                                                ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[14]       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[5]                                        ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[13]       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[4]                                        ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[12]       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[3]                                        ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[11]       ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[6,7]                                                                                                                                              ; Merged with I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[5]                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[5]                                   ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[4]   ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[6,7,15,18..31]                                                                                                                                                      ; Merged with vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[14]                                                                                                                                 ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[5]                                                                                                                                                                  ; Merged with vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[13]                                                                                                                                 ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[4]                                                                                                                                                                  ; Merged with vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[12]                                                                                                                                 ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[3]                                                                                                                                                                  ; Merged with vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[11]                                                                                                                                 ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[3..7]                                                                                                                                           ; Merged with I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[2]                                                                                                              ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[1,8,9,12..15]                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0] ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_r_w                                                  ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0] ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[5]                                 ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[3]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[6]                                 ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[4]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[7]                                 ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[5]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[6,7,15,18..31]                               ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[14]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][3]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][3]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][3]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][3]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][3]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][3]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][3]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][3]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][3]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][3]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][3]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][3]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][3]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][3]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][3]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][3]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][3]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][3]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][3]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][3]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][3]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][3]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][3]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][3]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][3]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][3]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][3]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][3]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][3]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][3]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][3]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][3]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][3]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][3]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][3]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][3]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[3]                                          ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[3]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[3]                                          ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[3]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[3]                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[11]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][4]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][4]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][4]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][4]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][4]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][4]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][4]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][4]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][4]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][4]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][4]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][4]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][4]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][4]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][4]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][4]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][4]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][4]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][4]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][4]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][4]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][4]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][4]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][4]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][4]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][4]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][4]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][4]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][4]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][4]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][4]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][4]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][4]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][4]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][4]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][4]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[4]                                          ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[4]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[4]                                          ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[4]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[4]                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[12]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][5]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][5]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][5]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][5]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][5]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][5]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][5]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][5]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][5]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][5]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][5]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][5]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][5]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][5]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][5]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][5]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][5]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][5]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][5]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][5]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][5]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][5]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][5]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][5]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][5]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][5]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][5]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][5]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][5]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][5]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][5]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][5]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][5]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][5]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][5]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][5]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[5]                                          ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[5]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[5]                                          ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[5]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[5]                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[13]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][6]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][6]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][6]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][6]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][6]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][6]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][6]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][6]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][6]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][6]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][7]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][6]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][7]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][7]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][6]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][7]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][7]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][6]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][7]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][7]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][6]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][7]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][7]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][6]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][7]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][7]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][6]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][7]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][7]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][6]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][7]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][7]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][6]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][7]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[7]                                          ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[6]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[6,7]                                        ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[6]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[7]                                          ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[6]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[6,7]                                        ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[6]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[3]                                          ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[3]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[4]                                          ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[4]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[5]                                          ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[5]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[7]                                          ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[6,7]                                        ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_changed                                              ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[2,11]                              ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0] ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[5]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0] ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_vco_value                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0] ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[0..2,4]                                ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0] ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[3,10]                              ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0] ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[3]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0] ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[4]                                 ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0] ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_done_q                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_start_assert                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q                                               ; Lost fanout                                                                                                                                                                                              ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[2]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[5]                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                              ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[0]                                   ; Lost fanout                                                                                                                                                                                              ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mSetup_ST~9                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                              ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mSetup_ST~10                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                              ;
; vpg:u_vpg|pll_controller:u_pll_controller|state~13                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                              ;
; vpg:u_vpg|pll_controller:u_pll_controller|state~14                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                              ;
; vpg:u_vpg|pll_controller:u_pll_controller|state~15                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                              ;
; vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~2                                                                                                              ; Lost fanout                                                                                                                                                                                              ;
; vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~3                                                                                                              ; Lost fanout                                                                                                                                                                                              ;
; vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~4                                                                                                              ; Lost fanout                                                                                                                                                                                              ;
; vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~5                                                                                                              ; Lost fanout                                                                                                                                                                                              ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~2                                     ; Lost fanout                                                                                                                                                                                              ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~3                                     ; Lost fanout                                                                                                                                                                                              ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~3                                      ; Lost fanout                                                                                                                                                                                              ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~4                                      ; Lost fanout                                                                                                                                                                                              ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~5                                      ; Lost fanout                                                                                                                                                                                              ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~6                                      ; Lost fanout                                                                                                                                                                                              ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~2                                        ; Lost fanout                                                                                                                                                                                              ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~3                                        ; Lost fanout                                                                                                                                                                                              ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~4                                        ; Lost fanout                                                                                                                                                                                              ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~5                                        ; Lost fanout                                                                                                                                                                                              ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~2 ; Lost fanout                                                                                                                                                                                              ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~3 ; Lost fanout                                                                                                                                                                                              ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~4 ; Lost fanout                                                                                                                                                                                              ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~5 ; Lost fanout                                                                                                                                                                                              ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.VCO_REG                                ; Lost fanout                                                                                                                                                                                              ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.ANY_DPRIO                              ; Lost fanout                                                                                                                                                                                              ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.000000                                 ; Lost fanout                                                                                                                                                                                              ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.N_REG                                  ; Lost fanout                                                                                                                                                                                              ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.M_REG                                  ; Lost fanout                                                                                                                                                                                              ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DPS_REG                                ; Lost fanout                                                                                                                                                                                              ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DSM_REG                                ; Lost fanout                                                                                                                                                                                              ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.BWCTRL_REG                             ; Lost fanout                                                                                                                                                                                              ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.CP_CURRENT_REG                         ; Lost fanout                                                                                                                                                                                              ;
; vpg:u_vpg|pll_controller:u_pll_controller|write_count[0]                                                                                                                                                                     ; Merged with vpg:u_vpg|pll_controller:u_pll_controller|mgmt_write                                                                                                                                         ;
; vpg:u_vpg|vga_generator:u_vga_generator|pixel_x[6,7]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                              ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_address[4]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[14]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[14]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[14]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][6]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][6]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][6]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][6]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][6]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][6]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[6]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][6]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][6]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[6]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[4]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; Total Number of Removed Registers = 284                                                                                                                                                                                      ;                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_address[4]                                                                                                                               ; Stuck at GND              ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6],                 ;
;                                                                                                                                                                                         ; due to stuck port data_in ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[14],              ;
;                                                                                                                                                                                         ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[14],                 ;
;                                                                                                                                                                                         ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][6],            ;
;                                                                                                                                                                                         ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6],            ;
;                                                                                                                                                                                         ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][6],            ;
;                                                                                                                                                                                         ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][6],            ;
;                                                                                                                                                                                         ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6],            ;
;                                                                                                                                                                                         ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6],            ;
;                                                                                                                                                                                         ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][6],            ;
;                                                                                                                                                                                         ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][6],            ;
;                                                                                                                                                                                         ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6],             ;
;                                                                                                                                                                                         ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][6],             ;
;                                                                                                                                                                                         ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6],             ;
;                                                                                                                                                                                         ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[6],                 ;
;                                                                                                                                                                                         ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6],             ;
;                                                                                                                                                                                         ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6],             ;
;                                                                                                                                                                                         ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][6],             ;
;                                                                                                                                                                                         ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6],             ;
;                                                                                                                                                                                         ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6],             ;
;                                                                                                                                                                                         ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][6],             ;
;                                                                                                                                                                                         ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6],             ;
;                                                                                                                                                                                         ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[6],                 ;
;                                                                                                                                                                                         ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[4]           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~3 ; Lost Fanouts              ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.N_REG,         ;
;                                                                                                                                                                                         ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DSM_REG,       ;
;                                                                                                                                                                                         ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.CP_CURRENT_REG ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~5 ; Lost Fanouts              ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.VCO_REG,       ;
;                                                                                                                                                                                         ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.M_REG          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_done_q ; Stuck at GND              ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q                       ;
;                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~4 ; Lost Fanouts              ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DPS_REG        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~6 ; Lost Fanouts              ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.BWCTRL_REG     ;
; vpg:u_vpg|vga_generator:u_vga_generator|pixel_x[7]                                                                                                                                      ; Lost Fanouts              ; vpg:u_vpg|vga_generator:u_vga_generator|pixel_x[6]                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 637   ;
; Number of registers using Synchronous Clear  ; 441   ;
; Number of registers using Synchronous Load   ; 14    ;
; Number of registers using Asynchronous Clear ; 128   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 458   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                       ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; vpg:u_vpg|vga_generator:u_vga_generator|vga_hs                                                                                                                                                                          ; 1       ;
; vpg:u_vpg|vga_generator:u_vga_generator|vga_vs                                                                                                                                                                          ; 1       ;
; vpg_mode:u_vpg_mode|pre_mode_button                                                                                                                                                                                     ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|local_reset              ; 28      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|mdio_dis       ; 1       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|ser_shift_load ; 1       ;
; Total number of inverted registers = 6                                                                                                                                                                                  ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_controller:u_pll_controller|write_count[1]                                                                                                                                                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[14]                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[0]                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[1]                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[1]                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][3]                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][6]                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[3]                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][1]                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][4]                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][1]                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][1]                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][2]                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][2]                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][0]                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[11]                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][3]                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][2]                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][5]                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][0]                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][2]                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][4]                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[0]                                              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[1]                                              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[2]                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[0]                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_Nano_HDMI_TX|I2C_HDMI_Config:u_I2C_HDMI_Config|LUT_INDEX[0]                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[10]    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[2]                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14] ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[9]                             ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[7]                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[2]                                               ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE10_Nano_HDMI_TX|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|CNT[7]                                                                                                                                                   ;
; 66:1               ; 5 bits    ; 220 LEs       ; 125 LEs              ; 95 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[5]                                                                                                                                                    ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |DE10_Nano_HDMI_TX|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[0]                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]                                               ;
; 37:1               ; 8 bits    ; 192 LEs       ; 16 LEs               ; 176 LEs                ; Yes        ; |DE10_Nano_HDMI_TX|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|A[6]                                                                                                                                                     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[13]                                                                                                                                                                     ;
; 11:1               ; 3 bits    ; 21 LEs        ; 6 LEs                ; 15 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[9]                                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state                                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; No         ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d[3]                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_address[4]                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel_1[3]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_byteen_1[0]                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_d                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1[2]                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1[1]                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state                                             ;
; 34:1               ; 9 bits    ; 198 LEs       ; 54 LEs               ; 144 LEs                ; No         ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[15]                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_controller:u_pll_controller|Selector1                                                                                                                                                                              ;
; 20:1               ; 15 bits   ; 195 LEs       ; 195 LEs              ; 0 LEs                  ; No         ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d                                                 ;
; 23:1               ; 4 bits    ; 60 LEs        ; 56 LEs               ; 4 LEs                  ; No         ; |DE10_Nano_HDMI_TX|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                           ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[0]                                                                                                                               ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[1]                                                                                                                               ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[2]                                                                                                                               ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[3]                                                                                                                               ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[4]                                                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_done                                                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_done                                                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[5]                                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[5]                                                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[4]                                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[4]                                                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[3]                                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[3]                                                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[2]                                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[2]                                                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[1]                                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[1]                                                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[0]                                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[0]                                                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_read                                                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_read                                                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[1]                                                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[1]                                                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[0]                                                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[0]                                                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_write                                                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_write                                                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[15]                                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[15]                                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[14]                                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[14]                                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[13]                                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[13]                                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[12]                                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[12]                                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[11]                                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[11]                                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[10]                                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[10]                                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[9]                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[9]                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[8]                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[8]                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[7]                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[7]                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[6]                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[6]                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[5]                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[5]                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[4]                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[4]                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[3]                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[3]                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[2]                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[2]                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[1]                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[1]                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[0]                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[0]                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_mdio_dis                                                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_mdio_dis                                                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_ser_shift_load                                                                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_ser_shift_load                                                                                                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_atpgmode                                                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_atpgmode                                                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_scanen                                                                                                                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_scanen                                                                                                                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_en                                                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_en                                                                                                                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; up_dn                                                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; up_dn                                                                                                                                        ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                           ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                                                ;
+------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                                                                                                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                                                                                                                                                                               ;
+------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst ;
+------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                                                ;
+------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_atpgmode                                                                                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_atpgmode                                                                                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_scanen                                                                                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_scanen                                                                                                                                                                        ;
+------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+------------------------------+-------+------+----------------------------------------+
; Assignment                   ; Value ; From ; To                                     ;
+------------------------------+-------+------+----------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[4]                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[4]                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[3]                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[3]                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[2]                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[2]                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[1]                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[1]                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[0]                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[0]                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                                    ;
+------------------------------+-------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                          ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                           ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                           ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                           ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                          ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                           ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                           ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                           ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                          ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                           ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                           ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                           ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                          ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                           ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                           ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                           ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                          ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                           ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                           ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                           ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                             ;
+--------------------------------------+------------------------+--------------------------------------------------+
; reference_clock_frequency            ; 100.0 MHz              ; String                                           ;
; fractional_vco_multiplier            ; false                  ; String                                           ;
; pll_type                             ; General                ; String                                           ;
; pll_subtype                          ; General                ; String                                           ;
; number_of_clocks                     ; 2                      ; Signed Integer                                   ;
; operation_mode                       ; normal                 ; String                                           ;
; deserialization_factor               ; 4                      ; Signed Integer                                   ;
; data_rate                            ; 0                      ; Signed Integer                                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                   ;
; output_clock_frequency0              ; 1.199882 MHz           ; String                                           ;
; phase_shift0                         ; 0 ps                   ; String                                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency1              ; 1.536155 MHz           ; String                                           ;
; phase_shift1                         ; 0 ps                   ; String                                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                                           ;
; phase_shift2                         ; 0 ps                   ; String                                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                                           ;
; phase_shift3                         ; 0 ps                   ; String                                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                                           ;
; phase_shift4                         ; 0 ps                   ; String                                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                                           ;
; phase_shift5                         ; 0 ps                   ; String                                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                                           ;
; phase_shift6                         ; 0 ps                   ; String                                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                                           ;
; phase_shift7                         ; 0 ps                   ; String                                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                                           ;
; phase_shift8                         ; 0 ps                   ; String                                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                                           ;
; phase_shift9                         ; 0 ps                   ; String                                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                                           ;
; phase_shift10                        ; 0 ps                   ; String                                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                                           ;
; phase_shift11                        ; 0 ps                   ; String                                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                                           ;
; phase_shift12                        ; 0 ps                   ; String                                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                                           ;
; phase_shift13                        ; 0 ps                   ; String                                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                                           ;
; phase_shift14                        ; 0 ps                   ; String                                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                                           ;
; phase_shift15                        ; 0 ps                   ; String                                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                                           ;
; phase_shift16                        ; 0 ps                   ; String                                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                                           ;
; phase_shift17                        ; 0 ps                   ; String                                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                                   ;
; clock_name_0                         ;                        ; String                                           ;
; clock_name_1                         ;                        ; String                                           ;
; clock_name_2                         ;                        ; String                                           ;
; clock_name_3                         ;                        ; String                                           ;
; clock_name_4                         ;                        ; String                                           ;
; clock_name_5                         ;                        ; String                                           ;
; clock_name_6                         ;                        ; String                                           ;
; clock_name_7                         ;                        ; String                                           ;
; clock_name_8                         ;                        ; String                                           ;
; clock_name_global_0                  ; false                  ; String                                           ;
; clock_name_global_1                  ; false                  ; String                                           ;
; clock_name_global_2                  ; false                  ; String                                           ;
; clock_name_global_3                  ; false                  ; String                                           ;
; clock_name_global_4                  ; false                  ; String                                           ;
; clock_name_global_5                  ; false                  ; String                                           ;
; clock_name_global_6                  ; false                  ; String                                           ;
; clock_name_global_7                  ; false                  ; String                                           ;
; clock_name_global_8                  ; false                  ; String                                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                   ;
; m_cnt_bypass_en                      ; false                  ; String                                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                   ;
; n_cnt_bypass_en                      ; false                  ; String                                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en0                     ; false                  ; String                                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en1                     ; false                  ; String                                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en2                     ; false                  ; String                                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en3                     ; false                  ; String                                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en4                     ; false                  ; String                                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en5                     ; false                  ; String                                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en6                     ; false                  ; String                                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en7                     ; false                  ; String                                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en8                     ; false                  ; String                                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en9                     ; false                  ; String                                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en10                    ; false                  ; String                                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en11                    ; false                  ; String                                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en12                    ; false                  ; String                                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en13                    ; false                  ; String                                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en14                    ; false                  ; String                                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en15                    ; false                  ; String                                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en16                    ; false                  ; String                                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en17                    ; false                  ; String                                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                                   ;
; pll_slf_rst                          ; false                  ; String                                           ;
; pll_bw_sel                           ; low                    ; String                                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                           ;
; mimic_fbclk_type                     ; gclk                   ; String                                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                           ;
+--------------------------------------+------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig ;
+---------------------+-------+------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                 ;
+---------------------+-------+------------------------------------------------------+
; ENABLE_BYTEENABLE   ; 0     ; Signed Integer                                       ;
; BYTEENABLE_WIDTH    ; 4     ; Signed Integer                                       ;
; RECONFIG_ADDR_WIDTH ; 6     ; Signed Integer                                       ;
; RECONFIG_DATA_WIDTH ; 32    ; Signed Integer                                       ;
; reconf_width        ; 64    ; Signed Integer                                       ;
; WAIT_FOR_LOCK       ; 1     ; Signed Integer                                       ;
+---------------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst ;
+---------------------+-----------+--------------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                       ;
+---------------------+-----------+--------------------------------------------------------------------------------------------+
; reconf_width        ; 64        ; Signed Integer                                                                             ;
; device_family       ; Cyclone V ; String                                                                                     ;
; RECONFIG_ADDR_WIDTH ; 6         ; Signed Integer                                                                             ;
; RECONFIG_DATA_WIDTH ; 32        ; Signed Integer                                                                             ;
; ROM_ADDR_WIDTH      ; 9         ; Signed Integer                                                                             ;
; ROM_DATA_WIDTH      ; 32        ; Signed Integer                                                                             ;
; ROM_NUM_WORDS       ; 512       ; Signed Integer                                                                             ;
; ENABLE_MIF          ; 0         ; Signed Integer                                                                             ;
; MIF_FILE_NAME       ;           ; String                                                                                     ;
; ENABLE_BYTEENABLE   ; 0         ; Signed Integer                                                                             ;
; BYTEENABLE_WIDTH    ; 4         ; Signed Integer                                                                             ;
; WAIT_FOR_LOCK       ; 1         ; Signed Integer                                                                             ;
+---------------------+-----------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 ;
+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                                                                                                           ;
+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reconf_width        ; 64        ; Signed Integer                                                                                                                                                                 ;
; device_family       ; Cyclone V ; String                                                                                                                                                                         ;
; RECONFIG_ADDR_WIDTH ; 6         ; Signed Integer                                                                                                                                                                 ;
; RECONFIG_DATA_WIDTH ; 32        ; Signed Integer                                                                                                                                                                 ;
; ROM_ADDR_WIDTH      ; 9         ; Signed Integer                                                                                                                                                                 ;
; ROM_DATA_WIDTH      ; 32        ; Signed Integer                                                                                                                                                                 ;
; ROM_NUM_WORDS       ; 512       ; Signed Integer                                                                                                                                                                 ;
+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                                                                                                     ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_family  ; Cyclone V ; String                                                                                                                                                                                                                   ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                                                 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                                               ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                                                                                      ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                                               ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                                                 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                                               ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                                                                                      ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                                               ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                                                 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                                               ;
; lut_mask       ; 1111000011110000111100001111000011110000111100001111000011110000 ; Unsigned Binary                                                                                                                                                                                      ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                                               ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                                                 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                                               ;
; lut_mask       ; 1111111100000000111111110000000011111111000000001111111100000000 ; Unsigned Binary                                                                                                                                                                                      ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                                               ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                                                 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                                               ;
; lut_mask       ; 1111111111111111000000000000000011111111111111110000000000000000 ; Unsigned Binary                                                                                                                                                                                      ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                                               ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1 ;
+----------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                           ;
+----------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                         ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                                                ;
; dont_touch     ; on                                                               ; String                                                                                                                                                         ;
+----------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                             ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                           ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                                                  ;
; dont_touch     ; on                                                               ; String                                                                                                                                                           ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                       ;
+--------------------------------------+------------------------+--------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                     ;
; fractional_vco_multiplier            ; false                  ; String                                     ;
; pll_type                             ; Cyclone V              ; String                                     ;
; pll_subtype                          ; Reconfigurable         ; String                                     ;
; number_of_clocks                     ; 1                      ; Signed Integer                             ;
; operation_mode                       ; normal                 ; String                                     ;
; deserialization_factor               ; 4                      ; Signed Integer                             ;
; data_rate                            ; 0                      ; Signed Integer                             ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                             ;
; output_clock_frequency0              ; 162.000000 MHz         ; String                                     ;
; phase_shift0                         ; 0 ps                   ; String                                     ;
; duty_cycle0                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency1              ; 0 MHz                  ; String                                     ;
; phase_shift1                         ; 0 ps                   ; String                                     ;
; duty_cycle1                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency2              ; 0 MHz                  ; String                                     ;
; phase_shift2                         ; 0 ps                   ; String                                     ;
; duty_cycle2                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency3              ; 0 MHz                  ; String                                     ;
; phase_shift3                         ; 0 ps                   ; String                                     ;
; duty_cycle3                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency4              ; 0 MHz                  ; String                                     ;
; phase_shift4                         ; 0 ps                   ; String                                     ;
; duty_cycle4                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency5              ; 0 MHz                  ; String                                     ;
; phase_shift5                         ; 0 ps                   ; String                                     ;
; duty_cycle5                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency6              ; 0 MHz                  ; String                                     ;
; phase_shift6                         ; 0 ps                   ; String                                     ;
; duty_cycle6                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency7              ; 0 MHz                  ; String                                     ;
; phase_shift7                         ; 0 ps                   ; String                                     ;
; duty_cycle7                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency8              ; 0 MHz                  ; String                                     ;
; phase_shift8                         ; 0 ps                   ; String                                     ;
; duty_cycle8                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency9              ; 0 MHz                  ; String                                     ;
; phase_shift9                         ; 0 ps                   ; String                                     ;
; duty_cycle9                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency10             ; 0 MHz                  ; String                                     ;
; phase_shift10                        ; 0 ps                   ; String                                     ;
; duty_cycle10                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency11             ; 0 MHz                  ; String                                     ;
; phase_shift11                        ; 0 ps                   ; String                                     ;
; duty_cycle11                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency12             ; 0 MHz                  ; String                                     ;
; phase_shift12                        ; 0 ps                   ; String                                     ;
; duty_cycle12                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency13             ; 0 MHz                  ; String                                     ;
; phase_shift13                        ; 0 ps                   ; String                                     ;
; duty_cycle13                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency14             ; 0 MHz                  ; String                                     ;
; phase_shift14                        ; 0 ps                   ; String                                     ;
; duty_cycle14                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency15             ; 0 MHz                  ; String                                     ;
; phase_shift15                        ; 0 ps                   ; String                                     ;
; duty_cycle15                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency16             ; 0 MHz                  ; String                                     ;
; phase_shift16                        ; 0 ps                   ; String                                     ;
; duty_cycle16                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency17             ; 0 MHz                  ; String                                     ;
; phase_shift17                        ; 0 ps                   ; String                                     ;
; duty_cycle17                         ; 50                     ; Signed Integer                             ;
; clock_name_0                         ;                        ; String                                     ;
; clock_name_1                         ;                        ; String                                     ;
; clock_name_2                         ;                        ; String                                     ;
; clock_name_3                         ;                        ; String                                     ;
; clock_name_4                         ;                        ; String                                     ;
; clock_name_5                         ;                        ; String                                     ;
; clock_name_6                         ;                        ; String                                     ;
; clock_name_7                         ;                        ; String                                     ;
; clock_name_8                         ;                        ; String                                     ;
; clock_name_global_0                  ; false                  ; String                                     ;
; clock_name_global_1                  ; false                  ; String                                     ;
; clock_name_global_2                  ; false                  ; String                                     ;
; clock_name_global_3                  ; false                  ; String                                     ;
; clock_name_global_4                  ; false                  ; String                                     ;
; clock_name_global_5                  ; false                  ; String                                     ;
; clock_name_global_6                  ; false                  ; String                                     ;
; clock_name_global_7                  ; false                  ; String                                     ;
; clock_name_global_8                  ; false                  ; String                                     ;
; m_cnt_hi_div                         ; 41                     ; Signed Integer                             ;
; m_cnt_lo_div                         ; 40                     ; Signed Integer                             ;
; m_cnt_bypass_en                      ; false                  ; String                                     ;
; m_cnt_odd_div_duty_en                ; true                   ; String                                     ;
; n_cnt_hi_div                         ; 3                      ; Signed Integer                             ;
; n_cnt_lo_div                         ; 2                      ; Signed Integer                             ;
; n_cnt_bypass_en                      ; false                  ; String                                     ;
; n_cnt_odd_div_duty_en                ; true                   ; String                                     ;
; c_cnt_hi_div0                        ; 3                      ; Signed Integer                             ;
; c_cnt_lo_div0                        ; 2                      ; Signed Integer                             ;
; c_cnt_bypass_en0                     ; false                  ; String                                     ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en0               ; true                   ; String                                     ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en1                     ; true                   ; String                                     ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                     ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en2                     ; true                   ; String                                     ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                     ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en3                     ; true                   ; String                                     ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                     ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en4                     ; true                   ; String                                     ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                     ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en5                     ; true                   ; String                                     ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                     ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en6                     ; true                   ; String                                     ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                     ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en7                     ; true                   ; String                                     ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                     ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en8                     ; true                   ; String                                     ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                     ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en9                     ; true                   ; String                                     ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                     ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en10                    ; true                   ; String                                     ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                     ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en11                    ; true                   ; String                                     ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                     ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en12                    ; true                   ; String                                     ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                     ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en13                    ; true                   ; String                                     ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                     ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en14                    ; true                   ; String                                     ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                     ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en15                    ; true                   ; String                                     ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                     ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en16                    ; true                   ; String                                     ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                     ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en17                    ; true                   ; String                                     ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                     ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                             ;
; pll_vco_div                          ; 1                      ; Signed Integer                             ;
; pll_slf_rst                          ; false                  ; String                                     ;
; pll_bw_sel                           ; low                    ; String                                     ;
; pll_output_clk_frequency             ; 810.0 MHz              ; String                                     ;
; pll_cp_current                       ; 20                     ; Signed Integer                             ;
; pll_bwctrl                           ; 10000                  ; Signed Integer                             ;
; pll_fractional_division              ; 1                      ; String                                     ;
; pll_fractional_cout                  ; 32                     ; Signed Integer                             ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                     ;
; mimic_fbclk_type                     ; gclk                   ; String                                     ;
; pll_fbclk_mux_1                      ; glb                    ; String                                     ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                     ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                     ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                             ;
; refclk1_frequency                    ; 0 MHz                  ; String                                     ;
; pll_clkin_0_src                      ; clk_0                  ; String                                     ;
; pll_clkin_1_src                      ; clk_0                  ; String                                     ;
; pll_clk_loss_sw_en                   ; false                  ; String                                     ;
; pll_auto_clk_sw_en                   ; false                  ; String                                     ;
; pll_manu_clk_sw_en                   ; false                  ; String                                     ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                             ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                     ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                     ;
+--------------------------------------+------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_HDMI_Config:u_I2C_HDMI_Config ;
+----------------+----------+----------------------------------------------------+
; Parameter Name ; Value    ; Type                                               ;
+----------------+----------+----------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                     ;
; I2C_Freq       ; 20000    ; Signed Integer                                     ;
; LUT_SIZE       ; 32       ; Signed Integer                                     ;
+----------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd"                                                                                                                     ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_NUM[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ST             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; CNT            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; BYTE           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0"                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_HDMI_Config:u_I2C_HDMI_Config"                                                                        ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; READY ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "vpg:u_vpg|vga_generator:u_vga_generator" ;
+---------------------+-------+----------+----------------------------+
; Port                ; Type  ; Severity ; Details                    ;
+---------------------+-------+----------+----------------------------+
; h_total[4]          ; Input ; Info     ; Stuck at VCC               ;
; h_total[0]          ; Input ; Info     ; Stuck at VCC               ;
; h_sync[11..8]       ; Input ; Info     ; Stuck at GND               ;
; h_sync[0]           ; Input ; Info     ; Stuck at VCC               ;
; h_start[11..9]      ; Input ; Info     ; Stuck at GND               ;
; h_start[2]          ; Input ; Info     ; Stuck at VCC               ;
; h_start[0]          ; Input ; Info     ; Stuck at VCC               ;
; h_end[7]            ; Input ; Info     ; Stuck at GND               ;
; v_total[11]         ; Input ; Info     ; Stuck at GND               ;
; v_total[7]          ; Input ; Info     ; Stuck at GND               ;
; v_total[4]          ; Input ; Info     ; Stuck at GND               ;
; v_total[1]          ; Input ; Info     ; Stuck at GND               ;
; v_sync[11..3]       ; Input ; Info     ; Stuck at GND               ;
; v_start[11..6]      ; Input ; Info     ; Stuck at GND               ;
; v_start[5]          ; Input ; Info     ; Stuck at VCC               ;
; v_start[4]          ; Input ; Info     ; Stuck at GND               ;
; v_start[2]          ; Input ; Info     ; Stuck at GND               ;
; v_end[11]           ; Input ; Info     ; Stuck at GND               ;
; v_end[7]            ; Input ; Info     ; Stuck at GND               ;
; v_end[4]            ; Input ; Info     ; Stuck at GND               ;
; v_end[2]            ; Input ; Info     ; Stuck at GND               ;
; v_active_14[11..9]  ; Input ; Info     ; Stuck at GND               ;
; v_active_24[11..10] ; Input ; Info     ; Stuck at GND               ;
; v_active_34[11..10] ; Input ; Info     ; Stuck at GND               ;
+---------------------+-------+----------+----------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "vpg:u_vpg|pll_reconfig:u_pll_reconfig" ;
+------------------+--------+----------+----------------------------+
; Port             ; Type   ; Severity ; Details                    ;
+------------------+--------+----------+----------------------------+
; mgmt_waitrequest ; Output ; Info     ; Explicitly unconnected     ;
+------------------+--------+----------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys_pll:u_sys_pll"                                                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; outclk_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------------+-----------------------+
; Type                        ; Count                 ;
+-----------------------------+-----------------------+
; arriav_ff                   ; 637                   ;
;     CLR                     ; 43                    ;
;     CLR SCLR                ; 34                    ;
;     ENA                     ; 63                    ;
;     ENA CLR                 ; 38                    ;
;     ENA CLR SCLR            ; 13                    ;
;     ENA SCLR                ; 332                   ;
;     ENA SLD                 ; 12                    ;
;     SCLR                    ; 62                    ;
;     SLD                     ; 2                     ;
;     plain                   ; 38                    ;
; arriav_io_obuf              ; 95                    ;
; arriav_lcell_comb           ; 1318                  ;
;     arith                   ; 120                   ;
;         1 data inputs       ; 114                   ;
;         2 data inputs       ; 4                     ;
;         5 data inputs       ; 2                     ;
;     extend                  ; 37                    ;
;         7 data inputs       ; 37                    ;
;     normal                  ; 1161                  ;
;         0 data inputs       ; 7                     ;
;         1 data inputs       ; 7                     ;
;         2 data inputs       ; 102                   ;
;         3 data inputs       ; 118                   ;
;         4 data inputs       ; 235                   ;
;         5 data inputs       ; 386                   ;
;         6 data inputs       ; 306                   ;
; boundary_port               ; 145                   ;
; cyclonev_fractional_pll     ; 1                     ;
; cyclonev_pll_output_counter ; 1                     ;
; cyclonev_pll_reconfig       ; 1                     ;
; cyclonev_pll_refclk_select  ; 1                     ;
; generic_pll                 ; 1                     ;
;                             ;                       ;
; Max LUT depth               ; 13.00                 ;
; Average LUT depth           ; 5.38                  ;
+-----------------------------+-----------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun May  8 21:23:56 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Nano_HDMI_TX -c DE10_Nano_HDMI_TX
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/vpg_mode.v
    Info (12023): Found entity 1: vpg_mode File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/vpg_source/vpg_mode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/vpg.v
    Info (12023): Found entity 1: vpg File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/vpg_source/vpg.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/vga_generator.v
    Info (12023): Found entity 1: vga_generator File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/vpg_source/vga_generator.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/pll_controller.v
    Info (12023): Found entity 1: pll_controller File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/vpg_source/pll_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file I2C_HDMI_Config.v
    Info (12023): Found entity 1: I2C_HDMI_Config File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/I2C_HDMI_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file I2C_Controller.v
    Info (12023): Found entity 1: I2C_Controller File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/I2C_Controller.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file DE10_Nano_HDMI_TX.v
    Info (12023): Found entity 1: DE10_Nano_HDMI_TX File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file AUDIO_IF.v
    Info (12023): Found entity 1: AUDIO_IF File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/AUDIO_IF.v Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file pll/sys_pll.v
    Info (12023): Found entity 1: sys_pll File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/sys_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/sys_pll/sys_pll_0002.v
    Info (12023): Found entity 1: sys_pll_0002 File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/sys_pll/sys_pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_reconfig.v
    Info (12023): Found entity 1: pll_reconfig File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_reconfig/altera_pll_reconfig_top.v
    Info (12023): Found entity 1: altera_pll_reconfig_top File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_top.v Line: 16
Info (12021): Found 6 design units, including 6 entities, in source file pll/pll_reconfig/altera_pll_reconfig_core.v
    Info (12023): Found entity 1: altera_pll_reconfig_core File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 16
    Info (12023): Found entity 2: self_reset File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1691
    Info (12023): Found entity 3: dprio_mux File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1739
    Info (12023): Found entity 4: fpll_dprio_init File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1789
    Info (12023): Found entity 5: dyn_phase_shift File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1884
    Info (12023): Found entity 6: generic_lcell_comb File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2112
Warning (12090): Entity "altera_std_synchronizer" obtained from "pll/pll_reconfig/altera_std_synchronizer.v" instead of from Quartus Prime megafunction library File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_std_synchronizer.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_reconfig/altera_std_synchronizer.v
    Info (12023): Found entity 1: altera_std_synchronizer File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_std_synchronizer.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll.v
    Info (12023): Found entity 1: pll File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file I2C_WRITE_WDATA.v
    Info (12023): Found entity 1: I2C_WRITE_WDATA File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/I2C_WRITE_WDATA.v Line: 1
Info (12127): Elaborating entity "DE10_Nano_HDMI_TX" for the top level hierarchy
Warning (10034): Output port "LED[6..4]" at DE10_Nano_HDMI_TX.v(127) has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 127
Warning (10034): Output port "ADC_CONVST" at DE10_Nano_HDMI_TX.v(39) has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 39
Warning (10034): Output port "ADC_SCK" at DE10_Nano_HDMI_TX.v(40) has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 40
Warning (10034): Output port "ADC_SDI" at DE10_Nano_HDMI_TX.v(41) has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 41
Info (12128): Elaborating entity "sys_pll" for hierarchy "sys_pll:u_sys_pll" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 163
Info (12128): Elaborating entity "sys_pll_0002" for hierarchy "sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/sys_pll.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/sys_pll/sys_pll_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/sys_pll/sys_pll_0002.v Line: 88
Info (12133): Instantiated megafunction "sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/sys_pll/sys_pll_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "100.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "1.199882 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "1.536155 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "vpg_mode" for hierarchy "vpg_mode:u_vpg_mode" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 172
Info (12128): Elaborating entity "vpg" for hierarchy "vpg:u_vpg" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 186
Info (12128): Elaborating entity "pll_reconfig" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/vpg_source/vpg.v Line: 90
Info (12128): Elaborating entity "altera_pll_reconfig_top" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig.v Line: 50
Info (12128): Elaborating entity "altera_pll_reconfig_core" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_top.v Line: 420
Warning (10036): Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(208): object "dps_start_assert" assigned a value but never read File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 208
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1510): incomplete case statement has no default case item File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1510
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1526): incomplete case statement has no default case item File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1526
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 306
Info (12128): Elaborating entity "dyn_phase_shift" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1577
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2060
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2071
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2082
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2093
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2104
Info (12128): Elaborating entity "self_reset" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1581
Info (12128): Elaborating entity "dprio_mux" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1619
Info (12128): Elaborating entity "fpll_dprio_init" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1638
Info (12128): Elaborating entity "pll" for hierarchy "vpg:u_vpg|pll:u_pll" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/vpg_source/vpg.v Line: 98
Info (12128): Elaborating entity "pll_0002" for hierarchy "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll.v Line: 24
Info (12128): Elaborating entity "altera_pll" for hierarchy "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll/pll_0002.v Line: 239
Warning (10034): Output port "lvds_clk" at altera_pll.v(320) has no driver File: /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 320
Warning (10034): Output port "loaden" at altera_pll.v(321) has no driver File: /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 321
Warning (10034): Output port "extclk_out" at altera_pll.v(322) has no driver File: /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 322
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll/pll_0002.v Line: 239
Info (12133): Instantiated megafunction "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll/pll_0002.v Line: 239
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "pll_fractional_cout" = "32"
    Info (12134): Parameter "pll_dsm_out_sel" = "1st_order"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "162.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "Cyclone V"
    Info (12134): Parameter "pll_subtype" = "Reconfigurable"
    Info (12134): Parameter "m_cnt_hi_div" = "41"
    Info (12134): Parameter "m_cnt_lo_div" = "40"
    Info (12134): Parameter "n_cnt_hi_div" = "3"
    Info (12134): Parameter "n_cnt_lo_div" = "2"
    Info (12134): Parameter "m_cnt_bypass_en" = "false"
    Info (12134): Parameter "n_cnt_bypass_en" = "false"
    Info (12134): Parameter "m_cnt_odd_div_duty_en" = "true"
    Info (12134): Parameter "n_cnt_odd_div_duty_en" = "true"
    Info (12134): Parameter "c_cnt_hi_div0" = "3"
    Info (12134): Parameter "c_cnt_lo_div0" = "2"
    Info (12134): Parameter "c_cnt_prst0" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst0" = "0"
    Info (12134): Parameter "c_cnt_in_src0" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en0" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en0" = "true"
    Info (12134): Parameter "c_cnt_hi_div1" = "1"
    Info (12134): Parameter "c_cnt_lo_div1" = "1"
    Info (12134): Parameter "c_cnt_prst1" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst1" = "0"
    Info (12134): Parameter "c_cnt_in_src1" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en1" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en1" = "false"
    Info (12134): Parameter "c_cnt_hi_div2" = "1"
    Info (12134): Parameter "c_cnt_lo_div2" = "1"
    Info (12134): Parameter "c_cnt_prst2" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst2" = "0"
    Info (12134): Parameter "c_cnt_in_src2" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en2" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en2" = "false"
    Info (12134): Parameter "c_cnt_hi_div3" = "1"
    Info (12134): Parameter "c_cnt_lo_div3" = "1"
    Info (12134): Parameter "c_cnt_prst3" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst3" = "0"
    Info (12134): Parameter "c_cnt_in_src3" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en3" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en3" = "false"
    Info (12134): Parameter "c_cnt_hi_div4" = "1"
    Info (12134): Parameter "c_cnt_lo_div4" = "1"
    Info (12134): Parameter "c_cnt_prst4" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst4" = "0"
    Info (12134): Parameter "c_cnt_in_src4" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en4" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en4" = "false"
    Info (12134): Parameter "c_cnt_hi_div5" = "1"
    Info (12134): Parameter "c_cnt_lo_div5" = "1"
    Info (12134): Parameter "c_cnt_prst5" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst5" = "0"
    Info (12134): Parameter "c_cnt_in_src5" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en5" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en5" = "false"
    Info (12134): Parameter "c_cnt_hi_div6" = "1"
    Info (12134): Parameter "c_cnt_lo_div6" = "1"
    Info (12134): Parameter "c_cnt_prst6" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst6" = "0"
    Info (12134): Parameter "c_cnt_in_src6" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en6" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en6" = "false"
    Info (12134): Parameter "c_cnt_hi_div7" = "1"
    Info (12134): Parameter "c_cnt_lo_div7" = "1"
    Info (12134): Parameter "c_cnt_prst7" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst7" = "0"
    Info (12134): Parameter "c_cnt_in_src7" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en7" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en7" = "false"
    Info (12134): Parameter "c_cnt_hi_div8" = "1"
    Info (12134): Parameter "c_cnt_lo_div8" = "1"
    Info (12134): Parameter "c_cnt_prst8" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst8" = "0"
    Info (12134): Parameter "c_cnt_in_src8" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en8" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en8" = "false"
    Info (12134): Parameter "c_cnt_hi_div9" = "1"
    Info (12134): Parameter "c_cnt_lo_div9" = "1"
    Info (12134): Parameter "c_cnt_prst9" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst9" = "0"
    Info (12134): Parameter "c_cnt_in_src9" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en9" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en9" = "false"
    Info (12134): Parameter "c_cnt_hi_div10" = "1"
    Info (12134): Parameter "c_cnt_lo_div10" = "1"
    Info (12134): Parameter "c_cnt_prst10" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst10" = "0"
    Info (12134): Parameter "c_cnt_in_src10" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en10" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en10" = "false"
    Info (12134): Parameter "c_cnt_hi_div11" = "1"
    Info (12134): Parameter "c_cnt_lo_div11" = "1"
    Info (12134): Parameter "c_cnt_prst11" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst11" = "0"
    Info (12134): Parameter "c_cnt_in_src11" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en11" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en11" = "false"
    Info (12134): Parameter "c_cnt_hi_div12" = "1"
    Info (12134): Parameter "c_cnt_lo_div12" = "1"
    Info (12134): Parameter "c_cnt_prst12" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst12" = "0"
    Info (12134): Parameter "c_cnt_in_src12" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en12" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en12" = "false"
    Info (12134): Parameter "c_cnt_hi_div13" = "1"
    Info (12134): Parameter "c_cnt_lo_div13" = "1"
    Info (12134): Parameter "c_cnt_prst13" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst13" = "0"
    Info (12134): Parameter "c_cnt_in_src13" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en13" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en13" = "false"
    Info (12134): Parameter "c_cnt_hi_div14" = "1"
    Info (12134): Parameter "c_cnt_lo_div14" = "1"
    Info (12134): Parameter "c_cnt_prst14" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst14" = "0"
    Info (12134): Parameter "c_cnt_in_src14" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en14" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en14" = "false"
    Info (12134): Parameter "c_cnt_hi_div15" = "1"
    Info (12134): Parameter "c_cnt_lo_div15" = "1"
    Info (12134): Parameter "c_cnt_prst15" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst15" = "0"
    Info (12134): Parameter "c_cnt_in_src15" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en15" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en15" = "false"
    Info (12134): Parameter "c_cnt_hi_div16" = "1"
    Info (12134): Parameter "c_cnt_lo_div16" = "1"
    Info (12134): Parameter "c_cnt_prst16" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst16" = "0"
    Info (12134): Parameter "c_cnt_in_src16" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en16" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en16" = "false"
    Info (12134): Parameter "c_cnt_hi_div17" = "1"
    Info (12134): Parameter "c_cnt_lo_div17" = "1"
    Info (12134): Parameter "c_cnt_prst17" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst17" = "0"
    Info (12134): Parameter "c_cnt_in_src17" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en17" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en17" = "false"
    Info (12134): Parameter "pll_vco_div" = "1"
    Info (12134): Parameter "pll_cp_current" = "20"
    Info (12134): Parameter "pll_bwctrl" = "10000"
    Info (12134): Parameter "pll_output_clk_frequency" = "810.0 MHz"
    Info (12134): Parameter "pll_fractional_division" = "1"
    Info (12134): Parameter "mimic_fbclk_type" = "gclk"
    Info (12134): Parameter "pll_fbclk_mux_1" = "glb"
    Info (12134): Parameter "pll_fbclk_mux_2" = "fb_1"
    Info (12134): Parameter "pll_m_cnt_in_src" = "ph_mux_clk"
    Info (12134): Parameter "pll_slf_rst" = "false"
Info (12128): Elaborating entity "dps_extra_kick" for hierarchy "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst" File: /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 769
Info (12131): Elaborated megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst", which is child of megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 769
Info (12128): Elaborating entity "dprio_init" for hierarchy "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst" File: /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 784
Info (12131): Elaborated megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst", which is child of megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 784
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0" File: /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 1961
Info (12131): Elaborated megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0", which is child of megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 1961
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1" File: /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 1972
Info (12131): Elaborated megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1", which is child of megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 1972
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2" File: /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 1983
Info (12131): Elaborated megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2", which is child of megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 1983
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3" File: /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 1994
Info (12131): Elaborated megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3", which is child of megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 1994
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4" File: /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 2005
Info (12131): Elaborated megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4", which is child of megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 2005
Info (12128): Elaborating entity "altera_cyclonev_pll" for hierarchy "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll" File: /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Warning (10034): Output port "extclk" at altera_cyclonev_pll.v(632) has no driver File: /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 632
Warning (10034): Output port "clkout[0]" at altera_cyclonev_pll.v(637) has no driver File: /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 637
Warning (10034): Output port "loaden" at altera_cyclonev_pll.v(641) has no driver File: /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 641
Warning (10034): Output port "lvdsclk" at altera_cyclonev_pll.v(642) has no driver File: /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 642
Info (12131): Elaborated megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll", which is child of megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Info (12128): Elaborating entity "altera_cyclonev_pll_base" for hierarchy "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0" File: /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1153
Info (12131): Elaborated megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0", which is child of megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1153
Info (12128): Elaborating entity "pll_controller" for hierarchy "vpg:u_vpg|pll_controller:u_pll_controller" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/vpg_source/vpg.v Line: 109
Info (12128): Elaborating entity "vga_generator" for hierarchy "vpg:u_vpg|vga_generator:u_vga_generator" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/vpg_source/vpg.v Line: 131
Warning (10036): Verilog HDL or VHDL warning at vga_generator.v(71): object "color_mode" assigned a value but never read File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/vpg_source/vga_generator.v Line: 71
Warning (10230): Verilog HDL assignment warning at vga_generator.v(210): truncated value with size 48 to match size of target (24) File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/vpg_source/vga_generator.v Line: 210
Info (12128): Elaborating entity "I2C_HDMI_Config" for hierarchy "I2C_HDMI_Config:u_I2C_HDMI_Config" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 195
Warning (10230): Verilog HDL assignment warning at I2C_HDMI_Config.v(48): truncated value with size 32 to match size of target (16) File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/I2C_HDMI_Config.v Line: 48
Warning (10230): Verilog HDL assignment warning at I2C_HDMI_Config.v(98): truncated value with size 32 to match size of target (6) File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/I2C_HDMI_Config.v Line: 98
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/I2C_HDMI_Config.v Line: 64
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(57): truncated value with size 32 to match size of target (1) File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/I2C_Controller.v Line: 57
Info (12128): Elaborating entity "I2C_WRITE_WDATA" for hierarchy "I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/I2C_Controller.v Line: 71
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(54): truncated value with size 32 to match size of target (8) File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/I2C_WRITE_WDATA.v Line: 54
Warning (12030): Port "extclk" on the entity instantiation of "cyclonev_pll" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic. File: /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[4]" File: /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[3]" File: /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[2]" File: /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[1]" File: /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[0]" File: /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|gnd" File: /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 427
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|outclk_wire[1]" File: /home/jmecodol/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "HDMI_I2C_SCL" and its non-tri-state driver. File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 58
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 45
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 45
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 45
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 45
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 45
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 45
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 45
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 45
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 45
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 45
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 45
    Warning (13040): bidirectional pin "ARDUINO_IO[11]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 45
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 45
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 45
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 45
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 45
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 46
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 54
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 55
    Warning (13040): bidirectional pin "HDMI_MCLK" has no driver File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 62
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "HDMI_I2S" is fed by GND File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 60
    Warning (13033): The pin "HDMI_LRCLK" is fed by GND File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 61
    Warning (13033): The pin "HDMI_SCLK" is fed by GND File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 63
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "HDMI_I2C_SCL~synth" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 58
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 39
    Warning (13410): Pin "ADC_SCK" is stuck at GND File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 40
    Warning (13410): Pin "ADC_SDI" is stuck at GND File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 41
    Warning (13410): Pin "LED[4]" is stuck at GND File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 127
    Warning (13410): Pin "LED[5]" is stuck at GND File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 127
    Warning (13410): Pin "LED[6]" is stuck at GND File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 127
Info (286030): Timing-Driven Synthesis is running
Info (17049): 36 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read|combout" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0|combout" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1|combout" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2|combout" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3|combout" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4|combout" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1|combout" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|up_dn" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 196
    Info (17048): Logic cell "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_ser_shift_load" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 188
    Info (17048): Logic cell "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|gnd" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1919
    Info (17048): Logic cell "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|phase_done" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 194
Info (144001): Generated suppressed messages file /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/output_files/DE10_Nano_HDMI_TX.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 13 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_SDO" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 42
    Warning (15610): No output dependent on input pin "FPGA_CLK3_50" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 51
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 131
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 131
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 131
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.v Line: 131
Info (21057): Implemented 1801 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 39 output pins
    Info (21060): Implemented 95 bidirectional pins
    Info (21061): Implemented 1651 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 147 warnings
    Info: Peak virtual memory: 500 megabytes
    Info: Processing ended: Sun May  8 21:24:17 2022
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/demos/FPGA/HDMI_TX/output_files/DE10_Nano_HDMI_TX.map.smsg.


