# Single-Cycle-Processor

In this project I designed an improved version of the single cycle processor shown below using structural Verilog on Altera Quartus II.

![adsiz](https://user-images.githubusercontent.com/17300652/39626351-30d170b8-4faa-11e8-8d62-64c07bdd231d.png)
