# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2009 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.1 Build 222 10/21/2009 SJ Full Version
# Date created = 10:01:15  September 05, 2018
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY MAX7000S
set_global_assignment -name DEVICE "EPM7128SLC84-15"
set_global_assignment -name TOP_LEVEL_ENTITY Block1
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 9.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "10:01:15  SEPTEMBER 05, 2018"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name MAX7000_DEVICE_IO_STANDARD TTL
set_location_assignment PIN_44 -to l1[7]
set_global_assignment -name MISC_FILE "c:/altera/91/quartus/test.dpf"
set_location_assignment PIN_45 -to l1[6]
set_location_assignment PIN_46 -to l1[5]
set_location_assignment PIN_48 -to l1[4]
set_location_assignment PIN_49 -to l1[3]
set_location_assignment PIN_50 -to l1[2]
set_location_assignment PIN_51 -to l1[1]
set_location_assignment PIN_37 -to l2[0]
set_location_assignment PIN_39 -to l2[1]
set_location_assignment PIN_40 -to l2[2]
set_location_assignment PIN_41 -to l2[3]
set_location_assignment PIN_35 -to l3[0]
set_location_assignment PIN_36 -to l3[1]
set_location_assignment PIN_17 -to l3[2]
set_location_assignment PIN_18 -to l3[3]
set_location_assignment PIN_30 -to l4[0]
set_location_assignment PIN_31 -to l4[1]
set_location_assignment PIN_33 -to l4[2]
set_location_assignment PIN_34 -to l4[3]
set_location_assignment PIN_25 -to l5[0]
set_location_assignment PIN_27 -to l5[1]
set_location_assignment PIN_28 -to l5[2]
set_location_assignment PIN_29 -to l5[3]
set_location_assignment PIN_20 -to l6[0]
set_location_assignment PIN_21 -to l6[1]
set_location_assignment PIN_22 -to l6[2]
set_location_assignment PIN_24 -to l6[3]
set_location_assignment PIN_58 -to clk
set_global_assignment -name VHDL_FILE chooseone.vhd
set_global_assignment -name VHDL_FILE test.vhd
set_global_assignment -name BDF_FILE Block1.bdf
set_location_assignment PIN_60 -to pulse
set_global_assignment -name MISC_FILE "C:/Documents and Settings/Administrator/×ÀÃæ/zyq2/test2/test.dpf"
set_location_assignment PIN_56 -to clk100k
set_location_assignment PIN_52 -to final
set_location_assignment PIN_54 -to k[0]
set_location_assignment PIN_81 -to k[1]
set_location_assignment PIN_80 -to k[2]