// Seed: 1626078536
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  tri0 id_5 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
  nand (id_6, id_8, id_7, id_5);
  module_0(
      id_8, id_6, id_6, id_6
  );
endmodule
module module_2 (
    input  wire  id_0,
    output tri   id_1,
    input  tri1  id_2,
    output tri0  id_3,
    output logic id_4,
    input  wire  id_5
);
  wand id_7;
  always @(posedge 1 or posedge id_5) begin
    $display(1);
    wait (1'b0 == id_2);
    id_4 <= 1;
    id_7 = 1;
  end
  assign id_7 = id_7;
  module_0(
      id_7, id_7, id_7, id_7
  ); id_8(
      .id_0(1), .id_1(1'b0), .id_2(1), .id_3(1), .id_4(id_1), .id_5(id_2)
  );
endmodule
