
Spokane_Application.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009530  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000168  080096f0  080096f0  000196f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009858  08009858  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  08009858  08009858  00019858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009860  08009860  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009860  08009860  00019860  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009864  08009864  00019864  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  08009868  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001ff4  2000008c  080098f4  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00004000  20002080  080098f4  00022080  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY
 13 .debug_info   000322c6  00000000  00000000  000200ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006b29  00000000  00000000  000523c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 0001222e  00000000  00000000  00058eee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001bd0  00000000  00000000  0006b120  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001530  00000000  00000000  0006ccf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00031d80  00000000  00000000  0006e220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000350b4  00000000  00000000  0009ffa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0010e1f0  00000000  00000000  000d5054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000052e0  00000000  00000000  001e3244  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000052  00000000  00000000  001e8524  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	2000008c 	.word	0x2000008c
 80001dc:	00000000 	.word	0x00000000
 80001e0:	080096d8 	.word	0x080096d8

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000090 	.word	0x20000090
 80001fc:	080096d8 	.word	0x080096d8

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b970 	b.w	8000598 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9e08      	ldr	r6, [sp, #32]
 80002d6:	460d      	mov	r5, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	460f      	mov	r7, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4694      	mov	ip, r2
 80002e4:	d965      	bls.n	80003b2 <__udivmoddi4+0xe2>
 80002e6:	fab2 f382 	clz	r3, r2
 80002ea:	b143      	cbz	r3, 80002fe <__udivmoddi4+0x2e>
 80002ec:	fa02 fc03 	lsl.w	ip, r2, r3
 80002f0:	f1c3 0220 	rsb	r2, r3, #32
 80002f4:	409f      	lsls	r7, r3
 80002f6:	fa20 f202 	lsr.w	r2, r0, r2
 80002fa:	4317      	orrs	r7, r2
 80002fc:	409c      	lsls	r4, r3
 80002fe:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000302:	fa1f f58c 	uxth.w	r5, ip
 8000306:	fbb7 f1fe 	udiv	r1, r7, lr
 800030a:	0c22      	lsrs	r2, r4, #16
 800030c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000310:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000314:	fb01 f005 	mul.w	r0, r1, r5
 8000318:	4290      	cmp	r0, r2
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x62>
 800031c:	eb1c 0202 	adds.w	r2, ip, r2
 8000320:	f101 37ff 	add.w	r7, r1, #4294967295
 8000324:	f080 811c 	bcs.w	8000560 <__udivmoddi4+0x290>
 8000328:	4290      	cmp	r0, r2
 800032a:	f240 8119 	bls.w	8000560 <__udivmoddi4+0x290>
 800032e:	3902      	subs	r1, #2
 8000330:	4462      	add	r2, ip
 8000332:	1a12      	subs	r2, r2, r0
 8000334:	b2a4      	uxth	r4, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000342:	fb00 f505 	mul.w	r5, r0, r5
 8000346:	42a5      	cmp	r5, r4
 8000348:	d90a      	bls.n	8000360 <__udivmoddi4+0x90>
 800034a:	eb1c 0404 	adds.w	r4, ip, r4
 800034e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000352:	f080 8107 	bcs.w	8000564 <__udivmoddi4+0x294>
 8000356:	42a5      	cmp	r5, r4
 8000358:	f240 8104 	bls.w	8000564 <__udivmoddi4+0x294>
 800035c:	4464      	add	r4, ip
 800035e:	3802      	subs	r0, #2
 8000360:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000364:	1b64      	subs	r4, r4, r5
 8000366:	2100      	movs	r1, #0
 8000368:	b11e      	cbz	r6, 8000372 <__udivmoddi4+0xa2>
 800036a:	40dc      	lsrs	r4, r3
 800036c:	2300      	movs	r3, #0
 800036e:	e9c6 4300 	strd	r4, r3, [r6]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d908      	bls.n	800038c <__udivmoddi4+0xbc>
 800037a:	2e00      	cmp	r6, #0
 800037c:	f000 80ed 	beq.w	800055a <__udivmoddi4+0x28a>
 8000380:	2100      	movs	r1, #0
 8000382:	e9c6 0500 	strd	r0, r5, [r6]
 8000386:	4608      	mov	r0, r1
 8000388:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038c:	fab3 f183 	clz	r1, r3
 8000390:	2900      	cmp	r1, #0
 8000392:	d149      	bne.n	8000428 <__udivmoddi4+0x158>
 8000394:	42ab      	cmp	r3, r5
 8000396:	d302      	bcc.n	800039e <__udivmoddi4+0xce>
 8000398:	4282      	cmp	r2, r0
 800039a:	f200 80f8 	bhi.w	800058e <__udivmoddi4+0x2be>
 800039e:	1a84      	subs	r4, r0, r2
 80003a0:	eb65 0203 	sbc.w	r2, r5, r3
 80003a4:	2001      	movs	r0, #1
 80003a6:	4617      	mov	r7, r2
 80003a8:	2e00      	cmp	r6, #0
 80003aa:	d0e2      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	e9c6 4700 	strd	r4, r7, [r6]
 80003b0:	e7df      	b.n	8000372 <__udivmoddi4+0xa2>
 80003b2:	b902      	cbnz	r2, 80003b6 <__udivmoddi4+0xe6>
 80003b4:	deff      	udf	#255	; 0xff
 80003b6:	fab2 f382 	clz	r3, r2
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	f040 8090 	bne.w	80004e0 <__udivmoddi4+0x210>
 80003c0:	1a8a      	subs	r2, r1, r2
 80003c2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003c6:	fa1f fe8c 	uxth.w	lr, ip
 80003ca:	2101      	movs	r1, #1
 80003cc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003d0:	fb07 2015 	mls	r0, r7, r5, r2
 80003d4:	0c22      	lsrs	r2, r4, #16
 80003d6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003da:	fb0e f005 	mul.w	r0, lr, r5
 80003de:	4290      	cmp	r0, r2
 80003e0:	d908      	bls.n	80003f4 <__udivmoddi4+0x124>
 80003e2:	eb1c 0202 	adds.w	r2, ip, r2
 80003e6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x122>
 80003ec:	4290      	cmp	r0, r2
 80003ee:	f200 80cb 	bhi.w	8000588 <__udivmoddi4+0x2b8>
 80003f2:	4645      	mov	r5, r8
 80003f4:	1a12      	subs	r2, r2, r0
 80003f6:	b2a4      	uxth	r4, r4
 80003f8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003fc:	fb07 2210 	mls	r2, r7, r0, r2
 8000400:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000404:	fb0e fe00 	mul.w	lr, lr, r0
 8000408:	45a6      	cmp	lr, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x14e>
 800040c:	eb1c 0404 	adds.w	r4, ip, r4
 8000410:	f100 32ff 	add.w	r2, r0, #4294967295
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x14c>
 8000416:	45a6      	cmp	lr, r4
 8000418:	f200 80bb 	bhi.w	8000592 <__udivmoddi4+0x2c2>
 800041c:	4610      	mov	r0, r2
 800041e:	eba4 040e 	sub.w	r4, r4, lr
 8000422:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000426:	e79f      	b.n	8000368 <__udivmoddi4+0x98>
 8000428:	f1c1 0720 	rsb	r7, r1, #32
 800042c:	408b      	lsls	r3, r1
 800042e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000432:	ea4c 0c03 	orr.w	ip, ip, r3
 8000436:	fa05 f401 	lsl.w	r4, r5, r1
 800043a:	fa20 f307 	lsr.w	r3, r0, r7
 800043e:	40fd      	lsrs	r5, r7
 8000440:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000444:	4323      	orrs	r3, r4
 8000446:	fbb5 f8f9 	udiv	r8, r5, r9
 800044a:	fa1f fe8c 	uxth.w	lr, ip
 800044e:	fb09 5518 	mls	r5, r9, r8, r5
 8000452:	0c1c      	lsrs	r4, r3, #16
 8000454:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000458:	fb08 f50e 	mul.w	r5, r8, lr
 800045c:	42a5      	cmp	r5, r4
 800045e:	fa02 f201 	lsl.w	r2, r2, r1
 8000462:	fa00 f001 	lsl.w	r0, r0, r1
 8000466:	d90b      	bls.n	8000480 <__udivmoddi4+0x1b0>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000470:	f080 8088 	bcs.w	8000584 <__udivmoddi4+0x2b4>
 8000474:	42a5      	cmp	r5, r4
 8000476:	f240 8085 	bls.w	8000584 <__udivmoddi4+0x2b4>
 800047a:	f1a8 0802 	sub.w	r8, r8, #2
 800047e:	4464      	add	r4, ip
 8000480:	1b64      	subs	r4, r4, r5
 8000482:	b29d      	uxth	r5, r3
 8000484:	fbb4 f3f9 	udiv	r3, r4, r9
 8000488:	fb09 4413 	mls	r4, r9, r3, r4
 800048c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000490:	fb03 fe0e 	mul.w	lr, r3, lr
 8000494:	45a6      	cmp	lr, r4
 8000496:	d908      	bls.n	80004aa <__udivmoddi4+0x1da>
 8000498:	eb1c 0404 	adds.w	r4, ip, r4
 800049c:	f103 35ff 	add.w	r5, r3, #4294967295
 80004a0:	d26c      	bcs.n	800057c <__udivmoddi4+0x2ac>
 80004a2:	45a6      	cmp	lr, r4
 80004a4:	d96a      	bls.n	800057c <__udivmoddi4+0x2ac>
 80004a6:	3b02      	subs	r3, #2
 80004a8:	4464      	add	r4, ip
 80004aa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004ae:	fba3 9502 	umull	r9, r5, r3, r2
 80004b2:	eba4 040e 	sub.w	r4, r4, lr
 80004b6:	42ac      	cmp	r4, r5
 80004b8:	46c8      	mov	r8, r9
 80004ba:	46ae      	mov	lr, r5
 80004bc:	d356      	bcc.n	800056c <__udivmoddi4+0x29c>
 80004be:	d053      	beq.n	8000568 <__udivmoddi4+0x298>
 80004c0:	b156      	cbz	r6, 80004d8 <__udivmoddi4+0x208>
 80004c2:	ebb0 0208 	subs.w	r2, r0, r8
 80004c6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ca:	fa04 f707 	lsl.w	r7, r4, r7
 80004ce:	40ca      	lsrs	r2, r1
 80004d0:	40cc      	lsrs	r4, r1
 80004d2:	4317      	orrs	r7, r2
 80004d4:	e9c6 7400 	strd	r7, r4, [r6]
 80004d8:	4618      	mov	r0, r3
 80004da:	2100      	movs	r1, #0
 80004dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004e0:	f1c3 0120 	rsb	r1, r3, #32
 80004e4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004e8:	fa20 f201 	lsr.w	r2, r0, r1
 80004ec:	fa25 f101 	lsr.w	r1, r5, r1
 80004f0:	409d      	lsls	r5, r3
 80004f2:	432a      	orrs	r2, r5
 80004f4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f8:	fa1f fe8c 	uxth.w	lr, ip
 80004fc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000500:	fb07 1510 	mls	r5, r7, r0, r1
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800050a:	fb00 f50e 	mul.w	r5, r0, lr
 800050e:	428d      	cmp	r5, r1
 8000510:	fa04 f403 	lsl.w	r4, r4, r3
 8000514:	d908      	bls.n	8000528 <__udivmoddi4+0x258>
 8000516:	eb1c 0101 	adds.w	r1, ip, r1
 800051a:	f100 38ff 	add.w	r8, r0, #4294967295
 800051e:	d22f      	bcs.n	8000580 <__udivmoddi4+0x2b0>
 8000520:	428d      	cmp	r5, r1
 8000522:	d92d      	bls.n	8000580 <__udivmoddi4+0x2b0>
 8000524:	3802      	subs	r0, #2
 8000526:	4461      	add	r1, ip
 8000528:	1b49      	subs	r1, r1, r5
 800052a:	b292      	uxth	r2, r2
 800052c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000530:	fb07 1115 	mls	r1, r7, r5, r1
 8000534:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000538:	fb05 f10e 	mul.w	r1, r5, lr
 800053c:	4291      	cmp	r1, r2
 800053e:	d908      	bls.n	8000552 <__udivmoddi4+0x282>
 8000540:	eb1c 0202 	adds.w	r2, ip, r2
 8000544:	f105 38ff 	add.w	r8, r5, #4294967295
 8000548:	d216      	bcs.n	8000578 <__udivmoddi4+0x2a8>
 800054a:	4291      	cmp	r1, r2
 800054c:	d914      	bls.n	8000578 <__udivmoddi4+0x2a8>
 800054e:	3d02      	subs	r5, #2
 8000550:	4462      	add	r2, ip
 8000552:	1a52      	subs	r2, r2, r1
 8000554:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000558:	e738      	b.n	80003cc <__udivmoddi4+0xfc>
 800055a:	4631      	mov	r1, r6
 800055c:	4630      	mov	r0, r6
 800055e:	e708      	b.n	8000372 <__udivmoddi4+0xa2>
 8000560:	4639      	mov	r1, r7
 8000562:	e6e6      	b.n	8000332 <__udivmoddi4+0x62>
 8000564:	4610      	mov	r0, r2
 8000566:	e6fb      	b.n	8000360 <__udivmoddi4+0x90>
 8000568:	4548      	cmp	r0, r9
 800056a:	d2a9      	bcs.n	80004c0 <__udivmoddi4+0x1f0>
 800056c:	ebb9 0802 	subs.w	r8, r9, r2
 8000570:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000574:	3b01      	subs	r3, #1
 8000576:	e7a3      	b.n	80004c0 <__udivmoddi4+0x1f0>
 8000578:	4645      	mov	r5, r8
 800057a:	e7ea      	b.n	8000552 <__udivmoddi4+0x282>
 800057c:	462b      	mov	r3, r5
 800057e:	e794      	b.n	80004aa <__udivmoddi4+0x1da>
 8000580:	4640      	mov	r0, r8
 8000582:	e7d1      	b.n	8000528 <__udivmoddi4+0x258>
 8000584:	46d0      	mov	r8, sl
 8000586:	e77b      	b.n	8000480 <__udivmoddi4+0x1b0>
 8000588:	3d02      	subs	r5, #2
 800058a:	4462      	add	r2, ip
 800058c:	e732      	b.n	80003f4 <__udivmoddi4+0x124>
 800058e:	4608      	mov	r0, r1
 8000590:	e70a      	b.n	80003a8 <__udivmoddi4+0xd8>
 8000592:	4464      	add	r4, ip
 8000594:	3802      	subs	r0, #2
 8000596:	e742      	b.n	800041e <__udivmoddi4+0x14e>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <Init_Some>:

/**
 * @brief Small state machine to conduct actions in steps. Also if I dont do it this way, the system hard faults.
 */
void Init_Some(void * Task_Data)//Is a task
{
 800059c:	b510      	push	{r4, lr}
	static int state = 0;
	switch(state)
 800059e:	4b42      	ldr	r3, [pc, #264]	; (80006a8 <Init_Some+0x10c>)
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	2b04      	cmp	r3, #4
 80005a4:	d810      	bhi.n	80005c8 <Init_Some+0x2c>
 80005a6:	e8df f003 	tbb	[pc, r3]
 80005aa:	1003      	.short	0x1003
 80005ac:	442f      	.short	0x442f
 80005ae:	53          	.byte	0x53
 80005af:	00          	.byte	0x00
	{
	case 0://HAL INIT
	{
	    printf("\033[2J\033[H");
 80005b0:	483e      	ldr	r0, [pc, #248]	; (80006ac <Init_Some+0x110>)
 80005b2:	f008 faed 	bl	8008b90 <iprintf>
	    printf("Hello Hab\r\n");
 80005b6:	483e      	ldr	r0, [pc, #248]	; (80006b0 <Init_Some+0x114>)
 80005b8:	f008 fb50 	bl	8008c5c <puts>
	    initTest();
 80005bc:	f001 f96c 	bl	8001898 <initTest>
		state ++;
 80005c0:	4a39      	ldr	r2, [pc, #228]	; (80006a8 <Init_Some+0x10c>)
 80005c2:	6813      	ldr	r3, [r2, #0]
 80005c4:	3301      	adds	r3, #1
 80005c6:	6013      	str	r3, [r2, #0]
		//HAL_GPIO_TogglePin (FLASH_CS_GPIO_Port, FLASH_CS_Pin);
		//HAL_Delay(100);
			break;
	}
	}
}
 80005c8:	bd10      	pop	{r4, pc}
		OSPI_Reset(&hospi1);//0xFF
 80005ca:	483a      	ldr	r0, [pc, #232]	; (80006b4 <Init_Some+0x118>)
 80005cc:	f000 ffe7 	bl	800159e <OSPI_Reset>
		while ((OSPI_Get_Features(&hospi1) & MT29F_STATUS_MASK_OIP) != 0);
 80005d0:	4838      	ldr	r0, [pc, #224]	; (80006b4 <Init_Some+0x118>)
 80005d2:	f001 f804 	bl	80015de <OSPI_Get_Features>
 80005d6:	f010 0f01 	tst.w	r0, #1
 80005da:	d1f9      	bne.n	80005d0 <Init_Some+0x34>
		OSPI_WriteEnable(&hospi1);//0x06
 80005dc:	4835      	ldr	r0, [pc, #212]	; (80006b4 <Init_Some+0x118>)
 80005de:	f001 f832 	bl	8001646 <OSPI_WriteEnable>
		    Status = OSPI_Get_Features(&hospi1);
 80005e2:	4834      	ldr	r0, [pc, #208]	; (80006b4 <Init_Some+0x118>)
 80005e4:	f000 fffb 	bl	80015de <OSPI_Get_Features>
		} while( ((Status & MT29F_STATUS_MASK_OIP) != 0) || ((Status & MT29F_STATUS_MASK_WEL) != MT29F_STATUS_MASK_WEL) );
 80005e8:	f000 0003 	and.w	r0, r0, #3
 80005ec:	2802      	cmp	r0, #2
 80005ee:	d1f8      	bne.n	80005e2 <Init_Some+0x46>
		OSPI_Erase_Block(&hospi1);//0xD8
 80005f0:	4c30      	ldr	r4, [pc, #192]	; (80006b4 <Init_Some+0x118>)
 80005f2:	4620      	mov	r0, r4
 80005f4:	f001 f844 	bl	8001680 <OSPI_Erase_Block>
		OSPI_Get_Features(&hospi1);//0x0f
 80005f8:	4620      	mov	r0, r4
 80005fa:	f000 fff0 	bl	80015de <OSPI_Get_Features>
		state ++;
 80005fe:	4a2a      	ldr	r2, [pc, #168]	; (80006a8 <Init_Some+0x10c>)
 8000600:	6813      	ldr	r3, [r2, #0]
 8000602:	3301      	adds	r3, #1
 8000604:	6013      	str	r3, [r2, #0]
		break;
 8000606:	e7df      	b.n	80005c8 <Init_Some+0x2c>
		OSPI_WriteEnable(&hospi1);//0x06
 8000608:	4c2a      	ldr	r4, [pc, #168]	; (80006b4 <Init_Some+0x118>)
 800060a:	4620      	mov	r0, r4
 800060c:	f001 f81b 	bl	8001646 <OSPI_WriteEnable>
		OSPI_Get_Features(&hospi1);//0x0f
 8000610:	4620      	mov	r0, r4
 8000612:	f000 ffe4 	bl	80015de <OSPI_Get_Features>
		OSPI_Program_Load(&hospi1);//0x02
 8000616:	4620      	mov	r0, r4
 8000618:	f001 f85c 	bl	80016d4 <OSPI_Program_Load>
		OSPI_Program_Execute(&hospi1);//0x10
 800061c:	4620      	mov	r0, r4
 800061e:	f001 f893 	bl	8001748 <OSPI_Program_Execute>
		OSPI_Get_Features(&hospi1);//0x0f
 8000622:	4620      	mov	r0, r4
 8000624:	f000 ffdb 	bl	80015de <OSPI_Get_Features>
		state ++;
 8000628:	4a1f      	ldr	r2, [pc, #124]	; (80006a8 <Init_Some+0x10c>)
 800062a:	6813      	ldr	r3, [r2, #0]
 800062c:	3301      	adds	r3, #1
 800062e:	6013      	str	r3, [r2, #0]
		break;
 8000630:	e7ca      	b.n	80005c8 <Init_Some+0x2c>
		OSPI_Page_Read(&hospi1);//0x13
 8000632:	4c20      	ldr	r4, [pc, #128]	; (80006b4 <Init_Some+0x118>)
 8000634:	4620      	mov	r0, r4
 8000636:	f001 f8b1 	bl	800179c <OSPI_Page_Read>
		OSPI_Get_Features(&hospi1);//0x0f
 800063a:	4620      	mov	r0, r4
 800063c:	f000 ffcf 	bl	80015de <OSPI_Get_Features>
		OSPI_Read_Cache_X4(&hospi1);//0x0B
 8000640:	4620      	mov	r0, r4
 8000642:	f001 f8d5 	bl	80017f0 <OSPI_Read_Cache_X4>
		state ++;
 8000646:	4a18      	ldr	r2, [pc, #96]	; (80006a8 <Init_Some+0x10c>)
 8000648:	6813      	ldr	r3, [r2, #0]
 800064a:	3301      	adds	r3, #1
 800064c:	6013      	str	r3, [r2, #0]
		break;
 800064e:	e7bb      	b.n	80005c8 <Init_Some+0x2c>
	    ReadWriteCount++;
 8000650:	4a19      	ldr	r2, [pc, #100]	; (80006b8 <Init_Some+0x11c>)
 8000652:	6813      	ldr	r3, [r2, #0]
 8000654:	3301      	adds	r3, #1
 8000656:	6013      	str	r3, [r2, #0]
	    if (readWriteCompare())
 8000658:	f001 f904 	bl	8001864 <readWriteCompare>
 800065c:	b1c8      	cbz	r0, 8000692 <Init_Some+0xf6>
	        printf("OK Addr: %d  Count: %d\r\n", (int)ADDR, (int)ReadWriteCount);
 800065e:	4b16      	ldr	r3, [pc, #88]	; (80006b8 <Init_Some+0x11c>)
 8000660:	681a      	ldr	r2, [r3, #0]
 8000662:	4b16      	ldr	r3, [pc, #88]	; (80006bc <Init_Some+0x120>)
 8000664:	6819      	ldr	r1, [r3, #0]
 8000666:	4816      	ldr	r0, [pc, #88]	; (80006c0 <Init_Some+0x124>)
 8000668:	f008 fa92 	bl	8008b90 <iprintf>
	    prepareForCompare();
 800066c:	f001 f90a 	bl	8001884 <prepareForCompare>
	    STATUS_LED_TOGGLE();
 8000670:	2102      	movs	r1, #2
 8000672:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000676:	f001 fce6 	bl	8002046 <HAL_GPIO_TogglePin>
	    ADDR += 2048;
 800067a:	4a10      	ldr	r2, [pc, #64]	; (80006bc <Init_Some+0x120>)
 800067c:	6813      	ldr	r3, [r2, #0]
 800067e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8000682:	6013      	str	r3, [r2, #0]
	    if (ADDR >= 268435456)
 8000684:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8000688:	d209      	bcs.n	800069e <Init_Some+0x102>
	    state = 2;
 800068a:	4b07      	ldr	r3, [pc, #28]	; (80006a8 <Init_Some+0x10c>)
 800068c:	2202      	movs	r2, #2
 800068e:	601a      	str	r2, [r3, #0]
}
 8000690:	e79a      	b.n	80005c8 <Init_Some+0x2c>
            printf("ERROR Addr: %d\r\n", (int)ADDR);
 8000692:	4b0a      	ldr	r3, [pc, #40]	; (80006bc <Init_Some+0x120>)
 8000694:	6819      	ldr	r1, [r3, #0]
 8000696:	480b      	ldr	r0, [pc, #44]	; (80006c4 <Init_Some+0x128>)
 8000698:	f008 fa7a 	bl	8008b90 <iprintf>
 800069c:	e7e6      	b.n	800066c <Init_Some+0xd0>
	        printf("End of memory reached\r\n");
 800069e:	480a      	ldr	r0, [pc, #40]	; (80006c8 <Init_Some+0x12c>)
 80006a0:	f008 fadc 	bl	8008c5c <puts>
	        while(1);
 80006a4:	e7fe      	b.n	80006a4 <Init_Some+0x108>
 80006a6:	bf00      	nop
 80006a8:	200000a8 	.word	0x200000a8
 80006ac:	080096f0 	.word	0x080096f0
 80006b0:	080096f8 	.word	0x080096f8
 80006b4:	20000160 	.word	0x20000160
 80006b8:	2000081c 	.word	0x2000081c
 80006bc:	20000818 	.word	0x20000818
 80006c0:	08009704 	.word	0x08009704
 80006c4:	08009720 	.word	0x08009720
 80006c8:	08009734 	.word	0x08009734

080006cc <Debug_Task>:
{
 80006cc:	b508      	push	{r3, lr}
	Start_Task(Init_Some, NULL, 0);//start the state machiene
 80006ce:	2200      	movs	r2, #0
 80006d0:	4611      	mov	r1, r2
 80006d2:	4802      	ldr	r0, [pc, #8]	; (80006dc <Debug_Task+0x10>)
 80006d4:	f007 fd90 	bl	80081f8 <Start_Task>
}
 80006d8:	bd08      	pop	{r3, pc}
 80006da:	bf00      	nop
 80006dc:	0800059d 	.word	0x0800059d

080006e0 <_write>:

int _write(int file, char *ptr, int len)
{
 80006e0:	b510      	push	{r4, lr}
 80006e2:	4614      	mov	r4, r2
    if (HAL_UART_Transmit_IT(&huart2, (uint8_t *)ptr, len) != HAL_OK)
 80006e4:	b292      	uxth	r2, r2
 80006e6:	4804      	ldr	r0, [pc, #16]	; (80006f8 <_write+0x18>)
 80006e8:	f004 fc26 	bl	8004f38 <HAL_UART_Transmit_IT>
 80006ec:	b908      	cbnz	r0, 80006f2 <_write+0x12>
        Error_Handler();
    }
//    HAL_Delay(10);
    return(len);

} // END OF _write
 80006ee:	4620      	mov	r0, r4
 80006f0:	bd10      	pop	{r4, pc}
        Error_Handler();
 80006f2:	f000 f973 	bl	80009dc <Error_Handler>
 80006f6:	e7fa      	b.n	80006ee <_write+0xe>
 80006f8:	200005d8 	.word	0x200005d8

080006fc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80006fc:	b500      	push	{lr}
 80006fe:	b085      	sub	sp, #20

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000700:	4b3b      	ldr	r3, [pc, #236]	; (80007f0 <MX_DMA_Init+0xf4>)
 8000702:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000704:	f042 0204 	orr.w	r2, r2, #4
 8000708:	649a      	str	r2, [r3, #72]	; 0x48
 800070a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800070c:	f002 0204 	and.w	r2, r2, #4
 8000710:	9201      	str	r2, [sp, #4]
 8000712:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000714:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000716:	f042 0201 	orr.w	r2, r2, #1
 800071a:	649a      	str	r2, [r3, #72]	; 0x48
 800071c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800071e:	f002 0201 	and.w	r2, r2, #1
 8000722:	9202      	str	r2, [sp, #8]
 8000724:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000726:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000728:	f042 0202 	orr.w	r2, r2, #2
 800072c:	649a      	str	r2, [r3, #72]	; 0x48
 800072e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000730:	f003 0302 	and.w	r3, r3, #2
 8000734:	9303      	str	r3, [sp, #12]
 8000736:	9b03      	ldr	r3, [sp, #12]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000738:	2200      	movs	r2, #0
 800073a:	4611      	mov	r1, r2
 800073c:	200b      	movs	r0, #11
 800073e:	f001 f941 	bl	80019c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000742:	200b      	movs	r0, #11
 8000744:	f001 f976 	bl	8001a34 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000748:	2200      	movs	r2, #0
 800074a:	4611      	mov	r1, r2
 800074c:	200c      	movs	r0, #12
 800074e:	f001 f939 	bl	80019c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000752:	200c      	movs	r0, #12
 8000754:	f001 f96e 	bl	8001a34 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000758:	2200      	movs	r2, #0
 800075a:	4611      	mov	r1, r2
 800075c:	200d      	movs	r0, #13
 800075e:	f001 f931 	bl	80019c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000762:	200d      	movs	r0, #13
 8000764:	f001 f966 	bl	8001a34 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000768:	2200      	movs	r2, #0
 800076a:	4611      	mov	r1, r2
 800076c:	200e      	movs	r0, #14
 800076e:	f001 f929 	bl	80019c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000772:	200e      	movs	r0, #14
 8000774:	f001 f95e 	bl	8001a34 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000778:	2200      	movs	r2, #0
 800077a:	4611      	mov	r1, r2
 800077c:	200f      	movs	r0, #15
 800077e:	f001 f921 	bl	80019c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000782:	200f      	movs	r0, #15
 8000784:	f001 f956 	bl	8001a34 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000788:	2200      	movs	r2, #0
 800078a:	4611      	mov	r1, r2
 800078c:	2010      	movs	r0, #16
 800078e:	f001 f919 	bl	80019c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000792:	2010      	movs	r0, #16
 8000794:	f001 f94e 	bl	8001a34 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8000798:	2200      	movs	r2, #0
 800079a:	4611      	mov	r1, r2
 800079c:	2011      	movs	r0, #17
 800079e:	f001 f911 	bl	80019c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80007a2:	2011      	movs	r0, #17
 80007a4:	f001 f946 	bl	8001a34 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 80007a8:	2200      	movs	r2, #0
 80007aa:	4611      	mov	r1, r2
 80007ac:	2038      	movs	r0, #56	; 0x38
 80007ae:	f001 f909 	bl	80019c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 80007b2:	2038      	movs	r0, #56	; 0x38
 80007b4:	f001 f93e 	bl	8001a34 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 0, 0);
 80007b8:	2200      	movs	r2, #0
 80007ba:	4611      	mov	r1, r2
 80007bc:	2039      	movs	r0, #57	; 0x39
 80007be:	f001 f901 	bl	80019c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 80007c2:	2039      	movs	r0, #57	; 0x39
 80007c4:	f001 f936 	bl	8001a34 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 80007c8:	2200      	movs	r2, #0
 80007ca:	4611      	mov	r1, r2
 80007cc:	203a      	movs	r0, #58	; 0x3a
 80007ce:	f001 f8f9 	bl	80019c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 80007d2:	203a      	movs	r0, #58	; 0x3a
 80007d4:	f001 f92e 	bl	8001a34 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_IRQn, 0, 0);
 80007d8:	2200      	movs	r2, #0
 80007da:	4611      	mov	r1, r2
 80007dc:	203b      	movs	r0, #59	; 0x3b
 80007de:	f001 f8f1 	bl	80019c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_IRQn);
 80007e2:	203b      	movs	r0, #59	; 0x3b
 80007e4:	f001 f926 	bl	8001a34 <HAL_NVIC_EnableIRQ>

}
 80007e8:	b005      	add	sp, #20
 80007ea:	f85d fb04 	ldr.w	pc, [sp], #4
 80007ee:	bf00      	nop
 80007f0:	40021000 	.word	0x40021000

080007f4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80007f4:	b570      	push	{r4, r5, r6, lr}
 80007f6:	b08c      	sub	sp, #48	; 0x30

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007f8:	2400      	movs	r4, #0
 80007fa:	9407      	str	r4, [sp, #28]
 80007fc:	9408      	str	r4, [sp, #32]
 80007fe:	9409      	str	r4, [sp, #36]	; 0x24
 8000800:	940a      	str	r4, [sp, #40]	; 0x28
 8000802:	940b      	str	r4, [sp, #44]	; 0x2c

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000804:	4b39      	ldr	r3, [pc, #228]	; (80008ec <MX_GPIO_Init+0xf8>)
 8000806:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000808:	f042 0210 	orr.w	r2, r2, #16
 800080c:	64da      	str	r2, [r3, #76]	; 0x4c
 800080e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000810:	f002 0210 	and.w	r2, r2, #16
 8000814:	9201      	str	r2, [sp, #4]
 8000816:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000818:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800081a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800081e:	64da      	str	r2, [r3, #76]	; 0x4c
 8000820:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000822:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8000826:	9202      	str	r2, [sp, #8]
 8000828:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800082a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800082c:	f042 0201 	orr.w	r2, r2, #1
 8000830:	64da      	str	r2, [r3, #76]	; 0x4c
 8000832:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000834:	f002 0201 	and.w	r2, r2, #1
 8000838:	9203      	str	r2, [sp, #12]
 800083a:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800083c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800083e:	f042 0204 	orr.w	r2, r2, #4
 8000842:	64da      	str	r2, [r3, #76]	; 0x4c
 8000844:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000846:	f002 0204 	and.w	r2, r2, #4
 800084a:	9204      	str	r2, [sp, #16]
 800084c:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800084e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000850:	f042 0202 	orr.w	r2, r2, #2
 8000854:	64da      	str	r2, [r3, #76]	; 0x4c
 8000856:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000858:	f002 0202 	and.w	r2, r2, #2
 800085c:	9205      	str	r2, [sp, #20]
 800085e:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000860:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000862:	f042 0208 	orr.w	r2, r2, #8
 8000866:	64da      	str	r2, [r3, #76]	; 0x4c
 8000868:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800086a:	f003 0308 	and.w	r3, r3, #8
 800086e:	9306      	str	r3, [sp, #24]
 8000870:	9b06      	ldr	r3, [sp, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LTE_DTR_Pin|LTE_RESET_Pin|GPS_RESET_Pin|GPS_WAKE_Pin
 8000872:	4d1f      	ldr	r5, [pc, #124]	; (80008f0 <MX_GPIO_Init+0xfc>)
 8000874:	4622      	mov	r2, r4
 8000876:	f240 216f 	movw	r1, #623	; 0x26f
 800087a:	4628      	mov	r0, r5
 800087c:	f001 fbde 	bl	800203c <HAL_GPIO_WritePin>
                          |VBUS_ENB_Pin|LTE_PWR_EN_Pin|LTE_ON_OFF_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TH_Pin|nLED_Pin, GPIO_PIN_RESET);
 8000880:	4622      	mov	r2, r4
 8000882:	2103      	movs	r1, #3
 8000884:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000888:	f001 fbd8 	bl	800203c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(n_FORCEOFF_GPIO_Port, n_FORCEOFF_Pin, GPIO_PIN_SET);
 800088c:	2201      	movs	r2, #1
 800088e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000892:	4628      	mov	r0, r5
 8000894:	f001 fbd2 	bl	800203c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = LTE_DTR_Pin|LTE_RESET_Pin|GPS_RESET_Pin|LTE_ON_OFF_Pin;
 8000898:	232e      	movs	r3, #46	; 0x2e
 800089a:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800089c:	2311      	movs	r3, #17
 800089e:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a0:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a2:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80008a4:	a907      	add	r1, sp, #28
 80008a6:	4628      	mov	r0, r5
 80008a8:	f001 fad0 	bl	8001e4c <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin */
  GPIO_InitStruct.Pin = LTE_ON_SLEEP_Pin|GPS_JAM_Pin|GPS_3D_FIX_Pin|VBUS_DETECT_Pin
 80008ac:	f44f 6359 	mov.w	r3, #3472	; 0xd90
 80008b0:	9307      	str	r3, [sp, #28]
                          |MagO_INT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008b2:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b4:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80008b6:	a907      	add	r1, sp, #28
 80008b8:	4628      	mov	r0, r5
 80008ba:	f001 fac7 	bl	8001e4c <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = GPS_WAKE_Pin|VBUS_ENB_Pin|n_FORCEOFF_Pin|LTE_PWR_EN_Pin;
 80008be:	f241 2341 	movw	r3, #4673	; 0x1241
 80008c2:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008c4:	2601      	movs	r6, #1
 80008c6:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c8:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ca:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80008cc:	a907      	add	r1, sp, #28
 80008ce:	4628      	mov	r0, r5
 80008d0:	f001 fabc 	bl	8001e4c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = TH_Pin|nLED_Pin;
 80008d4:	2303      	movs	r3, #3
 80008d6:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008d8:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008da:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008dc:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008de:	a907      	add	r1, sp, #28
 80008e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008e4:	f001 fab2 	bl	8001e4c <HAL_GPIO_Init>

}
 80008e8:	b00c      	add	sp, #48	; 0x30
 80008ea:	bd70      	pop	{r4, r5, r6, pc}
 80008ec:	40021000 	.word	0x40021000
 80008f0:	48001000 	.word	0x48001000

080008f4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80008f4:	b508      	push	{r3, lr}
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008f6:	4815      	ldr	r0, [pc, #84]	; (800094c <MX_I2C1_Init+0x58>)
 80008f8:	4b15      	ldr	r3, [pc, #84]	; (8000950 <MX_I2C1_Init+0x5c>)
 80008fa:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x307075B1;
 80008fc:	f1a3 6378 	sub.w	r3, r3, #260046848	; 0xf800000
 8000900:	f5a3 237d 	sub.w	r3, r3, #1036288	; 0xfd000
 8000904:	f6a3 634f 	subw	r3, r3, #3663	; 0xe4f
 8000908:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800090a:	2300      	movs	r3, #0
 800090c:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800090e:	2201      	movs	r2, #1
 8000910:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000912:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000914:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000916:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000918:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800091a:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800091c:	f002 f909 	bl	8002b32 <HAL_I2C_Init>
 8000920:	b950      	cbnz	r0, 8000938 <MX_I2C1_Init+0x44>
    Error_Handler();
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000922:	2100      	movs	r1, #0
 8000924:	4809      	ldr	r0, [pc, #36]	; (800094c <MX_I2C1_Init+0x58>)
 8000926:	f002 f962 	bl	8002bee <HAL_I2CEx_ConfigAnalogFilter>
 800092a:	b940      	cbnz	r0, 800093e <MX_I2C1_Init+0x4a>
    Error_Handler();
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800092c:	2100      	movs	r1, #0
 800092e:	4807      	ldr	r0, [pc, #28]	; (800094c <MX_I2C1_Init+0x58>)
 8000930:	f002 f98b 	bl	8002c4a <HAL_I2CEx_ConfigDigitalFilter>
 8000934:	b930      	cbnz	r0, 8000944 <MX_I2C1_Init+0x50>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000936:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000938:	f000 f850 	bl	80009dc <Error_Handler>
 800093c:	e7f1      	b.n	8000922 <MX_I2C1_Init+0x2e>
    Error_Handler();
 800093e:	f000 f84d 	bl	80009dc <Error_Handler>
 8000942:	e7f3      	b.n	800092c <MX_I2C1_Init+0x38>
    Error_Handler();
 8000944:	f000 f84a 	bl	80009dc <Error_Handler>
}
 8000948:	e7f5      	b.n	8000936 <MX_I2C1_Init+0x42>
 800094a:	bf00      	nop
 800094c:	200000ac 	.word	0x200000ac
 8000950:	40005400 	.word	0x40005400

08000954 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000954:	b510      	push	{r4, lr}
 8000956:	b0ac      	sub	sp, #176	; 0xb0
 8000958:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800095a:	2100      	movs	r1, #0
 800095c:	9127      	str	r1, [sp, #156]	; 0x9c
 800095e:	9128      	str	r1, [sp, #160]	; 0xa0
 8000960:	9129      	str	r1, [sp, #164]	; 0xa4
 8000962:	912a      	str	r1, [sp, #168]	; 0xa8
 8000964:	912b      	str	r1, [sp, #172]	; 0xac
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000966:	2294      	movs	r2, #148	; 0x94
 8000968:	a802      	add	r0, sp, #8
 800096a:	f008 fa57 	bl	8008e1c <memset>
  if(i2cHandle->Instance==I2C1)
 800096e:	6822      	ldr	r2, [r4, #0]
 8000970:	4b17      	ldr	r3, [pc, #92]	; (80009d0 <HAL_I2C_MspInit+0x7c>)
 8000972:	429a      	cmp	r2, r3
 8000974:	d001      	beq.n	800097a <HAL_I2C_MspInit+0x26>
    __HAL_RCC_I2C1_CLK_ENABLE();
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000976:	b02c      	add	sp, #176	; 0xb0
 8000978:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800097a:	2340      	movs	r3, #64	; 0x40
 800097c:	9302      	str	r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800097e:	a802      	add	r0, sp, #8
 8000980:	f003 fe54 	bl	800462c <HAL_RCCEx_PeriphCLKConfig>
 8000984:	bb08      	cbnz	r0, 80009ca <HAL_I2C_MspInit+0x76>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000986:	4c13      	ldr	r4, [pc, #76]	; (80009d4 <HAL_I2C_MspInit+0x80>)
 8000988:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800098a:	f043 0302 	orr.w	r3, r3, #2
 800098e:	64e3      	str	r3, [r4, #76]	; 0x4c
 8000990:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000992:	f003 0302 	and.w	r3, r3, #2
 8000996:	9300      	str	r3, [sp, #0]
 8000998:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = MagO_I2C1_SCL_Pin|MagO_I2C1_SDA_Pin;
 800099a:	23c0      	movs	r3, #192	; 0xc0
 800099c:	9327      	str	r3, [sp, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800099e:	2312      	movs	r3, #18
 80009a0:	9328      	str	r3, [sp, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a2:	2300      	movs	r3, #0
 80009a4:	9329      	str	r3, [sp, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009a6:	2303      	movs	r3, #3
 80009a8:	932a      	str	r3, [sp, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80009aa:	2304      	movs	r3, #4
 80009ac:	932b      	str	r3, [sp, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009ae:	a927      	add	r1, sp, #156	; 0x9c
 80009b0:	4809      	ldr	r0, [pc, #36]	; (80009d8 <HAL_I2C_MspInit+0x84>)
 80009b2:	f001 fa4b 	bl	8001e4c <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 80009b6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80009b8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009bc:	65a3      	str	r3, [r4, #88]	; 0x58
 80009be:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80009c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80009c4:	9301      	str	r3, [sp, #4]
 80009c6:	9b01      	ldr	r3, [sp, #4]
}
 80009c8:	e7d5      	b.n	8000976 <HAL_I2C_MspInit+0x22>
      Error_Handler();
 80009ca:	f000 f807 	bl	80009dc <Error_Handler>
 80009ce:	e7da      	b.n	8000986 <HAL_I2C_MspInit+0x32>
 80009d0:	40005400 	.word	0x40005400
 80009d4:	40021000 	.word	0x40021000
 80009d8:	48000400 	.word	0x48000400

080009dc <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009dc:	b672      	cpsid	i
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();

  while (1)
 80009de:	e7fe      	b.n	80009de <Error_Handler+0x2>

080009e0 <SystemClock_Config>:
{
 80009e0:	b500      	push	{lr}
 80009e2:	b097      	sub	sp, #92	; 0x5c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009e4:	2244      	movs	r2, #68	; 0x44
 80009e6:	2100      	movs	r1, #0
 80009e8:	a805      	add	r0, sp, #20
 80009ea:	f008 fa17 	bl	8008e1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009ee:	2000      	movs	r0, #0
 80009f0:	9000      	str	r0, [sp, #0]
 80009f2:	9001      	str	r0, [sp, #4]
 80009f4:	9002      	str	r0, [sp, #8]
 80009f6:	9003      	str	r0, [sp, #12]
 80009f8:	9004      	str	r0, [sp, #16]
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80009fa:	f002 fed9 	bl	80037b0 <HAL_PWREx_ControlVoltageScaling>
 80009fe:	bb10      	cbnz	r0, 8000a46 <SystemClock_Config+0x66>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a00:	2201      	movs	r2, #1
 8000a02:	9205      	str	r2, [sp, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a04:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a08:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a0a:	2302      	movs	r3, #2
 8000a0c:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a0e:	2103      	movs	r1, #3
 8000a10:	9110      	str	r1, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000a12:	9211      	str	r2, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 30;
 8000a14:	221e      	movs	r2, #30
 8000a16:	9212      	str	r2, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a18:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000a1a:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000a1c:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a1e:	a805      	add	r0, sp, #20
 8000a20:	f003 f832 	bl	8003a88 <HAL_RCC_OscConfig>
 8000a24:	b988      	cbnz	r0, 8000a4a <SystemClock_Config+0x6a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a26:	230f      	movs	r3, #15
 8000a28:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a2a:	2303      	movs	r3, #3
 8000a2c:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a32:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a34:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000a36:	2105      	movs	r1, #5
 8000a38:	4668      	mov	r0, sp
 8000a3a:	f003 fb63 	bl	8004104 <HAL_RCC_ClockConfig>
 8000a3e:	b930      	cbnz	r0, 8000a4e <SystemClock_Config+0x6e>
}
 8000a40:	b017      	add	sp, #92	; 0x5c
 8000a42:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000a46:	f7ff ffc9 	bl	80009dc <Error_Handler>
    Error_Handler();
 8000a4a:	f7ff ffc7 	bl	80009dc <Error_Handler>
    Error_Handler();
 8000a4e:	f7ff ffc5 	bl	80009dc <Error_Handler>

08000a52 <main>:
{
 8000a52:	b508      	push	{r3, lr}
  HAL_Init();
 8000a54:	f000 ff6e 	bl	8001934 <HAL_Init>
  SystemClock_Config();
 8000a58:	f7ff ffc2 	bl	80009e0 <SystemClock_Config>
  MX_GPIO_Init();
 8000a5c:	f7ff feca 	bl	80007f4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000a60:	f7ff fe4c 	bl	80006fc <MX_DMA_Init>
  MX_USART3_UART_Init();
 8000a64:	f000 fb1a 	bl	800109c <MX_USART3_UART_Init>
  MX_SPI2_Init();
 8000a68:	f000 f8e0 	bl	8000c2c <MX_SPI2_Init>
  MX_I2C1_Init();
 8000a6c:	f7ff ff42 	bl	80008f4 <MX_I2C1_Init>
  MX_OCTOSPI1_Init();
 8000a70:	f000 f814 	bl	8000a9c <MX_OCTOSPI1_Init>
  MX_UART4_Init();
 8000a74:	f000 fa74 	bl	8000f60 <MX_UART4_Init>
  MX_UART5_Init();
 8000a78:	f000 faa6 	bl	8000fc8 <MX_UART5_Init>
  MX_USART2_UART_Init();
 8000a7c:	f000 fada 	bl	8001034 <MX_USART2_UART_Init>
  MX_FATFS_Init();
 8000a80:	f005 fd18 	bl	80064b4 <MX_FATFS_Init>
  MX_USB_HOST_Init();
 8000a84:	f007 fcb4 	bl	80083f0 <MX_USB_HOST_Init>
  Start_Scheduler();
 8000a88:	f007 fc00 	bl	800828c <Start_Scheduler>
  Debug_Task();
 8000a8c:	f7ff fe1e 	bl	80006cc <Debug_Task>
    MX_USB_HOST_Process();
 8000a90:	f007 fcce 	bl	8008430 <MX_USB_HOST_Process>
	  Run_Scheduler_Tasks();
 8000a94:	f007 fb4a 	bl	800812c <Run_Scheduler_Tasks>
  while (1)
 8000a98:	e7fa      	b.n	8000a90 <main+0x3e>
	...

08000a9c <MX_OCTOSPI1_Init>:
OSPI_HandleTypeDef hospi1;
DMA_HandleTypeDef hdma_octospi1;

/* OCTOSPI1 init function */
void MX_OCTOSPI1_Init(void)
{
 8000a9c:	b500      	push	{lr}
 8000a9e:	b087      	sub	sp, #28

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef OSPIM_Cfg_Struct = {0};
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	9301      	str	r3, [sp, #4]
 8000aa4:	9302      	str	r3, [sp, #8]
 8000aa6:	9303      	str	r3, [sp, #12]
 8000aa8:	9304      	str	r3, [sp, #16]
 8000aaa:	9305      	str	r3, [sp, #20]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  hospi1.Instance = OCTOSPI1;
 8000aac:	4818      	ldr	r0, [pc, #96]	; (8000b10 <MX_OCTOSPI1_Init+0x74>)
 8000aae:	4a19      	ldr	r2, [pc, #100]	; (8000b14 <MX_OCTOSPI1_Init+0x78>)
 8000ab0:	6002      	str	r2, [r0, #0]
  hospi1.Init.FifoThreshold = 1;
 8000ab2:	2201      	movs	r2, #1
 8000ab4:	6042      	str	r2, [r0, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8000ab6:	6083      	str	r3, [r0, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 8000ab8:	60c3      	str	r3, [r0, #12]
  hospi1.Init.DeviceSize = 27;
 8000aba:	221b      	movs	r2, #27
 8000abc:	6102      	str	r2, [r0, #16]
  hospi1.Init.ChipSelectHighTime = 3;
 8000abe:	2203      	movs	r2, #3
 8000ac0:	6142      	str	r2, [r0, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8000ac2:	6183      	str	r3, [r0, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8000ac4:	61c3      	str	r3, [r0, #28]
  hospi1.Init.ClockPrescaler = 60;
 8000ac6:	223c      	movs	r2, #60	; 0x3c
 8000ac8:	6202      	str	r2, [r0, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000aca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000ace:	6242      	str	r2, [r0, #36]	; 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 8000ad0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000ad4:	6282      	str	r2, [r0, #40]	; 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 8000ad6:	62c3      	str	r3, [r0, #44]	; 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 8000ad8:	2308      	movs	r3, #8
 8000ada:	6303      	str	r3, [r0, #48]	; 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 8000adc:	f002 fc58 	bl	8003390 <HAL_OSPI_Init>
 8000ae0:	b978      	cbnz	r0, 8000b02 <MX_OCTOSPI1_Init+0x66>
  {
    Error_Handler();
  }
  OSPIM_Cfg_Struct.ClkPort = 1;
 8000ae2:	2301      	movs	r3, #1
 8000ae4:	9301      	str	r3, [sp, #4]
  OSPIM_Cfg_Struct.NCSPort = 1;
 8000ae6:	9303      	str	r3, [sp, #12]
  OSPIM_Cfg_Struct.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 8000ae8:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 8000aec:	9304      	str	r3, [sp, #16]
  if (HAL_OSPIM_Config(&hospi1, &OSPIM_Cfg_Struct, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000aee:	f241 3288 	movw	r2, #5000	; 0x1388
 8000af2:	a901      	add	r1, sp, #4
 8000af4:	4806      	ldr	r0, [pc, #24]	; (8000b10 <MX_OCTOSPI1_Init+0x74>)
 8000af6:	f002 fcc3 	bl	8003480 <HAL_OSPIM_Config>
 8000afa:	b928      	cbnz	r0, 8000b08 <MX_OCTOSPI1_Init+0x6c>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8000afc:	b007      	add	sp, #28
 8000afe:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000b02:	f7ff ff6b 	bl	80009dc <Error_Handler>
 8000b06:	e7ec      	b.n	8000ae2 <MX_OCTOSPI1_Init+0x46>
    Error_Handler();
 8000b08:	f7ff ff68 	bl	80009dc <Error_Handler>
}
 8000b0c:	e7f6      	b.n	8000afc <MX_OCTOSPI1_Init+0x60>
 8000b0e:	bf00      	nop
 8000b10:	20000160 	.word	0x20000160
 8000b14:	a0001000 	.word	0xa0001000

08000b18 <HAL_OSPI_MspInit>:

void HAL_OSPI_MspInit(OSPI_HandleTypeDef* ospiHandle)
{
 8000b18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000b1c:	b0ae      	sub	sp, #184	; 0xb8
 8000b1e:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b20:	2100      	movs	r1, #0
 8000b22:	9129      	str	r1, [sp, #164]	; 0xa4
 8000b24:	912a      	str	r1, [sp, #168]	; 0xa8
 8000b26:	912b      	str	r1, [sp, #172]	; 0xac
 8000b28:	912c      	str	r1, [sp, #176]	; 0xb0
 8000b2a:	912d      	str	r1, [sp, #180]	; 0xb4
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b2c:	2294      	movs	r2, #148	; 0x94
 8000b2e:	a804      	add	r0, sp, #16
 8000b30:	f008 f974 	bl	8008e1c <memset>
  if(ospiHandle->Instance==OCTOSPI1)
 8000b34:	6822      	ldr	r2, [r4, #0]
 8000b36:	4b38      	ldr	r3, [pc, #224]	; (8000c18 <HAL_OSPI_MspInit+0x100>)
 8000b38:	429a      	cmp	r2, r3
 8000b3a:	d002      	beq.n	8000b42 <HAL_OSPI_MspInit+0x2a>
    HAL_NVIC_EnableIRQ(OCTOSPI1_IRQn);
  /* USER CODE BEGIN OCTOSPI1_MspInit 1 */

  /* USER CODE END OCTOSPI1_MspInit 1 */
  }
}
 8000b3c:	b02e      	add	sp, #184	; 0xb8
 8000b3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8000b42:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000b46:	9304      	str	r3, [sp, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b48:	a804      	add	r0, sp, #16
 8000b4a:	f003 fd6f 	bl	800462c <HAL_RCCEx_PeriphCLKConfig>
 8000b4e:	2800      	cmp	r0, #0
 8000b50:	d15b      	bne.n	8000c0a <HAL_OSPI_MspInit+0xf2>
    __HAL_RCC_OSPIM_CLK_ENABLE();
 8000b52:	4b32      	ldr	r3, [pc, #200]	; (8000c1c <HAL_OSPI_MspInit+0x104>)
 8000b54:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000b56:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000b5a:	64da      	str	r2, [r3, #76]	; 0x4c
 8000b5c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000b5e:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8000b62:	9200      	str	r2, [sp, #0]
 8000b64:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8000b66:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000b68:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000b6c:	651a      	str	r2, [r3, #80]	; 0x50
 8000b6e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000b70:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8000b74:	9201      	str	r2, [sp, #4]
 8000b76:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b78:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000b7a:	f042 0201 	orr.w	r2, r2, #1
 8000b7e:	64da      	str	r2, [r3, #76]	; 0x4c
 8000b80:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000b82:	f002 0201 	and.w	r2, r2, #1
 8000b86:	9202      	str	r2, [sp, #8]
 8000b88:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b8a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000b8c:	f042 0202 	orr.w	r2, r2, #2
 8000b90:	64da      	str	r2, [r3, #76]	; 0x4c
 8000b92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b94:	f003 0302 	and.w	r3, r3, #2
 8000b98:	9303      	str	r3, [sp, #12]
 8000b9a:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = FLASH_CS_Pin|FLASH_CLK_Pin|FLASH_IO3_Pin|FLASH_IO2_Pin;
 8000b9c:	23cc      	movs	r3, #204	; 0xcc
 8000b9e:	9329      	str	r3, [sp, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba0:	f04f 0802 	mov.w	r8, #2
 8000ba4:	f8cd 80a8 	str.w	r8, [sp, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba8:	2500      	movs	r5, #0
 8000baa:	952b      	str	r5, [sp, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bac:	2603      	movs	r6, #3
 8000bae:	962c      	str	r6, [sp, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8000bb0:	270a      	movs	r7, #10
 8000bb2:	972d      	str	r7, [sp, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bb4:	a929      	add	r1, sp, #164	; 0xa4
 8000bb6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bba:	f001 f947 	bl	8001e4c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = FLASH_IO1_Pin|FLASH_IO0_Pin;
 8000bbe:	9629      	str	r6, [sp, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc0:	f8cd 80a8 	str.w	r8, [sp, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc4:	952b      	str	r5, [sp, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bc6:	962c      	str	r6, [sp, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8000bc8:	972d      	str	r7, [sp, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bca:	a929      	add	r1, sp, #164	; 0xa4
 8000bcc:	4814      	ldr	r0, [pc, #80]	; (8000c20 <HAL_OSPI_MspInit+0x108>)
 8000bce:	f001 f93d 	bl	8001e4c <HAL_GPIO_Init>
    hdma_octospi1.Instance = DMA2_Channel4;
 8000bd2:	4814      	ldr	r0, [pc, #80]	; (8000c24 <HAL_OSPI_MspInit+0x10c>)
 8000bd4:	4b14      	ldr	r3, [pc, #80]	; (8000c28 <HAL_OSPI_MspInit+0x110>)
 8000bd6:	6003      	str	r3, [r0, #0]
    hdma_octospi1.Init.Request = DMA_REQUEST_OCTOSPI1;
 8000bd8:	2328      	movs	r3, #40	; 0x28
 8000bda:	6043      	str	r3, [r0, #4]
    hdma_octospi1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000bdc:	6085      	str	r5, [r0, #8]
    hdma_octospi1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000bde:	60c5      	str	r5, [r0, #12]
    hdma_octospi1.Init.MemInc = DMA_MINC_ENABLE;
 8000be0:	2380      	movs	r3, #128	; 0x80
 8000be2:	6103      	str	r3, [r0, #16]
    hdma_octospi1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000be4:	6145      	str	r5, [r0, #20]
    hdma_octospi1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000be6:	6185      	str	r5, [r0, #24]
    hdma_octospi1.Init.Mode = DMA_NORMAL;
 8000be8:	61c5      	str	r5, [r0, #28]
    hdma_octospi1.Init.Priority = DMA_PRIORITY_LOW;
 8000bea:	6205      	str	r5, [r0, #32]
    if (HAL_DMA_Init(&hdma_octospi1) != HAL_OK)
 8000bec:	f000 ffa4 	bl	8001b38 <HAL_DMA_Init>
 8000bf0:	b970      	cbnz	r0, 8000c10 <HAL_OSPI_MspInit+0xf8>
    __HAL_LINKDMA(ospiHandle,hdma,hdma_octospi1);
 8000bf2:	4b0c      	ldr	r3, [pc, #48]	; (8000c24 <HAL_OSPI_MspInit+0x10c>)
 8000bf4:	6423      	str	r3, [r4, #64]	; 0x40
 8000bf6:	629c      	str	r4, [r3, #40]	; 0x28
    HAL_NVIC_SetPriority(OCTOSPI1_IRQn, 0, 0);
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	4611      	mov	r1, r2
 8000bfc:	2047      	movs	r0, #71	; 0x47
 8000bfe:	f000 fee1 	bl	80019c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OCTOSPI1_IRQn);
 8000c02:	2047      	movs	r0, #71	; 0x47
 8000c04:	f000 ff16 	bl	8001a34 <HAL_NVIC_EnableIRQ>
}
 8000c08:	e798      	b.n	8000b3c <HAL_OSPI_MspInit+0x24>
      Error_Handler();
 8000c0a:	f7ff fee7 	bl	80009dc <Error_Handler>
 8000c0e:	e7a0      	b.n	8000b52 <HAL_OSPI_MspInit+0x3a>
      Error_Handler();
 8000c10:	f7ff fee4 	bl	80009dc <Error_Handler>
 8000c14:	e7ed      	b.n	8000bf2 <HAL_OSPI_MspInit+0xda>
 8000c16:	bf00      	nop
 8000c18:	a0001000 	.word	0xa0001000
 8000c1c:	40021000 	.word	0x40021000
 8000c20:	48000400 	.word	0x48000400
 8000c24:	20000100 	.word	0x20000100
 8000c28:	40020444 	.word	0x40020444

08000c2c <MX_SPI2_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000c2c:	b508      	push	{r3, lr}
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000c2e:	480e      	ldr	r0, [pc, #56]	; (8000c68 <MX_SPI2_Init+0x3c>)
 8000c30:	4b0e      	ldr	r3, [pc, #56]	; (8000c6c <MX_SPI2_Init+0x40>)
 8000c32:	6003      	str	r3, [r0, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000c34:	f44f 7382 	mov.w	r3, #260	; 0x104
 8000c38:	6043      	str	r3, [r0, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	6083      	str	r3, [r0, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c3e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000c42:	60c2      	str	r2, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c44:	6103      	str	r3, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c46:	6143      	str	r3, [r0, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 8000c48:	6183      	str	r3, [r0, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000c4a:	61c3      	str	r3, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c4c:	6203      	str	r3, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c4e:	6243      	str	r3, [r0, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c50:	6283      	str	r3, [r0, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000c52:	2207      	movs	r2, #7
 8000c54:	62c2      	str	r2, [r0, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c56:	6303      	str	r3, [r0, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000c58:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000c5a:	f003 ff55 	bl	8004b08 <HAL_SPI_Init>
 8000c5e:	b900      	cbnz	r0, 8000c62 <MX_SPI2_Init+0x36>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000c60:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000c62:	f7ff febb 	bl	80009dc <Error_Handler>
}
 8000c66:	e7fb      	b.n	8000c60 <MX_SPI2_Init+0x34>
 8000c68:	20000270 	.word	0x20000270
 8000c6c:	40003800 	.word	0x40003800

08000c70 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000c70:	b510      	push	{r4, lr}
 8000c72:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c74:	2300      	movs	r3, #0
 8000c76:	9303      	str	r3, [sp, #12]
 8000c78:	9304      	str	r3, [sp, #16]
 8000c7a:	9305      	str	r3, [sp, #20]
 8000c7c:	9306      	str	r3, [sp, #24]
 8000c7e:	9307      	str	r3, [sp, #28]
  if(spiHandle->Instance==SPI2)
 8000c80:	6802      	ldr	r2, [r0, #0]
 8000c82:	4b32      	ldr	r3, [pc, #200]	; (8000d4c <HAL_SPI_MspInit+0xdc>)
 8000c84:	429a      	cmp	r2, r3
 8000c86:	d001      	beq.n	8000c8c <HAL_SPI_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000c88:	b008      	add	sp, #32
 8000c8a:	bd10      	pop	{r4, pc}
 8000c8c:	4604      	mov	r4, r0
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000c8e:	f503 33ec 	add.w	r3, r3, #120832	; 0x1d800
 8000c92:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000c94:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000c98:	659a      	str	r2, [r3, #88]	; 0x58
 8000c9a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000c9c:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8000ca0:	9201      	str	r2, [sp, #4]
 8000ca2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ca4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000ca6:	f042 0202 	orr.w	r2, r2, #2
 8000caa:	64da      	str	r2, [r3, #76]	; 0x4c
 8000cac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cae:	f003 0302 	and.w	r3, r3, #2
 8000cb2:	9302      	str	r3, [sp, #8]
 8000cb4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = NXP_SPI2_CS_Pin|NXP_SPI2_SCK_Pin|NXP_SPI2_DATA_O_Pin|NXP_SPI2_DATA_In_Pin;
 8000cb6:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000cba:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cbc:	2302      	movs	r3, #2
 8000cbe:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cc0:	2303      	movs	r3, #3
 8000cc2:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000cc4:	2305      	movs	r3, #5
 8000cc6:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cc8:	a903      	add	r1, sp, #12
 8000cca:	4821      	ldr	r0, [pc, #132]	; (8000d50 <HAL_SPI_MspInit+0xe0>)
 8000ccc:	f001 f8be 	bl	8001e4c <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Channel5;
 8000cd0:	4820      	ldr	r0, [pc, #128]	; (8000d54 <HAL_SPI_MspInit+0xe4>)
 8000cd2:	4b21      	ldr	r3, [pc, #132]	; (8000d58 <HAL_SPI_MspInit+0xe8>)
 8000cd4:	6003      	str	r3, [r0, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8000cd6:	230c      	movs	r3, #12
 8000cd8:	6043      	str	r3, [r0, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	6083      	str	r3, [r0, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000cde:	60c3      	str	r3, [r0, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000ce0:	2280      	movs	r2, #128	; 0x80
 8000ce2:	6102      	str	r2, [r0, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ce4:	6143      	str	r3, [r0, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ce6:	6183      	str	r3, [r0, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8000ce8:	2320      	movs	r3, #32
 8000cea:	61c3      	str	r3, [r0, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000cec:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000cf0:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8000cf2:	f000 ff21 	bl	8001b38 <HAL_DMA_Init>
 8000cf6:	bb10      	cbnz	r0, 8000d3e <HAL_SPI_MspInit+0xce>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 8000cf8:	4b16      	ldr	r3, [pc, #88]	; (8000d54 <HAL_SPI_MspInit+0xe4>)
 8000cfa:	65a3      	str	r3, [r4, #88]	; 0x58
 8000cfc:	629c      	str	r4, [r3, #40]	; 0x28
    hdma_spi2_tx.Instance = DMA1_Channel6;
 8000cfe:	4817      	ldr	r0, [pc, #92]	; (8000d5c <HAL_SPI_MspInit+0xec>)
 8000d00:	4b17      	ldr	r3, [pc, #92]	; (8000d60 <HAL_SPI_MspInit+0xf0>)
 8000d02:	6003      	str	r3, [r0, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8000d04:	230d      	movs	r3, #13
 8000d06:	6043      	str	r3, [r0, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000d08:	2310      	movs	r3, #16
 8000d0a:	6083      	str	r3, [r0, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	60c3      	str	r3, [r0, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000d10:	2280      	movs	r2, #128	; 0x80
 8000d12:	6102      	str	r2, [r0, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000d14:	6143      	str	r3, [r0, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d16:	6183      	str	r3, [r0, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8000d18:	61c3      	str	r3, [r0, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000d1a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000d1e:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8000d20:	f000 ff0a 	bl	8001b38 <HAL_DMA_Init>
 8000d24:	b970      	cbnz	r0, 8000d44 <HAL_SPI_MspInit+0xd4>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8000d26:	4b0d      	ldr	r3, [pc, #52]	; (8000d5c <HAL_SPI_MspInit+0xec>)
 8000d28:	6563      	str	r3, [r4, #84]	; 0x54
 8000d2a:	629c      	str	r4, [r3, #40]	; 0x28
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4611      	mov	r1, r2
 8000d30:	2024      	movs	r0, #36	; 0x24
 8000d32:	f000 fe47 	bl	80019c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8000d36:	2024      	movs	r0, #36	; 0x24
 8000d38:	f000 fe7c 	bl	8001a34 <HAL_NVIC_EnableIRQ>
}
 8000d3c:	e7a4      	b.n	8000c88 <HAL_SPI_MspInit+0x18>
      Error_Handler();
 8000d3e:	f7ff fe4d 	bl	80009dc <Error_Handler>
 8000d42:	e7d9      	b.n	8000cf8 <HAL_SPI_MspInit+0x88>
      Error_Handler();
 8000d44:	f7ff fe4a 	bl	80009dc <Error_Handler>
 8000d48:	e7ed      	b.n	8000d26 <HAL_SPI_MspInit+0xb6>
 8000d4a:	bf00      	nop
 8000d4c:	40003800 	.word	0x40003800
 8000d50:	48000400 	.word	0x48000400
 8000d54:	200001b0 	.word	0x200001b0
 8000d58:	40020058 	.word	0x40020058
 8000d5c:	20000210 	.word	0x20000210
 8000d60:	4002006c 	.word	0x4002006c

08000d64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d64:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d66:	4b0a      	ldr	r3, [pc, #40]	; (8000d90 <HAL_MspInit+0x2c>)
 8000d68:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000d6a:	f042 0201 	orr.w	r2, r2, #1
 8000d6e:	661a      	str	r2, [r3, #96]	; 0x60
 8000d70:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000d72:	f002 0201 	and.w	r2, r2, #1
 8000d76:	9200      	str	r2, [sp, #0]
 8000d78:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d7a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000d7c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000d80:	659a      	str	r2, [r3, #88]	; 0x58
 8000d82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d88:	9301      	str	r3, [sp, #4]
 8000d8a:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d8c:	b002      	add	sp, #8
 8000d8e:	4770      	bx	lr
 8000d90:	40021000 	.word	0x40021000

08000d94 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d94:	e7fe      	b.n	8000d94 <NMI_Handler>

08000d96 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d96:	e7fe      	b.n	8000d96 <HardFault_Handler>

08000d98 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d98:	e7fe      	b.n	8000d98 <MemManage_Handler>

08000d9a <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d9a:	e7fe      	b.n	8000d9a <BusFault_Handler>

08000d9c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d9c:	e7fe      	b.n	8000d9c <UsageFault_Handler>

08000d9e <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d9e:	4770      	bx	lr

08000da0 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000da0:	4770      	bx	lr

08000da2 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000da2:	4770      	bx	lr

08000da4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000da4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000da6:	f000 fdd5 	bl	8001954 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000daa:	bd08      	pop	{r3, pc}

08000dac <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000dac:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 8000dae:	4802      	ldr	r0, [pc, #8]	; (8000db8 <DMA1_Channel1_IRQHandler+0xc>)
 8000db0:	f000 ffe7 	bl	8001d82 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000db4:	bd08      	pop	{r3, pc}
 8000db6:	bf00      	nop
 8000db8:	20000398 	.word	0x20000398

08000dbc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000dbc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_tx);
 8000dbe:	4802      	ldr	r0, [pc, #8]	; (8000dc8 <DMA1_Channel2_IRQHandler+0xc>)
 8000dc0:	f000 ffdf 	bl	8001d82 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000dc4:	bd08      	pop	{r3, pc}
 8000dc6:	bf00      	nop
 8000dc8:	200003f8 	.word	0x200003f8

08000dcc <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8000dcc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8000dce:	4802      	ldr	r0, [pc, #8]	; (8000dd8 <DMA1_Channel3_IRQHandler+0xc>)
 8000dd0:	f000 ffd7 	bl	8001d82 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8000dd4:	bd08      	pop	{r3, pc}
 8000dd6:	bf00      	nop
 8000dd8:	20000518 	.word	0x20000518

08000ddc <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8000ddc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8000dde:	4802      	ldr	r0, [pc, #8]	; (8000de8 <DMA1_Channel4_IRQHandler+0xc>)
 8000de0:	f000 ffcf 	bl	8001d82 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8000de4:	bd08      	pop	{r3, pc}
 8000de6:	bf00      	nop
 8000de8:	20000578 	.word	0x20000578

08000dec <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8000dec:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8000dee:	4802      	ldr	r0, [pc, #8]	; (8000df8 <DMA1_Channel5_IRQHandler+0xc>)
 8000df0:	f000 ffc7 	bl	8001d82 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8000df4:	bd08      	pop	{r3, pc}
 8000df6:	bf00      	nop
 8000df8:	200001b0 	.word	0x200001b0

08000dfc <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8000dfc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8000dfe:	4802      	ldr	r0, [pc, #8]	; (8000e08 <DMA1_Channel6_IRQHandler+0xc>)
 8000e00:	f000 ffbf 	bl	8001d82 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8000e04:	bd08      	pop	{r3, pc}
 8000e06:	bf00      	nop
 8000e08:	20000210 	.word	0x20000210

08000e0c <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8000e0c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000e0e:	4802      	ldr	r0, [pc, #8]	; (8000e18 <DMA1_Channel7_IRQHandler+0xc>)
 8000e10:	f000 ffb7 	bl	8001d82 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8000e14:	bd08      	pop	{r3, pc}
 8000e16:	bf00      	nop
 8000e18:	200004b8 	.word	0x200004b8

08000e1c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8000e1c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8000e1e:	4802      	ldr	r0, [pc, #8]	; (8000e28 <SPI2_IRQHandler+0xc>)
 8000e20:	f003 fee2 	bl	8004be8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8000e24:	bd08      	pop	{r3, pc}
 8000e26:	bf00      	nop
 8000e28:	20000270 	.word	0x20000270

08000e2c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000e2c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000e2e:	4802      	ldr	r0, [pc, #8]	; (8000e38 <USART2_IRQHandler+0xc>)
 8000e30:	f004 f98a 	bl	8005148 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000e34:	bd08      	pop	{r3, pc}
 8000e36:	bf00      	nop
 8000e38:	200005d8 	.word	0x200005d8

08000e3c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000e3c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000e3e:	4802      	ldr	r0, [pc, #8]	; (8000e48 <USART3_IRQHandler+0xc>)
 8000e40:	f004 f982 	bl	8005148 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000e44:	bd08      	pop	{r3, pc}
 8000e46:	bf00      	nop
 8000e48:	20000668 	.word	0x20000668

08000e4c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8000e4c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8000e4e:	4802      	ldr	r0, [pc, #8]	; (8000e58 <UART4_IRQHandler+0xc>)
 8000e50:	f004 f97a 	bl	8005148 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8000e54:	bd08      	pop	{r3, pc}
 8000e56:	bf00      	nop
 8000e58:	200006f8 	.word	0x200006f8

08000e5c <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8000e5c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8000e5e:	4802      	ldr	r0, [pc, #8]	; (8000e68 <UART5_IRQHandler+0xc>)
 8000e60:	f004 f972 	bl	8005148 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8000e64:	bd08      	pop	{r3, pc}
 8000e66:	bf00      	nop
 8000e68:	20000788 	.word	0x20000788

08000e6c <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8000e6c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000e6e:	4802      	ldr	r0, [pc, #8]	; (8000e78 <DMA2_Channel1_IRQHandler+0xc>)
 8000e70:	f000 ff87 	bl	8001d82 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8000e74:	bd08      	pop	{r3, pc}
 8000e76:	bf00      	nop
 8000e78:	20000458 	.word	0x20000458

08000e7c <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 8000e7c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8000e7e:	4802      	ldr	r0, [pc, #8]	; (8000e88 <DMA2_Channel2_IRQHandler+0xc>)
 8000e80:	f000 ff7f 	bl	8001d82 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 8000e84:	bd08      	pop	{r3, pc}
 8000e86:	bf00      	nop
 8000e88:	20000338 	.word	0x20000338

08000e8c <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 8000e8c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */

  /* USER CODE END DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8000e8e:	4802      	ldr	r0, [pc, #8]	; (8000e98 <DMA2_Channel3_IRQHandler+0xc>)
 8000e90:	f000 ff77 	bl	8001d82 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel3_IRQn 1 */

  /* USER CODE END DMA2_Channel3_IRQn 1 */
}
 8000e94:	bd08      	pop	{r3, pc}
 8000e96:	bf00      	nop
 8000e98:	200002d8 	.word	0x200002d8

08000e9c <DMA2_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 global interrupt.
  */
void DMA2_Channel4_IRQHandler(void)
{
 8000e9c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Channel4_IRQn 0 */

  /* USER CODE END DMA2_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_octospi1);
 8000e9e:	4802      	ldr	r0, [pc, #8]	; (8000ea8 <DMA2_Channel4_IRQHandler+0xc>)
 8000ea0:	f000 ff6f 	bl	8001d82 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_IRQn 1 */

  /* USER CODE END DMA2_Channel4_IRQn 1 */
}
 8000ea4:	bd08      	pop	{r3, pc}
 8000ea6:	bf00      	nop
 8000ea8:	20000100 	.word	0x20000100

08000eac <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000eac:	b508      	push	{r3, lr}
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000eae:	4802      	ldr	r0, [pc, #8]	; (8000eb8 <OTG_FS_IRQHandler+0xc>)
 8000eb0:	f001 fd54 	bl	800295c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000eb4:	bd08      	pop	{r3, pc}
 8000eb6:	bf00      	nop
 8000eb8:	20001c30 	.word	0x20001c30

08000ebc <OCTOSPI1_IRQHandler>:

/**
  * @brief This function handles OCTOSPI1 global interrupt.
  */
void OCTOSPI1_IRQHandler(void)
{
 8000ebc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN OCTOSPI1_IRQn 0 */

  /* USER CODE END OCTOSPI1_IRQn 0 */
  HAL_OSPI_IRQHandler(&hospi1);
 8000ebe:	4802      	ldr	r0, [pc, #8]	; (8000ec8 <OCTOSPI1_IRQHandler+0xc>)
 8000ec0:	f002 f994 	bl	80031ec <HAL_OSPI_IRQHandler>
  /* USER CODE BEGIN OCTOSPI1_IRQn 1 */

  /* USER CODE END OCTOSPI1_IRQn 1 */
}
 8000ec4:	bd08      	pop	{r3, pc}
 8000ec6:	bf00      	nop
 8000ec8:	20000160 	.word	0x20000160

08000ecc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ecc:	b570      	push	{r4, r5, r6, lr}
 8000ece:	460c      	mov	r4, r1
 8000ed0:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ed2:	2500      	movs	r5, #0
 8000ed4:	e006      	b.n	8000ee4 <_read+0x18>
  {
    *ptr++ = __io_getchar();
 8000ed6:	f3af 8000 	nop.w
 8000eda:	4621      	mov	r1, r4
 8000edc:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ee0:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 8000ee2:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ee4:	42b5      	cmp	r5, r6
 8000ee6:	dbf6      	blt.n	8000ed6 <_read+0xa>
  }

  return len;
}
 8000ee8:	4630      	mov	r0, r6
 8000eea:	bd70      	pop	{r4, r5, r6, pc}

08000eec <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8000eec:	f04f 30ff 	mov.w	r0, #4294967295
 8000ef0:	4770      	bx	lr

08000ef2 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8000ef2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ef6:	604b      	str	r3, [r1, #4]
  return 0;
}
 8000ef8:	2000      	movs	r0, #0
 8000efa:	4770      	bx	lr

08000efc <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8000efc:	2001      	movs	r0, #1
 8000efe:	4770      	bx	lr

08000f00 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8000f00:	2000      	movs	r0, #0
 8000f02:	4770      	bx	lr

08000f04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f04:	b510      	push	{r4, lr}
 8000f06:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f08:	4a0c      	ldr	r2, [pc, #48]	; (8000f3c <_sbrk+0x38>)
 8000f0a:	490d      	ldr	r1, [pc, #52]	; (8000f40 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f0c:	480d      	ldr	r0, [pc, #52]	; (8000f44 <_sbrk+0x40>)
 8000f0e:	6800      	ldr	r0, [r0, #0]
 8000f10:	b140      	cbz	r0, 8000f24 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f12:	480c      	ldr	r0, [pc, #48]	; (8000f44 <_sbrk+0x40>)
 8000f14:	6800      	ldr	r0, [r0, #0]
 8000f16:	4403      	add	r3, r0
 8000f18:	1a52      	subs	r2, r2, r1
 8000f1a:	4293      	cmp	r3, r2
 8000f1c:	d806      	bhi.n	8000f2c <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8000f1e:	4a09      	ldr	r2, [pc, #36]	; (8000f44 <_sbrk+0x40>)
 8000f20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8000f22:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8000f24:	4807      	ldr	r0, [pc, #28]	; (8000f44 <_sbrk+0x40>)
 8000f26:	4c08      	ldr	r4, [pc, #32]	; (8000f48 <_sbrk+0x44>)
 8000f28:	6004      	str	r4, [r0, #0]
 8000f2a:	e7f2      	b.n	8000f12 <_sbrk+0xe>
    errno = ENOMEM;
 8000f2c:	f007 fffa 	bl	8008f24 <__errno>
 8000f30:	230c      	movs	r3, #12
 8000f32:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8000f34:	f04f 30ff 	mov.w	r0, #4294967295
 8000f38:	e7f3      	b.n	8000f22 <_sbrk+0x1e>
 8000f3a:	bf00      	nop
 8000f3c:	200a0000 	.word	0x200a0000
 8000f40:	00002000 	.word	0x00002000
 8000f44:	200002d4 	.word	0x200002d4
 8000f48:	20002080 	.word	0x20002080

08000f4c <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000f4c:	4a03      	ldr	r2, [pc, #12]	; (8000f5c <SystemInit+0x10>)
 8000f4e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8000f52:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f56:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000f5a:	4770      	bx	lr
 8000f5c:	e000ed00 	.word	0xe000ed00

08000f60 <MX_UART4_Init>:
DMA_HandleTypeDef hdma_usart3_rx;
DMA_HandleTypeDef hdma_usart3_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8000f60:	b508      	push	{r3, lr}
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000f62:	4817      	ldr	r0, [pc, #92]	; (8000fc0 <MX_UART4_Init+0x60>)
 8000f64:	4b17      	ldr	r3, [pc, #92]	; (8000fc4 <MX_UART4_Init+0x64>)
 8000f66:	6003      	str	r3, [r0, #0]
  huart4.Init.BaudRate = 9600;
 8000f68:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8000f6c:	6043      	str	r3, [r0, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	6083      	str	r3, [r0, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000f72:	60c3      	str	r3, [r0, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000f74:	6103      	str	r3, [r0, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000f76:	220c      	movs	r2, #12
 8000f78:	6142      	str	r2, [r0, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f7a:	6183      	str	r3, [r0, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f7c:	61c3      	str	r3, [r0, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f7e:	6203      	str	r3, [r0, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000f80:	6243      	str	r3, [r0, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f82:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000f84:	f004 fd9f 	bl	8005ac6 <HAL_UART_Init>
 8000f88:	b970      	cbnz	r0, 8000fa8 <MX_UART4_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	480c      	ldr	r0, [pc, #48]	; (8000fc0 <MX_UART4_Init+0x60>)
 8000f8e:	f004 fe9d 	bl	8005ccc <HAL_UARTEx_SetTxFifoThreshold>
 8000f92:	b960      	cbnz	r0, 8000fae <MX_UART4_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f94:	2100      	movs	r1, #0
 8000f96:	480a      	ldr	r0, [pc, #40]	; (8000fc0 <MX_UART4_Init+0x60>)
 8000f98:	f004 febd 	bl	8005d16 <HAL_UARTEx_SetRxFifoThreshold>
 8000f9c:	b950      	cbnz	r0, 8000fb4 <MX_UART4_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8000f9e:	4808      	ldr	r0, [pc, #32]	; (8000fc0 <MX_UART4_Init+0x60>)
 8000fa0:	f004 fe75 	bl	8005c8e <HAL_UARTEx_DisableFifoMode>
 8000fa4:	b948      	cbnz	r0, 8000fba <MX_UART4_Init+0x5a>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000fa6:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000fa8:	f7ff fd18 	bl	80009dc <Error_Handler>
 8000fac:	e7ed      	b.n	8000f8a <MX_UART4_Init+0x2a>
    Error_Handler();
 8000fae:	f7ff fd15 	bl	80009dc <Error_Handler>
 8000fb2:	e7ef      	b.n	8000f94 <MX_UART4_Init+0x34>
    Error_Handler();
 8000fb4:	f7ff fd12 	bl	80009dc <Error_Handler>
 8000fb8:	e7f1      	b.n	8000f9e <MX_UART4_Init+0x3e>
    Error_Handler();
 8000fba:	f7ff fd0f 	bl	80009dc <Error_Handler>
}
 8000fbe:	e7f2      	b.n	8000fa6 <MX_UART4_Init+0x46>
 8000fc0:	200006f8 	.word	0x200006f8
 8000fc4:	40004c00 	.word	0x40004c00

08000fc8 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 8000fc8:	b508      	push	{r3, lr}
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8000fca:	4818      	ldr	r0, [pc, #96]	; (800102c <MX_UART5_Init+0x64>)
 8000fcc:	4b18      	ldr	r3, [pc, #96]	; (8001030 <MX_UART5_Init+0x68>)
 8000fce:	6003      	str	r3, [r0, #0]
  huart5.Init.BaudRate = 115200;
 8000fd0:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000fd4:	6043      	str	r3, [r0, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	6083      	str	r3, [r0, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8000fda:	60c3      	str	r3, [r0, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8000fdc:	6103      	str	r3, [r0, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8000fde:	220c      	movs	r2, #12
 8000fe0:	6142      	str	r2, [r0, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8000fe2:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000fe6:	6182      	str	r2, [r0, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fe8:	61c3      	str	r3, [r0, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000fea:	6203      	str	r3, [r0, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000fec:	6243      	str	r3, [r0, #36]	; 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000fee:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8000ff0:	f004 fd69 	bl	8005ac6 <HAL_UART_Init>
 8000ff4:	b970      	cbnz	r0, 8001014 <MX_UART5_Init+0x4c>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ff6:	2100      	movs	r1, #0
 8000ff8:	480c      	ldr	r0, [pc, #48]	; (800102c <MX_UART5_Init+0x64>)
 8000ffa:	f004 fe67 	bl	8005ccc <HAL_UARTEx_SetTxFifoThreshold>
 8000ffe:	b960      	cbnz	r0, 800101a <MX_UART5_Init+0x52>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001000:	2100      	movs	r1, #0
 8001002:	480a      	ldr	r0, [pc, #40]	; (800102c <MX_UART5_Init+0x64>)
 8001004:	f004 fe87 	bl	8005d16 <HAL_UARTEx_SetRxFifoThreshold>
 8001008:	b950      	cbnz	r0, 8001020 <MX_UART5_Init+0x58>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 800100a:	4808      	ldr	r0, [pc, #32]	; (800102c <MX_UART5_Init+0x64>)
 800100c:	f004 fe3f 	bl	8005c8e <HAL_UARTEx_DisableFifoMode>
 8001010:	b948      	cbnz	r0, 8001026 <MX_UART5_Init+0x5e>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001012:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001014:	f7ff fce2 	bl	80009dc <Error_Handler>
 8001018:	e7ed      	b.n	8000ff6 <MX_UART5_Init+0x2e>
    Error_Handler();
 800101a:	f7ff fcdf 	bl	80009dc <Error_Handler>
 800101e:	e7ef      	b.n	8001000 <MX_UART5_Init+0x38>
    Error_Handler();
 8001020:	f7ff fcdc 	bl	80009dc <Error_Handler>
 8001024:	e7f1      	b.n	800100a <MX_UART5_Init+0x42>
    Error_Handler();
 8001026:	f7ff fcd9 	bl	80009dc <Error_Handler>
}
 800102a:	e7f2      	b.n	8001012 <MX_UART5_Init+0x4a>
 800102c:	20000788 	.word	0x20000788
 8001030:	40005000 	.word	0x40005000

08001034 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001034:	b508      	push	{r3, lr}
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001036:	4817      	ldr	r0, [pc, #92]	; (8001094 <MX_USART2_UART_Init+0x60>)
 8001038:	4b17      	ldr	r3, [pc, #92]	; (8001098 <MX_USART2_UART_Init+0x64>)
 800103a:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 800103c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001040:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001042:	2300      	movs	r3, #0
 8001044:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001046:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001048:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800104a:	220c      	movs	r2, #12
 800104c:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800104e:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001050:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001052:	6203      	str	r3, [r0, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001054:	6243      	str	r3, [r0, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001056:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001058:	f004 fd35 	bl	8005ac6 <HAL_UART_Init>
 800105c:	b970      	cbnz	r0, 800107c <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800105e:	2100      	movs	r1, #0
 8001060:	480c      	ldr	r0, [pc, #48]	; (8001094 <MX_USART2_UART_Init+0x60>)
 8001062:	f004 fe33 	bl	8005ccc <HAL_UARTEx_SetTxFifoThreshold>
 8001066:	b960      	cbnz	r0, 8001082 <MX_USART2_UART_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001068:	2100      	movs	r1, #0
 800106a:	480a      	ldr	r0, [pc, #40]	; (8001094 <MX_USART2_UART_Init+0x60>)
 800106c:	f004 fe53 	bl	8005d16 <HAL_UARTEx_SetRxFifoThreshold>
 8001070:	b950      	cbnz	r0, 8001088 <MX_USART2_UART_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001072:	4808      	ldr	r0, [pc, #32]	; (8001094 <MX_USART2_UART_Init+0x60>)
 8001074:	f004 fe0b 	bl	8005c8e <HAL_UARTEx_DisableFifoMode>
 8001078:	b948      	cbnz	r0, 800108e <MX_USART2_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800107a:	bd08      	pop	{r3, pc}
    Error_Handler();
 800107c:	f7ff fcae 	bl	80009dc <Error_Handler>
 8001080:	e7ed      	b.n	800105e <MX_USART2_UART_Init+0x2a>
    Error_Handler();
 8001082:	f7ff fcab 	bl	80009dc <Error_Handler>
 8001086:	e7ef      	b.n	8001068 <MX_USART2_UART_Init+0x34>
    Error_Handler();
 8001088:	f7ff fca8 	bl	80009dc <Error_Handler>
 800108c:	e7f1      	b.n	8001072 <MX_USART2_UART_Init+0x3e>
    Error_Handler();
 800108e:	f7ff fca5 	bl	80009dc <Error_Handler>
}
 8001092:	e7f2      	b.n	800107a <MX_USART2_UART_Init+0x46>
 8001094:	200005d8 	.word	0x200005d8
 8001098:	40004400 	.word	0x40004400

0800109c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800109c:	b508      	push	{r3, lr}
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800109e:	4817      	ldr	r0, [pc, #92]	; (80010fc <MX_USART3_UART_Init+0x60>)
 80010a0:	4b17      	ldr	r3, [pc, #92]	; (8001100 <MX_USART3_UART_Init+0x64>)
 80010a2:	6003      	str	r3, [r0, #0]
  huart3.Init.BaudRate = 115200;
 80010a4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80010a8:	6043      	str	r3, [r0, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80010aa:	2300      	movs	r3, #0
 80010ac:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80010ae:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80010b0:	6103      	str	r3, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80010b2:	220c      	movs	r2, #12
 80010b4:	6142      	str	r2, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010b6:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80010b8:	61c3      	str	r3, [r0, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010ba:	6203      	str	r3, [r0, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80010bc:	6243      	str	r3, [r0, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010be:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80010c0:	f004 fd01 	bl	8005ac6 <HAL_UART_Init>
 80010c4:	b970      	cbnz	r0, 80010e4 <MX_USART3_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010c6:	2100      	movs	r1, #0
 80010c8:	480c      	ldr	r0, [pc, #48]	; (80010fc <MX_USART3_UART_Init+0x60>)
 80010ca:	f004 fdff 	bl	8005ccc <HAL_UARTEx_SetTxFifoThreshold>
 80010ce:	b960      	cbnz	r0, 80010ea <MX_USART3_UART_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010d0:	2100      	movs	r1, #0
 80010d2:	480a      	ldr	r0, [pc, #40]	; (80010fc <MX_USART3_UART_Init+0x60>)
 80010d4:	f004 fe1f 	bl	8005d16 <HAL_UARTEx_SetRxFifoThreshold>
 80010d8:	b950      	cbnz	r0, 80010f0 <MX_USART3_UART_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80010da:	4808      	ldr	r0, [pc, #32]	; (80010fc <MX_USART3_UART_Init+0x60>)
 80010dc:	f004 fdd7 	bl	8005c8e <HAL_UARTEx_DisableFifoMode>
 80010e0:	b948      	cbnz	r0, 80010f6 <MX_USART3_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80010e2:	bd08      	pop	{r3, pc}
    Error_Handler();
 80010e4:	f7ff fc7a 	bl	80009dc <Error_Handler>
 80010e8:	e7ed      	b.n	80010c6 <MX_USART3_UART_Init+0x2a>
    Error_Handler();
 80010ea:	f7ff fc77 	bl	80009dc <Error_Handler>
 80010ee:	e7ef      	b.n	80010d0 <MX_USART3_UART_Init+0x34>
    Error_Handler();
 80010f0:	f7ff fc74 	bl	80009dc <Error_Handler>
 80010f4:	e7f1      	b.n	80010da <MX_USART3_UART_Init+0x3e>
    Error_Handler();
 80010f6:	f7ff fc71 	bl	80009dc <Error_Handler>
}
 80010fa:	e7f2      	b.n	80010e2 <MX_USART3_UART_Init+0x46>
 80010fc:	20000668 	.word	0x20000668
 8001100:	40004800 	.word	0x40004800

08001104 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001104:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001108:	b0b6      	sub	sp, #216	; 0xd8
 800110a:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800110c:	2100      	movs	r1, #0
 800110e:	9131      	str	r1, [sp, #196]	; 0xc4
 8001110:	9132      	str	r1, [sp, #200]	; 0xc8
 8001112:	9133      	str	r1, [sp, #204]	; 0xcc
 8001114:	9134      	str	r1, [sp, #208]	; 0xd0
 8001116:	9135      	str	r1, [sp, #212]	; 0xd4
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001118:	2294      	movs	r2, #148	; 0x94
 800111a:	a80c      	add	r0, sp, #48	; 0x30
 800111c:	f007 fe7e 	bl	8008e1c <memset>
  if(uartHandle->Instance==UART4)
 8001120:	6823      	ldr	r3, [r4, #0]
 8001122:	4a81      	ldr	r2, [pc, #516]	; (8001328 <HAL_UART_MspInit+0x224>)
 8001124:	4293      	cmp	r3, r2
 8001126:	d00d      	beq.n	8001144 <HAL_UART_MspInit+0x40>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
  else if(uartHandle->Instance==UART5)
 8001128:	4a80      	ldr	r2, [pc, #512]	; (800132c <HAL_UART_MspInit+0x228>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d06e      	beq.n	800120c <HAL_UART_MspInit+0x108>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
  else if(uartHandle->Instance==USART2)
 800112e:	4a80      	ldr	r2, [pc, #512]	; (8001330 <HAL_UART_MspInit+0x22c>)
 8001130:	4293      	cmp	r3, r2
 8001132:	f000 8119 	beq.w	8001368 <HAL_UART_MspInit+0x264>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
  else if(uartHandle->Instance==USART3)
 8001136:	4a7f      	ldr	r2, [pc, #508]	; (8001334 <HAL_UART_MspInit+0x230>)
 8001138:	4293      	cmp	r3, r2
 800113a:	f000 818d 	beq.w	8001458 <HAL_UART_MspInit+0x354>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800113e:	b036      	add	sp, #216	; 0xd8
 8001140:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001144:	2308      	movs	r3, #8
 8001146:	930c      	str	r3, [sp, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001148:	a80c      	add	r0, sp, #48	; 0x30
 800114a:	f003 fa6f 	bl	800462c <HAL_RCCEx_PeriphCLKConfig>
 800114e:	2800      	cmp	r0, #0
 8001150:	d153      	bne.n	80011fa <HAL_UART_MspInit+0xf6>
    __HAL_RCC_UART4_CLK_ENABLE();
 8001152:	4b79      	ldr	r3, [pc, #484]	; (8001338 <HAL_UART_MspInit+0x234>)
 8001154:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001156:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800115a:	659a      	str	r2, [r3, #88]	; 0x58
 800115c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800115e:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8001162:	9201      	str	r2, [sp, #4]
 8001164:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001166:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001168:	f042 0204 	orr.w	r2, r2, #4
 800116c:	64da      	str	r2, [r3, #76]	; 0x4c
 800116e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001170:	f003 0304 	and.w	r3, r3, #4
 8001174:	9302      	str	r3, [sp, #8]
 8001176:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPS_TX_Pin|GPS_RX_Pin;
 8001178:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800117c:	9331      	str	r3, [sp, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800117e:	2302      	movs	r3, #2
 8001180:	9332      	str	r3, [sp, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001182:	2500      	movs	r5, #0
 8001184:	9533      	str	r5, [sp, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001186:	2303      	movs	r3, #3
 8001188:	9334      	str	r3, [sp, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800118a:	2308      	movs	r3, #8
 800118c:	9335      	str	r3, [sp, #212]	; 0xd4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800118e:	a931      	add	r1, sp, #196	; 0xc4
 8001190:	486a      	ldr	r0, [pc, #424]	; (800133c <HAL_UART_MspInit+0x238>)
 8001192:	f000 fe5b 	bl	8001e4c <HAL_GPIO_Init>
    hdma_uart4_tx.Instance = DMA2_Channel2;
 8001196:	486a      	ldr	r0, [pc, #424]	; (8001340 <HAL_UART_MspInit+0x23c>)
 8001198:	4b6a      	ldr	r3, [pc, #424]	; (8001344 <HAL_UART_MspInit+0x240>)
 800119a:	6003      	str	r3, [r0, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 800119c:	231f      	movs	r3, #31
 800119e:	6043      	str	r3, [r0, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80011a0:	2310      	movs	r3, #16
 80011a2:	6083      	str	r3, [r0, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011a4:	60c5      	str	r5, [r0, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 80011a6:	2380      	movs	r3, #128	; 0x80
 80011a8:	6103      	str	r3, [r0, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011aa:	6145      	str	r5, [r0, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011ac:	6185      	str	r5, [r0, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 80011ae:	61c5      	str	r5, [r0, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 80011b0:	6205      	str	r5, [r0, #32]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 80011b2:	f000 fcc1 	bl	8001b38 <HAL_DMA_Init>
 80011b6:	bb18      	cbnz	r0, 8001200 <HAL_UART_MspInit+0xfc>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 80011b8:	4b61      	ldr	r3, [pc, #388]	; (8001340 <HAL_UART_MspInit+0x23c>)
 80011ba:	67a3      	str	r3, [r4, #120]	; 0x78
 80011bc:	629c      	str	r4, [r3, #40]	; 0x28
    hdma_uart4_rx.Instance = DMA2_Channel3;
 80011be:	4862      	ldr	r0, [pc, #392]	; (8001348 <HAL_UART_MspInit+0x244>)
 80011c0:	4b62      	ldr	r3, [pc, #392]	; (800134c <HAL_UART_MspInit+0x248>)
 80011c2:	6003      	str	r3, [r0, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 80011c4:	231e      	movs	r3, #30
 80011c6:	6043      	str	r3, [r0, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011c8:	2300      	movs	r3, #0
 80011ca:	6083      	str	r3, [r0, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011cc:	60c3      	str	r3, [r0, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 80011ce:	2280      	movs	r2, #128	; 0x80
 80011d0:	6102      	str	r2, [r0, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011d2:	6143      	str	r3, [r0, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011d4:	6183      	str	r3, [r0, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 80011d6:	2220      	movs	r2, #32
 80011d8:	61c2      	str	r2, [r0, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 80011da:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 80011dc:	f000 fcac 	bl	8001b38 <HAL_DMA_Init>
 80011e0:	b988      	cbnz	r0, 8001206 <HAL_UART_MspInit+0x102>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 80011e2:	4b59      	ldr	r3, [pc, #356]	; (8001348 <HAL_UART_MspInit+0x244>)
 80011e4:	67e3      	str	r3, [r4, #124]	; 0x7c
 80011e6:	629c      	str	r4, [r3, #40]	; 0x28
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80011e8:	2200      	movs	r2, #0
 80011ea:	4611      	mov	r1, r2
 80011ec:	2034      	movs	r0, #52	; 0x34
 80011ee:	f000 fbe9 	bl	80019c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80011f2:	2034      	movs	r0, #52	; 0x34
 80011f4:	f000 fc1e 	bl	8001a34 <HAL_NVIC_EnableIRQ>
 80011f8:	e7a1      	b.n	800113e <HAL_UART_MspInit+0x3a>
      Error_Handler();
 80011fa:	f7ff fbef 	bl	80009dc <Error_Handler>
 80011fe:	e7a8      	b.n	8001152 <HAL_UART_MspInit+0x4e>
      Error_Handler();
 8001200:	f7ff fbec 	bl	80009dc <Error_Handler>
 8001204:	e7d8      	b.n	80011b8 <HAL_UART_MspInit+0xb4>
      Error_Handler();
 8001206:	f7ff fbe9 	bl	80009dc <Error_Handler>
 800120a:	e7ea      	b.n	80011e2 <HAL_UART_MspInit+0xde>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 800120c:	2310      	movs	r3, #16
 800120e:	930c      	str	r3, [sp, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001210:	a80c      	add	r0, sp, #48	; 0x30
 8001212:	f003 fa0b 	bl	800462c <HAL_RCCEx_PeriphCLKConfig>
 8001216:	2800      	cmp	r0, #0
 8001218:	d17c      	bne.n	8001314 <HAL_UART_MspInit+0x210>
    __HAL_RCC_UART5_CLK_ENABLE();
 800121a:	4b47      	ldr	r3, [pc, #284]	; (8001338 <HAL_UART_MspInit+0x234>)
 800121c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800121e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001222:	659a      	str	r2, [r3, #88]	; 0x58
 8001224:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001226:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800122a:	9203      	str	r2, [sp, #12]
 800122c:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800122e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001230:	f042 0204 	orr.w	r2, r2, #4
 8001234:	64da      	str	r2, [r3, #76]	; 0x4c
 8001236:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001238:	f002 0204 	and.w	r2, r2, #4
 800123c:	9204      	str	r2, [sp, #16]
 800123e:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001240:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001242:	f042 0208 	orr.w	r2, r2, #8
 8001246:	64da      	str	r2, [r3, #76]	; 0x4c
 8001248:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800124a:	f002 0208 	and.w	r2, r2, #8
 800124e:	9205      	str	r2, [sp, #20]
 8001250:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001252:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001254:	f042 0202 	orr.w	r2, r2, #2
 8001258:	64da      	str	r2, [r3, #76]	; 0x4c
 800125a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800125c:	f003 0302 	and.w	r3, r3, #2
 8001260:	9306      	str	r3, [sp, #24]
 8001262:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = LTE_U5_TX_Pin;
 8001264:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001268:	9331      	str	r3, [sp, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800126a:	f04f 0802 	mov.w	r8, #2
 800126e:	f8cd 80c8 	str.w	r8, [sp, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001272:	2500      	movs	r5, #0
 8001274:	9533      	str	r5, [sp, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001276:	2703      	movs	r7, #3
 8001278:	9734      	str	r7, [sp, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800127a:	2608      	movs	r6, #8
 800127c:	9635      	str	r6, [sp, #212]	; 0xd4
    HAL_GPIO_Init(LTE_U5_TX_GPIO_Port, &GPIO_InitStruct);
 800127e:	a931      	add	r1, sp, #196	; 0xc4
 8001280:	482e      	ldr	r0, [pc, #184]	; (800133c <HAL_UART_MspInit+0x238>)
 8001282:	f000 fde3 	bl	8001e4c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LTE_U5_RX_Pin;
 8001286:	2304      	movs	r3, #4
 8001288:	9331      	str	r3, [sp, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800128a:	f8cd 80c8 	str.w	r8, [sp, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128e:	9533      	str	r5, [sp, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001290:	9734      	str	r7, [sp, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001292:	9635      	str	r6, [sp, #212]	; 0xd4
    HAL_GPIO_Init(LTE_U5_RX_GPIO_Port, &GPIO_InitStruct);
 8001294:	a931      	add	r1, sp, #196	; 0xc4
 8001296:	482e      	ldr	r0, [pc, #184]	; (8001350 <HAL_UART_MspInit+0x24c>)
 8001298:	f000 fdd8 	bl	8001e4c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LTE_U5_RTS_Pin|LTE_U5_CTS_Pin;
 800129c:	2330      	movs	r3, #48	; 0x30
 800129e:	9331      	str	r3, [sp, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a0:	f8cd 80c8 	str.w	r8, [sp, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a4:	9533      	str	r5, [sp, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012a6:	9734      	str	r7, [sp, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80012a8:	9635      	str	r6, [sp, #212]	; 0xd4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012aa:	a931      	add	r1, sp, #196	; 0xc4
 80012ac:	4829      	ldr	r0, [pc, #164]	; (8001354 <HAL_UART_MspInit+0x250>)
 80012ae:	f000 fdcd 	bl	8001e4c <HAL_GPIO_Init>
    hdma_uart5_rx.Instance = DMA1_Channel1;
 80012b2:	4829      	ldr	r0, [pc, #164]	; (8001358 <HAL_UART_MspInit+0x254>)
 80012b4:	4b29      	ldr	r3, [pc, #164]	; (800135c <HAL_UART_MspInit+0x258>)
 80012b6:	6003      	str	r3, [r0, #0]
    hdma_uart5_rx.Init.Request = DMA_REQUEST_UART5_RX;
 80012b8:	2320      	movs	r3, #32
 80012ba:	6043      	str	r3, [r0, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012bc:	6085      	str	r5, [r0, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012be:	60c5      	str	r5, [r0, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 80012c0:	2280      	movs	r2, #128	; 0x80
 80012c2:	6102      	str	r2, [r0, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80012c4:	6145      	str	r5, [r0, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80012c6:	6185      	str	r5, [r0, #24]
    hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 80012c8:	61c3      	str	r3, [r0, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 80012ca:	6205      	str	r5, [r0, #32]
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 80012cc:	f000 fc34 	bl	8001b38 <HAL_DMA_Init>
 80012d0:	bb18      	cbnz	r0, 800131a <HAL_UART_MspInit+0x216>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart5_rx);
 80012d2:	4b21      	ldr	r3, [pc, #132]	; (8001358 <HAL_UART_MspInit+0x254>)
 80012d4:	67e3      	str	r3, [r4, #124]	; 0x7c
 80012d6:	629c      	str	r4, [r3, #40]	; 0x28
    hdma_uart5_tx.Instance = DMA1_Channel2;
 80012d8:	4821      	ldr	r0, [pc, #132]	; (8001360 <HAL_UART_MspInit+0x25c>)
 80012da:	4b22      	ldr	r3, [pc, #136]	; (8001364 <HAL_UART_MspInit+0x260>)
 80012dc:	6003      	str	r3, [r0, #0]
    hdma_uart5_tx.Init.Request = DMA_REQUEST_UART5_TX;
 80012de:	2321      	movs	r3, #33	; 0x21
 80012e0:	6043      	str	r3, [r0, #4]
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80012e2:	2310      	movs	r3, #16
 80012e4:	6083      	str	r3, [r0, #8]
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012e6:	2300      	movs	r3, #0
 80012e8:	60c3      	str	r3, [r0, #12]
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 80012ea:	2280      	movs	r2, #128	; 0x80
 80012ec:	6102      	str	r2, [r0, #16]
    hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80012ee:	6143      	str	r3, [r0, #20]
    hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80012f0:	6183      	str	r3, [r0, #24]
    hdma_uart5_tx.Init.Mode = DMA_NORMAL;
 80012f2:	61c3      	str	r3, [r0, #28]
    hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 80012f4:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 80012f6:	f000 fc1f 	bl	8001b38 <HAL_DMA_Init>
 80012fa:	b988      	cbnz	r0, 8001320 <HAL_UART_MspInit+0x21c>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart5_tx);
 80012fc:	4b18      	ldr	r3, [pc, #96]	; (8001360 <HAL_UART_MspInit+0x25c>)
 80012fe:	67a3      	str	r3, [r4, #120]	; 0x78
 8001300:	629c      	str	r4, [r3, #40]	; 0x28
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8001302:	2200      	movs	r2, #0
 8001304:	4611      	mov	r1, r2
 8001306:	2035      	movs	r0, #53	; 0x35
 8001308:	f000 fb5c 	bl	80019c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 800130c:	2035      	movs	r0, #53	; 0x35
 800130e:	f000 fb91 	bl	8001a34 <HAL_NVIC_EnableIRQ>
 8001312:	e714      	b.n	800113e <HAL_UART_MspInit+0x3a>
      Error_Handler();
 8001314:	f7ff fb62 	bl	80009dc <Error_Handler>
 8001318:	e77f      	b.n	800121a <HAL_UART_MspInit+0x116>
      Error_Handler();
 800131a:	f7ff fb5f 	bl	80009dc <Error_Handler>
 800131e:	e7d8      	b.n	80012d2 <HAL_UART_MspInit+0x1ce>
      Error_Handler();
 8001320:	f7ff fb5c 	bl	80009dc <Error_Handler>
 8001324:	e7ea      	b.n	80012fc <HAL_UART_MspInit+0x1f8>
 8001326:	bf00      	nop
 8001328:	40004c00 	.word	0x40004c00
 800132c:	40005000 	.word	0x40005000
 8001330:	40004400 	.word	0x40004400
 8001334:	40004800 	.word	0x40004800
 8001338:	40021000 	.word	0x40021000
 800133c:	48000800 	.word	0x48000800
 8001340:	20000338 	.word	0x20000338
 8001344:	4002041c 	.word	0x4002041c
 8001348:	200002d8 	.word	0x200002d8
 800134c:	40020430 	.word	0x40020430
 8001350:	48000c00 	.word	0x48000c00
 8001354:	48000400 	.word	0x48000400
 8001358:	20000398 	.word	0x20000398
 800135c:	40020008 	.word	0x40020008
 8001360:	200003f8 	.word	0x200003f8
 8001364:	4002001c 	.word	0x4002001c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001368:	2302      	movs	r3, #2
 800136a:	930c      	str	r3, [sp, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800136c:	a80c      	add	r0, sp, #48	; 0x30
 800136e:	f003 f95d 	bl	800462c <HAL_RCCEx_PeriphCLKConfig>
 8001372:	2800      	cmp	r0, #0
 8001374:	d167      	bne.n	8001446 <HAL_UART_MspInit+0x342>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001376:	4b6a      	ldr	r3, [pc, #424]	; (8001520 <HAL_UART_MspInit+0x41c>)
 8001378:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800137a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800137e:	659a      	str	r2, [r3, #88]	; 0x58
 8001380:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001382:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001386:	9207      	str	r2, [sp, #28]
 8001388:	9a07      	ldr	r2, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800138a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800138c:	f042 0201 	orr.w	r2, r2, #1
 8001390:	64da      	str	r2, [r3, #76]	; 0x4c
 8001392:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001394:	f002 0201 	and.w	r2, r2, #1
 8001398:	9208      	str	r2, [sp, #32]
 800139a:	9a08      	ldr	r2, [sp, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800139c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800139e:	f042 0208 	orr.w	r2, r2, #8
 80013a2:	64da      	str	r2, [r3, #76]	; 0x4c
 80013a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013a6:	f003 0308 	and.w	r3, r3, #8
 80013aa:	9309      	str	r3, [sp, #36]	; 0x24
 80013ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80013ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80013b2:	9331      	str	r3, [sp, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013b4:	2702      	movs	r7, #2
 80013b6:	9732      	str	r7, [sp, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b8:	2500      	movs	r5, #0
 80013ba:	9533      	str	r5, [sp, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013bc:	2603      	movs	r6, #3
 80013be:	9634      	str	r6, [sp, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 80013c0:	9635      	str	r6, [sp, #212]	; 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013c2:	a931      	add	r1, sp, #196	; 0xc4
 80013c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013c8:	f000 fd40 	bl	8001e4c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80013cc:	2320      	movs	r3, #32
 80013ce:	9331      	str	r3, [sp, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d0:	9732      	str	r7, [sp, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d2:	9533      	str	r5, [sp, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013d4:	9634      	str	r6, [sp, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80013d6:	2307      	movs	r3, #7
 80013d8:	9335      	str	r3, [sp, #212]	; 0xd4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013da:	a931      	add	r1, sp, #196	; 0xc4
 80013dc:	4851      	ldr	r0, [pc, #324]	; (8001524 <HAL_UART_MspInit+0x420>)
 80013de:	f000 fd35 	bl	8001e4c <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel7;
 80013e2:	4851      	ldr	r0, [pc, #324]	; (8001528 <HAL_UART_MspInit+0x424>)
 80013e4:	4b51      	ldr	r3, [pc, #324]	; (800152c <HAL_UART_MspInit+0x428>)
 80013e6:	6003      	str	r3, [r0, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80013e8:	231b      	movs	r3, #27
 80013ea:	6043      	str	r3, [r0, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80013ec:	2310      	movs	r3, #16
 80013ee:	6083      	str	r3, [r0, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80013f0:	60c5      	str	r5, [r0, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80013f2:	2380      	movs	r3, #128	; 0x80
 80013f4:	6103      	str	r3, [r0, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80013f6:	6145      	str	r5, [r0, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80013f8:	6185      	str	r5, [r0, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80013fa:	61c5      	str	r5, [r0, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80013fc:	6205      	str	r5, [r0, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80013fe:	f000 fb9b 	bl	8001b38 <HAL_DMA_Init>
 8001402:	bb18      	cbnz	r0, 800144c <HAL_UART_MspInit+0x348>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8001404:	4b48      	ldr	r3, [pc, #288]	; (8001528 <HAL_UART_MspInit+0x424>)
 8001406:	67a3      	str	r3, [r4, #120]	; 0x78
 8001408:	629c      	str	r4, [r3, #40]	; 0x28
    hdma_usart2_rx.Instance = DMA2_Channel1;
 800140a:	4849      	ldr	r0, [pc, #292]	; (8001530 <HAL_UART_MspInit+0x42c>)
 800140c:	4b49      	ldr	r3, [pc, #292]	; (8001534 <HAL_UART_MspInit+0x430>)
 800140e:	6003      	str	r3, [r0, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8001410:	231a      	movs	r3, #26
 8001412:	6043      	str	r3, [r0, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001414:	2300      	movs	r3, #0
 8001416:	6083      	str	r3, [r0, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001418:	60c3      	str	r3, [r0, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800141a:	2280      	movs	r2, #128	; 0x80
 800141c:	6102      	str	r2, [r0, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800141e:	6143      	str	r3, [r0, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001420:	6183      	str	r3, [r0, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001422:	2220      	movs	r2, #32
 8001424:	61c2      	str	r2, [r0, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001426:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001428:	f000 fb86 	bl	8001b38 <HAL_DMA_Init>
 800142c:	b988      	cbnz	r0, 8001452 <HAL_UART_MspInit+0x34e>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800142e:	4b40      	ldr	r3, [pc, #256]	; (8001530 <HAL_UART_MspInit+0x42c>)
 8001430:	67e3      	str	r3, [r4, #124]	; 0x7c
 8001432:	629c      	str	r4, [r3, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001434:	2200      	movs	r2, #0
 8001436:	4611      	mov	r1, r2
 8001438:	2026      	movs	r0, #38	; 0x26
 800143a:	f000 fac3 	bl	80019c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800143e:	2026      	movs	r0, #38	; 0x26
 8001440:	f000 faf8 	bl	8001a34 <HAL_NVIC_EnableIRQ>
 8001444:	e67b      	b.n	800113e <HAL_UART_MspInit+0x3a>
      Error_Handler();
 8001446:	f7ff fac9 	bl	80009dc <Error_Handler>
 800144a:	e794      	b.n	8001376 <HAL_UART_MspInit+0x272>
      Error_Handler();
 800144c:	f7ff fac6 	bl	80009dc <Error_Handler>
 8001450:	e7d8      	b.n	8001404 <HAL_UART_MspInit+0x300>
      Error_Handler();
 8001452:	f7ff fac3 	bl	80009dc <Error_Handler>
 8001456:	e7ea      	b.n	800142e <HAL_UART_MspInit+0x32a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001458:	2304      	movs	r3, #4
 800145a:	930c      	str	r3, [sp, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800145c:	a80c      	add	r0, sp, #48	; 0x30
 800145e:	f003 f8e5 	bl	800462c <HAL_RCCEx_PeriphCLKConfig>
 8001462:	2800      	cmp	r0, #0
 8001464:	d152      	bne.n	800150c <HAL_UART_MspInit+0x408>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001466:	4b2e      	ldr	r3, [pc, #184]	; (8001520 <HAL_UART_MspInit+0x41c>)
 8001468:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800146a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800146e:	659a      	str	r2, [r3, #88]	; 0x58
 8001470:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001472:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8001476:	920a      	str	r2, [sp, #40]	; 0x28
 8001478:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800147a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800147c:	f042 0204 	orr.w	r2, r2, #4
 8001480:	64da      	str	r2, [r3, #76]	; 0x4c
 8001482:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001484:	f003 0304 	and.w	r3, r3, #4
 8001488:	930b      	str	r3, [sp, #44]	; 0x2c
 800148a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    GPIO_InitStruct.Pin = NXP_TX_Pin|NXP_RX_Pin;
 800148c:	2330      	movs	r3, #48	; 0x30
 800148e:	9331      	str	r3, [sp, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001490:	2302      	movs	r3, #2
 8001492:	9332      	str	r3, [sp, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001494:	2500      	movs	r5, #0
 8001496:	9533      	str	r5, [sp, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001498:	2303      	movs	r3, #3
 800149a:	9334      	str	r3, [sp, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800149c:	2307      	movs	r3, #7
 800149e:	9335      	str	r3, [sp, #212]	; 0xd4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014a0:	a931      	add	r1, sp, #196	; 0xc4
 80014a2:	4825      	ldr	r0, [pc, #148]	; (8001538 <HAL_UART_MspInit+0x434>)
 80014a4:	f000 fcd2 	bl	8001e4c <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 80014a8:	4824      	ldr	r0, [pc, #144]	; (800153c <HAL_UART_MspInit+0x438>)
 80014aa:	4b25      	ldr	r3, [pc, #148]	; (8001540 <HAL_UART_MspInit+0x43c>)
 80014ac:	6003      	str	r3, [r0, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 80014ae:	231c      	movs	r3, #28
 80014b0:	6043      	str	r3, [r0, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014b2:	6085      	str	r5, [r0, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014b4:	60c5      	str	r5, [r0, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80014b6:	2380      	movs	r3, #128	; 0x80
 80014b8:	6103      	str	r3, [r0, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014ba:	6145      	str	r5, [r0, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014bc:	6185      	str	r5, [r0, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80014be:	2320      	movs	r3, #32
 80014c0:	61c3      	str	r3, [r0, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80014c2:	6205      	str	r5, [r0, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80014c4:	f000 fb38 	bl	8001b38 <HAL_DMA_Init>
 80014c8:	bb18      	cbnz	r0, 8001512 <HAL_UART_MspInit+0x40e>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80014ca:	4b1c      	ldr	r3, [pc, #112]	; (800153c <HAL_UART_MspInit+0x438>)
 80014cc:	67e3      	str	r3, [r4, #124]	; 0x7c
 80014ce:	629c      	str	r4, [r3, #40]	; 0x28
    hdma_usart3_tx.Instance = DMA1_Channel4;
 80014d0:	481c      	ldr	r0, [pc, #112]	; (8001544 <HAL_UART_MspInit+0x440>)
 80014d2:	4b1d      	ldr	r3, [pc, #116]	; (8001548 <HAL_UART_MspInit+0x444>)
 80014d4:	6003      	str	r3, [r0, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 80014d6:	231d      	movs	r3, #29
 80014d8:	6043      	str	r3, [r0, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80014da:	2310      	movs	r3, #16
 80014dc:	6083      	str	r3, [r0, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014de:	2300      	movs	r3, #0
 80014e0:	60c3      	str	r3, [r0, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80014e2:	2280      	movs	r2, #128	; 0x80
 80014e4:	6102      	str	r2, [r0, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014e6:	6143      	str	r3, [r0, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014e8:	6183      	str	r3, [r0, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80014ea:	61c3      	str	r3, [r0, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80014ec:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80014ee:	f000 fb23 	bl	8001b38 <HAL_DMA_Init>
 80014f2:	b988      	cbnz	r0, 8001518 <HAL_UART_MspInit+0x414>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 80014f4:	4b13      	ldr	r3, [pc, #76]	; (8001544 <HAL_UART_MspInit+0x440>)
 80014f6:	67a3      	str	r3, [r4, #120]	; 0x78
 80014f8:	629c      	str	r4, [r3, #40]	; 0x28
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80014fa:	2200      	movs	r2, #0
 80014fc:	4611      	mov	r1, r2
 80014fe:	2027      	movs	r0, #39	; 0x27
 8001500:	f000 fa60 	bl	80019c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001504:	2027      	movs	r0, #39	; 0x27
 8001506:	f000 fa95 	bl	8001a34 <HAL_NVIC_EnableIRQ>
}
 800150a:	e618      	b.n	800113e <HAL_UART_MspInit+0x3a>
      Error_Handler();
 800150c:	f7ff fa66 	bl	80009dc <Error_Handler>
 8001510:	e7a9      	b.n	8001466 <HAL_UART_MspInit+0x362>
      Error_Handler();
 8001512:	f7ff fa63 	bl	80009dc <Error_Handler>
 8001516:	e7d8      	b.n	80014ca <HAL_UART_MspInit+0x3c6>
      Error_Handler();
 8001518:	f7ff fa60 	bl	80009dc <Error_Handler>
 800151c:	e7ea      	b.n	80014f4 <HAL_UART_MspInit+0x3f0>
 800151e:	bf00      	nop
 8001520:	40021000 	.word	0x40021000
 8001524:	48000c00 	.word	0x48000c00
 8001528:	200004b8 	.word	0x200004b8
 800152c:	40020080 	.word	0x40020080
 8001530:	20000458 	.word	0x20000458
 8001534:	40020408 	.word	0x40020408
 8001538:	48000800 	.word	0x48000800
 800153c:	20000518 	.word	0x20000518
 8001540:	40020030 	.word	0x40020030
 8001544:	20000578 	.word	0x20000578
 8001548:	40020044 	.word	0x40020044

0800154c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800154c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001584 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001550:	f7ff fcfc 	bl	8000f4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001554:	480c      	ldr	r0, [pc, #48]	; (8001588 <LoopForever+0x6>)
  ldr r1, =_edata
 8001556:	490d      	ldr	r1, [pc, #52]	; (800158c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001558:	4a0d      	ldr	r2, [pc, #52]	; (8001590 <LoopForever+0xe>)
  movs r3, #0
 800155a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800155c:	e002      	b.n	8001564 <LoopCopyDataInit>

0800155e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800155e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001560:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001562:	3304      	adds	r3, #4

08001564 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001564:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001566:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001568:	d3f9      	bcc.n	800155e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800156a:	4a0a      	ldr	r2, [pc, #40]	; (8001594 <LoopForever+0x12>)
  ldr r4, =_ebss
 800156c:	4c0a      	ldr	r4, [pc, #40]	; (8001598 <LoopForever+0x16>)
  movs r3, #0
 800156e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001570:	e001      	b.n	8001576 <LoopFillZerobss>

08001572 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001572:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001574:	3204      	adds	r2, #4

08001576 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001576:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001578:	d3fb      	bcc.n	8001572 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800157a:	f007 fcd9 	bl	8008f30 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800157e:	f7ff fa68 	bl	8000a52 <main>

08001582 <LoopForever>:

LoopForever:
    b LoopForever
 8001582:	e7fe      	b.n	8001582 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001584:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001588:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800158c:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8001590:	08009868 	.word	0x08009868
  ldr r2, =_sbss
 8001594:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8001598:	20002080 	.word	0x20002080

0800159c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800159c:	e7fe      	b.n	800159c <ADC1_IRQHandler>

0800159e <OSPI_Reset>:
*
* STEP 1: Load command struct
* STEP 2: Execute command
* *****************************************************************************************************/
void OSPI_Reset(OSPI_HandleTypeDef *hospi)
{
 800159e:	b500      	push	{lr}
 80015a0:	b095      	sub	sp, #84	; 0x54
    // STEP 1: Load command struct
    OSPI_RegularCmdTypeDef  sCommand;
    sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80015a2:	2300      	movs	r3, #0
 80015a4:	9300      	str	r3, [sp, #0]
    sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80015a6:	9301      	str	r3, [sp, #4]
    sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80015a8:	2201      	movs	r2, #1
 80015aa:	9203      	str	r2, [sp, #12]
    sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80015ac:	9304      	str	r3, [sp, #16]
    sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80015ae:	9305      	str	r3, [sp, #20]
    sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 80015b0:	9309      	str	r3, [sp, #36]	; 0x24
    sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 80015b2:	930b      	str	r3, [sp, #44]	; 0x2c
    sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 80015b4:	9310      	str	r3, [sp, #64]	; 0x40
    sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 80015b6:	9312      	str	r3, [sp, #72]	; 0x48
    sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80015b8:	9313      	str	r3, [sp, #76]	; 0x4c
    sCommand.Instruction        = MT29F_CMD_RESET;
 80015ba:	22ff      	movs	r2, #255	; 0xff
 80015bc:	9202      	str	r2, [sp, #8]
    sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 80015be:	9307      	str	r3, [sp, #28]
    sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 80015c0:	930e      	str	r3, [sp, #56]	; 0x38
    sCommand.NbData             = 0;
 80015c2:	930f      	str	r3, [sp, #60]	; 0x3c
    sCommand.DummyCycles        = 0;
 80015c4:	9311      	str	r3, [sp, #68]	; 0x44

    // STEP 2: Execute command
    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80015c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80015ca:	4669      	mov	r1, sp
 80015cc:	f001 fcd6 	bl	8002f7c <HAL_OSPI_Command>
 80015d0:	b910      	cbnz	r0, 80015d8 <OSPI_Reset+0x3a>
    {
        Error_Handler();
    }

} // END OF OSPI_Reset
 80015d2:	b015      	add	sp, #84	; 0x54
 80015d4:	f85d fb04 	ldr.w	pc, [sp], #4
        Error_Handler();
 80015d8:	f7ff fa00 	bl	80009dc <Error_Handler>
} // END OF OSPI_Reset
 80015dc:	e7f9      	b.n	80015d2 <OSPI_Reset+0x34>

080015de <OSPI_Get_Features>:
*
* STEP 1: Load command struct
* STEP 2: Execute command and get the response
* *****************************************************************************************************/
uint8_t OSPI_Get_Features(OSPI_HandleTypeDef *hospi)
{
 80015de:	b510      	push	{r4, lr}
 80015e0:	b096      	sub	sp, #88	; 0x58
 80015e2:	4604      	mov	r4, r0
    uint8_t StatusRegisterValue;

    // STEP 1: Load command struct
    OSPI_RegularCmdTypeDef  sCommand;
    sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80015e4:	2300      	movs	r3, #0
 80015e6:	9301      	str	r3, [sp, #4]
    sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80015e8:	9302      	str	r3, [sp, #8]
    sCommand.Instruction        = MT29F_CMD_GET_FEATURES;
 80015ea:	220f      	movs	r2, #15
 80015ec:	9203      	str	r2, [sp, #12]
    sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80015ee:	2201      	movs	r2, #1
 80015f0:	9204      	str	r2, [sp, #16]
    sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80015f2:	9305      	str	r3, [sp, #20]
    sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80015f4:	9306      	str	r3, [sp, #24]
    sCommand.Address            = MT29F_REG_STATUS;
 80015f6:	21c0      	movs	r1, #192	; 0xc0
 80015f8:	9107      	str	r1, [sp, #28]
    sCommand.AddressMode        = HAL_OSPI_ADDRESS_1_LINE;
 80015fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015fe:	9108      	str	r1, [sp, #32]
    sCommand.AddressSize        = HAL_OSPI_ADDRESS_8_BITS;
 8001600:	9309      	str	r3, [sp, #36]	; 0x24
    sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8001602:	930a      	str	r3, [sp, #40]	; 0x28
    sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001604:	930c      	str	r3, [sp, #48]	; 0x30
    sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8001606:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 800160a:	910f      	str	r1, [sp, #60]	; 0x3c
    sCommand.NbData             = 1;
 800160c:	9210      	str	r2, [sp, #64]	; 0x40
    sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 800160e:	9311      	str	r3, [sp, #68]	; 0x44
    sCommand.DummyCycles        = 0;
 8001610:	9312      	str	r3, [sp, #72]	; 0x48
    sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001612:	9313      	str	r3, [sp, #76]	; 0x4c
    sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001614:	9314      	str	r3, [sp, #80]	; 0x50

    // STEP 2: Execute command and get the response
    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001616:	f241 3288 	movw	r2, #5000	; 0x1388
 800161a:	a901      	add	r1, sp, #4
 800161c:	f001 fcae 	bl	8002f7c <HAL_OSPI_Command>
 8001620:	b958      	cbnz	r0, 800163a <OSPI_Get_Features+0x5c>
    {
        Error_Handler();
    }
    if (HAL_OSPI_Receive(hospi, &StatusRegisterValue, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001622:	f241 3288 	movw	r2, #5000	; 0x1388
 8001626:	f10d 0157 	add.w	r1, sp, #87	; 0x57
 800162a:	4620      	mov	r0, r4
 800162c:	f001 fd4f 	bl	80030ce <HAL_OSPI_Receive>
 8001630:	b930      	cbnz	r0, 8001640 <OSPI_Get_Features+0x62>
    {
        Error_Handler();
    }
    return(StatusRegisterValue);

} // END OF OSPI_Get_Features
 8001632:	f89d 0057 	ldrb.w	r0, [sp, #87]	; 0x57
 8001636:	b016      	add	sp, #88	; 0x58
 8001638:	bd10      	pop	{r4, pc}
        Error_Handler();
 800163a:	f7ff f9cf 	bl	80009dc <Error_Handler>
 800163e:	e7f0      	b.n	8001622 <OSPI_Get_Features+0x44>
        Error_Handler();
 8001640:	f7ff f9cc 	bl	80009dc <Error_Handler>
 8001644:	e7f5      	b.n	8001632 <OSPI_Get_Features+0x54>

08001646 <OSPI_WriteEnable>:
*
* STEP 1: Load command struct
* STEP 2: Execute command
* *****************************************************************************************************/
void OSPI_WriteEnable(OSPI_HandleTypeDef *hospi)
{
 8001646:	b500      	push	{lr}
 8001648:	b095      	sub	sp, #84	; 0x54
  OSPI_RegularCmdTypeDef  sCommand;

  // STEP 1: Load command struct
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 800164a:	2300      	movs	r3, #0
 800164c:	9300      	str	r3, [sp, #0]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 800164e:	9301      	str	r3, [sp, #4]
  sCommand.Instruction        = MT29F_CMD_WRITE_ENABLE;
 8001650:	2206      	movs	r2, #6
 8001652:	9202      	str	r2, [sp, #8]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001654:	2201      	movs	r2, #1
 8001656:	9203      	str	r2, [sp, #12]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001658:	9304      	str	r3, [sp, #16]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 800165a:	9305      	str	r3, [sp, #20]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 800165c:	9307      	str	r3, [sp, #28]
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 800165e:	930b      	str	r3, [sp, #44]	; 0x2c
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8001660:	930e      	str	r3, [sp, #56]	; 0x38
  sCommand.DummyCycles        = 0;
 8001662:	9311      	str	r3, [sp, #68]	; 0x44
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001664:	9312      	str	r3, [sp, #72]	; 0x48
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001666:	9313      	str	r3, [sp, #76]	; 0x4c

  // STEP 2: Execute command
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001668:	f241 3288 	movw	r2, #5000	; 0x1388
 800166c:	4669      	mov	r1, sp
 800166e:	f001 fc85 	bl	8002f7c <HAL_OSPI_Command>
 8001672:	b910      	cbnz	r0, 800167a <OSPI_WriteEnable+0x34>
//      Error_Handler();
//    }
//  } while((reg[0] & WRITE_ENABLE_MASK_VALUE) != WRITE_ENABLE_MATCH_VALUE);//when matches x02, we know write enable is ready


} // END OF OSPI_WriteEnable
 8001674:	b015      	add	sp, #84	; 0x54
 8001676:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800167a:	f7ff f9af 	bl	80009dc <Error_Handler>
} // END OF OSPI_WriteEnable
 800167e:	e7f9      	b.n	8001674 <OSPI_WriteEnable+0x2e>

08001680 <OSPI_Erase_Block>:

}


void OSPI_Erase_Block(OSPI_HandleTypeDef *hospi)//address needed
{
 8001680:	b500      	push	{lr}
 8001682:	b095      	sub	sp, #84	; 0x54
	  OSPI_RegularCmdTypeDef  sCommand;

	  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001684:	2300      	movs	r3, #0
 8001686:	9300      	str	r3, [sp, #0]
	  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001688:	9301      	str	r3, [sp, #4]
	  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 800168a:	2201      	movs	r2, #1
 800168c:	9203      	str	r2, [sp, #12]
	  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 800168e:	9304      	str	r3, [sp, #16]
	  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001690:	9305      	str	r3, [sp, #20]
	  sCommand.AddressSize        = HAL_OSPI_ADDRESS_32_BITS;
 8001692:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8001696:	9208      	str	r2, [sp, #32]
	  //sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
	  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8001698:	9309      	str	r3, [sp, #36]	; 0x24
	  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 800169a:	930b      	str	r3, [sp, #44]	; 0x2c
	  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 800169c:	9310      	str	r3, [sp, #64]	; 0x40
	  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 800169e:	9312      	str	r3, [sp, #72]	; 0x48
	  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80016a0:	9313      	str	r3, [sp, #76]	; 0x4c

	  sCommand.Instruction =  0xD8;
 80016a2:	22d8      	movs	r2, #216	; 0xd8
 80016a4:	9202      	str	r2, [sp, #8]
	  sCommand.AddressMode = HAL_OSPI_ADDRESS_1_LINE;
 80016a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80016aa:	9207      	str	r2, [sp, #28]
	  sCommand.Address     = ADDR;//address;
 80016ac:	4a08      	ldr	r2, [pc, #32]	; (80016d0 <OSPI_Erase_Block+0x50>)
 80016ae:	6812      	ldr	r2, [r2, #0]
 80016b0:	9206      	str	r2, [sp, #24]
	  sCommand.DataMode    = HAL_OSPI_DATA_NONE;
 80016b2:	930e      	str	r3, [sp, #56]	; 0x38
	  sCommand.DummyCycles = 0;
 80016b4:	9311      	str	r3, [sp, #68]	; 0x44


	  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80016b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80016ba:	4669      	mov	r1, sp
 80016bc:	f001 fc5e 	bl	8002f7c <HAL_OSPI_Command>
 80016c0:	b910      	cbnz	r0, 80016c8 <OSPI_Erase_Block+0x48>
        Error_Handler();

      }


}
 80016c2:	b015      	add	sp, #84	; 0x54
 80016c4:	f85d fb04 	ldr.w	pc, [sp], #4
        Error_Handler();
 80016c8:	f7ff f988 	bl	80009dc <Error_Handler>
}
 80016cc:	e7f9      	b.n	80016c2 <OSPI_Erase_Block+0x42>
 80016ce:	bf00      	nop
 80016d0:	20000818 	.word	0x20000818

080016d4 <OSPI_Program_Load>:
	   	 }

}

void OSPI_Program_Load(OSPI_HandleTypeDef *hospi)//address needed
{
 80016d4:	b510      	push	{r4, lr}
 80016d6:	b094      	sub	sp, #80	; 0x50
 80016d8:	4604      	mov	r4, r0
	 OSPI_RegularCmdTypeDef  sCommand;

	 sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80016da:	2300      	movs	r3, #0
 80016dc:	9300      	str	r3, [sp, #0]
	 sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80016de:	9301      	str	r3, [sp, #4]
	 sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80016e0:	2201      	movs	r2, #1
 80016e2:	9203      	str	r2, [sp, #12]
	 sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80016e4:	9304      	str	r3, [sp, #16]
	 sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80016e6:	9305      	str	r3, [sp, #20]
	 sCommand.AddressSize        = HAL_OSPI_ADDRESS_32_BITS;
 80016e8:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80016ec:	9208      	str	r2, [sp, #32]
	// sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
	 sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 80016ee:	9309      	str	r3, [sp, #36]	; 0x24
	 sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 80016f0:	930b      	str	r3, [sp, #44]	; 0x2c
	 sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 80016f2:	9310      	str	r3, [sp, #64]	; 0x40
	 sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 80016f4:	9312      	str	r3, [sp, #72]	; 0x48
	 sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80016f6:	9313      	str	r3, [sp, #76]	; 0x4c

	 sCommand.Instruction = 0x02;//PROGRAM_LOAD_X4;
 80016f8:	2202      	movs	r2, #2
 80016fa:	9202      	str	r2, [sp, #8]
	 sCommand.AddressMode = HAL_OSPI_ADDRESS_1_LINE;
 80016fc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001700:	9207      	str	r2, [sp, #28]
	 sCommand.Address     = ADDR;//0x00;
 8001702:	4a0f      	ldr	r2, [pc, #60]	; (8001740 <OSPI_Program_Load+0x6c>)
 8001704:	6812      	ldr	r2, [r2, #0]
 8001706:	9206      	str	r2, [sp, #24]
	 sCommand.DataMode    = HAL_OSPI_DATA_1_LINE;//HAL_OSPI_DATA_4_LINES;
 8001708:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800170c:	920e      	str	r2, [sp, #56]	; 0x38
	 sCommand.NbData      = sizeof(aTxBuffer); // Hab edit was: BUFFERSIZE;
 800170e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001712:	920f      	str	r2, [sp, #60]	; 0x3c
	 sCommand.DummyCycles = 0;
 8001714:	9311      	str	r3, [sp, #68]	; 0x44

	 if(HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001716:	f241 3288 	movw	r2, #5000	; 0x1388
 800171a:	4669      	mov	r1, sp
 800171c:	f001 fc2e 	bl	8002f7c <HAL_OSPI_Command>
 8001720:	b940      	cbnz	r0, 8001734 <OSPI_Program_Load+0x60>
	 {
	      Error_Handler();
	 }

	 if(HAL_OSPI_Transmit(hospi, aTxBuffer,HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001722:	f241 3288 	movw	r2, #5000	; 0x1388
 8001726:	4907      	ldr	r1, [pc, #28]	; (8001744 <OSPI_Program_Load+0x70>)
 8001728:	4620      	mov	r0, r4
 800172a:	f001 fc83 	bl	8003034 <HAL_OSPI_Transmit>
 800172e:	b920      	cbnz	r0, 800173a <OSPI_Program_Load+0x66>
	 {
	      Error_Handler();
	 }
}
 8001730:	b014      	add	sp, #80	; 0x50
 8001732:	bd10      	pop	{r4, pc}
	      Error_Handler();
 8001734:	f7ff f952 	bl	80009dc <Error_Handler>
 8001738:	e7f3      	b.n	8001722 <OSPI_Program_Load+0x4e>
	      Error_Handler();
 800173a:	f7ff f94f 	bl	80009dc <Error_Handler>
}
 800173e:	e7f7      	b.n	8001730 <OSPI_Program_Load+0x5c>
 8001740:	20000818 	.word	0x20000818
 8001744:	20001020 	.word	0x20001020

08001748 <OSPI_Program_Execute>:

void OSPI_Program_Execute(OSPI_HandleTypeDef *hospi)//address needed
{
 8001748:	b500      	push	{lr}
 800174a:	b095      	sub	sp, #84	; 0x54
	 	 OSPI_RegularCmdTypeDef  sCommand;

		 sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 800174c:	2300      	movs	r3, #0
 800174e:	9300      	str	r3, [sp, #0]
		 sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001750:	9301      	str	r3, [sp, #4]
		 sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001752:	2201      	movs	r2, #1
 8001754:	9203      	str	r2, [sp, #12]
		 sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001756:	9304      	str	r3, [sp, #16]
		 sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001758:	9305      	str	r3, [sp, #20]
		 sCommand.AddressSize        = HAL_OSPI_ADDRESS_32_BITS;
 800175a:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800175e:	9108      	str	r1, [sp, #32]
		// sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
		 sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8001760:	9309      	str	r3, [sp, #36]	; 0x24
		 sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001762:	930b      	str	r3, [sp, #44]	; 0x2c
		 sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8001764:	9310      	str	r3, [sp, #64]	; 0x40
		 sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001766:	9312      	str	r3, [sp, #72]	; 0x48
		 sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001768:	9313      	str	r3, [sp, #76]	; 0x4c

		 sCommand.Instruction = MT29F_CMD_PROGRAM_EXECUTE;
 800176a:	2110      	movs	r1, #16
 800176c:	9102      	str	r1, [sp, #8]
		 sCommand.AddressMode = HAL_OSPI_ADDRESS_1_LINE;
 800176e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001772:	9107      	str	r1, [sp, #28]
		 sCommand.Address     = ADDR;//0x00;
 8001774:	4908      	ldr	r1, [pc, #32]	; (8001798 <OSPI_Program_Execute+0x50>)
 8001776:	6809      	ldr	r1, [r1, #0]
 8001778:	9106      	str	r1, [sp, #24]
		 sCommand.DataMode    = HAL_OSPI_DATA_NONE;
 800177a:	930e      	str	r3, [sp, #56]	; 0x38
		 sCommand.NbData      = 1;
 800177c:	920f      	str	r2, [sp, #60]	; 0x3c
		 sCommand.DummyCycles = 0;
 800177e:	9311      	str	r3, [sp, #68]	; 0x44

		  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001780:	f241 3288 	movw	r2, #5000	; 0x1388
 8001784:	4669      	mov	r1, sp
 8001786:	f001 fbf9 	bl	8002f7c <HAL_OSPI_Command>
 800178a:	b910      	cbnz	r0, 8001792 <OSPI_Program_Execute+0x4a>
		  {
		      Error_Handler();

		  }
}
 800178c:	b015      	add	sp, #84	; 0x54
 800178e:	f85d fb04 	ldr.w	pc, [sp], #4
		      Error_Handler();
 8001792:	f7ff f923 	bl	80009dc <Error_Handler>
}
 8001796:	e7f9      	b.n	800178c <OSPI_Program_Execute+0x44>
 8001798:	20000818 	.word	0x20000818

0800179c <OSPI_Page_Read>:

void OSPI_Page_Read(OSPI_HandleTypeDef *hospi)//address needed
{
 800179c:	b500      	push	{lr}
 800179e:	b095      	sub	sp, #84	; 0x54
	 OSPI_RegularCmdTypeDef  sCommand;

	 	sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80017a0:	2300      	movs	r3, #0
 80017a2:	9300      	str	r3, [sp, #0]
	 	sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80017a4:	9301      	str	r3, [sp, #4]
	 	sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80017a6:	2201      	movs	r2, #1
 80017a8:	9203      	str	r2, [sp, #12]
	 	sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80017aa:	9304      	str	r3, [sp, #16]
	 	sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80017ac:	9305      	str	r3, [sp, #20]
	 	sCommand.AddressSize        = HAL_OSPI_ADDRESS_32_BITS;
 80017ae:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80017b2:	9208      	str	r2, [sp, #32]
		//sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
		sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 80017b4:	9309      	str	r3, [sp, #36]	; 0x24
		sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 80017b6:	930b      	str	r3, [sp, #44]	; 0x2c
		sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 80017b8:	9310      	str	r3, [sp, #64]	; 0x40
		sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 80017ba:	9312      	str	r3, [sp, #72]	; 0x48
		sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80017bc:	9313      	str	r3, [sp, #76]	; 0x4c

		sCommand.Instruction = MT29F_CMD_PAGE_READ;
 80017be:	2213      	movs	r2, #19
 80017c0:	9202      	str	r2, [sp, #8]
		sCommand.AddressMode = HAL_OSPI_ADDRESS_1_LINE;
 80017c2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017c6:	9207      	str	r2, [sp, #28]
		sCommand.Address     = ADDR;//0x00;
 80017c8:	4a08      	ldr	r2, [pc, #32]	; (80017ec <OSPI_Page_Read+0x50>)
 80017ca:	6812      	ldr	r2, [r2, #0]
 80017cc:	9206      	str	r2, [sp, #24]
		sCommand.DataMode    = HAL_OSPI_DATA_NONE;
 80017ce:	930e      	str	r3, [sp, #56]	; 0x38
		sCommand.NbData      = 0;
 80017d0:	930f      	str	r3, [sp, #60]	; 0x3c
		sCommand.DummyCycles = 0;
 80017d2:	9311      	str	r3, [sp, #68]	; 0x44

		 if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80017d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80017d8:	4669      	mov	r1, sp
 80017da:	f001 fbcf 	bl	8002f7c <HAL_OSPI_Command>
 80017de:	b910      	cbnz	r0, 80017e6 <OSPI_Page_Read+0x4a>
		{
			 Error_Handler();

		 }
}
 80017e0:	b015      	add	sp, #84	; 0x54
 80017e2:	f85d fb04 	ldr.w	pc, [sp], #4
			 Error_Handler();
 80017e6:	f7ff f8f9 	bl	80009dc <Error_Handler>
}
 80017ea:	e7f9      	b.n	80017e0 <OSPI_Page_Read+0x44>
 80017ec:	20000818 	.word	0x20000818

080017f0 <OSPI_Read_Cache_X4>:

void OSPI_Read_Cache_X4(OSPI_HandleTypeDef *hospi)//address needed
{
 80017f0:	b510      	push	{r4, lr}
 80017f2:	b094      	sub	sp, #80	; 0x50
 80017f4:	4604      	mov	r4, r0
	 OSPI_RegularCmdTypeDef  sCommand;

	  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80017f6:	2300      	movs	r3, #0
 80017f8:	9300      	str	r3, [sp, #0]
	  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80017fa:	9301      	str	r3, [sp, #4]
	  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80017fc:	2201      	movs	r2, #1
 80017fe:	9203      	str	r2, [sp, #12]
	  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001800:	9304      	str	r3, [sp, #16]
	  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001802:	9305      	str	r3, [sp, #20]
	  sCommand.AddressSize        = HAL_OSPI_ADDRESS_32_BITS;
 8001804:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8001808:	9208      	str	r2, [sp, #32]
	 // sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
	  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 800180a:	9309      	str	r3, [sp, #36]	; 0x24
	  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 800180c:	930b      	str	r3, [sp, #44]	; 0x2c
	  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 800180e:	9310      	str	r3, [sp, #64]	; 0x40
	  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001810:	9312      	str	r3, [sp, #72]	; 0x48
	  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001812:	9313      	str	r3, [sp, #76]	; 0x4c

      sCommand.Instruction = 0x0B;//READ_CACHE_X4;
 8001814:	230b      	movs	r3, #11
 8001816:	9302      	str	r3, [sp, #8]
      sCommand.AddressMode = HAL_OSPI_ADDRESS_1_LINE;
 8001818:	f44f 7380 	mov.w	r3, #256	; 0x100
 800181c:	9307      	str	r3, [sp, #28]
      sCommand.Address     = ADDR;//0x00;
 800181e:	4b0f      	ldr	r3, [pc, #60]	; (800185c <OSPI_Read_Cache_X4+0x6c>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	9306      	str	r3, [sp, #24]
      sCommand.DataMode    = HAL_OSPI_DATA_1_LINE;//HAL_OSPI_DATA_4_LINES;
 8001824:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001828:	930e      	str	r3, [sp, #56]	; 0x38
      sCommand.NbData      = BUFFERSIZE+1;
 800182a:	23f6      	movs	r3, #246	; 0xf6
 800182c:	930f      	str	r3, [sp, #60]	; 0x3c
      sCommand.DummyCycles = 8;//DUMMY_CLOCK_CYCLES_READ;
 800182e:	2308      	movs	r3, #8
 8001830:	9311      	str	r3, [sp, #68]	; 0x44

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001832:	f241 3288 	movw	r2, #5000	; 0x1388
 8001836:	4669      	mov	r1, sp
 8001838:	f001 fba0 	bl	8002f7c <HAL_OSPI_Command>
 800183c:	b940      	cbnz	r0, 8001850 <OSPI_Read_Cache_X4+0x60>
      {
        Error_Handler();
      }

      if (HAL_OSPI_Receive(hospi, aRxBuffer, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800183e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001842:	4907      	ldr	r1, [pc, #28]	; (8001860 <OSPI_Read_Cache_X4+0x70>)
 8001844:	4620      	mov	r0, r4
 8001846:	f001 fc42 	bl	80030ce <HAL_OSPI_Receive>
 800184a:	b920      	cbnz	r0, 8001856 <OSPI_Read_Cache_X4+0x66>
        Error_Handler();
      }
//      printf("%s",aRxBuffer);


}
 800184c:	b014      	add	sp, #80	; 0x50
 800184e:	bd10      	pop	{r4, pc}
        Error_Handler();
 8001850:	f7ff f8c4 	bl	80009dc <Error_Handler>
 8001854:	e7f3      	b.n	800183e <OSPI_Read_Cache_X4+0x4e>
        Error_Handler();
 8001856:	f7ff f8c1 	bl	80009dc <Error_Handler>
}
 800185a:	e7f7      	b.n	800184c <OSPI_Read_Cache_X4+0x5c>
 800185c:	20000818 	.word	0x20000818
 8001860:	20000820 	.word	0x20000820

08001864 <readWriteCompare>:
    HAL_GPIO_WritePin(FLASH_CS_GPIO_Port, FLASH_CS_Pin, GPIO_PIN_RESET);
}


bool readWriteCompare(void)
{
 8001864:	b508      	push	{r3, lr}
    if (strncmp((char *)aRxBuffer, (char *)aTxBuffer, sizeof(aTxBuffer)) == 0)
 8001866:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800186a:	4904      	ldr	r1, [pc, #16]	; (800187c <readWriteCompare+0x18>)
 800186c:	4804      	ldr	r0, [pc, #16]	; (8001880 <readWriteCompare+0x1c>)
 800186e:	f007 fadd 	bl	8008e2c <strncmp>
 8001872:	b908      	cbnz	r0, 8001878 <readWriteCompare+0x14>
        return(true);
 8001874:	2001      	movs	r0, #1
    else
        return(false);
}
 8001876:	bd08      	pop	{r3, pc}
        return(false);
 8001878:	2000      	movs	r0, #0
 800187a:	e7fc      	b.n	8001876 <readWriteCompare+0x12>
 800187c:	20001020 	.word	0x20001020
 8001880:	20000820 	.word	0x20000820

08001884 <prepareForCompare>:

    prepareForCompare();
}

void prepareForCompare(void)
{
 8001884:	b508      	push	{r3, lr}
    memset(aRxBuffer, 0x00, sizeof(aRxBuffer));
 8001886:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800188a:	2100      	movs	r1, #0
 800188c:	4801      	ldr	r0, [pc, #4]	; (8001894 <prepareForCompare+0x10>)
 800188e:	f007 fac5 	bl	8008e1c <memset>
}
 8001892:	bd08      	pop	{r3, pc}
 8001894:	20000820 	.word	0x20000820

08001898 <initTest>:
{
 8001898:	b508      	push	{r3, lr}
    ReadWriteCount = 65530;
 800189a:	4b0e      	ldr	r3, [pc, #56]	; (80018d4 <initTest+0x3c>)
 800189c:	f64f 72fa 	movw	r2, #65530	; 0xfffa
 80018a0:	601a      	str	r2, [r3, #0]
    ADDR = 2048 * ReadWriteCount;
 80018a2:	4b0d      	ldr	r3, [pc, #52]	; (80018d8 <initTest+0x40>)
 80018a4:	4a0d      	ldr	r2, [pc, #52]	; (80018dc <initTest+0x44>)
 80018a6:	601a      	str	r2, [r3, #0]
    memset(aTxBuffer, 0x00, sizeof(aTxBuffer));
 80018a8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80018ac:	2100      	movs	r1, #0
 80018ae:	480c      	ldr	r0, [pc, #48]	; (80018e0 <initTest+0x48>)
 80018b0:	f007 fab4 	bl	8008e1c <memset>
    for (uint16_t Index = 0; Index < (sizeof(aTxBuffer) - 8); Index++)
 80018b4:	2300      	movs	r3, #0
    uint8_t Value = 0;
 80018b6:	461a      	mov	r2, r3
    for (uint16_t Index = 0; Index < (sizeof(aTxBuffer) - 8); Index++)
 80018b8:	e005      	b.n	80018c6 <initTest+0x2e>
        aTxBuffer[Index] = Value;
 80018ba:	4909      	ldr	r1, [pc, #36]	; (80018e0 <initTest+0x48>)
 80018bc:	54ca      	strb	r2, [r1, r3]
        Value++;
 80018be:	3201      	adds	r2, #1
 80018c0:	b2d2      	uxtb	r2, r2
    for (uint16_t Index = 0; Index < (sizeof(aTxBuffer) - 8); Index++)
 80018c2:	3301      	adds	r3, #1
 80018c4:	b29b      	uxth	r3, r3
 80018c6:	f5b3 6fff 	cmp.w	r3, #2040	; 0x7f8
 80018ca:	d3f6      	bcc.n	80018ba <initTest+0x22>
    prepareForCompare();
 80018cc:	f7ff ffda 	bl	8001884 <prepareForCompare>
}
 80018d0:	bd08      	pop	{r3, pc}
 80018d2:	bf00      	nop
 80018d4:	2000081c 	.word	0x2000081c
 80018d8:	20000818 	.word	0x20000818
 80018dc:	07ffd000 	.word	0x07ffd000
 80018e0:	20001020 	.word	0x20001020

080018e4 <HAL_InitTick>:
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80018e4:	4b10      	ldr	r3, [pc, #64]	; (8001928 <HAL_InitTick+0x44>)
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	b90b      	cbnz	r3, 80018ee <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 80018ea:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 80018ec:	4770      	bx	lr
{
 80018ee:	b510      	push	{r4, lr}
 80018f0:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80018f2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80018f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80018fa:	4a0c      	ldr	r2, [pc, #48]	; (800192c <HAL_InitTick+0x48>)
 80018fc:	6810      	ldr	r0, [r2, #0]
 80018fe:	fbb0 f0f3 	udiv	r0, r0, r3
 8001902:	f000 f8a5 	bl	8001a50 <HAL_SYSTICK_Config>
 8001906:	b968      	cbnz	r0, 8001924 <HAL_InitTick+0x40>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001908:	2c0f      	cmp	r4, #15
 800190a:	d901      	bls.n	8001910 <HAL_InitTick+0x2c>
        status = HAL_ERROR;
 800190c:	2001      	movs	r0, #1
 800190e:	e00a      	b.n	8001926 <HAL_InitTick+0x42>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001910:	2200      	movs	r2, #0
 8001912:	4621      	mov	r1, r4
 8001914:	f04f 30ff 	mov.w	r0, #4294967295
 8001918:	f000 f854 	bl	80019c4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800191c:	4b04      	ldr	r3, [pc, #16]	; (8001930 <HAL_InitTick+0x4c>)
 800191e:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 8001920:	2000      	movs	r0, #0
 8001922:	e000      	b.n	8001926 <HAL_InitTick+0x42>
      status = HAL_ERROR;
 8001924:	2001      	movs	r0, #1
}
 8001926:	bd10      	pop	{r4, pc}
 8001928:	20000004 	.word	0x20000004
 800192c:	20000000 	.word	0x20000000
 8001930:	20000008 	.word	0x20000008

08001934 <HAL_Init>:
{
 8001934:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001936:	2003      	movs	r0, #3
 8001938:	f000 f832 	bl	80019a0 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800193c:	200f      	movs	r0, #15
 800193e:	f7ff ffd1 	bl	80018e4 <HAL_InitTick>
 8001942:	b110      	cbz	r0, 800194a <HAL_Init+0x16>
    status = HAL_ERROR;
 8001944:	2401      	movs	r4, #1
}
 8001946:	4620      	mov	r0, r4
 8001948:	bd10      	pop	{r4, pc}
 800194a:	4604      	mov	r4, r0
    HAL_MspInit();
 800194c:	f7ff fa0a 	bl	8000d64 <HAL_MspInit>
 8001950:	e7f9      	b.n	8001946 <HAL_Init+0x12>
	...

08001954 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8001954:	4b03      	ldr	r3, [pc, #12]	; (8001964 <HAL_IncTick+0x10>)
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	4a03      	ldr	r2, [pc, #12]	; (8001968 <HAL_IncTick+0x14>)
 800195a:	6811      	ldr	r1, [r2, #0]
 800195c:	440b      	add	r3, r1
 800195e:	6013      	str	r3, [r2, #0]
}
 8001960:	4770      	bx	lr
 8001962:	bf00      	nop
 8001964:	20000004 	.word	0x20000004
 8001968:	20001820 	.word	0x20001820

0800196c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800196c:	4b01      	ldr	r3, [pc, #4]	; (8001974 <HAL_GetTick+0x8>)
 800196e:	6818      	ldr	r0, [r3, #0]
}
 8001970:	4770      	bx	lr
 8001972:	bf00      	nop
 8001974:	20001820 	.word	0x20001820

08001978 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001978:	b538      	push	{r3, r4, r5, lr}
 800197a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800197c:	f7ff fff6 	bl	800196c <HAL_GetTick>
 8001980:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001982:	f1b4 3fff 	cmp.w	r4, #4294967295
 8001986:	d002      	beq.n	800198e <HAL_Delay+0x16>
  {
    wait += (uint32_t)uwTickFreq;
 8001988:	4b04      	ldr	r3, [pc, #16]	; (800199c <HAL_Delay+0x24>)
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800198e:	f7ff ffed 	bl	800196c <HAL_GetTick>
 8001992:	1b40      	subs	r0, r0, r5
 8001994:	42a0      	cmp	r0, r4
 8001996:	d3fa      	bcc.n	800198e <HAL_Delay+0x16>
  {
  }
}
 8001998:	bd38      	pop	{r3, r4, r5, pc}
 800199a:	bf00      	nop
 800199c:	20000004 	.word	0x20000004

080019a0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019a0:	4a07      	ldr	r2, [pc, #28]	; (80019c0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80019a2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019a4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80019a8:	041b      	lsls	r3, r3, #16
 80019aa:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019ac:	0200      	lsls	r0, r0, #8
 80019ae:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019b2:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 80019b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80019b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80019bc:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80019be:	4770      	bx	lr
 80019c0:	e000ed00 	.word	0xe000ed00

080019c4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019c4:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019c6:	4b19      	ldr	r3, [pc, #100]	; (8001a2c <HAL_NVIC_SetPriority+0x68>)
 80019c8:	68db      	ldr	r3, [r3, #12]
 80019ca:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019ce:	f1c3 0c07 	rsb	ip, r3, #7
 80019d2:	f1bc 0f04 	cmp.w	ip, #4
 80019d6:	bf28      	it	cs
 80019d8:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019dc:	f103 0e04 	add.w	lr, r3, #4
 80019e0:	f1be 0f06 	cmp.w	lr, #6
 80019e4:	d918      	bls.n	8001a18 <HAL_NVIC_SetPriority+0x54>
 80019e6:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019e8:	f04f 3eff 	mov.w	lr, #4294967295
 80019ec:	fa0e fc0c 	lsl.w	ip, lr, ip
 80019f0:	ea21 010c 	bic.w	r1, r1, ip
 80019f4:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019f6:	fa0e fe03 	lsl.w	lr, lr, r3
 80019fa:	ea22 020e 	bic.w	r2, r2, lr
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019fe:	430a      	orrs	r2, r1
  if ((int32_t)(IRQn) >= 0)
 8001a00:	2800      	cmp	r0, #0
 8001a02:	db0b      	blt.n	8001a1c <HAL_NVIC_SetPriority+0x58>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a04:	0112      	lsls	r2, r2, #4
 8001a06:	b2d2      	uxtb	r2, r2
 8001a08:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8001a0c:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8001a10:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001a14:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a18:	2300      	movs	r3, #0
 8001a1a:	e7e5      	b.n	80019e8 <HAL_NVIC_SetPriority+0x24>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a1c:	f000 000f 	and.w	r0, r0, #15
 8001a20:	0112      	lsls	r2, r2, #4
 8001a22:	b2d2      	uxtb	r2, r2
 8001a24:	4b02      	ldr	r3, [pc, #8]	; (8001a30 <HAL_NVIC_SetPriority+0x6c>)
 8001a26:	541a      	strb	r2, [r3, r0]
 8001a28:	e7f4      	b.n	8001a14 <HAL_NVIC_SetPriority+0x50>
 8001a2a:	bf00      	nop
 8001a2c:	e000ed00 	.word	0xe000ed00
 8001a30:	e000ed14 	.word	0xe000ed14

08001a34 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001a34:	2800      	cmp	r0, #0
 8001a36:	db07      	blt.n	8001a48 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a38:	f000 021f 	and.w	r2, r0, #31
 8001a3c:	0940      	lsrs	r0, r0, #5
 8001a3e:	2301      	movs	r3, #1
 8001a40:	4093      	lsls	r3, r2
 8001a42:	4a02      	ldr	r2, [pc, #8]	; (8001a4c <HAL_NVIC_EnableIRQ+0x18>)
 8001a44:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001a48:	4770      	bx	lr
 8001a4a:	bf00      	nop
 8001a4c:	e000e100 	.word	0xe000e100

08001a50 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a50:	3801      	subs	r0, #1
 8001a52:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001a56:	d20b      	bcs.n	8001a70 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a58:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8001a5c:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a5e:	4a05      	ldr	r2, [pc, #20]	; (8001a74 <HAL_SYSTICK_Config+0x24>)
 8001a60:	21f0      	movs	r1, #240	; 0xf0
 8001a62:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a66:	2000      	movs	r0, #0
 8001a68:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a6a:	2207      	movs	r2, #7
 8001a6c:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a6e:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001a70:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001a72:	4770      	bx	lr
 8001a74:	e000ed00 	.word	0xe000ed00

08001a78 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a78:	b430      	push	{r4, r5}
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001a7a:	6cc4      	ldr	r4, [r0, #76]	; 0x4c
 8001a7c:	6d05      	ldr	r5, [r0, #80]	; 0x50
 8001a7e:	6065      	str	r5, [r4, #4]

  if(hdma->DMAmuxRequestGen != 0U)
 8001a80:	6d44      	ldr	r4, [r0, #84]	; 0x54
 8001a82:	b114      	cbz	r4, 8001a8a <DMA_SetConfig+0x12>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001a84:	6d84      	ldr	r4, [r0, #88]	; 0x58
 8001a86:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 8001a88:	6065      	str	r5, [r4, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001a8a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001a8c:	f004 0c1c 	and.w	ip, r4, #28
 8001a90:	2401      	movs	r4, #1
 8001a92:	fa04 f40c 	lsl.w	r4, r4, ip
 8001a96:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8001a98:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001a9a:	6804      	ldr	r4, [r0, #0]
 8001a9c:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001a9e:	6883      	ldr	r3, [r0, #8]
 8001aa0:	2b10      	cmp	r3, #16
 8001aa2:	d005      	beq.n	8001ab0 <DMA_SetConfig+0x38>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8001aa4:	6803      	ldr	r3, [r0, #0]
 8001aa6:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8001aa8:	6803      	ldr	r3, [r0, #0]
 8001aaa:	60da      	str	r2, [r3, #12]
  }
}
 8001aac:	bc30      	pop	{r4, r5}
 8001aae:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8001ab0:	6803      	ldr	r3, [r0, #0]
 8001ab2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001ab4:	6803      	ldr	r3, [r0, #0]
 8001ab6:	60d9      	str	r1, [r3, #12]
 8001ab8:	e7f8      	b.n	8001aac <DMA_SetConfig+0x34>
	...

08001abc <DMA_CalcDMAMUXChannelBaseAndMask>:
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001abc:	6803      	ldr	r3, [r0, #0]
 8001abe:	4a10      	ldr	r2, [pc, #64]	; (8001b00 <DMA_CalcDMAMUXChannelBaseAndMask+0x44>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	d815      	bhi.n	8001af0 <DMA_CalcDMAMUXChannelBaseAndMask+0x34>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8001ac4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8001ac6:	f022 0203 	bic.w	r2, r2, #3
 8001aca:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8001ace:	f502 3202 	add.w	r2, r2, #133120	; 0x20800
 8001ad2:	6482      	str	r2, [r0, #72]	; 0x48
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001ad4:	b2db      	uxtb	r3, r3
 8001ad6:	3b08      	subs	r3, #8
 8001ad8:	4a0a      	ldr	r2, [pc, #40]	; (8001b04 <DMA_CalcDMAMUXChannelBaseAndMask+0x48>)
 8001ada:	fba2 2303 	umull	r2, r3, r2, r3
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001ade:	4a0a      	ldr	r2, [pc, #40]	; (8001b08 <DMA_CalcDMAMUXChannelBaseAndMask+0x4c>)
 8001ae0:	64c2      	str	r2, [r0, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001ae2:	f3c3 1304 	ubfx	r3, r3, #4, #5
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aec:	6503      	str	r3, [r0, #80]	; 0x50
}
 8001aee:	4770      	bx	lr
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8001af0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8001af2:	f022 0103 	bic.w	r1, r2, #3
 8001af6:	4a05      	ldr	r2, [pc, #20]	; (8001b0c <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8001af8:	440a      	add	r2, r1
 8001afa:	6482      	str	r2, [r0, #72]	; 0x48
 8001afc:	e7ea      	b.n	8001ad4 <DMA_CalcDMAMUXChannelBaseAndMask+0x18>
 8001afe:	bf00      	nop
 8001b00:	40020407 	.word	0x40020407
 8001b04:	cccccccd 	.word	0xcccccccd
 8001b08:	40020880 	.word	0x40020880
 8001b0c:	4002081c 	.word	0x4002081c

08001b10 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001b10:	7903      	ldrb	r3, [r0, #4]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001b12:	4a07      	ldr	r2, [pc, #28]	; (8001b30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x20>)
 8001b14:	441a      	add	r2, r3
 8001b16:	0092      	lsls	r2, r2, #2
 8001b18:	6542      	str	r2, [r0, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001b1a:	4a06      	ldr	r2, [pc, #24]	; (8001b34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x24>)
 8001b1c:	6582      	str	r2, [r0, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001b1e:	3b01      	subs	r3, #1
 8001b20:	f003 0303 	and.w	r3, r3, #3
 8001b24:	2201      	movs	r2, #1
 8001b26:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2a:	65c3      	str	r3, [r0, #92]	; 0x5c
}
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	1000823f 	.word	0x1000823f
 8001b34:	40020940 	.word	0x40020940

08001b38 <HAL_DMA_Init>:
  if(hdma == NULL)
 8001b38:	2800      	cmp	r0, #0
 8001b3a:	d05b      	beq.n	8001bf4 <HAL_DMA_Init+0xbc>
{
 8001b3c:	b510      	push	{r4, lr}
 8001b3e:	4604      	mov	r4, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001b40:	6801      	ldr	r1, [r0, #0]
 8001b42:	4b2d      	ldr	r3, [pc, #180]	; (8001bf8 <HAL_DMA_Init+0xc0>)
 8001b44:	4299      	cmp	r1, r3
 8001b46:	d83d      	bhi.n	8001bc4 <HAL_DMA_Init+0x8c>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001b48:	4b2c      	ldr	r3, [pc, #176]	; (8001bfc <HAL_DMA_Init+0xc4>)
 8001b4a:	440b      	add	r3, r1
 8001b4c:	4a2c      	ldr	r2, [pc, #176]	; (8001c00 <HAL_DMA_Init+0xc8>)
 8001b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b52:	091b      	lsrs	r3, r3, #4
 8001b54:	009b      	lsls	r3, r3, #2
 8001b56:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8001b58:	4b2a      	ldr	r3, [pc, #168]	; (8001c04 <HAL_DMA_Init+0xcc>)
 8001b5a:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 8001b5c:	2302      	movs	r3, #2
 8001b5e:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  tmp = hdma->Instance->CCR;
 8001b62:	680a      	ldr	r2, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001b64:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 8001b68:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmp |=  hdma->Init.Direction        |
 8001b6c:	68a3      	ldr	r3, [r4, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b6e:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Direction        |
 8001b70:	4303      	orrs	r3, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b72:	6920      	ldr	r0, [r4, #16]
 8001b74:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b76:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b78:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b7a:	69a0      	ldr	r0, [r4, #24]
 8001b7c:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b7e:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b80:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b82:	6a20      	ldr	r0, [r4, #32]
 8001b84:	4303      	orrs	r3, r0
  tmp |=  hdma->Init.Direction        |
 8001b86:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;
 8001b88:	600b      	str	r3, [r1, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001b8a:	4620      	mov	r0, r4
 8001b8c:	f7ff ff96 	bl	8001abc <DMA_CalcDMAMUXChannelBaseAndMask>
  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001b90:	68a3      	ldr	r3, [r4, #8]
 8001b92:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001b96:	d020      	beq.n	8001bda <HAL_DMA_Init+0xa2>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001b98:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001b9a:	7922      	ldrb	r2, [r4, #4]
 8001b9c:	601a      	str	r2, [r3, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001b9e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001ba0:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001ba2:	605a      	str	r2, [r3, #4]
  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001ba4:	6863      	ldr	r3, [r4, #4]
 8001ba6:	3b01      	subs	r3, #1
 8001ba8:	2b03      	cmp	r3, #3
 8001baa:	d919      	bls.n	8001be0 <HAL_DMA_Init+0xa8>
    hdma->DMAmuxRequestGen = 0U;
 8001bac:	2300      	movs	r3, #0
 8001bae:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001bb0:	65a3      	str	r3, [r4, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001bb2:	65e3      	str	r3, [r4, #92]	; 0x5c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bb4:	2000      	movs	r0, #0
 8001bb6:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_READY;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  hdma->Lock = HAL_UNLOCKED;
 8001bbe:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
}
 8001bc2:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001bc4:	4b10      	ldr	r3, [pc, #64]	; (8001c08 <HAL_DMA_Init+0xd0>)
 8001bc6:	440b      	add	r3, r1
 8001bc8:	4a0d      	ldr	r2, [pc, #52]	; (8001c00 <HAL_DMA_Init+0xc8>)
 8001bca:	fba2 2303 	umull	r2, r3, r2, r3
 8001bce:	091b      	lsrs	r3, r3, #4
 8001bd0:	009b      	lsls	r3, r3, #2
 8001bd2:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8001bd4:	4b0d      	ldr	r3, [pc, #52]	; (8001c0c <HAL_DMA_Init+0xd4>)
 8001bd6:	6403      	str	r3, [r0, #64]	; 0x40
 8001bd8:	e7c0      	b.n	8001b5c <HAL_DMA_Init+0x24>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	6063      	str	r3, [r4, #4]
 8001bde:	e7db      	b.n	8001b98 <HAL_DMA_Init+0x60>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001be0:	4620      	mov	r0, r4
 8001be2:	f7ff ff95 	bl	8001b10 <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001be6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001be8:	2200      	movs	r2, #0
 8001bea:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001bec:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001bee:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001bf0:	605a      	str	r2, [r3, #4]
 8001bf2:	e7df      	b.n	8001bb4 <HAL_DMA_Init+0x7c>
    return HAL_ERROR;
 8001bf4:	2001      	movs	r0, #1
}
 8001bf6:	4770      	bx	lr
 8001bf8:	40020407 	.word	0x40020407
 8001bfc:	bffdfff8 	.word	0xbffdfff8
 8001c00:	cccccccd 	.word	0xcccccccd
 8001c04:	40020000 	.word	0x40020000
 8001c08:	bffdfbf8 	.word	0xbffdfbf8
 8001c0c:	40020400 	.word	0x40020400

08001c10 <HAL_DMA_Start_IT>:
{
 8001c10:	b538      	push	{r3, r4, r5, lr}
 8001c12:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8001c14:	f890 0024 	ldrb.w	r0, [r0, #36]	; 0x24
 8001c18:	2801      	cmp	r0, #1
 8001c1a:	d041      	beq.n	8001ca0 <HAL_DMA_Start_IT+0x90>
 8001c1c:	2001      	movs	r0, #1
 8001c1e:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
  if(HAL_DMA_STATE_READY == hdma->State)
 8001c22:	f894 0025 	ldrb.w	r0, [r4, #37]	; 0x25
 8001c26:	b2c0      	uxtb	r0, r0
 8001c28:	2801      	cmp	r0, #1
 8001c2a:	d004      	beq.n	8001c36 <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma);
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    status = HAL_BUSY;
 8001c32:	2002      	movs	r0, #2
}
 8001c34:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c36:	2002      	movs	r0, #2
 8001c38:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c3c:	2000      	movs	r0, #0
 8001c3e:	63e0      	str	r0, [r4, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 8001c40:	6825      	ldr	r5, [r4, #0]
 8001c42:	6828      	ldr	r0, [r5, #0]
 8001c44:	f020 0001 	bic.w	r0, r0, #1
 8001c48:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001c4a:	4620      	mov	r0, r4
 8001c4c:	f7ff ff14 	bl	8001a78 <DMA_SetConfig>
    if(NULL != hdma->XferHalfCpltCallback )
 8001c50:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001c52:	b1d3      	cbz	r3, 8001c8a <HAL_DMA_Start_IT+0x7a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c54:	6822      	ldr	r2, [r4, #0]
 8001c56:	6813      	ldr	r3, [r2, #0]
 8001c58:	f043 030e 	orr.w	r3, r3, #14
 8001c5c:	6013      	str	r3, [r2, #0]
    if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001c5e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001c60:	681a      	ldr	r2, [r3, #0]
 8001c62:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8001c66:	d003      	beq.n	8001c70 <HAL_DMA_Start_IT+0x60>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001c6e:	601a      	str	r2, [r3, #0]
    if(hdma->DMAmuxRequestGen != 0U)
 8001c70:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001c72:	b11b      	cbz	r3, 8001c7c <HAL_DMA_Start_IT+0x6c>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001c74:	681a      	ldr	r2, [r3, #0]
 8001c76:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001c7a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8001c7c:	6822      	ldr	r2, [r4, #0]
 8001c7e:	6813      	ldr	r3, [r2, #0]
 8001c80:	f043 0301 	orr.w	r3, r3, #1
 8001c84:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c86:	2000      	movs	r0, #0
 8001c88:	e7d4      	b.n	8001c34 <HAL_DMA_Start_IT+0x24>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c8a:	6822      	ldr	r2, [r4, #0]
 8001c8c:	6813      	ldr	r3, [r2, #0]
 8001c8e:	f023 0304 	bic.w	r3, r3, #4
 8001c92:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001c94:	6822      	ldr	r2, [r4, #0]
 8001c96:	6813      	ldr	r3, [r2, #0]
 8001c98:	f043 030a 	orr.w	r3, r3, #10
 8001c9c:	6013      	str	r3, [r2, #0]
 8001c9e:	e7de      	b.n	8001c5e <HAL_DMA_Start_IT+0x4e>
  __HAL_LOCK(hdma);
 8001ca0:	2002      	movs	r0, #2
 8001ca2:	e7c7      	b.n	8001c34 <HAL_DMA_Start_IT+0x24>

08001ca4 <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ca4:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 8001ca8:	b2db      	uxtb	r3, r3
 8001caa:	2b02      	cmp	r3, #2
 8001cac:	d006      	beq.n	8001cbc <HAL_DMA_Abort+0x18>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001cae:	2304      	movs	r3, #4
 8001cb0:	63c3      	str	r3, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    return HAL_ERROR;
 8001cb8:	2001      	movs	r0, #1
 8001cba:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001cbc:	6802      	ldr	r2, [r0, #0]
 8001cbe:	6813      	ldr	r3, [r2, #0]
 8001cc0:	f023 030e 	bic.w	r3, r3, #14
 8001cc4:	6013      	str	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001cc6:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8001cc8:	6813      	ldr	r3, [r2, #0]
 8001cca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001cce:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8001cd0:	6802      	ldr	r2, [r0, #0]
 8001cd2:	6813      	ldr	r3, [r2, #0]
 8001cd4:	f023 0301 	bic.w	r3, r3, #1
 8001cd8:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001cda:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001cdc:	f003 021c 	and.w	r2, r3, #28
 8001ce0:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	4093      	lsls	r3, r2
 8001ce6:	604b      	str	r3, [r1, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001ce8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8001cea:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8001cec:	605a      	str	r2, [r3, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8001cee:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8001cf0:	b133      	cbz	r3, 8001d00 <HAL_DMA_Abort+0x5c>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001cf2:	681a      	ldr	r2, [r3, #0]
 8001cf4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001cf8:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001cfa:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8001cfc:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8001cfe:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001d00:	2301      	movs	r3, #1
 8001d02:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8001d06:	2300      	movs	r3, #0
 8001d08:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    return status;
 8001d0c:	4618      	mov	r0, r3
}
 8001d0e:	4770      	bx	lr

08001d10 <HAL_DMA_Abort_IT>:
{
 8001d10:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001d12:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 8001d16:	b2db      	uxtb	r3, r3
 8001d18:	2b02      	cmp	r3, #2
 8001d1a:	d003      	beq.n	8001d24 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d1c:	2304      	movs	r3, #4
 8001d1e:	63c3      	str	r3, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 8001d20:	2001      	movs	r0, #1
}
 8001d22:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d24:	6802      	ldr	r2, [r0, #0]
 8001d26:	6813      	ldr	r3, [r2, #0]
 8001d28:	f023 030e 	bic.w	r3, r3, #14
 8001d2c:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8001d2e:	6802      	ldr	r2, [r0, #0]
 8001d30:	6813      	ldr	r3, [r2, #0]
 8001d32:	f023 0301 	bic.w	r3, r3, #1
 8001d36:	6013      	str	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001d38:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8001d3a:	6813      	ldr	r3, [r2, #0]
 8001d3c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001d40:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001d42:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001d44:	f003 021c 	and.w	r2, r3, #28
 8001d48:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	4093      	lsls	r3, r2
 8001d4e:	604b      	str	r3, [r1, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001d50:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8001d52:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8001d54:	605a      	str	r2, [r3, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8001d56:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8001d58:	b133      	cbz	r3, 8001d68 <HAL_DMA_Abort_IT+0x58>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001d60:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001d62:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8001d64:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8001d66:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8001d6e:	2300      	movs	r3, #0
 8001d70:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if(hdma->XferAbortCallback != NULL)
 8001d74:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8001d76:	b113      	cbz	r3, 8001d7e <HAL_DMA_Abort_IT+0x6e>
      hdma->XferAbortCallback(hdma);
 8001d78:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001d7a:	2000      	movs	r0, #0
 8001d7c:	e7d1      	b.n	8001d22 <HAL_DMA_Abort_IT+0x12>
 8001d7e:	2000      	movs	r0, #0
 8001d80:	e7cf      	b.n	8001d22 <HAL_DMA_Abort_IT+0x12>

08001d82 <HAL_DMA_IRQHandler>:
{
 8001d82:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001d84:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001d86:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001d88:	6804      	ldr	r4, [r0, #0]
 8001d8a:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001d8c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001d8e:	f003 031c 	and.w	r3, r3, #28
 8001d92:	2204      	movs	r2, #4
 8001d94:	409a      	lsls	r2, r3
 8001d96:	420a      	tst	r2, r1
 8001d98:	d015      	beq.n	8001dc6 <HAL_DMA_IRQHandler+0x44>
 8001d9a:	f015 0f04 	tst.w	r5, #4
 8001d9e:	d012      	beq.n	8001dc6 <HAL_DMA_IRQHandler+0x44>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001da0:	6823      	ldr	r3, [r4, #0]
 8001da2:	f013 0f20 	tst.w	r3, #32
 8001da6:	d103      	bne.n	8001db0 <HAL_DMA_IRQHandler+0x2e>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001da8:	6823      	ldr	r3, [r4, #0]
 8001daa:	f023 0304 	bic.w	r3, r3, #4
 8001dae:	6023      	str	r3, [r4, #0]
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001db0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001db2:	f003 021c 	and.w	r2, r3, #28
 8001db6:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001db8:	2304      	movs	r3, #4
 8001dba:	4093      	lsls	r3, r2
 8001dbc:	604b      	str	r3, [r1, #4]
      if(hdma->XferHalfCpltCallback != NULL)
 8001dbe:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001dc0:	b103      	cbz	r3, 8001dc4 <HAL_DMA_IRQHandler+0x42>
        hdma->XferHalfCpltCallback(hdma);
 8001dc2:	4798      	blx	r3
}
 8001dc4:	bd38      	pop	{r3, r4, r5, pc}
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001dc6:	2202      	movs	r2, #2
 8001dc8:	409a      	lsls	r2, r3
 8001dca:	420a      	tst	r2, r1
 8001dcc:	d01c      	beq.n	8001e08 <HAL_DMA_IRQHandler+0x86>
 8001dce:	f015 0f02 	tst.w	r5, #2
 8001dd2:	d019      	beq.n	8001e08 <HAL_DMA_IRQHandler+0x86>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001dd4:	6823      	ldr	r3, [r4, #0]
 8001dd6:	f013 0f20 	tst.w	r3, #32
 8001dda:	d106      	bne.n	8001dea <HAL_DMA_IRQHandler+0x68>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001ddc:	6823      	ldr	r3, [r4, #0]
 8001dde:	f023 030a 	bic.w	r3, r3, #10
 8001de2:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001de4:	2301      	movs	r3, #1
 8001de6:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001dea:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001dec:	f003 021c 	and.w	r2, r3, #28
 8001df0:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001df2:	2302      	movs	r3, #2
 8001df4:	4093      	lsls	r3, r2
 8001df6:	604b      	str	r3, [r1, #4]
    __HAL_UNLOCK(hdma);
 8001df8:	2300      	movs	r3, #0
 8001dfa:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if(hdma->XferCpltCallback != NULL)
 8001dfe:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d0df      	beq.n	8001dc4 <HAL_DMA_IRQHandler+0x42>
      hdma->XferCpltCallback(hdma);
 8001e04:	4798      	blx	r3
 8001e06:	e7dd      	b.n	8001dc4 <HAL_DMA_IRQHandler+0x42>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001e08:	2208      	movs	r2, #8
 8001e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0e:	420b      	tst	r3, r1
 8001e10:	d0d8      	beq.n	8001dc4 <HAL_DMA_IRQHandler+0x42>
 8001e12:	f015 0f08 	tst.w	r5, #8
 8001e16:	d0d5      	beq.n	8001dc4 <HAL_DMA_IRQHandler+0x42>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e18:	6823      	ldr	r3, [r4, #0]
 8001e1a:	f023 030e 	bic.w	r3, r3, #14
 8001e1e:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001e20:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001e22:	f003 031c 	and.w	r3, r3, #28
 8001e26:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001e28:	2201      	movs	r2, #1
 8001e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2e:	604b      	str	r3, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001e30:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8001e32:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8001e36:	2300      	movs	r3, #0
 8001e38:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 8001e3c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d0c0      	beq.n	8001dc4 <HAL_DMA_IRQHandler+0x42>
      hdma->XferErrorCallback(hdma);
 8001e42:	4798      	blx	r3
  return;
 8001e44:	e7be      	b.n	8001dc4 <HAL_DMA_IRQHandler+0x42>

08001e46 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8001e46:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
}
 8001e48:	4770      	bx	lr
	...

08001e4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e4e:	b083      	sub	sp, #12
  uint32_t position = 0x00u;
 8001e50:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e52:	e062      	b.n	8001f1a <HAL_GPIO_Init+0xce>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e54:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001e56:	005e      	lsls	r6, r3, #1
 8001e58:	2403      	movs	r4, #3
 8001e5a:	40b4      	lsls	r4, r6
 8001e5c:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001e60:	68cc      	ldr	r4, [r1, #12]
 8001e62:	40b4      	lsls	r4, r6
 8001e64:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8001e66:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e68:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001e6a:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e6e:	684c      	ldr	r4, [r1, #4]
 8001e70:	f3c4 1400 	ubfx	r4, r4, #4, #1
 8001e74:	409c      	lsls	r4, r3
 8001e76:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8001e78:	6044      	str	r4, [r0, #4]
 8001e7a:	e060      	b.n	8001f3e <HAL_GPIO_Init+0xf2>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e7c:	08dd      	lsrs	r5, r3, #3
 8001e7e:	3508      	adds	r5, #8
 8001e80:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e84:	f003 0c07 	and.w	ip, r3, #7
 8001e88:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001e8c:	f04f 0e0f 	mov.w	lr, #15
 8001e90:	fa0e fe0c 	lsl.w	lr, lr, ip
 8001e94:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e98:	690c      	ldr	r4, [r1, #16]
 8001e9a:	fa04 f40c 	lsl.w	r4, r4, ip
 8001e9e:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3u] = temp;
 8001ea2:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 8001ea6:	e061      	b.n	8001f6c <HAL_GPIO_Init+0x120>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001ea8:	2407      	movs	r4, #7
 8001eaa:	e000      	b.n	8001eae <HAL_GPIO_Init+0x62>
 8001eac:	2400      	movs	r4, #0
 8001eae:	fa04 f40e 	lsl.w	r4, r4, lr
 8001eb2:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001eb4:	f10c 0c02 	add.w	ip, ip, #2
 8001eb8:	4d5c      	ldr	r5, [pc, #368]	; (800202c <HAL_GPIO_Init+0x1e0>)
 8001eba:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ebe:	4c5c      	ldr	r4, [pc, #368]	; (8002030 <HAL_GPIO_Init+0x1e4>)
 8001ec0:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 8001ec2:	43d4      	mvns	r4, r2
 8001ec4:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001ec8:	684f      	ldr	r7, [r1, #4]
 8001eca:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8001ece:	d001      	beq.n	8001ed4 <HAL_GPIO_Init+0x88>
        {
          temp |= iocurrent;
 8001ed0:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 8001ed4:	4d56      	ldr	r5, [pc, #344]	; (8002030 <HAL_GPIO_Init+0x1e4>)
 8001ed6:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR1;
 8001ed8:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 8001eda:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001ede:	684f      	ldr	r7, [r1, #4]
 8001ee0:	f417 1f00 	tst.w	r7, #2097152	; 0x200000
 8001ee4:	d001      	beq.n	8001eea <HAL_GPIO_Init+0x9e>
        {
          temp |= iocurrent;
 8001ee6:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 8001eea:	4d51      	ldr	r5, [pc, #324]	; (8002030 <HAL_GPIO_Init+0x1e4>)
 8001eec:	60ee      	str	r6, [r5, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001eee:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8001ef0:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001ef4:	684f      	ldr	r7, [r1, #4]
 8001ef6:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8001efa:	d001      	beq.n	8001f00 <HAL_GPIO_Init+0xb4>
        {
          temp |= iocurrent;
 8001efc:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR1 = temp;
 8001f00:	4d4b      	ldr	r5, [pc, #300]	; (8002030 <HAL_GPIO_Init+0x1e4>)
 8001f02:	606e      	str	r6, [r5, #4]

        temp = EXTI->IMR1;
 8001f04:	682d      	ldr	r5, [r5, #0]
        temp &= ~(iocurrent);
 8001f06:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001f08:	684e      	ldr	r6, [r1, #4]
 8001f0a:	f416 3f80 	tst.w	r6, #65536	; 0x10000
 8001f0e:	d001      	beq.n	8001f14 <HAL_GPIO_Init+0xc8>
        {
          temp |= iocurrent;
 8001f10:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->IMR1 = temp;
 8001f14:	4a46      	ldr	r2, [pc, #280]	; (8002030 <HAL_GPIO_Init+0x1e4>)
 8001f16:	6014      	str	r4, [r2, #0]
      }
    }

    position++;
 8001f18:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f1a:	680a      	ldr	r2, [r1, #0]
 8001f1c:	fa32 f403 	lsrs.w	r4, r2, r3
 8001f20:	f000 8081 	beq.w	8002026 <HAL_GPIO_Init+0x1da>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001f24:	f04f 0c01 	mov.w	ip, #1
 8001f28:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 8001f2c:	ea1c 0202 	ands.w	r2, ip, r2
 8001f30:	d0f2      	beq.n	8001f18 <HAL_GPIO_Init+0xcc>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f32:	684c      	ldr	r4, [r1, #4]
 8001f34:	f004 0403 	and.w	r4, r4, #3
 8001f38:	3c01      	subs	r4, #1
 8001f3a:	2c01      	cmp	r4, #1
 8001f3c:	d98a      	bls.n	8001e54 <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f3e:	684c      	ldr	r4, [r1, #4]
 8001f40:	f004 0403 	and.w	r4, r4, #3
 8001f44:	2c03      	cmp	r4, #3
 8001f46:	d00c      	beq.n	8001f62 <HAL_GPIO_Init+0x116>
        temp = GPIOx->PUPDR;
 8001f48:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001f4a:	005d      	lsls	r5, r3, #1
 8001f4c:	f04f 0c03 	mov.w	ip, #3
 8001f50:	fa0c fc05 	lsl.w	ip, ip, r5
 8001f54:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f58:	688c      	ldr	r4, [r1, #8]
 8001f5a:	40ac      	lsls	r4, r5
 8001f5c:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 8001f60:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f62:	684c      	ldr	r4, [r1, #4]
 8001f64:	f004 0403 	and.w	r4, r4, #3
 8001f68:	2c02      	cmp	r4, #2
 8001f6a:	d087      	beq.n	8001e7c <HAL_GPIO_Init+0x30>
      temp = GPIOx->MODER;
 8001f6c:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001f6e:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8001f72:	f04f 0c03 	mov.w	ip, #3
 8001f76:	fa0c fc0e 	lsl.w	ip, ip, lr
 8001f7a:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001f7e:	684c      	ldr	r4, [r1, #4]
 8001f80:	f004 0403 	and.w	r4, r4, #3
 8001f84:	fa04 f40e 	lsl.w	r4, r4, lr
 8001f88:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 8001f8c:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f8e:	684c      	ldr	r4, [r1, #4]
 8001f90:	f414 3f40 	tst.w	r4, #196608	; 0x30000
 8001f94:	d0c0      	beq.n	8001f18 <HAL_GPIO_Init+0xcc>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f96:	4c27      	ldr	r4, [pc, #156]	; (8002034 <HAL_GPIO_Init+0x1e8>)
 8001f98:	6e25      	ldr	r5, [r4, #96]	; 0x60
 8001f9a:	f045 0501 	orr.w	r5, r5, #1
 8001f9e:	6625      	str	r5, [r4, #96]	; 0x60
 8001fa0:	6e24      	ldr	r4, [r4, #96]	; 0x60
 8001fa2:	f004 0401 	and.w	r4, r4, #1
 8001fa6:	9401      	str	r4, [sp, #4]
 8001fa8:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8001faa:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8001fae:	f10c 0502 	add.w	r5, ip, #2
 8001fb2:	4c1e      	ldr	r4, [pc, #120]	; (800202c <HAL_GPIO_Init+0x1e0>)
 8001fb4:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001fb8:	f003 0e03 	and.w	lr, r3, #3
 8001fbc:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001fc0:	240f      	movs	r4, #15
 8001fc2:	fa04 f40e 	lsl.w	r4, r4, lr
 8001fc6:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001fca:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 8001fce:	f43f af6d 	beq.w	8001eac <HAL_GPIO_Init+0x60>
 8001fd2:	4c19      	ldr	r4, [pc, #100]	; (8002038 <HAL_GPIO_Init+0x1ec>)
 8001fd4:	42a0      	cmp	r0, r4
 8001fd6:	d01a      	beq.n	800200e <HAL_GPIO_Init+0x1c2>
 8001fd8:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001fdc:	42a0      	cmp	r0, r4
 8001fde:	d018      	beq.n	8002012 <HAL_GPIO_Init+0x1c6>
 8001fe0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001fe4:	42a0      	cmp	r0, r4
 8001fe6:	d016      	beq.n	8002016 <HAL_GPIO_Init+0x1ca>
 8001fe8:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001fec:	42a0      	cmp	r0, r4
 8001fee:	d014      	beq.n	800201a <HAL_GPIO_Init+0x1ce>
 8001ff0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001ff4:	42a0      	cmp	r0, r4
 8001ff6:	d012      	beq.n	800201e <HAL_GPIO_Init+0x1d2>
 8001ff8:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001ffc:	42a0      	cmp	r0, r4
 8001ffe:	d010      	beq.n	8002022 <HAL_GPIO_Init+0x1d6>
 8002000:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002004:	42a0      	cmp	r0, r4
 8002006:	f43f af4f 	beq.w	8001ea8 <HAL_GPIO_Init+0x5c>
 800200a:	2408      	movs	r4, #8
 800200c:	e74f      	b.n	8001eae <HAL_GPIO_Init+0x62>
 800200e:	2401      	movs	r4, #1
 8002010:	e74d      	b.n	8001eae <HAL_GPIO_Init+0x62>
 8002012:	2402      	movs	r4, #2
 8002014:	e74b      	b.n	8001eae <HAL_GPIO_Init+0x62>
 8002016:	2403      	movs	r4, #3
 8002018:	e749      	b.n	8001eae <HAL_GPIO_Init+0x62>
 800201a:	2404      	movs	r4, #4
 800201c:	e747      	b.n	8001eae <HAL_GPIO_Init+0x62>
 800201e:	2405      	movs	r4, #5
 8002020:	e745      	b.n	8001eae <HAL_GPIO_Init+0x62>
 8002022:	2406      	movs	r4, #6
 8002024:	e743      	b.n	8001eae <HAL_GPIO_Init+0x62>
  }
}
 8002026:	b003      	add	sp, #12
 8002028:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800202a:	bf00      	nop
 800202c:	40010000 	.word	0x40010000
 8002030:	40010400 	.word	0x40010400
 8002034:	40021000 	.word	0x40021000
 8002038:	48000400 	.word	0x48000400

0800203c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800203c:	b10a      	cbz	r2, 8002042 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800203e:	6181      	str	r1, [r0, #24]
 8002040:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002042:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8002044:	4770      	bx	lr

08002046 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002046:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002048:	ea01 0203 	and.w	r2, r1, r3
 800204c:	ea21 0103 	bic.w	r1, r1, r3
 8002050:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8002054:	6181      	str	r1, [r0, #24]
}
 8002056:	4770      	bx	lr

08002058 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800205a:	6806      	ldr	r6, [r0, #0]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 800205c:	6a34      	ldr	r4, [r6, #32]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800205e:	f004 070f 	and.w	r7, r4, #15
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002062:	f3c4 4343 	ubfx	r3, r4, #17, #4
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002066:	f3c4 140a 	ubfx	r4, r4, #4, #11

  switch (pktsts)
 800206a:	2b02      	cmp	r3, #2
 800206c:	d000      	beq.n	8002070 <HCD_RXQLVL_IRQHandler+0x18>
    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
  }
}
 800206e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002070:	4605      	mov	r5, r0
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8002072:	2c00      	cmp	r4, #0
 8002074:	d0fb      	beq.n	800206e <HCD_RXQLVL_IRQHandler+0x16>
 8002076:	232c      	movs	r3, #44	; 0x2c
 8002078:	fb03 0307 	mla	r3, r3, r7, r0
 800207c:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800207e:	2900      	cmp	r1, #0
 8002080:	d0f5      	beq.n	800206e <HCD_RXQLVL_IRQHandler+0x16>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8002082:	232c      	movs	r3, #44	; 0x2c
 8002084:	fb03 0307 	mla	r3, r3, r7, r0
 8002088:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800208a:	4422      	add	r2, r4
 800208c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800208e:	429a      	cmp	r2, r3
 8002090:	d906      	bls.n	80020a0 <HCD_RXQLVL_IRQHandler+0x48>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002092:	232c      	movs	r3, #44	; 0x2c
 8002094:	fb03 0507 	mla	r5, r3, r7, r0
 8002098:	2304      	movs	r3, #4
 800209a:	f885 3060 	strb.w	r3, [r5, #96]	; 0x60
}
 800209e:	e7e6      	b.n	800206e <HCD_RXQLVL_IRQHandler+0x16>
          (void)USB_ReadPacket(hhcd->Instance,
 80020a0:	4622      	mov	r2, r4
 80020a2:	4630      	mov	r0, r6
 80020a4:	f003 ff0e 	bl	8005ec4 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 80020a8:	232c      	movs	r3, #44	; 0x2c
 80020aa:	fb03 5307 	mla	r3, r3, r7, r5
 80020ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80020b0:	4422      	add	r2, r4
 80020b2:	645a      	str	r2, [r3, #68]	; 0x44
          hhcd->hc[ch_num].xfer_count += pktcnt;
 80020b4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80020b6:	4422      	add	r2, r4
 80020b8:	651a      	str	r2, [r3, #80]	; 0x50
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80020ba:	eb06 1647 	add.w	r6, r6, r7, lsl #5
 80020be:	f8d6 2510 	ldr.w	r2, [r6, #1296]	; 0x510
 80020c2:	f3c2 42c9 	ubfx	r2, r2, #19, #10
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80020c6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80020ca:	42a3      	cmp	r3, r4
 80020cc:	d1cf      	bne.n	800206e <HCD_RXQLVL_IRQHandler+0x16>
 80020ce:	2a00      	cmp	r2, #0
 80020d0:	d0cd      	beq.n	800206e <HCD_RXQLVL_IRQHandler+0x16>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 80020d2:	f8d6 3500 	ldr.w	r3, [r6, #1280]	; 0x500
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80020d6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80020da:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 80020de:	f8c6 3500 	str.w	r3, [r6, #1280]	; 0x500
            hhcd->hc[ch_num].toggle_in ^= 1U;
 80020e2:	232c      	movs	r3, #44	; 0x2c
 80020e4:	fb03 5307 	mla	r3, r3, r7, r5
 80020e8:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
 80020ec:	f082 0201 	eor.w	r2, r2, #1
 80020f0:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 80020f4:	e7bb      	b.n	800206e <HCD_RXQLVL_IRQHandler+0x16>

080020f6 <HAL_HCD_HC_Init>:
{
 80020f6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020f8:	b085      	sub	sp, #20
 80020fa:	4604      	mov	r4, r0
 80020fc:	f89d 5028 	ldrb.w	r5, [sp, #40]	; 0x28
 8002100:	f89d 602c 	ldrb.w	r6, [sp, #44]	; 0x2c
 8002104:	f8bd 7030 	ldrh.w	r7, [sp, #48]	; 0x30
  __HAL_LOCK(hhcd);
 8002108:	f890 02f8 	ldrb.w	r0, [r0, #760]	; 0x2f8
 800210c:	2801      	cmp	r0, #1
 800210e:	d037      	beq.n	8002180 <HAL_HCD_HC_Init+0x8a>
 8002110:	2001      	movs	r0, #1
 8002112:	f884 02f8 	strb.w	r0, [r4, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8002116:	202c      	movs	r0, #44	; 0x2c
 8002118:	fb00 4001 	mla	r0, r0, r1, r4
 800211c:	f04f 0c00 	mov.w	ip, #0
 8002120:	f880 c03d 	strb.w	ip, [r0, #61]	; 0x3d
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002124:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  hhcd->hc[ch_num].max_packet = mps;
 8002128:	f8a0 7040 	strh.w	r7, [r0, #64]	; 0x40
  hhcd->hc[ch_num].ch_num = ch_num;
 800212c:	f880 1039 	strb.w	r1, [r0, #57]	; 0x39
  hhcd->hc[ch_num].ep_type = ep_type;
 8002130:	f880 603f 	strb.w	r6, [r0, #63]	; 0x3f
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002134:	f002 0c7f 	and.w	ip, r2, #127	; 0x7f
 8002138:	f880 c03a 	strb.w	ip, [r0, #58]	; 0x3a
  if ((epnum & 0x80U) == 0x80U)
 800213c:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002140:	d116      	bne.n	8002170 <HAL_HCD_HC_Init+0x7a>
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002142:	202c      	movs	r0, #44	; 0x2c
 8002144:	fb00 4001 	mla	r0, r0, r1, r4
 8002148:	f04f 0c00 	mov.w	ip, #0
 800214c:	f880 c03b 	strb.w	ip, [r0, #59]	; 0x3b
  hhcd->hc[ch_num].speed = speed;
 8002150:	202c      	movs	r0, #44	; 0x2c
 8002152:	fb00 4001 	mla	r0, r0, r1, r4
 8002156:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
  status =  USB_HC_Init(hhcd->Instance,
 800215a:	9702      	str	r7, [sp, #8]
 800215c:	9601      	str	r6, [sp, #4]
 800215e:	9500      	str	r5, [sp, #0]
 8002160:	6820      	ldr	r0, [r4, #0]
 8002162:	f003 ffcc 	bl	80060fe <USB_HC_Init>
  __HAL_UNLOCK(hhcd);
 8002166:	2300      	movs	r3, #0
 8002168:	f884 32f8 	strb.w	r3, [r4, #760]	; 0x2f8
}
 800216c:	b005      	add	sp, #20
 800216e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002170:	202c      	movs	r0, #44	; 0x2c
 8002172:	fb00 4001 	mla	r0, r0, r1, r4
 8002176:	f04f 0c01 	mov.w	ip, #1
 800217a:	f880 c03b 	strb.w	ip, [r0, #59]	; 0x3b
 800217e:	e7e7      	b.n	8002150 <HAL_HCD_HC_Init+0x5a>
  __HAL_LOCK(hhcd);
 8002180:	2002      	movs	r0, #2
 8002182:	e7f3      	b.n	800216c <HAL_HCD_HC_Init+0x76>

08002184 <HAL_HCD_HC_Halt>:
  __HAL_LOCK(hhcd);
 8002184:	f890 32f8 	ldrb.w	r3, [r0, #760]	; 0x2f8
 8002188:	2b01      	cmp	r3, #1
 800218a:	d00b      	beq.n	80021a4 <HAL_HCD_HC_Halt+0x20>
{
 800218c:	b510      	push	{r4, lr}
 800218e:	4604      	mov	r4, r0
  __HAL_LOCK(hhcd);
 8002190:	2301      	movs	r3, #1
 8002192:	f880 32f8 	strb.w	r3, [r0, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002196:	6800      	ldr	r0, [r0, #0]
 8002198:	f004 f8cf 	bl	800633a <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 800219c:	2000      	movs	r0, #0
 800219e:	f884 02f8 	strb.w	r0, [r4, #760]	; 0x2f8
}
 80021a2:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hhcd);
 80021a4:	2002      	movs	r0, #2
}
 80021a6:	4770      	bx	lr

080021a8 <HAL_HCD_Init>:
  if (hhcd == NULL)
 80021a8:	2800      	cmp	r0, #0
 80021aa:	d04d      	beq.n	8002248 <HAL_HCD_Init+0xa0>
{
 80021ac:	b570      	push	{r4, r5, r6, lr}
 80021ae:	b08a      	sub	sp, #40	; 0x28
 80021b0:	4604      	mov	r4, r0
  USBx = hhcd->Instance;
 80021b2:	6805      	ldr	r5, [r0, #0]
  if (hhcd->State == HAL_HCD_STATE_RESET)
 80021b4:	f890 32f9 	ldrb.w	r3, [r0, #761]	; 0x2f9
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d040      	beq.n	800223e <HAL_HCD_Init+0x96>
  hhcd->State = HAL_HCD_STATE_BUSY;
 80021bc:	2303      	movs	r3, #3
 80021be:	f884 32f9 	strb.w	r3, [r4, #761]	; 0x2f9
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80021c2:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 80021c4:	f413 7f80 	tst.w	r3, #256	; 0x100
 80021c8:	d101      	bne.n	80021ce <HAL_HCD_Init+0x26>
    hhcd->Init.dma_enable = 0U;
 80021ca:	2300      	movs	r3, #0
 80021cc:	6123      	str	r3, [r4, #16]
  __HAL_HCD_DISABLE(hhcd);
 80021ce:	6820      	ldr	r0, [r4, #0]
 80021d0:	f003 fe10 	bl	8005df4 <USB_DisableGlobalInt>
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80021d4:	46a4      	mov	ip, r4
 80021d6:	f85c 6b10 	ldr.w	r6, [ip], #16
 80021da:	46ee      	mov	lr, sp
 80021dc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80021e0:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80021e4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80021e8:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80021ec:	e89c 0003 	ldmia.w	ip, {r0, r1}
 80021f0:	e88e 0003 	stmia.w	lr, {r0, r1}
 80021f4:	1d25      	adds	r5, r4, #4
 80021f6:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 80021fa:	4630      	mov	r0, r6
 80021fc:	f003 fdd8 	bl	8005db0 <USB_CoreInit>
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8002200:	2101      	movs	r1, #1
 8002202:	6820      	ldr	r0, [r4, #0]
 8002204:	f003 fe89 	bl	8005f1a <USB_SetCurrentMode>
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8002208:	46a4      	mov	ip, r4
 800220a:	f85c 6b10 	ldr.w	r6, [ip], #16
 800220e:	46ee      	mov	lr, sp
 8002210:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8002214:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8002218:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800221c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8002220:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8002224:	e88e 0003 	stmia.w	lr, {r0, r1}
 8002228:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 800222c:	4630      	mov	r0, r6
 800222e:	f003 fea5 	bl	8005f7c <USB_HostInit>
  hhcd->State = HAL_HCD_STATE_READY;
 8002232:	2301      	movs	r3, #1
 8002234:	f884 32f9 	strb.w	r3, [r4, #761]	; 0x2f9
  return HAL_OK;
 8002238:	2000      	movs	r0, #0
}
 800223a:	b00a      	add	sp, #40	; 0x28
 800223c:	bd70      	pop	{r4, r5, r6, pc}
    hhcd->Lock = HAL_UNLOCKED;
 800223e:	f880 32f8 	strb.w	r3, [r0, #760]	; 0x2f8
    HAL_HCD_MspInit(hhcd);
 8002242:	f006 f8fd 	bl	8008440 <HAL_HCD_MspInit>
 8002246:	e7b9      	b.n	80021bc <HAL_HCD_Init+0x14>
    return HAL_ERROR;
 8002248:	2001      	movs	r0, #1
}
 800224a:	4770      	bx	lr

0800224c <HAL_HCD_HC_SubmitRequest>:
{
 800224c:	b570      	push	{r4, r5, r6, lr}
 800224e:	f89d 5010 	ldrb.w	r5, [sp, #16]
 8002252:	f8bd 6018 	ldrh.w	r6, [sp, #24]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002256:	f04f 0c2c 	mov.w	ip, #44	; 0x2c
 800225a:	fb0c 0c01 	mla	ip, ip, r1, r0
 800225e:	f88c 203b 	strb.w	r2, [ip, #59]	; 0x3b
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002262:	f88c 303f 	strb.w	r3, [ip, #63]	; 0x3f
  if (token == 0U)
 8002266:	b97d      	cbnz	r5, 8002288 <HAL_HCD_HC_SubmitRequest+0x3c>
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002268:	4664      	mov	r4, ip
 800226a:	f04f 0c03 	mov.w	ip, #3
 800226e:	f884 c042 	strb.w	ip, [r4, #66]	; 0x42
    hhcd->hc[ch_num].do_ping = do_ping;
 8002272:	f89d c01c 	ldrb.w	ip, [sp, #28]
 8002276:	f884 c03d 	strb.w	ip, [r4, #61]	; 0x3d
  switch (ep_type)
 800227a:	2b03      	cmp	r3, #3
 800227c:	f200 8081 	bhi.w	8002382 <HAL_HCD_HC_SubmitRequest+0x136>
 8002280:	e8df f003 	tbb	[pc, r3]
 8002284:	5129790a 	.word	0x5129790a
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002288:	242c      	movs	r4, #44	; 0x2c
 800228a:	fb04 0401 	mla	r4, r4, r1, r0
 800228e:	f04f 0c02 	mov.w	ip, #2
 8002292:	f884 c042 	strb.w	ip, [r4, #66]	; 0x42
 8002296:	e7f0      	b.n	800227a <HAL_HCD_HC_SubmitRequest+0x2e>
      if ((token == 1U) && (direction == 0U)) /*send data */
 8002298:	2d01      	cmp	r5, #1
 800229a:	d172      	bne.n	8002382 <HAL_HCD_HC_SubmitRequest+0x136>
 800229c:	2a00      	cmp	r2, #0
 800229e:	d170      	bne.n	8002382 <HAL_HCD_HC_SubmitRequest+0x136>
        if (length == 0U)
 80022a0:	b92e      	cbnz	r6, 80022ae <HAL_HCD_HC_SubmitRequest+0x62>
          hhcd->hc[ch_num].toggle_out = 1U;
 80022a2:	232c      	movs	r3, #44	; 0x2c
 80022a4:	fb03 0301 	mla	r3, r3, r1, r0
 80022a8:	2201      	movs	r2, #1
 80022aa:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80022ae:	232c      	movs	r3, #44	; 0x2c
 80022b0:	fb03 0301 	mla	r3, r3, r1, r0
 80022b4:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 80022b8:	b933      	cbnz	r3, 80022c8 <HAL_HCD_HC_SubmitRequest+0x7c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80022ba:	232c      	movs	r3, #44	; 0x2c
 80022bc:	fb03 0301 	mla	r3, r3, r1, r0
 80022c0:	2200      	movs	r2, #0
 80022c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80022c6:	e05c      	b.n	8002382 <HAL_HCD_HC_SubmitRequest+0x136>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80022c8:	232c      	movs	r3, #44	; 0x2c
 80022ca:	fb03 0301 	mla	r3, r3, r1, r0
 80022ce:	2202      	movs	r2, #2
 80022d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80022d4:	e055      	b.n	8002382 <HAL_HCD_HC_SubmitRequest+0x136>
      if (direction == 0U)
 80022d6:	b992      	cbnz	r2, 80022fe <HAL_HCD_HC_SubmitRequest+0xb2>
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80022d8:	232c      	movs	r3, #44	; 0x2c
 80022da:	fb03 0301 	mla	r3, r3, r1, r0
 80022de:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 80022e2:	b92b      	cbnz	r3, 80022f0 <HAL_HCD_HC_SubmitRequest+0xa4>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80022e4:	232c      	movs	r3, #44	; 0x2c
 80022e6:	fb03 0301 	mla	r3, r3, r1, r0
 80022ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80022ee:	e048      	b.n	8002382 <HAL_HCD_HC_SubmitRequest+0x136>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80022f0:	232c      	movs	r3, #44	; 0x2c
 80022f2:	fb03 0301 	mla	r3, r3, r1, r0
 80022f6:	2202      	movs	r2, #2
 80022f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80022fc:	e041      	b.n	8002382 <HAL_HCD_HC_SubmitRequest+0x136>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80022fe:	232c      	movs	r3, #44	; 0x2c
 8002300:	fb03 0301 	mla	r3, r3, r1, r0
 8002304:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002308:	b933      	cbnz	r3, 8002318 <HAL_HCD_HC_SubmitRequest+0xcc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800230a:	232c      	movs	r3, #44	; 0x2c
 800230c:	fb03 0301 	mla	r3, r3, r1, r0
 8002310:	2200      	movs	r2, #0
 8002312:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002316:	e034      	b.n	8002382 <HAL_HCD_HC_SubmitRequest+0x136>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002318:	232c      	movs	r3, #44	; 0x2c
 800231a:	fb03 0301 	mla	r3, r3, r1, r0
 800231e:	2202      	movs	r2, #2
 8002320:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002324:	e02d      	b.n	8002382 <HAL_HCD_HC_SubmitRequest+0x136>
      if (direction == 0U)
 8002326:	b992      	cbnz	r2, 800234e <HAL_HCD_HC_SubmitRequest+0x102>
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002328:	232c      	movs	r3, #44	; 0x2c
 800232a:	fb03 0301 	mla	r3, r3, r1, r0
 800232e:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8002332:	b92b      	cbnz	r3, 8002340 <HAL_HCD_HC_SubmitRequest+0xf4>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002334:	232c      	movs	r3, #44	; 0x2c
 8002336:	fb03 0301 	mla	r3, r3, r1, r0
 800233a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800233e:	e020      	b.n	8002382 <HAL_HCD_HC_SubmitRequest+0x136>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002340:	232c      	movs	r3, #44	; 0x2c
 8002342:	fb03 0301 	mla	r3, r3, r1, r0
 8002346:	2202      	movs	r2, #2
 8002348:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800234c:	e019      	b.n	8002382 <HAL_HCD_HC_SubmitRequest+0x136>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800234e:	232c      	movs	r3, #44	; 0x2c
 8002350:	fb03 0301 	mla	r3, r3, r1, r0
 8002354:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002358:	b933      	cbnz	r3, 8002368 <HAL_HCD_HC_SubmitRequest+0x11c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800235a:	232c      	movs	r3, #44	; 0x2c
 800235c:	fb03 0301 	mla	r3, r3, r1, r0
 8002360:	2200      	movs	r2, #0
 8002362:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002366:	e00c      	b.n	8002382 <HAL_HCD_HC_SubmitRequest+0x136>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002368:	232c      	movs	r3, #44	; 0x2c
 800236a:	fb03 0301 	mla	r3, r3, r1, r0
 800236e:	2202      	movs	r2, #2
 8002370:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002374:	e005      	b.n	8002382 <HAL_HCD_HC_SubmitRequest+0x136>
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002376:	232c      	movs	r3, #44	; 0x2c
 8002378:	fb03 0301 	mla	r3, r3, r1, r0
 800237c:	2200      	movs	r2, #0
 800237e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002382:	232c      	movs	r3, #44	; 0x2c
 8002384:	fb01 f303 	mul.w	r3, r1, r3
 8002388:	18c2      	adds	r2, r0, r3
 800238a:	9c05      	ldr	r4, [sp, #20]
 800238c:	6454      	str	r4, [r2, #68]	; 0x44
  hhcd->hc[ch_num].xfer_len  = length;
 800238e:	64d6      	str	r6, [r2, #76]	; 0x4c
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002390:	2400      	movs	r4, #0
 8002392:	f882 4060 	strb.w	r4, [r2, #96]	; 0x60
  hhcd->hc[ch_num].xfer_count = 0U;
 8002396:	6514      	str	r4, [r2, #80]	; 0x50
  hhcd->hc[ch_num].ch_num = ch_num;
 8002398:	f882 1039 	strb.w	r1, [r2, #57]	; 0x39
  hhcd->hc[ch_num].state = HC_IDLE;
 800239c:	f882 4061 	strb.w	r4, [r2, #97]	; 0x61
  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num]);
 80023a0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80023a4:	4401      	add	r1, r0
 80023a6:	6800      	ldr	r0, [r0, #0]
 80023a8:	f003 ff32 	bl	8006210 <USB_HC_StartXfer>
}
 80023ac:	bd70      	pop	{r4, r5, r6, pc}

080023ae <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80023ae:	b530      	push	{r4, r5, lr}
 80023b0:	b083      	sub	sp, #12
 80023b2:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80023b4:	6805      	ldr	r5, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80023b6:	f8d5 3440 	ldr.w	r3, [r5, #1088]	; 0x440
 80023ba:	9301      	str	r3, [sp, #4]
  hprt0_dup = USBx_HPRT0;
 80023bc:	f8d5 3440 	ldr.w	r3, [r5, #1088]	; 0x440
 80023c0:	9300      	str	r3, [sp, #0]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80023c2:	9b00      	ldr	r3, [sp, #0]
 80023c4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80023c8:	9300      	str	r3, [sp, #0]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80023ca:	9b01      	ldr	r3, [sp, #4]
 80023cc:	f013 0f02 	tst.w	r3, #2
 80023d0:	d007      	beq.n	80023e2 <HCD_Port_IRQHandler+0x34>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80023d2:	9b01      	ldr	r3, [sp, #4]
 80023d4:	f013 0f01 	tst.w	r3, #1
 80023d8:	d125      	bne.n	8002426 <HCD_Port_IRQHandler+0x78>
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80023da:	9b00      	ldr	r3, [sp, #0]
 80023dc:	f043 0302 	orr.w	r3, r3, #2
 80023e0:	9300      	str	r3, [sp, #0]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80023e2:	9b01      	ldr	r3, [sp, #4]
 80023e4:	f013 0f08 	tst.w	r3, #8
 80023e8:	d010      	beq.n	800240c <HCD_Port_IRQHandler+0x5e>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80023ea:	9b00      	ldr	r3, [sp, #0]
 80023ec:	f043 0308 	orr.w	r3, r3, #8
 80023f0:	9300      	str	r3, [sp, #0]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80023f2:	9b01      	ldr	r3, [sp, #4]
 80023f4:	f013 0f04 	tst.w	r3, #4
 80023f8:	d02d      	beq.n	8002456 <HCD_Port_IRQHandler+0xa8>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80023fa:	69a3      	ldr	r3, [r4, #24]
 80023fc:	2b02      	cmp	r3, #2
 80023fe:	d015      	beq.n	800242c <HCD_Port_IRQHandler+0x7e>
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8002400:	68e3      	ldr	r3, [r4, #12]
 8002402:	2b01      	cmp	r3, #1
 8002404:	d022      	beq.n	800244c <HCD_Port_IRQHandler+0x9e>
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8002406:	4620      	mov	r0, r4
 8002408:	f006 f89f 	bl	800854a <HAL_HCD_PortEnabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800240c:	9b01      	ldr	r3, [sp, #4]
 800240e:	f013 0f20 	tst.w	r3, #32
 8002412:	d003      	beq.n	800241c <HCD_Port_IRQHandler+0x6e>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8002414:	9b00      	ldr	r3, [sp, #0]
 8002416:	f043 0320 	orr.w	r3, r3, #32
 800241a:	9300      	str	r3, [sp, #0]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800241c:	9b00      	ldr	r3, [sp, #0]
 800241e:	f8c5 3440 	str.w	r3, [r5, #1088]	; 0x440
}
 8002422:	b003      	add	sp, #12
 8002424:	bd30      	pop	{r4, r5, pc}
      HAL_HCD_Connect_Callback(hhcd);
 8002426:	f006 f883 	bl	8008530 <HAL_HCD_Connect_Callback>
 800242a:	e7d6      	b.n	80023da <HCD_Port_IRQHandler+0x2c>
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800242c:	9b01      	ldr	r3, [sp, #4]
 800242e:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8002432:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002436:	d004      	beq.n	8002442 <HCD_Port_IRQHandler+0x94>
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002438:	2101      	movs	r1, #1
 800243a:	6820      	ldr	r0, [r4, #0]
 800243c:	f003 fdee 	bl	800601c <USB_InitFSLSPClkSel>
 8002440:	e7e1      	b.n	8002406 <HCD_Port_IRQHandler+0x58>
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8002442:	2102      	movs	r1, #2
 8002444:	6820      	ldr	r0, [r4, #0]
 8002446:	f003 fde9 	bl	800601c <USB_InitFSLSPClkSel>
 800244a:	e7dc      	b.n	8002406 <HCD_Port_IRQHandler+0x58>
          USBx_HOST->HFIR = 60000U;
 800244c:	f64e 2260 	movw	r2, #60000	; 0xea60
 8002450:	f8c5 2404 	str.w	r2, [r5, #1028]	; 0x404
 8002454:	e7d7      	b.n	8002406 <HCD_Port_IRQHandler+0x58>
      HAL_HCD_PortDisabled_Callback(hhcd);
 8002456:	4620      	mov	r0, r4
 8002458:	f006 f87d 	bl	8008556 <HAL_HCD_PortDisabled_Callback>
 800245c:	e7d6      	b.n	800240c <HCD_Port_IRQHandler+0x5e>

0800245e <HCD_HC_IN_IRQHandler>:
{
 800245e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002460:	4604      	mov	r4, r0
 8002462:	460e      	mov	r6, r1
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002464:	6807      	ldr	r7, [r0, #0]
  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8002466:	eb07 1741 	add.w	r7, r7, r1, lsl #5
 800246a:	f507 65a0 	add.w	r5, r7, #1280	; 0x500
 800246e:	68ab      	ldr	r3, [r5, #8]
 8002470:	f013 0f04 	tst.w	r3, #4
 8002474:	d10a      	bne.n	800248c <HCD_HC_IN_IRQHandler+0x2e>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8002476:	68ab      	ldr	r3, [r5, #8]
 8002478:	f413 7f80 	tst.w	r3, #256	; 0x100
 800247c:	d13e      	bne.n	80024fc <HCD_HC_IN_IRQHandler+0x9e>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800247e:	68ab      	ldr	r3, [r5, #8]
 8002480:	f013 0f20 	tst.w	r3, #32
 8002484:	d047      	beq.n	8002516 <HCD_HC_IN_IRQHandler+0xb8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8002486:	2320      	movs	r3, #32
 8002488:	60ab      	str	r3, [r5, #8]
 800248a:	e00a      	b.n	80024a2 <HCD_HC_IN_IRQHandler+0x44>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800248c:	2304      	movs	r3, #4
 800248e:	60ab      	str	r3, [r5, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002490:	232c      	movs	r3, #44	; 0x2c
 8002492:	fb03 0301 	mla	r3, r3, r1, r0
 8002496:	2206      	movs	r2, #6
 8002498:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800249c:	6800      	ldr	r0, [r0, #0]
 800249e:	f003 ff4c 	bl	800633a <USB_HC_Halt>
  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80024a2:	68ab      	ldr	r3, [r5, #8]
 80024a4:	f413 7f00 	tst.w	r3, #512	; 0x200
 80024a8:	d166      	bne.n	8002578 <HCD_HC_IN_IRQHandler+0x11a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80024aa:	68ab      	ldr	r3, [r5, #8]
 80024ac:	f013 0f01 	tst.w	r3, #1
 80024b0:	f000 8092 	beq.w	80025d8 <HCD_HC_IN_IRQHandler+0x17a>
    hhcd->hc[ch_num].state = HC_XFRC;
 80024b4:	232c      	movs	r3, #44	; 0x2c
 80024b6:	fb03 4306 	mla	r3, r3, r6, r4
 80024ba:	2201      	movs	r2, #1
 80024bc:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    hhcd->hc[ch_num].ErrCnt = 0U;
 80024c0:	2100      	movs	r1, #0
 80024c2:	65d9      	str	r1, [r3, #92]	; 0x5c
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80024c4:	60aa      	str	r2, [r5, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80024c6:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d05c      	beq.n	8002588 <HCD_HC_IN_IRQHandler+0x12a>
 80024ce:	2b02      	cmp	r3, #2
 80024d0:	d05a      	beq.n	8002588 <HCD_HC_IN_IRQHandler+0x12a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 80024d2:	2b03      	cmp	r3, #3
 80024d4:	d001      	beq.n	80024da <HCD_HC_IN_IRQHandler+0x7c>
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	d15c      	bne.n	8002594 <HCD_HC_IN_IRQHandler+0x136>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80024da:	f8d7 3500 	ldr.w	r3, [r7, #1280]	; 0x500
 80024de:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80024e2:	f8c7 3500 	str.w	r3, [r7, #1280]	; 0x500
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80024e6:	232c      	movs	r3, #44	; 0x2c
 80024e8:	fb03 4306 	mla	r3, r3, r6, r4
 80024ec:	2201      	movs	r2, #1
 80024ee:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80024f2:	4631      	mov	r1, r6
 80024f4:	4620      	mov	r0, r4
 80024f6:	f006 f827 	bl	8008548 <HAL_HCD_HC_NotifyURBChange_Callback>
 80024fa:	e04b      	b.n	8002594 <HCD_HC_IN_IRQHandler+0x136>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 80024fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002500:	60ab      	str	r3, [r5, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8002502:	232c      	movs	r3, #44	; 0x2c
 8002504:	fb03 0301 	mla	r3, r3, r1, r0
 8002508:	2207      	movs	r2, #7
 800250a:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800250e:	6800      	ldr	r0, [r0, #0]
 8002510:	f003 ff13 	bl	800633a <USB_HC_Halt>
 8002514:	e7c5      	b.n	80024a2 <HCD_HC_IN_IRQHandler+0x44>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002516:	68ab      	ldr	r3, [r5, #8]
 8002518:	f013 0f08 	tst.w	r3, #8
 800251c:	d113      	bne.n	8002546 <HCD_HC_IN_IRQHandler+0xe8>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800251e:	68ab      	ldr	r3, [r5, #8]
 8002520:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002524:	d11b      	bne.n	800255e <HCD_HC_IN_IRQHandler+0x100>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002526:	68ab      	ldr	r3, [r5, #8]
 8002528:	f013 0f80 	tst.w	r3, #128	; 0x80
 800252c:	d0b9      	beq.n	80024a2 <HCD_HC_IN_IRQHandler+0x44>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 800252e:	2380      	movs	r3, #128	; 0x80
 8002530:	60ab      	str	r3, [r5, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002532:	232c      	movs	r3, #44	; 0x2c
 8002534:	fb03 0301 	mla	r3, r3, r1, r0
 8002538:	2206      	movs	r2, #6
 800253a:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800253e:	6800      	ldr	r0, [r0, #0]
 8002540:	f003 fefb 	bl	800633a <USB_HC_Halt>
 8002544:	e7ad      	b.n	80024a2 <HCD_HC_IN_IRQHandler+0x44>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8002546:	2308      	movs	r3, #8
 8002548:	60ab      	str	r3, [r5, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 800254a:	232c      	movs	r3, #44	; 0x2c
 800254c:	fb03 0301 	mla	r3, r3, r1, r0
 8002550:	2205      	movs	r2, #5
 8002552:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002556:	6800      	ldr	r0, [r0, #0]
 8002558:	f003 feef 	bl	800633a <USB_HC_Halt>
 800255c:	e7a1      	b.n	80024a2 <HCD_HC_IN_IRQHandler+0x44>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800255e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002562:	60ab      	str	r3, [r5, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8002564:	232c      	movs	r3, #44	; 0x2c
 8002566:	fb03 0301 	mla	r3, r3, r1, r0
 800256a:	2208      	movs	r2, #8
 800256c:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002570:	6800      	ldr	r0, [r0, #0]
 8002572:	f003 fee2 	bl	800633a <USB_HC_Halt>
 8002576:	e794      	b.n	80024a2 <HCD_HC_IN_IRQHandler+0x44>
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002578:	4631      	mov	r1, r6
 800257a:	6820      	ldr	r0, [r4, #0]
 800257c:	f003 fedd 	bl	800633a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8002580:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002584:	60ab      	str	r3, [r5, #8]
}
 8002586:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002588:	4631      	mov	r1, r6
 800258a:	6820      	ldr	r0, [r4, #0]
 800258c:	f003 fed5 	bl	800633a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002590:	2310      	movs	r3, #16
 8002592:	60ab      	str	r3, [r5, #8]
    if (hhcd->Init.dma_enable == 1U)
 8002594:	6923      	ldr	r3, [r4, #16]
 8002596:	2b01      	cmp	r3, #1
 8002598:	d009      	beq.n	80025ae <HCD_HC_IN_IRQHandler+0x150>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 800259a:	232c      	movs	r3, #44	; 0x2c
 800259c:	fb03 4306 	mla	r3, r3, r6, r4
 80025a0:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
 80025a4:	f082 0201 	eor.w	r2, r2, #1
 80025a8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 80025ac:	e7eb      	b.n	8002586 <HCD_HC_IN_IRQHandler+0x128>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 80025ae:	232c      	movs	r3, #44	; 0x2c
 80025b0:	fb03 4306 	mla	r3, r3, r6, r4
 80025b4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80025b6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80025ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80025be:	f013 0f01 	tst.w	r3, #1
 80025c2:	d0e0      	beq.n	8002586 <HCD_HC_IN_IRQHandler+0x128>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 80025c4:	232c      	movs	r3, #44	; 0x2c
 80025c6:	fb03 4306 	mla	r3, r3, r6, r4
 80025ca:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
 80025ce:	f082 0201 	eor.w	r2, r2, #1
 80025d2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 80025d6:	e7d6      	b.n	8002586 <HCD_HC_IN_IRQHandler+0x128>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80025d8:	68ab      	ldr	r3, [r5, #8]
 80025da:	f013 0f02 	tst.w	r3, #2
 80025de:	d05e      	beq.n	800269e <HCD_HC_IN_IRQHandler+0x240>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80025e0:	232c      	movs	r3, #44	; 0x2c
 80025e2:	fb03 4306 	mla	r3, r3, r6, r4
 80025e6:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 80025ea:	2b01      	cmp	r3, #1
 80025ec:	d007      	beq.n	80025fe <HCD_HC_IN_IRQHandler+0x1a0>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80025ee:	3b03      	subs	r3, #3
 80025f0:	2b05      	cmp	r3, #5
 80025f2:	d80a      	bhi.n	800260a <HCD_HC_IN_IRQHandler+0x1ac>
 80025f4:	e8df f003 	tbb	[pc, r3]
 80025f8:	1c15093a 	.word	0x1c15093a
 80025fc:	1c49      	.short	0x1c49
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80025fe:	232c      	movs	r3, #44	; 0x2c
 8002600:	fb03 4306 	mla	r3, r3, r6, r4
 8002604:	2201      	movs	r2, #1
 8002606:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800260a:	2302      	movs	r3, #2
 800260c:	60ab      	str	r3, [r5, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800260e:	232c      	movs	r3, #44	; 0x2c
 8002610:	fb03 4306 	mla	r3, r3, r6, r4
 8002614:	f893 2060 	ldrb.w	r2, [r3, #96]	; 0x60
 8002618:	4631      	mov	r1, r6
 800261a:	4620      	mov	r0, r4
 800261c:	f005 ff94 	bl	8008548 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002620:	e7b1      	b.n	8002586 <HCD_HC_IN_IRQHandler+0x128>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8002622:	232c      	movs	r3, #44	; 0x2c
 8002624:	fb03 4306 	mla	r3, r3, r6, r4
 8002628:	2205      	movs	r2, #5
 800262a:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
 800262e:	e7ec      	b.n	800260a <HCD_HC_IN_IRQHandler+0x1ac>
      hhcd->hc[ch_num].ErrCnt++;
 8002630:	222c      	movs	r2, #44	; 0x2c
 8002632:	fb02 4206 	mla	r2, r2, r6, r4
 8002636:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
 8002638:	3301      	adds	r3, #1
 800263a:	65d3      	str	r3, [r2, #92]	; 0x5c
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800263c:	2b02      	cmp	r3, #2
 800263e:	d906      	bls.n	800264e <HCD_HC_IN_IRQHandler+0x1f0>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002640:	4613      	mov	r3, r2
 8002642:	2200      	movs	r2, #0
 8002644:	65da      	str	r2, [r3, #92]	; 0x5c
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002646:	2204      	movs	r2, #4
 8002648:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
 800264c:	e7dd      	b.n	800260a <HCD_HC_IN_IRQHandler+0x1ac>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800264e:	232c      	movs	r3, #44	; 0x2c
 8002650:	fb03 4306 	mla	r3, r3, r6, r4
 8002654:	2202      	movs	r2, #2
 8002656:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 800265a:	f8d7 3500 	ldr.w	r3, [r7, #1280]	; 0x500
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800265e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002662:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002666:	f8c7 3500 	str.w	r3, [r7, #1280]	; 0x500
 800266a:	e7ce      	b.n	800260a <HCD_HC_IN_IRQHandler+0x1ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800266c:	232c      	movs	r3, #44	; 0x2c
 800266e:	fb03 4306 	mla	r3, r3, r6, r4
 8002672:	2202      	movs	r2, #2
 8002674:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002678:	f8d7 3500 	ldr.w	r3, [r7, #1280]	; 0x500
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800267c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002680:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002684:	f8c7 3500 	str.w	r3, [r7, #1280]	; 0x500
 8002688:	e7bf      	b.n	800260a <HCD_HC_IN_IRQHandler+0x1ac>
      hhcd->hc[ch_num].ErrCnt++;
 800268a:	232c      	movs	r3, #44	; 0x2c
 800268c:	fb03 4306 	mla	r3, r3, r6, r4
 8002690:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002692:	3201      	adds	r2, #1
 8002694:	65da      	str	r2, [r3, #92]	; 0x5c
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002696:	2204      	movs	r2, #4
 8002698:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
 800269c:	e7b5      	b.n	800260a <HCD_HC_IN_IRQHandler+0x1ac>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 800269e:	68ab      	ldr	r3, [r5, #8]
 80026a0:	f013 0f10 	tst.w	r3, #16
 80026a4:	f43f af6f 	beq.w	8002586 <HCD_HC_IN_IRQHandler+0x128>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80026a8:	232c      	movs	r3, #44	; 0x2c
 80026aa:	fb03 4306 	mla	r3, r3, r6, r4
 80026ae:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80026b2:	2b03      	cmp	r3, #3
 80026b4:	d011      	beq.n	80026da <HCD_HC_IN_IRQHandler+0x27c>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80026b6:	b10b      	cbz	r3, 80026bc <HCD_HC_IN_IRQHandler+0x25e>
 80026b8:	2b02      	cmp	r3, #2
 80026ba:	d10b      	bne.n	80026d4 <HCD_HC_IN_IRQHandler+0x276>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80026bc:	232c      	movs	r3, #44	; 0x2c
 80026be:	fb03 4306 	mla	r3, r3, r6, r4
 80026c2:	2200      	movs	r2, #0
 80026c4:	65da      	str	r2, [r3, #92]	; 0x5c
      hhcd->hc[ch_num].state = HC_NAK;
 80026c6:	2203      	movs	r2, #3
 80026c8:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80026cc:	4631      	mov	r1, r6
 80026ce:	6820      	ldr	r0, [r4, #0]
 80026d0:	f003 fe33 	bl	800633a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80026d4:	2310      	movs	r3, #16
 80026d6:	60ab      	str	r3, [r5, #8]
}
 80026d8:	e755      	b.n	8002586 <HCD_HC_IN_IRQHandler+0x128>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80026da:	232c      	movs	r3, #44	; 0x2c
 80026dc:	fb03 4306 	mla	r3, r3, r6, r4
 80026e0:	2200      	movs	r2, #0
 80026e2:	65da      	str	r2, [r3, #92]	; 0x5c
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80026e4:	4631      	mov	r1, r6
 80026e6:	6820      	ldr	r0, [r4, #0]
 80026e8:	f003 fe27 	bl	800633a <USB_HC_Halt>
 80026ec:	e7f2      	b.n	80026d4 <HCD_HC_IN_IRQHandler+0x276>

080026ee <HCD_HC_OUT_IRQHandler>:
{
 80026ee:	b538      	push	{r3, r4, r5, lr}
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80026f0:	6803      	ldr	r3, [r0, #0]
  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80026f2:	eb03 1241 	add.w	r2, r3, r1, lsl #5
 80026f6:	f502 65a0 	add.w	r5, r2, #1280	; 0x500
 80026fa:	68ac      	ldr	r4, [r5, #8]
 80026fc:	f014 0f04 	tst.w	r4, #4
 8002700:	d119      	bne.n	8002736 <HCD_HC_OUT_IRQHandler+0x48>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002702:	68ac      	ldr	r4, [r5, #8]
 8002704:	f014 0f20 	tst.w	r4, #32
 8002708:	d021      	beq.n	800274e <HCD_HC_OUT_IRQHandler+0x60>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800270a:	2320      	movs	r3, #32
 800270c:	60ab      	str	r3, [r5, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 800270e:	232c      	movs	r3, #44	; 0x2c
 8002710:	fb03 0301 	mla	r3, r3, r1, r0
 8002714:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002718:	2b01      	cmp	r3, #1
 800271a:	d117      	bne.n	800274c <HCD_HC_OUT_IRQHandler+0x5e>
      hhcd->hc[ch_num].do_ping = 0U;
 800271c:	232c      	movs	r3, #44	; 0x2c
 800271e:	fb03 0301 	mla	r3, r3, r1, r0
 8002722:	2200      	movs	r2, #0
 8002724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002728:	2202      	movs	r2, #2
 800272a:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800272e:	6800      	ldr	r0, [r0, #0]
 8002730:	f003 fe03 	bl	800633a <USB_HC_Halt>
 8002734:	e00a      	b.n	800274c <HCD_HC_OUT_IRQHandler+0x5e>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8002736:	2304      	movs	r3, #4
 8002738:	60ab      	str	r3, [r5, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800273a:	232c      	movs	r3, #44	; 0x2c
 800273c:	fb03 0301 	mla	r3, r3, r1, r0
 8002740:	2206      	movs	r2, #6
 8002742:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002746:	6800      	ldr	r0, [r0, #0]
 8002748:	f003 fdf7 	bl	800633a <USB_HC_Halt>
}
 800274c:	bd38      	pop	{r3, r4, r5, pc}
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800274e:	68ac      	ldr	r4, [r5, #8]
 8002750:	f414 7f00 	tst.w	r4, #512	; 0x200
 8002754:	d11f      	bne.n	8002796 <HCD_HC_OUT_IRQHandler+0xa8>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002756:	68ac      	ldr	r4, [r5, #8]
 8002758:	f014 0f01 	tst.w	r4, #1
 800275c:	d022      	beq.n	80027a4 <HCD_HC_OUT_IRQHandler+0xb6>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800275e:	232c      	movs	r3, #44	; 0x2c
 8002760:	fb03 0301 	mla	r3, r3, r1, r0
 8002764:	2200      	movs	r2, #0
 8002766:	65da      	str	r2, [r3, #92]	; 0x5c
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002768:	68ab      	ldr	r3, [r5, #8]
 800276a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800276e:	d007      	beq.n	8002780 <HCD_HC_OUT_IRQHandler+0x92>
      hhcd->hc[ch_num].do_ping = 1U;
 8002770:	232c      	movs	r3, #44	; 0x2c
 8002772:	fb03 0301 	mla	r3, r3, r1, r0
 8002776:	2201      	movs	r2, #1
 8002778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 800277c:	2340      	movs	r3, #64	; 0x40
 800277e:	60ab      	str	r3, [r5, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8002780:	2201      	movs	r2, #1
 8002782:	60aa      	str	r2, [r5, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002784:	232c      	movs	r3, #44	; 0x2c
 8002786:	fb03 0301 	mla	r3, r3, r1, r0
 800278a:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800278e:	6800      	ldr	r0, [r0, #0]
 8002790:	f003 fdd3 	bl	800633a <USB_HC_Halt>
 8002794:	e7da      	b.n	800274c <HCD_HC_OUT_IRQHandler+0x5e>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8002796:	f44f 7300 	mov.w	r3, #512	; 0x200
 800279a:	60ab      	str	r3, [r5, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800279c:	6800      	ldr	r0, [r0, #0]
 800279e:	f003 fdcc 	bl	800633a <USB_HC_Halt>
 80027a2:	e7d3      	b.n	800274c <HCD_HC_OUT_IRQHandler+0x5e>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80027a4:	68ac      	ldr	r4, [r5, #8]
 80027a6:	f014 0f40 	tst.w	r4, #64	; 0x40
 80027aa:	d122      	bne.n	80027f2 <HCD_HC_OUT_IRQHandler+0x104>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80027ac:	68ac      	ldr	r4, [r5, #8]
 80027ae:	f014 0f08 	tst.w	r4, #8
 80027b2:	d12f      	bne.n	8002814 <HCD_HC_OUT_IRQHandler+0x126>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80027b4:	68ac      	ldr	r4, [r5, #8]
 80027b6:	f014 0f10 	tst.w	r4, #16
 80027ba:	d137      	bne.n	800282c <HCD_HC_OUT_IRQHandler+0x13e>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80027bc:	68ac      	ldr	r4, [r5, #8]
 80027be:	f014 0f80 	tst.w	r4, #128	; 0x80
 80027c2:	d141      	bne.n	8002848 <HCD_HC_OUT_IRQHandler+0x15a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80027c4:	68ac      	ldr	r4, [r5, #8]
 80027c6:	f414 6f80 	tst.w	r4, #1024	; 0x400
 80027ca:	d149      	bne.n	8002860 <HCD_HC_OUT_IRQHandler+0x172>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80027cc:	68ab      	ldr	r3, [r5, #8]
 80027ce:	f013 0f02 	tst.w	r3, #2
 80027d2:	d0bb      	beq.n	800274c <HCD_HC_OUT_IRQHandler+0x5e>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80027d4:	232c      	movs	r3, #44	; 0x2c
 80027d6:	fb03 0301 	mla	r3, r3, r1, r0
 80027da:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d04b      	beq.n	800287a <HCD_HC_OUT_IRQHandler+0x18c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80027e2:	3b03      	subs	r3, #3
 80027e4:	2b05      	cmp	r3, #5
 80027e6:	d854      	bhi.n	8002892 <HCD_HC_OUT_IRQHandler+0x1a4>
 80027e8:	e8df f003 	tbb	[pc, r3]
 80027ec:	9b948d86 	.word	0x9b948d86
 80027f0:	9b53      	.short	0x9b53
    hhcd->hc[ch_num].state = HC_NYET;
 80027f2:	222c      	movs	r2, #44	; 0x2c
 80027f4:	fb02 0201 	mla	r2, r2, r1, r0
 80027f8:	2004      	movs	r0, #4
 80027fa:	f882 0061 	strb.w	r0, [r2, #97]	; 0x61
    hhcd->hc[ch_num].do_ping = 1U;
 80027fe:	2001      	movs	r0, #1
 8002800:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002804:	2000      	movs	r0, #0
 8002806:	65d0      	str	r0, [r2, #92]	; 0x5c
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002808:	4618      	mov	r0, r3
 800280a:	f003 fd96 	bl	800633a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 800280e:	2340      	movs	r3, #64	; 0x40
 8002810:	60ab      	str	r3, [r5, #8]
 8002812:	e79b      	b.n	800274c <HCD_HC_OUT_IRQHandler+0x5e>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8002814:	2308      	movs	r3, #8
 8002816:	60ab      	str	r3, [r5, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8002818:	232c      	movs	r3, #44	; 0x2c
 800281a:	fb03 0301 	mla	r3, r3, r1, r0
 800281e:	2205      	movs	r2, #5
 8002820:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002824:	6800      	ldr	r0, [r0, #0]
 8002826:	f003 fd88 	bl	800633a <USB_HC_Halt>
 800282a:	e78f      	b.n	800274c <HCD_HC_OUT_IRQHandler+0x5e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800282c:	222c      	movs	r2, #44	; 0x2c
 800282e:	fb02 0201 	mla	r2, r2, r1, r0
 8002832:	2000      	movs	r0, #0
 8002834:	65d0      	str	r0, [r2, #92]	; 0x5c
    hhcd->hc[ch_num].state = HC_NAK;
 8002836:	2003      	movs	r0, #3
 8002838:	f882 0061 	strb.w	r0, [r2, #97]	; 0x61
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800283c:	4618      	mov	r0, r3
 800283e:	f003 fd7c 	bl	800633a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002842:	2310      	movs	r3, #16
 8002844:	60ab      	str	r3, [r5, #8]
 8002846:	e781      	b.n	800274c <HCD_HC_OUT_IRQHandler+0x5e>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002848:	222c      	movs	r2, #44	; 0x2c
 800284a:	fb02 0201 	mla	r2, r2, r1, r0
 800284e:	2006      	movs	r0, #6
 8002850:	f882 0061 	strb.w	r0, [r2, #97]	; 0x61
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002854:	4618      	mov	r0, r3
 8002856:	f003 fd70 	bl	800633a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 800285a:	2380      	movs	r3, #128	; 0x80
 800285c:	60ab      	str	r3, [r5, #8]
 800285e:	e775      	b.n	800274c <HCD_HC_OUT_IRQHandler+0x5e>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8002860:	222c      	movs	r2, #44	; 0x2c
 8002862:	fb02 0201 	mla	r2, r2, r1, r0
 8002866:	2008      	movs	r0, #8
 8002868:	f882 0061 	strb.w	r0, [r2, #97]	; 0x61
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800286c:	4618      	mov	r0, r3
 800286e:	f003 fd64 	bl	800633a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8002872:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002876:	60ab      	str	r3, [r5, #8]
 8002878:	e768      	b.n	800274c <HCD_HC_OUT_IRQHandler+0x5e>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 800287a:	232c      	movs	r3, #44	; 0x2c
 800287c:	fb03 0301 	mla	r3, r3, r1, r0
 8002880:	2201      	movs	r2, #1
 8002882:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002886:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800288a:	3b02      	subs	r3, #2
 800288c:	b2db      	uxtb	r3, r3
 800288e:	4293      	cmp	r3, r2
 8002890:	d909      	bls.n	80028a6 <HCD_HC_OUT_IRQHandler+0x1b8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002892:	2302      	movs	r3, #2
 8002894:	60ab      	str	r3, [r5, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002896:	232c      	movs	r3, #44	; 0x2c
 8002898:	fb03 0301 	mla	r3, r3, r1, r0
 800289c:	f893 2060 	ldrb.w	r2, [r3, #96]	; 0x60
 80028a0:	f005 fe52 	bl	8008548 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80028a4:	e752      	b.n	800274c <HCD_HC_OUT_IRQHandler+0x5e>
        if (hhcd->Init.dma_enable == 0U)
 80028a6:	6904      	ldr	r4, [r0, #16]
 80028a8:	b944      	cbnz	r4, 80028bc <HCD_HC_OUT_IRQHandler+0x1ce>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 80028aa:	232c      	movs	r3, #44	; 0x2c
 80028ac:	fb03 0301 	mla	r3, r3, r1, r0
 80028b0:	f893 2055 	ldrb.w	r2, [r3, #85]	; 0x55
 80028b4:	f082 0201 	eor.w	r2, r2, #1
 80028b8:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 80028bc:	2c01      	cmp	r4, #1
 80028be:	d1e8      	bne.n	8002892 <HCD_HC_OUT_IRQHandler+0x1a4>
 80028c0:	232c      	movs	r3, #44	; 0x2c
 80028c2:	fb03 0301 	mla	r3, r3, r1, r0
 80028c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d0e2      	beq.n	8002892 <HCD_HC_OUT_IRQHandler+0x1a4>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 80028cc:	222c      	movs	r2, #44	; 0x2c
 80028ce:	fb02 0201 	mla	r2, r2, r1, r0
 80028d2:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
 80028d6:	4413      	add	r3, r2
 80028d8:	3b01      	subs	r3, #1
 80028da:	fbb3 f3f2 	udiv	r3, r3, r2
          if ((num_packets & 1U) != 0U)
 80028de:	f013 0f01 	tst.w	r3, #1
 80028e2:	d0d6      	beq.n	8002892 <HCD_HC_OUT_IRQHandler+0x1a4>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 80028e4:	232c      	movs	r3, #44	; 0x2c
 80028e6:	fb03 0301 	mla	r3, r3, r1, r0
 80028ea:	f893 2055 	ldrb.w	r2, [r3, #85]	; 0x55
 80028ee:	f082 0201 	eor.w	r2, r2, #1
 80028f2:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
 80028f6:	e7cc      	b.n	8002892 <HCD_HC_OUT_IRQHandler+0x1a4>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80028f8:	232c      	movs	r3, #44	; 0x2c
 80028fa:	fb03 0301 	mla	r3, r3, r1, r0
 80028fe:	2202      	movs	r2, #2
 8002900:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
 8002904:	e7c5      	b.n	8002892 <HCD_HC_OUT_IRQHandler+0x1a4>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002906:	232c      	movs	r3, #44	; 0x2c
 8002908:	fb03 0301 	mla	r3, r3, r1, r0
 800290c:	2202      	movs	r2, #2
 800290e:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
 8002912:	e7be      	b.n	8002892 <HCD_HC_OUT_IRQHandler+0x1a4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8002914:	232c      	movs	r3, #44	; 0x2c
 8002916:	fb03 0301 	mla	r3, r3, r1, r0
 800291a:	2205      	movs	r2, #5
 800291c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
 8002920:	e7b7      	b.n	8002892 <HCD_HC_OUT_IRQHandler+0x1a4>
      hhcd->hc[ch_num].ErrCnt++;
 8002922:	242c      	movs	r4, #44	; 0x2c
 8002924:	fb04 0401 	mla	r4, r4, r1, r0
 8002928:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800292a:	3301      	adds	r3, #1
 800292c:	65e3      	str	r3, [r4, #92]	; 0x5c
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800292e:	2b02      	cmp	r3, #2
 8002930:	d905      	bls.n	800293e <HCD_HC_OUT_IRQHandler+0x250>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002932:	2200      	movs	r2, #0
 8002934:	65e2      	str	r2, [r4, #92]	; 0x5c
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002936:	2204      	movs	r2, #4
 8002938:	f884 2060 	strb.w	r2, [r4, #96]	; 0x60
 800293c:	e7a9      	b.n	8002892 <HCD_HC_OUT_IRQHandler+0x1a4>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800293e:	232c      	movs	r3, #44	; 0x2c
 8002940:	fb03 0301 	mla	r3, r3, r1, r0
 8002944:	2402      	movs	r4, #2
 8002946:	f883 4060 	strb.w	r4, [r3, #96]	; 0x60
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 800294a:	f8d2 3500 	ldr.w	r3, [r2, #1280]	; 0x500
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800294e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002952:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002956:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
 800295a:	e79a      	b.n	8002892 <HCD_HC_OUT_IRQHandler+0x1a4>

0800295c <HAL_HCD_IRQHandler>:
{
 800295c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800295e:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002960:	6805      	ldr	r5, [r0, #0]
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002962:	4628      	mov	r0, r5
 8002964:	f003 fad5 	bl	8005f12 <USB_GetMode>
 8002968:	2801      	cmp	r0, #1
 800296a:	d000      	beq.n	800296e <HAL_HCD_IRQHandler+0x12>
}
 800296c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800296e:	6820      	ldr	r0, [r4, #0]
 8002970:	f003 facb 	bl	8005f0a <USB_ReadInterrupts>
 8002974:	2800      	cmp	r0, #0
 8002976:	d0f9      	beq.n	800296c <HAL_HCD_IRQHandler+0x10>
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002978:	6820      	ldr	r0, [r4, #0]
 800297a:	f003 fac6 	bl	8005f0a <USB_ReadInterrupts>
 800297e:	f410 1f00 	tst.w	r0, #2097152	; 0x200000
 8002982:	d003      	beq.n	800298c <HAL_HCD_IRQHandler+0x30>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002984:	6823      	ldr	r3, [r4, #0]
 8002986:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800298a:	615a      	str	r2, [r3, #20]
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800298c:	6820      	ldr	r0, [r4, #0]
 800298e:	f003 fabc 	bl	8005f0a <USB_ReadInterrupts>
 8002992:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
 8002996:	d003      	beq.n	80029a0 <HAL_HCD_IRQHandler+0x44>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002998:	6823      	ldr	r3, [r4, #0]
 800299a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800299e:	615a      	str	r2, [r3, #20]
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80029a0:	6820      	ldr	r0, [r4, #0]
 80029a2:	f003 fab2 	bl	8005f0a <USB_ReadInterrupts>
 80029a6:	f010 6f80 	tst.w	r0, #67108864	; 0x4000000
 80029aa:	d003      	beq.n	80029b4 <HAL_HCD_IRQHandler+0x58>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80029ac:	6823      	ldr	r3, [r4, #0]
 80029ae:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80029b2:	615a      	str	r2, [r3, #20]
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80029b4:	6820      	ldr	r0, [r4, #0]
 80029b6:	f003 faa8 	bl	8005f0a <USB_ReadInterrupts>
 80029ba:	f010 0f02 	tst.w	r0, #2
 80029be:	d002      	beq.n	80029c6 <HAL_HCD_IRQHandler+0x6a>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80029c0:	6823      	ldr	r3, [r4, #0]
 80029c2:	2202      	movs	r2, #2
 80029c4:	615a      	str	r2, [r3, #20]
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80029c6:	6820      	ldr	r0, [r4, #0]
 80029c8:	f003 fa9f 	bl	8005f0a <USB_ReadInterrupts>
 80029cc:	f010 5f00 	tst.w	r0, #536870912	; 0x20000000
 80029d0:	d008      	beq.n	80029e4 <HAL_HCD_IRQHandler+0x88>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80029d2:	6823      	ldr	r3, [r4, #0]
 80029d4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80029d8:	615a      	str	r2, [r3, #20]
      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80029da:	f8d5 3440 	ldr.w	r3, [r5, #1088]	; 0x440
 80029de:	f013 0f01 	tst.w	r3, #1
 80029e2:	d01d      	beq.n	8002a20 <HAL_HCD_IRQHandler+0xc4>
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80029e4:	6820      	ldr	r0, [r4, #0]
 80029e6:	f003 fa90 	bl	8005f0a <USB_ReadInterrupts>
 80029ea:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
 80029ee:	d126      	bne.n	8002a3e <HAL_HCD_IRQHandler+0xe2>
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80029f0:	6820      	ldr	r0, [r4, #0]
 80029f2:	f003 fa8a 	bl	8005f0a <USB_ReadInterrupts>
 80029f6:	f010 0f08 	tst.w	r0, #8
 80029fa:	d124      	bne.n	8002a46 <HAL_HCD_IRQHandler+0xea>
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80029fc:	6820      	ldr	r0, [r4, #0]
 80029fe:	f003 fa84 	bl	8005f0a <USB_ReadInterrupts>
 8002a02:	f010 0f10 	tst.w	r0, #16
 8002a06:	d125      	bne.n	8002a54 <HAL_HCD_IRQHandler+0xf8>
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002a08:	6820      	ldr	r0, [r4, #0]
 8002a0a:	f003 fa7e 	bl	8005f0a <USB_ReadInterrupts>
 8002a0e:	f010 7f00 	tst.w	r0, #33554432	; 0x2000000
 8002a12:	d0ab      	beq.n	800296c <HAL_HCD_IRQHandler+0x10>
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8002a14:	6820      	ldr	r0, [r4, #0]
 8002a16:	f003 fc8b 	bl	8006330 <USB_HC_ReadInterrupt>
 8002a1a:	4607      	mov	r7, r0
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002a1c:	2600      	movs	r6, #0
 8002a1e:	e02c      	b.n	8002a7a <HAL_HCD_IRQHandler+0x11e>
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8002a20:	2110      	movs	r1, #16
 8002a22:	4628      	mov	r0, r5
 8002a24:	f003 f9ec 	bl	8005e00 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8002a28:	4628      	mov	r0, r5
 8002a2a:	f003 fa11 	bl	8005e50 <USB_FlushRxFifo>
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002a2e:	2101      	movs	r1, #1
 8002a30:	6820      	ldr	r0, [r4, #0]
 8002a32:	f003 faf3 	bl	800601c <USB_InitFSLSPClkSel>
        HAL_HCD_Disconnect_Callback(hhcd);
 8002a36:	4620      	mov	r0, r4
 8002a38:	f005 fd80 	bl	800853c <HAL_HCD_Disconnect_Callback>
 8002a3c:	e7d2      	b.n	80029e4 <HAL_HCD_IRQHandler+0x88>
      HCD_Port_IRQHandler(hhcd);
 8002a3e:	4620      	mov	r0, r4
 8002a40:	f7ff fcb5 	bl	80023ae <HCD_Port_IRQHandler>
 8002a44:	e7d4      	b.n	80029f0 <HAL_HCD_IRQHandler+0x94>
      HAL_HCD_SOF_Callback(hhcd);
 8002a46:	4620      	mov	r0, r4
 8002a48:	f005 fd6c 	bl	8008524 <HAL_HCD_SOF_Callback>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8002a4c:	6823      	ldr	r3, [r4, #0]
 8002a4e:	2208      	movs	r2, #8
 8002a50:	615a      	str	r2, [r3, #20]
 8002a52:	e7d3      	b.n	80029fc <HAL_HCD_IRQHandler+0xa0>
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002a54:	6822      	ldr	r2, [r4, #0]
 8002a56:	6993      	ldr	r3, [r2, #24]
 8002a58:	f023 0310 	bic.w	r3, r3, #16
 8002a5c:	6193      	str	r3, [r2, #24]
      HCD_RXQLVL_IRQHandler(hhcd);
 8002a5e:	4620      	mov	r0, r4
 8002a60:	f7ff fafa 	bl	8002058 <HCD_RXQLVL_IRQHandler>
      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002a64:	6822      	ldr	r2, [r4, #0]
 8002a66:	6993      	ldr	r3, [r2, #24]
 8002a68:	f043 0310 	orr.w	r3, r3, #16
 8002a6c:	6193      	str	r3, [r2, #24]
 8002a6e:	e7cb      	b.n	8002a08 <HAL_HCD_IRQHandler+0xac>
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8002a70:	b2f1      	uxtb	r1, r6
 8002a72:	4620      	mov	r0, r4
 8002a74:	f7ff fe3b 	bl	80026ee <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002a78:	3601      	adds	r6, #1
 8002a7a:	68a3      	ldr	r3, [r4, #8]
 8002a7c:	42b3      	cmp	r3, r6
 8002a7e:	d912      	bls.n	8002aa6 <HAL_HCD_IRQHandler+0x14a>
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002a80:	f006 030f 	and.w	r3, r6, #15
 8002a84:	fa27 f303 	lsr.w	r3, r7, r3
 8002a88:	f013 0f01 	tst.w	r3, #1
 8002a8c:	d0f4      	beq.n	8002a78 <HAL_HCD_IRQHandler+0x11c>
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002a8e:	eb05 1346 	add.w	r3, r5, r6, lsl #5
 8002a92:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 8002a96:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8002a9a:	d0e9      	beq.n	8002a70 <HAL_HCD_IRQHandler+0x114>
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002a9c:	b2f1      	uxtb	r1, r6
 8002a9e:	4620      	mov	r0, r4
 8002aa0:	f7ff fcdd 	bl	800245e <HCD_HC_IN_IRQHandler>
 8002aa4:	e7e8      	b.n	8002a78 <HAL_HCD_IRQHandler+0x11c>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8002aa6:	6823      	ldr	r3, [r4, #0]
 8002aa8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002aac:	615a      	str	r2, [r3, #20]
 8002aae:	e75d      	b.n	800296c <HAL_HCD_IRQHandler+0x10>

08002ab0 <HAL_HCD_Start>:
  __HAL_LOCK(hhcd);
 8002ab0:	f890 32f8 	ldrb.w	r3, [r0, #760]	; 0x2f8
 8002ab4:	2b01      	cmp	r3, #1
 8002ab6:	d00e      	beq.n	8002ad6 <HAL_HCD_Start+0x26>
{
 8002ab8:	b510      	push	{r4, lr}
 8002aba:	4604      	mov	r4, r0
  __HAL_LOCK(hhcd);
 8002abc:	2101      	movs	r1, #1
 8002abe:	f880 12f8 	strb.w	r1, [r0, #760]	; 0x2f8
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8002ac2:	6800      	ldr	r0, [r0, #0]
 8002ac4:	f003 fae8 	bl	8006098 <USB_DriveVbus>
  __HAL_HCD_ENABLE(hhcd);
 8002ac8:	6820      	ldr	r0, [r4, #0]
 8002aca:	f003 f98d 	bl	8005de8 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8002ace:	2000      	movs	r0, #0
 8002ad0:	f884 02f8 	strb.w	r0, [r4, #760]	; 0x2f8
}
 8002ad4:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hhcd);
 8002ad6:	2002      	movs	r0, #2
}
 8002ad8:	4770      	bx	lr

08002ada <HAL_HCD_Stop>:
  __HAL_LOCK(hhcd);
 8002ada:	f890 32f8 	ldrb.w	r3, [r0, #760]	; 0x2f8
 8002ade:	2b01      	cmp	r3, #1
 8002ae0:	d00b      	beq.n	8002afa <HAL_HCD_Stop+0x20>
{
 8002ae2:	b510      	push	{r4, lr}
 8002ae4:	4604      	mov	r4, r0
  __HAL_LOCK(hhcd);
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	f880 32f8 	strb.w	r3, [r0, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8002aec:	6800      	ldr	r0, [r0, #0]
 8002aee:	f003 fc97 	bl	8006420 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8002af2:	2000      	movs	r0, #0
 8002af4:	f884 02f8 	strb.w	r0, [r4, #760]	; 0x2f8
}
 8002af8:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hhcd);
 8002afa:	2002      	movs	r0, #2
}
 8002afc:	4770      	bx	lr

08002afe <HAL_HCD_ResetPort>:
{
 8002afe:	b508      	push	{r3, lr}
  return (USB_ResetPort(hhcd->Instance));
 8002b00:	6800      	ldr	r0, [r0, #0]
 8002b02:	f003 faaa 	bl	800605a <USB_ResetPort>
}
 8002b06:	bd08      	pop	{r3, pc}

08002b08 <HAL_HCD_HC_GetURBState>:
  return hhcd->hc[chnum].urb_state;
 8002b08:	232c      	movs	r3, #44	; 0x2c
 8002b0a:	fb03 0001 	mla	r0, r3, r1, r0
}
 8002b0e:	f890 0060 	ldrb.w	r0, [r0, #96]	; 0x60
 8002b12:	4770      	bx	lr

08002b14 <HAL_HCD_HC_GetXferCount>:
  return hhcd->hc[chnum].xfer_count;
 8002b14:	232c      	movs	r3, #44	; 0x2c
 8002b16:	fb03 0001 	mla	r0, r3, r1, r0
}
 8002b1a:	6d00      	ldr	r0, [r0, #80]	; 0x50
 8002b1c:	4770      	bx	lr

08002b1e <HAL_HCD_GetCurrentFrame>:
{
 8002b1e:	b508      	push	{r3, lr}
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002b20:	6800      	ldr	r0, [r0, #0]
 8002b22:	f003 fae7 	bl	80060f4 <USB_GetCurrentFrame>
}
 8002b26:	bd08      	pop	{r3, pc}

08002b28 <HAL_HCD_GetCurrentSpeed>:
{
 8002b28:	b508      	push	{r3, lr}
  return (USB_GetHostSpeed(hhcd->Instance));
 8002b2a:	6800      	ldr	r0, [r0, #0]
 8002b2c:	f003 fad7 	bl	80060de <USB_GetHostSpeed>
}
 8002b30:	bd08      	pop	{r3, pc}

08002b32 <HAL_I2C_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b32:	2800      	cmp	r0, #0
 8002b34:	d059      	beq.n	8002bea <HAL_I2C_Init+0xb8>
{
 8002b36:	b510      	push	{r4, lr}
 8002b38:	4604      	mov	r4, r0
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b3a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d043      	beq.n	8002bca <HAL_I2C_Init+0x98>
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b42:	2324      	movs	r3, #36	; 0x24
 8002b44:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b48:	6822      	ldr	r2, [r4, #0]
 8002b4a:	6813      	ldr	r3, [r2, #0]
 8002b4c:	f023 0301 	bic.w	r3, r3, #1
 8002b50:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002b52:	6863      	ldr	r3, [r4, #4]
 8002b54:	6822      	ldr	r2, [r4, #0]
 8002b56:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8002b5a:	6113      	str	r3, [r2, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002b5c:	6822      	ldr	r2, [r4, #0]
 8002b5e:	6893      	ldr	r3, [r2, #8]
 8002b60:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002b64:	6093      	str	r3, [r2, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002b66:	68e3      	ldr	r3, [r4, #12]
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d033      	beq.n	8002bd4 <HAL_I2C_Init+0xa2>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002b6c:	68a3      	ldr	r3, [r4, #8]
 8002b6e:	6822      	ldr	r2, [r4, #0]
 8002b70:	f443 4304 	orr.w	r3, r3, #33792	; 0x8400
 8002b74:	6093      	str	r3, [r2, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002b76:	68e3      	ldr	r3, [r4, #12]
 8002b78:	2b02      	cmp	r3, #2
 8002b7a:	d031      	beq.n	8002be0 <HAL_I2C_Init+0xae>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002b7c:	6822      	ldr	r2, [r4, #0]
 8002b7e:	6853      	ldr	r3, [r2, #4]
 8002b80:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002b84:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b88:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002b8a:	6822      	ldr	r2, [r4, #0]
 8002b8c:	68d3      	ldr	r3, [r2, #12]
 8002b8e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002b92:	60d3      	str	r3, [r2, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002b94:	6923      	ldr	r3, [r4, #16]
 8002b96:	6962      	ldr	r2, [r4, #20]
 8002b98:	4313      	orrs	r3, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002b9a:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002b9c:	6822      	ldr	r2, [r4, #0]
 8002b9e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002ba2:	60d3      	str	r3, [r2, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002ba4:	69e3      	ldr	r3, [r4, #28]
 8002ba6:	6a21      	ldr	r1, [r4, #32]
 8002ba8:	6822      	ldr	r2, [r4, #0]
 8002baa:	430b      	orrs	r3, r1
 8002bac:	6013      	str	r3, [r2, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002bae:	6822      	ldr	r2, [r4, #0]
 8002bb0:	6813      	ldr	r3, [r2, #0]
 8002bb2:	f043 0301 	orr.w	r3, r3, #1
 8002bb6:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bb8:	2000      	movs	r0, #0
 8002bba:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002bbc:	2320      	movs	r3, #32
 8002bbe:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002bc2:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bc4:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42

  return HAL_OK;
}
 8002bc8:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8002bca:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8002bce:	f7fd fec1 	bl	8000954 <HAL_I2C_MspInit>
 8002bd2:	e7b6      	b.n	8002b42 <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002bd4:	68a3      	ldr	r3, [r4, #8]
 8002bd6:	6822      	ldr	r2, [r4, #0]
 8002bd8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002bdc:	6093      	str	r3, [r2, #8]
 8002bde:	e7ca      	b.n	8002b76 <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002be0:	6823      	ldr	r3, [r4, #0]
 8002be2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002be6:	605a      	str	r2, [r3, #4]
 8002be8:	e7c8      	b.n	8002b7c <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 8002bea:	2001      	movs	r0, #1
}
 8002bec:	4770      	bx	lr

08002bee <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002bee:	4603      	mov	r3, r0
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002bf0:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8002bf4:	b2d2      	uxtb	r2, r2
 8002bf6:	2a20      	cmp	r2, #32
 8002bf8:	d123      	bne.n	8002c42 <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bfa:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 8002bfe:	2a01      	cmp	r2, #1
 8002c00:	d021      	beq.n	8002c46 <HAL_I2CEx_ConfigAnalogFilter+0x58>
 8002c02:	2201      	movs	r2, #1
 8002c04:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c08:	2224      	movs	r2, #36	; 0x24
 8002c0a:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002c0e:	6800      	ldr	r0, [r0, #0]
 8002c10:	6802      	ldr	r2, [r0, #0]
 8002c12:	f022 0201 	bic.w	r2, r2, #1
 8002c16:	6002      	str	r2, [r0, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002c18:	6818      	ldr	r0, [r3, #0]
 8002c1a:	6802      	ldr	r2, [r0, #0]
 8002c1c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002c20:	6002      	str	r2, [r0, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002c22:	6818      	ldr	r0, [r3, #0]
 8002c24:	6802      	ldr	r2, [r0, #0]
 8002c26:	4311      	orrs	r1, r2
 8002c28:	6001      	str	r1, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002c2a:	6819      	ldr	r1, [r3, #0]
 8002c2c:	680a      	ldr	r2, [r1, #0]
 8002c2e:	f042 0201 	orr.w	r2, r2, #1
 8002c32:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c34:	2220      	movs	r2, #32
 8002c36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c3a:	2000      	movs	r0, #0
 8002c3c:	f883 0040 	strb.w	r0, [r3, #64]	; 0x40

    return HAL_OK;
 8002c40:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8002c42:	2002      	movs	r0, #2
 8002c44:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8002c46:	2002      	movs	r0, #2
  }
}
 8002c48:	4770      	bx	lr

08002c4a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002c4a:	4603      	mov	r3, r0

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c4c:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8002c50:	b2d2      	uxtb	r2, r2
 8002c52:	2a20      	cmp	r2, #32
 8002c54:	d121      	bne.n	8002c9a <HAL_I2CEx_ConfigDigitalFilter+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c56:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 8002c5a:	2a01      	cmp	r2, #1
 8002c5c:	d01f      	beq.n	8002c9e <HAL_I2CEx_ConfigDigitalFilter+0x54>
 8002c5e:	2201      	movs	r2, #1
 8002c60:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c64:	2224      	movs	r2, #36	; 0x24
 8002c66:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002c6a:	6800      	ldr	r0, [r0, #0]
 8002c6c:	6802      	ldr	r2, [r0, #0]
 8002c6e:	f022 0201 	bic.w	r2, r2, #1
 8002c72:	6002      	str	r2, [r0, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002c74:	6818      	ldr	r0, [r3, #0]
 8002c76:	6802      	ldr	r2, [r0, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002c78:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002c7c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002c80:	6002      	str	r2, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002c82:	6819      	ldr	r1, [r3, #0]
 8002c84:	680a      	ldr	r2, [r1, #0]
 8002c86:	f042 0201 	orr.w	r2, r2, #1
 8002c8a:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c8c:	2220      	movs	r2, #32
 8002c8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c92:	2000      	movs	r0, #0
 8002c94:	f883 0040 	strb.w	r0, [r3, #64]	; 0x40

    return HAL_OK;
 8002c98:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8002c9a:	2002      	movs	r0, #2
 8002c9c:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8002c9e:	2002      	movs	r0, #2
  }
}
 8002ca0:	4770      	bx	lr
	...

08002ca4 <OSPI_ConfigCmd>:
  * @param  hospi : OSPI handle
  * @param  cmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
 8002ca4:	b5f0      	push	{r4, r5, r6, r7, lr}
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
 8002ca6:	6802      	ldr	r2, [r0, #0]
 8002ca8:	6813      	ldr	r3, [r2, #0]
 8002caa:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8002cae:	6013      	str	r3, [r2, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
 8002cb0:	6883      	ldr	r3, [r0, #8]
 8002cb2:	b933      	cbnz	r3, 8002cc2 <OSPI_ConfigCmd+0x1e>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FSEL, cmd->FlashId);
 8002cb4:	6802      	ldr	r2, [r0, #0]
 8002cb6:	6813      	ldr	r3, [r2, #0]
 8002cb8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002cbc:	684c      	ldr	r4, [r1, #4]
 8002cbe:	4323      	orrs	r3, r4
 8002cc0:	6013      	str	r3, [r2, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 8002cc2:	680b      	ldr	r3, [r1, #0]
 8002cc4:	2b02      	cmp	r3, #2
 8002cc6:	d04b      	beq.n	8002d60 <OSPI_ConfigCmd+0xbc>
    ir_reg  = &(hospi->Instance->WIR);
    abr_reg = &(hospi->Instance->WABR);
  }
  else
  {
    ccr_reg = &(hospi->Instance->CCR);
 8002cc8:	6803      	ldr	r3, [r0, #0]
 8002cca:	f503 7280 	add.w	r2, r3, #256	; 0x100
    tcr_reg = &(hospi->Instance->TCR);
 8002cce:	f503 7e84 	add.w	lr, r3, #264	; 0x108
    ir_reg  = &(hospi->Instance->IR);
 8002cd2:	f503 7c88 	add.w	ip, r3, #272	; 0x110
    abr_reg = &(hospi->Instance->ABR);
 8002cd6:	f503 7390 	add.w	r3, r3, #288	; 0x120
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
 8002cda:	6ccc      	ldr	r4, [r1, #76]	; 0x4c
 8002cdc:	6c8d      	ldr	r5, [r1, #72]	; 0x48
 8002cde:	432c      	orrs	r4, r5
 8002ce0:	6014      	str	r4, [r2, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
 8002ce2:	6acc      	ldr	r4, [r1, #44]	; 0x2c
 8002ce4:	b15c      	cbz	r4, 8002cfe <OSPI_ConfigCmd+0x5a>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
 8002ce6:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 8002ce8:	601c      	str	r4, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
 8002cea:	6813      	ldr	r3, [r2, #0]
 8002cec:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8002cf0:	6acc      	ldr	r4, [r1, #44]	; 0x2c
 8002cf2:	6b4d      	ldr	r5, [r1, #52]	; 0x34
 8002cf4:	432c      	orrs	r4, r5
 8002cf6:	6b0d      	ldr	r5, [r1, #48]	; 0x30
 8002cf8:	432c      	orrs	r4, r5
 8002cfa:	4323      	orrs	r3, r4
 8002cfc:	6013      	str	r3, [r2, #0]
                           (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
 8002cfe:	f8de 3000 	ldr.w	r3, [lr]
 8002d02:	f023 031f 	bic.w	r3, r3, #31
 8002d06:	6c4c      	ldr	r4, [r1, #68]	; 0x44
 8002d08:	4323      	orrs	r3, r4
 8002d0a:	f8ce 3000 	str.w	r3, [lr]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8002d0e:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 8002d10:	b12b      	cbz	r3, 8002d1e <OSPI_ConfigCmd+0x7a>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8002d12:	680b      	ldr	r3, [r1, #0]
 8002d14:	b91b      	cbnz	r3, 8002d1e <OSPI_ConfigCmd+0x7a>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
 8002d16:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8002d18:	6804      	ldr	r4, [r0, #0]
 8002d1a:	3b01      	subs	r3, #1
 8002d1c:	6423      	str	r3, [r4, #64]	; 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
 8002d1e:	68cb      	ldr	r3, [r1, #12]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d06d      	beq.n	8002e00 <OSPI_ConfigCmd+0x15c>
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 8002d24:	69cc      	ldr	r4, [r1, #28]
 8002d26:	2c00      	cmp	r4, #0
 8002d28:	d040      	beq.n	8002dac <OSPI_ConfigCmd+0x108>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8002d2a:	6b8d      	ldr	r5, [r1, #56]	; 0x38
 8002d2c:	b315      	cbz	r5, 8002d74 <OSPI_ConfigCmd+0xd0>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 8002d2e:	6817      	ldr	r7, [r2, #0]
 8002d30:	4e46      	ldr	r6, [pc, #280]	; (8002e4c <OSPI_ConfigCmd+0x1a8>)
 8002d32:	403e      	ands	r6, r7
 8002d34:	694f      	ldr	r7, [r1, #20]
 8002d36:	433b      	orrs	r3, r7
 8002d38:	690f      	ldr	r7, [r1, #16]
 8002d3a:	433b      	orrs	r3, r7
 8002d3c:	4323      	orrs	r3, r4
 8002d3e:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8002d40:	4323      	orrs	r3, r4
 8002d42:	6a0c      	ldr	r4, [r1, #32]
 8002d44:	4323      	orrs	r3, r4
 8002d46:	431d      	orrs	r5, r3
 8002d48:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002d4a:	431d      	orrs	r5, r3
 8002d4c:	432e      	orrs	r6, r5
 8002d4e:	6016      	str	r6, [r2, #0]
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 8002d50:	688b      	ldr	r3, [r1, #8]
 8002d52:	f8cc 3000 	str.w	r3, [ip]

      /* Configure the AR register with the address value */
      hospi->Instance->AR = cmd->Address;
 8002d56:	6803      	ldr	r3, [r0, #0]
 8002d58:	698a      	ldr	r2, [r1, #24]
 8002d5a:	649a      	str	r2, [r3, #72]	; 0x48
  HAL_StatusTypeDef status = HAL_OK;
 8002d5c:	2000      	movs	r0, #0
    }
  }

  /* Return function status */
  return status;
}
 8002d5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ccr_reg = &(hospi->Instance->WCCR);
 8002d60:	6803      	ldr	r3, [r0, #0]
 8002d62:	f503 72c0 	add.w	r2, r3, #384	; 0x180
    tcr_reg = &(hospi->Instance->WTCR);
 8002d66:	f503 7ec4 	add.w	lr, r3, #392	; 0x188
    ir_reg  = &(hospi->Instance->WIR);
 8002d6a:	f503 7cc8 	add.w	ip, r3, #400	; 0x190
    abr_reg = &(hospi->Instance->WABR);
 8002d6e:	f503 73d0 	add.w	r3, r3, #416	; 0x1a0
 8002d72:	e7b2      	b.n	8002cda <OSPI_ConfigCmd+0x36>
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 8002d74:	6815      	ldr	r5, [r2, #0]
 8002d76:	f425 557c 	bic.w	r5, r5, #16128	; 0x3f00
 8002d7a:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8002d7e:	694e      	ldr	r6, [r1, #20]
 8002d80:	431e      	orrs	r6, r3
 8002d82:	690b      	ldr	r3, [r1, #16]
 8002d84:	431e      	orrs	r6, r3
 8002d86:	4334      	orrs	r4, r6
 8002d88:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8002d8a:	431c      	orrs	r4, r3
 8002d8c:	6a0b      	ldr	r3, [r1, #32]
 8002d8e:	431c      	orrs	r4, r3
 8002d90:	4325      	orrs	r5, r4
 8002d92:	6015      	str	r5, [r2, #0]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8002d94:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002d96:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002d9a:	d1d9      	bne.n	8002d50 <OSPI_ConfigCmd+0xac>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 8002d9c:	694b      	ldr	r3, [r1, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8002d9e:	2b08      	cmp	r3, #8
 8002da0:	d1d6      	bne.n	8002d50 <OSPI_ConfigCmd+0xac>
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 8002da2:	6813      	ldr	r3, [r2, #0]
 8002da4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002da8:	6013      	str	r3, [r2, #0]
 8002daa:	e7d1      	b.n	8002d50 <OSPI_ConfigCmd+0xac>
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8002dac:	6b8c      	ldr	r4, [r1, #56]	; 0x38
 8002dae:	b194      	cbz	r4, 8002dd6 <OSPI_ConfigCmd+0x132>
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
 8002db0:	6810      	ldr	r0, [r2, #0]
 8002db2:	f020 6070 	bic.w	r0, r0, #251658240	; 0xf000000
 8002db6:	f020 003f 	bic.w	r0, r0, #63	; 0x3f
 8002dba:	694d      	ldr	r5, [r1, #20]
 8002dbc:	431d      	orrs	r5, r3
 8002dbe:	690b      	ldr	r3, [r1, #16]
 8002dc0:	431d      	orrs	r5, r3
 8002dc2:	432c      	orrs	r4, r5
 8002dc4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002dc6:	431c      	orrs	r4, r3
 8002dc8:	4320      	orrs	r0, r4
 8002dca:	6010      	str	r0, [r2, #0]
      *ir_reg = cmd->Instruction;
 8002dcc:	688b      	ldr	r3, [r1, #8]
 8002dce:	f8cc 3000 	str.w	r3, [ip]
  HAL_StatusTypeDef status = HAL_OK;
 8002dd2:	2000      	movs	r0, #0
 8002dd4:	e7c3      	b.n	8002d5e <OSPI_ConfigCmd+0xba>
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
 8002dd6:	6814      	ldr	r4, [r2, #0]
 8002dd8:	f024 043f 	bic.w	r4, r4, #63	; 0x3f
 8002ddc:	694d      	ldr	r5, [r1, #20]
 8002dde:	432b      	orrs	r3, r5
 8002de0:	690d      	ldr	r5, [r1, #16]
 8002de2:	432b      	orrs	r3, r5
 8002de4:	4323      	orrs	r3, r4
 8002de6:	6013      	str	r3, [r2, #0]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8002de8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002dea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002dee:	d1ed      	bne.n	8002dcc <OSPI_ConfigCmd+0x128>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 8002df0:	694b      	ldr	r3, [r1, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8002df2:	2b08      	cmp	r3, #8
 8002df4:	d1ea      	bne.n	8002dcc <OSPI_ConfigCmd+0x128>
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 8002df6:	6813      	ldr	r3, [r2, #0]
 8002df8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002dfc:	6013      	str	r3, [r2, #0]
 8002dfe:	e7e5      	b.n	8002dcc <OSPI_ConfigCmd+0x128>
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 8002e00:	69cb      	ldr	r3, [r1, #28]
 8002e02:	b1f3      	cbz	r3, 8002e42 <OSPI_ConfigCmd+0x19e>
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8002e04:	6b8c      	ldr	r4, [r1, #56]	; 0x38
 8002e06:	b194      	cbz	r4, 8002e2e <OSPI_ConfigCmd+0x18a>
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
 8002e08:	6815      	ldr	r5, [r2, #0]
 8002e0a:	f025 6570 	bic.w	r5, r5, #251658240	; 0xf000000
 8002e0e:	f425 557c 	bic.w	r5, r5, #16128	; 0x3f00
 8002e12:	6a4e      	ldr	r6, [r1, #36]	; 0x24
 8002e14:	4333      	orrs	r3, r6
 8002e16:	6a0e      	ldr	r6, [r1, #32]
 8002e18:	4333      	orrs	r3, r6
 8002e1a:	431c      	orrs	r4, r3
 8002e1c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002e1e:	431c      	orrs	r4, r3
 8002e20:	4325      	orrs	r5, r4
 8002e22:	6015      	str	r5, [r2, #0]
      hospi->Instance->AR = cmd->Address;
 8002e24:	6803      	ldr	r3, [r0, #0]
 8002e26:	698a      	ldr	r2, [r1, #24]
 8002e28:	649a      	str	r2, [r3, #72]	; 0x48
  HAL_StatusTypeDef status = HAL_OK;
 8002e2a:	2000      	movs	r0, #0
 8002e2c:	e797      	b.n	8002d5e <OSPI_ConfigCmd+0xba>
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
 8002e2e:	6814      	ldr	r4, [r2, #0]
 8002e30:	f424 547c 	bic.w	r4, r4, #16128	; 0x3f00
 8002e34:	6a4d      	ldr	r5, [r1, #36]	; 0x24
 8002e36:	432b      	orrs	r3, r5
 8002e38:	6a0d      	ldr	r5, [r1, #32]
 8002e3a:	432b      	orrs	r3, r5
 8002e3c:	4323      	orrs	r3, r4
 8002e3e:	6013      	str	r3, [r2, #0]
 8002e40:	e7f0      	b.n	8002e24 <OSPI_ConfigCmd+0x180>
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8002e42:	2308      	movs	r3, #8
 8002e44:	6483      	str	r3, [r0, #72]	; 0x48
      status = HAL_ERROR;
 8002e46:	2001      	movs	r0, #1
 8002e48:	e789      	b.n	8002d5e <OSPI_ConfigCmd+0xba>
 8002e4a:	bf00      	nop
 8002e4c:	f0ffc0c0 	.word	0xf0ffc0c0

08002e50 <OSPIM_GetConfig>:
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t reg;
  uint32_t value = 0U;
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 8002e50:	1e43      	subs	r3, r0, #1
 8002e52:	b2db      	uxtb	r3, r3
 8002e54:	2b01      	cmp	r3, #1
 8002e56:	d901      	bls.n	8002e5c <OSPIM_GetConfig+0xc>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 8002e58:	2001      	movs	r0, #1
 8002e5a:	4770      	bx	lr
  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 8002e5c:	2900      	cmp	r1, #0
 8002e5e:	d05d      	beq.n	8002f1c <OSPIM_GetConfig+0xcc>
{
 8002e60:	b410      	push	{r4}
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 8002e62:	2300      	movs	r3, #0
 8002e64:	600b      	str	r3, [r1, #0]
    cfg->DQSPort    = 0U;
 8002e66:	604b      	str	r3, [r1, #4]
    cfg->NCSPort    = 0U;
 8002e68:	608b      	str	r3, [r1, #8]
    cfg->IOLowPort  = 0U;
 8002e6a:	60cb      	str	r3, [r1, #12]
    cfg->IOHighPort = 0U;
 8002e6c:	610b      	str	r3, [r1, #16]

    if (instance_nb == 2U)
 8002e6e:	2802      	cmp	r0, #2
 8002e70:	d002      	beq.n	8002e78 <OSPIM_GetConfig+0x28>
  uint32_t value = 0U;
 8002e72:	461c      	mov	r4, r3
      }
#endif
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8002e74:	2200      	movs	r2, #0
 8002e76:	e00b      	b.n	8002e90 <OSPIM_GetConfig+0x40>
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 8002e78:	4c29      	ldr	r4, [pc, #164]	; (8002f20 <OSPIM_GetConfig+0xd0>)
 8002e7a:	e7fb      	b.n	8002e74 <OSPIM_GetConfig+0x24>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index+1U));
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index+1U));
 8002e7c:	1c50      	adds	r0, r2, #1
 8002e7e:	f040 7080 	orr.w	r0, r0, #16777216	; 0x1000000
 8002e82:	60c8      	str	r0, [r1, #12]
 8002e84:	e036      	b.n	8002ef4 <OSPIM_GetConfig+0xa4>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index+1U));
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index+1U));
 8002e86:	1c53      	adds	r3, r2, #1
 8002e88:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e8c:	610b      	str	r3, [r1, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8002e8e:	3201      	adds	r2, #1
 8002e90:	2a01      	cmp	r2, #1
 8002e92:	d83f      	bhi.n	8002f14 <OSPIM_GetConfig+0xc4>
      reg = OCTOSPIM->PCR[index];
 8002e94:	0090      	lsls	r0, r2, #2
 8002e96:	4b23      	ldr	r3, [pc, #140]	; (8002f24 <OSPIM_GetConfig+0xd4>)
 8002e98:	581b      	ldr	r3, [r3, r0]
      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 8002e9a:	f013 0f01 	tst.w	r3, #1
 8002e9e:	d006      	beq.n	8002eae <OSPIM_GetConfig+0x5e>
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 8002ea0:	ea84 0003 	eor.w	r0, r4, r3
 8002ea4:	f010 0f02 	tst.w	r0, #2
 8002ea8:	d101      	bne.n	8002eae <OSPIM_GetConfig+0x5e>
          cfg->ClkPort = index+1U;
 8002eaa:	1c50      	adds	r0, r2, #1
 8002eac:	6008      	str	r0, [r1, #0]
      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 8002eae:	f013 0f10 	tst.w	r3, #16
 8002eb2:	d006      	beq.n	8002ec2 <OSPIM_GetConfig+0x72>
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 8002eb4:	ea84 0003 	eor.w	r0, r4, r3
 8002eb8:	f010 0f20 	tst.w	r0, #32
 8002ebc:	d101      	bne.n	8002ec2 <OSPIM_GetConfig+0x72>
          cfg->DQSPort = index+1U;
 8002ebe:	1c50      	adds	r0, r2, #1
 8002ec0:	6048      	str	r0, [r1, #4]
      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 8002ec2:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002ec6:	d006      	beq.n	8002ed6 <OSPIM_GetConfig+0x86>
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 8002ec8:	ea84 0003 	eor.w	r0, r4, r3
 8002ecc:	f410 7f00 	tst.w	r0, #512	; 0x200
 8002ed0:	d101      	bne.n	8002ed6 <OSPIM_GetConfig+0x86>
          cfg->NCSPort = index+1U;
 8002ed2:	1c50      	adds	r0, r2, #1
 8002ed4:	6088      	str	r0, [r1, #8]
      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 8002ed6:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002eda:	d00b      	beq.n	8002ef4 <OSPIM_GetConfig+0xa4>
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 8002edc:	ea84 0003 	eor.w	r0, r4, r3
 8002ee0:	f410 2f80 	tst.w	r0, #262144	; 0x40000
 8002ee4:	d106      	bne.n	8002ef4 <OSPIM_GetConfig+0xa4>
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 8002ee6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002eea:	d1c7      	bne.n	8002e7c <OSPIM_GetConfig+0x2c>
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index+1U));
 8002eec:	1c50      	adds	r0, r2, #1
 8002eee:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 8002ef2:	60c8      	str	r0, [r1, #12]
      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 8002ef4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8002ef8:	d0c9      	beq.n	8002e8e <OSPIM_GetConfig+0x3e>
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 8002efa:	ea84 0003 	eor.w	r0, r4, r3
 8002efe:	f010 6f80 	tst.w	r0, #67108864	; 0x4000000
 8002f02:	d1c4      	bne.n	8002e8e <OSPIM_GetConfig+0x3e>
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 8002f04:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002f08:	d1bd      	bne.n	8002e86 <OSPIM_GetConfig+0x36>
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index+1U));
 8002f0a:	1c53      	adds	r3, r2, #1
 8002f0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f10:	610b      	str	r3, [r1, #16]
 8002f12:	e7bc      	b.n	8002e8e <OSPIM_GetConfig+0x3e>
  HAL_StatusTypeDef status = HAL_OK;
 8002f14:	2000      	movs	r0, #0
    }
  }

  /* Return function status */
  return status;
}
 8002f16:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002f1a:	4770      	bx	lr
    status = HAL_ERROR;
 8002f1c:	2001      	movs	r0, #1
}
 8002f1e:	4770      	bx	lr
 8002f20:	04040222 	.word	0x04040222
 8002f24:	50061c04 	.word	0x50061c04

08002f28 <OSPI_WaitFlagStateUntilTimeout>:
{
 8002f28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002f2c:	4605      	mov	r5, r0
 8002f2e:	460f      	mov	r7, r1
 8002f30:	4616      	mov	r6, r2
 8002f32:	4699      	mov	r9, r3
 8002f34:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8002f38:	682c      	ldr	r4, [r5, #0]
 8002f3a:	6a24      	ldr	r4, [r4, #32]
 8002f3c:	423c      	tst	r4, r7
 8002f3e:	bf14      	ite	ne
 8002f40:	f04f 0c01 	movne.w	ip, #1
 8002f44:	f04f 0c00 	moveq.w	ip, #0
 8002f48:	45b4      	cmp	ip, r6
 8002f4a:	d014      	beq.n	8002f76 <OSPI_WaitFlagStateUntilTimeout+0x4e>
    if (Timeout != HAL_MAX_DELAY)
 8002f4c:	f1b8 3fff 	cmp.w	r8, #4294967295
 8002f50:	d0f2      	beq.n	8002f38 <OSPI_WaitFlagStateUntilTimeout+0x10>
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f52:	f7fe fd0b 	bl	800196c <HAL_GetTick>
 8002f56:	eba0 0009 	sub.w	r0, r0, r9
 8002f5a:	4540      	cmp	r0, r8
 8002f5c:	d802      	bhi.n	8002f64 <OSPI_WaitFlagStateUntilTimeout+0x3c>
 8002f5e:	f1b8 0f00 	cmp.w	r8, #0
 8002f62:	d1e9      	bne.n	8002f38 <OSPI_WaitFlagStateUntilTimeout+0x10>
        hospi->State     = HAL_OSPI_STATE_ERROR;
 8002f64:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f68:	646b      	str	r3, [r5, #68]	; 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 8002f6a:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8002f6c:	f043 0301 	orr.w	r3, r3, #1
 8002f70:	64ab      	str	r3, [r5, #72]	; 0x48
        return HAL_ERROR;
 8002f72:	2001      	movs	r0, #1
 8002f74:	e000      	b.n	8002f78 <OSPI_WaitFlagStateUntilTimeout+0x50>
  return HAL_OK;
 8002f76:	2000      	movs	r0, #0
}
 8002f78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08002f7c <HAL_OSPI_Command>:
{
 8002f7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f80:	b082      	sub	sp, #8
 8002f82:	4604      	mov	r4, r0
 8002f84:	4688      	mov	r8, r1
 8002f86:	4617      	mov	r7, r2
  uint32_t tickstart = HAL_GetTick();
 8002f88:	f7fe fcf0 	bl	800196c <HAL_GetTick>
 8002f8c:	4606      	mov	r6, r0
  state = hospi->State;
 8002f8e:	6c65      	ldr	r5, [r4, #68]	; 0x44
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 8002f90:	2d02      	cmp	r5, #2
 8002f92:	d009      	beq.n	8002fa8 <HAL_OSPI_Command+0x2c>
 8002f94:	2d14      	cmp	r5, #20
 8002f96:	d024      	beq.n	8002fe2 <HAL_OSPI_Command+0x66>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG))     ||
 8002f98:	2d24      	cmp	r5, #36	; 0x24
 8002f9a:	d027      	beq.n	8002fec <HAL_OSPI_Command+0x70>
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8002f9c:	2310      	movs	r3, #16
 8002f9e:	64a3      	str	r3, [r4, #72]	; 0x48
    status = HAL_ERROR;
 8002fa0:	2001      	movs	r0, #1
}
 8002fa2:	b002      	add	sp, #8
 8002fa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 8002fa8:	68e3      	ldr	r3, [r4, #12]
 8002faa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002fae:	d0f1      	beq.n	8002f94 <HAL_OSPI_Command+0x18>
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8002fb0:	9700      	str	r7, [sp, #0]
 8002fb2:	4633      	mov	r3, r6
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	2120      	movs	r1, #32
 8002fb8:	4620      	mov	r0, r4
 8002fba:	f7ff ffb5 	bl	8002f28 <OSPI_WaitFlagStateUntilTimeout>
    if (status == HAL_OK)
 8002fbe:	2800      	cmp	r0, #0
 8002fc0:	d1ef      	bne.n	8002fa2 <HAL_OSPI_Command+0x26>
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8002fc2:	64a0      	str	r0, [r4, #72]	; 0x48
      status = OSPI_ConfigCmd(hospi, cmd);
 8002fc4:	4641      	mov	r1, r8
 8002fc6:	4620      	mov	r0, r4
 8002fc8:	f7ff fe6c 	bl	8002ca4 <OSPI_ConfigCmd>
      if (status == HAL_OK)
 8002fcc:	2800      	cmp	r0, #0
 8002fce:	d1e8      	bne.n	8002fa2 <HAL_OSPI_Command+0x26>
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
 8002fd0:	f8d8 3038 	ldr.w	r3, [r8, #56]	; 0x38
 8002fd4:	b17b      	cbz	r3, 8002ff6 <HAL_OSPI_Command+0x7a>
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8002fd6:	f8d8 3000 	ldr.w	r3, [r8]
 8002fda:	b9bb      	cbnz	r3, 800300c <HAL_OSPI_Command+0x90>
            hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8002fdc:	2304      	movs	r3, #4
 8002fde:	6463      	str	r3, [r4, #68]	; 0x44
 8002fe0:	e7df      	b.n	8002fa2 <HAL_OSPI_Command+0x26>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG))     ||
 8002fe2:	f8d8 3000 	ldr.w	r3, [r8]
 8002fe6:	2b02      	cmp	r3, #2
 8002fe8:	d1d6      	bne.n	8002f98 <HAL_OSPI_Command+0x1c>
 8002fea:	e7e1      	b.n	8002fb0 <HAL_OSPI_Command+0x34>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)))
 8002fec:	f8d8 3000 	ldr.w	r3, [r8]
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d1d3      	bne.n	8002f9c <HAL_OSPI_Command+0x20>
 8002ff4:	e7dc      	b.n	8002fb0 <HAL_OSPI_Command+0x34>
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8002ff6:	9700      	str	r7, [sp, #0]
 8002ff8:	4633      	mov	r3, r6
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	2102      	movs	r1, #2
 8002ffe:	4620      	mov	r0, r4
 8003000:	f7ff ff92 	bl	8002f28 <OSPI_WaitFlagStateUntilTimeout>
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8003004:	6823      	ldr	r3, [r4, #0]
 8003006:	2202      	movs	r2, #2
 8003008:	625a      	str	r2, [r3, #36]	; 0x24
 800300a:	e7ca      	b.n	8002fa2 <HAL_OSPI_Command+0x26>
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
 800300c:	2b01      	cmp	r3, #1
 800300e:	d005      	beq.n	800301c <HAL_OSPI_Command+0xa0>
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
 8003010:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003012:	2b14      	cmp	r3, #20
 8003014:	d00b      	beq.n	800302e <HAL_OSPI_Command+0xb2>
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
 8003016:	2324      	movs	r3, #36	; 0x24
 8003018:	6463      	str	r3, [r4, #68]	; 0x44
 800301a:	e7c2      	b.n	8002fa2 <HAL_OSPI_Command+0x26>
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
 800301c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800301e:	2b24      	cmp	r3, #36	; 0x24
 8003020:	d002      	beq.n	8003028 <HAL_OSPI_Command+0xac>
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
 8003022:	2314      	movs	r3, #20
 8003024:	6463      	str	r3, [r4, #68]	; 0x44
 8003026:	e7bc      	b.n	8002fa2 <HAL_OSPI_Command+0x26>
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8003028:	2304      	movs	r3, #4
 800302a:	6463      	str	r3, [r4, #68]	; 0x44
 800302c:	e7b9      	b.n	8002fa2 <HAL_OSPI_Command+0x26>
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 800302e:	2304      	movs	r3, #4
 8003030:	6463      	str	r3, [r4, #68]	; 0x44
 8003032:	e7b6      	b.n	8002fa2 <HAL_OSPI_Command+0x26>

08003034 <HAL_OSPI_Transmit>:
{
 8003034:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003038:	b082      	sub	sp, #8
 800303a:	4604      	mov	r4, r0
 800303c:	4688      	mov	r8, r1
 800303e:	4616      	mov	r6, r2
  uint32_t tickstart = HAL_GetTick();
 8003040:	f7fe fc94 	bl	800196c <HAL_GetTick>
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 8003044:	6827      	ldr	r7, [r4, #0]
  if (pData == NULL)
 8003046:	f1b8 0f00 	cmp.w	r8, #0
 800304a:	d00a      	beq.n	8003062 <HAL_OSPI_Transmit+0x2e>
 800304c:	4605      	mov	r5, r0
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 800304e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003050:	2b04      	cmp	r3, #4
 8003052:	d00a      	beq.n	800306a <HAL_OSPI_Transmit+0x36>
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8003054:	2310      	movs	r3, #16
 8003056:	64a3      	str	r3, [r4, #72]	; 0x48
      status = HAL_ERROR;
 8003058:	2301      	movs	r3, #1
}
 800305a:	4618      	mov	r0, r3
 800305c:	b002      	add	sp, #8
 800305e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8003062:	2308      	movs	r3, #8
 8003064:	64a3      	str	r3, [r4, #72]	; 0x48
    status = HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	e7f7      	b.n	800305a <HAL_OSPI_Transmit+0x26>
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 800306a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800306c:	3301      	adds	r3, #1
 800306e:	63e3      	str	r3, [r4, #60]	; 0x3c
      hospi->XferSize  = hospi->XferCount;
 8003070:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003072:	63a3      	str	r3, [r4, #56]	; 0x38
      hospi->pBuffPtr  = pData;
 8003074:	f8c4 8034 	str.w	r8, [r4, #52]	; 0x34
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 800307e:	603b      	str	r3, [r7, #0]
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_FT, SET, tickstart, Timeout);
 8003080:	9600      	str	r6, [sp, #0]
 8003082:	462b      	mov	r3, r5
 8003084:	2201      	movs	r2, #1
 8003086:	2104      	movs	r1, #4
 8003088:	4620      	mov	r0, r4
 800308a:	f7ff ff4d 	bl	8002f28 <OSPI_WaitFlagStateUntilTimeout>
        if (status != HAL_OK)
 800308e:	4603      	mov	r3, r0
 8003090:	b960      	cbnz	r0, 80030ac <HAL_OSPI_Transmit+0x78>
        *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 8003092:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8003094:	7812      	ldrb	r2, [r2, #0]
 8003096:	f887 2050 	strb.w	r2, [r7, #80]	; 0x50
        hospi->pBuffPtr++;
 800309a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800309c:	3101      	adds	r1, #1
 800309e:	6361      	str	r1, [r4, #52]	; 0x34
        hospi->XferCount--;
 80030a0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80030a2:	3901      	subs	r1, #1
 80030a4:	63e1      	str	r1, [r4, #60]	; 0x3c
      } while (hospi->XferCount > 0U);
 80030a6:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80030a8:	2a00      	cmp	r2, #0
 80030aa:	d1e9      	bne.n	8003080 <HAL_OSPI_Transmit+0x4c>
      if (status == HAL_OK)
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d1d4      	bne.n	800305a <HAL_OSPI_Transmit+0x26>
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 80030b0:	9600      	str	r6, [sp, #0]
 80030b2:	462b      	mov	r3, r5
 80030b4:	2201      	movs	r2, #1
 80030b6:	2102      	movs	r1, #2
 80030b8:	4620      	mov	r0, r4
 80030ba:	f7ff ff35 	bl	8002f28 <OSPI_WaitFlagStateUntilTimeout>
        if (status == HAL_OK)
 80030be:	4603      	mov	r3, r0
 80030c0:	2800      	cmp	r0, #0
 80030c2:	d1ca      	bne.n	800305a <HAL_OSPI_Transmit+0x26>
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 80030c4:	6821      	ldr	r1, [r4, #0]
 80030c6:	2202      	movs	r2, #2
 80030c8:	624a      	str	r2, [r1, #36]	; 0x24
          hospi->State = HAL_OSPI_STATE_READY;
 80030ca:	6462      	str	r2, [r4, #68]	; 0x44
 80030cc:	e7c5      	b.n	800305a <HAL_OSPI_Transmit+0x26>

080030ce <HAL_OSPI_Receive>:
{
 80030ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80030d2:	b082      	sub	sp, #8
 80030d4:	4604      	mov	r4, r0
 80030d6:	4688      	mov	r8, r1
 80030d8:	4617      	mov	r7, r2
  uint32_t tickstart = HAL_GetTick();
 80030da:	f7fe fc47 	bl	800196c <HAL_GetTick>
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 80030de:	6825      	ldr	r5, [r4, #0]
  uint32_t addr_reg = hospi->Instance->AR;
 80030e0:	6caa      	ldr	r2, [r5, #72]	; 0x48
  uint32_t ir_reg = hospi->Instance->IR;
 80030e2:	f8d5 1110 	ldr.w	r1, [r5, #272]	; 0x110
  if (pData == NULL)
 80030e6:	f1b8 0f00 	cmp.w	r8, #0
 80030ea:	d00a      	beq.n	8003102 <HAL_OSPI_Receive+0x34>
 80030ec:	4606      	mov	r6, r0
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 80030ee:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80030f0:	2b04      	cmp	r3, #4
 80030f2:	d00a      	beq.n	800310a <HAL_OSPI_Receive+0x3c>
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 80030f4:	2310      	movs	r3, #16
 80030f6:	64a3      	str	r3, [r4, #72]	; 0x48
      status = HAL_ERROR;
 80030f8:	2301      	movs	r3, #1
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	b002      	add	sp, #8
 80030fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8003102:	2308      	movs	r3, #8
 8003104:	64a3      	str	r3, [r4, #72]	; 0x48
    status = HAL_ERROR;
 8003106:	2301      	movs	r3, #1
 8003108:	e7f7      	b.n	80030fa <HAL_OSPI_Receive+0x2c>
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 800310a:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 800310c:	3301      	adds	r3, #1
 800310e:	63e3      	str	r3, [r4, #60]	; 0x3c
      hospi->XferSize  = hospi->XferCount;
 8003110:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003112:	63a3      	str	r3, [r4, #56]	; 0x38
      hospi->pBuffPtr  = pData;
 8003114:	f8c4 8034 	str.w	r8, [r4, #52]	; 0x34
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8003118:	682b      	ldr	r3, [r5, #0]
 800311a:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 800311e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003122:	602b      	str	r3, [r5, #0]
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8003124:	68e3      	ldr	r3, [r4, #12]
 8003126:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800312a:	d007      	beq.n	800313c <HAL_OSPI_Receive+0x6e>
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 800312c:	6823      	ldr	r3, [r4, #0]
 800312e:	f8d3 0100 	ldr.w	r0, [r3, #256]	; 0x100
 8003132:	f410 6fe0 	tst.w	r0, #1792	; 0x700
 8003136:	d02a      	beq.n	800318e <HAL_OSPI_Receive+0xc0>
          WRITE_REG(hospi->Instance->AR, addr_reg);
 8003138:	649a      	str	r2, [r3, #72]	; 0x48
 800313a:	e001      	b.n	8003140 <HAL_OSPI_Receive+0x72>
        WRITE_REG(hospi->Instance->AR, addr_reg);
 800313c:	6823      	ldr	r3, [r4, #0]
 800313e:	649a      	str	r2, [r3, #72]	; 0x48
        status = OSPI_WaitFlagStateUntilTimeout(hospi, (HAL_OSPI_FLAG_FT | HAL_OSPI_FLAG_TC), SET, tickstart, Timeout);
 8003140:	9700      	str	r7, [sp, #0]
 8003142:	4633      	mov	r3, r6
 8003144:	2201      	movs	r2, #1
 8003146:	2106      	movs	r1, #6
 8003148:	4620      	mov	r0, r4
 800314a:	f7ff feed 	bl	8002f28 <OSPI_WaitFlagStateUntilTimeout>
        if (status != HAL_OK)
 800314e:	4603      	mov	r3, r0
 8003150:	b960      	cbnz	r0, 800316c <HAL_OSPI_Receive+0x9e>
        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 8003152:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8003154:	f895 1050 	ldrb.w	r1, [r5, #80]	; 0x50
 8003158:	7011      	strb	r1, [r2, #0]
        hospi->pBuffPtr++;
 800315a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800315c:	3101      	adds	r1, #1
 800315e:	6361      	str	r1, [r4, #52]	; 0x34
        hospi->XferCount--;
 8003160:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8003162:	3901      	subs	r1, #1
 8003164:	63e1      	str	r1, [r4, #60]	; 0x3c
      } while(hospi->XferCount > 0U);
 8003166:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003168:	2a00      	cmp	r2, #0
 800316a:	d1e9      	bne.n	8003140 <HAL_OSPI_Receive+0x72>
      if (status == HAL_OK)
 800316c:	2b00      	cmp	r3, #0
 800316e:	d1c4      	bne.n	80030fa <HAL_OSPI_Receive+0x2c>
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8003170:	9700      	str	r7, [sp, #0]
 8003172:	4633      	mov	r3, r6
 8003174:	2201      	movs	r2, #1
 8003176:	2102      	movs	r1, #2
 8003178:	4620      	mov	r0, r4
 800317a:	f7ff fed5 	bl	8002f28 <OSPI_WaitFlagStateUntilTimeout>
        if (status == HAL_OK)
 800317e:	4603      	mov	r3, r0
 8003180:	2800      	cmp	r0, #0
 8003182:	d1ba      	bne.n	80030fa <HAL_OSPI_Receive+0x2c>
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8003184:	6821      	ldr	r1, [r4, #0]
 8003186:	2202      	movs	r2, #2
 8003188:	624a      	str	r2, [r1, #36]	; 0x24
          hospi->State = HAL_OSPI_STATE_READY;
 800318a:	6462      	str	r2, [r4, #68]	; 0x44
 800318c:	e7b5      	b.n	80030fa <HAL_OSPI_Receive+0x2c>
          WRITE_REG(hospi->Instance->IR, ir_reg);
 800318e:	f8c3 1110 	str.w	r1, [r3, #272]	; 0x110
 8003192:	e7d5      	b.n	8003140 <HAL_OSPI_Receive+0x72>

08003194 <HAL_OSPI_ErrorCallback>:
}
 8003194:	4770      	bx	lr

08003196 <HAL_OSPI_AbortCpltCallback>:
}
 8003196:	4770      	bx	lr

08003198 <OSPI_DMAAbortCplt>:
{
 8003198:	b508      	push	{r3, lr}
  OSPI_HandleTypeDef* hospi = ( OSPI_HandleTypeDef* )(hdma->Parent);
 800319a:	6a80      	ldr	r0, [r0, #40]	; 0x28
  hospi->XferCount = 0;
 800319c:	2300      	movs	r3, #0
 800319e:	63c3      	str	r3, [r0, #60]	; 0x3c
  if (hospi->State == HAL_OSPI_STATE_ABORT)
 80031a0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80031a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031a6:	d116      	bne.n	80031d6 <OSPI_DMAAbortCplt+0x3e>
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 80031a8:	6803      	ldr	r3, [r0, #0]
 80031aa:	6a1a      	ldr	r2, [r3, #32]
 80031ac:	f012 0f20 	tst.w	r2, #32
 80031b0:	d00c      	beq.n	80031cc <OSPI_DMAAbortCplt+0x34>
      __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 80031b2:	2202      	movs	r2, #2
 80031b4:	625a      	str	r2, [r3, #36]	; 0x24
      __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TC);
 80031b6:	6802      	ldr	r2, [r0, #0]
 80031b8:	6813      	ldr	r3, [r2, #0]
 80031ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031be:	6013      	str	r3, [r2, #0]
      SET_BIT(hospi->Instance->CR, OCTOSPI_CR_ABORT);
 80031c0:	6802      	ldr	r2, [r0, #0]
 80031c2:	6813      	ldr	r3, [r2, #0]
 80031c4:	f043 0302 	orr.w	r3, r3, #2
 80031c8:	6013      	str	r3, [r2, #0]
 80031ca:	e008      	b.n	80031de <OSPI_DMAAbortCplt+0x46>
      hospi->State = HAL_OSPI_STATE_READY;
 80031cc:	2302      	movs	r3, #2
 80031ce:	6443      	str	r3, [r0, #68]	; 0x44
      HAL_OSPI_AbortCpltCallback(hospi);
 80031d0:	f7ff ffe1 	bl	8003196 <HAL_OSPI_AbortCpltCallback>
 80031d4:	e003      	b.n	80031de <OSPI_DMAAbortCplt+0x46>
    hospi->State = HAL_OSPI_STATE_READY;
 80031d6:	2302      	movs	r3, #2
 80031d8:	6443      	str	r3, [r0, #68]	; 0x44
    HAL_OSPI_ErrorCallback(hospi);
 80031da:	f7ff ffdb 	bl	8003194 <HAL_OSPI_ErrorCallback>
}
 80031de:	bd08      	pop	{r3, pc}

080031e0 <HAL_OSPI_FifoThresholdCallback>:
}
 80031e0:	4770      	bx	lr

080031e2 <HAL_OSPI_CmdCpltCallback>:
}
 80031e2:	4770      	bx	lr

080031e4 <HAL_OSPI_RxCpltCallback>:
}
 80031e4:	4770      	bx	lr

080031e6 <HAL_OSPI_TxCpltCallback>:
}
 80031e6:	4770      	bx	lr

080031e8 <HAL_OSPI_StatusMatchCallback>:
}
 80031e8:	4770      	bx	lr

080031ea <HAL_OSPI_TimeOutCallback>:
}
 80031ea:	4770      	bx	lr

080031ec <HAL_OSPI_IRQHandler>:
{
 80031ec:	b510      	push	{r4, lr}
 80031ee:	4604      	mov	r4, r0
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 80031f0:	6802      	ldr	r2, [r0, #0]
  uint32_t flag           = hospi->Instance->SR;
 80031f2:	6a13      	ldr	r3, [r2, #32]
  uint32_t itsource       = hospi->Instance->CR;
 80031f4:	6811      	ldr	r1, [r2, #0]
  uint32_t currentstate   = hospi->State;
 80031f6:	6c40      	ldr	r0, [r0, #68]	; 0x44
  if (((flag & HAL_OSPI_FLAG_FT) != 0U) && ((itsource & HAL_OSPI_IT_FT) != 0U))
 80031f8:	f013 0f04 	tst.w	r3, #4
 80031fc:	d027      	beq.n	800324e <HAL_OSPI_IRQHandler+0x62>
 80031fe:	f411 2f80 	tst.w	r1, #262144	; 0x40000
 8003202:	d024      	beq.n	800324e <HAL_OSPI_IRQHandler+0x62>
    if (currentstate == HAL_OSPI_STATE_BUSY_TX)
 8003204:	2818      	cmp	r0, #24
 8003206:	d00c      	beq.n	8003222 <HAL_OSPI_IRQHandler+0x36>
    else if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 8003208:	2828      	cmp	r0, #40	; 0x28
 800320a:	d015      	beq.n	8003238 <HAL_OSPI_IRQHandler+0x4c>
    if (hospi->XferCount == 0U)
 800320c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800320e:	b923      	cbnz	r3, 800321a <HAL_OSPI_IRQHandler+0x2e>
      __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_FT);
 8003210:	6822      	ldr	r2, [r4, #0]
 8003212:	6813      	ldr	r3, [r2, #0]
 8003214:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003218:	6013      	str	r3, [r2, #0]
    HAL_OSPI_FifoThresholdCallback(hospi);
 800321a:	4620      	mov	r0, r4
 800321c:	f7ff ffe0 	bl	80031e0 <HAL_OSPI_FifoThresholdCallback>
}
 8003220:	bd10      	pop	{r4, pc}
      *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 8003222:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003224:	781b      	ldrb	r3, [r3, #0]
 8003226:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
      hospi->pBuffPtr++;
 800322a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800322c:	3301      	adds	r3, #1
 800322e:	6363      	str	r3, [r4, #52]	; 0x34
      hospi->XferCount--;
 8003230:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003232:	3b01      	subs	r3, #1
 8003234:	63e3      	str	r3, [r4, #60]	; 0x3c
 8003236:	e7e9      	b.n	800320c <HAL_OSPI_IRQHandler+0x20>
      *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 8003238:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800323a:	f892 2050 	ldrb.w	r2, [r2, #80]	; 0x50
 800323e:	701a      	strb	r2, [r3, #0]
      hospi->pBuffPtr++;
 8003240:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003242:	3301      	adds	r3, #1
 8003244:	6363      	str	r3, [r4, #52]	; 0x34
      hospi->XferCount--;
 8003246:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003248:	3b01      	subs	r3, #1
 800324a:	63e3      	str	r3, [r4, #60]	; 0x3c
 800324c:	e7de      	b.n	800320c <HAL_OSPI_IRQHandler+0x20>
  else if (((flag & HAL_OSPI_FLAG_TC) != 0U) && ((itsource & HAL_OSPI_IT_TC) != 0U))
 800324e:	f013 0f02 	tst.w	r3, #2
 8003252:	d044      	beq.n	80032de <HAL_OSPI_IRQHandler+0xf2>
 8003254:	f411 3f00 	tst.w	r1, #131072	; 0x20000
 8003258:	d041      	beq.n	80032de <HAL_OSPI_IRQHandler+0xf2>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800325a:	2828      	cmp	r0, #40	; 0x28
 800325c:	d014      	beq.n	8003288 <HAL_OSPI_IRQHandler+0x9c>
      hospi->Instance->FCR = HAL_OSPI_FLAG_TC;
 800325e:	2102      	movs	r1, #2
 8003260:	6251      	str	r1, [r2, #36]	; 0x24
      __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE);
 8003262:	6822      	ldr	r2, [r4, #0]
 8003264:	6813      	ldr	r3, [r2, #0]
 8003266:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 800326a:	6013      	str	r3, [r2, #0]
      hospi->State = HAL_OSPI_STATE_READY;
 800326c:	6461      	str	r1, [r4, #68]	; 0x44
      if (currentstate == HAL_OSPI_STATE_BUSY_TX)
 800326e:	2818      	cmp	r0, #24
 8003270:	d029      	beq.n	80032c6 <HAL_OSPI_IRQHandler+0xda>
      else if (currentstate == HAL_OSPI_STATE_BUSY_CMD)
 8003272:	2808      	cmp	r0, #8
 8003274:	d02b      	beq.n	80032ce <HAL_OSPI_IRQHandler+0xe2>
      else if (currentstate == HAL_OSPI_STATE_ABORT)
 8003276:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 800327a:	d1d1      	bne.n	8003220 <HAL_OSPI_IRQHandler+0x34>
        if (hospi->ErrorCode == HAL_OSPI_ERROR_NONE)
 800327c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800327e:	bb53      	cbnz	r3, 80032d6 <HAL_OSPI_IRQHandler+0xea>
          HAL_OSPI_AbortCpltCallback(hospi);
 8003280:	4620      	mov	r0, r4
 8003282:	f7ff ff88 	bl	8003196 <HAL_OSPI_AbortCpltCallback>
 8003286:	e7cb      	b.n	8003220 <HAL_OSPI_IRQHandler+0x34>
      if ((hospi->XferCount > 0U) && ((flag & OCTOSPI_SR_FLEVEL) != 0U))
 8003288:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800328a:	b169      	cbz	r1, 80032a8 <HAL_OSPI_IRQHandler+0xbc>
 800328c:	f413 5f7c 	tst.w	r3, #16128	; 0x3f00
 8003290:	d00a      	beq.n	80032a8 <HAL_OSPI_IRQHandler+0xbc>
        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 8003292:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003294:	f892 2050 	ldrb.w	r2, [r2, #80]	; 0x50
 8003298:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 800329a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800329c:	3301      	adds	r3, #1
 800329e:	6363      	str	r3, [r4, #52]	; 0x34
        hospi->XferCount--;
 80032a0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80032a2:	3b01      	subs	r3, #1
 80032a4:	63e3      	str	r3, [r4, #60]	; 0x3c
 80032a6:	e7bb      	b.n	8003220 <HAL_OSPI_IRQHandler+0x34>
      else if(hospi->XferCount == 0U)
 80032a8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d1b8      	bne.n	8003220 <HAL_OSPI_IRQHandler+0x34>
        hospi->Instance->FCR = HAL_OSPI_FLAG_TC;
 80032ae:	2102      	movs	r1, #2
 80032b0:	6251      	str	r1, [r2, #36]	; 0x24
        __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE);
 80032b2:	6822      	ldr	r2, [r4, #0]
 80032b4:	6813      	ldr	r3, [r2, #0]
 80032b6:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 80032ba:	6013      	str	r3, [r2, #0]
        hospi->State = HAL_OSPI_STATE_READY;
 80032bc:	6461      	str	r1, [r4, #68]	; 0x44
        HAL_OSPI_RxCpltCallback(hospi);
 80032be:	4620      	mov	r0, r4
 80032c0:	f7ff ff90 	bl	80031e4 <HAL_OSPI_RxCpltCallback>
 80032c4:	e7ac      	b.n	8003220 <HAL_OSPI_IRQHandler+0x34>
        HAL_OSPI_TxCpltCallback(hospi);
 80032c6:	4620      	mov	r0, r4
 80032c8:	f7ff ff8d 	bl	80031e6 <HAL_OSPI_TxCpltCallback>
 80032cc:	e7a8      	b.n	8003220 <HAL_OSPI_IRQHandler+0x34>
        HAL_OSPI_CmdCpltCallback(hospi);
 80032ce:	4620      	mov	r0, r4
 80032d0:	f7ff ff87 	bl	80031e2 <HAL_OSPI_CmdCpltCallback>
 80032d4:	e7a4      	b.n	8003220 <HAL_OSPI_IRQHandler+0x34>
          HAL_OSPI_ErrorCallback(hospi);
 80032d6:	4620      	mov	r0, r4
 80032d8:	f7ff ff5c 	bl	8003194 <HAL_OSPI_ErrorCallback>
 80032dc:	e7a0      	b.n	8003220 <HAL_OSPI_IRQHandler+0x34>
  else if (((flag & HAL_OSPI_FLAG_SM) != 0U) && ((itsource & HAL_OSPI_IT_SM) != 0U))
 80032de:	f013 0f08 	tst.w	r3, #8
 80032e2:	d013      	beq.n	800330c <HAL_OSPI_IRQHandler+0x120>
 80032e4:	f411 2f00 	tst.w	r1, #524288	; 0x80000
 80032e8:	d010      	beq.n	800330c <HAL_OSPI_IRQHandler+0x120>
    hospi->Instance->FCR = HAL_OSPI_FLAG_SM;
 80032ea:	2308      	movs	r3, #8
 80032ec:	6253      	str	r3, [r2, #36]	; 0x24
    if ((hospi->Instance->CR & OCTOSPI_CR_APMS) != 0U)
 80032ee:	6823      	ldr	r3, [r4, #0]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
 80032f6:	d005      	beq.n	8003304 <HAL_OSPI_IRQHandler+0x118>
      __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_SM | HAL_OSPI_IT_TE);
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 80032fe:	601a      	str	r2, [r3, #0]
      hospi->State = HAL_OSPI_STATE_READY;
 8003300:	2302      	movs	r3, #2
 8003302:	6463      	str	r3, [r4, #68]	; 0x44
    HAL_OSPI_StatusMatchCallback(hospi);
 8003304:	4620      	mov	r0, r4
 8003306:	f7ff ff6f 	bl	80031e8 <HAL_OSPI_StatusMatchCallback>
 800330a:	e789      	b.n	8003220 <HAL_OSPI_IRQHandler+0x34>
  else if (((flag & HAL_OSPI_FLAG_TE) != 0U) && ((itsource & HAL_OSPI_IT_TE) != 0U))
 800330c:	f013 0f01 	tst.w	r3, #1
 8003310:	d029      	beq.n	8003366 <HAL_OSPI_IRQHandler+0x17a>
 8003312:	f411 3f80 	tst.w	r1, #65536	; 0x10000
 8003316:	d026      	beq.n	8003366 <HAL_OSPI_IRQHandler+0x17a>
    hospi->Instance->FCR = HAL_OSPI_FLAG_TE;
 8003318:	2301      	movs	r3, #1
 800331a:	6253      	str	r3, [r2, #36]	; 0x24
    __HAL_OSPI_DISABLE_IT(hospi, (HAL_OSPI_IT_TO | HAL_OSPI_IT_SM | HAL_OSPI_IT_FT | HAL_OSPI_IT_TC | HAL_OSPI_IT_TE));
 800331c:	6822      	ldr	r2, [r4, #0]
 800331e:	6813      	ldr	r3, [r2, #0]
 8003320:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003324:	6013      	str	r3, [r2, #0]
    hospi->ErrorCode = HAL_OSPI_ERROR_TRANSFER;
 8003326:	2302      	movs	r3, #2
 8003328:	64a3      	str	r3, [r4, #72]	; 0x48
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 800332a:	6823      	ldr	r3, [r4, #0]
 800332c:	681a      	ldr	r2, [r3, #0]
 800332e:	f012 0f04 	tst.w	r2, #4
 8003332:	d012      	beq.n	800335a <HAL_OSPI_IRQHandler+0x16e>
      CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
 8003334:	681a      	ldr	r2, [r3, #0]
 8003336:	f022 0204 	bic.w	r2, r2, #4
 800333a:	601a      	str	r2, [r3, #0]
      hospi->hdma->XferAbortCallback = OSPI_DMAAbortCplt;
 800333c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800333e:	4a11      	ldr	r2, [pc, #68]	; (8003384 <HAL_OSPI_IRQHandler+0x198>)
 8003340:	639a      	str	r2, [r3, #56]	; 0x38
      if (HAL_DMA_Abort_IT(hospi->hdma) != HAL_OK)
 8003342:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8003344:	f7fe fce4 	bl	8001d10 <HAL_DMA_Abort_IT>
 8003348:	2800      	cmp	r0, #0
 800334a:	f43f af69 	beq.w	8003220 <HAL_OSPI_IRQHandler+0x34>
        hospi->State = HAL_OSPI_STATE_READY;
 800334e:	2302      	movs	r3, #2
 8003350:	6463      	str	r3, [r4, #68]	; 0x44
        HAL_OSPI_ErrorCallback(hospi);
 8003352:	4620      	mov	r0, r4
 8003354:	f7ff ff1e 	bl	8003194 <HAL_OSPI_ErrorCallback>
 8003358:	e762      	b.n	8003220 <HAL_OSPI_IRQHandler+0x34>
      hospi->State = HAL_OSPI_STATE_READY;
 800335a:	2302      	movs	r3, #2
 800335c:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_OSPI_ErrorCallback(hospi);
 800335e:	4620      	mov	r0, r4
 8003360:	f7ff ff18 	bl	8003194 <HAL_OSPI_ErrorCallback>
 8003364:	e75c      	b.n	8003220 <HAL_OSPI_IRQHandler+0x34>
  else if (((flag & HAL_OSPI_FLAG_TO) != 0U) && ((itsource & HAL_OSPI_IT_TO) != 0U))
 8003366:	f013 0f10 	tst.w	r3, #16
 800336a:	f43f af59 	beq.w	8003220 <HAL_OSPI_IRQHandler+0x34>
 800336e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8003372:	f43f af55 	beq.w	8003220 <HAL_OSPI_IRQHandler+0x34>
    hospi->Instance->FCR = HAL_OSPI_FLAG_TO;
 8003376:	2310      	movs	r3, #16
 8003378:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_OSPI_TimeOutCallback(hospi);
 800337a:	4620      	mov	r0, r4
 800337c:	f7ff ff35 	bl	80031ea <HAL_OSPI_TimeOutCallback>
}
 8003380:	e74e      	b.n	8003220 <HAL_OSPI_IRQHandler+0x34>
 8003382:	bf00      	nop
 8003384:	08003199 	.word	0x08003199

08003388 <HAL_OSPI_SetTimeout>:
  hospi->Timeout = Timeout;
 8003388:	64c1      	str	r1, [r0, #76]	; 0x4c
}
 800338a:	2000      	movs	r0, #0
 800338c:	4770      	bx	lr
	...

08003390 <HAL_OSPI_Init>:
{
 8003390:	b530      	push	{r4, r5, lr}
 8003392:	b083      	sub	sp, #12
 8003394:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003396:	f7fe fae9 	bl	800196c <HAL_GetTick>
  if (hospi == NULL)
 800339a:	2c00      	cmp	r4, #0
 800339c:	d06b      	beq.n	8003476 <HAL_OSPI_Init+0xe6>
 800339e:	4605      	mov	r5, r0
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 80033a0:	2300      	movs	r3, #0
 80033a2:	64a3      	str	r3, [r4, #72]	; 0x48
    if (hospi->State == HAL_OSPI_STATE_RESET)
 80033a4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80033a6:	b113      	cbz	r3, 80033ae <HAL_OSPI_Init+0x1e>
  HAL_StatusTypeDef status = HAL_OK;
 80033a8:	2000      	movs	r0, #0
}
 80033aa:	b003      	add	sp, #12
 80033ac:	bd30      	pop	{r4, r5, pc}
      HAL_OSPI_MspInit(hospi);
 80033ae:	4620      	mov	r0, r4
 80033b0:	f7fd fbb2 	bl	8000b18 <HAL_OSPI_MspInit>
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 80033b4:	f241 3188 	movw	r1, #5000	; 0x1388
 80033b8:	4620      	mov	r0, r4
 80033ba:	f7ff ffe5 	bl	8003388 <HAL_OSPI_SetTimeout>
      MODIFY_REG(hospi->Instance->DCR1,
 80033be:	6820      	ldr	r0, [r4, #0]
 80033c0:	6882      	ldr	r2, [r0, #8]
 80033c2:	4b2e      	ldr	r3, [pc, #184]	; (800347c <HAL_OSPI_Init+0xec>)
 80033c4:	4013      	ands	r3, r2
 80033c6:	68e2      	ldr	r2, [r4, #12]
 80033c8:	6921      	ldr	r1, [r4, #16]
 80033ca:	3901      	subs	r1, #1
 80033cc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80033d0:	6961      	ldr	r1, [r4, #20]
 80033d2:	3901      	subs	r1, #1
 80033d4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80033d8:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80033da:	430a      	orrs	r2, r1
 80033dc:	69e1      	ldr	r1, [r4, #28]
 80033de:	430a      	orrs	r2, r1
 80033e0:	4313      	orrs	r3, r2
 80033e2:	6083      	str	r3, [r0, #8]
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 80033e4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80033e6:	6822      	ldr	r2, [r4, #0]
 80033e8:	041b      	lsls	r3, r3, #16
 80033ea:	6113      	str	r3, [r2, #16]
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 80033ec:	6821      	ldr	r1, [r4, #0]
 80033ee:	680b      	ldr	r3, [r1, #0]
 80033f0:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 80033f4:	6862      	ldr	r2, [r4, #4]
 80033f6:	3a01      	subs	r2, #1
 80033f8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80033fc:	600b      	str	r3, [r1, #0]
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 80033fe:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003400:	9300      	str	r3, [sp, #0]
 8003402:	462b      	mov	r3, r5
 8003404:	2200      	movs	r2, #0
 8003406:	2120      	movs	r1, #32
 8003408:	4620      	mov	r0, r4
 800340a:	f7ff fd8d 	bl	8002f28 <OSPI_WaitFlagStateUntilTimeout>
      if (status == HAL_OK)
 800340e:	2800      	cmp	r0, #0
 8003410:	d1cb      	bne.n	80033aa <HAL_OSPI_Init+0x1a>
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 8003412:	6821      	ldr	r1, [r4, #0]
 8003414:	68cb      	ldr	r3, [r1, #12]
 8003416:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800341a:	6a22      	ldr	r2, [r4, #32]
 800341c:	3a01      	subs	r2, #1
 800341e:	4313      	orrs	r3, r2
 8003420:	60cb      	str	r3, [r1, #12]
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 8003422:	6822      	ldr	r2, [r4, #0]
 8003424:	6813      	ldr	r3, [r2, #0]
 8003426:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800342a:	68a1      	ldr	r1, [r4, #8]
 800342c:	430b      	orrs	r3, r1
 800342e:	6013      	str	r3, [r2, #0]
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 8003430:	6821      	ldr	r1, [r4, #0]
 8003432:	f8d1 3108 	ldr.w	r3, [r1, #264]	; 0x108
 8003436:	f023 43a0 	bic.w	r3, r3, #1342177280	; 0x50000000
 800343a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800343c:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800343e:	432a      	orrs	r2, r5
 8003440:	4313      	orrs	r3, r2
 8003442:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
        __HAL_OSPI_ENABLE(hospi);
 8003446:	6822      	ldr	r2, [r4, #0]
 8003448:	6813      	ldr	r3, [r2, #0]
 800344a:	f043 0301 	orr.w	r3, r3, #1
 800344e:	6013      	str	r3, [r2, #0]
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 8003450:	69a3      	ldr	r3, [r4, #24]
 8003452:	2b02      	cmp	r3, #2
 8003454:	d006      	beq.n	8003464 <HAL_OSPI_Init+0xd4>
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8003456:	68e3      	ldr	r3, [r4, #12]
 8003458:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800345c:	d008      	beq.n	8003470 <HAL_OSPI_Init+0xe0>
          hospi->State = HAL_OSPI_STATE_READY;
 800345e:	2302      	movs	r3, #2
 8003460:	6463      	str	r3, [r4, #68]	; 0x44
 8003462:	e7a2      	b.n	80033aa <HAL_OSPI_Init+0x1a>
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8003464:	6822      	ldr	r2, [r4, #0]
 8003466:	6893      	ldr	r3, [r2, #8]
 8003468:	f043 0302 	orr.w	r3, r3, #2
 800346c:	6093      	str	r3, [r2, #8]
 800346e:	e7f2      	b.n	8003456 <HAL_OSPI_Init+0xc6>
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8003470:	2301      	movs	r3, #1
 8003472:	6463      	str	r3, [r4, #68]	; 0x44
 8003474:	e799      	b.n	80033aa <HAL_OSPI_Init+0x1a>
    status = HAL_ERROR;
 8003476:	2001      	movs	r0, #1
 8003478:	e797      	b.n	80033aa <HAL_OSPI_Init+0x1a>
 800347a:	bf00      	nop
 800347c:	f8e0f8f4 	.word	0xf8e0f8f4

08003480 <HAL_OSPIM_Config>:
{
 8003480:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003484:	b08b      	sub	sp, #44	; 0x2c
 8003486:	4681      	mov	r9, r0
 8003488:	460d      	mov	r5, r1
  if (hospi->Instance == OCTOSPI1)
 800348a:	6802      	ldr	r2, [r0, #0]
 800348c:	4bb2      	ldr	r3, [pc, #712]	; (8003758 <HAL_OSPIM_Config+0x2d8>)
 800348e:	429a      	cmp	r2, r3
 8003490:	d005      	beq.n	800349e <HAL_OSPIM_Config+0x1e>
    other_instance = 0U;
 8003492:	f04f 0800 	mov.w	r8, #0
    instance = 1U;
 8003496:	2601      	movs	r6, #1
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8003498:	2300      	movs	r3, #0
  HAL_StatusTypeDef status = HAL_OK;
 800349a:	461f      	mov	r7, r3
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 800349c:	e004      	b.n	80034a8 <HAL_OSPIM_Config+0x28>
    other_instance = 1U;
 800349e:	f04f 0801 	mov.w	r8, #1
    instance = 0U;
 80034a2:	2600      	movs	r6, #0
 80034a4:	e7f8      	b.n	8003498 <HAL_OSPIM_Config+0x18>
      status = HAL_ERROR;
 80034a6:	4623      	mov	r3, r4
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 80034a8:	2b01      	cmp	r3, #1
 80034aa:	d80f      	bhi.n	80034cc <HAL_OSPIM_Config+0x4c>
    if (OSPIM_GetConfig(index+1U, &(IOM_cfg[index])) != HAL_OK)
 80034ac:	1c5c      	adds	r4, r3, #1
 80034ae:	b2e4      	uxtb	r4, r4
 80034b0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80034b4:	eb0d 0183 	add.w	r1, sp, r3, lsl #2
 80034b8:	4620      	mov	r0, r4
 80034ba:	f7ff fcc9 	bl	8002e50 <OSPIM_GetConfig>
 80034be:	2800      	cmp	r0, #0
 80034c0:	d0f1      	beq.n	80034a6 <HAL_OSPIM_Config+0x26>
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 80034c2:	2308      	movs	r3, #8
 80034c4:	f8c9 3048 	str.w	r3, [r9, #72]	; 0x48
      status = HAL_ERROR;
 80034c8:	2701      	movs	r7, #1
 80034ca:	e7ec      	b.n	80034a6 <HAL_OSPIM_Config+0x26>
  if (status == HAL_OK)
 80034cc:	2f00      	cmp	r7, #0
 80034ce:	f040 812c 	bne.w	800372a <HAL_OSPIM_Config+0x2aa>
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 80034d2:	4ba1      	ldr	r3, [pc, #644]	; (8003758 <HAL_OSPIM_Config+0x2d8>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f013 0f01 	tst.w	r3, #1
 80034da:	f000 812a 	beq.w	8003732 <HAL_OSPIM_Config+0x2b2>
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 80034de:	4a9e      	ldr	r2, [pc, #632]	; (8003758 <HAL_OSPIM_Config+0x2d8>)
 80034e0:	6813      	ldr	r3, [r2, #0]
 80034e2:	f023 0301 	bic.w	r3, r3, #1
 80034e6:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 80034e8:	2101      	movs	r1, #1
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 80034ea:	4b9c      	ldr	r3, [pc, #624]	; (800375c <HAL_OSPIM_Config+0x2dc>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f013 0f01 	tst.w	r3, #1
 80034f2:	d007      	beq.n	8003504 <HAL_OSPIM_Config+0x84>
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 80034f4:	4a99      	ldr	r2, [pc, #612]	; (800375c <HAL_OSPIM_Config+0x2dc>)
 80034f6:	6813      	ldr	r3, [r2, #0]
 80034f8:	f023 0301 	bic.w	r3, r3, #1
 80034fc:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 80034fe:	f041 0102 	orr.w	r1, r1, #2
 8003502:	b2c9      	uxtb	r1, r1
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort-1U)], OCTOSPIM_PCR_NCSEN);
 8003504:	eb06 0286 	add.w	r2, r6, r6, lsl #2
 8003508:	ab0a      	add	r3, sp, #40	; 0x28
 800350a:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800350e:	f852 3c20 	ldr.w	r3, [r2, #-32]
 8003512:	3b01      	subs	r3, #1
 8003514:	009b      	lsls	r3, r3, #2
 8003516:	4892      	ldr	r0, [pc, #584]	; (8003760 <HAL_OSPIM_Config+0x2e0>)
 8003518:	4418      	add	r0, r3
 800351a:	6843      	ldr	r3, [r0, #4]
 800351c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003520:	6043      	str	r3, [r0, #4]
      if (IOM_cfg[instance].ClkPort != 0U)
 8003522:	f852 3c28 	ldr.w	r3, [r2, #-40]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d03b      	beq.n	80035a2 <HAL_OSPIM_Config+0x122>
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort-1U)], OCTOSPIM_PCR_CLKEN);
 800352a:	3b01      	subs	r3, #1
 800352c:	009b      	lsls	r3, r3, #2
 800352e:	4a8c      	ldr	r2, [pc, #560]	; (8003760 <HAL_OSPIM_Config+0x2e0>)
 8003530:	441a      	add	r2, r3
 8003532:	6853      	ldr	r3, [r2, #4]
 8003534:	f023 0301 	bic.w	r3, r3, #1
 8003538:	6053      	str	r3, [r2, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 800353a:	eb06 0386 	add.w	r3, r6, r6, lsl #2
 800353e:	aa0a      	add	r2, sp, #40	; 0x28
 8003540:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8003544:	f853 3c24 	ldr.w	r3, [r3, #-36]
 8003548:	b13b      	cbz	r3, 800355a <HAL_OSPIM_Config+0xda>
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort-1U)], OCTOSPIM_PCR_DQSEN);
 800354a:	3b01      	subs	r3, #1
 800354c:	009b      	lsls	r3, r3, #2
 800354e:	4a84      	ldr	r2, [pc, #528]	; (8003760 <HAL_OSPIM_Config+0x2e0>)
 8003550:	441a      	add	r2, r3
 8003552:	6853      	ldr	r3, [r2, #4]
 8003554:	f023 0310 	bic.w	r3, r3, #16
 8003558:	6053      	str	r3, [r2, #4]
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800355a:	eb06 0386 	add.w	r3, r6, r6, lsl #2
 800355e:	aa0a      	add	r2, sp, #40	; 0x28
 8003560:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8003564:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8003568:	b14b      	cbz	r3, 800357e <HAL_OSPIM_Config+0xfe>
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort-1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 800356a:	3b01      	subs	r3, #1
 800356c:	f003 0301 	and.w	r3, r3, #1
 8003570:	009b      	lsls	r3, r3, #2
 8003572:	4a7b      	ldr	r2, [pc, #492]	; (8003760 <HAL_OSPIM_Config+0x2e0>)
 8003574:	441a      	add	r2, r3
 8003576:	6853      	ldr	r3, [r2, #4]
 8003578:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800357c:	6053      	str	r3, [r2, #4]
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800357e:	eb06 0386 	add.w	r3, r6, r6, lsl #2
 8003582:	aa0a      	add	r2, sp, #40	; 0x28
 8003584:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8003588:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800358c:	b14b      	cbz	r3, 80035a2 <HAL_OSPIM_Config+0x122>
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort-1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 800358e:	3b01      	subs	r3, #1
 8003590:	f003 0301 	and.w	r3, r3, #1
 8003594:	009b      	lsls	r3, r3, #2
 8003596:	4a72      	ldr	r2, [pc, #456]	; (8003760 <HAL_OSPIM_Config+0x2e0>)
 8003598:	441a      	add	r2, r3
 800359a:	6853      	ldr	r3, [r2, #4]
 800359c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80035a0:	6053      	str	r3, [r2, #4]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 80035a2:	682a      	ldr	r2, [r5, #0]
 80035a4:	4643      	mov	r3, r8
 80035a6:	eb08 0088 	add.w	r0, r8, r8, lsl #2
 80035aa:	ac0a      	add	r4, sp, #40	; 0x28
 80035ac:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 80035b0:	f850 0c28 	ldr.w	r0, [r0, #-40]
 80035b4:	4282      	cmp	r2, r0
 80035b6:	d017      	beq.n	80035e8 <HAL_OSPIM_Config+0x168>
 80035b8:	686a      	ldr	r2, [r5, #4]
 80035ba:	eb08 0888 	add.w	r8, r8, r8, lsl #2
 80035be:	eb04 0888 	add.w	r8, r4, r8, lsl #2
 80035c2:	f858 4c24 	ldr.w	r4, [r8, #-36]
 80035c6:	42a2      	cmp	r2, r4
 80035c8:	d00e      	beq.n	80035e8 <HAL_OSPIM_Config+0x168>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 80035ca:	68ac      	ldr	r4, [r5, #8]
 80035cc:	f858 2c20 	ldr.w	r2, [r8, #-32]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 80035d0:	4294      	cmp	r4, r2
 80035d2:	d009      	beq.n	80035e8 <HAL_OSPIM_Config+0x168>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 80035d4:	68ec      	ldr	r4, [r5, #12]
 80035d6:	f858 2c1c 	ldr.w	r2, [r8, #-28]
 80035da:	4294      	cmp	r4, r2
 80035dc:	d004      	beq.n	80035e8 <HAL_OSPIM_Config+0x168>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 80035de:	692c      	ldr	r4, [r5, #16]
 80035e0:	f858 2c18 	ldr.w	r2, [r8, #-24]
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 80035e4:	4294      	cmp	r4, r2
 80035e6:	d145      	bne.n	8003674 <HAL_OSPIM_Config+0x1f4>
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort-1U)], OCTOSPIM_PCR_CLKEN);
 80035e8:	3801      	subs	r0, #1
 80035ea:	0080      	lsls	r0, r0, #2
 80035ec:	4a5c      	ldr	r2, [pc, #368]	; (8003760 <HAL_OSPIM_Config+0x2e0>)
 80035ee:	4402      	add	r2, r0
 80035f0:	6850      	ldr	r0, [r2, #4]
 80035f2:	f020 0001 	bic.w	r0, r0, #1
 80035f6:	6050      	str	r0, [r2, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 80035f8:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80035fc:	a80a      	add	r0, sp, #40	; 0x28
 80035fe:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8003602:	f852 2c24 	ldr.w	r2, [r2, #-36]
 8003606:	b13a      	cbz	r2, 8003618 <HAL_OSPIM_Config+0x198>
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort-1U)], OCTOSPIM_PCR_DQSEN);
 8003608:	3a01      	subs	r2, #1
 800360a:	0092      	lsls	r2, r2, #2
 800360c:	4854      	ldr	r0, [pc, #336]	; (8003760 <HAL_OSPIM_Config+0x2e0>)
 800360e:	4410      	add	r0, r2
 8003610:	6842      	ldr	r2, [r0, #4]
 8003612:	f022 0210 	bic.w	r2, r2, #16
 8003616:	6042      	str	r2, [r0, #4]
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort-1U)], OCTOSPIM_PCR_NCSEN);
 8003618:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 800361c:	aa0a      	add	r2, sp, #40	; 0x28
 800361e:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 8003622:	f850 2c20 	ldr.w	r2, [r0, #-32]
 8003626:	3a01      	subs	r2, #1
 8003628:	0092      	lsls	r2, r2, #2
 800362a:	4c4d      	ldr	r4, [pc, #308]	; (8003760 <HAL_OSPIM_Config+0x2e0>)
 800362c:	4414      	add	r4, r2
 800362e:	6862      	ldr	r2, [r4, #4]
 8003630:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003634:	6062      	str	r2, [r4, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8003636:	f850 2c1c 	ldr.w	r2, [r0, #-28]
 800363a:	b14a      	cbz	r2, 8003650 <HAL_OSPIM_Config+0x1d0>
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort-1U)& OSPI_IOM_PORT_MASK)],
 800363c:	3a01      	subs	r2, #1
 800363e:	f002 0201 	and.w	r2, r2, #1
 8003642:	0092      	lsls	r2, r2, #2
 8003644:	4846      	ldr	r0, [pc, #280]	; (8003760 <HAL_OSPIM_Config+0x2e0>)
 8003646:	4410      	add	r0, r2
 8003648:	6842      	ldr	r2, [r0, #4]
 800364a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800364e:	6042      	str	r2, [r0, #4]
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8003650:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003654:	aa0a      	add	r2, sp, #40	; 0x28
 8003656:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800365a:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800365e:	b14b      	cbz	r3, 8003674 <HAL_OSPIM_Config+0x1f4>
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort-1U)& OSPI_IOM_PORT_MASK)],
 8003660:	3b01      	subs	r3, #1
 8003662:	f003 0301 	and.w	r3, r3, #1
 8003666:	009b      	lsls	r3, r3, #2
 8003668:	4a3d      	ldr	r2, [pc, #244]	; (8003760 <HAL_OSPIM_Config+0x2e0>)
 800366a:	441a      	add	r2, r3
 800366c:	6853      	ldr	r3, [r2, #4]
 800366e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003672:	6053      	str	r3, [r2, #4]
        MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 8003674:	68aa      	ldr	r2, [r5, #8]
 8003676:	3a01      	subs	r2, #1
 8003678:	4839      	ldr	r0, [pc, #228]	; (8003760 <HAL_OSPIM_Config+0x2e0>)
 800367a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800367e:	6853      	ldr	r3, [r2, #4]
 8003680:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003684:	ea43 2346 	orr.w	r3, r3, r6, lsl #9
 8003688:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800368c:	6053      	str	r3, [r2, #4]
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort-1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 800368e:	682b      	ldr	r3, [r5, #0]
 8003690:	3b01      	subs	r3, #1
 8003692:	eb00 0283 	add.w	r2, r0, r3, lsl #2
 8003696:	6853      	ldr	r3, [r2, #4]
 8003698:	f023 0303 	bic.w	r3, r3, #3
 800369c:	ea43 0346 	orr.w	r3, r3, r6, lsl #1
 80036a0:	f043 0301 	orr.w	r3, r3, #1
 80036a4:	6053      	str	r3, [r2, #4]
      if (cfg->DQSPort != 0U)
 80036a6:	686b      	ldr	r3, [r5, #4]
 80036a8:	b15b      	cbz	r3, 80036c2 <HAL_OSPIM_Config+0x242>
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort-1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 80036aa:	3b01      	subs	r3, #1
 80036ac:	009b      	lsls	r3, r3, #2
 80036ae:	4602      	mov	r2, r0
 80036b0:	441a      	add	r2, r3
 80036b2:	6853      	ldr	r3, [r2, #4]
 80036b4:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80036b8:	ea43 1346 	orr.w	r3, r3, r6, lsl #5
 80036bc:	f043 0310 	orr.w	r3, r3, #16
 80036c0:	6053      	str	r3, [r2, #4]
      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 80036c2:	68eb      	ldr	r3, [r5, #12]
 80036c4:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80036c8:	d035      	beq.n	8003736 <HAL_OSPIM_Config+0x2b6>
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort-1U)& OSPI_IOM_PORT_MASK)],
 80036ca:	3b01      	subs	r3, #1
 80036cc:	f003 0301 	and.w	r3, r3, #1
 80036d0:	009b      	lsls	r3, r3, #2
 80036d2:	4a23      	ldr	r2, [pc, #140]	; (8003760 <HAL_OSPIM_Config+0x2e0>)
 80036d4:	441a      	add	r2, r3
 80036d6:	6853      	ldr	r3, [r2, #4]
 80036d8:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 80036dc:	ea43 4386 	orr.w	r3, r3, r6, lsl #18
 80036e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036e4:	6053      	str	r3, [r2, #4]
      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 80036e6:	692b      	ldr	r3, [r5, #16]
 80036e8:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80036ec:	d03a      	beq.n	8003764 <HAL_OSPIM_Config+0x2e4>
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort-1U)& OSPI_IOM_PORT_MASK)],
 80036ee:	3b01      	subs	r3, #1
 80036f0:	f003 0301 	and.w	r3, r3, #1
 80036f4:	009b      	lsls	r3, r3, #2
 80036f6:	4a1a      	ldr	r2, [pc, #104]	; (8003760 <HAL_OSPIM_Config+0x2e0>)
 80036f8:	441a      	add	r2, r3
 80036fa:	6853      	ldr	r3, [r2, #4]
 80036fc:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8003700:	ea43 4386 	orr.w	r3, r3, r6, lsl #18
 8003704:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8003708:	6053      	str	r3, [r2, #4]
    if ((ospi_enabled & 0x1U) != 0U)
 800370a:	f011 0f01 	tst.w	r1, #1
 800370e:	d004      	beq.n	800371a <HAL_OSPIM_Config+0x29a>
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8003710:	4a11      	ldr	r2, [pc, #68]	; (8003758 <HAL_OSPIM_Config+0x2d8>)
 8003712:	6813      	ldr	r3, [r2, #0]
 8003714:	f043 0301 	orr.w	r3, r3, #1
 8003718:	6013      	str	r3, [r2, #0]
    if ((ospi_enabled & 0x2U) != 0U)
 800371a:	f011 0f02 	tst.w	r1, #2
 800371e:	d004      	beq.n	800372a <HAL_OSPIM_Config+0x2aa>
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8003720:	4a0e      	ldr	r2, [pc, #56]	; (800375c <HAL_OSPIM_Config+0x2dc>)
 8003722:	6813      	ldr	r3, [r2, #0]
 8003724:	f043 0301 	orr.w	r3, r3, #1
 8003728:	6013      	str	r3, [r2, #0]
}
 800372a:	4638      	mov	r0, r7
 800372c:	b00b      	add	sp, #44	; 0x2c
 800372e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  uint8_t ospi_enabled = 0U;
 8003732:	4639      	mov	r1, r7
 8003734:	e6d9      	b.n	80034ea <HAL_OSPIM_Config+0x6a>
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8003736:	2b00      	cmp	r3, #0
 8003738:	d0d5      	beq.n	80036e6 <HAL_OSPIM_Config+0x266>
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort-1U)& OSPI_IOM_PORT_MASK)],
 800373a:	3b01      	subs	r3, #1
 800373c:	f003 0301 	and.w	r3, r3, #1
 8003740:	009b      	lsls	r3, r3, #2
 8003742:	4a07      	ldr	r2, [pc, #28]	; (8003760 <HAL_OSPIM_Config+0x2e0>)
 8003744:	441a      	add	r2, r3
 8003746:	6853      	ldr	r3, [r2, #4]
 8003748:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800374c:	ea43 6386 	orr.w	r3, r3, r6, lsl #26
 8003750:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003754:	6053      	str	r3, [r2, #4]
 8003756:	e7c6      	b.n	80036e6 <HAL_OSPIM_Config+0x266>
 8003758:	a0001000 	.word	0xa0001000
 800375c:	a0001400 	.word	0xa0001400
 8003760:	50061c00 	.word	0x50061c00
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8003764:	2b00      	cmp	r3, #0
 8003766:	d0d0      	beq.n	800370a <HAL_OSPIM_Config+0x28a>
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort-1U)& OSPI_IOM_PORT_MASK)],
 8003768:	3b01      	subs	r3, #1
 800376a:	f003 0301 	and.w	r3, r3, #1
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	4a05      	ldr	r2, [pc, #20]	; (8003788 <HAL_OSPIM_Config+0x308>)
 8003772:	441a      	add	r2, r3
 8003774:	6853      	ldr	r3, [r2, #4]
 8003776:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800377a:	ea43 6386 	orr.w	r3, r3, r6, lsl #26
 800377e:	f043 7340 	orr.w	r3, r3, #50331648	; 0x3000000
 8003782:	6053      	str	r3, [r2, #4]
 8003784:	e7c1      	b.n	800370a <HAL_OSPIM_Config+0x28a>
 8003786:	bf00      	nop
 8003788:	50061c00 	.word	0x50061c00

0800378c <HAL_PWREx_GetVoltageRange>:
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800378c:	4b07      	ldr	r3, [pc, #28]	; (80037ac <HAL_PWREx_GetVoltageRange+0x20>)
 800378e:	6818      	ldr	r0, [r3, #0]
 8003790:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8003794:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8003798:	d004      	beq.n	80037a4 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 800379a:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 800379e:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 80037a2:	d100      	bne.n	80037a6 <HAL_PWREx_GetVoltageRange+0x1a>
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80037a4:	4770      	bx	lr
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80037a6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80037aa:	e7fb      	b.n	80037a4 <HAL_PWREx_GetVoltageRange+0x18>
 80037ac:	40007000 	.word	0x40007000

080037b0 <HAL_PWREx_ControlVoltageScaling>:
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80037b0:	2800      	cmp	r0, #0
 80037b2:	d136      	bne.n	8003822 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80037b4:	4b3e      	ldr	r3, [pc, #248]	; (80038b0 <HAL_PWREx_ControlVoltageScaling+0x100>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80037bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037c0:	d008      	beq.n	80037d4 <HAL_PWREx_ControlVoltageScaling+0x24>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80037c2:	4a3b      	ldr	r2, [pc, #236]	; (80038b0 <HAL_PWREx_ControlVoltageScaling+0x100>)
 80037c4:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 80037c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80037cc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80037d0:	2000      	movs	r0, #0
 80037d2:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80037d4:	4a36      	ldr	r2, [pc, #216]	; (80038b0 <HAL_PWREx_ControlVoltageScaling+0x100>)
 80037d6:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 80037da:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80037de:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80037e2:	6813      	ldr	r3, [r2, #0]
 80037e4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80037e8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80037ec:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80037ee:	4b31      	ldr	r3, [pc, #196]	; (80038b4 <HAL_PWREx_ControlVoltageScaling+0x104>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	2232      	movs	r2, #50	; 0x32
 80037f4:	fb02 f303 	mul.w	r3, r2, r3
 80037f8:	4a2f      	ldr	r2, [pc, #188]	; (80038b8 <HAL_PWREx_ControlVoltageScaling+0x108>)
 80037fa:	fba2 2303 	umull	r2, r3, r2, r3
 80037fe:	0c9b      	lsrs	r3, r3, #18
 8003800:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003802:	e000      	b.n	8003806 <HAL_PWREx_ControlVoltageScaling+0x56>
        wait_loop_index--;
 8003804:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003806:	4a2a      	ldr	r2, [pc, #168]	; (80038b0 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8003808:	6952      	ldr	r2, [r2, #20]
 800380a:	f412 6f80 	tst.w	r2, #1024	; 0x400
 800380e:	d001      	beq.n	8003814 <HAL_PWREx_ControlVoltageScaling+0x64>
 8003810:	2b00      	cmp	r3, #0
 8003812:	d1f7      	bne.n	8003804 <HAL_PWREx_ControlVoltageScaling+0x54>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003814:	4b26      	ldr	r3, [pc, #152]	; (80038b0 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8003816:	695b      	ldr	r3, [r3, #20]
 8003818:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800381c:	d144      	bne.n	80038a8 <HAL_PWREx_ControlVoltageScaling+0xf8>
  return HAL_OK;
 800381e:	2000      	movs	r0, #0
 8003820:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003822:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8003826:	d008      	beq.n	800383a <HAL_PWREx_ControlVoltageScaling+0x8a>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003828:	4a21      	ldr	r2, [pc, #132]	; (80038b0 <HAL_PWREx_ControlVoltageScaling+0x100>)
 800382a:	6813      	ldr	r3, [r2, #0]
 800382c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003830:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003834:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8003836:	2000      	movs	r0, #0
 8003838:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800383a:	4b1d      	ldr	r3, [pc, #116]	; (80038b0 <HAL_PWREx_ControlVoltageScaling+0x100>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003842:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003846:	d008      	beq.n	800385a <HAL_PWREx_ControlVoltageScaling+0xaa>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003848:	4a19      	ldr	r2, [pc, #100]	; (80038b0 <HAL_PWREx_ControlVoltageScaling+0x100>)
 800384a:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 800384e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003852:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  return HAL_OK;
 8003856:	2000      	movs	r0, #0
 8003858:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800385a:	4a15      	ldr	r2, [pc, #84]	; (80038b0 <HAL_PWREx_ControlVoltageScaling+0x100>)
 800385c:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8003860:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003864:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003868:	6813      	ldr	r3, [r2, #0]
 800386a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800386e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003872:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003874:	4b0f      	ldr	r3, [pc, #60]	; (80038b4 <HAL_PWREx_ControlVoltageScaling+0x104>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	2232      	movs	r2, #50	; 0x32
 800387a:	fb02 f303 	mul.w	r3, r2, r3
 800387e:	4a0e      	ldr	r2, [pc, #56]	; (80038b8 <HAL_PWREx_ControlVoltageScaling+0x108>)
 8003880:	fba2 2303 	umull	r2, r3, r2, r3
 8003884:	0c9b      	lsrs	r3, r3, #18
 8003886:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003888:	e000      	b.n	800388c <HAL_PWREx_ControlVoltageScaling+0xdc>
        wait_loop_index--;
 800388a:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800388c:	4a08      	ldr	r2, [pc, #32]	; (80038b0 <HAL_PWREx_ControlVoltageScaling+0x100>)
 800388e:	6952      	ldr	r2, [r2, #20]
 8003890:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8003894:	d001      	beq.n	800389a <HAL_PWREx_ControlVoltageScaling+0xea>
 8003896:	2b00      	cmp	r3, #0
 8003898:	d1f7      	bne.n	800388a <HAL_PWREx_ControlVoltageScaling+0xda>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800389a:	4b05      	ldr	r3, [pc, #20]	; (80038b0 <HAL_PWREx_ControlVoltageScaling+0x100>)
 800389c:	695b      	ldr	r3, [r3, #20]
 800389e:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80038a2:	d103      	bne.n	80038ac <HAL_PWREx_ControlVoltageScaling+0xfc>
  return HAL_OK;
 80038a4:	2000      	movs	r0, #0
 80038a6:	4770      	bx	lr
        return HAL_TIMEOUT;
 80038a8:	2003      	movs	r0, #3
 80038aa:	4770      	bx	lr
        return HAL_TIMEOUT;
 80038ac:	2003      	movs	r0, #3
}
 80038ae:	4770      	bx	lr
 80038b0:	40007000 	.word	0x40007000
 80038b4:	20000000 	.word	0x20000000
 80038b8:	431bde83 	.word	0x431bde83

080038bc <HAL_PWREx_EnableVddUSB>:
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80038bc:	4a02      	ldr	r2, [pc, #8]	; (80038c8 <HAL_PWREx_EnableVddUSB+0xc>)
 80038be:	6853      	ldr	r3, [r2, #4]
 80038c0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80038c4:	6053      	str	r3, [r2, #4]
}
 80038c6:	4770      	bx	lr
 80038c8:	40007000 	.word	0x40007000

080038cc <RCC_GetSysClockFreqFromPLLSource>:
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80038cc:	4b1a      	ldr	r3, [pc, #104]	; (8003938 <RCC_GetSysClockFreqFromPLLSource+0x6c>)
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	f003 0303 	and.w	r3, r3, #3

  switch (pllsource)
 80038d4:	2b02      	cmp	r3, #2
 80038d6:	d02b      	beq.n	8003930 <RCC_GetSysClockFreqFromPLLSource+0x64>
 80038d8:	2b03      	cmp	r3, #3
 80038da:	d02b      	beq.n	8003934 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d014      	beq.n	800390a <RCC_GetSysClockFreqFromPLLSource+0x3e>
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
    break;
  default:
    /* unexpected */
    pllvco = 0;
 80038e0:	2100      	movs	r1, #0
    break;
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80038e2:	4a15      	ldr	r2, [pc, #84]	; (8003938 <RCC_GetSysClockFreqFromPLLSource+0x6c>)
 80038e4:	68d3      	ldr	r3, [r2, #12]
 80038e6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80038ea:	3301      	adds	r3, #1
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80038ec:	68d0      	ldr	r0, [r2, #12]
 80038ee:	f3c0 2006 	ubfx	r0, r0, #8, #7
 80038f2:	fb01 f000 	mul.w	r0, r1, r0
 80038f6:	fbb0 f0f3 	udiv	r0, r0, r3
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80038fa:	68d3      	ldr	r3, [r2, #12]
 80038fc:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8003900:	3301      	adds	r3, #1
 8003902:	005b      	lsls	r3, r3, #1
  sysclockfreq = pllvco / pllr;

  return sysclockfreq;
}
 8003904:	fbb0 f0f3 	udiv	r0, r0, r3
 8003908:	4770      	bx	lr
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800390a:	4b0b      	ldr	r3, [pc, #44]	; (8003938 <RCC_GetSysClockFreqFromPLLSource+0x6c>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f013 0f08 	tst.w	r3, #8
 8003912:	d108      	bne.n	8003926 <RCC_GetSysClockFreqFromPLLSource+0x5a>
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003914:	4b08      	ldr	r3, [pc, #32]	; (8003938 <RCC_GetSysClockFreqFromPLLSource+0x6c>)
 8003916:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800391a:	f3c3 2303 	ubfx	r3, r3, #8, #4
    pllvco = MSIRangeTable[msirange];
 800391e:	4a07      	ldr	r2, [pc, #28]	; (800393c <RCC_GetSysClockFreqFromPLLSource+0x70>)
 8003920:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
    break;
 8003924:	e7dd      	b.n	80038e2 <RCC_GetSysClockFreqFromPLLSource+0x16>
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003926:	4b04      	ldr	r3, [pc, #16]	; (8003938 <RCC_GetSysClockFreqFromPLLSource+0x6c>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800392e:	e7f6      	b.n	800391e <RCC_GetSysClockFreqFromPLLSource+0x52>
  switch (pllsource)
 8003930:	4903      	ldr	r1, [pc, #12]	; (8003940 <RCC_GetSysClockFreqFromPLLSource+0x74>)
 8003932:	e7d6      	b.n	80038e2 <RCC_GetSysClockFreqFromPLLSource+0x16>
    pllvco = HSE_VALUE;
 8003934:	4903      	ldr	r1, [pc, #12]	; (8003944 <RCC_GetSysClockFreqFromPLLSource+0x78>)
 8003936:	e7d4      	b.n	80038e2 <RCC_GetSysClockFreqFromPLLSource+0x16>
 8003938:	40021000 	.word	0x40021000
 800393c:	08009764 	.word	0x08009764
 8003940:	00f42400 	.word	0x00f42400
 8003944:	007a1200 	.word	0x007a1200

08003948 <RCC_SetFlashLatencyFromMSIRange>:
{
 8003948:	b530      	push	{r4, r5, lr}
 800394a:	b083      	sub	sp, #12
 800394c:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800394e:	4b1f      	ldr	r3, [pc, #124]	; (80039cc <RCC_SetFlashLatencyFromMSIRange+0x84>)
 8003950:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003952:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8003956:	d00a      	beq.n	800396e <RCC_SetFlashLatencyFromMSIRange+0x26>
    vos = HAL_PWREx_GetVoltageRange();
 8003958:	f7ff ff18 	bl	800378c <HAL_PWREx_GetVoltageRange>
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800395c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8003960:	d016      	beq.n	8003990 <RCC_SetFlashLatencyFromMSIRange+0x48>
    if(msirange >= RCC_MSIRANGE_8)
 8003962:	2c7f      	cmp	r4, #127	; 0x7f
 8003964:	d81e      	bhi.n	80039a4 <RCC_SetFlashLatencyFromMSIRange+0x5c>
      if(msirange == RCC_MSIRANGE_7)
 8003966:	2c70      	cmp	r4, #112	; 0x70
 8003968:	d02b      	beq.n	80039c2 <RCC_SetFlashLatencyFromMSIRange+0x7a>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800396a:	2100      	movs	r1, #0
 800396c:	e01b      	b.n	80039a6 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    __HAL_RCC_PWR_CLK_ENABLE();
 800396e:	4d17      	ldr	r5, [pc, #92]	; (80039cc <RCC_SetFlashLatencyFromMSIRange+0x84>)
 8003970:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8003972:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003976:	65ab      	str	r3, [r5, #88]	; 0x58
 8003978:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800397a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800397e:	9301      	str	r3, [sp, #4]
 8003980:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8003982:	f7ff ff03 	bl	800378c <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8003986:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8003988:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800398c:	65ab      	str	r3, [r5, #88]	; 0x58
 800398e:	e7e5      	b.n	800395c <RCC_SetFlashLatencyFromMSIRange+0x14>
    if(msirange > RCC_MSIRANGE_8)
 8003990:	2c80      	cmp	r4, #128	; 0x80
 8003992:	d903      	bls.n	800399c <RCC_SetFlashLatencyFromMSIRange+0x54>
      if(msirange > RCC_MSIRANGE_10)
 8003994:	2ca0      	cmp	r4, #160	; 0xa0
 8003996:	d903      	bls.n	80039a0 <RCC_SetFlashLatencyFromMSIRange+0x58>
        latency = FLASH_LATENCY_2; /* 2WS */
 8003998:	2102      	movs	r1, #2
 800399a:	e004      	b.n	80039a6 <RCC_SetFlashLatencyFromMSIRange+0x5e>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800399c:	2100      	movs	r1, #0
 800399e:	e002      	b.n	80039a6 <RCC_SetFlashLatencyFromMSIRange+0x5e>
        latency = FLASH_LATENCY_1; /* 1WS */
 80039a0:	2101      	movs	r1, #1
 80039a2:	e000      	b.n	80039a6 <RCC_SetFlashLatencyFromMSIRange+0x5e>
      latency = FLASH_LATENCY_2; /* 2WS */
 80039a4:	2102      	movs	r1, #2
  __HAL_FLASH_SET_LATENCY(latency);
 80039a6:	4a0a      	ldr	r2, [pc, #40]	; (80039d0 <RCC_SetFlashLatencyFromMSIRange+0x88>)
 80039a8:	6813      	ldr	r3, [r2, #0]
 80039aa:	f023 030f 	bic.w	r3, r3, #15
 80039ae:	430b      	orrs	r3, r1
 80039b0:	6013      	str	r3, [r2, #0]
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80039b2:	6813      	ldr	r3, [r2, #0]
 80039b4:	f003 030f 	and.w	r3, r3, #15
 80039b8:	428b      	cmp	r3, r1
 80039ba:	d104      	bne.n	80039c6 <RCC_SetFlashLatencyFromMSIRange+0x7e>
  return HAL_OK;
 80039bc:	2000      	movs	r0, #0
}
 80039be:	b003      	add	sp, #12
 80039c0:	bd30      	pop	{r4, r5, pc}
        latency = FLASH_LATENCY_1; /* 1WS */
 80039c2:	2101      	movs	r1, #1
 80039c4:	e7ef      	b.n	80039a6 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    return HAL_ERROR;
 80039c6:	2001      	movs	r0, #1
 80039c8:	e7f9      	b.n	80039be <RCC_SetFlashLatencyFromMSIRange+0x76>
 80039ca:	bf00      	nop
 80039cc:	40021000 	.word	0x40021000
 80039d0:	40022000 	.word	0x40022000

080039d4 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039d4:	4a28      	ldr	r2, [pc, #160]	; (8003a78 <HAL_RCC_GetSysClockFreq+0xa4>)
 80039d6:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80039d8:	68d2      	ldr	r2, [r2, #12]
 80039da:	f002 0203 	and.w	r2, r2, #3
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80039de:	f013 030c 	ands.w	r3, r3, #12
 80039e2:	d00a      	beq.n	80039fa <HAL_RCC_GetSysClockFreq+0x26>
 80039e4:	2b0c      	cmp	r3, #12
 80039e6:	d006      	beq.n	80039f6 <HAL_RCC_GetSysClockFreq+0x22>
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80039e8:	2b04      	cmp	r3, #4
 80039ea:	d01f      	beq.n	8003a2c <HAL_RCC_GetSysClockFreq+0x58>
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80039ec:	2b08      	cmp	r3, #8
 80039ee:	d020      	beq.n	8003a32 <HAL_RCC_GetSysClockFreq+0x5e>
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80039f0:	2000      	movs	r0, #0
 80039f2:	4602      	mov	r2, r0
 80039f4:	e010      	b.n	8003a18 <HAL_RCC_GetSysClockFreq+0x44>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80039f6:	2a01      	cmp	r2, #1
 80039f8:	d1f6      	bne.n	80039e8 <HAL_RCC_GetSysClockFreq+0x14>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80039fa:	4a1f      	ldr	r2, [pc, #124]	; (8003a78 <HAL_RCC_GetSysClockFreq+0xa4>)
 80039fc:	6812      	ldr	r2, [r2, #0]
 80039fe:	f012 0f08 	tst.w	r2, #8
 8003a02:	d10c      	bne.n	8003a1e <HAL_RCC_GetSysClockFreq+0x4a>
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003a04:	4a1c      	ldr	r2, [pc, #112]	; (8003a78 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003a06:	f8d2 2094 	ldr.w	r2, [r2, #148]	; 0x94
 8003a0a:	f3c2 2203 	ubfx	r2, r2, #8, #4
    msirange = MSIRangeTable[msirange];
 8003a0e:	491b      	ldr	r1, [pc, #108]	; (8003a7c <HAL_RCC_GetSysClockFreq+0xa8>)
 8003a10:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a14:	b143      	cbz	r3, 8003a28 <HAL_RCC_GetSysClockFreq+0x54>
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003a16:	2000      	movs	r0, #0
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003a18:	2b0c      	cmp	r3, #12
 8003a1a:	d00d      	beq.n	8003a38 <HAL_RCC_GetSysClockFreq+0x64>
}
 8003a1c:	4770      	bx	lr
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003a1e:	4a16      	ldr	r2, [pc, #88]	; (8003a78 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003a20:	6812      	ldr	r2, [r2, #0]
 8003a22:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8003a26:	e7f2      	b.n	8003a0e <HAL_RCC_GetSysClockFreq+0x3a>
      sysclockfreq = msirange;
 8003a28:	4610      	mov	r0, r2
 8003a2a:	e7f5      	b.n	8003a18 <HAL_RCC_GetSysClockFreq+0x44>
    sysclockfreq = HSI_VALUE;
 8003a2c:	4814      	ldr	r0, [pc, #80]	; (8003a80 <HAL_RCC_GetSysClockFreq+0xac>)
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003a2e:	2200      	movs	r2, #0
 8003a30:	e7f2      	b.n	8003a18 <HAL_RCC_GetSysClockFreq+0x44>
    sysclockfreq = HSE_VALUE;
 8003a32:	4814      	ldr	r0, [pc, #80]	; (8003a84 <HAL_RCC_GetSysClockFreq+0xb0>)
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003a34:	2200      	movs	r2, #0
 8003a36:	e7ef      	b.n	8003a18 <HAL_RCC_GetSysClockFreq+0x44>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003a38:	4b0f      	ldr	r3, [pc, #60]	; (8003a78 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003a3a:	68db      	ldr	r3, [r3, #12]
 8003a3c:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 8003a40:	2b02      	cmp	r3, #2
 8003a42:	d016      	beq.n	8003a72 <HAL_RCC_GetSysClockFreq+0x9e>
 8003a44:	2b03      	cmp	r3, #3
 8003a46:	d100      	bne.n	8003a4a <HAL_RCC_GetSysClockFreq+0x76>
      pllvco = HSE_VALUE;
 8003a48:	4a0e      	ldr	r2, [pc, #56]	; (8003a84 <HAL_RCC_GetSysClockFreq+0xb0>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003a4a:	490b      	ldr	r1, [pc, #44]	; (8003a78 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003a4c:	68cb      	ldr	r3, [r1, #12]
 8003a4e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003a52:	3301      	adds	r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003a54:	68c8      	ldr	r0, [r1, #12]
 8003a56:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8003a5a:	fb02 f000 	mul.w	r0, r2, r0
 8003a5e:	fbb0 f0f3 	udiv	r0, r0, r3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003a62:	68cb      	ldr	r3, [r1, #12]
 8003a64:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8003a68:	3301      	adds	r3, #1
 8003a6a:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco / pllr;
 8003a6c:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 8003a70:	e7d4      	b.n	8003a1c <HAL_RCC_GetSysClockFreq+0x48>
    switch (pllsource)
 8003a72:	4a03      	ldr	r2, [pc, #12]	; (8003a80 <HAL_RCC_GetSysClockFreq+0xac>)
 8003a74:	e7e9      	b.n	8003a4a <HAL_RCC_GetSysClockFreq+0x76>
 8003a76:	bf00      	nop
 8003a78:	40021000 	.word	0x40021000
 8003a7c:	08009764 	.word	0x08009764
 8003a80:	00f42400 	.word	0x00f42400
 8003a84:	007a1200 	.word	0x007a1200

08003a88 <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 8003a88:	2800      	cmp	r0, #0
 8003a8a:	f000 8322 	beq.w	80040d2 <HAL_RCC_OscConfig+0x64a>
{
 8003a8e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a90:	b083      	sub	sp, #12
 8003a92:	4604      	mov	r4, r0
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a94:	4b96      	ldr	r3, [pc, #600]	; (8003cf0 <HAL_RCC_OscConfig+0x268>)
 8003a96:	689d      	ldr	r5, [r3, #8]
 8003a98:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a9c:	68de      	ldr	r6, [r3, #12]
 8003a9e:	f006 0603 	and.w	r6, r6, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003aa2:	6803      	ldr	r3, [r0, #0]
 8003aa4:	f013 0f10 	tst.w	r3, #16
 8003aa8:	d05a      	beq.n	8003b60 <HAL_RCC_OscConfig+0xd8>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003aaa:	b1e5      	cbz	r5, 8003ae6 <HAL_RCC_OscConfig+0x5e>
 8003aac:	2d0c      	cmp	r5, #12
 8003aae:	d018      	beq.n	8003ae2 <HAL_RCC_OscConfig+0x5a>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003ab0:	69a3      	ldr	r3, [r4, #24]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	f000 80bb 	beq.w	8003c2e <HAL_RCC_OscConfig+0x1a6>
        __HAL_RCC_MSI_ENABLE();
 8003ab8:	4a8d      	ldr	r2, [pc, #564]	; (8003cf0 <HAL_RCC_OscConfig+0x268>)
 8003aba:	6813      	ldr	r3, [r2, #0]
 8003abc:	f043 0301 	orr.w	r3, r3, #1
 8003ac0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003ac2:	f7fd ff53 	bl	800196c <HAL_GetTick>
 8003ac6:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ac8:	4b89      	ldr	r3, [pc, #548]	; (8003cf0 <HAL_RCC_OscConfig+0x268>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f013 0f02 	tst.w	r3, #2
 8003ad0:	f040 809a 	bne.w	8003c08 <HAL_RCC_OscConfig+0x180>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003ad4:	f7fd ff4a 	bl	800196c <HAL_GetTick>
 8003ad8:	1bc0      	subs	r0, r0, r7
 8003ada:	2802      	cmp	r0, #2
 8003adc:	d9f4      	bls.n	8003ac8 <HAL_RCC_OscConfig+0x40>
            return HAL_TIMEOUT;
 8003ade:	2003      	movs	r0, #3
 8003ae0:	e302      	b.n	80040e8 <HAL_RCC_OscConfig+0x660>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003ae2:	2e01      	cmp	r6, #1
 8003ae4:	d1e4      	bne.n	8003ab0 <HAL_RCC_OscConfig+0x28>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003ae6:	4b82      	ldr	r3, [pc, #520]	; (8003cf0 <HAL_RCC_OscConfig+0x268>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f013 0f02 	tst.w	r3, #2
 8003aee:	d003      	beq.n	8003af8 <HAL_RCC_OscConfig+0x70>
 8003af0:	69a3      	ldr	r3, [r4, #24]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	f000 82ef 	beq.w	80040d6 <HAL_RCC_OscConfig+0x64e>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003af8:	6a20      	ldr	r0, [r4, #32]
 8003afa:	4b7d      	ldr	r3, [pc, #500]	; (8003cf0 <HAL_RCC_OscConfig+0x268>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f013 0f08 	tst.w	r3, #8
 8003b02:	d05b      	beq.n	8003bbc <HAL_RCC_OscConfig+0x134>
 8003b04:	4b7a      	ldr	r3, [pc, #488]	; (8003cf0 <HAL_RCC_OscConfig+0x268>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b0c:	4298      	cmp	r0, r3
 8003b0e:	d85c      	bhi.n	8003bca <HAL_RCC_OscConfig+0x142>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b10:	4b77      	ldr	r3, [pc, #476]	; (8003cf0 <HAL_RCC_OscConfig+0x268>)
 8003b12:	681a      	ldr	r2, [r3, #0]
 8003b14:	f042 0208 	orr.w	r2, r2, #8
 8003b18:	601a      	str	r2, [r3, #0]
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003b20:	6a21      	ldr	r1, [r4, #32]
 8003b22:	430a      	orrs	r2, r1
 8003b24:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b26:	685a      	ldr	r2, [r3, #4]
 8003b28:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8003b2c:	69e1      	ldr	r1, [r4, #28]
 8003b2e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003b32:	605a      	str	r2, [r3, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b34:	2d00      	cmp	r5, #0
 8003b36:	d060      	beq.n	8003bfa <HAL_RCC_OscConfig+0x172>
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003b38:	f7ff ff4c 	bl	80039d4 <HAL_RCC_GetSysClockFreq>
 8003b3c:	4b6c      	ldr	r3, [pc, #432]	; (8003cf0 <HAL_RCC_OscConfig+0x268>)
 8003b3e:	689b      	ldr	r3, [r3, #8]
 8003b40:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003b44:	4a6b      	ldr	r2, [pc, #428]	; (8003cf4 <HAL_RCC_OscConfig+0x26c>)
 8003b46:	5cd3      	ldrb	r3, [r2, r3]
 8003b48:	f003 031f 	and.w	r3, r3, #31
 8003b4c:	40d8      	lsrs	r0, r3
 8003b4e:	4b6a      	ldr	r3, [pc, #424]	; (8003cf8 <HAL_RCC_OscConfig+0x270>)
 8003b50:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 8003b52:	4b6a      	ldr	r3, [pc, #424]	; (8003cfc <HAL_RCC_OscConfig+0x274>)
 8003b54:	6818      	ldr	r0, [r3, #0]
 8003b56:	f7fd fec5 	bl	80018e4 <HAL_InitTick>
        if(status != HAL_OK)
 8003b5a:	2800      	cmp	r0, #0
 8003b5c:	f040 82c4 	bne.w	80040e8 <HAL_RCC_OscConfig+0x660>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b60:	6823      	ldr	r3, [r4, #0]
 8003b62:	f013 0f01 	tst.w	r3, #1
 8003b66:	f000 8081 	beq.w	8003c6c <HAL_RCC_OscConfig+0x1e4>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003b6a:	2d08      	cmp	r5, #8
 8003b6c:	d075      	beq.n	8003c5a <HAL_RCC_OscConfig+0x1d2>
 8003b6e:	2d0c      	cmp	r5, #12
 8003b70:	d071      	beq.n	8003c56 <HAL_RCC_OscConfig+0x1ce>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b72:	6863      	ldr	r3, [r4, #4]
 8003b74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b78:	f000 8097 	beq.w	8003caa <HAL_RCC_OscConfig+0x222>
 8003b7c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b80:	f000 8099 	beq.w	8003cb6 <HAL_RCC_OscConfig+0x22e>
 8003b84:	4b5a      	ldr	r3, [pc, #360]	; (8003cf0 <HAL_RCC_OscConfig+0x268>)
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003b8c:	601a      	str	r2, [r3, #0]
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003b94:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b96:	6863      	ldr	r3, [r4, #4]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	f000 8099 	beq.w	8003cd0 <HAL_RCC_OscConfig+0x248>
        tickstart = HAL_GetTick();
 8003b9e:	f7fd fee5 	bl	800196c <HAL_GetTick>
 8003ba2:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ba4:	4b52      	ldr	r3, [pc, #328]	; (8003cf0 <HAL_RCC_OscConfig+0x268>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003bac:	d15e      	bne.n	8003c6c <HAL_RCC_OscConfig+0x1e4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bae:	f7fd fedd 	bl	800196c <HAL_GetTick>
 8003bb2:	1bc0      	subs	r0, r0, r7
 8003bb4:	2864      	cmp	r0, #100	; 0x64
 8003bb6:	d9f5      	bls.n	8003ba4 <HAL_RCC_OscConfig+0x11c>
            return HAL_TIMEOUT;
 8003bb8:	2003      	movs	r0, #3
 8003bba:	e295      	b.n	80040e8 <HAL_RCC_OscConfig+0x660>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003bbc:	4b4c      	ldr	r3, [pc, #304]	; (8003cf0 <HAL_RCC_OscConfig+0x268>)
 8003bbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003bc2:	091b      	lsrs	r3, r3, #4
 8003bc4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003bc8:	e7a0      	b.n	8003b0c <HAL_RCC_OscConfig+0x84>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003bca:	f7ff febd 	bl	8003948 <RCC_SetFlashLatencyFromMSIRange>
 8003bce:	2800      	cmp	r0, #0
 8003bd0:	f040 8283 	bne.w	80040da <HAL_RCC_OscConfig+0x652>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003bd4:	4b46      	ldr	r3, [pc, #280]	; (8003cf0 <HAL_RCC_OscConfig+0x268>)
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	f042 0208 	orr.w	r2, r2, #8
 8003bdc:	601a      	str	r2, [r3, #0]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003be4:	6a21      	ldr	r1, [r4, #32]
 8003be6:	430a      	orrs	r2, r1
 8003be8:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003bea:	685a      	ldr	r2, [r3, #4]
 8003bec:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8003bf0:	69e1      	ldr	r1, [r4, #28]
 8003bf2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003bf6:	605a      	str	r2, [r3, #4]
 8003bf8:	e79e      	b.n	8003b38 <HAL_RCC_OscConfig+0xb0>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003bfa:	6a20      	ldr	r0, [r4, #32]
 8003bfc:	f7ff fea4 	bl	8003948 <RCC_SetFlashLatencyFromMSIRange>
 8003c00:	2800      	cmp	r0, #0
 8003c02:	d099      	beq.n	8003b38 <HAL_RCC_OscConfig+0xb0>
              return HAL_ERROR;
 8003c04:	2001      	movs	r0, #1
 8003c06:	e26f      	b.n	80040e8 <HAL_RCC_OscConfig+0x660>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c08:	4b39      	ldr	r3, [pc, #228]	; (8003cf0 <HAL_RCC_OscConfig+0x268>)
 8003c0a:	681a      	ldr	r2, [r3, #0]
 8003c0c:	f042 0208 	orr.w	r2, r2, #8
 8003c10:	601a      	str	r2, [r3, #0]
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003c18:	6a21      	ldr	r1, [r4, #32]
 8003c1a:	430a      	orrs	r2, r1
 8003c1c:	601a      	str	r2, [r3, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003c1e:	685a      	ldr	r2, [r3, #4]
 8003c20:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8003c24:	69e1      	ldr	r1, [r4, #28]
 8003c26:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003c2a:	605a      	str	r2, [r3, #4]
 8003c2c:	e798      	b.n	8003b60 <HAL_RCC_OscConfig+0xd8>
        __HAL_RCC_MSI_DISABLE();
 8003c2e:	4a30      	ldr	r2, [pc, #192]	; (8003cf0 <HAL_RCC_OscConfig+0x268>)
 8003c30:	6813      	ldr	r3, [r2, #0]
 8003c32:	f023 0301 	bic.w	r3, r3, #1
 8003c36:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003c38:	f7fd fe98 	bl	800196c <HAL_GetTick>
 8003c3c:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003c3e:	4b2c      	ldr	r3, [pc, #176]	; (8003cf0 <HAL_RCC_OscConfig+0x268>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f013 0f02 	tst.w	r3, #2
 8003c46:	d08b      	beq.n	8003b60 <HAL_RCC_OscConfig+0xd8>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c48:	f7fd fe90 	bl	800196c <HAL_GetTick>
 8003c4c:	1bc0      	subs	r0, r0, r7
 8003c4e:	2802      	cmp	r0, #2
 8003c50:	d9f5      	bls.n	8003c3e <HAL_RCC_OscConfig+0x1b6>
            return HAL_TIMEOUT;
 8003c52:	2003      	movs	r0, #3
 8003c54:	e248      	b.n	80040e8 <HAL_RCC_OscConfig+0x660>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003c56:	2e03      	cmp	r6, #3
 8003c58:	d18b      	bne.n	8003b72 <HAL_RCC_OscConfig+0xea>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c5a:	4b25      	ldr	r3, [pc, #148]	; (8003cf0 <HAL_RCC_OscConfig+0x268>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003c62:	d003      	beq.n	8003c6c <HAL_RCC_OscConfig+0x1e4>
 8003c64:	6863      	ldr	r3, [r4, #4]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	f000 8239 	beq.w	80040de <HAL_RCC_OscConfig+0x656>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c6c:	6823      	ldr	r3, [r4, #0]
 8003c6e:	f013 0f02 	tst.w	r3, #2
 8003c72:	d058      	beq.n	8003d26 <HAL_RCC_OscConfig+0x29e>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003c74:	2d04      	cmp	r5, #4
 8003c76:	d045      	beq.n	8003d04 <HAL_RCC_OscConfig+0x27c>
 8003c78:	2d0c      	cmp	r5, #12
 8003c7a:	d041      	beq.n	8003d00 <HAL_RCC_OscConfig+0x278>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003c7c:	68e3      	ldr	r3, [r4, #12]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d077      	beq.n	8003d72 <HAL_RCC_OscConfig+0x2ea>
        __HAL_RCC_HSI_ENABLE();
 8003c82:	4a1b      	ldr	r2, [pc, #108]	; (8003cf0 <HAL_RCC_OscConfig+0x268>)
 8003c84:	6813      	ldr	r3, [r2, #0]
 8003c86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c8a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003c8c:	f7fd fe6e 	bl	800196c <HAL_GetTick>
 8003c90:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c92:	4b17      	ldr	r3, [pc, #92]	; (8003cf0 <HAL_RCC_OscConfig+0x268>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8003c9a:	d161      	bne.n	8003d60 <HAL_RCC_OscConfig+0x2d8>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c9c:	f7fd fe66 	bl	800196c <HAL_GetTick>
 8003ca0:	1b80      	subs	r0, r0, r6
 8003ca2:	2802      	cmp	r0, #2
 8003ca4:	d9f5      	bls.n	8003c92 <HAL_RCC_OscConfig+0x20a>
            return HAL_TIMEOUT;
 8003ca6:	2003      	movs	r0, #3
 8003ca8:	e21e      	b.n	80040e8 <HAL_RCC_OscConfig+0x660>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003caa:	4a11      	ldr	r2, [pc, #68]	; (8003cf0 <HAL_RCC_OscConfig+0x268>)
 8003cac:	6813      	ldr	r3, [r2, #0]
 8003cae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cb2:	6013      	str	r3, [r2, #0]
 8003cb4:	e76f      	b.n	8003b96 <HAL_RCC_OscConfig+0x10e>
 8003cb6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003cba:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003cc4:	601a      	str	r2, [r3, #0]
 8003cc6:	681a      	ldr	r2, [r3, #0]
 8003cc8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003ccc:	601a      	str	r2, [r3, #0]
 8003cce:	e762      	b.n	8003b96 <HAL_RCC_OscConfig+0x10e>
        tickstart = HAL_GetTick();
 8003cd0:	f7fd fe4c 	bl	800196c <HAL_GetTick>
 8003cd4:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003cd6:	4b06      	ldr	r3, [pc, #24]	; (8003cf0 <HAL_RCC_OscConfig+0x268>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003cde:	d0c5      	beq.n	8003c6c <HAL_RCC_OscConfig+0x1e4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ce0:	f7fd fe44 	bl	800196c <HAL_GetTick>
 8003ce4:	1bc0      	subs	r0, r0, r7
 8003ce6:	2864      	cmp	r0, #100	; 0x64
 8003ce8:	d9f5      	bls.n	8003cd6 <HAL_RCC_OscConfig+0x24e>
            return HAL_TIMEOUT;
 8003cea:	2003      	movs	r0, #3
 8003cec:	e1fc      	b.n	80040e8 <HAL_RCC_OscConfig+0x660>
 8003cee:	bf00      	nop
 8003cf0:	40021000 	.word	0x40021000
 8003cf4:	0800974c 	.word	0x0800974c
 8003cf8:	20000000 	.word	0x20000000
 8003cfc:	20000008 	.word	0x20000008
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003d00:	2e02      	cmp	r6, #2
 8003d02:	d1bb      	bne.n	8003c7c <HAL_RCC_OscConfig+0x1f4>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d04:	4ba7      	ldr	r3, [pc, #668]	; (8003fa4 <HAL_RCC_OscConfig+0x51c>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8003d0c:	d003      	beq.n	8003d16 <HAL_RCC_OscConfig+0x28e>
 8003d0e:	68e3      	ldr	r3, [r4, #12]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	f000 81e6 	beq.w	80040e2 <HAL_RCC_OscConfig+0x65a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d16:	4aa3      	ldr	r2, [pc, #652]	; (8003fa4 <HAL_RCC_OscConfig+0x51c>)
 8003d18:	6853      	ldr	r3, [r2, #4]
 8003d1a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003d1e:	6921      	ldr	r1, [r4, #16]
 8003d20:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8003d24:	6053      	str	r3, [r2, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d26:	6823      	ldr	r3, [r4, #0]
 8003d28:	f013 0f08 	tst.w	r3, #8
 8003d2c:	d04c      	beq.n	8003dc8 <HAL_RCC_OscConfig+0x340>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d2e:	6963      	ldr	r3, [r4, #20]
 8003d30:	b39b      	cbz	r3, 8003d9a <HAL_RCC_OscConfig+0x312>
      __HAL_RCC_LSI_ENABLE();
 8003d32:	4a9c      	ldr	r2, [pc, #624]	; (8003fa4 <HAL_RCC_OscConfig+0x51c>)
 8003d34:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8003d38:	f043 0301 	orr.w	r3, r3, #1
 8003d3c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8003d40:	f7fd fe14 	bl	800196c <HAL_GetTick>
 8003d44:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003d46:	4b97      	ldr	r3, [pc, #604]	; (8003fa4 <HAL_RCC_OscConfig+0x51c>)
 8003d48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d4c:	f013 0f02 	tst.w	r3, #2
 8003d50:	d13a      	bne.n	8003dc8 <HAL_RCC_OscConfig+0x340>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d52:	f7fd fe0b 	bl	800196c <HAL_GetTick>
 8003d56:	1b80      	subs	r0, r0, r6
 8003d58:	2802      	cmp	r0, #2
 8003d5a:	d9f4      	bls.n	8003d46 <HAL_RCC_OscConfig+0x2be>
          return HAL_TIMEOUT;
 8003d5c:	2003      	movs	r0, #3
 8003d5e:	e1c3      	b.n	80040e8 <HAL_RCC_OscConfig+0x660>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d60:	4a90      	ldr	r2, [pc, #576]	; (8003fa4 <HAL_RCC_OscConfig+0x51c>)
 8003d62:	6853      	ldr	r3, [r2, #4]
 8003d64:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003d68:	6921      	ldr	r1, [r4, #16]
 8003d6a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8003d6e:	6053      	str	r3, [r2, #4]
 8003d70:	e7d9      	b.n	8003d26 <HAL_RCC_OscConfig+0x29e>
        __HAL_RCC_HSI_DISABLE();
 8003d72:	4a8c      	ldr	r2, [pc, #560]	; (8003fa4 <HAL_RCC_OscConfig+0x51c>)
 8003d74:	6813      	ldr	r3, [r2, #0]
 8003d76:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d7a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003d7c:	f7fd fdf6 	bl	800196c <HAL_GetTick>
 8003d80:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d82:	4b88      	ldr	r3, [pc, #544]	; (8003fa4 <HAL_RCC_OscConfig+0x51c>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8003d8a:	d0cc      	beq.n	8003d26 <HAL_RCC_OscConfig+0x29e>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d8c:	f7fd fdee 	bl	800196c <HAL_GetTick>
 8003d90:	1b80      	subs	r0, r0, r6
 8003d92:	2802      	cmp	r0, #2
 8003d94:	d9f5      	bls.n	8003d82 <HAL_RCC_OscConfig+0x2fa>
            return HAL_TIMEOUT;
 8003d96:	2003      	movs	r0, #3
 8003d98:	e1a6      	b.n	80040e8 <HAL_RCC_OscConfig+0x660>
      __HAL_RCC_LSI_DISABLE();
 8003d9a:	4a82      	ldr	r2, [pc, #520]	; (8003fa4 <HAL_RCC_OscConfig+0x51c>)
 8003d9c:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8003da0:	f023 0301 	bic.w	r3, r3, #1
 8003da4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8003da8:	f7fd fde0 	bl	800196c <HAL_GetTick>
 8003dac:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003dae:	4b7d      	ldr	r3, [pc, #500]	; (8003fa4 <HAL_RCC_OscConfig+0x51c>)
 8003db0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003db4:	f013 0f02 	tst.w	r3, #2
 8003db8:	d006      	beq.n	8003dc8 <HAL_RCC_OscConfig+0x340>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dba:	f7fd fdd7 	bl	800196c <HAL_GetTick>
 8003dbe:	1b80      	subs	r0, r0, r6
 8003dc0:	2802      	cmp	r0, #2
 8003dc2:	d9f4      	bls.n	8003dae <HAL_RCC_OscConfig+0x326>
          return HAL_TIMEOUT;
 8003dc4:	2003      	movs	r0, #3
 8003dc6:	e18f      	b.n	80040e8 <HAL_RCC_OscConfig+0x660>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003dc8:	6823      	ldr	r3, [r4, #0]
 8003dca:	f013 0f04 	tst.w	r3, #4
 8003dce:	d07a      	beq.n	8003ec6 <HAL_RCC_OscConfig+0x43e>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003dd0:	4b74      	ldr	r3, [pc, #464]	; (8003fa4 <HAL_RCC_OscConfig+0x51c>)
 8003dd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dd4:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8003dd8:	d136      	bne.n	8003e48 <HAL_RCC_OscConfig+0x3c0>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003dda:	4b72      	ldr	r3, [pc, #456]	; (8003fa4 <HAL_RCC_OscConfig+0x51c>)
 8003ddc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003dde:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003de2:	659a      	str	r2, [r3, #88]	; 0x58
 8003de4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003de6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dea:	9301      	str	r3, [sp, #4]
 8003dec:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003dee:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003df0:	4b6d      	ldr	r3, [pc, #436]	; (8003fa8 <HAL_RCC_OscConfig+0x520>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003df8:	d028      	beq.n	8003e4c <HAL_RCC_OscConfig+0x3c4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003dfa:	68a3      	ldr	r3, [r4, #8]
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	d039      	beq.n	8003e74 <HAL_RCC_OscConfig+0x3ec>
 8003e00:	2b05      	cmp	r3, #5
 8003e02:	d03f      	beq.n	8003e84 <HAL_RCC_OscConfig+0x3fc>
 8003e04:	4b67      	ldr	r3, [pc, #412]	; (8003fa4 <HAL_RCC_OscConfig+0x51c>)
 8003e06:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003e0a:	f022 0201 	bic.w	r2, r2, #1
 8003e0e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8003e12:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003e16:	f022 0204 	bic.w	r2, r2, #4
 8003e1a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003e1e:	68a3      	ldr	r3, [r4, #8]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d03d      	beq.n	8003ea0 <HAL_RCC_OscConfig+0x418>
      tickstart = HAL_GetTick();
 8003e24:	f7fd fda2 	bl	800196c <HAL_GetTick>
 8003e28:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e2a:	4b5e      	ldr	r3, [pc, #376]	; (8003fa4 <HAL_RCC_OscConfig+0x51c>)
 8003e2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e30:	f013 0f02 	tst.w	r3, #2
 8003e34:	d146      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x43c>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e36:	f7fd fd99 	bl	800196c <HAL_GetTick>
 8003e3a:	1bc0      	subs	r0, r0, r7
 8003e3c:	f241 3388 	movw	r3, #5000	; 0x1388
 8003e40:	4298      	cmp	r0, r3
 8003e42:	d9f2      	bls.n	8003e2a <HAL_RCC_OscConfig+0x3a2>
          return HAL_TIMEOUT;
 8003e44:	2003      	movs	r0, #3
 8003e46:	e14f      	b.n	80040e8 <HAL_RCC_OscConfig+0x660>
    FlagStatus       pwrclkchanged = RESET;
 8003e48:	2600      	movs	r6, #0
 8003e4a:	e7d1      	b.n	8003df0 <HAL_RCC_OscConfig+0x368>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e4c:	4a56      	ldr	r2, [pc, #344]	; (8003fa8 <HAL_RCC_OscConfig+0x520>)
 8003e4e:	6813      	ldr	r3, [r2, #0]
 8003e50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e54:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8003e56:	f7fd fd89 	bl	800196c <HAL_GetTick>
 8003e5a:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e5c:	4b52      	ldr	r3, [pc, #328]	; (8003fa8 <HAL_RCC_OscConfig+0x520>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003e64:	d1c9      	bne.n	8003dfa <HAL_RCC_OscConfig+0x372>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e66:	f7fd fd81 	bl	800196c <HAL_GetTick>
 8003e6a:	1bc0      	subs	r0, r0, r7
 8003e6c:	2802      	cmp	r0, #2
 8003e6e:	d9f5      	bls.n	8003e5c <HAL_RCC_OscConfig+0x3d4>
          return HAL_TIMEOUT;
 8003e70:	2003      	movs	r0, #3
 8003e72:	e139      	b.n	80040e8 <HAL_RCC_OscConfig+0x660>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e74:	4a4b      	ldr	r2, [pc, #300]	; (8003fa4 <HAL_RCC_OscConfig+0x51c>)
 8003e76:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003e7a:	f043 0301 	orr.w	r3, r3, #1
 8003e7e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003e82:	e7cc      	b.n	8003e1e <HAL_RCC_OscConfig+0x396>
 8003e84:	4b47      	ldr	r3, [pc, #284]	; (8003fa4 <HAL_RCC_OscConfig+0x51c>)
 8003e86:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003e8a:	f042 0204 	orr.w	r2, r2, #4
 8003e8e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8003e92:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003e96:	f042 0201 	orr.w	r2, r2, #1
 8003e9a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8003e9e:	e7be      	b.n	8003e1e <HAL_RCC_OscConfig+0x396>
      tickstart = HAL_GetTick();
 8003ea0:	f7fd fd64 	bl	800196c <HAL_GetTick>
 8003ea4:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ea6:	4b3f      	ldr	r3, [pc, #252]	; (8003fa4 <HAL_RCC_OscConfig+0x51c>)
 8003ea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003eac:	f013 0f02 	tst.w	r3, #2
 8003eb0:	d008      	beq.n	8003ec4 <HAL_RCC_OscConfig+0x43c>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003eb2:	f7fd fd5b 	bl	800196c <HAL_GetTick>
 8003eb6:	1bc0      	subs	r0, r0, r7
 8003eb8:	f241 3388 	movw	r3, #5000	; 0x1388
 8003ebc:	4298      	cmp	r0, r3
 8003ebe:	d9f2      	bls.n	8003ea6 <HAL_RCC_OscConfig+0x41e>
          return HAL_TIMEOUT;
 8003ec0:	2003      	movs	r0, #3
 8003ec2:	e111      	b.n	80040e8 <HAL_RCC_OscConfig+0x660>
    if(pwrclkchanged == SET)
 8003ec4:	b9e6      	cbnz	r6, 8003f00 <HAL_RCC_OscConfig+0x478>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003ec6:	6823      	ldr	r3, [r4, #0]
 8003ec8:	f013 0f20 	tst.w	r3, #32
 8003ecc:	d035      	beq.n	8003f3a <HAL_RCC_OscConfig+0x4b2>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003ece:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003ed0:	b1e3      	cbz	r3, 8003f0c <HAL_RCC_OscConfig+0x484>
      __HAL_RCC_HSI48_ENABLE();
 8003ed2:	4a34      	ldr	r2, [pc, #208]	; (8003fa4 <HAL_RCC_OscConfig+0x51c>)
 8003ed4:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 8003ed8:	f043 0301 	orr.w	r3, r3, #1
 8003edc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 8003ee0:	f7fd fd44 	bl	800196c <HAL_GetTick>
 8003ee4:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003ee6:	4b2f      	ldr	r3, [pc, #188]	; (8003fa4 <HAL_RCC_OscConfig+0x51c>)
 8003ee8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003eec:	f013 0f02 	tst.w	r3, #2
 8003ef0:	d123      	bne.n	8003f3a <HAL_RCC_OscConfig+0x4b2>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003ef2:	f7fd fd3b 	bl	800196c <HAL_GetTick>
 8003ef6:	1b80      	subs	r0, r0, r6
 8003ef8:	2802      	cmp	r0, #2
 8003efa:	d9f4      	bls.n	8003ee6 <HAL_RCC_OscConfig+0x45e>
          return HAL_TIMEOUT;
 8003efc:	2003      	movs	r0, #3
 8003efe:	e0f3      	b.n	80040e8 <HAL_RCC_OscConfig+0x660>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f00:	4a28      	ldr	r2, [pc, #160]	; (8003fa4 <HAL_RCC_OscConfig+0x51c>)
 8003f02:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8003f04:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f08:	6593      	str	r3, [r2, #88]	; 0x58
 8003f0a:	e7dc      	b.n	8003ec6 <HAL_RCC_OscConfig+0x43e>
      __HAL_RCC_HSI48_DISABLE();
 8003f0c:	4a25      	ldr	r2, [pc, #148]	; (8003fa4 <HAL_RCC_OscConfig+0x51c>)
 8003f0e:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 8003f12:	f023 0301 	bic.w	r3, r3, #1
 8003f16:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 8003f1a:	f7fd fd27 	bl	800196c <HAL_GetTick>
 8003f1e:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003f20:	4b20      	ldr	r3, [pc, #128]	; (8003fa4 <HAL_RCC_OscConfig+0x51c>)
 8003f22:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003f26:	f013 0f02 	tst.w	r3, #2
 8003f2a:	d006      	beq.n	8003f3a <HAL_RCC_OscConfig+0x4b2>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003f2c:	f7fd fd1e 	bl	800196c <HAL_GetTick>
 8003f30:	1b80      	subs	r0, r0, r6
 8003f32:	2802      	cmp	r0, #2
 8003f34:	d9f4      	bls.n	8003f20 <HAL_RCC_OscConfig+0x498>
          return HAL_TIMEOUT;
 8003f36:	2003      	movs	r0, #3
 8003f38:	e0d6      	b.n	80040e8 <HAL_RCC_OscConfig+0x660>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003f3a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	f000 80d2 	beq.w	80040e6 <HAL_RCC_OscConfig+0x65e>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003f42:	2b02      	cmp	r3, #2
 8003f44:	d017      	beq.n	8003f76 <HAL_RCC_OscConfig+0x4ee>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003f46:	2d0c      	cmp	r5, #12
 8003f48:	f000 80d4 	beq.w	80040f4 <HAL_RCC_OscConfig+0x66c>
        __HAL_RCC_PLL_DISABLE();
 8003f4c:	4a15      	ldr	r2, [pc, #84]	; (8003fa4 <HAL_RCC_OscConfig+0x51c>)
 8003f4e:	6813      	ldr	r3, [r2, #0]
 8003f50:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003f54:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003f56:	f7fd fd09 	bl	800196c <HAL_GetTick>
 8003f5a:	4604      	mov	r4, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f5c:	4b11      	ldr	r3, [pc, #68]	; (8003fa4 <HAL_RCC_OscConfig+0x51c>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003f64:	f000 80ae 	beq.w	80040c4 <HAL_RCC_OscConfig+0x63c>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f68:	f7fd fd00 	bl	800196c <HAL_GetTick>
 8003f6c:	1b00      	subs	r0, r0, r4
 8003f6e:	2802      	cmp	r0, #2
 8003f70:	d9f4      	bls.n	8003f5c <HAL_RCC_OscConfig+0x4d4>
            return HAL_TIMEOUT;
 8003f72:	2003      	movs	r0, #3
 8003f74:	e0b8      	b.n	80040e8 <HAL_RCC_OscConfig+0x660>
      pll_config = RCC->PLLCFGR;
 8003f76:	4b0b      	ldr	r3, [pc, #44]	; (8003fa4 <HAL_RCC_OscConfig+0x51c>)
 8003f78:	68db      	ldr	r3, [r3, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f7a:	f003 0103 	and.w	r1, r3, #3
 8003f7e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003f80:	4291      	cmp	r1, r2
 8003f82:	d013      	beq.n	8003fac <HAL_RCC_OscConfig+0x524>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003f84:	2d0c      	cmp	r5, #12
 8003f86:	f000 80b1 	beq.w	80040ec <HAL_RCC_OscConfig+0x664>
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003f8a:	4b06      	ldr	r3, [pc, #24]	; (8003fa4 <HAL_RCC_OscConfig+0x51c>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
 8003f92:	f040 80ad 	bne.w	80040f0 <HAL_RCC_OscConfig+0x668>
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003f96:	4b03      	ldr	r3, [pc, #12]	; (8003fa4 <HAL_RCC_OscConfig+0x51c>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8003f9e:	d02f      	beq.n	8004000 <HAL_RCC_OscConfig+0x578>
            return HAL_ERROR;
 8003fa0:	2001      	movs	r0, #1
 8003fa2:	e0a1      	b.n	80040e8 <HAL_RCC_OscConfig+0x660>
 8003fa4:	40021000 	.word	0x40021000
 8003fa8:	40007000 	.word	0x40007000
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003fac:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003fb0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8003fb2:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fb4:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8003fb8:	d1e4      	bne.n	8003f84 <HAL_RCC_OscConfig+0x4fc>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003fba:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003fbe:	6b61      	ldr	r1, [r4, #52]	; 0x34
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003fc0:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8003fc4:	d1de      	bne.n	8003f84 <HAL_RCC_OscConfig+0x4fc>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003fc6:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003fca:	6ba1      	ldr	r1, [r4, #56]	; 0x38
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003fcc:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8003fd0:	d1d8      	bne.n	8003f84 <HAL_RCC_OscConfig+0x4fc>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003fd2:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 8003fd6:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003fd8:	0852      	lsrs	r2, r2, #1
 8003fda:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003fdc:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8003fe0:	d1d0      	bne.n	8003f84 <HAL_RCC_OscConfig+0x4fc>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003fe2:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8003fe6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003fe8:	0852      	lsrs	r2, r2, #1
 8003fea:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003fec:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8003ff0:	d1c8      	bne.n	8003f84 <HAL_RCC_OscConfig+0x4fc>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ff2:	4b41      	ldr	r3, [pc, #260]	; (80040f8 <HAL_RCC_OscConfig+0x670>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003ffa:	d049      	beq.n	8004090 <HAL_RCC_OscConfig+0x608>
  return HAL_OK;
 8003ffc:	2000      	movs	r0, #0
 8003ffe:	e073      	b.n	80040e8 <HAL_RCC_OscConfig+0x660>
            __HAL_RCC_PLL_DISABLE();
 8004000:	4a3d      	ldr	r2, [pc, #244]	; (80040f8 <HAL_RCC_OscConfig+0x670>)
 8004002:	6813      	ldr	r3, [r2, #0]
 8004004:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004008:	6013      	str	r3, [r2, #0]
            tickstart = HAL_GetTick();
 800400a:	f7fd fcaf 	bl	800196c <HAL_GetTick>
 800400e:	4605      	mov	r5, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004010:	4b39      	ldr	r3, [pc, #228]	; (80040f8 <HAL_RCC_OscConfig+0x670>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004018:	d006      	beq.n	8004028 <HAL_RCC_OscConfig+0x5a0>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800401a:	f7fd fca7 	bl	800196c <HAL_GetTick>
 800401e:	1b40      	subs	r0, r0, r5
 8004020:	2802      	cmp	r0, #2
 8004022:	d9f5      	bls.n	8004010 <HAL_RCC_OscConfig+0x588>
                return HAL_TIMEOUT;
 8004024:	2003      	movs	r0, #3
 8004026:	e05f      	b.n	80040e8 <HAL_RCC_OscConfig+0x660>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004028:	4a33      	ldr	r2, [pc, #204]	; (80040f8 <HAL_RCC_OscConfig+0x670>)
 800402a:	68d3      	ldr	r3, [r2, #12]
 800402c:	4933      	ldr	r1, [pc, #204]	; (80040fc <HAL_RCC_OscConfig+0x674>)
 800402e:	4019      	ands	r1, r3
 8004030:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004032:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8004034:	3801      	subs	r0, #1
 8004036:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 800403a:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800403c:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8004040:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8004042:	0840      	lsrs	r0, r0, #1
 8004044:	3801      	subs	r0, #1
 8004046:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
 800404a:	6c20      	ldr	r0, [r4, #64]	; 0x40
 800404c:	0840      	lsrs	r0, r0, #1
 800404e:	3801      	subs	r0, #1
 8004050:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 8004054:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8004056:	ea43 63c0 	orr.w	r3, r3, r0, lsl #27
 800405a:	4319      	orrs	r1, r3
 800405c:	60d1      	str	r1, [r2, #12]
            __HAL_RCC_PLL_ENABLE();
 800405e:	6813      	ldr	r3, [r2, #0]
 8004060:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004064:	6013      	str	r3, [r2, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004066:	68d3      	ldr	r3, [r2, #12]
 8004068:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800406c:	60d3      	str	r3, [r2, #12]
            tickstart = HAL_GetTick();
 800406e:	f7fd fc7d 	bl	800196c <HAL_GetTick>
 8004072:	4604      	mov	r4, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004074:	4b20      	ldr	r3, [pc, #128]	; (80040f8 <HAL_RCC_OscConfig+0x670>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800407c:	d106      	bne.n	800408c <HAL_RCC_OscConfig+0x604>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800407e:	f7fd fc75 	bl	800196c <HAL_GetTick>
 8004082:	1b00      	subs	r0, r0, r4
 8004084:	2802      	cmp	r0, #2
 8004086:	d9f5      	bls.n	8004074 <HAL_RCC_OscConfig+0x5ec>
                return HAL_TIMEOUT;
 8004088:	2003      	movs	r0, #3
 800408a:	e02d      	b.n	80040e8 <HAL_RCC_OscConfig+0x660>
  return HAL_OK;
 800408c:	2000      	movs	r0, #0
 800408e:	e02b      	b.n	80040e8 <HAL_RCC_OscConfig+0x660>
          __HAL_RCC_PLL_ENABLE();
 8004090:	4b19      	ldr	r3, [pc, #100]	; (80040f8 <HAL_RCC_OscConfig+0x670>)
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004098:	601a      	str	r2, [r3, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800409a:	68da      	ldr	r2, [r3, #12]
 800409c:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80040a0:	60da      	str	r2, [r3, #12]
          tickstart = HAL_GetTick();
 80040a2:	f7fd fc63 	bl	800196c <HAL_GetTick>
 80040a6:	4604      	mov	r4, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040a8:	4b13      	ldr	r3, [pc, #76]	; (80040f8 <HAL_RCC_OscConfig+0x670>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80040b0:	d106      	bne.n	80040c0 <HAL_RCC_OscConfig+0x638>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040b2:	f7fd fc5b 	bl	800196c <HAL_GetTick>
 80040b6:	1b03      	subs	r3, r0, r4
 80040b8:	2b02      	cmp	r3, #2
 80040ba:	d9f5      	bls.n	80040a8 <HAL_RCC_OscConfig+0x620>
              return HAL_TIMEOUT;
 80040bc:	2003      	movs	r0, #3
 80040be:	e013      	b.n	80040e8 <HAL_RCC_OscConfig+0x660>
  return HAL_OK;
 80040c0:	2000      	movs	r0, #0
 80040c2:	e011      	b.n	80040e8 <HAL_RCC_OscConfig+0x660>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80040c4:	4a0c      	ldr	r2, [pc, #48]	; (80040f8 <HAL_RCC_OscConfig+0x670>)
 80040c6:	68d1      	ldr	r1, [r2, #12]
 80040c8:	4b0d      	ldr	r3, [pc, #52]	; (8004100 <HAL_RCC_OscConfig+0x678>)
 80040ca:	400b      	ands	r3, r1
 80040cc:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 80040ce:	2000      	movs	r0, #0
 80040d0:	e00a      	b.n	80040e8 <HAL_RCC_OscConfig+0x660>
    return HAL_ERROR;
 80040d2:	2001      	movs	r0, #1
}
 80040d4:	4770      	bx	lr
        return HAL_ERROR;
 80040d6:	2001      	movs	r0, #1
 80040d8:	e006      	b.n	80040e8 <HAL_RCC_OscConfig+0x660>
            return HAL_ERROR;
 80040da:	2001      	movs	r0, #1
 80040dc:	e004      	b.n	80040e8 <HAL_RCC_OscConfig+0x660>
        return HAL_ERROR;
 80040de:	2001      	movs	r0, #1
 80040e0:	e002      	b.n	80040e8 <HAL_RCC_OscConfig+0x660>
        return HAL_ERROR;
 80040e2:	2001      	movs	r0, #1
 80040e4:	e000      	b.n	80040e8 <HAL_RCC_OscConfig+0x660>
  return HAL_OK;
 80040e6:	2000      	movs	r0, #0
}
 80040e8:	b003      	add	sp, #12
 80040ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
          return HAL_ERROR;
 80040ec:	2001      	movs	r0, #1
 80040ee:	e7fb      	b.n	80040e8 <HAL_RCC_OscConfig+0x660>
            return HAL_ERROR;
 80040f0:	2001      	movs	r0, #1
 80040f2:	e7f9      	b.n	80040e8 <HAL_RCC_OscConfig+0x660>
        return HAL_ERROR;
 80040f4:	2001      	movs	r0, #1
 80040f6:	e7f7      	b.n	80040e8 <HAL_RCC_OscConfig+0x660>
 80040f8:	40021000 	.word	0x40021000
 80040fc:	019d800c 	.word	0x019d800c
 8004100:	feeefffc 	.word	0xfeeefffc

08004104 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8004104:	2800      	cmp	r0, #0
 8004106:	f000 80ea 	beq.w	80042de <HAL_RCC_ClockConfig+0x1da>
{
 800410a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800410c:	460d      	mov	r5, r1
 800410e:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004110:	4b77      	ldr	r3, [pc, #476]	; (80042f0 <HAL_RCC_ClockConfig+0x1ec>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f003 030f 	and.w	r3, r3, #15
 8004118:	428b      	cmp	r3, r1
 800411a:	d20b      	bcs.n	8004134 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800411c:	4a74      	ldr	r2, [pc, #464]	; (80042f0 <HAL_RCC_ClockConfig+0x1ec>)
 800411e:	6813      	ldr	r3, [r2, #0]
 8004120:	f023 030f 	bic.w	r3, r3, #15
 8004124:	430b      	orrs	r3, r1
 8004126:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004128:	6813      	ldr	r3, [r2, #0]
 800412a:	f003 030f 	and.w	r3, r3, #15
 800412e:	428b      	cmp	r3, r1
 8004130:	f040 80d7 	bne.w	80042e2 <HAL_RCC_ClockConfig+0x1de>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004134:	6823      	ldr	r3, [r4, #0]
 8004136:	f013 0f02 	tst.w	r3, #2
 800413a:	d00c      	beq.n	8004156 <HAL_RCC_ClockConfig+0x52>
    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800413c:	68a2      	ldr	r2, [r4, #8]
 800413e:	4b6d      	ldr	r3, [pc, #436]	; (80042f4 <HAL_RCC_ClockConfig+0x1f0>)
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004146:	429a      	cmp	r2, r3
 8004148:	d905      	bls.n	8004156 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800414a:	496a      	ldr	r1, [pc, #424]	; (80042f4 <HAL_RCC_ClockConfig+0x1f0>)
 800414c:	688b      	ldr	r3, [r1, #8]
 800414e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004152:	431a      	orrs	r2, r3
 8004154:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004156:	6823      	ldr	r3, [r4, #0]
 8004158:	f013 0f01 	tst.w	r3, #1
 800415c:	d06e      	beq.n	800423c <HAL_RCC_ClockConfig+0x138>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800415e:	6863      	ldr	r3, [r4, #4]
 8004160:	2b03      	cmp	r3, #3
 8004162:	d00d      	beq.n	8004180 <HAL_RCC_ClockConfig+0x7c>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004164:	2b02      	cmp	r3, #2
 8004166:	d025      	beq.n	80041b4 <HAL_RCC_ClockConfig+0xb0>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004168:	2b00      	cmp	r3, #0
 800416a:	d13c      	bne.n	80041e6 <HAL_RCC_ClockConfig+0xe2>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800416c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004170:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f013 0f02 	tst.w	r3, #2
 800417a:	d121      	bne.n	80041c0 <HAL_RCC_ClockConfig+0xbc>
          return HAL_ERROR;
 800417c:	2001      	movs	r0, #1
 800417e:	e0a7      	b.n	80042d0 <HAL_RCC_ClockConfig+0x1cc>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004180:	4b5c      	ldr	r3, [pc, #368]	; (80042f4 <HAL_RCC_ClockConfig+0x1f0>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004188:	d101      	bne.n	800418e <HAL_RCC_ClockConfig+0x8a>
        return HAL_ERROR;
 800418a:	2001      	movs	r0, #1
 800418c:	e0a0      	b.n	80042d0 <HAL_RCC_ClockConfig+0x1cc>
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800418e:	f7ff fb9d 	bl	80038cc <RCC_GetSysClockFreqFromPLLSource>
 8004192:	4b59      	ldr	r3, [pc, #356]	; (80042f8 <HAL_RCC_ClockConfig+0x1f4>)
 8004194:	4298      	cmp	r0, r3
 8004196:	d92d      	bls.n	80041f4 <HAL_RCC_ClockConfig+0xf0>
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004198:	4b56      	ldr	r3, [pc, #344]	; (80042f4 <HAL_RCC_ClockConfig+0x1f0>)
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	f013 0ff0 	tst.w	r3, #240	; 0xf0
 80041a0:	d12a      	bne.n	80041f8 <HAL_RCC_ClockConfig+0xf4>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80041a2:	4a54      	ldr	r2, [pc, #336]	; (80042f4 <HAL_RCC_ClockConfig+0x1f0>)
 80041a4:	6893      	ldr	r3, [r2, #8]
 80041a6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80041aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041ae:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80041b0:	2780      	movs	r7, #128	; 0x80
 80041b2:	e024      	b.n	80041fe <HAL_RCC_ClockConfig+0xfa>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80041b4:	4b4f      	ldr	r3, [pc, #316]	; (80042f4 <HAL_RCC_ClockConfig+0x1f0>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80041bc:	f000 8093 	beq.w	80042e6 <HAL_RCC_ClockConfig+0x1e2>
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80041c0:	f7ff fc08 	bl	80039d4 <HAL_RCC_GetSysClockFreq>
 80041c4:	4b4c      	ldr	r3, [pc, #304]	; (80042f8 <HAL_RCC_ClockConfig+0x1f4>)
 80041c6:	4298      	cmp	r0, r3
 80041c8:	d918      	bls.n	80041fc <HAL_RCC_ClockConfig+0xf8>
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80041ca:	4b4a      	ldr	r3, [pc, #296]	; (80042f4 <HAL_RCC_ClockConfig+0x1f0>)
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	f013 0ff0 	tst.w	r3, #240	; 0xf0
 80041d2:	d12f      	bne.n	8004234 <HAL_RCC_ClockConfig+0x130>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80041d4:	4a47      	ldr	r2, [pc, #284]	; (80042f4 <HAL_RCC_ClockConfig+0x1f0>)
 80041d6:	6893      	ldr	r3, [r2, #8]
 80041d8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80041dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041e0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80041e2:	2780      	movs	r7, #128	; 0x80
 80041e4:	e00b      	b.n	80041fe <HAL_RCC_ClockConfig+0xfa>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80041e6:	4b43      	ldr	r3, [pc, #268]	; (80042f4 <HAL_RCC_ClockConfig+0x1f0>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80041ee:	d1e7      	bne.n	80041c0 <HAL_RCC_ClockConfig+0xbc>
          return HAL_ERROR;
 80041f0:	2001      	movs	r0, #1
 80041f2:	e06d      	b.n	80042d0 <HAL_RCC_ClockConfig+0x1cc>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80041f4:	2700      	movs	r7, #0
 80041f6:	e002      	b.n	80041fe <HAL_RCC_ClockConfig+0xfa>
 80041f8:	2700      	movs	r7, #0
 80041fa:	e000      	b.n	80041fe <HAL_RCC_ClockConfig+0xfa>
 80041fc:	2700      	movs	r7, #0
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80041fe:	4a3d      	ldr	r2, [pc, #244]	; (80042f4 <HAL_RCC_ClockConfig+0x1f0>)
 8004200:	6893      	ldr	r3, [r2, #8]
 8004202:	f023 0303 	bic.w	r3, r3, #3
 8004206:	6861      	ldr	r1, [r4, #4]
 8004208:	430b      	orrs	r3, r1
 800420a:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 800420c:	f7fd fbae 	bl	800196c <HAL_GetTick>
 8004210:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004212:	4b38      	ldr	r3, [pc, #224]	; (80042f4 <HAL_RCC_ClockConfig+0x1f0>)
 8004214:	689b      	ldr	r3, [r3, #8]
 8004216:	f003 030c 	and.w	r3, r3, #12
 800421a:	6862      	ldr	r2, [r4, #4]
 800421c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8004220:	d00a      	beq.n	8004238 <HAL_RCC_ClockConfig+0x134>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004222:	f7fd fba3 	bl	800196c <HAL_GetTick>
 8004226:	1b80      	subs	r0, r0, r6
 8004228:	f241 3388 	movw	r3, #5000	; 0x1388
 800422c:	4298      	cmp	r0, r3
 800422e:	d9f0      	bls.n	8004212 <HAL_RCC_ClockConfig+0x10e>
        return HAL_TIMEOUT;
 8004230:	2003      	movs	r0, #3
 8004232:	e04d      	b.n	80042d0 <HAL_RCC_ClockConfig+0x1cc>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004234:	2700      	movs	r7, #0
 8004236:	e7e2      	b.n	80041fe <HAL_RCC_ClockConfig+0xfa>
  if(hpre == RCC_SYSCLK_DIV2)
 8004238:	2f00      	cmp	r7, #0
 800423a:	d14a      	bne.n	80042d2 <HAL_RCC_ClockConfig+0x1ce>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800423c:	6823      	ldr	r3, [r4, #0]
 800423e:	f013 0f02 	tst.w	r3, #2
 8004242:	d00c      	beq.n	800425e <HAL_RCC_ClockConfig+0x15a>
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004244:	68a2      	ldr	r2, [r4, #8]
 8004246:	4b2b      	ldr	r3, [pc, #172]	; (80042f4 <HAL_RCC_ClockConfig+0x1f0>)
 8004248:	689b      	ldr	r3, [r3, #8]
 800424a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800424e:	429a      	cmp	r2, r3
 8004250:	d205      	bcs.n	800425e <HAL_RCC_ClockConfig+0x15a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004252:	4928      	ldr	r1, [pc, #160]	; (80042f4 <HAL_RCC_ClockConfig+0x1f0>)
 8004254:	688b      	ldr	r3, [r1, #8]
 8004256:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800425a:	431a      	orrs	r2, r3
 800425c:	608a      	str	r2, [r1, #8]
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800425e:	4b24      	ldr	r3, [pc, #144]	; (80042f0 <HAL_RCC_ClockConfig+0x1ec>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f003 030f 	and.w	r3, r3, #15
 8004266:	42ab      	cmp	r3, r5
 8004268:	d90a      	bls.n	8004280 <HAL_RCC_ClockConfig+0x17c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800426a:	4a21      	ldr	r2, [pc, #132]	; (80042f0 <HAL_RCC_ClockConfig+0x1ec>)
 800426c:	6813      	ldr	r3, [r2, #0]
 800426e:	f023 030f 	bic.w	r3, r3, #15
 8004272:	432b      	orrs	r3, r5
 8004274:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004276:	6813      	ldr	r3, [r2, #0]
 8004278:	f003 030f 	and.w	r3, r3, #15
 800427c:	42ab      	cmp	r3, r5
 800427e:	d134      	bne.n	80042ea <HAL_RCC_ClockConfig+0x1e6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004280:	6823      	ldr	r3, [r4, #0]
 8004282:	f013 0f04 	tst.w	r3, #4
 8004286:	d006      	beq.n	8004296 <HAL_RCC_ClockConfig+0x192>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004288:	4a1a      	ldr	r2, [pc, #104]	; (80042f4 <HAL_RCC_ClockConfig+0x1f0>)
 800428a:	6893      	ldr	r3, [r2, #8]
 800428c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004290:	68e1      	ldr	r1, [r4, #12]
 8004292:	430b      	orrs	r3, r1
 8004294:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004296:	6823      	ldr	r3, [r4, #0]
 8004298:	f013 0f08 	tst.w	r3, #8
 800429c:	d007      	beq.n	80042ae <HAL_RCC_ClockConfig+0x1aa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800429e:	4a15      	ldr	r2, [pc, #84]	; (80042f4 <HAL_RCC_ClockConfig+0x1f0>)
 80042a0:	6893      	ldr	r3, [r2, #8]
 80042a2:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80042a6:	6921      	ldr	r1, [r4, #16]
 80042a8:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80042ac:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80042ae:	f7ff fb91 	bl	80039d4 <HAL_RCC_GetSysClockFreq>
 80042b2:	4b10      	ldr	r3, [pc, #64]	; (80042f4 <HAL_RCC_ClockConfig+0x1f0>)
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80042ba:	4a10      	ldr	r2, [pc, #64]	; (80042fc <HAL_RCC_ClockConfig+0x1f8>)
 80042bc:	5cd3      	ldrb	r3, [r2, r3]
 80042be:	f003 031f 	and.w	r3, r3, #31
 80042c2:	40d8      	lsrs	r0, r3
 80042c4:	4b0e      	ldr	r3, [pc, #56]	; (8004300 <HAL_RCC_ClockConfig+0x1fc>)
 80042c6:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 80042c8:	4b0e      	ldr	r3, [pc, #56]	; (8004304 <HAL_RCC_ClockConfig+0x200>)
 80042ca:	6818      	ldr	r0, [r3, #0]
 80042cc:	f7fd fb0a 	bl	80018e4 <HAL_InitTick>
}
 80042d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80042d2:	4a08      	ldr	r2, [pc, #32]	; (80042f4 <HAL_RCC_ClockConfig+0x1f0>)
 80042d4:	6893      	ldr	r3, [r2, #8]
 80042d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80042da:	6093      	str	r3, [r2, #8]
 80042dc:	e7ae      	b.n	800423c <HAL_RCC_ClockConfig+0x138>
    return HAL_ERROR;
 80042de:	2001      	movs	r0, #1
}
 80042e0:	4770      	bx	lr
      return HAL_ERROR;
 80042e2:	2001      	movs	r0, #1
 80042e4:	e7f4      	b.n	80042d0 <HAL_RCC_ClockConfig+0x1cc>
          return HAL_ERROR;
 80042e6:	2001      	movs	r0, #1
 80042e8:	e7f2      	b.n	80042d0 <HAL_RCC_ClockConfig+0x1cc>
      return HAL_ERROR;
 80042ea:	2001      	movs	r0, #1
 80042ec:	e7f0      	b.n	80042d0 <HAL_RCC_ClockConfig+0x1cc>
 80042ee:	bf00      	nop
 80042f0:	40022000 	.word	0x40022000
 80042f4:	40021000 	.word	0x40021000
 80042f8:	04c4b400 	.word	0x04c4b400
 80042fc:	0800974c 	.word	0x0800974c
 8004300:	20000000 	.word	0x20000000
 8004304:	20000008 	.word	0x20000008

08004308 <HAL_RCC_GetHCLKFreq>:
}
 8004308:	4b01      	ldr	r3, [pc, #4]	; (8004310 <HAL_RCC_GetHCLKFreq+0x8>)
 800430a:	6818      	ldr	r0, [r3, #0]
 800430c:	4770      	bx	lr
 800430e:	bf00      	nop
 8004310:	20000000 	.word	0x20000000

08004314 <HAL_RCC_GetPCLK1Freq>:
{
 8004314:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004316:	f7ff fff7 	bl	8004308 <HAL_RCC_GetHCLKFreq>
 800431a:	4b05      	ldr	r3, [pc, #20]	; (8004330 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800431c:	689b      	ldr	r3, [r3, #8]
 800431e:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8004322:	4a04      	ldr	r2, [pc, #16]	; (8004334 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004324:	5cd3      	ldrb	r3, [r2, r3]
 8004326:	f003 031f 	and.w	r3, r3, #31
}
 800432a:	40d8      	lsrs	r0, r3
 800432c:	bd08      	pop	{r3, pc}
 800432e:	bf00      	nop
 8004330:	40021000 	.word	0x40021000
 8004334:	0800975c 	.word	0x0800975c

08004338 <HAL_RCC_GetPCLK2Freq>:
{
 8004338:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800433a:	f7ff ffe5 	bl	8004308 <HAL_RCC_GetHCLKFreq>
 800433e:	4b05      	ldr	r3, [pc, #20]	; (8004354 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8004346:	4a04      	ldr	r2, [pc, #16]	; (8004358 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004348:	5cd3      	ldrb	r3, [r2, r3]
 800434a:	f003 031f 	and.w	r3, r3, #31
}
 800434e:	40d8      	lsrs	r0, r3
 8004350:	bd08      	pop	{r3, pc}
 8004352:	bf00      	nop
 8004354:	40021000 	.word	0x40021000
 8004358:	0800975c 	.word	0x0800975c

0800435c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800435c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800435e:	4604      	mov	r4, r0
 8004360:	460f      	mov	r7, r1
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004362:	4b54      	ldr	r3, [pc, #336]	; (80044b4 <RCCEx_PLLSAI2_Config+0x158>)
 8004364:	68db      	ldr	r3, [r3, #12]
 8004366:	f013 0f03 	tst.w	r3, #3
 800436a:	d00e      	beq.n	800438a <RCCEx_PLLSAI2_Config+0x2e>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800436c:	4b51      	ldr	r3, [pc, #324]	; (80044b4 <RCCEx_PLLSAI2_Config+0x158>)
 800436e:	68db      	ldr	r3, [r3, #12]
 8004370:	f003 0303 	and.w	r3, r3, #3
 8004374:	6802      	ldr	r2, [r0, #0]
 8004376:	4293      	cmp	r3, r2
 8004378:	d002      	beq.n	8004380 <RCCEx_PLLSAI2_Config+0x24>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800437a:	2501      	movs	r5, #1
      }
    }
  }

  return status;
}
 800437c:	4628      	mov	r0, r5
 800437e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ||
 8004380:	2a00      	cmp	r2, #0
 8004382:	f000 8095 	beq.w	80044b0 <RCCEx_PLLSAI2_Config+0x154>
  HAL_StatusTypeDef status = HAL_OK;
 8004386:	2500      	movs	r5, #0
 8004388:	e009      	b.n	800439e <RCCEx_PLLSAI2_Config+0x42>
    switch(PllSai2->PLLSAI2Source)
 800438a:	6803      	ldr	r3, [r0, #0]
 800438c:	2b02      	cmp	r3, #2
 800438e:	d054      	beq.n	800443a <RCCEx_PLLSAI2_Config+0xde>
 8004390:	2b03      	cmp	r3, #3
 8004392:	d059      	beq.n	8004448 <RCCEx_PLLSAI2_Config+0xec>
 8004394:	2b01      	cmp	r3, #1
 8004396:	d043      	beq.n	8004420 <RCCEx_PLLSAI2_Config+0xc4>
 8004398:	2501      	movs	r5, #1
  if(status == HAL_OK)
 800439a:	2d00      	cmp	r5, #0
 800439c:	d1ee      	bne.n	800437c <RCCEx_PLLSAI2_Config+0x20>
    __HAL_RCC_PLLSAI2_DISABLE();
 800439e:	4a45      	ldr	r2, [pc, #276]	; (80044b4 <RCCEx_PLLSAI2_Config+0x158>)
 80043a0:	6813      	ldr	r3, [r2, #0]
 80043a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043a6:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80043a8:	f7fd fae0 	bl	800196c <HAL_GetTick>
 80043ac:	4606      	mov	r6, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80043ae:	4b41      	ldr	r3, [pc, #260]	; (80044b4 <RCCEx_PLLSAI2_Config+0x158>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 80043b6:	d005      	beq.n	80043c4 <RCCEx_PLLSAI2_Config+0x68>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80043b8:	f7fd fad8 	bl	800196c <HAL_GetTick>
 80043bc:	1b83      	subs	r3, r0, r6
 80043be:	2b02      	cmp	r3, #2
 80043c0:	d9f5      	bls.n	80043ae <RCCEx_PLLSAI2_Config+0x52>
        status = HAL_TIMEOUT;
 80043c2:	2503      	movs	r5, #3
    if(status == HAL_OK)
 80043c4:	2d00      	cmp	r5, #0
 80043c6:	d1d9      	bne.n	800437c <RCCEx_PLLSAI2_Config+0x20>
      if(Divider == DIVIDER_P_UPDATE)
 80043c8:	2f00      	cmp	r7, #0
 80043ca:	d14b      	bne.n	8004464 <RCCEx_PLLSAI2_Config+0x108>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80043cc:	4839      	ldr	r0, [pc, #228]	; (80044b4 <RCCEx_PLLSAI2_Config+0x158>)
 80043ce:	6943      	ldr	r3, [r0, #20]
 80043d0:	4a39      	ldr	r2, [pc, #228]	; (80044b8 <RCCEx_PLLSAI2_Config+0x15c>)
 80043d2:	401a      	ands	r2, r3
 80043d4:	68a1      	ldr	r1, [r4, #8]
 80043d6:	68e3      	ldr	r3, [r4, #12]
 80043d8:	06db      	lsls	r3, r3, #27
 80043da:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80043de:	6861      	ldr	r1, [r4, #4]
 80043e0:	3901      	subs	r1, #1
 80043e2:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 80043e6:	431a      	orrs	r2, r3
 80043e8:	6142      	str	r2, [r0, #20]
      __HAL_RCC_PLLSAI2_ENABLE();
 80043ea:	4a32      	ldr	r2, [pc, #200]	; (80044b4 <RCCEx_PLLSAI2_Config+0x158>)
 80043ec:	6813      	ldr	r3, [r2, #0]
 80043ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043f2:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80043f4:	f7fd faba 	bl	800196c <HAL_GetTick>
 80043f8:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80043fa:	4b2e      	ldr	r3, [pc, #184]	; (80044b4 <RCCEx_PLLSAI2_Config+0x158>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8004402:	d105      	bne.n	8004410 <RCCEx_PLLSAI2_Config+0xb4>
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004404:	f7fd fab2 	bl	800196c <HAL_GetTick>
 8004408:	1b83      	subs	r3, r0, r6
 800440a:	2b02      	cmp	r3, #2
 800440c:	d9f5      	bls.n	80043fa <RCCEx_PLLSAI2_Config+0x9e>
          status = HAL_TIMEOUT;
 800440e:	2503      	movs	r5, #3
      if(status == HAL_OK)
 8004410:	2d00      	cmp	r5, #0
 8004412:	d1b3      	bne.n	800437c <RCCEx_PLLSAI2_Config+0x20>
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004414:	4a27      	ldr	r2, [pc, #156]	; (80044b4 <RCCEx_PLLSAI2_Config+0x158>)
 8004416:	6953      	ldr	r3, [r2, #20]
 8004418:	69a1      	ldr	r1, [r4, #24]
 800441a:	430b      	orrs	r3, r1
 800441c:	6153      	str	r3, [r2, #20]
 800441e:	e7ad      	b.n	800437c <RCCEx_PLLSAI2_Config+0x20>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004420:	4a24      	ldr	r2, [pc, #144]	; (80044b4 <RCCEx_PLLSAI2_Config+0x158>)
 8004422:	6812      	ldr	r2, [r2, #0]
 8004424:	f012 0f02 	tst.w	r2, #2
 8004428:	d01a      	beq.n	8004460 <RCCEx_PLLSAI2_Config+0x104>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800442a:	4922      	ldr	r1, [pc, #136]	; (80044b4 <RCCEx_PLLSAI2_Config+0x158>)
 800442c:	68ca      	ldr	r2, [r1, #12]
 800442e:	f022 0203 	bic.w	r2, r2, #3
 8004432:	4313      	orrs	r3, r2
 8004434:	60cb      	str	r3, [r1, #12]
 8004436:	2500      	movs	r5, #0
 8004438:	e7af      	b.n	800439a <RCCEx_PLLSAI2_Config+0x3e>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800443a:	4a1e      	ldr	r2, [pc, #120]	; (80044b4 <RCCEx_PLLSAI2_Config+0x158>)
 800443c:	6812      	ldr	r2, [r2, #0]
 800443e:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8004442:	d1f2      	bne.n	800442a <RCCEx_PLLSAI2_Config+0xce>
        status = HAL_ERROR;
 8004444:	2501      	movs	r5, #1
 8004446:	e7a8      	b.n	800439a <RCCEx_PLLSAI2_Config+0x3e>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004448:	4a1a      	ldr	r2, [pc, #104]	; (80044b4 <RCCEx_PLLSAI2_Config+0x158>)
 800444a:	6812      	ldr	r2, [r2, #0]
 800444c:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8004450:	d1eb      	bne.n	800442a <RCCEx_PLLSAI2_Config+0xce>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004452:	4a18      	ldr	r2, [pc, #96]	; (80044b4 <RCCEx_PLLSAI2_Config+0x158>)
 8004454:	6812      	ldr	r2, [r2, #0]
 8004456:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 800445a:	d1e6      	bne.n	800442a <RCCEx_PLLSAI2_Config+0xce>
          status = HAL_ERROR;
 800445c:	2501      	movs	r5, #1
 800445e:	e79c      	b.n	800439a <RCCEx_PLLSAI2_Config+0x3e>
        status = HAL_ERROR;
 8004460:	2501      	movs	r5, #1
 8004462:	e79a      	b.n	800439a <RCCEx_PLLSAI2_Config+0x3e>
      else if(Divider == DIVIDER_Q_UPDATE)
 8004464:	2f01      	cmp	r7, #1
 8004466:	d011      	beq.n	800448c <RCCEx_PLLSAI2_Config+0x130>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004468:	4812      	ldr	r0, [pc, #72]	; (80044b4 <RCCEx_PLLSAI2_Config+0x158>)
 800446a:	6943      	ldr	r3, [r0, #20]
 800446c:	4a13      	ldr	r2, [pc, #76]	; (80044bc <RCCEx_PLLSAI2_Config+0x160>)
 800446e:	401a      	ands	r2, r3
 8004470:	68a1      	ldr	r1, [r4, #8]
 8004472:	6963      	ldr	r3, [r4, #20]
 8004474:	085b      	lsrs	r3, r3, #1
 8004476:	3b01      	subs	r3, #1
 8004478:	065b      	lsls	r3, r3, #25
 800447a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800447e:	6861      	ldr	r1, [r4, #4]
 8004480:	3901      	subs	r1, #1
 8004482:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8004486:	431a      	orrs	r2, r3
 8004488:	6142      	str	r2, [r0, #20]
 800448a:	e7ae      	b.n	80043ea <RCCEx_PLLSAI2_Config+0x8e>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800448c:	4809      	ldr	r0, [pc, #36]	; (80044b4 <RCCEx_PLLSAI2_Config+0x158>)
 800448e:	6943      	ldr	r3, [r0, #20]
 8004490:	4a0b      	ldr	r2, [pc, #44]	; (80044c0 <RCCEx_PLLSAI2_Config+0x164>)
 8004492:	401a      	ands	r2, r3
 8004494:	68a1      	ldr	r1, [r4, #8]
 8004496:	6923      	ldr	r3, [r4, #16]
 8004498:	085b      	lsrs	r3, r3, #1
 800449a:	3b01      	subs	r3, #1
 800449c:	055b      	lsls	r3, r3, #21
 800449e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80044a2:	6861      	ldr	r1, [r4, #4]
 80044a4:	3901      	subs	r1, #1
 80044a6:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 80044aa:	431a      	orrs	r2, r3
 80044ac:	6142      	str	r2, [r0, #20]
 80044ae:	e79c      	b.n	80043ea <RCCEx_PLLSAI2_Config+0x8e>
      status = HAL_ERROR;
 80044b0:	2501      	movs	r5, #1
 80044b2:	e763      	b.n	800437c <RCCEx_PLLSAI2_Config+0x20>
 80044b4:	40021000 	.word	0x40021000
 80044b8:	07ff800f 	.word	0x07ff800f
 80044bc:	f9ff800f 	.word	0xf9ff800f
 80044c0:	ff9f800f 	.word	0xff9f800f

080044c4 <RCCEx_PLLSAI1_Config>:
{
 80044c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044c6:	4604      	mov	r4, r0
 80044c8:	460f      	mov	r7, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80044ca:	4b54      	ldr	r3, [pc, #336]	; (800461c <RCCEx_PLLSAI1_Config+0x158>)
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	f013 0f03 	tst.w	r3, #3
 80044d2:	d00e      	beq.n	80044f2 <RCCEx_PLLSAI1_Config+0x2e>
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80044d4:	4b51      	ldr	r3, [pc, #324]	; (800461c <RCCEx_PLLSAI1_Config+0x158>)
 80044d6:	68db      	ldr	r3, [r3, #12]
 80044d8:	f003 0303 	and.w	r3, r3, #3
 80044dc:	6802      	ldr	r2, [r0, #0]
 80044de:	4293      	cmp	r3, r2
 80044e0:	d002      	beq.n	80044e8 <RCCEx_PLLSAI1_Config+0x24>
      status = HAL_ERROR;
 80044e2:	2501      	movs	r5, #1
}
 80044e4:	4628      	mov	r0, r5
 80044e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ||
 80044e8:	2a00      	cmp	r2, #0
 80044ea:	f000 8095 	beq.w	8004618 <RCCEx_PLLSAI1_Config+0x154>
  HAL_StatusTypeDef status = HAL_OK;
 80044ee:	2500      	movs	r5, #0
 80044f0:	e009      	b.n	8004506 <RCCEx_PLLSAI1_Config+0x42>
    switch(PllSai1->PLLSAI1Source)
 80044f2:	6803      	ldr	r3, [r0, #0]
 80044f4:	2b02      	cmp	r3, #2
 80044f6:	d054      	beq.n	80045a2 <RCCEx_PLLSAI1_Config+0xde>
 80044f8:	2b03      	cmp	r3, #3
 80044fa:	d059      	beq.n	80045b0 <RCCEx_PLLSAI1_Config+0xec>
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d043      	beq.n	8004588 <RCCEx_PLLSAI1_Config+0xc4>
 8004500:	2501      	movs	r5, #1
  if(status == HAL_OK)
 8004502:	2d00      	cmp	r5, #0
 8004504:	d1ee      	bne.n	80044e4 <RCCEx_PLLSAI1_Config+0x20>
    __HAL_RCC_PLLSAI1_DISABLE();
 8004506:	4a45      	ldr	r2, [pc, #276]	; (800461c <RCCEx_PLLSAI1_Config+0x158>)
 8004508:	6813      	ldr	r3, [r2, #0]
 800450a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800450e:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8004510:	f7fd fa2c 	bl	800196c <HAL_GetTick>
 8004514:	4606      	mov	r6, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004516:	4b41      	ldr	r3, [pc, #260]	; (800461c <RCCEx_PLLSAI1_Config+0x158>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 800451e:	d005      	beq.n	800452c <RCCEx_PLLSAI1_Config+0x68>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004520:	f7fd fa24 	bl	800196c <HAL_GetTick>
 8004524:	1b83      	subs	r3, r0, r6
 8004526:	2b02      	cmp	r3, #2
 8004528:	d9f5      	bls.n	8004516 <RCCEx_PLLSAI1_Config+0x52>
        status = HAL_TIMEOUT;
 800452a:	2503      	movs	r5, #3
    if(status == HAL_OK)
 800452c:	2d00      	cmp	r5, #0
 800452e:	d1d9      	bne.n	80044e4 <RCCEx_PLLSAI1_Config+0x20>
      if(Divider == DIVIDER_P_UPDATE)
 8004530:	2f00      	cmp	r7, #0
 8004532:	d14b      	bne.n	80045cc <RCCEx_PLLSAI1_Config+0x108>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004534:	4839      	ldr	r0, [pc, #228]	; (800461c <RCCEx_PLLSAI1_Config+0x158>)
 8004536:	6903      	ldr	r3, [r0, #16]
 8004538:	4a39      	ldr	r2, [pc, #228]	; (8004620 <RCCEx_PLLSAI1_Config+0x15c>)
 800453a:	401a      	ands	r2, r3
 800453c:	68a1      	ldr	r1, [r4, #8]
 800453e:	68e3      	ldr	r3, [r4, #12]
 8004540:	06db      	lsls	r3, r3, #27
 8004542:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004546:	6861      	ldr	r1, [r4, #4]
 8004548:	3901      	subs	r1, #1
 800454a:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 800454e:	431a      	orrs	r2, r3
 8004550:	6102      	str	r2, [r0, #16]
      __HAL_RCC_PLLSAI1_ENABLE();
 8004552:	4a32      	ldr	r2, [pc, #200]	; (800461c <RCCEx_PLLSAI1_Config+0x158>)
 8004554:	6813      	ldr	r3, [r2, #0]
 8004556:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800455a:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800455c:	f7fd fa06 	bl	800196c <HAL_GetTick>
 8004560:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004562:	4b2e      	ldr	r3, [pc, #184]	; (800461c <RCCEx_PLLSAI1_Config+0x158>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 800456a:	d105      	bne.n	8004578 <RCCEx_PLLSAI1_Config+0xb4>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800456c:	f7fd f9fe 	bl	800196c <HAL_GetTick>
 8004570:	1b83      	subs	r3, r0, r6
 8004572:	2b02      	cmp	r3, #2
 8004574:	d9f5      	bls.n	8004562 <RCCEx_PLLSAI1_Config+0x9e>
          status = HAL_TIMEOUT;
 8004576:	2503      	movs	r5, #3
      if(status == HAL_OK)
 8004578:	2d00      	cmp	r5, #0
 800457a:	d1b3      	bne.n	80044e4 <RCCEx_PLLSAI1_Config+0x20>
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800457c:	4a27      	ldr	r2, [pc, #156]	; (800461c <RCCEx_PLLSAI1_Config+0x158>)
 800457e:	6913      	ldr	r3, [r2, #16]
 8004580:	69a1      	ldr	r1, [r4, #24]
 8004582:	430b      	orrs	r3, r1
 8004584:	6113      	str	r3, [r2, #16]
 8004586:	e7ad      	b.n	80044e4 <RCCEx_PLLSAI1_Config+0x20>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004588:	4a24      	ldr	r2, [pc, #144]	; (800461c <RCCEx_PLLSAI1_Config+0x158>)
 800458a:	6812      	ldr	r2, [r2, #0]
 800458c:	f012 0f02 	tst.w	r2, #2
 8004590:	d01a      	beq.n	80045c8 <RCCEx_PLLSAI1_Config+0x104>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8004592:	4922      	ldr	r1, [pc, #136]	; (800461c <RCCEx_PLLSAI1_Config+0x158>)
 8004594:	68ca      	ldr	r2, [r1, #12]
 8004596:	f022 0203 	bic.w	r2, r2, #3
 800459a:	4313      	orrs	r3, r2
 800459c:	60cb      	str	r3, [r1, #12]
 800459e:	2500      	movs	r5, #0
 80045a0:	e7af      	b.n	8004502 <RCCEx_PLLSAI1_Config+0x3e>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80045a2:	4a1e      	ldr	r2, [pc, #120]	; (800461c <RCCEx_PLLSAI1_Config+0x158>)
 80045a4:	6812      	ldr	r2, [r2, #0]
 80045a6:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80045aa:	d1f2      	bne.n	8004592 <RCCEx_PLLSAI1_Config+0xce>
        status = HAL_ERROR;
 80045ac:	2501      	movs	r5, #1
 80045ae:	e7a8      	b.n	8004502 <RCCEx_PLLSAI1_Config+0x3e>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80045b0:	4a1a      	ldr	r2, [pc, #104]	; (800461c <RCCEx_PLLSAI1_Config+0x158>)
 80045b2:	6812      	ldr	r2, [r2, #0]
 80045b4:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 80045b8:	d1eb      	bne.n	8004592 <RCCEx_PLLSAI1_Config+0xce>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80045ba:	4a18      	ldr	r2, [pc, #96]	; (800461c <RCCEx_PLLSAI1_Config+0x158>)
 80045bc:	6812      	ldr	r2, [r2, #0]
 80045be:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 80045c2:	d1e6      	bne.n	8004592 <RCCEx_PLLSAI1_Config+0xce>
          status = HAL_ERROR;
 80045c4:	2501      	movs	r5, #1
 80045c6:	e79c      	b.n	8004502 <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_ERROR;
 80045c8:	2501      	movs	r5, #1
 80045ca:	e79a      	b.n	8004502 <RCCEx_PLLSAI1_Config+0x3e>
      else if(Divider == DIVIDER_Q_UPDATE)
 80045cc:	2f01      	cmp	r7, #1
 80045ce:	d011      	beq.n	80045f4 <RCCEx_PLLSAI1_Config+0x130>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80045d0:	4812      	ldr	r0, [pc, #72]	; (800461c <RCCEx_PLLSAI1_Config+0x158>)
 80045d2:	6903      	ldr	r3, [r0, #16]
 80045d4:	4a13      	ldr	r2, [pc, #76]	; (8004624 <RCCEx_PLLSAI1_Config+0x160>)
 80045d6:	401a      	ands	r2, r3
 80045d8:	68a1      	ldr	r1, [r4, #8]
 80045da:	6963      	ldr	r3, [r4, #20]
 80045dc:	085b      	lsrs	r3, r3, #1
 80045de:	3b01      	subs	r3, #1
 80045e0:	065b      	lsls	r3, r3, #25
 80045e2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80045e6:	6861      	ldr	r1, [r4, #4]
 80045e8:	3901      	subs	r1, #1
 80045ea:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 80045ee:	431a      	orrs	r2, r3
 80045f0:	6102      	str	r2, [r0, #16]
 80045f2:	e7ae      	b.n	8004552 <RCCEx_PLLSAI1_Config+0x8e>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80045f4:	4809      	ldr	r0, [pc, #36]	; (800461c <RCCEx_PLLSAI1_Config+0x158>)
 80045f6:	6903      	ldr	r3, [r0, #16]
 80045f8:	4a0b      	ldr	r2, [pc, #44]	; (8004628 <RCCEx_PLLSAI1_Config+0x164>)
 80045fa:	401a      	ands	r2, r3
 80045fc:	68a1      	ldr	r1, [r4, #8]
 80045fe:	6923      	ldr	r3, [r4, #16]
 8004600:	085b      	lsrs	r3, r3, #1
 8004602:	3b01      	subs	r3, #1
 8004604:	055b      	lsls	r3, r3, #21
 8004606:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800460a:	6861      	ldr	r1, [r4, #4]
 800460c:	3901      	subs	r1, #1
 800460e:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8004612:	431a      	orrs	r2, r3
 8004614:	6102      	str	r2, [r0, #16]
 8004616:	e79c      	b.n	8004552 <RCCEx_PLLSAI1_Config+0x8e>
      status = HAL_ERROR;
 8004618:	2501      	movs	r5, #1
 800461a:	e763      	b.n	80044e4 <RCCEx_PLLSAI1_Config+0x20>
 800461c:	40021000 	.word	0x40021000
 8004620:	07ff800f 	.word	0x07ff800f
 8004624:	f9ff800f 	.word	0xf9ff800f
 8004628:	ff9f800f 	.word	0xff9f800f

0800462c <HAL_RCCEx_PeriphCLKConfig>:
{
 800462c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004630:	b082      	sub	sp, #8
 8004632:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004634:	6803      	ldr	r3, [r0, #0]
 8004636:	f413 6f00 	tst.w	r3, #2048	; 0x800
 800463a:	d034      	beq.n	80046a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    switch(PeriphClkInit->Sai1ClockSelection)
 800463c:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 800463e:	2b40      	cmp	r3, #64	; 0x40
 8004640:	d01f      	beq.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004642:	d80b      	bhi.n	800465c <HAL_RCCEx_PeriphCLKConfig+0x30>
 8004644:	b323      	cbz	r3, 8004690 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004646:	2b20      	cmp	r3, #32
 8004648:	d105      	bne.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800464a:	2100      	movs	r1, #0
 800464c:	3020      	adds	r0, #32
 800464e:	f7ff fe85 	bl	800435c <RCCEx_PLLSAI2_Config>
 8004652:	4606      	mov	r6, r0
      break;
 8004654:	e021      	b.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x6e>
    switch(PeriphClkInit->Sai1ClockSelection)
 8004656:	2701      	movs	r7, #1
 8004658:	463e      	mov	r6, r7
 800465a:	e026      	b.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
 800465c:	2b60      	cmp	r3, #96	; 0x60
 800465e:	d020      	beq.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004660:	2b80      	cmp	r3, #128	; 0x80
 8004662:	d10b      	bne.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x50>
 8004664:	2600      	movs	r6, #0
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004666:	4a63      	ldr	r2, [pc, #396]	; (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8004668:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 800466c:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8004670:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8004672:	430b      	orrs	r3, r1
 8004674:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004678:	2700      	movs	r7, #0
 800467a:	e016      	b.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    switch(PeriphClkInit->Sai1ClockSelection)
 800467c:	2701      	movs	r7, #1
 800467e:	463e      	mov	r6, r7
 8004680:	e013      	b.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004682:	4a5c      	ldr	r2, [pc, #368]	; (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8004684:	68d3      	ldr	r3, [r2, #12]
 8004686:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800468a:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800468c:	2600      	movs	r6, #0
 800468e:	e7ea      	b.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x3a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004690:	2100      	movs	r1, #0
 8004692:	3004      	adds	r0, #4
 8004694:	f7ff ff16 	bl	80044c4 <RCCEx_PLLSAI1_Config>
 8004698:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 800469a:	2e00      	cmp	r6, #0
 800469c:	d0e3      	beq.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x3a>
 800469e:	4637      	mov	r7, r6
 80046a0:	e003      	b.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    switch(PeriphClkInit->Sai1ClockSelection)
 80046a2:	2600      	movs	r6, #0
 80046a4:	e7df      	b.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x3a>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80046a6:	2700      	movs	r7, #0
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80046a8:	463e      	mov	r6, r7
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80046aa:	6823      	ldr	r3, [r4, #0]
 80046ac:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80046b0:	d033      	beq.n	800471a <HAL_RCCEx_PeriphCLKConfig+0xee>
    switch(PeriphClkInit->Sai2ClockSelection)
 80046b2:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80046b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80046b8:	d022      	beq.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80046ba:	d80d      	bhi.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0xac>
 80046bc:	b333      	cbz	r3, 800470c <HAL_RCCEx_PeriphCLKConfig+0xe0>
 80046be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80046c2:	d106      	bne.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0xa6>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80046c4:	2100      	movs	r1, #0
 80046c6:	f104 0020 	add.w	r0, r4, #32
 80046ca:	f7ff fe47 	bl	800435c <RCCEx_PLLSAI2_Config>
 80046ce:	4606      	mov	r6, r0
      break;
 80046d0:	e008      	b.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    switch(PeriphClkInit->Sai2ClockSelection)
 80046d2:	2701      	movs	r7, #1
 80046d4:	463e      	mov	r6, r7
 80046d6:	e020      	b.n	800471a <HAL_RCCEx_PeriphCLKConfig+0xee>
 80046d8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80046dc:	d002      	beq.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
 80046de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80046e2:	d10a      	bne.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0xce>
    if(ret == HAL_OK)
 80046e4:	b9c6      	cbnz	r6, 8004718 <HAL_RCCEx_PeriphCLKConfig+0xec>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80046e6:	4a43      	ldr	r2, [pc, #268]	; (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80046e8:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 80046ec:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80046f0:	6f21      	ldr	r1, [r4, #112]	; 0x70
 80046f2:	430b      	orrs	r3, r1
 80046f4:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80046f8:	e00f      	b.n	800471a <HAL_RCCEx_PeriphCLKConfig+0xee>
    switch(PeriphClkInit->Sai2ClockSelection)
 80046fa:	2701      	movs	r7, #1
 80046fc:	463e      	mov	r6, r7
 80046fe:	e00c      	b.n	800471a <HAL_RCCEx_PeriphCLKConfig+0xee>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004700:	4a3c      	ldr	r2, [pc, #240]	; (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8004702:	68d3      	ldr	r3, [r2, #12]
 8004704:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004708:	60d3      	str	r3, [r2, #12]
      break;
 800470a:	e7eb      	b.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800470c:	2100      	movs	r1, #0
 800470e:	1d20      	adds	r0, r4, #4
 8004710:	f7ff fed8 	bl	80044c4 <RCCEx_PLLSAI1_Config>
 8004714:	4606      	mov	r6, r0
      break;
 8004716:	e7e5      	b.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
 8004718:	4637      	mov	r7, r6
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800471a:	6823      	ldr	r3, [r4, #0]
 800471c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004720:	d071      	beq.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x1da>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004722:	4b34      	ldr	r3, [pc, #208]	; (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8004724:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004726:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800472a:	d14e      	bne.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x19e>
      __HAL_RCC_PWR_CLK_ENABLE();
 800472c:	4b31      	ldr	r3, [pc, #196]	; (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800472e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004730:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004734:	659a      	str	r2, [r3, #88]	; 0x58
 8004736:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004738:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800473c:	9301      	str	r3, [sp, #4]
 800473e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004740:	f04f 0801 	mov.w	r8, #1
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004744:	4a2c      	ldr	r2, [pc, #176]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004746:	6813      	ldr	r3, [r2, #0]
 8004748:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800474c:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800474e:	f7fd f90d 	bl	800196c <HAL_GetTick>
 8004752:	4605      	mov	r5, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004754:	4b28      	ldr	r3, [pc, #160]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f413 7f80 	tst.w	r3, #256	; 0x100
 800475c:	d105      	bne.n	800476a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800475e:	f7fd f905 	bl	800196c <HAL_GetTick>
 8004762:	1b40      	subs	r0, r0, r5
 8004764:	2802      	cmp	r0, #2
 8004766:	d9f5      	bls.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x128>
        ret = HAL_TIMEOUT;
 8004768:	2603      	movs	r6, #3
    if(ret == HAL_OK)
 800476a:	2e00      	cmp	r6, #0
 800476c:	d146      	bne.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800476e:	4b21      	ldr	r3, [pc, #132]	; (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8004770:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004774:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8004778:	d016      	beq.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 800477a:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 800477e:	429a      	cmp	r2, r3
 8004780:	d012      	beq.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004782:	4a1c      	ldr	r2, [pc, #112]	; (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8004784:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8004788:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 800478c:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 8004790:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8004794:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004798:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 800479c:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 80047a0:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        RCC->BDCR = tmpregister;
 80047a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80047a8:	f013 0f01 	tst.w	r3, #1
 80047ac:	d110      	bne.n	80047d0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      if(ret == HAL_OK)
 80047ae:	2e00      	cmp	r6, #0
 80047b0:	f040 8159 	bne.w	8004a66 <HAL_RCCEx_PeriphCLKConfig+0x43a>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80047b4:	4a0f      	ldr	r2, [pc, #60]	; (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80047b6:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80047ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047be:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 80047c2:	430b      	orrs	r3, r1
 80047c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80047c8:	e019      	b.n	80047fe <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    FlagStatus       pwrclkchanged = RESET;
 80047ca:	f04f 0800 	mov.w	r8, #0
 80047ce:	e7b9      	b.n	8004744 <HAL_RCCEx_PeriphCLKConfig+0x118>
        tickstart = HAL_GetTick();
 80047d0:	f7fd f8cc 	bl	800196c <HAL_GetTick>
 80047d4:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80047d6:	4b07      	ldr	r3, [pc, #28]	; (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80047d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047dc:	f013 0f02 	tst.w	r3, #2
 80047e0:	d1e5      	bne.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x182>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047e2:	f7fd f8c3 	bl	800196c <HAL_GetTick>
 80047e6:	1b40      	subs	r0, r0, r5
 80047e8:	f241 3388 	movw	r3, #5000	; 0x1388
 80047ec:	4298      	cmp	r0, r3
 80047ee:	d9f2      	bls.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
            ret = HAL_TIMEOUT;
 80047f0:	2603      	movs	r6, #3
 80047f2:	e7dc      	b.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x182>
 80047f4:	40021000 	.word	0x40021000
 80047f8:	40007000 	.word	0x40007000
      status = ret;
 80047fc:	4637      	mov	r7, r6
    if(pwrclkchanged == SET)
 80047fe:	f1b8 0f00 	cmp.w	r8, #0
 8004802:	f040 8132 	bne.w	8004a6a <HAL_RCCEx_PeriphCLKConfig+0x43e>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004806:	6823      	ldr	r3, [r4, #0]
 8004808:	f013 0f01 	tst.w	r3, #1
 800480c:	d008      	beq.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800480e:	4ab6      	ldr	r2, [pc, #728]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004810:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004814:	f023 0303 	bic.w	r3, r3, #3
 8004818:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800481a:	430b      	orrs	r3, r1
 800481c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004820:	6823      	ldr	r3, [r4, #0]
 8004822:	f013 0f02 	tst.w	r3, #2
 8004826:	d008      	beq.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004828:	4aaf      	ldr	r2, [pc, #700]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 800482a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800482e:	f023 030c 	bic.w	r3, r3, #12
 8004832:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8004834:	430b      	orrs	r3, r1
 8004836:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800483a:	6823      	ldr	r3, [r4, #0]
 800483c:	f013 0f04 	tst.w	r3, #4
 8004840:	d008      	beq.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0x228>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004842:	4aa9      	ldr	r2, [pc, #676]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004844:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004848:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800484c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800484e:	430b      	orrs	r3, r1
 8004850:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004854:	6823      	ldr	r3, [r4, #0]
 8004856:	f013 0f08 	tst.w	r3, #8
 800485a:	d008      	beq.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x242>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800485c:	4aa2      	ldr	r2, [pc, #648]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 800485e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004862:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004866:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8004868:	430b      	orrs	r3, r1
 800486a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800486e:	6823      	ldr	r3, [r4, #0]
 8004870:	f013 0f10 	tst.w	r3, #16
 8004874:	d008      	beq.n	8004888 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004876:	4a9c      	ldr	r2, [pc, #624]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004878:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800487c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004880:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8004882:	430b      	orrs	r3, r1
 8004884:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004888:	6823      	ldr	r3, [r4, #0]
 800488a:	f013 0f20 	tst.w	r3, #32
 800488e:	d008      	beq.n	80048a2 <HAL_RCCEx_PeriphCLKConfig+0x276>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004890:	4a95      	ldr	r2, [pc, #596]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004892:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004896:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800489a:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800489c:	430b      	orrs	r3, r1
 800489e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80048a2:	6823      	ldr	r3, [r4, #0]
 80048a4:	f413 7f00 	tst.w	r3, #512	; 0x200
 80048a8:	d008      	beq.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x290>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80048aa:	4a8f      	ldr	r2, [pc, #572]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 80048ac:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80048b0:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 80048b4:	6e61      	ldr	r1, [r4, #100]	; 0x64
 80048b6:	430b      	orrs	r3, r1
 80048b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80048bc:	6823      	ldr	r3, [r4, #0]
 80048be:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80048c2:	d008      	beq.n	80048d6 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80048c4:	4a88      	ldr	r2, [pc, #544]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 80048c6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80048ca:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80048ce:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 80048d0:	430b      	orrs	r3, r1
 80048d2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80048d6:	6823      	ldr	r3, [r4, #0]
 80048d8:	f013 0f40 	tst.w	r3, #64	; 0x40
 80048dc:	d008      	beq.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80048de:	4a82      	ldr	r2, [pc, #520]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 80048e0:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80048e4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80048e8:	6d61      	ldr	r1, [r4, #84]	; 0x54
 80048ea:	430b      	orrs	r3, r1
 80048ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80048f0:	6823      	ldr	r3, [r4, #0]
 80048f2:	f013 0f80 	tst.w	r3, #128	; 0x80
 80048f6:	d008      	beq.n	800490a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80048f8:	4a7b      	ldr	r2, [pc, #492]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 80048fa:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80048fe:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8004902:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8004904:	430b      	orrs	r3, r1
 8004906:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800490a:	6823      	ldr	r3, [r4, #0]
 800490c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004910:	d008      	beq.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004912:	4a75      	ldr	r2, [pc, #468]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004914:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004918:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800491c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800491e:	430b      	orrs	r3, r1
 8004920:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004924:	6823      	ldr	r3, [r4, #0]
 8004926:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800492a:	d008      	beq.n	800493e <HAL_RCCEx_PeriphCLKConfig+0x312>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800492c:	4a6e      	ldr	r2, [pc, #440]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 800492e:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8004932:	f023 0303 	bic.w	r3, r3, #3
 8004936:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8004938:	430b      	orrs	r3, r1
 800493a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800493e:	6823      	ldr	r3, [r4, #0]
 8004940:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8004944:	d011      	beq.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x33e>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004946:	4a68      	ldr	r2, [pc, #416]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004948:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800494c:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8004950:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8004952:	430b      	orrs	r3, r1
 8004954:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004958:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800495a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800495e:	f000 808a 	beq.w	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004962:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004966:	f000 808b 	beq.w	8004a80 <HAL_RCCEx_PeriphCLKConfig+0x454>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800496a:	6823      	ldr	r3, [r4, #0]
 800496c:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8004970:	d01f      	beq.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x386>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004972:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8004974:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004978:	f000 808b 	beq.w	8004a92 <HAL_RCCEx_PeriphCLKConfig+0x466>
 800497c:	4a5a      	ldr	r2, [pc, #360]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 800497e:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8004982:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004986:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800498a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800498e:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8004992:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 8004994:	430b      	orrs	r3, r1
 8004996:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800499a:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 800499c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80049a0:	d07f      	beq.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0x476>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80049a2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80049a6:	f000 8082 	beq.w	8004aae <HAL_RCCEx_PeriphCLKConfig+0x482>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80049aa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80049ae:	f000 8084 	beq.w	8004aba <HAL_RCCEx_PeriphCLKConfig+0x48e>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80049b2:	6823      	ldr	r3, [r4, #0]
 80049b4:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 80049b8:	d00f      	beq.n	80049da <HAL_RCCEx_PeriphCLKConfig+0x3ae>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80049ba:	4a4b      	ldr	r2, [pc, #300]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 80049bc:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80049c0:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80049c4:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 80049c6:	430b      	orrs	r3, r1
 80049c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80049cc:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 80049ce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80049d2:	d07b      	beq.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0x4a0>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80049d4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80049d8:	d07d      	beq.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80049da:	6823      	ldr	r3, [r4, #0]
 80049dc:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 80049e0:	d00e      	beq.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80049e2:	4a41      	ldr	r2, [pc, #260]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 80049e4:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80049e8:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80049ec:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 80049f0:	430b      	orrs	r3, r1
 80049f2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80049f6:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 80049fa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80049fe:	d075      	beq.n	8004aec <HAL_RCCEx_PeriphCLKConfig+0x4c0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004a00:	6823      	ldr	r3, [r4, #0]
 8004a02:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8004a06:	d009      	beq.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0x3f0>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004a08:	4a37      	ldr	r2, [pc, #220]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004a0a:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8004a0e:	f023 0304 	bic.w	r3, r3, #4
 8004a12:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 8004a16:	430b      	orrs	r3, r1
 8004a18:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004a1c:	6823      	ldr	r3, [r4, #0]
 8004a1e:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8004a22:	d009      	beq.n	8004a38 <HAL_RCCEx_PeriphCLKConfig+0x40c>
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004a24:	4a30      	ldr	r2, [pc, #192]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004a26:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8004a2a:	f023 0318 	bic.w	r3, r3, #24
 8004a2e:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 8004a32:	430b      	orrs	r3, r1
 8004a34:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004a38:	6823      	ldr	r3, [r4, #0]
 8004a3a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8004a3e:	d00e      	beq.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0x432>
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004a40:	4a29      	ldr	r2, [pc, #164]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004a42:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8004a46:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8004a4a:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8004a4e:	430b      	orrs	r3, r1
 8004a50:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004a54:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8004a58:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004a5c:	d04e      	beq.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x4d0>
}
 8004a5e:	4638      	mov	r0, r7
 8004a60:	b002      	add	sp, #8
 8004a62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        status = ret;
 8004a66:	4637      	mov	r7, r6
 8004a68:	e6c9      	b.n	80047fe <HAL_RCCEx_PeriphCLKConfig+0x1d2>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a6a:	4a1f      	ldr	r2, [pc, #124]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004a6c:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8004a6e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a72:	6593      	str	r3, [r2, #88]	; 0x58
 8004a74:	e6c7      	b.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x1da>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a76:	68d3      	ldr	r3, [r2, #12]
 8004a78:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004a7c:	60d3      	str	r3, [r2, #12]
 8004a7e:	e774      	b.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x33e>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004a80:	2101      	movs	r1, #1
 8004a82:	1d20      	adds	r0, r4, #4
 8004a84:	f7ff fd1e 	bl	80044c4 <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 8004a88:	2800      	cmp	r0, #0
 8004a8a:	f43f af6e 	beq.w	800496a <HAL_RCCEx_PeriphCLKConfig+0x33e>
          status = ret;
 8004a8e:	4607      	mov	r7, r0
 8004a90:	e76b      	b.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x33e>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004a92:	4a15      	ldr	r2, [pc, #84]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004a94:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8004a98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004a9c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004aa0:	e77b      	b.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x36e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004aa2:	4a11      	ldr	r2, [pc, #68]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004aa4:	68d3      	ldr	r3, [r2, #12]
 8004aa6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004aaa:	60d3      	str	r3, [r2, #12]
 8004aac:	e781      	b.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x386>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004aae:	4a0e      	ldr	r2, [pc, #56]	; (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004ab0:	68d3      	ldr	r3, [r2, #12]
 8004ab2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ab6:	60d3      	str	r3, [r2, #12]
 8004ab8:	e77b      	b.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x386>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004aba:	2101      	movs	r1, #1
 8004abc:	1d20      	adds	r0, r4, #4
 8004abe:	f7ff fd01 	bl	80044c4 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8004ac2:	2800      	cmp	r0, #0
 8004ac4:	f43f af75 	beq.w	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x386>
        status = ret;
 8004ac8:	4607      	mov	r7, r0
 8004aca:	e772      	b.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x386>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004acc:	68d3      	ldr	r3, [r2, #12]
 8004ace:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004ad2:	60d3      	str	r3, [r2, #12]
 8004ad4:	e781      	b.n	80049da <HAL_RCCEx_PeriphCLKConfig+0x3ae>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004ad6:	2101      	movs	r1, #1
 8004ad8:	1d20      	adds	r0, r4, #4
 8004ada:	f7ff fcf3 	bl	80044c4 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8004ade:	2800      	cmp	r0, #0
 8004ae0:	f43f af7b 	beq.w	80049da <HAL_RCCEx_PeriphCLKConfig+0x3ae>
        status = ret;
 8004ae4:	4607      	mov	r7, r0
 8004ae6:	e778      	b.n	80049da <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8004ae8:	40021000 	.word	0x40021000
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004aec:	2102      	movs	r1, #2
 8004aee:	1d20      	adds	r0, r4, #4
 8004af0:	f7ff fce8 	bl	80044c4 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8004af4:	2800      	cmp	r0, #0
 8004af6:	d083      	beq.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
        status = ret;
 8004af8:	4607      	mov	r7, r0
 8004afa:	e781      	b.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004afc:	68d3      	ldr	r3, [r2, #12]
 8004afe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004b02:	60d3      	str	r3, [r2, #12]
 8004b04:	e7ab      	b.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0x432>
 8004b06:	bf00      	nop

08004b08 <HAL_SPI_Init>:
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004b08:	2800      	cmp	r0, #0
 8004b0a:	d06a      	beq.n	8004be2 <HAL_SPI_Init+0xda>
{
 8004b0c:	b510      	push	{r4, lr}
 8004b0e:	4604      	mov	r4, r0
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004b10:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004b12:	b933      	cbnz	r3, 8004b22 <HAL_SPI_Init+0x1a>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b14:	6843      	ldr	r3, [r0, #4]
 8004b16:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b1a:	d005      	beq.n	8004b28 <HAL_SPI_Init+0x20>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	61c3      	str	r3, [r0, #28]
 8004b20:	e002      	b.n	8004b28 <HAL_SPI_Init+0x20>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004b22:	2300      	movs	r3, #0
 8004b24:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004b26:	6143      	str	r3, [r0, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	62a3      	str	r3, [r4, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004b2c:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d04d      	beq.n	8004bd0 <HAL_SPI_Init+0xc8>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004b34:	2302      	movs	r3, #2
 8004b36:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004b3a:	6822      	ldr	r2, [r4, #0]
 8004b3c:	6813      	ldr	r3, [r2, #0]
 8004b3e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b42:	6013      	str	r3, [r2, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004b44:	68e3      	ldr	r3, [r4, #12]
 8004b46:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004b4a:	d947      	bls.n	8004bdc <HAL_SPI_Init+0xd4>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004b4c:	2200      	movs	r2, #0
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004b4e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004b52:	d004      	beq.n	8004b5e <HAL_SPI_Init+0x56>
 8004b54:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004b58:	d001      	beq.n	8004b5e <HAL_SPI_Init+0x56>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	62a3      	str	r3, [r4, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004b5e:	6863      	ldr	r3, [r4, #4]
 8004b60:	f403 7382 	and.w	r3, r3, #260	; 0x104
 8004b64:	68a1      	ldr	r1, [r4, #8]
 8004b66:	f401 4104 	and.w	r1, r1, #33792	; 0x8400
 8004b6a:	430b      	orrs	r3, r1
 8004b6c:	6921      	ldr	r1, [r4, #16]
 8004b6e:	f001 0102 	and.w	r1, r1, #2
 8004b72:	430b      	orrs	r3, r1
 8004b74:	6961      	ldr	r1, [r4, #20]
 8004b76:	f001 0101 	and.w	r1, r1, #1
 8004b7a:	430b      	orrs	r3, r1
 8004b7c:	69a1      	ldr	r1, [r4, #24]
 8004b7e:	f401 7100 	and.w	r1, r1, #512	; 0x200
 8004b82:	430b      	orrs	r3, r1
 8004b84:	69e1      	ldr	r1, [r4, #28]
 8004b86:	f001 0138 	and.w	r1, r1, #56	; 0x38
 8004b8a:	430b      	orrs	r3, r1
 8004b8c:	6a21      	ldr	r1, [r4, #32]
 8004b8e:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8004b92:	430b      	orrs	r3, r1
 8004b94:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8004b96:	f401 5100 	and.w	r1, r1, #8192	; 0x2000
 8004b9a:	6820      	ldr	r0, [r4, #0]
 8004b9c:	430b      	orrs	r3, r1
 8004b9e:	6003      	str	r3, [r0, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004ba0:	8b63      	ldrh	r3, [r4, #26]
 8004ba2:	f003 0304 	and.w	r3, r3, #4
 8004ba6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004ba8:	f001 0110 	and.w	r1, r1, #16
 8004bac:	430b      	orrs	r3, r1
 8004bae:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004bb0:	f001 0108 	and.w	r1, r1, #8
 8004bb4:	430b      	orrs	r3, r1
 8004bb6:	68e1      	ldr	r1, [r4, #12]
 8004bb8:	f401 6170 	and.w	r1, r1, #3840	; 0xf00
 8004bbc:	430b      	orrs	r3, r1
 8004bbe:	6821      	ldr	r1, [r4, #0]
 8004bc0:	431a      	orrs	r2, r3
 8004bc2:	604a      	str	r2, [r1, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004bc4:	2000      	movs	r0, #0
 8004bc6:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d

  return HAL_OK;
}
 8004bce:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8004bd0:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8004bd4:	4620      	mov	r0, r4
 8004bd6:	f7fc f84b 	bl	8000c70 <HAL_SPI_MspInit>
 8004bda:	e7ab      	b.n	8004b34 <HAL_SPI_Init+0x2c>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004bdc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004be0:	e7b5      	b.n	8004b4e <HAL_SPI_Init+0x46>
    return HAL_ERROR;
 8004be2:	2001      	movs	r0, #1
}
 8004be4:	4770      	bx	lr

08004be6 <HAL_SPI_ErrorCallback>:
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004be6:	4770      	bx	lr

08004be8 <HAL_SPI_IRQHandler>:
{
 8004be8:	b510      	push	{r4, lr}
 8004bea:	b084      	sub	sp, #16
 8004bec:	4604      	mov	r4, r0
  uint32_t itsource = hspi->Instance->CR2;
 8004bee:	6802      	ldr	r2, [r0, #0]
 8004bf0:	6851      	ldr	r1, [r2, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8004bf2:	6893      	ldr	r3, [r2, #8]
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004bf4:	f003 0041 	and.w	r0, r3, #65	; 0x41
 8004bf8:	2801      	cmp	r0, #1
 8004bfa:	d067      	beq.n	8004ccc <HAL_SPI_IRQHandler+0xe4>
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004bfc:	f013 0f02 	tst.w	r3, #2
 8004c00:	d002      	beq.n	8004c08 <HAL_SPI_IRQHandler+0x20>
 8004c02:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004c06:	d168      	bne.n	8004cda <HAL_SPI_IRQHandler+0xf2>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004c08:	f413 7fb0 	tst.w	r3, #352	; 0x160
 8004c0c:	d068      	beq.n	8004ce0 <HAL_SPI_IRQHandler+0xf8>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004c0e:	f011 0f20 	tst.w	r1, #32
 8004c12:	d065      	beq.n	8004ce0 <HAL_SPI_IRQHandler+0xf8>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004c14:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004c18:	d00f      	beq.n	8004c3a <HAL_SPI_IRQHandler+0x52>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004c1a:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
 8004c1e:	b2c0      	uxtb	r0, r0
 8004c20:	2803      	cmp	r0, #3
 8004c22:	d05f      	beq.n	8004ce4 <HAL_SPI_IRQHandler+0xfc>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004c24:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8004c26:	f040 0004 	orr.w	r0, r0, #4
 8004c2a:	6620      	str	r0, [r4, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004c2c:	2000      	movs	r0, #0
 8004c2e:	9000      	str	r0, [sp, #0]
 8004c30:	68d0      	ldr	r0, [r2, #12]
 8004c32:	9000      	str	r0, [sp, #0]
 8004c34:	6890      	ldr	r0, [r2, #8]
 8004c36:	9000      	str	r0, [sp, #0]
 8004c38:	9800      	ldr	r0, [sp, #0]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004c3a:	f013 0f20 	tst.w	r3, #32
 8004c3e:	d00c      	beq.n	8004c5a <HAL_SPI_IRQHandler+0x72>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004c40:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8004c42:	f040 0001 	orr.w	r0, r0, #1
 8004c46:	6620      	str	r0, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004c48:	2000      	movs	r0, #0
 8004c4a:	9002      	str	r0, [sp, #8]
 8004c4c:	6890      	ldr	r0, [r2, #8]
 8004c4e:	9002      	str	r0, [sp, #8]
 8004c50:	6810      	ldr	r0, [r2, #0]
 8004c52:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 8004c56:	6010      	str	r0, [r2, #0]
 8004c58:	9a02      	ldr	r2, [sp, #8]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004c5a:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004c5e:	d009      	beq.n	8004c74 <HAL_SPI_IRQHandler+0x8c>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004c60:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004c62:	f043 0308 	orr.w	r3, r3, #8
 8004c66:	6623      	str	r3, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004c68:	2300      	movs	r3, #0
 8004c6a:	9303      	str	r3, [sp, #12]
 8004c6c:	6823      	ldr	r3, [r4, #0]
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	9303      	str	r3, [sp, #12]
 8004c72:	9b03      	ldr	r3, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c74:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d032      	beq.n	8004ce0 <HAL_SPI_IRQHandler+0xf8>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004c7a:	6822      	ldr	r2, [r4, #0]
 8004c7c:	6853      	ldr	r3, [r2, #4]
 8004c7e:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8004c82:	6053      	str	r3, [r2, #4]
      hspi->State = HAL_SPI_STATE_READY;
 8004c84:	2301      	movs	r3, #1
 8004c86:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004c8a:	f011 0f03 	tst.w	r1, #3
 8004c8e:	d031      	beq.n	8004cf4 <HAL_SPI_IRQHandler+0x10c>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004c90:	6822      	ldr	r2, [r4, #0]
 8004c92:	6853      	ldr	r3, [r2, #4]
 8004c94:	f023 0303 	bic.w	r3, r3, #3
 8004c98:	6053      	str	r3, [r2, #4]
        if (hspi->hdmarx != NULL)
 8004c9a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004c9c:	b14b      	cbz	r3, 8004cb2 <HAL_SPI_IRQHandler+0xca>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004c9e:	4a17      	ldr	r2, [pc, #92]	; (8004cfc <HAL_SPI_IRQHandler+0x114>)
 8004ca0:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004ca2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004ca4:	f7fd f834 	bl	8001d10 <HAL_DMA_Abort_IT>
 8004ca8:	b118      	cbz	r0, 8004cb2 <HAL_SPI_IRQHandler+0xca>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004caa:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004cac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004cb0:	6623      	str	r3, [r4, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8004cb2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004cb4:	b1a3      	cbz	r3, 8004ce0 <HAL_SPI_IRQHandler+0xf8>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004cb6:	4a11      	ldr	r2, [pc, #68]	; (8004cfc <HAL_SPI_IRQHandler+0x114>)
 8004cb8:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004cba:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004cbc:	f7fd f828 	bl	8001d10 <HAL_DMA_Abort_IT>
 8004cc0:	b170      	cbz	r0, 8004ce0 <HAL_SPI_IRQHandler+0xf8>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004cc2:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004cc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004cc8:	6623      	str	r3, [r4, #96]	; 0x60
 8004cca:	e009      	b.n	8004ce0 <HAL_SPI_IRQHandler+0xf8>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004ccc:	f011 0f40 	tst.w	r1, #64	; 0x40
 8004cd0:	d094      	beq.n	8004bfc <HAL_SPI_IRQHandler+0x14>
    hspi->RxISR(hspi);
 8004cd2:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004cd4:	4620      	mov	r0, r4
 8004cd6:	4798      	blx	r3
    return;
 8004cd8:	e002      	b.n	8004ce0 <HAL_SPI_IRQHandler+0xf8>
    hspi->TxISR(hspi);
 8004cda:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8004cdc:	4620      	mov	r0, r4
 8004cde:	4798      	blx	r3
}
 8004ce0:	b004      	add	sp, #16
 8004ce2:	bd10      	pop	{r4, pc}
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	9301      	str	r3, [sp, #4]
 8004ce8:	68d3      	ldr	r3, [r2, #12]
 8004cea:	9301      	str	r3, [sp, #4]
 8004cec:	6893      	ldr	r3, [r2, #8]
 8004cee:	9301      	str	r3, [sp, #4]
 8004cf0:	9b01      	ldr	r3, [sp, #4]
        return;
 8004cf2:	e7f5      	b.n	8004ce0 <HAL_SPI_IRQHandler+0xf8>
        HAL_SPI_ErrorCallback(hspi);
 8004cf4:	4620      	mov	r0, r4
 8004cf6:	f7ff ff76 	bl	8004be6 <HAL_SPI_ErrorCallback>
    return;
 8004cfa:	e7f1      	b.n	8004ce0 <HAL_SPI_IRQHandler+0xf8>
 8004cfc:	08004d01 	.word	0x08004d01

08004d00 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004d00:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004d02:	6a80      	ldr	r0, [r0, #40]	; 0x28
  hspi->RxXferCount = 0U;
 8004d04:	2300      	movs	r3, #0
 8004d06:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8004d0a:	87c3      	strh	r3, [r0, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004d0c:	f7ff ff6b 	bl	8004be6 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004d10:	bd08      	pop	{r3, pc}

08004d12 <UART_EndTxTransfer>:
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
#if defined(USART_CR1_FIFOEN)
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8004d12:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d14:	e852 3f00 	ldrex	r3, [r2]
 8004d18:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d1c:	e842 3100 	strex	r1, r3, [r2]
 8004d20:	2900      	cmp	r1, #0
 8004d22:	d1f6      	bne.n	8004d12 <UART_EndTxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8004d24:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d26:	f102 0308 	add.w	r3, r2, #8
 8004d2a:	e853 3f00 	ldrex	r3, [r3]
 8004d2e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d32:	3208      	adds	r2, #8
 8004d34:	e842 3100 	strex	r1, r3, [r2]
 8004d38:	2900      	cmp	r1, #0
 8004d3a:	d1f3      	bne.n	8004d24 <UART_EndTxTransfer+0x12>
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004d3c:	2320      	movs	r3, #32
 8004d3e:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
}
 8004d42:	4770      	bx	lr

08004d44 <UART_EndRxTransfer>:
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004d44:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d46:	e852 3f00 	ldrex	r3, [r2]
 8004d4a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d4e:	e842 3100 	strex	r1, r3, [r2]
 8004d52:	2900      	cmp	r1, #0
 8004d54:	d1f6      	bne.n	8004d44 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004d56:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d58:	f102 0308 	add.w	r3, r2, #8
 8004d5c:	e853 3f00 	ldrex	r3, [r3]
 8004d60:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d64:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d68:	3208      	adds	r2, #8
 8004d6a:	e842 3100 	strex	r1, r3, [r2]
 8004d6e:	2900      	cmp	r1, #0
 8004d70:	d1f1      	bne.n	8004d56 <UART_EndRxTransfer+0x12>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d72:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	d006      	beq.n	8004d86 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d78:	2320      	movs	r3, #32
 8004d7a:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d7e:	2300      	movs	r3, #0
 8004d80:	66c3      	str	r3, [r0, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004d82:	6703      	str	r3, [r0, #112]	; 0x70
}
 8004d84:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d86:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d88:	e852 3f00 	ldrex	r3, [r2]
 8004d8c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d90:	e842 3100 	strex	r1, r3, [r2]
 8004d94:	2900      	cmp	r1, #0
 8004d96:	d1f6      	bne.n	8004d86 <UART_EndRxTransfer+0x42>
 8004d98:	e7ee      	b.n	8004d78 <UART_EndRxTransfer+0x34>

08004d9a <UART_TxISR_8BIT>:
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004d9a:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 8004d9e:	2b21      	cmp	r3, #33	; 0x21
 8004da0:	d000      	beq.n	8004da4 <UART_TxISR_8BIT+0xa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8004da2:	4770      	bx	lr
    if (huart->TxXferCount == 0U)
 8004da4:	f8b0 3056 	ldrh.w	r3, [r0, #86]	; 0x56
 8004da8:	b29b      	uxth	r3, r3
 8004daa:	b993      	cbnz	r3, 8004dd2 <UART_TxISR_8BIT+0x38>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8004dac:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dae:	e852 3f00 	ldrex	r3, [r2]
 8004db2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004db6:	e842 3100 	strex	r1, r3, [r2]
 8004dba:	2900      	cmp	r1, #0
 8004dbc:	d1f6      	bne.n	8004dac <UART_TxISR_8BIT+0x12>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004dbe:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dc0:	e852 3f00 	ldrex	r3, [r2]
 8004dc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dc8:	e842 3100 	strex	r1, r3, [r2]
 8004dcc:	2900      	cmp	r1, #0
 8004dce:	d1f6      	bne.n	8004dbe <UART_TxISR_8BIT+0x24>
 8004dd0:	4770      	bx	lr
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8004dd2:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8004dd4:	6803      	ldr	r3, [r0, #0]
 8004dd6:	7812      	ldrb	r2, [r2, #0]
 8004dd8:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8004dda:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004ddc:	3301      	adds	r3, #1
 8004dde:	6503      	str	r3, [r0, #80]	; 0x50
      huart->TxXferCount--;
 8004de0:	f8b0 3056 	ldrh.w	r3, [r0, #86]	; 0x56
 8004de4:	b29b      	uxth	r3, r3
 8004de6:	3b01      	subs	r3, #1
 8004de8:	b29b      	uxth	r3, r3
 8004dea:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
}
 8004dee:	e7d8      	b.n	8004da2 <UART_TxISR_8BIT+0x8>

08004df0 <UART_TxISR_16BIT>:
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004df0:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 8004df4:	2b21      	cmp	r3, #33	; 0x21
 8004df6:	d000      	beq.n	8004dfa <UART_TxISR_16BIT+0xa>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8004df8:	4770      	bx	lr
    if (huart->TxXferCount == 0U)
 8004dfa:	f8b0 3056 	ldrh.w	r3, [r0, #86]	; 0x56
 8004dfe:	b29b      	uxth	r3, r3
 8004e00:	b993      	cbnz	r3, 8004e28 <UART_TxISR_16BIT+0x38>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8004e02:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e04:	e852 3f00 	ldrex	r3, [r2]
 8004e08:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e0c:	e842 3100 	strex	r1, r3, [r2]
 8004e10:	2900      	cmp	r1, #0
 8004e12:	d1f6      	bne.n	8004e02 <UART_TxISR_16BIT+0x12>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004e14:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e16:	e852 3f00 	ldrex	r3, [r2]
 8004e1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e1e:	e842 3100 	strex	r1, r3, [r2]
 8004e22:	2900      	cmp	r1, #0
 8004e24:	d1f6      	bne.n	8004e14 <UART_TxISR_16BIT+0x24>
 8004e26:	4770      	bx	lr
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004e28:	6d03      	ldr	r3, [r0, #80]	; 0x50
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8004e2a:	881b      	ldrh	r3, [r3, #0]
 8004e2c:	6802      	ldr	r2, [r0, #0]
 8004e2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e32:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8004e34:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004e36:	3302      	adds	r3, #2
 8004e38:	6503      	str	r3, [r0, #80]	; 0x50
      huart->TxXferCount--;
 8004e3a:	f8b0 3056 	ldrh.w	r3, [r0, #86]	; 0x56
 8004e3e:	b29b      	uxth	r3, r3
 8004e40:	3b01      	subs	r3, #1
 8004e42:	b29b      	uxth	r3, r3
 8004e44:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
}
 8004e48:	e7d6      	b.n	8004df8 <UART_TxISR_16BIT+0x8>

08004e4a <UART_TxISR_8BIT_FIFOEN>:
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004e4a:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 8004e4e:	2b21      	cmp	r3, #33	; 0x21
 8004e50:	d000      	beq.n	8004e54 <UART_TxISR_8BIT_FIFOEN+0xa>
      {
        /* Nothing to do */
      }
    }
  }
}
 8004e52:	4770      	bx	lr
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8004e54:	f8b0 306a 	ldrh.w	r3, [r0, #106]	; 0x6a
 8004e58:	e017      	b.n	8004e8a <UART_TxISR_8BIT_FIFOEN+0x40>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8004e5a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e5c:	f102 0308 	add.w	r3, r2, #8
 8004e60:	e853 3f00 	ldrex	r3, [r3]
 8004e64:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e68:	3208      	adds	r2, #8
 8004e6a:	e842 3100 	strex	r1, r3, [r2]
 8004e6e:	2900      	cmp	r1, #0
 8004e70:	d1f3      	bne.n	8004e5a <UART_TxISR_8BIT_FIFOEN+0x10>
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004e72:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e74:	e852 3f00 	ldrex	r3, [r2]
 8004e78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e7c:	e842 3100 	strex	r1, r3, [r2]
 8004e80:	2900      	cmp	r1, #0
 8004e82:	d1f6      	bne.n	8004e72 <UART_TxISR_8BIT_FIFOEN+0x28>
 8004e84:	4770      	bx	lr
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8004e86:	3b01      	subs	r3, #1
 8004e88:	b29b      	uxth	r3, r3
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d0e1      	beq.n	8004e52 <UART_TxISR_8BIT_FIFOEN+0x8>
      if (huart->TxXferCount == 0U)
 8004e8e:	f8b0 2056 	ldrh.w	r2, [r0, #86]	; 0x56
 8004e92:	b292      	uxth	r2, r2
 8004e94:	2a00      	cmp	r2, #0
 8004e96:	d0e0      	beq.n	8004e5a <UART_TxISR_8BIT_FIFOEN+0x10>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8004e98:	6802      	ldr	r2, [r0, #0]
 8004e9a:	69d1      	ldr	r1, [r2, #28]
 8004e9c:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004ea0:	d0f1      	beq.n	8004e86 <UART_TxISR_8BIT_FIFOEN+0x3c>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8004ea2:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8004ea4:	7809      	ldrb	r1, [r1, #0]
 8004ea6:	8511      	strh	r1, [r2, #40]	; 0x28
        huart->pTxBuffPtr++;
 8004ea8:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8004eaa:	3201      	adds	r2, #1
 8004eac:	6502      	str	r2, [r0, #80]	; 0x50
        huart->TxXferCount--;
 8004eae:	f8b0 2056 	ldrh.w	r2, [r0, #86]	; 0x56
 8004eb2:	b292      	uxth	r2, r2
 8004eb4:	3a01      	subs	r2, #1
 8004eb6:	b292      	uxth	r2, r2
 8004eb8:	f8a0 2056 	strh.w	r2, [r0, #86]	; 0x56
 8004ebc:	e7e3      	b.n	8004e86 <UART_TxISR_8BIT_FIFOEN+0x3c>

08004ebe <UART_TxISR_16BIT_FIFOEN>:
{
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004ebe:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 8004ec2:	2b21      	cmp	r3, #33	; 0x21
 8004ec4:	d000      	beq.n	8004ec8 <UART_TxISR_16BIT_FIFOEN+0xa>
      {
        /* Nothing to do */
      }
    }
  }
}
 8004ec6:	4770      	bx	lr
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8004ec8:	f8b0 306a 	ldrh.w	r3, [r0, #106]	; 0x6a
 8004ecc:	e017      	b.n	8004efe <UART_TxISR_16BIT_FIFOEN+0x40>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8004ece:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ed0:	f102 0308 	add.w	r3, r2, #8
 8004ed4:	e853 3f00 	ldrex	r3, [r3]
 8004ed8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004edc:	3208      	adds	r2, #8
 8004ede:	e842 3100 	strex	r1, r3, [r2]
 8004ee2:	2900      	cmp	r1, #0
 8004ee4:	d1f3      	bne.n	8004ece <UART_TxISR_16BIT_FIFOEN+0x10>
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004ee6:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ee8:	e852 3f00 	ldrex	r3, [r2]
 8004eec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ef0:	e842 3100 	strex	r1, r3, [r2]
 8004ef4:	2900      	cmp	r1, #0
 8004ef6:	d1f6      	bne.n	8004ee6 <UART_TxISR_16BIT_FIFOEN+0x28>
 8004ef8:	4770      	bx	lr
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8004efa:	3b01      	subs	r3, #1
 8004efc:	b29b      	uxth	r3, r3
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d0e1      	beq.n	8004ec6 <UART_TxISR_16BIT_FIFOEN+0x8>
      if (huart->TxXferCount == 0U)
 8004f02:	f8b0 2056 	ldrh.w	r2, [r0, #86]	; 0x56
 8004f06:	b292      	uxth	r2, r2
 8004f08:	2a00      	cmp	r2, #0
 8004f0a:	d0e0      	beq.n	8004ece <UART_TxISR_16BIT_FIFOEN+0x10>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8004f0c:	6802      	ldr	r2, [r0, #0]
 8004f0e:	69d1      	ldr	r1, [r2, #28]
 8004f10:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004f14:	d0f1      	beq.n	8004efa <UART_TxISR_16BIT_FIFOEN+0x3c>
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004f16:	6d01      	ldr	r1, [r0, #80]	; 0x50
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8004f18:	8809      	ldrh	r1, [r1, #0]
 8004f1a:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8004f1e:	8511      	strh	r1, [r2, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8004f20:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8004f22:	3202      	adds	r2, #2
 8004f24:	6502      	str	r2, [r0, #80]	; 0x50
        huart->TxXferCount--;
 8004f26:	f8b0 2056 	ldrh.w	r2, [r0, #86]	; 0x56
 8004f2a:	b292      	uxth	r2, r2
 8004f2c:	3a01      	subs	r2, #1
 8004f2e:	b292      	uxth	r2, r2
 8004f30:	f8a0 2056 	strh.w	r2, [r0, #86]	; 0x56
 8004f34:	e7e1      	b.n	8004efa <UART_TxISR_16BIT_FIFOEN+0x3c>
	...

08004f38 <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 8004f38:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 8004f3c:	2b20      	cmp	r3, #32
 8004f3e:	d150      	bne.n	8004fe2 <HAL_UART_Transmit_IT+0xaa>
    if ((pData == NULL) || (Size == 0U))
 8004f40:	2900      	cmp	r1, #0
 8004f42:	d050      	beq.n	8004fe6 <HAL_UART_Transmit_IT+0xae>
 8004f44:	2a00      	cmp	r2, #0
 8004f46:	d050      	beq.n	8004fea <HAL_UART_Transmit_IT+0xb2>
    __HAL_LOCK(huart);
 8004f48:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8004f4c:	2b01      	cmp	r3, #1
 8004f4e:	d04e      	beq.n	8004fee <HAL_UART_Transmit_IT+0xb6>
 8004f50:	2301      	movs	r3, #1
 8004f52:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    huart->pTxBuffPtr  = pData;
 8004f56:	6501      	str	r1, [r0, #80]	; 0x50
    huart->TxXferSize  = Size;
 8004f58:	f8a0 2054 	strh.w	r2, [r0, #84]	; 0x54
    huart->TxXferCount = Size;
 8004f5c:	f8a0 2056 	strh.w	r2, [r0, #86]	; 0x56
    huart->TxISR       = NULL;
 8004f60:	2300      	movs	r3, #0
 8004f62:	6743      	str	r3, [r0, #116]	; 0x74
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f64:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f68:	2321      	movs	r3, #33	; 0x21
 8004f6a:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8004f6e:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8004f70:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004f74:	d013      	beq.n	8004f9e <HAL_UART_Transmit_IT+0x66>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f76:	6883      	ldr	r3, [r0, #8]
 8004f78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f7c:	d02b      	beq.n	8004fd6 <HAL_UART_Transmit_IT+0x9e>
        huart->TxISR = UART_TxISR_8BIT;
 8004f7e:	4b1d      	ldr	r3, [pc, #116]	; (8004ff4 <HAL_UART_Transmit_IT+0xbc>)
 8004f80:	6743      	str	r3, [r0, #116]	; 0x74
      __HAL_UNLOCK(huart);
 8004f82:	2300      	movs	r3, #0
 8004f84:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8004f88:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f8a:	e852 3f00 	ldrex	r3, [r2]
 8004f8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f92:	e842 3100 	strex	r1, r3, [r2]
 8004f96:	2900      	cmp	r1, #0
 8004f98:	d1f6      	bne.n	8004f88 <HAL_UART_Transmit_IT+0x50>
    return HAL_OK;
 8004f9a:	2000      	movs	r0, #0
 8004f9c:	4770      	bx	lr
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f9e:	6883      	ldr	r3, [r0, #8]
 8004fa0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fa4:	d011      	beq.n	8004fca <HAL_UART_Transmit_IT+0x92>
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8004fa6:	4b14      	ldr	r3, [pc, #80]	; (8004ff8 <HAL_UART_Transmit_IT+0xc0>)
 8004fa8:	6743      	str	r3, [r0, #116]	; 0x74
      __HAL_UNLOCK(huart);
 8004faa:	2300      	movs	r3, #0
 8004fac:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8004fb0:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fb2:	f102 0308 	add.w	r3, r2, #8
 8004fb6:	e853 3f00 	ldrex	r3, [r3]
 8004fba:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fbe:	3208      	adds	r2, #8
 8004fc0:	e842 3100 	strex	r1, r3, [r2]
 8004fc4:	2900      	cmp	r1, #0
 8004fc6:	d1f3      	bne.n	8004fb0 <HAL_UART_Transmit_IT+0x78>
 8004fc8:	e7e7      	b.n	8004f9a <HAL_UART_Transmit_IT+0x62>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fca:	6903      	ldr	r3, [r0, #16]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d1ea      	bne.n	8004fa6 <HAL_UART_Transmit_IT+0x6e>
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8004fd0:	4b0a      	ldr	r3, [pc, #40]	; (8004ffc <HAL_UART_Transmit_IT+0xc4>)
 8004fd2:	6743      	str	r3, [r0, #116]	; 0x74
 8004fd4:	e7e9      	b.n	8004faa <HAL_UART_Transmit_IT+0x72>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fd6:	6903      	ldr	r3, [r0, #16]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d1d0      	bne.n	8004f7e <HAL_UART_Transmit_IT+0x46>
        huart->TxISR = UART_TxISR_16BIT;
 8004fdc:	4b08      	ldr	r3, [pc, #32]	; (8005000 <HAL_UART_Transmit_IT+0xc8>)
 8004fde:	6743      	str	r3, [r0, #116]	; 0x74
 8004fe0:	e7cf      	b.n	8004f82 <HAL_UART_Transmit_IT+0x4a>
    return HAL_BUSY;
 8004fe2:	2002      	movs	r0, #2
 8004fe4:	4770      	bx	lr
      return HAL_ERROR;
 8004fe6:	2001      	movs	r0, #1
 8004fe8:	4770      	bx	lr
 8004fea:	2001      	movs	r0, #1
 8004fec:	4770      	bx	lr
    __HAL_LOCK(huart);
 8004fee:	2002      	movs	r0, #2
}
 8004ff0:	4770      	bx	lr
 8004ff2:	bf00      	nop
 8004ff4:	08004d9b 	.word	0x08004d9b
 8004ff8:	08004e4b 	.word	0x08004e4b
 8004ffc:	08004ebf 	.word	0x08004ebf
 8005000:	08004df1 	.word	0x08004df1

08005004 <HAL_UART_DMAStop>:
{
 8005004:	b538      	push	{r3, r4, r5, lr}
 8005006:	4604      	mov	r4, r0
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005008:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800500c:	f8d0 5088 	ldr.w	r5, [r0, #136]	; 0x88
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8005010:	6803      	ldr	r3, [r0, #0]
 8005012:	689b      	ldr	r3, [r3, #8]
 8005014:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005018:	d001      	beq.n	800501e <HAL_UART_DMAStop+0x1a>
 800501a:	2a21      	cmp	r2, #33	; 0x21
 800501c:	d008      	beq.n	8005030 <HAL_UART_DMAStop+0x2c>
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800501e:	6823      	ldr	r3, [r4, #0]
 8005020:	689b      	ldr	r3, [r3, #8]
 8005022:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005026:	d042      	beq.n	80050ae <HAL_UART_DMAStop+0xaa>
 8005028:	2d22      	cmp	r5, #34	; 0x22
 800502a:	d020      	beq.n	800506e <HAL_UART_DMAStop+0x6a>
  return HAL_OK;
 800502c:	2000      	movs	r0, #0
 800502e:	e03f      	b.n	80050b0 <HAL_UART_DMAStop+0xac>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005030:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005032:	f102 0308 	add.w	r3, r2, #8
 8005036:	e853 3f00 	ldrex	r3, [r3]
 800503a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800503e:	3208      	adds	r2, #8
 8005040:	e842 3100 	strex	r1, r3, [r2]
 8005044:	2900      	cmp	r1, #0
 8005046:	d1f3      	bne.n	8005030 <HAL_UART_DMAStop+0x2c>
    if (huart->hdmatx != NULL)
 8005048:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 800504a:	b110      	cbz	r0, 8005052 <HAL_UART_DMAStop+0x4e>
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800504c:	f7fc fe2a 	bl	8001ca4 <HAL_DMA_Abort>
 8005050:	b918      	cbnz	r0, 800505a <HAL_UART_DMAStop+0x56>
    UART_EndTxTransfer(huart);
 8005052:	4620      	mov	r0, r4
 8005054:	f7ff fe5d 	bl	8004d12 <UART_EndTxTransfer>
 8005058:	e7e1      	b.n	800501e <HAL_UART_DMAStop+0x1a>
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800505a:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 800505c:	f7fc fef3 	bl	8001e46 <HAL_DMA_GetError>
 8005060:	2820      	cmp	r0, #32
 8005062:	d1f6      	bne.n	8005052 <HAL_UART_DMAStop+0x4e>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005064:	2310      	movs	r3, #16
 8005066:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
          return HAL_TIMEOUT;
 800506a:	2003      	movs	r0, #3
 800506c:	e020      	b.n	80050b0 <HAL_UART_DMAStop+0xac>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800506e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005070:	f102 0308 	add.w	r3, r2, #8
 8005074:	e853 3f00 	ldrex	r3, [r3]
 8005078:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800507c:	3208      	adds	r2, #8
 800507e:	e842 3100 	strex	r1, r3, [r2]
 8005082:	2900      	cmp	r1, #0
 8005084:	d1f3      	bne.n	800506e <HAL_UART_DMAStop+0x6a>
    if (huart->hdmarx != NULL)
 8005086:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8005088:	b110      	cbz	r0, 8005090 <HAL_UART_DMAStop+0x8c>
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800508a:	f7fc fe0b 	bl	8001ca4 <HAL_DMA_Abort>
 800508e:	b920      	cbnz	r0, 800509a <HAL_UART_DMAStop+0x96>
    UART_EndRxTransfer(huart);
 8005090:	4620      	mov	r0, r4
 8005092:	f7ff fe57 	bl	8004d44 <UART_EndRxTransfer>
  return HAL_OK;
 8005096:	2000      	movs	r0, #0
 8005098:	e00a      	b.n	80050b0 <HAL_UART_DMAStop+0xac>
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800509a:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800509c:	f7fc fed3 	bl	8001e46 <HAL_DMA_GetError>
 80050a0:	2820      	cmp	r0, #32
 80050a2:	d1f5      	bne.n	8005090 <HAL_UART_DMAStop+0x8c>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80050a4:	2310      	movs	r3, #16
 80050a6:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
          return HAL_TIMEOUT;
 80050aa:	2003      	movs	r0, #3
 80050ac:	e000      	b.n	80050b0 <HAL_UART_DMAStop+0xac>
  return HAL_OK;
 80050ae:	2000      	movs	r0, #0
}
 80050b0:	bd38      	pop	{r3, r4, r5, pc}

080050b2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80050b2:	b508      	push	{r3, lr}
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80050b4:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050b6:	e852 3f00 	ldrex	r3, [r2]
 80050ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050be:	e842 3100 	strex	r1, r3, [r2]
 80050c2:	2900      	cmp	r1, #0
 80050c4:	d1f6      	bne.n	80050b4 <UART_EndTransmit_IT+0x2>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80050c6:	2320      	movs	r3, #32
 80050c8:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80050cc:	2300      	movs	r3, #0
 80050ce:	6743      	str	r3, [r0, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80050d0:	f003 f930 	bl	8008334 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80050d4:	bd08      	pop	{r3, pc}

080050d6 <HAL_UART_RxHalfCpltCallback>:
}
 80050d6:	4770      	bx	lr

080050d8 <UART_DMAError>:
{
 80050d8:	b538      	push	{r3, r4, r5, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80050da:	6a84      	ldr	r4, [r0, #40]	; 0x28
  const HAL_UART_StateTypeDef gstate = huart->gState;
 80050dc:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80050e0:	f8d4 5088 	ldr.w	r5, [r4, #136]	; 0x88
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80050e4:	6823      	ldr	r3, [r4, #0]
 80050e6:	689b      	ldr	r3, [r3, #8]
 80050e8:	f013 0f80 	tst.w	r3, #128	; 0x80
 80050ec:	d001      	beq.n	80050f2 <UART_DMAError+0x1a>
 80050ee:	2a21      	cmp	r2, #33	; 0x21
 80050f0:	d010      	beq.n	8005114 <UART_DMAError+0x3c>
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80050f2:	6823      	ldr	r3, [r4, #0]
 80050f4:	689b      	ldr	r3, [r3, #8]
 80050f6:	f013 0f40 	tst.w	r3, #64	; 0x40
 80050fa:	d001      	beq.n	8005100 <UART_DMAError+0x28>
 80050fc:	2d22      	cmp	r5, #34	; 0x22
 80050fe:	d010      	beq.n	8005122 <UART_DMAError+0x4a>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005100:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8005104:	f043 0310 	orr.w	r3, r3, #16
 8005108:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  HAL_UART_ErrorCallback(huart);
 800510c:	4620      	mov	r0, r4
 800510e:	f003 f929 	bl	8008364 <HAL_UART_ErrorCallback>
}
 8005112:	bd38      	pop	{r3, r4, r5, pc}
    huart->TxXferCount = 0U;
 8005114:	2300      	movs	r3, #0
 8005116:	f8a4 3056 	strh.w	r3, [r4, #86]	; 0x56
    UART_EndTxTransfer(huart);
 800511a:	4620      	mov	r0, r4
 800511c:	f7ff fdf9 	bl	8004d12 <UART_EndTxTransfer>
 8005120:	e7e7      	b.n	80050f2 <UART_DMAError+0x1a>
    huart->RxXferCount = 0U;
 8005122:	2300      	movs	r3, #0
 8005124:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8005128:	4620      	mov	r0, r4
 800512a:	f7ff fe0b 	bl	8004d44 <UART_EndRxTransfer>
 800512e:	e7e7      	b.n	8005100 <UART_DMAError+0x28>

08005130 <UART_DMAAbortOnError>:
{
 8005130:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005132:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8005134:	2300      	movs	r3, #0
 8005136:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800513a:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
  HAL_UART_ErrorCallback(huart);
 800513e:	f003 f911 	bl	8008364 <HAL_UART_ErrorCallback>
}
 8005142:	bd08      	pop	{r3, pc}

08005144 <HAL_UARTEx_RxEventCallback>:
}
 8005144:	4770      	bx	lr
	...

08005148 <HAL_UART_IRQHandler>:
{
 8005148:	b570      	push	{r4, r5, r6, lr}
 800514a:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800514c:	6801      	ldr	r1, [r0, #0]
 800514e:	69cb      	ldr	r3, [r1, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005150:	6808      	ldr	r0, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005152:	688d      	ldr	r5, [r1, #8]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005154:	f640 020f 	movw	r2, #2063	; 0x80f
  if (errorflags == 0U)
 8005158:	401a      	ands	r2, r3
 800515a:	d108      	bne.n	800516e <HAL_UART_IRQHandler+0x26>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800515c:	f013 0f20 	tst.w	r3, #32
 8005160:	d005      	beq.n	800516e <HAL_UART_IRQHandler+0x26>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005162:	f010 0f20 	tst.w	r0, #32
 8005166:	d134      	bne.n	80051d2 <HAL_UART_IRQHandler+0x8a>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005168:	f015 5f80 	tst.w	r5, #268435456	; 0x10000000
 800516c:	d131      	bne.n	80051d2 <HAL_UART_IRQHandler+0x8a>
  if ((errorflags != 0U)
 800516e:	b12a      	cbz	r2, 800517c <HAL_UART_IRQHandler+0x34>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005170:	4a95      	ldr	r2, [pc, #596]	; (80053c8 <HAL_UART_IRQHandler+0x280>)
 8005172:	402a      	ands	r2, r5
 8005174:	d133      	bne.n	80051de <HAL_UART_IRQHandler+0x96>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005176:	4e95      	ldr	r6, [pc, #596]	; (80053cc <HAL_UART_IRQHandler+0x284>)
 8005178:	4230      	tst	r0, r6
 800517a:	d130      	bne.n	80051de <HAL_UART_IRQHandler+0x96>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800517c:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800517e:	2a01      	cmp	r2, #1
 8005180:	f000 80c3 	beq.w	800530a <HAL_UART_IRQHandler+0x1c2>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005184:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8005188:	d003      	beq.n	8005192 <HAL_UART_IRQHandler+0x4a>
 800518a:	f415 0f80 	tst.w	r5, #4194304	; 0x400000
 800518e:	f040 815b 	bne.w	8005448 <HAL_UART_IRQHandler+0x300>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005192:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005196:	d007      	beq.n	80051a8 <HAL_UART_IRQHandler+0x60>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005198:	f010 0f80 	tst.w	r0, #128	; 0x80
 800519c:	f040 815b 	bne.w	8005456 <HAL_UART_IRQHandler+0x30e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80051a0:	f415 0f00 	tst.w	r5, #8388608	; 0x800000
 80051a4:	f040 8157 	bne.w	8005456 <HAL_UART_IRQHandler+0x30e>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80051a8:	f013 0f40 	tst.w	r3, #64	; 0x40
 80051ac:	d003      	beq.n	80051b6 <HAL_UART_IRQHandler+0x6e>
 80051ae:	f010 0f40 	tst.w	r0, #64	; 0x40
 80051b2:	f040 8157 	bne.w	8005464 <HAL_UART_IRQHandler+0x31c>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80051b6:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 80051ba:	d003      	beq.n	80051c4 <HAL_UART_IRQHandler+0x7c>
 80051bc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80051c0:	f040 8154 	bne.w	800546c <HAL_UART_IRQHandler+0x324>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80051c4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 80051c8:	d002      	beq.n	80051d0 <HAL_UART_IRQHandler+0x88>
 80051ca:	2800      	cmp	r0, #0
 80051cc:	f2c0 8152 	blt.w	8005474 <HAL_UART_IRQHandler+0x32c>
}
 80051d0:	bd70      	pop	{r4, r5, r6, pc}
      if (huart->RxISR != NULL)
 80051d2:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d0fb      	beq.n	80051d0 <HAL_UART_IRQHandler+0x88>
        huart->RxISR(huart);
 80051d8:	4620      	mov	r0, r4
 80051da:	4798      	blx	r3
      return;
 80051dc:	e7f8      	b.n	80051d0 <HAL_UART_IRQHandler+0x88>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80051de:	f013 0f01 	tst.w	r3, #1
 80051e2:	d009      	beq.n	80051f8 <HAL_UART_IRQHandler+0xb0>
 80051e4:	f410 7f80 	tst.w	r0, #256	; 0x100
 80051e8:	d006      	beq.n	80051f8 <HAL_UART_IRQHandler+0xb0>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80051ea:	2601      	movs	r6, #1
 80051ec:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80051ee:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 80051f2:	4331      	orrs	r1, r6
 80051f4:	f8c4 108c 	str.w	r1, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80051f8:	f013 0f02 	tst.w	r3, #2
 80051fc:	d00b      	beq.n	8005216 <HAL_UART_IRQHandler+0xce>
 80051fe:	f015 0f01 	tst.w	r5, #1
 8005202:	d008      	beq.n	8005216 <HAL_UART_IRQHandler+0xce>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005204:	6821      	ldr	r1, [r4, #0]
 8005206:	2602      	movs	r6, #2
 8005208:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800520a:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 800520e:	f041 0104 	orr.w	r1, r1, #4
 8005212:	f8c4 108c 	str.w	r1, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005216:	f013 0f04 	tst.w	r3, #4
 800521a:	d00b      	beq.n	8005234 <HAL_UART_IRQHandler+0xec>
 800521c:	f015 0f01 	tst.w	r5, #1
 8005220:	d008      	beq.n	8005234 <HAL_UART_IRQHandler+0xec>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005222:	6821      	ldr	r1, [r4, #0]
 8005224:	2604      	movs	r6, #4
 8005226:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005228:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 800522c:	f041 0102 	orr.w	r1, r1, #2
 8005230:	f8c4 108c 	str.w	r1, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005234:	f013 0f08 	tst.w	r3, #8
 8005238:	d00b      	beq.n	8005252 <HAL_UART_IRQHandler+0x10a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800523a:	f010 0f20 	tst.w	r0, #32
 800523e:	d100      	bne.n	8005242 <HAL_UART_IRQHandler+0xfa>
 8005240:	b13a      	cbz	r2, 8005252 <HAL_UART_IRQHandler+0x10a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005242:	6822      	ldr	r2, [r4, #0]
 8005244:	2108      	movs	r1, #8
 8005246:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005248:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 800524c:	430a      	orrs	r2, r1
 800524e:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005252:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8005256:	d00c      	beq.n	8005272 <HAL_UART_IRQHandler+0x12a>
 8005258:	f010 6f80 	tst.w	r0, #67108864	; 0x4000000
 800525c:	d009      	beq.n	8005272 <HAL_UART_IRQHandler+0x12a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800525e:	6822      	ldr	r2, [r4, #0]
 8005260:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005264:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005266:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 800526a:	f042 0220 	orr.w	r2, r2, #32
 800526e:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005272:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8005276:	2a00      	cmp	r2, #0
 8005278:	d0aa      	beq.n	80051d0 <HAL_UART_IRQHandler+0x88>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800527a:	f013 0f20 	tst.w	r3, #32
 800527e:	d009      	beq.n	8005294 <HAL_UART_IRQHandler+0x14c>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005280:	f010 0f20 	tst.w	r0, #32
 8005284:	d102      	bne.n	800528c <HAL_UART_IRQHandler+0x144>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005286:	f015 5f80 	tst.w	r5, #268435456	; 0x10000000
 800528a:	d003      	beq.n	8005294 <HAL_UART_IRQHandler+0x14c>
        if (huart->RxISR != NULL)
 800528c:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800528e:	b10b      	cbz	r3, 8005294 <HAL_UART_IRQHandler+0x14c>
          huart->RxISR(huart);
 8005290:	4620      	mov	r0, r4
 8005292:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 8005294:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005298:	6823      	ldr	r3, [r4, #0]
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	f013 0f40 	tst.w	r3, #64	; 0x40
 80052a0:	d102      	bne.n	80052a8 <HAL_UART_IRQHandler+0x160>
 80052a2:	f012 0f28 	tst.w	r2, #40	; 0x28
 80052a6:	d029      	beq.n	80052fc <HAL_UART_IRQHandler+0x1b4>
        UART_EndRxTransfer(huart);
 80052a8:	4620      	mov	r0, r4
 80052aa:	f7ff fd4b 	bl	8004d44 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052ae:	6823      	ldr	r3, [r4, #0]
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	f013 0f40 	tst.w	r3, #64	; 0x40
 80052b6:	d01d      	beq.n	80052f4 <HAL_UART_IRQHandler+0x1ac>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80052b8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052ba:	f102 0308 	add.w	r3, r2, #8
 80052be:	e853 3f00 	ldrex	r3, [r3]
 80052c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052c6:	3208      	adds	r2, #8
 80052c8:	e842 3100 	strex	r1, r3, [r2]
 80052cc:	2900      	cmp	r1, #0
 80052ce:	d1f3      	bne.n	80052b8 <HAL_UART_IRQHandler+0x170>
          if (huart->hdmarx != NULL)
 80052d0:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 80052d2:	b15b      	cbz	r3, 80052ec <HAL_UART_IRQHandler+0x1a4>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80052d4:	4a3e      	ldr	r2, [pc, #248]	; (80053d0 <HAL_UART_IRQHandler+0x288>)
 80052d6:	639a      	str	r2, [r3, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80052d8:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 80052da:	f7fc fd19 	bl	8001d10 <HAL_DMA_Abort_IT>
 80052de:	2800      	cmp	r0, #0
 80052e0:	f43f af76 	beq.w	80051d0 <HAL_UART_IRQHandler+0x88>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80052e4:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 80052e6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80052e8:	4798      	blx	r3
 80052ea:	e771      	b.n	80051d0 <HAL_UART_IRQHandler+0x88>
            HAL_UART_ErrorCallback(huart);
 80052ec:	4620      	mov	r0, r4
 80052ee:	f003 f839 	bl	8008364 <HAL_UART_ErrorCallback>
 80052f2:	e76d      	b.n	80051d0 <HAL_UART_IRQHandler+0x88>
          HAL_UART_ErrorCallback(huart);
 80052f4:	4620      	mov	r0, r4
 80052f6:	f003 f835 	bl	8008364 <HAL_UART_ErrorCallback>
 80052fa:	e769      	b.n	80051d0 <HAL_UART_IRQHandler+0x88>
        HAL_UART_ErrorCallback(huart);
 80052fc:	4620      	mov	r0, r4
 80052fe:	f003 f831 	bl	8008364 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005302:	2300      	movs	r3, #0
 8005304:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
    return;
 8005308:	e762      	b.n	80051d0 <HAL_UART_IRQHandler+0x88>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800530a:	f013 0f10 	tst.w	r3, #16
 800530e:	f43f af39 	beq.w	8005184 <HAL_UART_IRQHandler+0x3c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005312:	f010 0f10 	tst.w	r0, #16
 8005316:	f43f af35 	beq.w	8005184 <HAL_UART_IRQHandler+0x3c>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800531a:	2310      	movs	r3, #16
 800531c:	620b      	str	r3, [r1, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800531e:	6823      	ldr	r3, [r4, #0]
 8005320:	689b      	ldr	r3, [r3, #8]
 8005322:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005326:	d055      	beq.n	80053d4 <HAL_UART_IRQHandler+0x28c>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005328:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 800532a:	6813      	ldr	r3, [r2, #0]
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 8005330:	2b00      	cmp	r3, #0
 8005332:	f43f af4d 	beq.w	80051d0 <HAL_UART_IRQHandler+0x88>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005336:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 800533a:	4299      	cmp	r1, r3
 800533c:	f67f af48 	bls.w	80051d0 <HAL_UART_IRQHandler+0x88>
        huart->RxXferCount = nb_remaining_rx_data;
 8005340:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005344:	6813      	ldr	r3, [r2, #0]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f013 0f20 	tst.w	r3, #32
 800534c:	d131      	bne.n	80053b2 <HAL_UART_IRQHandler+0x26a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800534e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005350:	e852 3f00 	ldrex	r3, [r2]
 8005354:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005358:	e842 3100 	strex	r1, r3, [r2]
 800535c:	2900      	cmp	r1, #0
 800535e:	d1f6      	bne.n	800534e <HAL_UART_IRQHandler+0x206>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005360:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005362:	f102 0308 	add.w	r3, r2, #8
 8005366:	e853 3f00 	ldrex	r3, [r3]
 800536a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800536e:	3208      	adds	r2, #8
 8005370:	e842 3100 	strex	r1, r3, [r2]
 8005374:	2900      	cmp	r1, #0
 8005376:	d1f3      	bne.n	8005360 <HAL_UART_IRQHandler+0x218>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005378:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800537a:	f102 0308 	add.w	r3, r2, #8
 800537e:	e853 3f00 	ldrex	r3, [r3]
 8005382:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005386:	3208      	adds	r2, #8
 8005388:	e842 3100 	strex	r1, r3, [r2]
 800538c:	2900      	cmp	r1, #0
 800538e:	d1f3      	bne.n	8005378 <HAL_UART_IRQHandler+0x230>
          huart->RxState = HAL_UART_STATE_READY;
 8005390:	2320      	movs	r3, #32
 8005392:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005396:	2300      	movs	r3, #0
 8005398:	66e3      	str	r3, [r4, #108]	; 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800539a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800539c:	e852 3f00 	ldrex	r3, [r2]
 80053a0:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053a4:	e842 3100 	strex	r1, r3, [r2]
 80053a8:	2900      	cmp	r1, #0
 80053aa:	d1f6      	bne.n	800539a <HAL_UART_IRQHandler+0x252>
          (void)HAL_DMA_Abort(huart->hdmarx);
 80053ac:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 80053ae:	f7fc fc79 	bl	8001ca4 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80053b2:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 80053b6:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 80053ba:	b29b      	uxth	r3, r3
 80053bc:	1ac9      	subs	r1, r1, r3
 80053be:	b289      	uxth	r1, r1
 80053c0:	4620      	mov	r0, r4
 80053c2:	f7ff febf 	bl	8005144 <HAL_UARTEx_RxEventCallback>
      return;
 80053c6:	e703      	b.n	80051d0 <HAL_UART_IRQHandler+0x88>
 80053c8:	10000001 	.word	0x10000001
 80053cc:	04000120 	.word	0x04000120
 80053d0:	08005131 	.word	0x08005131
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80053d4:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 80053d8:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 80053dc:	b29b      	uxth	r3, r3
 80053de:	1ac9      	subs	r1, r1, r3
 80053e0:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 80053e2:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 80053e6:	b29b      	uxth	r3, r3
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	f43f aef1 	beq.w	80051d0 <HAL_UART_IRQHandler+0x88>
          && (nb_rx_data > 0U))
 80053ee:	2900      	cmp	r1, #0
 80053f0:	f43f aeee 	beq.w	80051d0 <HAL_UART_IRQHandler+0x88>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80053f4:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053f6:	e852 3f00 	ldrex	r3, [r2]
 80053fa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053fe:	e842 3000 	strex	r0, r3, [r2]
 8005402:	2800      	cmp	r0, #0
 8005404:	d1f6      	bne.n	80053f4 <HAL_UART_IRQHandler+0x2ac>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005406:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005408:	f102 0308 	add.w	r3, r2, #8
 800540c:	e853 3f00 	ldrex	r3, [r3]
 8005410:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005414:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005418:	3208      	adds	r2, #8
 800541a:	e842 3000 	strex	r0, r3, [r2]
 800541e:	2800      	cmp	r0, #0
 8005420:	d1f1      	bne.n	8005406 <HAL_UART_IRQHandler+0x2be>
        huart->RxState = HAL_UART_STATE_READY;
 8005422:	2320      	movs	r3, #32
 8005424:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005428:	2300      	movs	r3, #0
 800542a:	66e3      	str	r3, [r4, #108]	; 0x6c
        huart->RxISR = NULL;
 800542c:	6723      	str	r3, [r4, #112]	; 0x70
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800542e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005430:	e852 3f00 	ldrex	r3, [r2]
 8005434:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005438:	e842 3000 	strex	r0, r3, [r2]
 800543c:	2800      	cmp	r0, #0
 800543e:	d1f6      	bne.n	800542e <HAL_UART_IRQHandler+0x2e6>
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005440:	4620      	mov	r0, r4
 8005442:	f7ff fe7f 	bl	8005144 <HAL_UARTEx_RxEventCallback>
      return;
 8005446:	e6c3      	b.n	80051d0 <HAL_UART_IRQHandler+0x88>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005448:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800544c:	620b      	str	r3, [r1, #32]
    HAL_UARTEx_WakeupCallback(huart);
 800544e:	4620      	mov	r0, r4
 8005450:	f000 fc1a 	bl	8005c88 <HAL_UARTEx_WakeupCallback>
    return;
 8005454:	e6bc      	b.n	80051d0 <HAL_UART_IRQHandler+0x88>
    if (huart->TxISR != NULL)
 8005456:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8005458:	2b00      	cmp	r3, #0
 800545a:	f43f aeb9 	beq.w	80051d0 <HAL_UART_IRQHandler+0x88>
      huart->TxISR(huart);
 800545e:	4620      	mov	r0, r4
 8005460:	4798      	blx	r3
    return;
 8005462:	e6b5      	b.n	80051d0 <HAL_UART_IRQHandler+0x88>
    UART_EndTransmit_IT(huart);
 8005464:	4620      	mov	r0, r4
 8005466:	f7ff fe24 	bl	80050b2 <UART_EndTransmit_IT>
    return;
 800546a:	e6b1      	b.n	80051d0 <HAL_UART_IRQHandler+0x88>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800546c:	4620      	mov	r0, r4
 800546e:	f000 fc0d 	bl	8005c8c <HAL_UARTEx_TxFifoEmptyCallback>
    return;
 8005472:	e6ad      	b.n	80051d0 <HAL_UART_IRQHandler+0x88>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005474:	4620      	mov	r0, r4
 8005476:	f000 fc08 	bl	8005c8a <HAL_UARTEx_RxFifoFullCallback>
    return;
 800547a:	e6a9      	b.n	80051d0 <HAL_UART_IRQHandler+0x88>

0800547c <UART_DMARxHalfCplt>:
{
 800547c:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800547e:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005480:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8005482:	2b01      	cmp	r3, #1
 8005484:	d002      	beq.n	800548c <UART_DMARxHalfCplt+0x10>
    HAL_UART_RxHalfCpltCallback(huart);
 8005486:	f7ff fe26 	bl	80050d6 <HAL_UART_RxHalfCpltCallback>
}
 800548a:	bd08      	pop	{r3, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800548c:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 8005490:	0849      	lsrs	r1, r1, #1
 8005492:	f7ff fe57 	bl	8005144 <HAL_UARTEx_RxEventCallback>
 8005496:	e7f8      	b.n	800548a <UART_DMARxHalfCplt+0xe>

08005498 <UART_DMAReceiveCplt>:
{
 8005498:	b508      	push	{r3, lr}
 800549a:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800549c:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f013 0f20 	tst.w	r3, #32
 80054a6:	d129      	bne.n	80054fc <UART_DMAReceiveCplt+0x64>
    huart->RxXferCount = 0U;
 80054a8:	2300      	movs	r3, #0
 80054aa:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80054ae:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054b0:	e852 3f00 	ldrex	r3, [r2]
 80054b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054b8:	e842 3100 	strex	r1, r3, [r2]
 80054bc:	2900      	cmp	r1, #0
 80054be:	d1f6      	bne.n	80054ae <UART_DMAReceiveCplt+0x16>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054c0:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054c2:	f102 0308 	add.w	r3, r2, #8
 80054c6:	e853 3f00 	ldrex	r3, [r3]
 80054ca:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054ce:	3208      	adds	r2, #8
 80054d0:	e842 3100 	strex	r1, r3, [r2]
 80054d4:	2900      	cmp	r1, #0
 80054d6:	d1f3      	bne.n	80054c0 <UART_DMAReceiveCplt+0x28>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80054d8:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054da:	f102 0308 	add.w	r3, r2, #8
 80054de:	e853 3f00 	ldrex	r3, [r3]
 80054e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054e6:	3208      	adds	r2, #8
 80054e8:	e842 3100 	strex	r1, r3, [r2]
 80054ec:	2900      	cmp	r1, #0
 80054ee:	d1f3      	bne.n	80054d8 <UART_DMAReceiveCplt+0x40>
    huart->RxState = HAL_UART_STATE_READY;
 80054f0:	2320      	movs	r3, #32
 80054f2:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054f6:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	d005      	beq.n	8005508 <UART_DMAReceiveCplt+0x70>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054fc:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80054fe:	2b01      	cmp	r3, #1
 8005500:	d00c      	beq.n	800551c <UART_DMAReceiveCplt+0x84>
    HAL_UART_RxCpltCallback(huart);
 8005502:	f002 ff2d 	bl	8008360 <HAL_UART_RxCpltCallback>
}
 8005506:	bd08      	pop	{r3, pc}
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005508:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800550a:	e852 3f00 	ldrex	r3, [r2]
 800550e:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005512:	e842 3100 	strex	r1, r3, [r2]
 8005516:	2900      	cmp	r1, #0
 8005518:	d1f6      	bne.n	8005508 <UART_DMAReceiveCplt+0x70>
 800551a:	e7ef      	b.n	80054fc <UART_DMAReceiveCplt+0x64>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800551c:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 8005520:	f7ff fe10 	bl	8005144 <HAL_UARTEx_RxEventCallback>
 8005524:	e7ef      	b.n	8005506 <UART_DMAReceiveCplt+0x6e>
	...

08005528 <UART_SetConfig>:
{
 8005528:	b570      	push	{r4, r5, r6, lr}
 800552a:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 800552c:	6801      	ldr	r1, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800552e:	6883      	ldr	r3, [r0, #8]
 8005530:	6902      	ldr	r2, [r0, #16]
 8005532:	4313      	orrs	r3, r2
 8005534:	6942      	ldr	r2, [r0, #20]
 8005536:	4313      	orrs	r3, r2
 8005538:	69c2      	ldr	r2, [r0, #28]
 800553a:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800553c:	6808      	ldr	r0, [r1, #0]
 800553e:	4a96      	ldr	r2, [pc, #600]	; (8005798 <UART_SetConfig+0x270>)
 8005540:	4002      	ands	r2, r0
 8005542:	431a      	orrs	r2, r3
 8005544:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005546:	6822      	ldr	r2, [r4, #0]
 8005548:	6853      	ldr	r3, [r2, #4]
 800554a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800554e:	68e1      	ldr	r1, [r4, #12]
 8005550:	430b      	orrs	r3, r1
 8005552:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005554:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005556:	6822      	ldr	r2, [r4, #0]
 8005558:	4b90      	ldr	r3, [pc, #576]	; (800579c <UART_SetConfig+0x274>)
 800555a:	429a      	cmp	r2, r3
 800555c:	d001      	beq.n	8005562 <UART_SetConfig+0x3a>
    tmpreg |= huart->Init.OneBitSampling;
 800555e:	6a23      	ldr	r3, [r4, #32]
 8005560:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005562:	6893      	ldr	r3, [r2, #8]
 8005564:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8005568:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800556c:	430b      	orrs	r3, r1
 800556e:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005570:	6822      	ldr	r2, [r4, #0]
 8005572:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8005574:	f023 030f 	bic.w	r3, r3, #15
 8005578:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800557a:	430b      	orrs	r3, r1
 800557c:	62d3      	str	r3, [r2, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800557e:	6823      	ldr	r3, [r4, #0]
 8005580:	4a87      	ldr	r2, [pc, #540]	; (80057a0 <UART_SetConfig+0x278>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d010      	beq.n	80055a8 <UART_SetConfig+0x80>
 8005586:	4a87      	ldr	r2, [pc, #540]	; (80057a4 <UART_SetConfig+0x27c>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d021      	beq.n	80055d0 <UART_SetConfig+0xa8>
 800558c:	4a86      	ldr	r2, [pc, #536]	; (80057a8 <UART_SetConfig+0x280>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d037      	beq.n	8005602 <UART_SetConfig+0xda>
 8005592:	4a86      	ldr	r2, [pc, #536]	; (80057ac <UART_SetConfig+0x284>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d05c      	beq.n	8005652 <UART_SetConfig+0x12a>
 8005598:	4a85      	ldr	r2, [pc, #532]	; (80057b0 <UART_SetConfig+0x288>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d06b      	beq.n	8005676 <UART_SetConfig+0x14e>
 800559e:	4a7f      	ldr	r2, [pc, #508]	; (800579c <UART_SetConfig+0x274>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d07d      	beq.n	80056a0 <UART_SetConfig+0x178>
 80055a4:	2210      	movs	r2, #16
 80055a6:	e03a      	b.n	800561e <UART_SetConfig+0xf6>
 80055a8:	f502 4258 	add.w	r2, r2, #55296	; 0xd800
 80055ac:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80055b0:	f002 0203 	and.w	r2, r2, #3
 80055b4:	2a03      	cmp	r2, #3
 80055b6:	d809      	bhi.n	80055cc <UART_SetConfig+0xa4>
 80055b8:	e8df f002 	tbb	[pc, r2]
 80055bc:	06870402 	.word	0x06870402
 80055c0:	2201      	movs	r2, #1
 80055c2:	e02c      	b.n	800561e <UART_SetConfig+0xf6>
 80055c4:	2204      	movs	r2, #4
 80055c6:	e02a      	b.n	800561e <UART_SetConfig+0xf6>
 80055c8:	2208      	movs	r2, #8
 80055ca:	e028      	b.n	800561e <UART_SetConfig+0xf6>
 80055cc:	2210      	movs	r2, #16
 80055ce:	e026      	b.n	800561e <UART_SetConfig+0xf6>
 80055d0:	f502 32e6 	add.w	r2, r2, #117760	; 0x1cc00
 80055d4:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80055d8:	f002 020c 	and.w	r2, r2, #12
 80055dc:	2a0c      	cmp	r2, #12
 80055de:	d80e      	bhi.n	80055fe <UART_SetConfig+0xd6>
 80055e0:	e8df f002 	tbb	[pc, r2]
 80055e4:	0d0d0d07 	.word	0x0d0d0d07
 80055e8:	0d0d0d09 	.word	0x0d0d0d09
 80055ec:	0d0d0d75 	.word	0x0d0d0d75
 80055f0:	0b          	.byte	0x0b
 80055f1:	00          	.byte	0x00
 80055f2:	2200      	movs	r2, #0
 80055f4:	e013      	b.n	800561e <UART_SetConfig+0xf6>
 80055f6:	2204      	movs	r2, #4
 80055f8:	e011      	b.n	800561e <UART_SetConfig+0xf6>
 80055fa:	2208      	movs	r2, #8
 80055fc:	e00f      	b.n	800561e <UART_SetConfig+0xf6>
 80055fe:	2210      	movs	r2, #16
 8005600:	e00d      	b.n	800561e <UART_SetConfig+0xf6>
 8005602:	f502 32e4 	add.w	r2, r2, #116736	; 0x1c800
 8005606:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 800560a:	f002 0230 	and.w	r2, r2, #48	; 0x30
 800560e:	2a20      	cmp	r2, #32
 8005610:	d05f      	beq.n	80056d2 <UART_SetConfig+0x1aa>
 8005612:	d81a      	bhi.n	800564a <UART_SetConfig+0x122>
 8005614:	2a00      	cmp	r2, #0
 8005616:	d05e      	beq.n	80056d6 <UART_SetConfig+0x1ae>
 8005618:	2a10      	cmp	r2, #16
 800561a:	d15e      	bne.n	80056da <UART_SetConfig+0x1b2>
 800561c:	2204      	movs	r2, #4
  if (UART_INSTANCE_LOWPOWER(huart))
 800561e:	495f      	ldr	r1, [pc, #380]	; (800579c <UART_SetConfig+0x274>)
 8005620:	428b      	cmp	r3, r1
 8005622:	d076      	beq.n	8005712 <UART_SetConfig+0x1ea>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005624:	69e0      	ldr	r0, [r4, #28]
 8005626:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800562a:	f000 80c9 	beq.w	80057c0 <UART_SetConfig+0x298>
    switch (clocksource)
 800562e:	2a08      	cmp	r2, #8
 8005630:	f200 8134 	bhi.w	800589c <UART_SetConfig+0x374>
 8005634:	e8df f012 	tbh	[pc, r2, lsl #1]
 8005638:	011900f7 	.word	0x011900f7
 800563c:	013200f5 	.word	0x013200f5
 8005640:	0132011c 	.word	0x0132011c
 8005644:	01320132 	.word	0x01320132
 8005648:	011f      	.short	0x011f
  UART_GETCLOCKSOURCE(huart, clocksource);
 800564a:	2a30      	cmp	r2, #48	; 0x30
 800564c:	d147      	bne.n	80056de <UART_SetConfig+0x1b6>
 800564e:	2208      	movs	r2, #8
 8005650:	e7e5      	b.n	800561e <UART_SetConfig+0xf6>
 8005652:	f502 32e2 	add.w	r2, r2, #115712	; 0x1c400
 8005656:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 800565a:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
 800565e:	2a80      	cmp	r2, #128	; 0x80
 8005660:	d03f      	beq.n	80056e2 <UART_SetConfig+0x1ba>
 8005662:	d804      	bhi.n	800566e <UART_SetConfig+0x146>
 8005664:	b3fa      	cbz	r2, 80056e6 <UART_SetConfig+0x1be>
 8005666:	2a40      	cmp	r2, #64	; 0x40
 8005668:	d13f      	bne.n	80056ea <UART_SetConfig+0x1c2>
 800566a:	2204      	movs	r2, #4
 800566c:	e7d7      	b.n	800561e <UART_SetConfig+0xf6>
 800566e:	2ac0      	cmp	r2, #192	; 0xc0
 8005670:	d13d      	bne.n	80056ee <UART_SetConfig+0x1c6>
 8005672:	2208      	movs	r2, #8
 8005674:	e7d3      	b.n	800561e <UART_SetConfig+0xf6>
 8005676:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
 800567a:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 800567e:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8005682:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8005686:	d034      	beq.n	80056f2 <UART_SetConfig+0x1ca>
 8005688:	d805      	bhi.n	8005696 <UART_SetConfig+0x16e>
 800568a:	b3a2      	cbz	r2, 80056f6 <UART_SetConfig+0x1ce>
 800568c:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8005690:	d133      	bne.n	80056fa <UART_SetConfig+0x1d2>
 8005692:	2204      	movs	r2, #4
 8005694:	e7c3      	b.n	800561e <UART_SetConfig+0xf6>
 8005696:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 800569a:	d130      	bne.n	80056fe <UART_SetConfig+0x1d6>
 800569c:	2208      	movs	r2, #8
 800569e:	e7be      	b.n	800561e <UART_SetConfig+0xf6>
 80056a0:	f502 32c8 	add.w	r2, r2, #102400	; 0x19000
 80056a4:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80056a8:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 80056ac:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80056b0:	d027      	beq.n	8005702 <UART_SetConfig+0x1da>
 80056b2:	d805      	bhi.n	80056c0 <UART_SetConfig+0x198>
 80056b4:	b33a      	cbz	r2, 8005706 <UART_SetConfig+0x1de>
 80056b6:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80056ba:	d126      	bne.n	800570a <UART_SetConfig+0x1e2>
 80056bc:	2204      	movs	r2, #4
 80056be:	e7ae      	b.n	800561e <UART_SetConfig+0xf6>
 80056c0:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 80056c4:	d123      	bne.n	800570e <UART_SetConfig+0x1e6>
 80056c6:	2208      	movs	r2, #8
 80056c8:	e7a9      	b.n	800561e <UART_SetConfig+0xf6>
 80056ca:	2202      	movs	r2, #2
 80056cc:	e7a7      	b.n	800561e <UART_SetConfig+0xf6>
 80056ce:	2202      	movs	r2, #2
 80056d0:	e7a5      	b.n	800561e <UART_SetConfig+0xf6>
 80056d2:	2202      	movs	r2, #2
 80056d4:	e7a3      	b.n	800561e <UART_SetConfig+0xf6>
 80056d6:	2200      	movs	r2, #0
 80056d8:	e7a1      	b.n	800561e <UART_SetConfig+0xf6>
 80056da:	2210      	movs	r2, #16
 80056dc:	e79f      	b.n	800561e <UART_SetConfig+0xf6>
 80056de:	2210      	movs	r2, #16
 80056e0:	e79d      	b.n	800561e <UART_SetConfig+0xf6>
 80056e2:	2202      	movs	r2, #2
 80056e4:	e79b      	b.n	800561e <UART_SetConfig+0xf6>
 80056e6:	2200      	movs	r2, #0
 80056e8:	e799      	b.n	800561e <UART_SetConfig+0xf6>
 80056ea:	2210      	movs	r2, #16
 80056ec:	e797      	b.n	800561e <UART_SetConfig+0xf6>
 80056ee:	2210      	movs	r2, #16
 80056f0:	e795      	b.n	800561e <UART_SetConfig+0xf6>
 80056f2:	2202      	movs	r2, #2
 80056f4:	e793      	b.n	800561e <UART_SetConfig+0xf6>
 80056f6:	2200      	movs	r2, #0
 80056f8:	e791      	b.n	800561e <UART_SetConfig+0xf6>
 80056fa:	2210      	movs	r2, #16
 80056fc:	e78f      	b.n	800561e <UART_SetConfig+0xf6>
 80056fe:	2210      	movs	r2, #16
 8005700:	e78d      	b.n	800561e <UART_SetConfig+0xf6>
 8005702:	2202      	movs	r2, #2
 8005704:	e78b      	b.n	800561e <UART_SetConfig+0xf6>
 8005706:	2200      	movs	r2, #0
 8005708:	e789      	b.n	800561e <UART_SetConfig+0xf6>
 800570a:	2210      	movs	r2, #16
 800570c:	e787      	b.n	800561e <UART_SetConfig+0xf6>
 800570e:	2210      	movs	r2, #16
 8005710:	e785      	b.n	800561e <UART_SetConfig+0xf6>
    switch (clocksource)
 8005712:	2a08      	cmp	r2, #8
 8005714:	f200 80b2 	bhi.w	800587c <UART_SetConfig+0x354>
 8005718:	e8df f002 	tbb	[pc, r2]
 800571c:	b03bb008 	.word	0xb03bb008
 8005720:	b0b0b038 	.word	0xb0b0b038
 8005724:	05          	.byte	0x05
 8005725:	00          	.byte	0x00
 8005726:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800572a:	e004      	b.n	8005736 <UART_SetConfig+0x20e>
        pclk = HAL_RCC_GetPCLK1Freq();
 800572c:	f7fe fdf2 	bl	8004314 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8005730:	2800      	cmp	r0, #0
 8005732:	f000 80a5 	beq.w	8005880 <UART_SetConfig+0x358>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005736:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005738:	4b1e      	ldr	r3, [pc, #120]	; (80057b4 <UART_SetConfig+0x28c>)
 800573a:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800573e:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005742:	6865      	ldr	r5, [r4, #4]
 8005744:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8005748:	4299      	cmp	r1, r3
 800574a:	f200 809b 	bhi.w	8005884 <UART_SetConfig+0x35c>
 800574e:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8005752:	f200 8099 	bhi.w	8005888 <UART_SetConfig+0x360>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005756:	2600      	movs	r6, #0
 8005758:	4633      	mov	r3, r6
 800575a:	4631      	mov	r1, r6
 800575c:	f7fa fda0 	bl	80002a0 <__aeabi_uldivmod>
 8005760:	0209      	lsls	r1, r1, #8
 8005762:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8005766:	0200      	lsls	r0, r0, #8
 8005768:	086b      	lsrs	r3, r5, #1
 800576a:	18c0      	adds	r0, r0, r3
 800576c:	462a      	mov	r2, r5
 800576e:	4633      	mov	r3, r6
 8005770:	f141 0100 	adc.w	r1, r1, #0
 8005774:	f7fa fd94 	bl	80002a0 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005778:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 800577c:	4b0e      	ldr	r3, [pc, #56]	; (80057b8 <UART_SetConfig+0x290>)
 800577e:	429a      	cmp	r2, r3
 8005780:	f200 8084 	bhi.w	800588c <UART_SetConfig+0x364>
          huart->Instance->BRR = usartdiv;
 8005784:	6823      	ldr	r3, [r4, #0]
 8005786:	60d8      	str	r0, [r3, #12]
 8005788:	4630      	mov	r0, r6
 800578a:	e065      	b.n	8005858 <UART_SetConfig+0x330>
        pclk = HAL_RCC_GetSysClockFreq();
 800578c:	f7fe f922 	bl	80039d4 <HAL_RCC_GetSysClockFreq>
        break;
 8005790:	e7ce      	b.n	8005730 <UART_SetConfig+0x208>
        pclk = (uint32_t) HSI_VALUE;
 8005792:	480a      	ldr	r0, [pc, #40]	; (80057bc <UART_SetConfig+0x294>)
 8005794:	e7cf      	b.n	8005736 <UART_SetConfig+0x20e>
 8005796:	bf00      	nop
 8005798:	cfff69f3 	.word	0xcfff69f3
 800579c:	40008000 	.word	0x40008000
 80057a0:	40013800 	.word	0x40013800
 80057a4:	40004400 	.word	0x40004400
 80057a8:	40004800 	.word	0x40004800
 80057ac:	40004c00 	.word	0x40004c00
 80057b0:	40005000 	.word	0x40005000
 80057b4:	08009794 	.word	0x08009794
 80057b8:	000ffcff 	.word	0x000ffcff
 80057bc:	00f42400 	.word	0x00f42400
    switch (clocksource)
 80057c0:	2a08      	cmp	r2, #8
 80057c2:	d865      	bhi.n	8005890 <UART_SetConfig+0x368>
 80057c4:	e8df f002 	tbb	[pc, r2]
 80057c8:	64052707 	.word	0x64052707
 80057cc:	6464642a 	.word	0x6464642a
 80057d0:	0b          	.byte	0x0b
 80057d1:	00          	.byte	0x00
 80057d2:	4835      	ldr	r0, [pc, #212]	; (80058a8 <UART_SetConfig+0x380>)
 80057d4:	e003      	b.n	80057de <UART_SetConfig+0x2b6>
        pclk = HAL_RCC_GetPCLK1Freq();
 80057d6:	f7fe fd9d 	bl	8004314 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80057da:	2800      	cmp	r0, #0
 80057dc:	d05a      	beq.n	8005894 <UART_SetConfig+0x36c>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80057de:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80057e0:	4b32      	ldr	r3, [pc, #200]	; (80058ac <UART_SetConfig+0x384>)
 80057e2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80057e6:	fbb0 f0f3 	udiv	r0, r0, r3
 80057ea:	6862      	ldr	r2, [r4, #4]
 80057ec:	0853      	lsrs	r3, r2, #1
 80057ee:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80057f2:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80057f6:	f1a3 0110 	sub.w	r1, r3, #16
 80057fa:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80057fe:	4291      	cmp	r1, r2
 8005800:	d84a      	bhi.n	8005898 <UART_SetConfig+0x370>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005802:	b29a      	uxth	r2, r3
 8005804:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005808:	f3c3 0342 	ubfx	r3, r3, #1, #3
 800580c:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 800580e:	6822      	ldr	r2, [r4, #0]
 8005810:	60d3      	str	r3, [r2, #12]
 8005812:	2000      	movs	r0, #0
 8005814:	e020      	b.n	8005858 <UART_SetConfig+0x330>
        pclk = HAL_RCC_GetPCLK2Freq();
 8005816:	f7fe fd8f 	bl	8004338 <HAL_RCC_GetPCLK2Freq>
        break;
 800581a:	e7de      	b.n	80057da <UART_SetConfig+0x2b2>
        pclk = HAL_RCC_GetSysClockFreq();
 800581c:	f7fe f8da 	bl	80039d4 <HAL_RCC_GetSysClockFreq>
        break;
 8005820:	e7db      	b.n	80057da <UART_SetConfig+0x2b2>
    switch (clocksource)
 8005822:	4821      	ldr	r0, [pc, #132]	; (80058a8 <UART_SetConfig+0x380>)
 8005824:	e003      	b.n	800582e <UART_SetConfig+0x306>
        pclk = HAL_RCC_GetPCLK1Freq();
 8005826:	f7fe fd75 	bl	8004314 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800582a:	2800      	cmp	r0, #0
 800582c:	d038      	beq.n	80058a0 <UART_SetConfig+0x378>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800582e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005830:	4b1e      	ldr	r3, [pc, #120]	; (80058ac <UART_SetConfig+0x384>)
 8005832:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005836:	fbb0 f0f3 	udiv	r0, r0, r3
 800583a:	6863      	ldr	r3, [r4, #4]
 800583c:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8005840:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005844:	f1a0 0210 	sub.w	r2, r0, #16
 8005848:	f64f 73ef 	movw	r3, #65519	; 0xffef
 800584c:	429a      	cmp	r2, r3
 800584e:	d829      	bhi.n	80058a4 <UART_SetConfig+0x37c>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005850:	6823      	ldr	r3, [r4, #0]
 8005852:	b280      	uxth	r0, r0
 8005854:	60d8      	str	r0, [r3, #12]
 8005856:	2000      	movs	r0, #0
  huart->NbTxDataToProcess = 1;
 8005858:	2301      	movs	r3, #1
 800585a:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800585e:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
  huart->RxISR = NULL;
 8005862:	2300      	movs	r3, #0
 8005864:	6723      	str	r3, [r4, #112]	; 0x70
  huart->TxISR = NULL;
 8005866:	6763      	str	r3, [r4, #116]	; 0x74
}
 8005868:	bd70      	pop	{r4, r5, r6, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 800586a:	f7fe fd65 	bl	8004338 <HAL_RCC_GetPCLK2Freq>
        break;
 800586e:	e7dc      	b.n	800582a <UART_SetConfig+0x302>
        pclk = HAL_RCC_GetSysClockFreq();
 8005870:	f7fe f8b0 	bl	80039d4 <HAL_RCC_GetSysClockFreq>
        break;
 8005874:	e7d9      	b.n	800582a <UART_SetConfig+0x302>
        pclk = (uint32_t) LSE_VALUE;
 8005876:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800587a:	e7d8      	b.n	800582e <UART_SetConfig+0x306>
    switch (clocksource)
 800587c:	2001      	movs	r0, #1
 800587e:	e7eb      	b.n	8005858 <UART_SetConfig+0x330>
 8005880:	2000      	movs	r0, #0
 8005882:	e7e9      	b.n	8005858 <UART_SetConfig+0x330>
        ret = HAL_ERROR;
 8005884:	2001      	movs	r0, #1
 8005886:	e7e7      	b.n	8005858 <UART_SetConfig+0x330>
 8005888:	2001      	movs	r0, #1
 800588a:	e7e5      	b.n	8005858 <UART_SetConfig+0x330>
          ret = HAL_ERROR;
 800588c:	2001      	movs	r0, #1
 800588e:	e7e3      	b.n	8005858 <UART_SetConfig+0x330>
    switch (clocksource)
 8005890:	2001      	movs	r0, #1
 8005892:	e7e1      	b.n	8005858 <UART_SetConfig+0x330>
 8005894:	2000      	movs	r0, #0
 8005896:	e7df      	b.n	8005858 <UART_SetConfig+0x330>
        ret = HAL_ERROR;
 8005898:	2001      	movs	r0, #1
 800589a:	e7dd      	b.n	8005858 <UART_SetConfig+0x330>
    switch (clocksource)
 800589c:	2001      	movs	r0, #1
 800589e:	e7db      	b.n	8005858 <UART_SetConfig+0x330>
 80058a0:	2000      	movs	r0, #0
 80058a2:	e7d9      	b.n	8005858 <UART_SetConfig+0x330>
        ret = HAL_ERROR;
 80058a4:	2001      	movs	r0, #1
 80058a6:	e7d7      	b.n	8005858 <UART_SetConfig+0x330>
 80058a8:	00f42400 	.word	0x00f42400
 80058ac:	08009794 	.word	0x08009794

080058b0 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80058b0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80058b2:	f013 0f01 	tst.w	r3, #1
 80058b6:	d006      	beq.n	80058c6 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80058b8:	6802      	ldr	r2, [r0, #0]
 80058ba:	6853      	ldr	r3, [r2, #4]
 80058bc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80058c0:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80058c2:	430b      	orrs	r3, r1
 80058c4:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80058c6:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80058c8:	f013 0f02 	tst.w	r3, #2
 80058cc:	d006      	beq.n	80058dc <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80058ce:	6802      	ldr	r2, [r0, #0]
 80058d0:	6853      	ldr	r3, [r2, #4]
 80058d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80058d6:	6b01      	ldr	r1, [r0, #48]	; 0x30
 80058d8:	430b      	orrs	r3, r1
 80058da:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80058dc:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80058de:	f013 0f04 	tst.w	r3, #4
 80058e2:	d006      	beq.n	80058f2 <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80058e4:	6802      	ldr	r2, [r0, #0]
 80058e6:	6853      	ldr	r3, [r2, #4]
 80058e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80058ec:	6b41      	ldr	r1, [r0, #52]	; 0x34
 80058ee:	430b      	orrs	r3, r1
 80058f0:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80058f2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80058f4:	f013 0f08 	tst.w	r3, #8
 80058f8:	d006      	beq.n	8005908 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80058fa:	6802      	ldr	r2, [r0, #0]
 80058fc:	6853      	ldr	r3, [r2, #4]
 80058fe:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005902:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8005904:	430b      	orrs	r3, r1
 8005906:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005908:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800590a:	f013 0f10 	tst.w	r3, #16
 800590e:	d006      	beq.n	800591e <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005910:	6802      	ldr	r2, [r0, #0]
 8005912:	6893      	ldr	r3, [r2, #8]
 8005914:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005918:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 800591a:	430b      	orrs	r3, r1
 800591c:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800591e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005920:	f013 0f20 	tst.w	r3, #32
 8005924:	d006      	beq.n	8005934 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005926:	6802      	ldr	r2, [r0, #0]
 8005928:	6893      	ldr	r3, [r2, #8]
 800592a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800592e:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8005930:	430b      	orrs	r3, r1
 8005932:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005934:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005936:	f013 0f40 	tst.w	r3, #64	; 0x40
 800593a:	d00a      	beq.n	8005952 <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800593c:	6802      	ldr	r2, [r0, #0]
 800593e:	6853      	ldr	r3, [r2, #4]
 8005940:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005944:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8005946:	430b      	orrs	r3, r1
 8005948:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800594a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800594c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005950:	d00b      	beq.n	800596a <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005952:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005954:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005958:	d006      	beq.n	8005968 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800595a:	6802      	ldr	r2, [r0, #0]
 800595c:	6853      	ldr	r3, [r2, #4]
 800595e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8005962:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8005964:	430b      	orrs	r3, r1
 8005966:	6053      	str	r3, [r2, #4]
}
 8005968:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800596a:	6802      	ldr	r2, [r0, #0]
 800596c:	6853      	ldr	r3, [r2, #4]
 800596e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8005972:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8005974:	430b      	orrs	r3, r1
 8005976:	6053      	str	r3, [r2, #4]
 8005978:	e7eb      	b.n	8005952 <UART_AdvFeatureConfig+0xa2>

0800597a <UART_WaitOnFlagUntilTimeout>:
{
 800597a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800597e:	4605      	mov	r5, r0
 8005980:	460f      	mov	r7, r1
 8005982:	4616      	mov	r6, r2
 8005984:	4699      	mov	r9, r3
 8005986:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800598a:	682b      	ldr	r3, [r5, #0]
 800598c:	69dc      	ldr	r4, [r3, #28]
 800598e:	ea37 0404 	bics.w	r4, r7, r4
 8005992:	bf0c      	ite	eq
 8005994:	2401      	moveq	r4, #1
 8005996:	2400      	movne	r4, #0
 8005998:	42b4      	cmp	r4, r6
 800599a:	d157      	bne.n	8005a4c <UART_WaitOnFlagUntilTimeout+0xd2>
    if (Timeout != HAL_MAX_DELAY)
 800599c:	f1b8 3fff 	cmp.w	r8, #4294967295
 80059a0:	d0f3      	beq.n	800598a <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059a2:	f7fb ffe3 	bl	800196c <HAL_GetTick>
 80059a6:	eba0 0009 	sub.w	r0, r0, r9
 80059aa:	4540      	cmp	r0, r8
 80059ac:	d82f      	bhi.n	8005a0e <UART_WaitOnFlagUntilTimeout+0x94>
 80059ae:	f1b8 0f00 	cmp.w	r8, #0
 80059b2:	d02c      	beq.n	8005a0e <UART_WaitOnFlagUntilTimeout+0x94>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80059b4:	682b      	ldr	r3, [r5, #0]
 80059b6:	681a      	ldr	r2, [r3, #0]
 80059b8:	f012 0f04 	tst.w	r2, #4
 80059bc:	d0e5      	beq.n	800598a <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80059be:	69da      	ldr	r2, [r3, #28]
 80059c0:	f412 6f00 	tst.w	r2, #2048	; 0x800
 80059c4:	d0e1      	beq.n	800598a <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80059c6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80059ca:	621a      	str	r2, [r3, #32]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80059cc:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ce:	e852 3f00 	ldrex	r3, [r2]
 80059d2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059d6:	e842 3100 	strex	r1, r3, [r2]
 80059da:	2900      	cmp	r1, #0
 80059dc:	d1f6      	bne.n	80059cc <UART_WaitOnFlagUntilTimeout+0x52>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059de:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059e0:	f102 0308 	add.w	r3, r2, #8
 80059e4:	e853 3f00 	ldrex	r3, [r3]
 80059e8:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ec:	3208      	adds	r2, #8
 80059ee:	e842 3100 	strex	r1, r3, [r2]
 80059f2:	2900      	cmp	r1, #0
 80059f4:	d1f3      	bne.n	80059de <UART_WaitOnFlagUntilTimeout+0x64>
          huart->gState = HAL_UART_STATE_READY;
 80059f6:	2320      	movs	r3, #32
 80059f8:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80059fc:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005a00:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
          __HAL_UNLOCK(huart);
 8005a04:	2300      	movs	r3, #0
 8005a06:	f885 3080 	strb.w	r3, [r5, #128]	; 0x80
          return HAL_TIMEOUT;
 8005a0a:	2003      	movs	r0, #3
 8005a0c:	e01f      	b.n	8005a4e <UART_WaitOnFlagUntilTimeout+0xd4>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005a0e:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a10:	e852 3f00 	ldrex	r3, [r2]
 8005a14:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a18:	e842 3100 	strex	r1, r3, [r2]
 8005a1c:	2900      	cmp	r1, #0
 8005a1e:	d1f6      	bne.n	8005a0e <UART_WaitOnFlagUntilTimeout+0x94>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a20:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a22:	f102 0308 	add.w	r3, r2, #8
 8005a26:	e853 3f00 	ldrex	r3, [r3]
 8005a2a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a2e:	3208      	adds	r2, #8
 8005a30:	e842 3100 	strex	r1, r3, [r2]
 8005a34:	2900      	cmp	r1, #0
 8005a36:	d1f3      	bne.n	8005a20 <UART_WaitOnFlagUntilTimeout+0xa6>
        huart->gState = HAL_UART_STATE_READY;
 8005a38:	2320      	movs	r3, #32
 8005a3a:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8005a3e:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
        __HAL_UNLOCK(huart);
 8005a42:	2300      	movs	r3, #0
 8005a44:	f885 3080 	strb.w	r3, [r5, #128]	; 0x80
        return HAL_TIMEOUT;
 8005a48:	2003      	movs	r0, #3
 8005a4a:	e000      	b.n	8005a4e <UART_WaitOnFlagUntilTimeout+0xd4>
  return HAL_OK;
 8005a4c:	2000      	movs	r0, #0
}
 8005a4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08005a52 <UART_CheckIdleState>:
{
 8005a52:	b530      	push	{r4, r5, lr}
 8005a54:	b083      	sub	sp, #12
 8005a56:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a58:	2300      	movs	r3, #0
 8005a5a:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  tickstart = HAL_GetTick();
 8005a5e:	f7fb ff85 	bl	800196c <HAL_GetTick>
 8005a62:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005a64:	6822      	ldr	r2, [r4, #0]
 8005a66:	6812      	ldr	r2, [r2, #0]
 8005a68:	f012 0f08 	tst.w	r2, #8
 8005a6c:	d10f      	bne.n	8005a8e <UART_CheckIdleState+0x3c>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005a6e:	6823      	ldr	r3, [r4, #0]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f013 0f04 	tst.w	r3, #4
 8005a76:	d118      	bne.n	8005aaa <UART_CheckIdleState+0x58>
  huart->gState = HAL_UART_STATE_READY;
 8005a78:	2320      	movs	r3, #32
 8005a7a:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8005a7e:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a82:	2000      	movs	r0, #0
 8005a84:	66e0      	str	r0, [r4, #108]	; 0x6c
  __HAL_UNLOCK(huart);
 8005a86:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 8005a8a:	b003      	add	sp, #12
 8005a8c:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005a8e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005a92:	9300      	str	r3, [sp, #0]
 8005a94:	4603      	mov	r3, r0
 8005a96:	2200      	movs	r2, #0
 8005a98:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005a9c:	4620      	mov	r0, r4
 8005a9e:	f7ff ff6c 	bl	800597a <UART_WaitOnFlagUntilTimeout>
 8005aa2:	2800      	cmp	r0, #0
 8005aa4:	d0e3      	beq.n	8005a6e <UART_CheckIdleState+0x1c>
      return HAL_TIMEOUT;
 8005aa6:	2003      	movs	r0, #3
 8005aa8:	e7ef      	b.n	8005a8a <UART_CheckIdleState+0x38>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005aaa:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005aae:	9300      	str	r3, [sp, #0]
 8005ab0:	462b      	mov	r3, r5
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005ab8:	4620      	mov	r0, r4
 8005aba:	f7ff ff5e 	bl	800597a <UART_WaitOnFlagUntilTimeout>
 8005abe:	2800      	cmp	r0, #0
 8005ac0:	d0da      	beq.n	8005a78 <UART_CheckIdleState+0x26>
      return HAL_TIMEOUT;
 8005ac2:	2003      	movs	r0, #3
 8005ac4:	e7e1      	b.n	8005a8a <UART_CheckIdleState+0x38>

08005ac6 <HAL_UART_Init>:
  if (huart == NULL)
 8005ac6:	b378      	cbz	r0, 8005b28 <HAL_UART_Init+0x62>
{
 8005ac8:	b510      	push	{r4, lr}
 8005aca:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8005acc:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 8005ad0:	b30b      	cbz	r3, 8005b16 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8005ad2:	2324      	movs	r3, #36	; 0x24
 8005ad4:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 8005ad8:	6822      	ldr	r2, [r4, #0]
 8005ada:	6813      	ldr	r3, [r2, #0]
 8005adc:	f023 0301 	bic.w	r3, r3, #1
 8005ae0:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005ae2:	4620      	mov	r0, r4
 8005ae4:	f7ff fd20 	bl	8005528 <UART_SetConfig>
 8005ae8:	2801      	cmp	r0, #1
 8005aea:	d013      	beq.n	8005b14 <HAL_UART_Init+0x4e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005aec:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005aee:	b9bb      	cbnz	r3, 8005b20 <HAL_UART_Init+0x5a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005af0:	6822      	ldr	r2, [r4, #0]
 8005af2:	6853      	ldr	r3, [r2, #4]
 8005af4:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8005af8:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005afa:	6822      	ldr	r2, [r4, #0]
 8005afc:	6893      	ldr	r3, [r2, #8]
 8005afe:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8005b02:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8005b04:	6822      	ldr	r2, [r4, #0]
 8005b06:	6813      	ldr	r3, [r2, #0]
 8005b08:	f043 0301 	orr.w	r3, r3, #1
 8005b0c:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8005b0e:	4620      	mov	r0, r4
 8005b10:	f7ff ff9f 	bl	8005a52 <UART_CheckIdleState>
}
 8005b14:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8005b16:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 8005b1a:	f7fb faf3 	bl	8001104 <HAL_UART_MspInit>
 8005b1e:	e7d8      	b.n	8005ad2 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8005b20:	4620      	mov	r0, r4
 8005b22:	f7ff fec5 	bl	80058b0 <UART_AdvFeatureConfig>
 8005b26:	e7e3      	b.n	8005af0 <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 8005b28:	2001      	movs	r0, #1
}
 8005b2a:	4770      	bx	lr

08005b2c <UART_Start_Receive_DMA>:
{
 8005b2c:	b510      	push	{r4, lr}
 8005b2e:	4604      	mov	r4, r0
 8005b30:	4613      	mov	r3, r2
  huart->pRxBuffPtr = pData;
 8005b32:	6581      	str	r1, [r0, #88]	; 0x58
  huart->RxXferSize = Size;
 8005b34:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b38:	2200      	movs	r2, #0
 8005b3a:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005b3e:	2222      	movs	r2, #34	; 0x22
 8005b40:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  if (huart->hdmarx != NULL)
 8005b44:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 8005b46:	b18a      	cbz	r2, 8005b6c <UART_Start_Receive_DMA+0x40>
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005b48:	4922      	ldr	r1, [pc, #136]	; (8005bd4 <UART_Start_Receive_DMA+0xa8>)
 8005b4a:	62d1      	str	r1, [r2, #44]	; 0x2c
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005b4c:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 8005b4e:	4922      	ldr	r1, [pc, #136]	; (8005bd8 <UART_Start_Receive_DMA+0xac>)
 8005b50:	6311      	str	r1, [r2, #48]	; 0x30
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005b52:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 8005b54:	4921      	ldr	r1, [pc, #132]	; (8005bdc <UART_Start_Receive_DMA+0xb0>)
 8005b56:	6351      	str	r1, [r2, #52]	; 0x34
    huart->hdmarx->XferAbortCallback = NULL;
 8005b58:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 8005b5a:	2100      	movs	r1, #0
 8005b5c:	6391      	str	r1, [r2, #56]	; 0x38
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8005b5e:	6801      	ldr	r1, [r0, #0]
 8005b60:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8005b62:	3124      	adds	r1, #36	; 0x24
 8005b64:	6fc0      	ldr	r0, [r0, #124]	; 0x7c
 8005b66:	f7fc f853 	bl	8001c10 <HAL_DMA_Start_IT>
 8005b6a:	bb38      	cbnz	r0, 8005bbc <UART_Start_Receive_DMA+0x90>
  __HAL_UNLOCK(huart);
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005b72:	6923      	ldr	r3, [r4, #16]
 8005b74:	b143      	cbz	r3, 8005b88 <UART_Start_Receive_DMA+0x5c>
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005b76:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b78:	e852 3f00 	ldrex	r3, [r2]
 8005b7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b80:	e842 3100 	strex	r1, r3, [r2]
 8005b84:	2900      	cmp	r1, #0
 8005b86:	d1f6      	bne.n	8005b76 <UART_Start_Receive_DMA+0x4a>
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b88:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b8a:	f102 0308 	add.w	r3, r2, #8
 8005b8e:	e853 3f00 	ldrex	r3, [r3]
 8005b92:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b96:	3208      	adds	r2, #8
 8005b98:	e842 3100 	strex	r1, r3, [r2]
 8005b9c:	2900      	cmp	r1, #0
 8005b9e:	d1f3      	bne.n	8005b88 <UART_Start_Receive_DMA+0x5c>
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ba0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ba2:	f102 0308 	add.w	r3, r2, #8
 8005ba6:	e853 3f00 	ldrex	r3, [r3]
 8005baa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bae:	3208      	adds	r2, #8
 8005bb0:	e842 3100 	strex	r1, r3, [r2]
 8005bb4:	2900      	cmp	r1, #0
 8005bb6:	d1f3      	bne.n	8005ba0 <UART_Start_Receive_DMA+0x74>
  return HAL_OK;
 8005bb8:	2000      	movs	r0, #0
}
 8005bba:	bd10      	pop	{r4, pc}
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005bbc:	2310      	movs	r3, #16
 8005bbe:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
      __HAL_UNLOCK(huart);
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
      huart->RxState = HAL_UART_STATE_READY;
 8005bc8:	2320      	movs	r3, #32
 8005bca:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
      return HAL_ERROR;
 8005bce:	2001      	movs	r0, #1
 8005bd0:	e7f3      	b.n	8005bba <UART_Start_Receive_DMA+0x8e>
 8005bd2:	bf00      	nop
 8005bd4:	08005499 	.word	0x08005499
 8005bd8:	0800547d 	.word	0x0800547d
 8005bdc:	080050d9 	.word	0x080050d9

08005be0 <HAL_UART_Receive_DMA>:
{
 8005be0:	b538      	push	{r3, r4, r5, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8005be2:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8005be6:	2b20      	cmp	r3, #32
 8005be8:	d11e      	bne.n	8005c28 <HAL_UART_Receive_DMA+0x48>
    if ((pData == NULL) || (Size == 0U))
 8005bea:	b1f9      	cbz	r1, 8005c2c <HAL_UART_Receive_DMA+0x4c>
 8005bec:	b302      	cbz	r2, 8005c30 <HAL_UART_Receive_DMA+0x50>
    __HAL_LOCK(huart);
 8005bee:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8005bf2:	2b01      	cmp	r3, #1
 8005bf4:	d01e      	beq.n	8005c34 <HAL_UART_Receive_DMA+0x54>
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	66c3      	str	r3, [r0, #108]	; 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005c00:	6803      	ldr	r3, [r0, #0]
 8005c02:	4c0d      	ldr	r4, [pc, #52]	; (8005c38 <HAL_UART_Receive_DMA+0x58>)
 8005c04:	42a3      	cmp	r3, r4
 8005c06:	d00c      	beq.n	8005c22 <HAL_UART_Receive_DMA+0x42>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8005c0e:	d008      	beq.n	8005c22 <HAL_UART_Receive_DMA+0x42>
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005c10:	6804      	ldr	r4, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c12:	e854 3f00 	ldrex	r3, [r4]
 8005c16:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c1a:	e844 3500 	strex	r5, r3, [r4]
 8005c1e:	2d00      	cmp	r5, #0
 8005c20:	d1f6      	bne.n	8005c10 <HAL_UART_Receive_DMA+0x30>
    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005c22:	f7ff ff83 	bl	8005b2c <UART_Start_Receive_DMA>
 8005c26:	e000      	b.n	8005c2a <HAL_UART_Receive_DMA+0x4a>
    return HAL_BUSY;
 8005c28:	2002      	movs	r0, #2
}
 8005c2a:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8005c2c:	2001      	movs	r0, #1
 8005c2e:	e7fc      	b.n	8005c2a <HAL_UART_Receive_DMA+0x4a>
 8005c30:	2001      	movs	r0, #1
 8005c32:	e7fa      	b.n	8005c2a <HAL_UART_Receive_DMA+0x4a>
    __HAL_LOCK(huart);
 8005c34:	2002      	movs	r0, #2
 8005c36:	e7f8      	b.n	8005c2a <HAL_UART_Receive_DMA+0x4a>
 8005c38:	40008000 	.word	0x40008000

08005c3c <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005c3c:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8005c3e:	b92b      	cbnz	r3, 8005c4c <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 8005c40:	2301      	movs	r3, #1
 8005c42:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005c46:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
 8005c4a:	4770      	bx	lr
{
 8005c4c:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005c4e:	6803      	ldr	r3, [r0, #0]
 8005c50:	689a      	ldr	r2, [r3, #8]
 8005c52:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005c56:	6899      	ldr	r1, [r3, #8]
 8005c58:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005c5a:	4d09      	ldr	r5, [pc, #36]	; (8005c80 <UARTEx_SetNbDataToProcess+0x44>)
 8005c5c:	5c6b      	ldrb	r3, [r5, r1]
 8005c5e:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005c60:	4c08      	ldr	r4, [pc, #32]	; (8005c84 <UARTEx_SetNbDataToProcess+0x48>)
 8005c62:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005c64:	fb93 f3f1 	sdiv	r3, r3, r1
 8005c68:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005c6c:	5cab      	ldrb	r3, [r5, r2]
 8005c6e:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005c70:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005c72:	fb93 f3f2 	sdiv	r3, r3, r2
 8005c76:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
  }
}
 8005c7a:	bc30      	pop	{r4, r5}
 8005c7c:	4770      	bx	lr
 8005c7e:	bf00      	nop
 8005c80:	080097b4 	.word	0x080097b4
 8005c84:	080097ac 	.word	0x080097ac

08005c88 <HAL_UARTEx_WakeupCallback>:
}
 8005c88:	4770      	bx	lr

08005c8a <HAL_UARTEx_RxFifoFullCallback>:
}
 8005c8a:	4770      	bx	lr

08005c8c <HAL_UARTEx_TxFifoEmptyCallback>:
}
 8005c8c:	4770      	bx	lr

08005c8e <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8005c8e:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8005c92:	2b01      	cmp	r3, #1
 8005c94:	d018      	beq.n	8005cc8 <HAL_UARTEx_DisableFifoMode+0x3a>
 8005c96:	2301      	movs	r3, #1
 8005c98:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 8005c9c:	2324      	movs	r3, #36	; 0x24
 8005c9e:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005ca2:	6803      	ldr	r3, [r0, #0]
 8005ca4:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8005ca6:	6819      	ldr	r1, [r3, #0]
 8005ca8:	f021 0101 	bic.w	r1, r1, #1
 8005cac:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005cae:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	6643      	str	r3, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005cb6:	6801      	ldr	r1, [r0, #0]
 8005cb8:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 8005cba:	2220      	movs	r2, #32
 8005cbc:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8005cc0:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  return HAL_OK;
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	4770      	bx	lr
  __HAL_LOCK(huart);
 8005cc8:	2002      	movs	r0, #2
}
 8005cca:	4770      	bx	lr

08005ccc <HAL_UARTEx_SetTxFifoThreshold>:
{
 8005ccc:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8005cce:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8005cd2:	2b01      	cmp	r3, #1
 8005cd4:	d01d      	beq.n	8005d12 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8005cd6:	4604      	mov	r4, r0
 8005cd8:	2301      	movs	r3, #1
 8005cda:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 8005cde:	2324      	movs	r3, #36	; 0x24
 8005ce0:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005ce4:	6803      	ldr	r3, [r0, #0]
 8005ce6:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8005ce8:	681a      	ldr	r2, [r3, #0]
 8005cea:	f022 0201 	bic.w	r2, r2, #1
 8005cee:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005cf0:	6802      	ldr	r2, [r0, #0]
 8005cf2:	6893      	ldr	r3, [r2, #8]
 8005cf4:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8005cf8:	4319      	orrs	r1, r3
 8005cfa:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8005cfc:	f7ff ff9e 	bl	8005c3c <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005d00:	6823      	ldr	r3, [r4, #0]
 8005d02:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8005d04:	2320      	movs	r3, #32
 8005d06:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8005d0a:	2000      	movs	r0, #0
 8005d0c:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 8005d10:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8005d12:	2002      	movs	r0, #2
 8005d14:	e7fc      	b.n	8005d10 <HAL_UARTEx_SetTxFifoThreshold+0x44>

08005d16 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8005d16:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8005d18:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	d01d      	beq.n	8005d5c <HAL_UARTEx_SetRxFifoThreshold+0x46>
 8005d20:	4604      	mov	r4, r0
 8005d22:	2301      	movs	r3, #1
 8005d24:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 8005d28:	2324      	movs	r3, #36	; 0x24
 8005d2a:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005d2e:	6803      	ldr	r3, [r0, #0]
 8005d30:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8005d32:	681a      	ldr	r2, [r3, #0]
 8005d34:	f022 0201 	bic.w	r2, r2, #1
 8005d38:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005d3a:	6802      	ldr	r2, [r0, #0]
 8005d3c:	6893      	ldr	r3, [r2, #8]
 8005d3e:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 8005d42:	4319      	orrs	r1, r3
 8005d44:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8005d46:	f7ff ff79 	bl	8005c3c <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005d4a:	6823      	ldr	r3, [r4, #0]
 8005d4c:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8005d4e:	2320      	movs	r3, #32
 8005d50:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8005d54:	2000      	movs	r0, #0
 8005d56:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 8005d5a:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8005d5c:	2002      	movs	r0, #2
 8005d5e:	e7fc      	b.n	8005d5a <HAL_UARTEx_SetRxFifoThreshold+0x44>

08005d60 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005d60:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8005d62:	2300      	movs	r3, #0
 8005d64:	9301      	str	r3, [sp, #4]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005d66:	9b01      	ldr	r3, [sp, #4]
 8005d68:	3301      	adds	r3, #1
 8005d6a:	9301      	str	r3, [sp, #4]

    if (count > 200000U)
 8005d6c:	9a01      	ldr	r2, [sp, #4]
 8005d6e:	4b0f      	ldr	r3, [pc, #60]	; (8005dac <USB_CoreReset+0x4c>)
 8005d70:	429a      	cmp	r2, r3
 8005d72:	d815      	bhi.n	8005da0 <USB_CoreReset+0x40>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005d74:	6903      	ldr	r3, [r0, #16]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	daf5      	bge.n	8005d66 <USB_CoreReset+0x6>

  /* Core Soft Reset */
  count = 0U;
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005d7e:	6903      	ldr	r3, [r0, #16]
 8005d80:	f043 0301 	orr.w	r3, r3, #1
 8005d84:	6103      	str	r3, [r0, #16]

  do
  {
    count++;
 8005d86:	9b01      	ldr	r3, [sp, #4]
 8005d88:	3301      	adds	r3, #1
 8005d8a:	9301      	str	r3, [sp, #4]

    if (count > 200000U)
 8005d8c:	9a01      	ldr	r2, [sp, #4]
 8005d8e:	4b07      	ldr	r3, [pc, #28]	; (8005dac <USB_CoreReset+0x4c>)
 8005d90:	429a      	cmp	r2, r3
 8005d92:	d808      	bhi.n	8005da6 <USB_CoreReset+0x46>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005d94:	6903      	ldr	r3, [r0, #16]
 8005d96:	f013 0f01 	tst.w	r3, #1
 8005d9a:	d1f4      	bne.n	8005d86 <USB_CoreReset+0x26>

  return HAL_OK;
 8005d9c:	2000      	movs	r0, #0
 8005d9e:	e000      	b.n	8005da2 <USB_CoreReset+0x42>
      return HAL_TIMEOUT;
 8005da0:	2003      	movs	r0, #3
}
 8005da2:	b002      	add	sp, #8
 8005da4:	4770      	bx	lr
      return HAL_TIMEOUT;
 8005da6:	2003      	movs	r0, #3
 8005da8:	e7fb      	b.n	8005da2 <USB_CoreReset+0x42>
 8005daa:	bf00      	nop
 8005dac:	00030d40 	.word	0x00030d40

08005db0 <USB_CoreInit>:
{
 8005db0:	b084      	sub	sp, #16
 8005db2:	b510      	push	{r4, lr}
 8005db4:	4604      	mov	r4, r0
 8005db6:	f10d 0c0c 	add.w	ip, sp, #12
 8005dba:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005dbe:	68c3      	ldr	r3, [r0, #12]
 8005dc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005dc4:	60c3      	str	r3, [r0, #12]
  ret = USB_CoreReset(USBx);
 8005dc6:	f7ff ffcb 	bl	8005d60 <USB_CoreReset>
  if (cfg.battery_charging_enable == 0U)
 8005dca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005dcc:	b93b      	cbnz	r3, 8005dde <USB_CoreInit+0x2e>
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005dce:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005dd0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005dd4:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8005dd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005dda:	b004      	add	sp, #16
 8005ddc:	4770      	bx	lr
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005dde:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005de0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005de4:	63a3      	str	r3, [r4, #56]	; 0x38
 8005de6:	e7f6      	b.n	8005dd6 <USB_CoreInit+0x26>

08005de8 <USB_EnableGlobalInt>:
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005de8:	6883      	ldr	r3, [r0, #8]
 8005dea:	f043 0301 	orr.w	r3, r3, #1
 8005dee:	6083      	str	r3, [r0, #8]
}
 8005df0:	2000      	movs	r0, #0
 8005df2:	4770      	bx	lr

08005df4 <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005df4:	6883      	ldr	r3, [r0, #8]
 8005df6:	f023 0301 	bic.w	r3, r3, #1
 8005dfa:	6083      	str	r3, [r0, #8]
}
 8005dfc:	2000      	movs	r0, #0
 8005dfe:	4770      	bx	lr

08005e00 <USB_FlushTxFifo>:
{
 8005e00:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8005e02:	2300      	movs	r3, #0
 8005e04:	9301      	str	r3, [sp, #4]
    count++;
 8005e06:	9b01      	ldr	r3, [sp, #4]
 8005e08:	3301      	adds	r3, #1
 8005e0a:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 8005e0c:	9a01      	ldr	r2, [sp, #4]
 8005e0e:	4b0f      	ldr	r3, [pc, #60]	; (8005e4c <USB_FlushTxFifo+0x4c>)
 8005e10:	429a      	cmp	r2, r3
 8005e12:	d815      	bhi.n	8005e40 <USB_FlushTxFifo+0x40>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005e14:	6903      	ldr	r3, [r0, #16]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	daf5      	bge.n	8005e06 <USB_FlushTxFifo+0x6>
  count = 0U;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005e1e:	0189      	lsls	r1, r1, #6
 8005e20:	f041 0120 	orr.w	r1, r1, #32
 8005e24:	6101      	str	r1, [r0, #16]
    count++;
 8005e26:	9b01      	ldr	r3, [sp, #4]
 8005e28:	3301      	adds	r3, #1
 8005e2a:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 8005e2c:	9a01      	ldr	r2, [sp, #4]
 8005e2e:	4b07      	ldr	r3, [pc, #28]	; (8005e4c <USB_FlushTxFifo+0x4c>)
 8005e30:	429a      	cmp	r2, r3
 8005e32:	d808      	bhi.n	8005e46 <USB_FlushTxFifo+0x46>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005e34:	6903      	ldr	r3, [r0, #16]
 8005e36:	f013 0f20 	tst.w	r3, #32
 8005e3a:	d1f4      	bne.n	8005e26 <USB_FlushTxFifo+0x26>
  return HAL_OK;
 8005e3c:	2000      	movs	r0, #0
 8005e3e:	e000      	b.n	8005e42 <USB_FlushTxFifo+0x42>
      return HAL_TIMEOUT;
 8005e40:	2003      	movs	r0, #3
}
 8005e42:	b002      	add	sp, #8
 8005e44:	4770      	bx	lr
      return HAL_TIMEOUT;
 8005e46:	2003      	movs	r0, #3
 8005e48:	e7fb      	b.n	8005e42 <USB_FlushTxFifo+0x42>
 8005e4a:	bf00      	nop
 8005e4c:	00030d40 	.word	0x00030d40

08005e50 <USB_FlushRxFifo>:
{
 8005e50:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8005e52:	2300      	movs	r3, #0
 8005e54:	9301      	str	r3, [sp, #4]
    count++;
 8005e56:	9b01      	ldr	r3, [sp, #4]
 8005e58:	3301      	adds	r3, #1
 8005e5a:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 8005e5c:	9a01      	ldr	r2, [sp, #4]
 8005e5e:	4b0e      	ldr	r3, [pc, #56]	; (8005e98 <USB_FlushRxFifo+0x48>)
 8005e60:	429a      	cmp	r2, r3
 8005e62:	d813      	bhi.n	8005e8c <USB_FlushRxFifo+0x3c>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005e64:	6903      	ldr	r3, [r0, #16]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	daf5      	bge.n	8005e56 <USB_FlushRxFifo+0x6>
  count = 0U;
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005e6e:	2310      	movs	r3, #16
 8005e70:	6103      	str	r3, [r0, #16]
    count++;
 8005e72:	9b01      	ldr	r3, [sp, #4]
 8005e74:	3301      	adds	r3, #1
 8005e76:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 8005e78:	9a01      	ldr	r2, [sp, #4]
 8005e7a:	4b07      	ldr	r3, [pc, #28]	; (8005e98 <USB_FlushRxFifo+0x48>)
 8005e7c:	429a      	cmp	r2, r3
 8005e7e:	d808      	bhi.n	8005e92 <USB_FlushRxFifo+0x42>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005e80:	6903      	ldr	r3, [r0, #16]
 8005e82:	f013 0f10 	tst.w	r3, #16
 8005e86:	d1f4      	bne.n	8005e72 <USB_FlushRxFifo+0x22>
  return HAL_OK;
 8005e88:	2000      	movs	r0, #0
 8005e8a:	e000      	b.n	8005e8e <USB_FlushRxFifo+0x3e>
      return HAL_TIMEOUT;
 8005e8c:	2003      	movs	r0, #3
}
 8005e8e:	b002      	add	sp, #8
 8005e90:	4770      	bx	lr
      return HAL_TIMEOUT;
 8005e92:	2003      	movs	r0, #3
 8005e94:	e7fb      	b.n	8005e8e <USB_FlushRxFifo+0x3e>
 8005e96:	bf00      	nop
 8005e98:	00030d40 	.word	0x00030d40

08005e9c <USB_WritePacket>:
{
 8005e9c:	b510      	push	{r4, lr}
  count32b = ((uint32_t)len + 3U) / 4U;
 8005e9e:	1cdc      	adds	r4, r3, #3
 8005ea0:	08a4      	lsrs	r4, r4, #2
  for (i = 0U; i < count32b; i++)
 8005ea2:	f04f 0e00 	mov.w	lr, #0
 8005ea6:	e009      	b.n	8005ebc <USB_WritePacket+0x20>
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005ea8:	eb00 3c02 	add.w	ip, r0, r2, lsl #12
 8005eac:	f50c 5c80 	add.w	ip, ip, #4096	; 0x1000
 8005eb0:	f851 3b04 	ldr.w	r3, [r1], #4
 8005eb4:	f8cc 3000 	str.w	r3, [ip]
  for (i = 0U; i < count32b; i++)
 8005eb8:	f10e 0e01 	add.w	lr, lr, #1
 8005ebc:	45a6      	cmp	lr, r4
 8005ebe:	d3f3      	bcc.n	8005ea8 <USB_WritePacket+0xc>
}
 8005ec0:	2000      	movs	r0, #0
 8005ec2:	bd10      	pop	{r4, pc}

08005ec4 <USB_ReadPacket>:
{
 8005ec4:	b510      	push	{r4, lr}
 8005ec6:	4684      	mov	ip, r0
 8005ec8:	4608      	mov	r0, r1
  uint32_t count32b = (uint32_t)len >> 2U;
 8005eca:	ea4f 0e92 	mov.w	lr, r2, lsr #2
  uint16_t remaining_bytes = len % 4U;
 8005ece:	f002 0203 	and.w	r2, r2, #3
  for (i = 0U; i < count32b; i++)
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	e005      	b.n	8005ee2 <USB_ReadPacket+0x1e>
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005ed6:	f50c 5180 	add.w	r1, ip, #4096	; 0x1000
 8005eda:	6809      	ldr	r1, [r1, #0]
 8005edc:	f840 1b04 	str.w	r1, [r0], #4
  for (i = 0U; i < count32b; i++)
 8005ee0:	3301      	adds	r3, #1
 8005ee2:	4573      	cmp	r3, lr
 8005ee4:	d3f7      	bcc.n	8005ed6 <USB_ReadPacket+0x12>
  if (remaining_bytes != 0U)
 8005ee6:	b17a      	cbz	r2, 8005f08 <USB_ReadPacket+0x44>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005ee8:	f50c 5c80 	add.w	ip, ip, #4096	; 0x1000
 8005eec:	f8dc 4000 	ldr.w	r4, [ip]
    i = 0U;
 8005ef0:	2100      	movs	r1, #0
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005ef2:	b2cb      	uxtb	r3, r1
 8005ef4:	00db      	lsls	r3, r3, #3
 8005ef6:	fa24 f303 	lsr.w	r3, r4, r3
 8005efa:	f800 3b01 	strb.w	r3, [r0], #1
      i++;
 8005efe:	3101      	adds	r1, #1
      remaining_bytes--;
 8005f00:	3a01      	subs	r2, #1
 8005f02:	b292      	uxth	r2, r2
    } while (remaining_bytes != 0U);
 8005f04:	2a00      	cmp	r2, #0
 8005f06:	d1f4      	bne.n	8005ef2 <USB_ReadPacket+0x2e>
}
 8005f08:	bd10      	pop	{r4, pc}

08005f0a <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 8005f0a:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 8005f0c:	6980      	ldr	r0, [r0, #24]
}
 8005f0e:	4010      	ands	r0, r2
 8005f10:	4770      	bx	lr

08005f12 <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 8005f12:	6940      	ldr	r0, [r0, #20]
}
 8005f14:	f000 0001 	and.w	r0, r0, #1
 8005f18:	4770      	bx	lr

08005f1a <USB_SetCurrentMode>:
{
 8005f1a:	b538      	push	{r3, r4, r5, lr}
 8005f1c:	4605      	mov	r5, r0
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005f1e:	68c3      	ldr	r3, [r0, #12]
 8005f20:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8005f24:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 8005f26:	2901      	cmp	r1, #1
 8005f28:	d013      	beq.n	8005f52 <USB_SetCurrentMode+0x38>
  else if (mode == USB_DEVICE_MODE)
 8005f2a:	bb19      	cbnz	r1, 8005f74 <USB_SetCurrentMode+0x5a>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005f2c:	68c3      	ldr	r3, [r0, #12]
 8005f2e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005f32:	60c3      	str	r3, [r0, #12]
  uint32_t ms = 0U;
 8005f34:	2400      	movs	r4, #0
      HAL_Delay(1U);
 8005f36:	2001      	movs	r0, #1
 8005f38:	f7fb fd1e 	bl	8001978 <HAL_Delay>
      ms++;
 8005f3c:	3401      	adds	r4, #1
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8005f3e:	4628      	mov	r0, r5
 8005f40:	f7ff ffe7 	bl	8005f12 <USB_GetMode>
 8005f44:	b108      	cbz	r0, 8005f4a <USB_SetCurrentMode+0x30>
 8005f46:	2c31      	cmp	r4, #49	; 0x31
 8005f48:	d9f5      	bls.n	8005f36 <USB_SetCurrentMode+0x1c>
  if (ms == 50U)
 8005f4a:	2c32      	cmp	r4, #50	; 0x32
 8005f4c:	d014      	beq.n	8005f78 <USB_SetCurrentMode+0x5e>
  return HAL_OK;
 8005f4e:	2000      	movs	r0, #0
}
 8005f50:	bd38      	pop	{r3, r4, r5, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005f52:	68c3      	ldr	r3, [r0, #12]
 8005f54:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005f58:	60c3      	str	r3, [r0, #12]
  uint32_t ms = 0U;
 8005f5a:	2400      	movs	r4, #0
      HAL_Delay(1U);
 8005f5c:	2001      	movs	r0, #1
 8005f5e:	f7fb fd0b 	bl	8001978 <HAL_Delay>
      ms++;
 8005f62:	3401      	adds	r4, #1
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8005f64:	4628      	mov	r0, r5
 8005f66:	f7ff ffd4 	bl	8005f12 <USB_GetMode>
 8005f6a:	2801      	cmp	r0, #1
 8005f6c:	d0ed      	beq.n	8005f4a <USB_SetCurrentMode+0x30>
 8005f6e:	2c31      	cmp	r4, #49	; 0x31
 8005f70:	d9f4      	bls.n	8005f5c <USB_SetCurrentMode+0x42>
 8005f72:	e7ea      	b.n	8005f4a <USB_SetCurrentMode+0x30>
    return HAL_ERROR;
 8005f74:	2001      	movs	r0, #1
 8005f76:	e7eb      	b.n	8005f50 <USB_SetCurrentMode+0x36>
    return HAL_ERROR;
 8005f78:	2001      	movs	r0, #1
 8005f7a:	e7e9      	b.n	8005f50 <USB_SetCurrentMode+0x36>

08005f7c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005f7c:	b084      	sub	sp, #16
 8005f7e:	b538      	push	{r3, r4, r5, lr}
 8005f80:	4604      	mov	r4, r0
 8005f82:	ad05      	add	r5, sp, #20
 8005f84:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005f88:	2300      	movs	r3, #0
 8005f8a:	f8c0 3e00 	str.w	r3, [r0, #3584]	; 0xe00

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 8005f8e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8005f90:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005f94:	6383      	str	r3, [r0, #56]	; 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 8005f96:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8005f98:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005f9c:	6383      	str	r3, [r0, #56]	; 0x38

  /* Set default Max speed support */
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005f9e:	f8d0 3400 	ldr.w	r3, [r0, #1024]	; 0x400
 8005fa2:	f023 0304 	bic.w	r3, r3, #4
 8005fa6:	f8c0 3400 	str.w	r3, [r0, #1024]	; 0x400

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005faa:	2110      	movs	r1, #16
 8005fac:	f7ff ff28 	bl	8005e00 <USB_FlushTxFifo>
 8005fb0:	4605      	mov	r5, r0
 8005fb2:	b100      	cbz	r0, 8005fb6 <USB_HostInit+0x3a>
  {
    ret = HAL_ERROR;
 8005fb4:	2501      	movs	r5, #1
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005fb6:	4620      	mov	r0, r4
 8005fb8:	f7ff ff4a 	bl	8005e50 <USB_FlushRxFifo>
 8005fbc:	b100      	cbz	r0, 8005fc0 <USB_HostInit+0x44>
  {
    ret = HAL_ERROR;
 8005fbe:	2501      	movs	r5, #1
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	e009      	b.n	8005fd8 <USB_HostInit+0x5c>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8005fc4:	eb04 1342 	add.w	r3, r4, r2, lsl #5
 8005fc8:	f04f 31ff 	mov.w	r1, #4294967295
 8005fcc:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    USBx_HC(i)->HCINTMSK = 0U;
 8005fd0:	2100      	movs	r1, #0
 8005fd2:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
  for (i = 0U; i < cfg.Host_channels; i++)
 8005fd6:	3201      	adds	r2, #1
 8005fd8:	9b06      	ldr	r3, [sp, #24]
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d8f2      	bhi.n	8005fc4 <USB_HostInit+0x48>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005fde:	2300      	movs	r3, #0
 8005fe0:	61a3      	str	r3, [r4, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8005fe2:	f04f 33ff 	mov.w	r3, #4294967295
 8005fe6:	6163      	str	r3, [r4, #20]

  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x80U;
 8005fe8:	2380      	movs	r3, #128	; 0x80
 8005fea:	6263      	str	r3, [r4, #36]	; 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8005fec:	f503 03c0 	add.w	r3, r3, #6291456	; 0x600000
 8005ff0:	62a3      	str	r3, [r4, #40]	; 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8005ff2:	4b08      	ldr	r3, [pc, #32]	; (8006014 <USB_HostInit+0x98>)
 8005ff4:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005ff8:	69a3      	ldr	r3, [r4, #24]
 8005ffa:	f043 0310 	orr.w	r3, r3, #16
 8005ffe:	61a3      	str	r3, [r4, #24]

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8006000:	69a2      	ldr	r2, [r4, #24]
 8006002:	4b05      	ldr	r3, [pc, #20]	; (8006018 <USB_HostInit+0x9c>)
 8006004:	4313      	orrs	r3, r2
 8006006:	61a3      	str	r3, [r4, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
}
 8006008:	4628      	mov	r0, r5
 800600a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800600e:	b004      	add	sp, #16
 8006010:	4770      	bx	lr
 8006012:	bf00      	nop
 8006014:	004000e0 	.word	0x004000e0
 8006018:	a3200008 	.word	0xa3200008

0800601c <USB_InitFSLSPClkSel>:
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800601c:	f500 6c80 	add.w	ip, r0, #1024	; 0x400
 8006020:	f8d0 3400 	ldr.w	r3, [r0, #1024]	; 0x400
 8006024:	f023 0303 	bic.w	r3, r3, #3
 8006028:	f8c0 3400 	str.w	r3, [r0, #1024]	; 0x400
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800602c:	f8d0 3400 	ldr.w	r3, [r0, #1024]	; 0x400
 8006030:	f001 0203 	and.w	r2, r1, #3
 8006034:	4313      	orrs	r3, r2
 8006036:	f8c0 3400 	str.w	r3, [r0, #1024]	; 0x400

  if (freq == HCFG_48_MHZ)
 800603a:	2901      	cmp	r1, #1
 800603c:	d003      	beq.n	8006046 <USB_InitFSLSPClkSel+0x2a>
  {
    USBx_HOST->HFIR = 48000U;
  }
  else if (freq == HCFG_6_MHZ)
 800603e:	2902      	cmp	r1, #2
 8006040:	d006      	beq.n	8006050 <USB_InitFSLSPClkSel+0x34>
  {
    /* ... */
  }

  return HAL_OK;
}
 8006042:	2000      	movs	r0, #0
 8006044:	4770      	bx	lr
    USBx_HOST->HFIR = 48000U;
 8006046:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800604a:	f8cc 3004 	str.w	r3, [ip, #4]
 800604e:	e7f8      	b.n	8006042 <USB_InitFSLSPClkSel+0x26>
    USBx_HOST->HFIR = 6000U;
 8006050:	f241 7370 	movw	r3, #6000	; 0x1770
 8006054:	f8cc 3004 	str.w	r3, [ip, #4]
 8006058:	e7f3      	b.n	8006042 <USB_InitFSLSPClkSel+0x26>

0800605a <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800605a:	b530      	push	{r4, r5, lr}
 800605c:	b083      	sub	sp, #12
 800605e:	4604      	mov	r4, r0
  uint32_t USBx_BASE = (uint32_t)USBx;

  __IO uint32_t hprt0 = 0U;
 8006060:	2500      	movs	r5, #0
 8006062:	9501      	str	r5, [sp, #4]

  hprt0 = USBx_HPRT0;
 8006064:	f8d0 3440 	ldr.w	r3, [r0, #1088]	; 0x440
 8006068:	9301      	str	r3, [sp, #4]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800606a:	9b01      	ldr	r3, [sp, #4]
 800606c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006070:	9301      	str	r3, [sp, #4]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8006072:	9b01      	ldr	r3, [sp, #4]
 8006074:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006078:	f8c0 3440 	str.w	r3, [r0, #1088]	; 0x440
  HAL_Delay(100U);                                 /* See Note #1 */
 800607c:	2064      	movs	r0, #100	; 0x64
 800607e:	f7fb fc7b 	bl	8001978 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8006082:	9b01      	ldr	r3, [sp, #4]
 8006084:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006088:	f8c4 3440 	str.w	r3, [r4, #1088]	; 0x440
  HAL_Delay(10U);
 800608c:	200a      	movs	r0, #10
 800608e:	f7fb fc73 	bl	8001978 <HAL_Delay>

  return HAL_OK;
}
 8006092:	4628      	mov	r0, r5
 8006094:	b003      	add	sp, #12
 8006096:	bd30      	pop	{r4, r5, pc}

08006098 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8006098:	b082      	sub	sp, #8
  uint32_t USBx_BASE = (uint32_t)USBx;
  __IO uint32_t hprt0 = 0U;
 800609a:	2300      	movs	r3, #0
 800609c:	9301      	str	r3, [sp, #4]

  hprt0 = USBx_HPRT0;
 800609e:	f8d0 3440 	ldr.w	r3, [r0, #1088]	; 0x440
 80060a2:	9301      	str	r3, [sp, #4]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80060a4:	9b01      	ldr	r3, [sp, #4]
 80060a6:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80060aa:	9301      	str	r3, [sp, #4]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80060ac:	9b01      	ldr	r3, [sp, #4]
 80060ae:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80060b2:	d101      	bne.n	80060b8 <USB_DriveVbus+0x20>
 80060b4:	2901      	cmp	r1, #1
 80060b6:	d00c      	beq.n	80060d2 <USB_DriveVbus+0x3a>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80060b8:	9b01      	ldr	r3, [sp, #4]
 80060ba:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80060be:	d005      	beq.n	80060cc <USB_DriveVbus+0x34>
 80060c0:	b921      	cbnz	r1, 80060cc <USB_DriveVbus+0x34>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80060c2:	9b01      	ldr	r3, [sp, #4]
 80060c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80060c8:	f8c0 3440 	str.w	r3, [r0, #1088]	; 0x440
  }
  return HAL_OK;
}
 80060cc:	2000      	movs	r0, #0
 80060ce:	b002      	add	sp, #8
 80060d0:	4770      	bx	lr
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80060d2:	9b01      	ldr	r3, [sp, #4]
 80060d4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80060d8:	f8c0 3440 	str.w	r3, [r0, #1088]	; 0x440
 80060dc:	e7ec      	b.n	80060b8 <USB_DriveVbus+0x20>

080060de <USB_GetHostSpeed>:
  *          This parameter can be one of these values:
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80060de:	b082      	sub	sp, #8
  uint32_t USBx_BASE = (uint32_t)USBx;
  __IO uint32_t hprt0 = 0U;
 80060e0:	2300      	movs	r3, #0
 80060e2:	9301      	str	r3, [sp, #4]

  hprt0 = USBx_HPRT0;
 80060e4:	f8d0 3440 	ldr.w	r3, [r0, #1088]	; 0x440
 80060e8:	9301      	str	r3, [sp, #4]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80060ea:	9801      	ldr	r0, [sp, #4]
}
 80060ec:	f3c0 4041 	ubfx	r0, r0, #17, #2
 80060f0:	b002      	add	sp, #8
 80060f2:	4770      	bx	lr

080060f4 <USB_GetCurrentFrame>:
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80060f4:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 80060f8:	6880      	ldr	r0, [r0, #8]
}
 80060fa:	b280      	uxth	r0, r0
 80060fc:	4770      	bx	lr

080060fe <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80060fe:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006102:	4691      	mov	r9, r2
 8006104:	461c      	mov	r4, r3
 8006106:	f89d 5024 	ldrb.w	r5, [sp, #36]	; 0x24
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800610a:	eb00 1641 	add.w	r6, r0, r1, lsl #5
 800610e:	f506 63a0 	add.w	r3, r6, #1280	; 0x500
 8006112:	f04f 32ff 	mov.w	r2, #4294967295
 8006116:	609a      	str	r2, [r3, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8006118:	2d03      	cmp	r5, #3
 800611a:	d86d      	bhi.n	80061f8 <USB_HC_Init+0xfa>
 800611c:	e8df f005 	tbb	[pc, r5]
 8006120:	50025e02 	.word	0x50025e02
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006124:	f240 429d 	movw	r2, #1181	; 0x49d
 8006128:	60da      	str	r2, [r3, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800612a:	f019 0f80 	tst.w	r9, #128	; 0x80
 800612e:	d141      	bne.n	80061b4 <USB_HC_Init+0xb6>
  HAL_StatusTypeDef ret = HAL_OK;
 8006130:	2700      	movs	r7, #0
      ret = HAL_ERROR;
      break;
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8006132:	68da      	ldr	r2, [r3, #12]
 8006134:	f042 0202 	orr.w	r2, r2, #2
 8006138:	60da      	str	r2, [r3, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800613a:	f8d0 3418 	ldr.w	r3, [r0, #1048]	; 0x418
 800613e:	f001 010f 	and.w	r1, r1, #15
 8006142:	2201      	movs	r2, #1
 8006144:	408a      	lsls	r2, r1
 8006146:	4313      	orrs	r3, r2
 8006148:	f8c0 3418 	str.w	r3, [r0, #1048]	; 0x418

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800614c:	6983      	ldr	r3, [r0, #24]
 800614e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006152:	6183      	str	r3, [r0, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8006154:	f019 0f80 	tst.w	r9, #128	; 0x80
 8006158:	d150      	bne.n	80061fc <USB_HC_Init+0xfe>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
  }
  else
  {
    HCcharEpDir = 0U;
 800615a:	f04f 0800 	mov.w	r8, #0
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800615e:	f7ff ffbe 	bl	80060de <USB_GetHostSpeed>

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8006162:	f89d 3020 	ldrb.w	r3, [sp, #32]
 8006166:	2b02      	cmp	r3, #2
 8006168:	d04b      	beq.n	8006202 <USB_HC_Init+0x104>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
  }
  else
  {
    HCcharLowSpeed = 0U;
 800616a:	2200      	movs	r2, #0
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800616c:	05a3      	lsls	r3, r4, #22
 800616e:	f003 53fe 	and.w	r3, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006172:	ea4f 29c9 	mov.w	r9, r9, lsl #11
 8006176:	f409 49f0 	and.w	r9, r9, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800617a:	ea43 0309 	orr.w	r3, r3, r9
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800617e:	04a9      	lsls	r1, r5, #18
 8006180:	f401 2140 	and.w	r1, r1, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006184:	430b      	orrs	r3, r1
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8006186:	f8bd 1028 	ldrh.w	r1, [sp, #40]	; 0x28
 800618a:	f3c1 010a 	ubfx	r1, r1, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800618e:	430b      	orrs	r3, r1
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8006190:	ea43 0308 	orr.w	r3, r3, r8
 8006194:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006196:	f8c6 3500 	str.w	r3, [r6, #1280]	; 0x500

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800619a:	2d03      	cmp	r5, #3
 800619c:	d001      	beq.n	80061a2 <USB_HC_Init+0xa4>
 800619e:	2d01      	cmp	r5, #1
 80061a0:	d105      	bne.n	80061ae <USB_HC_Init+0xb0>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80061a2:	f8d6 3500 	ldr.w	r3, [r6, #1280]	; 0x500
 80061a6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80061aa:	f8c6 3500 	str.w	r3, [r6, #1280]	; 0x500
  }

  return ret;
}
 80061ae:	4638      	mov	r0, r7
 80061b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80061b4:	68da      	ldr	r2, [r3, #12]
 80061b6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80061ba:	60da      	str	r2, [r3, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80061bc:	2700      	movs	r7, #0
 80061be:	e7b8      	b.n	8006132 <USB_HC_Init+0x34>
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80061c0:	f240 629d 	movw	r2, #1693	; 0x69d
 80061c4:	60da      	str	r2, [r3, #12]
      if ((epnum & 0x80U) == 0x80U)
 80061c6:	f019 0f80 	tst.w	r9, #128	; 0x80
 80061ca:	d101      	bne.n	80061d0 <USB_HC_Init+0xd2>
  HAL_StatusTypeDef ret = HAL_OK;
 80061cc:	2700      	movs	r7, #0
 80061ce:	e7b0      	b.n	8006132 <USB_HC_Init+0x34>
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80061d0:	68da      	ldr	r2, [r3, #12]
 80061d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80061d6:	60da      	str	r2, [r3, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80061d8:	2700      	movs	r7, #0
 80061da:	e7aa      	b.n	8006132 <USB_HC_Init+0x34>
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80061dc:	f240 2225 	movw	r2, #549	; 0x225
 80061e0:	60da      	str	r2, [r3, #12]
      if ((epnum & 0x80U) == 0x80U)
 80061e2:	f019 0f80 	tst.w	r9, #128	; 0x80
 80061e6:	d101      	bne.n	80061ec <USB_HC_Init+0xee>
  HAL_StatusTypeDef ret = HAL_OK;
 80061e8:	2700      	movs	r7, #0
 80061ea:	e7a2      	b.n	8006132 <USB_HC_Init+0x34>
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80061ec:	68da      	ldr	r2, [r3, #12]
 80061ee:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80061f2:	60da      	str	r2, [r3, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80061f4:	2700      	movs	r7, #0
 80061f6:	e79c      	b.n	8006132 <USB_HC_Init+0x34>
  switch (ep_type)
 80061f8:	2701      	movs	r7, #1
 80061fa:	e79a      	b.n	8006132 <USB_HC_Init+0x34>
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80061fc:	f44f 4800 	mov.w	r8, #32768	; 0x8000
 8006200:	e7ad      	b.n	800615e <USB_HC_Init+0x60>
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8006202:	2802      	cmp	r0, #2
 8006204:	d002      	beq.n	800620c <USB_HC_Init+0x10e>
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8006206:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800620a:	e7af      	b.n	800616c <USB_HC_Init+0x6e>
    HCcharLowSpeed = 0U;
 800620c:	2200      	movs	r2, #0
 800620e:	e7ad      	b.n	800616c <USB_HC_Init+0x6e>

08006210 <USB_HC_StartXfer>:
  * @param  USBx  Selected device
  * @param  hc  pointer to host channel structure
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc)
{
 8006210:	b510      	push	{r4, lr}
 8006212:	b082      	sub	sp, #8
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8006214:	784b      	ldrb	r3, [r1, #1]
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8006216:	694a      	ldr	r2, [r1, #20]
 8006218:	b182      	cbz	r2, 800623c <USB_HC_StartXfer+0x2c>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800621a:	890c      	ldrh	r4, [r1, #8]
 800621c:	eb02 0c04 	add.w	ip, r2, r4
 8006220:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006224:	fbbc fcf4 	udiv	ip, ip, r4
 8006228:	fa1f fc8c 	uxth.w	ip, ip

    if (num_packets > max_hc_pkt_count)
 800622c:	f5bc 7f80 	cmp.w	ip, #256	; 0x100
 8006230:	d906      	bls.n	8006240 <USB_HC_StartXfer+0x30>
    {
      num_packets = max_hc_pkt_count;
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006232:	0224      	lsls	r4, r4, #8
 8006234:	610c      	str	r4, [r1, #16]
      num_packets = max_hc_pkt_count;
 8006236:	f44f 7c80 	mov.w	ip, #256	; 0x100
 800623a:	e001      	b.n	8006240 <USB_HC_StartXfer+0x30>
    }
  }
  else
  {
    num_packets = 1U;
 800623c:	f04f 0c01 	mov.w	ip, #1

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8006240:	78cc      	ldrb	r4, [r1, #3]
 8006242:	2c00      	cmp	r4, #0
 8006244:	d04c      	beq.n	80062e0 <USB_HC_StartXfer+0xd0>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006246:	890a      	ldrh	r2, [r1, #8]
 8006248:	fb02 f20c 	mul.w	r2, r2, ip
 800624c:	610a      	str	r2, [r1, #16]
  {
    hc->XferSize = hc->xfer_len;
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800624e:	690a      	ldr	r2, [r1, #16]
 8006250:	f3c2 0212 	ubfx	r2, r2, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006254:	4c35      	ldr	r4, [pc, #212]	; (800632c <USB_HC_StartXfer+0x11c>)
 8006256:	ea04 4ccc 	and.w	ip, r4, ip, lsl #19
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800625a:	ea42 020c 	orr.w	r2, r2, ip
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800625e:	f891 c00a 	ldrb.w	ip, [r1, #10]
 8006262:	ea4f 7c4c 	mov.w	ip, ip, lsl #29
 8006266:	f00c 4cc0 	and.w	ip, ip, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800626a:	eb00 1343 	add.w	r3, r0, r3, lsl #5
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800626e:	ea42 020c 	orr.w	r2, r2, ip
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006272:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8006276:	f500 6480 	add.w	r4, r0, #1024	; 0x400
 800627a:	68a2      	ldr	r2, [r4, #8]
 800627c:	f012 0f01 	tst.w	r2, #1
 8006280:	bf0c      	ite	eq
 8006282:	f04f 0c01 	moveq.w	ip, #1
 8006286:	f04f 0c00 	movne.w	ip, #0
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800628a:	f8d3 2500 	ldr.w	r2, [r3, #1280]	; 0x500
 800628e:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8006292:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8006296:	f8d3 2500 	ldr.w	r2, [r3, #1280]	; 0x500
 800629a:	ea42 724c 	orr.w	r2, r2, ip, lsl #29
 800629e:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80062a2:	f8d3 2500 	ldr.w	r2, [r3, #1280]	; 0x500
 80062a6:	9201      	str	r2, [sp, #4]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80062a8:	9a01      	ldr	r2, [sp, #4]
 80062aa:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 80062ae:	9201      	str	r2, [sp, #4]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80062b0:	78ca      	ldrb	r2, [r1, #3]
 80062b2:	b1ba      	cbz	r2, 80062e4 <USB_HC_StartXfer+0xd4>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80062b4:	9a01      	ldr	r2, [sp, #4]
 80062b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80062ba:	9201      	str	r2, [sp, #4]
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80062bc:	9a01      	ldr	r2, [sp, #4]
 80062be:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80062c2:	9201      	str	r2, [sp, #4]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80062c4:	9a01      	ldr	r2, [sp, #4]
 80062c6:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 80062ca:	78cb      	ldrb	r3, [r1, #3]
 80062cc:	b9fb      	cbnz	r3, 800630e <USB_HC_StartXfer+0xfe>
 80062ce:	694b      	ldr	r3, [r1, #20]
 80062d0:	b1eb      	cbz	r3, 800630e <USB_HC_StartXfer+0xfe>
  {
    switch (hc->ep_type)
 80062d2:	79ca      	ldrb	r2, [r1, #7]
 80062d4:	2a03      	cmp	r2, #3
 80062d6:	d815      	bhi.n	8006304 <USB_HC_StartXfer+0xf4>
 80062d8:	e8df f002 	tbb	[pc, r2]
 80062dc:	1c091c09 	.word	0x1c091c09
    hc->XferSize = hc->xfer_len;
 80062e0:	610a      	str	r2, [r1, #16]
 80062e2:	e7b4      	b.n	800624e <USB_HC_StartXfer+0x3e>
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80062e4:	9a01      	ldr	r2, [sp, #4]
 80062e6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80062ea:	9201      	str	r2, [sp, #4]
 80062ec:	e7e6      	b.n	80062bc <USB_HC_StartXfer+0xac>
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80062ee:	3303      	adds	r3, #3

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80062f0:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 80062f2:	b292      	uxth	r2, r2
 80062f4:	f3c3 038f 	ubfx	r3, r3, #2, #16
 80062f8:	429a      	cmp	r2, r3
 80062fa:	d203      	bcs.n	8006304 <USB_HC_StartXfer+0xf4>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80062fc:	6983      	ldr	r3, [r0, #24]
 80062fe:	f043 0320 	orr.w	r3, r3, #32
 8006302:	6183      	str	r3, [r0, #24]
      default:
        break;
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len);
 8006304:	8a8b      	ldrh	r3, [r1, #20]
 8006306:	784a      	ldrb	r2, [r1, #1]
 8006308:	68c9      	ldr	r1, [r1, #12]
 800630a:	f7ff fdc7 	bl	8005e9c <USB_WritePacket>
  }

  return HAL_OK;
}
 800630e:	2000      	movs	r0, #0
 8006310:	b002      	add	sp, #8
 8006312:	bd10      	pop	{r4, pc}
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006314:	3303      	adds	r3, #3
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8006316:	6922      	ldr	r2, [r4, #16]
 8006318:	b292      	uxth	r2, r2
 800631a:	f3c3 038f 	ubfx	r3, r3, #2, #16
 800631e:	429a      	cmp	r2, r3
 8006320:	d2f0      	bcs.n	8006304 <USB_HC_StartXfer+0xf4>
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8006322:	6983      	ldr	r3, [r0, #24]
 8006324:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006328:	6183      	str	r3, [r0, #24]
 800632a:	e7eb      	b.n	8006304 <USB_HC_StartXfer+0xf4>
 800632c:	1ff80000 	.word	0x1ff80000

08006330 <USB_HC_ReadInterrupt>:
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8006330:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8006334:	6940      	ldr	r0, [r0, #20]
}
 8006336:	b280      	uxth	r0, r0
 8006338:	4770      	bx	lr

0800633a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800633a:	b410      	push	{r4}
 800633c:	b083      	sub	sp, #12
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t hcnum = (uint32_t)hc_num;
  __IO uint32_t count = 0U;
 800633e:	2300      	movs	r3, #0
 8006340:	9301      	str	r3, [sp, #4]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8006342:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 8006346:	f501 6ca0 	add.w	ip, r1, #1280	; 0x500
 800634a:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 800634e:	f3c3 4381 	ubfx	r3, r3, #18, #2
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8006352:	f8d1 2500 	ldr.w	r2, [r1, #1280]	; 0x500

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8006356:	6884      	ldr	r4, [r0, #8]
 8006358:	f014 0f20 	tst.w	r4, #32
 800635c:	d002      	beq.n	8006364 <USB_HC_Halt+0x2a>
 800635e:	0fd2      	lsrs	r2, r2, #31
 8006360:	2a00      	cmp	r2, #0
 8006362:	d051      	beq.n	8006408 <USB_HC_Halt+0xce>
  {
    return HAL_OK;
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8006364:	b323      	cbz	r3, 80063b0 <USB_HC_Halt+0x76>
 8006366:	2b02      	cmp	r3, #2
 8006368:	d022      	beq.n	80063b0 <USB_HC_Halt+0x76>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800636a:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 800636e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006372:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8006376:	f8d0 3410 	ldr.w	r3, [r0, #1040]	; 0x410
 800637a:	f413 0f7f 	tst.w	r3, #16711680	; 0xff0000
 800637e:	d148      	bne.n	8006412 <USB_HC_Halt+0xd8>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006380:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 8006384:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006388:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800638c:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 8006390:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006394:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
      do
      {
        count++;
 8006398:	9b01      	ldr	r3, [sp, #4]
 800639a:	3301      	adds	r3, #1
 800639c:	9301      	str	r3, [sp, #4]

        if (count > 1000U)
 800639e:	9b01      	ldr	r3, [sp, #4]
 80063a0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80063a4:	d830      	bhi.n	8006408 <USB_HC_Halt+0xce>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80063a6:	f8dc 3000 	ldr.w	r3, [ip]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	dbf4      	blt.n	8006398 <USB_HC_Halt+0x5e>
 80063ae:	e02b      	b.n	8006408 <USB_HC_Halt+0xce>
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80063b0:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 80063b4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80063b8:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80063bc:	6883      	ldr	r3, [r0, #8]
 80063be:	f013 0f20 	tst.w	r3, #32
 80063c2:	d121      	bne.n	8006408 <USB_HC_Halt+0xce>
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80063c4:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80063c6:	f413 0f7f 	tst.w	r3, #16711680	; 0xff0000
 80063ca:	d117      	bne.n	80063fc <USB_HC_Halt+0xc2>
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80063cc:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 80063d0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80063d4:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80063d8:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 80063dc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80063e0:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
          count++;
 80063e4:	9b01      	ldr	r3, [sp, #4]
 80063e6:	3301      	adds	r3, #1
 80063e8:	9301      	str	r3, [sp, #4]
          if (count > 1000U)
 80063ea:	9b01      	ldr	r3, [sp, #4]
 80063ec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80063f0:	d80a      	bhi.n	8006408 <USB_HC_Halt+0xce>
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80063f2:	f8dc 3000 	ldr.w	r3, [ip]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	dbf4      	blt.n	80063e4 <USB_HC_Halt+0xaa>
 80063fa:	e005      	b.n	8006408 <USB_HC_Halt+0xce>
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80063fc:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 8006400:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006404:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
    }
  }

  return HAL_OK;
}
 8006408:	2000      	movs	r0, #0
 800640a:	b003      	add	sp, #12
 800640c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006410:	4770      	bx	lr
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006412:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 8006416:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800641a:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
 800641e:	e7f3      	b.n	8006408 <USB_HC_Halt+0xce>

08006420 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8006420:	b530      	push	{r4, r5, lr}
 8006422:	b083      	sub	sp, #12
 8006424:	4604      	mov	r4, r0
  HAL_StatusTypeDef ret = HAL_OK;
  uint32_t USBx_BASE = (uint32_t)USBx;
  __IO uint32_t count = 0U;
 8006426:	2300      	movs	r3, #0
 8006428:	9301      	str	r3, [sp, #4]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800642a:	f7ff fce3 	bl	8005df4 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800642e:	2110      	movs	r1, #16
 8006430:	4620      	mov	r0, r4
 8006432:	f7ff fce5 	bl	8005e00 <USB_FlushTxFifo>
 8006436:	4605      	mov	r5, r0
 8006438:	b100      	cbz	r0, 800643c <USB_StopHost+0x1c>
  {
    ret = HAL_ERROR;
 800643a:	2501      	movs	r5, #1
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800643c:	4620      	mov	r0, r4
 800643e:	f7ff fd07 	bl	8005e50 <USB_FlushRxFifo>
 8006442:	b100      	cbz	r0, 8006446 <USB_StopHost+0x26>
  {
    ret = HAL_ERROR;
 8006444:	2501      	movs	r5, #1
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8006446:	2200      	movs	r2, #0
 8006448:	e00a      	b.n	8006460 <USB_StopHost+0x40>
  {
    value = USBx_HC(i)->HCCHAR;
 800644a:	eb04 1142 	add.w	r1, r4, r2, lsl #5
 800644e:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
    value |=  USB_OTG_HCCHAR_CHDIS;
    value &= ~USB_OTG_HCCHAR_CHENA;
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006452:	f023 2380 	bic.w	r3, r3, #2147516416	; 0x80008000
 8006456:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
    USBx_HC(i)->HCCHAR = value;
 800645a:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
  for (i = 0U; i <= 15U; i++)
 800645e:	3201      	adds	r2, #1
 8006460:	2a0f      	cmp	r2, #15
 8006462:	d9f2      	bls.n	800644a <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8006464:	2100      	movs	r1, #0
 8006466:	e000      	b.n	800646a <USB_StopHost+0x4a>
 8006468:	3101      	adds	r1, #1
 800646a:	290f      	cmp	r1, #15
 800646c:	d816      	bhi.n	800649c <USB_StopHost+0x7c>
  {
    value = USBx_HC(i)->HCCHAR;
 800646e:	eb04 1041 	add.w	r0, r4, r1, lsl #5
 8006472:	f500 62a0 	add.w	r2, r0, #1280	; 0x500
 8006476:	f8d0 3500 	ldr.w	r3, [r0, #1280]	; 0x500
    value |= USB_OTG_HCCHAR_CHDIS;
    value |= USB_OTG_HCCHAR_CHENA;
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800647a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800647e:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
    USBx_HC(i)->HCCHAR = value;
 8006482:	f8c0 3500 	str.w	r3, [r0, #1280]	; 0x500

    do
    {
      count++;
 8006486:	9b01      	ldr	r3, [sp, #4]
 8006488:	3301      	adds	r3, #1
 800648a:	9301      	str	r3, [sp, #4]

      if (count > 1000U)
 800648c:	9b01      	ldr	r3, [sp, #4]
 800648e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006492:	d8e9      	bhi.n	8006468 <USB_StopHost+0x48>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006494:	6813      	ldr	r3, [r2, #0]
 8006496:	2b00      	cmp	r3, #0
 8006498:	dbf5      	blt.n	8006486 <USB_StopHost+0x66>
 800649a:	e7e5      	b.n	8006468 <USB_StopHost+0x48>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800649c:	f04f 33ff 	mov.w	r3, #4294967295
 80064a0:	f8c4 3414 	str.w	r3, [r4, #1044]	; 0x414
  USBx->GINTSTS = 0xFFFFFFFFU;
 80064a4:	6163      	str	r3, [r4, #20]

  (void)USB_EnableGlobalInt(USBx);
 80064a6:	4620      	mov	r0, r4
 80064a8:	f7ff fc9e 	bl	8005de8 <USB_EnableGlobalInt>

  return ret;
}
 80064ac:	4628      	mov	r0, r5
 80064ae:	b003      	add	sp, #12
 80064b0:	bd30      	pop	{r4, r5, pc}
	...

080064b4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80064b4:	b508      	push	{r3, lr}
  /*## FatFS: Link the USBH driver ###########################*/
  retUSBH = FATFS_LinkDriver(&USBH_Driver, USBHPath);
 80064b6:	4903      	ldr	r1, [pc, #12]	; (80064c4 <MX_FATFS_Init+0x10>)
 80064b8:	4803      	ldr	r0, [pc, #12]	; (80064c8 <MX_FATFS_Init+0x14>)
 80064ba:	f001 ff35 	bl	8008328 <FATFS_LinkDriver>
 80064be:	4b03      	ldr	r3, [pc, #12]	; (80064cc <MX_FATFS_Init+0x18>)
 80064c0:	7018      	strb	r0, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80064c2:	bd08      	pop	{r3, pc}
 80064c4:	20001824 	.word	0x20001824
 80064c8:	080097bc 	.word	0x080097bc
 80064cc:	20001828 	.word	0x20001828

080064d0 <USBH_initialize>:
DSTATUS USBH_initialize(BYTE lun)
{
  /* CAUTION : USB Host library has to be initialized in the application */

  return RES_OK;
}
 80064d0:	2000      	movs	r0, #0
 80064d2:	4770      	bx	lr

080064d4 <USBH_status>:
  * @brief  Gets Disk Status
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_status(BYTE lun)
{
 80064d4:	b508      	push	{r3, lr}
 80064d6:	4601      	mov	r1, r0
  DRESULT res = RES_ERROR;

  if(USBH_MSC_UnitIsReady(&hUSB_Host, lun))
 80064d8:	4803      	ldr	r0, [pc, #12]	; (80064e8 <USBH_status+0x14>)
 80064da:	f000 fb7e 	bl	8006bda <USBH_MSC_UnitIsReady>
 80064de:	b108      	cbz	r0, 80064e4 <USBH_status+0x10>
  {
    res = RES_OK;
 80064e0:	2000      	movs	r0, #0
  {
    res = RES_ERROR;
  }

  return res;
}
 80064e2:	bd08      	pop	{r3, pc}
    res = RES_ERROR;
 80064e4:	2001      	movs	r0, #1
 80064e6:	e7fc      	b.n	80064e2 <USBH_status+0xe>
 80064e8:	20001858 	.word	0x20001858

080064ec <USBH_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT USBH_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 80064ec:	b510      	push	{r4, lr}
 80064ee:	b090      	sub	sp, #64	; 0x40
 80064f0:	4604      	mov	r4, r0
  DRESULT res = RES_ERROR;
  MSC_LUNTypeDef info;

  if(USBH_MSC_Read(&hUSB_Host, lun, sector, buff, count) == USBH_OK)
 80064f2:	9300      	str	r3, [sp, #0]
 80064f4:	460b      	mov	r3, r1
 80064f6:	4601      	mov	r1, r0
 80064f8:	480d      	ldr	r0, [pc, #52]	; (8006530 <USBH_read+0x44>)
 80064fa:	f000 fba6 	bl	8006c4a <USBH_MSC_Read>
 80064fe:	b908      	cbnz	r0, 8006504 <USBH_read+0x18>
      break;
    }
  }

  return res;
}
 8006500:	b010      	add	sp, #64	; 0x40
 8006502:	bd10      	pop	{r4, pc}
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 8006504:	aa03      	add	r2, sp, #12
 8006506:	4621      	mov	r1, r4
 8006508:	4809      	ldr	r0, [pc, #36]	; (8006530 <USBH_read+0x44>)
 800650a:	f000 fb79 	bl	8006c00 <USBH_MSC_GetLUNInfo>
    switch (info.sense.asc)
 800650e:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8006512:	2b28      	cmp	r3, #40	; 0x28
 8006514:	d007      	beq.n	8006526 <USBH_read+0x3a>
 8006516:	2b3a      	cmp	r3, #58	; 0x3a
 8006518:	d007      	beq.n	800652a <USBH_read+0x3e>
 800651a:	2b04      	cmp	r3, #4
 800651c:	d001      	beq.n	8006522 <USBH_read+0x36>
      res = RES_ERROR;
 800651e:	2001      	movs	r0, #1
 8006520:	e7ee      	b.n	8006500 <USBH_read+0x14>
    switch (info.sense.asc)
 8006522:	2003      	movs	r0, #3
 8006524:	e7ec      	b.n	8006500 <USBH_read+0x14>
 8006526:	2003      	movs	r0, #3
 8006528:	e7ea      	b.n	8006500 <USBH_read+0x14>
 800652a:	2003      	movs	r0, #3
 800652c:	e7e8      	b.n	8006500 <USBH_read+0x14>
 800652e:	bf00      	nop
 8006530:	20001858 	.word	0x20001858

08006534 <USBH_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USBH_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8006534:	b530      	push	{r4, r5, lr}
 8006536:	b08f      	sub	sp, #60	; 0x3c
 8006538:	460c      	mov	r4, r1
 800653a:	4615      	mov	r5, r2
  DRESULT res = RES_ERROR;
  MSC_LUNTypeDef info;

  switch (cmd)
 800653c:	2903      	cmp	r1, #3
 800653e:	d824      	bhi.n	800658a <USBH_ioctl+0x56>
 8006540:	e8df f001 	tbb	[pc, r1]
 8006544:	180e0502 	.word	0x180e0502
 8006548:	4608      	mov	r0, r1
  default:
    res = RES_PARERR;
  }

  return res;
}
 800654a:	b00f      	add	sp, #60	; 0x3c
 800654c:	bd30      	pop	{r4, r5, pc}
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800654e:	aa01      	add	r2, sp, #4
 8006550:	4601      	mov	r1, r0
 8006552:	4812      	ldr	r0, [pc, #72]	; (800659c <USBH_ioctl+0x68>)
 8006554:	f000 fb54 	bl	8006c00 <USBH_MSC_GetLUNInfo>
 8006558:	b9c8      	cbnz	r0, 800658e <USBH_ioctl+0x5a>
      *(DWORD*)buff = info.capacity.block_nbr;
 800655a:	9b02      	ldr	r3, [sp, #8]
 800655c:	602b      	str	r3, [r5, #0]
      res = RES_OK;
 800655e:	e7f4      	b.n	800654a <USBH_ioctl+0x16>
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 8006560:	aa01      	add	r2, sp, #4
 8006562:	4601      	mov	r1, r0
 8006564:	480d      	ldr	r0, [pc, #52]	; (800659c <USBH_ioctl+0x68>)
 8006566:	f000 fb4b 	bl	8006c00 <USBH_MSC_GetLUNInfo>
 800656a:	b990      	cbnz	r0, 8006592 <USBH_ioctl+0x5e>
      *(DWORD*)buff = info.capacity.block_size;
 800656c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8006570:	602b      	str	r3, [r5, #0]
      res = RES_OK;
 8006572:	e7ea      	b.n	800654a <USBH_ioctl+0x16>
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 8006574:	aa01      	add	r2, sp, #4
 8006576:	4601      	mov	r1, r0
 8006578:	4808      	ldr	r0, [pc, #32]	; (800659c <USBH_ioctl+0x68>)
 800657a:	f000 fb41 	bl	8006c00 <USBH_MSC_GetLUNInfo>
 800657e:	b950      	cbnz	r0, 8006596 <USBH_ioctl+0x62>
      *(DWORD*)buff = info.capacity.block_size / USB_DEFAULT_BLOCK_SIZE;
 8006580:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8006584:	0a5b      	lsrs	r3, r3, #9
 8006586:	602b      	str	r3, [r5, #0]
      res = RES_OK;
 8006588:	e7df      	b.n	800654a <USBH_ioctl+0x16>
    res = RES_PARERR;
 800658a:	2004      	movs	r0, #4
 800658c:	e7dd      	b.n	800654a <USBH_ioctl+0x16>
      res = RES_ERROR;
 800658e:	4620      	mov	r0, r4
 8006590:	e7db      	b.n	800654a <USBH_ioctl+0x16>
      res = RES_ERROR;
 8006592:	2001      	movs	r0, #1
 8006594:	e7d9      	b.n	800654a <USBH_ioctl+0x16>
      res = RES_ERROR;
 8006596:	2001      	movs	r0, #1
 8006598:	e7d7      	b.n	800654a <USBH_ioctl+0x16>
 800659a:	bf00      	nop
 800659c:	20001858 	.word	0x20001858

080065a0 <USBH_write>:
{
 80065a0:	b510      	push	{r4, lr}
 80065a2:	b090      	sub	sp, #64	; 0x40
 80065a4:	4604      	mov	r4, r0
  if(USBH_MSC_Write(&hUSB_Host, lun, sector, (BYTE *)buff, count) == USBH_OK)
 80065a6:	9300      	str	r3, [sp, #0]
 80065a8:	460b      	mov	r3, r1
 80065aa:	4601      	mov	r1, r0
 80065ac:	4810      	ldr	r0, [pc, #64]	; (80065f0 <USBH_write+0x50>)
 80065ae:	f000 fb97 	bl	8006ce0 <USBH_MSC_Write>
 80065b2:	b908      	cbnz	r0, 80065b8 <USBH_write+0x18>
}
 80065b4:	b010      	add	sp, #64	; 0x40
 80065b6:	bd10      	pop	{r4, pc}
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 80065b8:	aa03      	add	r2, sp, #12
 80065ba:	4621      	mov	r1, r4
 80065bc:	480c      	ldr	r0, [pc, #48]	; (80065f0 <USBH_write+0x50>)
 80065be:	f000 fb1f 	bl	8006c00 <USBH_MSC_GetLUNInfo>
    switch (info.sense.asc)
 80065c2:	f89d 3019 	ldrb.w	r3, [sp, #25]
 80065c6:	2b27      	cmp	r3, #39	; 0x27
 80065c8:	d00c      	beq.n	80065e4 <USBH_write+0x44>
 80065ca:	d905      	bls.n	80065d8 <USBH_write+0x38>
 80065cc:	2b28      	cmp	r3, #40	; 0x28
 80065ce:	d00b      	beq.n	80065e8 <USBH_write+0x48>
 80065d0:	2b3a      	cmp	r3, #58	; 0x3a
 80065d2:	d10b      	bne.n	80065ec <USBH_write+0x4c>
      res = RES_NOTRDY;
 80065d4:	2003      	movs	r0, #3
 80065d6:	e7ed      	b.n	80065b4 <USBH_write+0x14>
    switch (info.sense.asc)
 80065d8:	2b04      	cmp	r3, #4
 80065da:	d001      	beq.n	80065e0 <USBH_write+0x40>
      res = RES_ERROR;
 80065dc:	2001      	movs	r0, #1
 80065de:	e7e9      	b.n	80065b4 <USBH_write+0x14>
      res = RES_NOTRDY;
 80065e0:	2003      	movs	r0, #3
 80065e2:	e7e7      	b.n	80065b4 <USBH_write+0x14>
    switch (info.sense.asc)
 80065e4:	2002      	movs	r0, #2
 80065e6:	e7e5      	b.n	80065b4 <USBH_write+0x14>
      res = RES_NOTRDY;
 80065e8:	2003      	movs	r0, #3
 80065ea:	e7e3      	b.n	80065b4 <USBH_write+0x14>
      res = RES_ERROR;
 80065ec:	2001      	movs	r0, #1
 80065ee:	e7e1      	b.n	80065b4 <USBH_write+0x14>
 80065f0:	20001858 	.word	0x20001858

080065f4 <Prep_Queue>:
#include <stdlib.h>
#include <stdio.h>

void Prep_Queue(Queue * que)
{
	que->Head = NULL;
 80065f4:	2300      	movs	r3, #0
 80065f6:	6003      	str	r3, [r0, #0]
	que->Tail = NULL;
 80065f8:	6043      	str	r3, [r0, #4]
	que->Size = 0;
 80065fa:	6083      	str	r3, [r0, #8]
}
 80065fc:	4770      	bx	lr
	...

08006600 <Enqueue>:

uint8_t Enqueue(Queue * que, void * data)
{
 8006600:	b538      	push	{r3, r4, r5, lr}
 8006602:	4604      	mov	r4, r0
 8006604:	460d      	mov	r5, r1
	Node * node = (Node *)malloc(sizeof(Node));
 8006606:	2008      	movs	r0, #8
 8006608:	f002 f88e 	bl	8008728 <malloc>

	if(node != NULL)
 800660c:	b178      	cbz	r0, 800662e <Enqueue+0x2e>
	{
		node->Next = NULL;
 800660e:	2200      	movs	r2, #0
 8006610:	6042      	str	r2, [r0, #4]
		node->Data = data;
 8006612:	6005      	str	r5, [r0, #0]

		if(que->Size == 0)
 8006614:	68a2      	ldr	r2, [r4, #8]
 8006616:	b932      	cbnz	r2, 8006626 <Enqueue+0x26>
		{
			que->Head = node;
 8006618:	6020      	str	r0, [r4, #0]
			que->Tail = node;
 800661a:	6060      	str	r0, [r4, #4]
		{
			que->Tail->Next = (Node *)node;
			que->Tail = node;
		}

		que->Size++;
 800661c:	68a3      	ldr	r3, [r4, #8]
 800661e:	3301      	adds	r3, #1
 8006620:	60a3      	str	r3, [r4, #8]
		return 1;
 8006622:	2001      	movs	r0, #1
	else
	{
		printf("Enqueue malloc error\r\n");
		return 0;
	}
}
 8006624:	bd38      	pop	{r3, r4, r5, pc}
			que->Tail->Next = (Node *)node;
 8006626:	6862      	ldr	r2, [r4, #4]
 8006628:	6050      	str	r0, [r2, #4]
			que->Tail = node;
 800662a:	6060      	str	r0, [r4, #4]
 800662c:	e7f6      	b.n	800661c <Enqueue+0x1c>
		printf("Enqueue malloc error\r\n");
 800662e:	4802      	ldr	r0, [pc, #8]	; (8006638 <Enqueue+0x38>)
 8006630:	f002 fb14 	bl	8008c5c <puts>
		return 0;
 8006634:	2000      	movs	r0, #0
 8006636:	e7f5      	b.n	8006624 <Enqueue+0x24>
 8006638:	080097d0 	.word	0x080097d0

0800663c <Queue_Peek>:
		return NULL;
}

void * Queue_Peek(Queue * que, uint32_t index)
{
	if(index < que->Size)
 800663c:	6883      	ldr	r3, [r0, #8]
 800663e:	428b      	cmp	r3, r1
 8006640:	d908      	bls.n	8006654 <Queue_Peek+0x18>
	{
		Node * travler = que->Head;
 8006642:	6802      	ldr	r2, [r0, #0]
		uint32_t counter = 0;
 8006644:	2300      	movs	r3, #0
		for(; counter < index; counter++)
 8006646:	e001      	b.n	800664c <Queue_Peek+0x10>
			travler = (Node *)travler->Next;
 8006648:	6852      	ldr	r2, [r2, #4]
		for(; counter < index; counter++)
 800664a:	3301      	adds	r3, #1
 800664c:	428b      	cmp	r3, r1
 800664e:	d3fb      	bcc.n	8006648 <Queue_Peek+0xc>

		return travler->Data;
 8006650:	6810      	ldr	r0, [r2, #0]
 8006652:	4770      	bx	lr
	}
	else
		return NULL;
 8006654:	2000      	movs	r0, #0
}
 8006656:	4770      	bx	lr

08006658 <USBH_MSC_SOFProcess>:
{
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
}
 8006658:	2000      	movs	r0, #0
 800665a:	4770      	bx	lr

0800665c <USBH_MSC_Process>:
{
 800665c:	b570      	push	{r4, r5, r6, lr}
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800665e:	f8d0 337c 	ldr.w	r3, [r0, #892]	; 0x37c
 8006662:	69de      	ldr	r6, [r3, #28]
  switch (MSC_Handle->state)
 8006664:	7b33      	ldrb	r3, [r6, #12]
 8006666:	b123      	cbz	r3, 8006672 <USBH_MSC_Process+0x16>
 8006668:	2b01      	cmp	r3, #1
 800666a:	f040 8145 	bne.w	80068f8 <USBH_MSC_Process+0x29c>
      error = USBH_OK;
 800666e:	2000      	movs	r0, #0
}
 8006670:	bd70      	pop	{r4, r5, r6, pc}
 8006672:	4604      	mov	r4, r0
      if (MSC_Handle->current_lun < MSC_Handle->max_lun)
 8006674:	f8b6 10f8 	ldrh.w	r1, [r6, #248]	; 0xf8
 8006678:	7833      	ldrb	r3, [r6, #0]
 800667a:	4299      	cmp	r1, r3
 800667c:	f080 8131 	bcs.w	80068e2 <USBH_MSC_Process+0x286>
        MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 8006680:	2334      	movs	r3, #52	; 0x34
 8006682:	fb03 6301 	mla	r3, r3, r1, r6
 8006686:	2201      	movs	r2, #1
 8006688:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
        switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 800668c:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8006690:	2b08      	cmp	r3, #8
 8006692:	f200 8133 	bhi.w	80068fc <USBH_MSC_Process+0x2a0>
 8006696:	e8df f013 	tbh	[pc, r3, lsl #1]
 800669a:	0009      	.short	0x0009
 800669c:	00440131 	.word	0x00440131
 80066a0:	0015009e 	.word	0x0015009e
 80066a4:	013100d3 	.word	0x013100d3
 80066a8:	011f0131 	.word	0x011f0131
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 80066ac:	2334      	movs	r3, #52	; 0x34
 80066ae:	fb03 6301 	mla	r3, r3, r1, r6
 80066b2:	2204      	movs	r2, #4
 80066b4:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
            MSC_Handle->timer = phost->Timer;
 80066b8:	f8d0 33c4 	ldr.w	r3, [r0, #964]	; 0x3c4
 80066bc:	f8c6 30fc 	str.w	r3, [r6, #252]	; 0xfc
  USBH_StatusTypeDef error = USBH_BUSY;
 80066c0:	2001      	movs	r0, #1
            break;
 80066c2:	e7d5      	b.n	8006670 <USBH_MSC_Process+0x14>
            scsi_status = USBH_MSC_SCSI_Inquiry(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 80066c4:	2234      	movs	r2, #52	; 0x34
 80066c6:	fb01 f202 	mul.w	r2, r1, r2
 80066ca:	3298      	adds	r2, #152	; 0x98
 80066cc:	4432      	add	r2, r6
 80066ce:	3207      	adds	r2, #7
 80066d0:	b2c9      	uxtb	r1, r1
 80066d2:	f000 fd4c 	bl	800716e <USBH_MSC_SCSI_Inquiry>
            if (scsi_status == USBH_OK)
 80066d6:	4603      	mov	r3, r0
 80066d8:	b938      	cbnz	r0, 80066ea <USBH_MSC_Process+0x8e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 80066da:	f8b6 20f8 	ldrh.w	r2, [r6, #248]	; 0xf8
 80066de:	2134      	movs	r1, #52	; 0x34
 80066e0:	fb01 6202 	mla	r2, r1, r2, r6
 80066e4:	2102      	movs	r1, #2
 80066e6:	f882 1090 	strb.w	r1, [r2, #144]	; 0x90
            if (scsi_status == USBH_FAIL)
 80066ea:	2b02      	cmp	r3, #2
 80066ec:	d003      	beq.n	80066f6 <USBH_MSC_Process+0x9a>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 80066ee:	2b04      	cmp	r3, #4
 80066f0:	d00b      	beq.n	800670a <USBH_MSC_Process+0xae>
  USBH_StatusTypeDef error = USBH_BUSY;
 80066f2:	2001      	movs	r0, #1
 80066f4:	e7bc      	b.n	8006670 <USBH_MSC_Process+0x14>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 80066f6:	f8b6 30f8 	ldrh.w	r3, [r6, #248]	; 0xf8
 80066fa:	2234      	movs	r2, #52	; 0x34
 80066fc:	fb02 6303 	mla	r3, r2, r3, r6
 8006700:	2205      	movs	r2, #5
 8006702:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
  USBH_StatusTypeDef error = USBH_BUSY;
 8006706:	2001      	movs	r0, #1
 8006708:	e7b2      	b.n	8006670 <USBH_MSC_Process+0x14>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800670a:	f8b6 30f8 	ldrh.w	r3, [r6, #248]	; 0xf8
 800670e:	2234      	movs	r2, #52	; 0x34
 8006710:	fb02 6303 	mla	r3, r2, r3, r6
 8006714:	2001      	movs	r0, #1
 8006716:	f883 0090 	strb.w	r0, [r3, #144]	; 0x90
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800671a:	2202      	movs	r2, #2
 800671c:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
 8006720:	e7a6      	b.n	8006670 <USBH_MSC_Process+0x14>
            ready_status = USBH_MSC_SCSI_TestUnitReady(phost, (uint8_t)MSC_Handle->current_lun);
 8006722:	b2c9      	uxtb	r1, r1
 8006724:	f000 fcb5 	bl	8007092 <USBH_MSC_SCSI_TestUnitReady>
            if (ready_status == USBH_OK)
 8006728:	4602      	mov	r2, r0
 800672a:	b9c0      	cbnz	r0, 800675e <USBH_MSC_Process+0x102>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 800672c:	f8b6 30f8 	ldrh.w	r3, [r6, #248]	; 0xf8
 8006730:	2134      	movs	r1, #52	; 0x34
 8006732:	fb01 6103 	mla	r1, r1, r3, r6
 8006736:	f891 1092 	ldrb.w	r1, [r1, #146]	; 0x92
 800673a:	b1b1      	cbz	r1, 800676a <USBH_MSC_Process+0x10e>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800673c:	2134      	movs	r1, #52	; 0x34
 800673e:	fb01 6103 	mla	r1, r1, r3, r6
 8006742:	2001      	movs	r0, #1
 8006744:	f881 00c1 	strb.w	r0, [r1, #193]	; 0xc1
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 8006748:	2134      	movs	r1, #52	; 0x34
 800674a:	fb01 6303 	mla	r3, r1, r3, r6
 800674e:	2103      	movs	r1, #3
 8006750:	f883 1090 	strb.w	r1, [r3, #144]	; 0x90
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 8006754:	2100      	movs	r1, #0
 8006756:	f883 1091 	strb.w	r1, [r3, #145]	; 0x91
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 800675a:	f883 1092 	strb.w	r1, [r3, #146]	; 0x92
            if (ready_status == USBH_FAIL)
 800675e:	2a02      	cmp	r2, #2
 8006760:	d00a      	beq.n	8006778 <USBH_MSC_Process+0x11c>
              if (ready_status == USBH_UNRECOVERED_ERROR)
 8006762:	2a04      	cmp	r2, #4
 8006764:	d02b      	beq.n	80067be <USBH_MSC_Process+0x162>
  USBH_StatusTypeDef error = USBH_BUSY;
 8006766:	2001      	movs	r0, #1
 8006768:	e782      	b.n	8006670 <USBH_MSC_Process+0x14>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800676a:	2134      	movs	r1, #52	; 0x34
 800676c:	fb01 6103 	mla	r1, r1, r3, r6
 8006770:	2000      	movs	r0, #0
 8006772:	f881 00c1 	strb.w	r0, [r1, #193]	; 0xc1
 8006776:	e7e7      	b.n	8006748 <USBH_MSC_Process+0xec>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 8006778:	f8b6 30f8 	ldrh.w	r3, [r6, #248]	; 0xf8
 800677c:	2234      	movs	r2, #52	; 0x34
 800677e:	fb02 6203 	mla	r2, r2, r3, r6
 8006782:	f892 2092 	ldrb.w	r2, [r2, #146]	; 0x92
 8006786:	2a02      	cmp	r2, #2
 8006788:	d012      	beq.n	80067b0 <USBH_MSC_Process+0x154>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800678a:	2234      	movs	r2, #52	; 0x34
 800678c:	fb02 6203 	mla	r2, r2, r3, r6
 8006790:	2101      	movs	r1, #1
 8006792:	f882 10c1 	strb.w	r1, [r2, #193]	; 0xc1
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8006796:	2234      	movs	r2, #52	; 0x34
 8006798:	fb02 6303 	mla	r3, r2, r3, r6
 800679c:	2205      	movs	r2, #5
 800679e:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 80067a2:	2001      	movs	r0, #1
 80067a4:	f883 0091 	strb.w	r0, [r3, #145]	; 0x91
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 80067a8:	2202      	movs	r2, #2
 80067aa:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
 80067ae:	e75f      	b.n	8006670 <USBH_MSC_Process+0x14>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 80067b0:	2234      	movs	r2, #52	; 0x34
 80067b2:	fb02 6203 	mla	r2, r2, r3, r6
 80067b6:	2100      	movs	r1, #0
 80067b8:	f882 10c1 	strb.w	r1, [r2, #193]	; 0xc1
 80067bc:	e7eb      	b.n	8006796 <USBH_MSC_Process+0x13a>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 80067be:	f8b6 30f8 	ldrh.w	r3, [r6, #248]	; 0xf8
 80067c2:	2234      	movs	r2, #52	; 0x34
 80067c4:	fb02 6303 	mla	r3, r2, r3, r6
 80067c8:	2001      	movs	r0, #1
 80067ca:	f883 0090 	strb.w	r0, [r3, #144]	; 0x90
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 80067ce:	2202      	movs	r2, #2
 80067d0:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
 80067d4:	e74c      	b.n	8006670 <USBH_MSC_Process+0x14>
            scsi_status = USBH_MSC_SCSI_ReadCapacity(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity) ;
 80067d6:	2234      	movs	r2, #52	; 0x34
 80067d8:	fb01 f202 	mul.w	r2, r1, r2
 80067dc:	3290      	adds	r2, #144	; 0x90
 80067de:	4432      	add	r2, r6
 80067e0:	3204      	adds	r2, #4
 80067e2:	b2c9      	uxtb	r1, r1
 80067e4:	f000 fc7c 	bl	80070e0 <USBH_MSC_SCSI_ReadCapacity>
            if (scsi_status == USBH_OK)
 80067e8:	b970      	cbnz	r0, 8006808 <USBH_MSC_Process+0x1ac>
              if (MSC_Handle->unit[MSC_Handle->current_lun].state_changed == 1U)
 80067ea:	f8b6 30f8 	ldrh.w	r3, [r6, #248]	; 0xf8
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 80067ee:	2234      	movs	r2, #52	; 0x34
 80067f0:	fb02 6203 	mla	r2, r2, r3, r6
 80067f4:	2001      	movs	r0, #1
 80067f6:	f882 0090 	strb.w	r0, [r2, #144]	; 0x90
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 80067fa:	2100      	movs	r1, #0
 80067fc:	f882 1091 	strb.w	r1, [r2, #145]	; 0x91
              MSC_Handle->current_lun++;
 8006800:	4403      	add	r3, r0
 8006802:	f8a6 30f8 	strh.w	r3, [r6, #248]	; 0xf8
 8006806:	e733      	b.n	8006670 <USBH_MSC_Process+0x14>
            else if (scsi_status == USBH_FAIL)
 8006808:	2802      	cmp	r0, #2
 800680a:	d003      	beq.n	8006814 <USBH_MSC_Process+0x1b8>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800680c:	2804      	cmp	r0, #4
 800680e:	d00b      	beq.n	8006828 <USBH_MSC_Process+0x1cc>
  USBH_StatusTypeDef error = USBH_BUSY;
 8006810:	2001      	movs	r0, #1
 8006812:	e72d      	b.n	8006670 <USBH_MSC_Process+0x14>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8006814:	f8b6 30f8 	ldrh.w	r3, [r6, #248]	; 0xf8
 8006818:	2234      	movs	r2, #52	; 0x34
 800681a:	fb02 6303 	mla	r3, r2, r3, r6
 800681e:	2205      	movs	r2, #5
 8006820:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
  USBH_StatusTypeDef error = USBH_BUSY;
 8006824:	2001      	movs	r0, #1
 8006826:	e723      	b.n	8006670 <USBH_MSC_Process+0x14>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8006828:	f8b6 30f8 	ldrh.w	r3, [r6, #248]	; 0xf8
 800682c:	2234      	movs	r2, #52	; 0x34
 800682e:	fb02 6303 	mla	r3, r2, r3, r6
 8006832:	2001      	movs	r0, #1
 8006834:	f883 0090 	strb.w	r0, [r3, #144]	; 0x90
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8006838:	2202      	movs	r2, #2
 800683a:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
 800683e:	e717      	b.n	8006670 <USBH_MSC_Process+0x14>
            scsi_status = USBH_MSC_SCSI_RequestSense(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 8006840:	2234      	movs	r2, #52	; 0x34
 8006842:	fb01 f202 	mul.w	r2, r1, r2
 8006846:	3298      	adds	r2, #152	; 0x98
 8006848:	4432      	add	r2, r6
 800684a:	3204      	adds	r2, #4
 800684c:	b2c9      	uxtb	r1, r1
 800684e:	f000 fcf4 	bl	800723a <USBH_MSC_SCSI_RequestSense>
            if (scsi_status == USBH_OK)
 8006852:	4602      	mov	r2, r0
 8006854:	b998      	cbnz	r0, 800687e <USBH_MSC_Process+0x222>
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 8006856:	f8b6 30f8 	ldrh.w	r3, [r6, #248]	; 0xf8
 800685a:	2134      	movs	r1, #52	; 0x34
 800685c:	fb01 6103 	mla	r1, r1, r3, r6
 8006860:	f891 109c 	ldrb.w	r1, [r1, #156]	; 0x9c
 8006864:	2906      	cmp	r1, #6
 8006866:	d010      	beq.n	800688a <USBH_MSC_Process+0x22e>
 8006868:	2902      	cmp	r1, #2
 800686a:	d00e      	beq.n	800688a <USBH_MSC_Process+0x22e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800686c:	2134      	movs	r1, #52	; 0x34
 800686e:	fb01 6103 	mla	r1, r1, r3, r6
 8006872:	2001      	movs	r0, #1
 8006874:	f881 0090 	strb.w	r0, [r1, #144]	; 0x90
              MSC_Handle->current_lun++;
 8006878:	4403      	add	r3, r0
 800687a:	f8a6 30f8 	strh.w	r3, [r6, #248]	; 0xf8
            if (scsi_status == USBH_FAIL)
 800687e:	2a02      	cmp	r2, #2
 8006880:	d014      	beq.n	80068ac <USBH_MSC_Process+0x250>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 8006882:	2a04      	cmp	r2, #4
 8006884:	d01c      	beq.n	80068c0 <USBH_MSC_Process+0x264>
  USBH_StatusTypeDef error = USBH_BUSY;
 8006886:	2001      	movs	r0, #1
 8006888:	e6f2      	b.n	8006670 <USBH_MSC_Process+0x14>
                if ((phost->Timer - MSC_Handle->timer) < 10000U)
 800688a:	f8d4 13c4 	ldr.w	r1, [r4, #964]	; 0x3c4
 800688e:	f8d6 00fc 	ldr.w	r0, [r6, #252]	; 0xfc
 8006892:	1a09      	subs	r1, r1, r0
 8006894:	f242 700f 	movw	r0, #9999	; 0x270f
 8006898:	4281      	cmp	r1, r0
 800689a:	d8e7      	bhi.n	800686c <USBH_MSC_Process+0x210>
                  MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800689c:	2234      	movs	r2, #52	; 0x34
 800689e:	fb02 6303 	mla	r3, r2, r3, r6
 80068a2:	2202      	movs	r2, #2
 80068a4:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
  USBH_StatusTypeDef error = USBH_BUSY;
 80068a8:	2001      	movs	r0, #1
                  break;
 80068aa:	e6e1      	b.n	8006670 <USBH_MSC_Process+0x14>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 80068ac:	f8b6 30f8 	ldrh.w	r3, [r6, #248]	; 0xf8
 80068b0:	2234      	movs	r2, #52	; 0x34
 80068b2:	fb02 6303 	mla	r3, r2, r3, r6
 80068b6:	2208      	movs	r2, #8
 80068b8:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
  USBH_StatusTypeDef error = USBH_BUSY;
 80068bc:	2001      	movs	r0, #1
 80068be:	e6d7      	b.n	8006670 <USBH_MSC_Process+0x14>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 80068c0:	f8b6 30f8 	ldrh.w	r3, [r6, #248]	; 0xf8
 80068c4:	2234      	movs	r2, #52	; 0x34
 80068c6:	fb02 6303 	mla	r3, r2, r3, r6
 80068ca:	2001      	movs	r0, #1
 80068cc:	f883 0090 	strb.w	r0, [r3, #144]	; 0x90
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 80068d0:	2202      	movs	r2, #2
 80068d2:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
 80068d6:	e6cb      	b.n	8006670 <USBH_MSC_Process+0x14>
            MSC_Handle->current_lun++;
 80068d8:	3101      	adds	r1, #1
 80068da:	f8a6 10f8 	strh.w	r1, [r6, #248]	; 0xf8
  USBH_StatusTypeDef error = USBH_BUSY;
 80068de:	2001      	movs	r0, #1
            break;
 80068e0:	e6c6      	b.n	8006670 <USBH_MSC_Process+0x14>
        MSC_Handle->current_lun = 0U;
 80068e2:	2300      	movs	r3, #0
 80068e4:	f8a6 30f8 	strh.w	r3, [r6, #248]	; 0xf8
        MSC_Handle->state = MSC_IDLE;
 80068e8:	2501      	movs	r5, #1
 80068ea:	7335      	strb	r5, [r6, #12]
        phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80068ec:	f8d0 33d4 	ldr.w	r3, [r0, #980]	; 0x3d4
 80068f0:	2102      	movs	r1, #2
 80068f2:	4798      	blx	r3
  USBH_StatusTypeDef error = USBH_BUSY;
 80068f4:	4628      	mov	r0, r5
 80068f6:	e6bb      	b.n	8006670 <USBH_MSC_Process+0x14>
  switch (MSC_Handle->state)
 80068f8:	2001      	movs	r0, #1
 80068fa:	e6b9      	b.n	8006670 <USBH_MSC_Process+0x14>
 80068fc:	2001      	movs	r0, #1
 80068fe:	e6b7      	b.n	8006670 <USBH_MSC_Process+0x14>

08006900 <USBH_MSC_ClassRequest>:
{
 8006900:	b510      	push	{r4, lr}
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8006902:	f8d0 337c 	ldr.w	r3, [r0, #892]	; 0x37c
 8006906:	69dc      	ldr	r4, [r3, #28]
  switch (MSC_Handle->req_state)
 8006908:	7ba3      	ldrb	r3, [r4, #14]
 800690a:	2b02      	cmp	r3, #2
 800690c:	d004      	beq.n	8006918 <USBH_MSC_ClassRequest+0x18>
 800690e:	2b03      	cmp	r3, #3
 8006910:	d025      	beq.n	800695e <USBH_MSC_ClassRequest+0x5e>
 8006912:	b10b      	cbz	r3, 8006918 <USBH_MSC_ClassRequest+0x18>
 8006914:	2001      	movs	r0, #1
}
 8006916:	bd10      	pop	{r4, pc}
      status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, &MSC_Handle->max_lun);
 8006918:	4621      	mov	r1, r4
 800691a:	f000 fa6f 	bl	8006dfc <USBH_MSC_BOT_REQ_GetMaxLUN>
      if (status == USBH_NOT_SUPPORTED)
 800691e:	2803      	cmp	r0, #3
 8006920:	d002      	beq.n	8006928 <USBH_MSC_ClassRequest+0x28>
      if (status == USBH_OK)
 8006922:	2800      	cmp	r0, #0
 8006924:	d1f7      	bne.n	8006916 <USBH_MSC_ClassRequest+0x16>
 8006926:	e001      	b.n	800692c <USBH_MSC_ClassRequest+0x2c>
        MSC_Handle->max_lun = 0U;
 8006928:	2000      	movs	r0, #0
 800692a:	7020      	strb	r0, [r4, #0]
        MSC_Handle->max_lun = (MSC_Handle->max_lun > MAX_SUPPORTED_LUN) ? MAX_SUPPORTED_LUN : (MSC_Handle->max_lun + 1U);
 800692c:	7821      	ldrb	r1, [r4, #0]
 800692e:	2902      	cmp	r1, #2
 8006930:	d813      	bhi.n	800695a <USBH_MSC_ClassRequest+0x5a>
 8006932:	3101      	adds	r1, #1
 8006934:	b2c9      	uxtb	r1, r1
 8006936:	7021      	strb	r1, [r4, #0]
        for (i = 0U; i < MSC_Handle->max_lun; i++)
 8006938:	2300      	movs	r3, #0
 800693a:	428b      	cmp	r3, r1
 800693c:	d2eb      	bcs.n	8006916 <USBH_MSC_ClassRequest+0x16>
          MSC_Handle->unit[i].prev_ready_state = USBH_FAIL;
 800693e:	2234      	movs	r2, #52	; 0x34
 8006940:	fb02 4203 	mla	r2, r2, r3, r4
 8006944:	f04f 0c02 	mov.w	ip, #2
 8006948:	f882 c092 	strb.w	ip, [r2, #146]	; 0x92
          MSC_Handle->unit[i].state_changed = 0U;
 800694c:	f04f 0c00 	mov.w	ip, #0
 8006950:	f882 c0c1 	strb.w	ip, [r2, #193]	; 0xc1
        for (i = 0U; i < MSC_Handle->max_lun; i++)
 8006954:	3301      	adds	r3, #1
 8006956:	b2db      	uxtb	r3, r3
 8006958:	e7ef      	b.n	800693a <USBH_MSC_ClassRequest+0x3a>
        MSC_Handle->max_lun = (MSC_Handle->max_lun > MAX_SUPPORTED_LUN) ? MAX_SUPPORTED_LUN : (MSC_Handle->max_lun + 1U);
 800695a:	2102      	movs	r1, #2
 800695c:	e7eb      	b.n	8006936 <USBH_MSC_ClassRequest+0x36>
      if (USBH_ClrFeature(phost, 0x00U) == USBH_OK)
 800695e:	2100      	movs	r1, #0
 8006960:	f001 fb09 	bl	8007f76 <USBH_ClrFeature>
 8006964:	b918      	cbnz	r0, 800696e <USBH_MSC_ClassRequest+0x6e>
        MSC_Handle->req_state = MSC_Handle->prev_req_state;
 8006966:	7be3      	ldrb	r3, [r4, #15]
 8006968:	73a3      	strb	r3, [r4, #14]
  USBH_StatusTypeDef status = USBH_BUSY;
 800696a:	2001      	movs	r0, #1
 800696c:	e7d3      	b.n	8006916 <USBH_MSC_ClassRequest+0x16>
 800696e:	2001      	movs	r0, #1
 8006970:	e7d1      	b.n	8006916 <USBH_MSC_ClassRequest+0x16>

08006972 <USBH_MSC_InterfaceDeInit>:
{
 8006972:	b538      	push	{r3, r4, r5, lr}
 8006974:	4604      	mov	r4, r0
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8006976:	f8d0 337c 	ldr.w	r3, [r0, #892]	; 0x37c
 800697a:	69dd      	ldr	r5, [r3, #28]
  if (MSC_Handle->OutPipe)
 800697c:	7969      	ldrb	r1, [r5, #5]
 800697e:	b969      	cbnz	r1, 800699c <USBH_MSC_InterfaceDeInit+0x2a>
  if (MSC_Handle->InPipe)
 8006980:	7929      	ldrb	r1, [r5, #4]
 8006982:	b9a1      	cbnz	r1, 80069ae <USBH_MSC_InterfaceDeInit+0x3c>
  if (phost->pActiveClass->pData)
 8006984:	f8d4 337c 	ldr.w	r3, [r4, #892]	; 0x37c
 8006988:	69d8      	ldr	r0, [r3, #28]
 800698a:	b128      	cbz	r0, 8006998 <USBH_MSC_InterfaceDeInit+0x26>
    USBH_free(phost->pActiveClass->pData);
 800698c:	f001 fed4 	bl	8008738 <free>
    phost->pActiveClass->pData = 0U;
 8006990:	f8d4 337c 	ldr.w	r3, [r4, #892]	; 0x37c
 8006994:	2200      	movs	r2, #0
 8006996:	61da      	str	r2, [r3, #28]
}
 8006998:	2000      	movs	r0, #0
 800699a:	bd38      	pop	{r3, r4, r5, pc}
    USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 800699c:	f001 fb7d 	bl	800809a <USBH_ClosePipe>
    USBH_FreePipe(phost, MSC_Handle->OutPipe);
 80069a0:	7969      	ldrb	r1, [r5, #5]
 80069a2:	4620      	mov	r0, r4
 80069a4:	f001 fb91 	bl	80080ca <USBH_FreePipe>
    MSC_Handle->OutPipe = 0U;     /* Reset the Channel as Free */
 80069a8:	2300      	movs	r3, #0
 80069aa:	716b      	strb	r3, [r5, #5]
 80069ac:	e7e8      	b.n	8006980 <USBH_MSC_InterfaceDeInit+0xe>
    USBH_ClosePipe(phost, MSC_Handle->InPipe);
 80069ae:	4620      	mov	r0, r4
 80069b0:	f001 fb73 	bl	800809a <USBH_ClosePipe>
    USBH_FreePipe(phost, MSC_Handle->InPipe);
 80069b4:	7929      	ldrb	r1, [r5, #4]
 80069b6:	4620      	mov	r0, r4
 80069b8:	f001 fb87 	bl	80080ca <USBH_FreePipe>
    MSC_Handle->InPipe = 0U;     /* Reset the Channel as Free */
 80069bc:	2300      	movs	r3, #0
 80069be:	712b      	strb	r3, [r5, #4]
 80069c0:	e7e0      	b.n	8006984 <USBH_MSC_InterfaceDeInit+0x12>

080069c2 <USBH_MSC_InterfaceInit>:
{
 80069c2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80069c4:	b085      	sub	sp, #20
 80069c6:	4604      	mov	r4, r0
  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 80069c8:	f8d0 137c 	ldr.w	r1, [r0, #892]	; 0x37c
 80069cc:	2350      	movs	r3, #80	; 0x50
 80069ce:	2206      	movs	r2, #6
 80069d0:	7909      	ldrb	r1, [r1, #4]
 80069d2:	f000 feb3 	bl	800773c <USBH_FindInterface>
  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* Not Valid Interface */
 80069d6:	2801      	cmp	r0, #1
 80069d8:	d87c      	bhi.n	8006ad4 <USBH_MSC_InterfaceInit+0x112>
 80069da:	4605      	mov	r5, r0
  status = USBH_SelectInterface(phost, interface);
 80069dc:	4601      	mov	r1, r0
 80069de:	4620      	mov	r0, r4
 80069e0:	f000 fea2 	bl	8007728 <USBH_SelectInterface>
  if (status != USBH_OK)
 80069e4:	4607      	mov	r7, r0
 80069e6:	2800      	cmp	r0, #0
 80069e8:	d178      	bne.n	8006adc <USBH_MSC_InterfaceInit+0x11a>
  phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc(sizeof(MSC_HandleTypeDef));
 80069ea:	f8d4 637c 	ldr.w	r6, [r4, #892]	; 0x37c
 80069ee:	f44f 7080 	mov.w	r0, #256	; 0x100
 80069f2:	f001 fe99 	bl	8008728 <malloc>
 80069f6:	61f0      	str	r0, [r6, #28]
  MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80069f8:	f8d4 337c 	ldr.w	r3, [r4, #892]	; 0x37c
 80069fc:	69de      	ldr	r6, [r3, #28]
  if (MSC_Handle == NULL)
 80069fe:	2e00      	cmp	r6, #0
 8006a00:	d06e      	beq.n	8006ae0 <USBH_MSC_InterfaceInit+0x11e>
  USBH_memset(MSC_Handle, 0, sizeof(MSC_HandleTypeDef));
 8006a02:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006a06:	2100      	movs	r1, #0
 8006a08:	4630      	mov	r0, r6
 8006a0a:	f002 fa07 	bl	8008e1c <memset>
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8006a0e:	231a      	movs	r3, #26
 8006a10:	fb03 4305 	mla	r3, r3, r5, r4
 8006a14:	f893 234e 	ldrb.w	r2, [r3, #846]	; 0x34e
 8006a18:	f993 334e 	ldrsb.w	r3, [r3, #846]	; 0x34e
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	db49      	blt.n	8006ab4 <USBH_MSC_InterfaceInit+0xf2>
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 8006a20:	71b2      	strb	r2, [r6, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006a22:	231a      	movs	r3, #26
 8006a24:	fb03 4305 	mla	r3, r3, r5, r4
 8006a28:	f8b3 3350 	ldrh.w	r3, [r3, #848]	; 0x350
 8006a2c:	8133      	strh	r3, [r6, #8]
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 8006a2e:	231a      	movs	r3, #26
 8006a30:	fb03 4305 	mla	r3, r3, r5, r4
 8006a34:	f893 2356 	ldrb.w	r2, [r3, #854]	; 0x356
 8006a38:	f993 3356 	ldrsb.w	r3, [r3, #854]	; 0x356
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	db41      	blt.n	8006ac4 <USBH_MSC_InterfaceInit+0x102>
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 8006a40:	71b2      	strb	r2, [r6, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006a42:	231a      	movs	r3, #26
 8006a44:	fb03 4505 	mla	r5, r3, r5, r4
 8006a48:	f8b5 3358 	ldrh.w	r3, [r5, #856]	; 0x358
 8006a4c:	8133      	strh	r3, [r6, #8]
  MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 8006a4e:	79b1      	ldrb	r1, [r6, #6]
 8006a50:	4620      	mov	r0, r4
 8006a52:	f001 fb27 	bl	80080a4 <USBH_AllocPipe>
 8006a56:	7170      	strb	r0, [r6, #5]
  MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 8006a58:	79f1      	ldrb	r1, [r6, #7]
 8006a5a:	4620      	mov	r0, r4
 8006a5c:	f001 fb22 	bl	80080a4 <USBH_AllocPipe>
 8006a60:	7130      	strb	r0, [r6, #4]
  USBH_MSC_BOT_Init(phost);
 8006a62:	4620      	mov	r0, r4
 8006a64:	f000 f9d8 	bl	8006e18 <USBH_MSC_BOT_Init>
  USBH_OpenPipe(phost, MSC_Handle->OutPipe, MSC_Handle->OutEp,
 8006a68:	79b2      	ldrb	r2, [r6, #6]
 8006a6a:	7971      	ldrb	r1, [r6, #5]
 8006a6c:	8933      	ldrh	r3, [r6, #8]
 8006a6e:	9302      	str	r3, [sp, #8]
 8006a70:	2502      	movs	r5, #2
 8006a72:	9501      	str	r5, [sp, #4]
 8006a74:	f894 331d 	ldrb.w	r3, [r4, #797]	; 0x31d
 8006a78:	9300      	str	r3, [sp, #0]
 8006a7a:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
 8006a7e:	4620      	mov	r0, r4
 8006a80:	f001 fafb 	bl	800807a <USBH_OpenPipe>
  USBH_OpenPipe(phost, MSC_Handle->InPipe, MSC_Handle->InEp,
 8006a84:	79f2      	ldrb	r2, [r6, #7]
 8006a86:	7931      	ldrb	r1, [r6, #4]
 8006a88:	8973      	ldrh	r3, [r6, #10]
 8006a8a:	9302      	str	r3, [sp, #8]
 8006a8c:	9501      	str	r5, [sp, #4]
 8006a8e:	f894 331d 	ldrb.w	r3, [r4, #797]	; 0x31d
 8006a92:	9300      	str	r3, [sp, #0]
 8006a94:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
 8006a98:	4620      	mov	r0, r4
 8006a9a:	f001 faee 	bl	800807a <USBH_OpenPipe>
  USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	7931      	ldrb	r1, [r6, #4]
 8006aa2:	4620      	mov	r0, r4
 8006aa4:	f001 fdb4 	bl	8008610 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 0U);
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	7971      	ldrb	r1, [r6, #5]
 8006aac:	4620      	mov	r0, r4
 8006aae:	f001 fdaf 	bl	8008610 <USBH_LL_SetToggle>
  return USBH_OK;
 8006ab2:	e010      	b.n	8006ad6 <USBH_MSC_InterfaceInit+0x114>
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 8006ab4:	71f2      	strb	r2, [r6, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006ab6:	231a      	movs	r3, #26
 8006ab8:	fb03 4305 	mla	r3, r3, r5, r4
 8006abc:	f8b3 3350 	ldrh.w	r3, [r3, #848]	; 0x350
 8006ac0:	8173      	strh	r3, [r6, #10]
 8006ac2:	e7b4      	b.n	8006a2e <USBH_MSC_InterfaceInit+0x6c>
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 8006ac4:	71f2      	strb	r2, [r6, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006ac6:	231a      	movs	r3, #26
 8006ac8:	fb03 4305 	mla	r3, r3, r5, r4
 8006acc:	f8b3 3358 	ldrh.w	r3, [r3, #856]	; 0x358
 8006ad0:	8173      	strh	r3, [r6, #10]
 8006ad2:	e7bc      	b.n	8006a4e <USBH_MSC_InterfaceInit+0x8c>
    return USBH_FAIL;
 8006ad4:	2702      	movs	r7, #2
}
 8006ad6:	4638      	mov	r0, r7
 8006ad8:	b005      	add	sp, #20
 8006ada:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return USBH_FAIL;
 8006adc:	2702      	movs	r7, #2
 8006ade:	e7fa      	b.n	8006ad6 <USBH_MSC_InterfaceInit+0x114>
    return USBH_FAIL;
 8006ae0:	2702      	movs	r7, #2
 8006ae2:	e7f8      	b.n	8006ad6 <USBH_MSC_InterfaceInit+0x114>

08006ae4 <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 8006ae4:	b530      	push	{r4, r5, lr}
 8006ae6:	b083      	sub	sp, #12
 8006ae8:	460c      	mov	r4, r1
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8006aea:	f8d0 337c 	ldr.w	r3, [r0, #892]	; 0x37c
 8006aee:	69dd      	ldr	r5, [r3, #28]
  USBH_StatusTypeDef error = USBH_BUSY ;
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 8006af0:	2334      	movs	r3, #52	; 0x34
 8006af2:	fb03 5301 	mla	r3, r3, r1, r5
 8006af6:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8006afa:	2b06      	cmp	r3, #6
 8006afc:	d006      	beq.n	8006b0c <USBH_MSC_RdWrProcess+0x28>
 8006afe:	2b07      	cmp	r3, #7
 8006b00:	d027      	beq.n	8006b52 <USBH_MSC_RdWrProcess+0x6e>
 8006b02:	2b05      	cmp	r3, #5
 8006b04:	d048      	beq.n	8006b98 <USBH_MSC_RdWrProcess+0xb4>
 8006b06:	2001      	movs	r0, #1
    default:
      break;

  }
  return error;
}
 8006b08:	b003      	add	sp, #12
 8006b0a:	bd30      	pop	{r4, r5, pc}
      scsi_status = USBH_MSC_SCSI_Read(phost, lun, 0U, NULL, 0U);
 8006b0c:	2200      	movs	r2, #0
 8006b0e:	9200      	str	r2, [sp, #0]
 8006b10:	4613      	mov	r3, r2
 8006b12:	f000 fc1e 	bl	8007352 <USBH_MSC_SCSI_Read>
      if (scsi_status == USBH_OK)
 8006b16:	b930      	cbnz	r0, 8006b26 <USBH_MSC_RdWrProcess+0x42>
        MSC_Handle->unit[lun].state = MSC_IDLE;
 8006b18:	2334      	movs	r3, #52	; 0x34
 8006b1a:	fb03 5304 	mla	r3, r3, r4, r5
 8006b1e:	2201      	movs	r2, #1
 8006b20:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
        error = USBH_OK;
 8006b24:	e7f0      	b.n	8006b08 <USBH_MSC_RdWrProcess+0x24>
      else if (scsi_status == USBH_FAIL)
 8006b26:	2802      	cmp	r0, #2
 8006b28:	d003      	beq.n	8006b32 <USBH_MSC_RdWrProcess+0x4e>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 8006b2a:	2804      	cmp	r0, #4
 8006b2c:	d009      	beq.n	8006b42 <USBH_MSC_RdWrProcess+0x5e>
  USBH_StatusTypeDef error = USBH_BUSY ;
 8006b2e:	2001      	movs	r0, #1
 8006b30:	e7ea      	b.n	8006b08 <USBH_MSC_RdWrProcess+0x24>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 8006b32:	2334      	movs	r3, #52	; 0x34
 8006b34:	fb03 5304 	mla	r3, r3, r4, r5
 8006b38:	2205      	movs	r2, #5
 8006b3a:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
  USBH_StatusTypeDef error = USBH_BUSY ;
 8006b3e:	2001      	movs	r0, #1
 8006b40:	e7e2      	b.n	8006b08 <USBH_MSC_RdWrProcess+0x24>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8006b42:	2334      	movs	r3, #52	; 0x34
 8006b44:	fb03 5304 	mla	r3, r3, r4, r5
 8006b48:	2208      	movs	r2, #8
 8006b4a:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
          error = USBH_FAIL;
 8006b4e:	2002      	movs	r0, #2
 8006b50:	e7da      	b.n	8006b08 <USBH_MSC_RdWrProcess+0x24>
      scsi_status = USBH_MSC_SCSI_Write(phost, lun, 0U, NULL, 0U);
 8006b52:	2200      	movs	r2, #0
 8006b54:	9200      	str	r2, [sp, #0]
 8006b56:	4613      	mov	r3, r2
 8006b58:	f000 fbb5 	bl	80072c6 <USBH_MSC_SCSI_Write>
      if (scsi_status == USBH_OK)
 8006b5c:	b930      	cbnz	r0, 8006b6c <USBH_MSC_RdWrProcess+0x88>
        MSC_Handle->unit[lun].state = MSC_IDLE;
 8006b5e:	2334      	movs	r3, #52	; 0x34
 8006b60:	fb03 5304 	mla	r3, r3, r4, r5
 8006b64:	2201      	movs	r2, #1
 8006b66:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
        error = USBH_OK;
 8006b6a:	e7cd      	b.n	8006b08 <USBH_MSC_RdWrProcess+0x24>
      else if (scsi_status == USBH_FAIL)
 8006b6c:	2802      	cmp	r0, #2
 8006b6e:	d003      	beq.n	8006b78 <USBH_MSC_RdWrProcess+0x94>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 8006b70:	2804      	cmp	r0, #4
 8006b72:	d009      	beq.n	8006b88 <USBH_MSC_RdWrProcess+0xa4>
  USBH_StatusTypeDef error = USBH_BUSY ;
 8006b74:	2001      	movs	r0, #1
 8006b76:	e7c7      	b.n	8006b08 <USBH_MSC_RdWrProcess+0x24>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 8006b78:	2334      	movs	r3, #52	; 0x34
 8006b7a:	fb03 5304 	mla	r3, r3, r4, r5
 8006b7e:	2205      	movs	r2, #5
 8006b80:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
  USBH_StatusTypeDef error = USBH_BUSY ;
 8006b84:	2001      	movs	r0, #1
 8006b86:	e7bf      	b.n	8006b08 <USBH_MSC_RdWrProcess+0x24>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8006b88:	2334      	movs	r3, #52	; 0x34
 8006b8a:	fb03 5304 	mla	r3, r3, r4, r5
 8006b8e:	2208      	movs	r2, #8
 8006b90:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
          error = USBH_FAIL;
 8006b94:	2002      	movs	r0, #2
 8006b96:	e7b7      	b.n	8006b08 <USBH_MSC_RdWrProcess+0x24>
      scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 8006b98:	2234      	movs	r2, #52	; 0x34
 8006b9a:	fb01 f202 	mul.w	r2, r1, r2
 8006b9e:	3298      	adds	r2, #152	; 0x98
 8006ba0:	442a      	add	r2, r5
 8006ba2:	3204      	adds	r2, #4
 8006ba4:	f000 fb49 	bl	800723a <USBH_MSC_SCSI_RequestSense>
      if (scsi_status == USBH_OK)
 8006ba8:	4603      	mov	r3, r0
 8006baa:	b9a0      	cbnz	r0, 8006bd6 <USBH_MSC_RdWrProcess+0xf2>
        MSC_Handle->unit[lun].state = MSC_IDLE;
 8006bac:	2234      	movs	r2, #52	; 0x34
 8006bae:	fb02 5204 	mla	r2, r2, r4, r5
 8006bb2:	2101      	movs	r1, #1
 8006bb4:	f882 1090 	strb.w	r1, [r2, #144]	; 0x90
        MSC_Handle->unit[lun].error = MSC_ERROR;
 8006bb8:	2002      	movs	r0, #2
 8006bba:	f882 0091 	strb.w	r0, [r2, #145]	; 0x91
      if (scsi_status == USBH_FAIL)
 8006bbe:	2b02      	cmp	r3, #2
 8006bc0:	d0a2      	beq.n	8006b08 <USBH_MSC_RdWrProcess+0x24>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 8006bc2:	2b04      	cmp	r3, #4
 8006bc4:	d1a0      	bne.n	8006b08 <USBH_MSC_RdWrProcess+0x24>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8006bc6:	2334      	movs	r3, #52	; 0x34
 8006bc8:	fb03 5504 	mla	r5, r3, r4, r5
 8006bcc:	2308      	movs	r3, #8
 8006bce:	f885 3090 	strb.w	r3, [r5, #144]	; 0x90
          error = USBH_FAIL;
 8006bd2:	2002      	movs	r0, #2
 8006bd4:	e798      	b.n	8006b08 <USBH_MSC_RdWrProcess+0x24>
  USBH_StatusTypeDef error = USBH_BUSY ;
 8006bd6:	2001      	movs	r0, #1
 8006bd8:	e7f1      	b.n	8006bbe <USBH_MSC_RdWrProcess+0xda>

08006bda <USBH_MSC_UnitIsReady>:
  * @param  lun: logical Unit Number
  * @retval Lun status (0: not ready / 1: ready)
  */
uint8_t  USBH_MSC_UnitIsReady(USBH_HandleTypeDef *phost, uint8_t lun)
{
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8006bda:	f8d0 337c 	ldr.w	r3, [r0, #892]	; 0x37c
 8006bde:	69da      	ldr	r2, [r3, #28]
  uint8_t res;

  if ((phost->gState == HOST_CLASS) && (MSC_Handle->unit[lun].error == MSC_OK))
 8006be0:	7803      	ldrb	r3, [r0, #0]
 8006be2:	b2db      	uxtb	r3, r3
 8006be4:	2b0b      	cmp	r3, #11
 8006be6:	d001      	beq.n	8006bec <USBH_MSC_UnitIsReady+0x12>
  {
    res = 1U;
  }
  else
  {
    res = 0U;
 8006be8:	2000      	movs	r0, #0
 8006bea:	4770      	bx	lr
  if ((phost->gState == HOST_CLASS) && (MSC_Handle->unit[lun].error == MSC_OK))
 8006bec:	2334      	movs	r3, #52	; 0x34
 8006bee:	fb03 2201 	mla	r2, r3, r1, r2
 8006bf2:	f892 3091 	ldrb.w	r3, [r2, #145]	; 0x91
 8006bf6:	b10b      	cbz	r3, 8006bfc <USBH_MSC_UnitIsReady+0x22>
    res = 0U;
 8006bf8:	2000      	movs	r0, #0
 8006bfa:	4770      	bx	lr
    res = 1U;
 8006bfc:	2001      	movs	r0, #1
  }

  return res;
}
 8006bfe:	4770      	bx	lr

08006c00 <USBH_MSC_GetLUNInfo>:
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8006c00:	f8d0 337c 	ldr.w	r3, [r0, #892]	; 0x37c
 8006c04:	69db      	ldr	r3, [r3, #28]
  if (phost->gState == HOST_CLASS)
 8006c06:	7800      	ldrb	r0, [r0, #0]
 8006c08:	b2c0      	uxtb	r0, r0
 8006c0a:	280b      	cmp	r0, #11
 8006c0c:	d001      	beq.n	8006c12 <USBH_MSC_GetLUNInfo+0x12>
    USBH_memcpy(info, &MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
    return USBH_OK;
  }
  else
  {
    return USBH_FAIL;
 8006c0e:	2002      	movs	r0, #2
  }
}
 8006c10:	4770      	bx	lr
{
 8006c12:	b510      	push	{r4, lr}
    USBH_memcpy(info, &MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 8006c14:	2034      	movs	r0, #52	; 0x34
 8006c16:	fb00 f101 	mul.w	r1, r0, r1
 8006c1a:	3190      	adds	r1, #144	; 0x90
 8006c1c:	440b      	add	r3, r1
 8006c1e:	f103 0430 	add.w	r4, r3, #48	; 0x30
 8006c22:	f8d3 e000 	ldr.w	lr, [r3]
 8006c26:	f8d3 c004 	ldr.w	ip, [r3, #4]
 8006c2a:	6898      	ldr	r0, [r3, #8]
 8006c2c:	68d9      	ldr	r1, [r3, #12]
 8006c2e:	f8c2 e000 	str.w	lr, [r2]
 8006c32:	f8c2 c004 	str.w	ip, [r2, #4]
 8006c36:	6090      	str	r0, [r2, #8]
 8006c38:	60d1      	str	r1, [r2, #12]
 8006c3a:	3310      	adds	r3, #16
 8006c3c:	3210      	adds	r2, #16
 8006c3e:	42a3      	cmp	r3, r4
 8006c40:	d1ef      	bne.n	8006c22 <USBH_MSC_GetLUNInfo+0x22>
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	6013      	str	r3, [r2, #0]
    return USBH_OK;
 8006c46:	2000      	movs	r0, #0
}
 8006c48:	bd10      	pop	{r4, pc}

08006c4a <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                 uint8_t lun,
                                 uint32_t address,
                                 uint8_t *pbuf,
                                 uint32_t length)
{
 8006c4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c4e:	b082      	sub	sp, #8
 8006c50:	460d      	mov	r5, r1
 8006c52:	9e08      	ldr	r6, [sp, #32]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8006c54:	f8d0 137c 	ldr.w	r1, [r0, #892]	; 0x37c
 8006c58:	69cf      	ldr	r7, [r1, #28]

  if ((phost->device.is_connected == 0U) ||
 8006c5a:	f890 1320 	ldrb.w	r1, [r0, #800]	; 0x320
 8006c5e:	b3c9      	cbz	r1, 8006cd4 <USBH_MSC_Read+0x8a>
 8006c60:	4604      	mov	r4, r0
      (phost->gState != HOST_CLASS) ||
 8006c62:	7801      	ldrb	r1, [r0, #0]
 8006c64:	b2c9      	uxtb	r1, r1
  if ((phost->device.is_connected == 0U) ||
 8006c66:	290b      	cmp	r1, #11
 8006c68:	d136      	bne.n	8006cd8 <USBH_MSC_Read+0x8e>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 8006c6a:	2134      	movs	r1, #52	; 0x34
 8006c6c:	fb01 7105 	mla	r1, r1, r5, r7
 8006c70:	f891 1090 	ldrb.w	r1, [r1, #144]	; 0x90
      (phost->gState != HOST_CLASS) ||
 8006c74:	2901      	cmp	r1, #1
 8006c76:	d001      	beq.n	8006c7c <USBH_MSC_Read+0x32>
  {
    return  USBH_FAIL;
 8006c78:	2002      	movs	r0, #2
 8006c7a:	e02e      	b.n	8006cda <USBH_MSC_Read+0x90>
  }

  MSC_Handle->state = MSC_READ;
 8006c7c:	2006      	movs	r0, #6
 8006c7e:	7338      	strb	r0, [r7, #12]
  MSC_Handle->unit[lun].state = MSC_READ;
 8006c80:	2134      	movs	r1, #52	; 0x34
 8006c82:	fb01 7105 	mla	r1, r1, r5, r7
 8006c86:	f881 0090 	strb.w	r0, [r1, #144]	; 0x90
  MSC_Handle->rw_lun = lun;
 8006c8a:	f8a7 50fa 	strh.w	r5, [r7, #250]	; 0xfa

  USBH_MSC_SCSI_Read(phost, lun, address, pbuf, length);
 8006c8e:	9600      	str	r6, [sp, #0]
 8006c90:	4629      	mov	r1, r5
 8006c92:	4620      	mov	r0, r4
 8006c94:	f000 fb5d 	bl	8007352 <USBH_MSC_SCSI_Read>

  timeout = phost->Timer;
 8006c98:	f8d4 83c4 	ldr.w	r8, [r4, #964]	; 0x3c4

  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8006c9c:	4629      	mov	r1, r5
 8006c9e:	4620      	mov	r0, r4
 8006ca0:	f7ff ff20 	bl	8006ae4 <USBH_MSC_RdWrProcess>
 8006ca4:	2801      	cmp	r0, #1
 8006ca6:	d111      	bne.n	8006ccc <USBH_MSC_Read+0x82>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 8006ca8:	f8d4 23c4 	ldr.w	r2, [r4, #964]	; 0x3c4
 8006cac:	eba2 0208 	sub.w	r2, r2, r8
 8006cb0:	f242 7310 	movw	r3, #10000	; 0x2710
 8006cb4:	fb06 f303 	mul.w	r3, r6, r3
 8006cb8:	429a      	cmp	r2, r3
 8006cba:	d803      	bhi.n	8006cc4 <USBH_MSC_Read+0x7a>
 8006cbc:	f894 3320 	ldrb.w	r3, [r4, #800]	; 0x320
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d1eb      	bne.n	8006c9c <USBH_MSC_Read+0x52>
    {
      MSC_Handle->state = MSC_IDLE;
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	733b      	strb	r3, [r7, #12]
      return USBH_FAIL;
 8006cc8:	2002      	movs	r0, #2
 8006cca:	e006      	b.n	8006cda <USBH_MSC_Read+0x90>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 8006ccc:	2301      	movs	r3, #1
 8006cce:	733b      	strb	r3, [r7, #12]

  return USBH_OK;
 8006cd0:	2000      	movs	r0, #0
 8006cd2:	e002      	b.n	8006cda <USBH_MSC_Read+0x90>
    return  USBH_FAIL;
 8006cd4:	2002      	movs	r0, #2
 8006cd6:	e000      	b.n	8006cda <USBH_MSC_Read+0x90>
 8006cd8:	2002      	movs	r0, #2
}
 8006cda:	b002      	add	sp, #8
 8006cdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006ce0 <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                  uint8_t lun,
                                  uint32_t address,
                                  uint8_t *pbuf,
                                  uint32_t length)
{
 8006ce0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ce4:	b082      	sub	sp, #8
 8006ce6:	460d      	mov	r5, r1
 8006ce8:	9e08      	ldr	r6, [sp, #32]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8006cea:	f8d0 137c 	ldr.w	r1, [r0, #892]	; 0x37c
 8006cee:	69cf      	ldr	r7, [r1, #28]

  if ((phost->device.is_connected == 0U) ||
 8006cf0:	f890 1320 	ldrb.w	r1, [r0, #800]	; 0x320
 8006cf4:	b3c9      	cbz	r1, 8006d6a <USBH_MSC_Write+0x8a>
 8006cf6:	4604      	mov	r4, r0
      (phost->gState != HOST_CLASS) ||
 8006cf8:	7801      	ldrb	r1, [r0, #0]
 8006cfa:	b2c9      	uxtb	r1, r1
  if ((phost->device.is_connected == 0U) ||
 8006cfc:	290b      	cmp	r1, #11
 8006cfe:	d136      	bne.n	8006d6e <USBH_MSC_Write+0x8e>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 8006d00:	2134      	movs	r1, #52	; 0x34
 8006d02:	fb01 7105 	mla	r1, r1, r5, r7
 8006d06:	f891 1090 	ldrb.w	r1, [r1, #144]	; 0x90
      (phost->gState != HOST_CLASS) ||
 8006d0a:	2901      	cmp	r1, #1
 8006d0c:	d001      	beq.n	8006d12 <USBH_MSC_Write+0x32>
  {
    return  USBH_FAIL;
 8006d0e:	2002      	movs	r0, #2
 8006d10:	e02e      	b.n	8006d70 <USBH_MSC_Write+0x90>
  }

  MSC_Handle->state = MSC_WRITE;
 8006d12:	2007      	movs	r0, #7
 8006d14:	7338      	strb	r0, [r7, #12]
  MSC_Handle->unit[lun].state = MSC_WRITE;
 8006d16:	2134      	movs	r1, #52	; 0x34
 8006d18:	fb01 7105 	mla	r1, r1, r5, r7
 8006d1c:	f881 0090 	strb.w	r0, [r1, #144]	; 0x90
  MSC_Handle->rw_lun = lun;
 8006d20:	f8a7 50fa 	strh.w	r5, [r7, #250]	; 0xfa

  USBH_MSC_SCSI_Write(phost, lun, address, pbuf, length);
 8006d24:	9600      	str	r6, [sp, #0]
 8006d26:	4629      	mov	r1, r5
 8006d28:	4620      	mov	r0, r4
 8006d2a:	f000 facc 	bl	80072c6 <USBH_MSC_SCSI_Write>

  timeout = phost->Timer;
 8006d2e:	f8d4 83c4 	ldr.w	r8, [r4, #964]	; 0x3c4
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8006d32:	4629      	mov	r1, r5
 8006d34:	4620      	mov	r0, r4
 8006d36:	f7ff fed5 	bl	8006ae4 <USBH_MSC_RdWrProcess>
 8006d3a:	2801      	cmp	r0, #1
 8006d3c:	d111      	bne.n	8006d62 <USBH_MSC_Write+0x82>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 8006d3e:	f8d4 23c4 	ldr.w	r2, [r4, #964]	; 0x3c4
 8006d42:	eba2 0208 	sub.w	r2, r2, r8
 8006d46:	f242 7310 	movw	r3, #10000	; 0x2710
 8006d4a:	fb06 f303 	mul.w	r3, r6, r3
 8006d4e:	429a      	cmp	r2, r3
 8006d50:	d803      	bhi.n	8006d5a <USBH_MSC_Write+0x7a>
 8006d52:	f894 3320 	ldrb.w	r3, [r4, #800]	; 0x320
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d1eb      	bne.n	8006d32 <USBH_MSC_Write+0x52>
    {
      MSC_Handle->state = MSC_IDLE;
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	733b      	strb	r3, [r7, #12]
      return USBH_FAIL;
 8006d5e:	2002      	movs	r0, #2
 8006d60:	e006      	b.n	8006d70 <USBH_MSC_Write+0x90>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 8006d62:	2301      	movs	r3, #1
 8006d64:	733b      	strb	r3, [r7, #12]
  return USBH_OK;
 8006d66:	2000      	movs	r0, #0
 8006d68:	e002      	b.n	8006d70 <USBH_MSC_Write+0x90>
    return  USBH_FAIL;
 8006d6a:	2002      	movs	r0, #2
 8006d6c:	e000      	b.n	8006d70 <USBH_MSC_Write+0x90>
 8006d6e:	2002      	movs	r0, #2
}
 8006d70:	b002      	add	sp, #8
 8006d72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08006d78 <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 8006d78:	b510      	push	{r4, lr}
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8006d7a:	f8d0 337c 	ldr.w	r3, [r0, #892]	; 0x37c
 8006d7e:	69dc      	ldr	r4, [r3, #28]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;

  /*Checking if the transfer length is different than 13*/
  if (USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 8006d80:	7921      	ldrb	r1, [r4, #4]
 8006d82:	f001 fc2b 	bl	80085dc <USBH_LL_GetLastXferSize>
 8006d86:	280d      	cmp	r0, #13
 8006d88:	d001      	beq.n	8006d8e <USBH_MSC_DecodeCSW+0x16>
    Device intends to transfer no data)
    (11) Ho > Do  (Host expects to send data to the device,
    Device intends to receive data from the host)*/


    status = BOT_CSW_PHASE_ERROR;
 8006d8a:	2002      	movs	r0, #2
      status = BOT_CSW_PHASE_ERROR;
    }
  } /* CSW Length Check*/

  return status;
}
 8006d8c:	bd10      	pop	{r4, pc}
    if (MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 8006d8e:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8006d90:	4b0a      	ldr	r3, [pc, #40]	; (8006dbc <USBH_MSC_DecodeCSW+0x44>)
 8006d92:	429a      	cmp	r2, r3
 8006d94:	d001      	beq.n	8006d9a <USBH_MSC_DecodeCSW+0x22>
      status = BOT_CSW_PHASE_ERROR;
 8006d96:	2002      	movs	r0, #2
 8006d98:	e7f8      	b.n	8006d8c <USBH_MSC_DecodeCSW+0x14>
      if (MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 8006d9a:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8006d9c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006d9e:	429a      	cmp	r2, r3
 8006da0:	d001      	beq.n	8006da6 <USBH_MSC_DecodeCSW+0x2e>
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 8006da2:	2001      	movs	r0, #1
 8006da4:	e7f2      	b.n	8006d8c <USBH_MSC_DecodeCSW+0x14>
        if (MSC_Handle->hbot.csw.field.Status == 0U)
 8006da6:	f894 0084 	ldrb.w	r0, [r4, #132]	; 0x84
 8006daa:	2800      	cmp	r0, #0
 8006dac:	d0ee      	beq.n	8006d8c <USBH_MSC_DecodeCSW+0x14>
        else if (MSC_Handle->hbot.csw.field.Status == 1U)
 8006dae:	2801      	cmp	r0, #1
 8006db0:	d0ec      	beq.n	8006d8c <USBH_MSC_DecodeCSW+0x14>
        else if (MSC_Handle->hbot.csw.field.Status == 2U)
 8006db2:	2802      	cmp	r0, #2
 8006db4:	d0ea      	beq.n	8006d8c <USBH_MSC_DecodeCSW+0x14>
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 8006db6:	2001      	movs	r0, #1
 8006db8:	e7e8      	b.n	8006d8c <USBH_MSC_DecodeCSW+0x14>
 8006dba:	bf00      	nop
 8006dbc:	53425355 	.word	0x53425355

08006dc0 <USBH_MSC_BOT_Abort>:
{
 8006dc0:	b508      	push	{r3, lr}
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8006dc2:	f8d0 337c 	ldr.w	r3, [r0, #892]	; 0x37c
 8006dc6:	69d9      	ldr	r1, [r3, #28]
  switch (dir)
 8006dc8:	b11a      	cbz	r2, 8006dd2 <USBH_MSC_BOT_Abort+0x12>
 8006dca:	2a01      	cmp	r2, #1
 8006dcc:	d005      	beq.n	8006dda <USBH_MSC_BOT_Abort+0x1a>
 8006dce:	2002      	movs	r0, #2
}
 8006dd0:	bd08      	pop	{r3, pc}
      status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 8006dd2:	79c9      	ldrb	r1, [r1, #7]
 8006dd4:	f001 f8cf 	bl	8007f76 <USBH_ClrFeature>
      break;
 8006dd8:	e7fa      	b.n	8006dd0 <USBH_MSC_BOT_Abort+0x10>
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 8006dda:	7989      	ldrb	r1, [r1, #6]
 8006ddc:	f001 f8cb 	bl	8007f76 <USBH_ClrFeature>
      break;
 8006de0:	e7f6      	b.n	8006dd0 <USBH_MSC_BOT_Abort+0x10>

08006de2 <USBH_MSC_BOT_REQ_Reset>:
{
 8006de2:	b508      	push	{r3, lr}
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS
 8006de4:	2221      	movs	r2, #33	; 0x21
 8006de6:	7402      	strb	r2, [r0, #16]
  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 8006de8:	22ff      	movs	r2, #255	; 0xff
 8006dea:	7442      	strb	r2, [r0, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006dec:	2100      	movs	r1, #0
 8006dee:	8241      	strh	r1, [r0, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8006df0:	8281      	strh	r1, [r0, #20]
  phost->Control.setup.b.wLength.w = 0U;
 8006df2:	82c1      	strh	r1, [r0, #22]
  return USBH_CtlReq(phost, 0U, 0U);
 8006df4:	460a      	mov	r2, r1
 8006df6:	f001 f800 	bl	8007dfa <USBH_CtlReq>
}
 8006dfa:	bd08      	pop	{r3, pc}

08006dfc <USBH_MSC_BOT_REQ_GetMaxLUN>:
{
 8006dfc:	b508      	push	{r3, lr}
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS
 8006dfe:	22a1      	movs	r2, #161	; 0xa1
 8006e00:	7402      	strb	r2, [r0, #16]
  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 8006e02:	22fe      	movs	r2, #254	; 0xfe
 8006e04:	7442      	strb	r2, [r0, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006e06:	2200      	movs	r2, #0
 8006e08:	8242      	strh	r2, [r0, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8006e0a:	8282      	strh	r2, [r0, #20]
  phost->Control.setup.b.wLength.w = 1U;
 8006e0c:	2201      	movs	r2, #1
 8006e0e:	82c2      	strh	r2, [r0, #22]
  return USBH_CtlReq(phost, Maxlun, 1U);
 8006e10:	f000 fff3 	bl	8007dfa <USBH_CtlReq>
}
 8006e14:	bd08      	pop	{r3, pc}
	...

08006e18 <USBH_MSC_BOT_Init>:
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8006e18:	f8d0 337c 	ldr.w	r3, [r0, #892]	; 0x37c
 8006e1c:	69db      	ldr	r3, [r3, #28]
  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 8006e1e:	4a05      	ldr	r2, [pc, #20]	; (8006e34 <USBH_MSC_BOT_Init+0x1c>)
 8006e20:	655a      	str	r2, [r3, #84]	; 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 8006e22:	4a05      	ldr	r2, [pc, #20]	; (8006e38 <USBH_MSC_BOT_Init+0x20>)
 8006e24:	659a      	str	r2, [r3, #88]	; 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;
 8006e26:	2201      	movs	r2, #1
 8006e28:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 8006e2c:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
}
 8006e30:	2000      	movs	r0, #0
 8006e32:	4770      	bx	lr
 8006e34:	43425355 	.word	0x43425355
 8006e38:	20304050 	.word	0x20304050

08006e3c <USBH_MSC_BOT_Process>:
{
 8006e3c:	b570      	push	{r4, r5, r6, lr}
 8006e3e:	b082      	sub	sp, #8
 8006e40:	4605      	mov	r5, r0
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8006e42:	f8d0 337c 	ldr.w	r3, [r0, #892]	; 0x37c
 8006e46:	69de      	ldr	r6, [r3, #28]
  switch (MSC_Handle->hbot.state)
 8006e48:	f896 4050 	ldrb.w	r4, [r6, #80]	; 0x50
 8006e4c:	1e63      	subs	r3, r4, #1
 8006e4e:	2b0a      	cmp	r3, #10
 8006e50:	f200 811d 	bhi.w	800708e <USBH_MSC_BOT_Process+0x252>
 8006e54:	e8df f013 	tbh	[pc, r3, lsl #1]
 8006e58:	001b000b 	.word	0x001b000b
 8006e5c:	004d0042 	.word	0x004d0042
 8006e60:	00830077 	.word	0x00830077
 8006e64:	00c100b6 	.word	0x00c100b6
 8006e68:	00ef00dd 	.word	0x00ef00dd
 8006e6c:	0111      	.short	0x0111
      MSC_Handle->hbot.cbw.field.LUN = lun;
 8006e6e:	f886 1061 	strb.w	r1, [r6, #97]	; 0x61
      MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;
 8006e72:	2302      	movs	r3, #2
 8006e74:	f886 3050 	strb.w	r3, [r6, #80]	; 0x50
      USBH_BulkSendData(phost, MSC_Handle->hbot.cbw.data,
 8006e78:	7973      	ldrb	r3, [r6, #5]
 8006e7a:	2201      	movs	r2, #1
 8006e7c:	9200      	str	r2, [sp, #0]
 8006e7e:	221f      	movs	r2, #31
 8006e80:	f106 0154 	add.w	r1, r6, #84	; 0x54
 8006e84:	f001 f8c0 	bl	8008008 <USBH_BulkSendData>
}
 8006e88:	4620      	mov	r0, r4
 8006e8a:	b002      	add	sp, #8
 8006e8c:	bd70      	pop	{r4, r5, r6, pc}
      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 8006e8e:	7971      	ldrb	r1, [r6, #5]
 8006e90:	f001 fbaa 	bl	80085e8 <USBH_LL_GetURBState>
 8006e94:	4604      	mov	r4, r0
      if (URB_Status == USBH_URB_DONE)
 8006e96:	2801      	cmp	r0, #1
 8006e98:	d005      	beq.n	8006ea6 <USBH_MSC_BOT_Process+0x6a>
      else if (URB_Status == USBH_URB_NOTREADY)
 8006e9a:	2802      	cmp	r0, #2
 8006e9c:	d015      	beq.n	8006eca <USBH_MSC_BOT_Process+0x8e>
        if (URB_Status == USBH_URB_STALL)
 8006e9e:	2805      	cmp	r0, #5
 8006ea0:	d017      	beq.n	8006ed2 <USBH_MSC_BOT_Process+0x96>
  USBH_StatusTypeDef   status = USBH_BUSY;
 8006ea2:	2401      	movs	r4, #1
 8006ea4:	e7f0      	b.n	8006e88 <USBH_MSC_BOT_Process+0x4c>
        if (MSC_Handle->hbot.cbw.field.DataTransferLength != 0U)
 8006ea6:	6df3      	ldr	r3, [r6, #92]	; 0x5c
 8006ea8:	b15b      	cbz	r3, 8006ec2 <USBH_MSC_BOT_Process+0x86>
          if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 8006eaa:	f996 3060 	ldrsb.w	r3, [r6, #96]	; 0x60
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	db03      	blt.n	8006eba <USBH_MSC_BOT_Process+0x7e>
            MSC_Handle->hbot.state = BOT_DATA_OUT;
 8006eb2:	2305      	movs	r3, #5
 8006eb4:	f886 3050 	strb.w	r3, [r6, #80]	; 0x50
 8006eb8:	e7e6      	b.n	8006e88 <USBH_MSC_BOT_Process+0x4c>
            MSC_Handle->hbot.state = BOT_DATA_IN;
 8006eba:	2303      	movs	r3, #3
 8006ebc:	f886 3050 	strb.w	r3, [r6, #80]	; 0x50
 8006ec0:	e7e2      	b.n	8006e88 <USBH_MSC_BOT_Process+0x4c>
          MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 8006ec2:	2307      	movs	r3, #7
 8006ec4:	f886 3050 	strb.w	r3, [r6, #80]	; 0x50
 8006ec8:	e7de      	b.n	8006e88 <USBH_MSC_BOT_Process+0x4c>
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 8006eca:	2401      	movs	r4, #1
 8006ecc:	f886 4050 	strb.w	r4, [r6, #80]	; 0x50
 8006ed0:	e7da      	b.n	8006e88 <USBH_MSC_BOT_Process+0x4c>
          MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 8006ed2:	230a      	movs	r3, #10
 8006ed4:	f886 3050 	strb.w	r3, [r6, #80]	; 0x50
  USBH_StatusTypeDef   status = USBH_BUSY;
 8006ed8:	2401      	movs	r4, #1
 8006eda:	e7d5      	b.n	8006e88 <USBH_MSC_BOT_Process+0x4c>
      USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 8006edc:	7933      	ldrb	r3, [r6, #4]
 8006ede:	8972      	ldrh	r2, [r6, #10]
 8006ee0:	f8d6 108c 	ldr.w	r1, [r6, #140]	; 0x8c
 8006ee4:	f001 f8a6 	bl	8008034 <USBH_BulkReceiveData>
      MSC_Handle->hbot.state = BOT_DATA_IN_WAIT;
 8006ee8:	2304      	movs	r3, #4
 8006eea:	f886 3050 	strb.w	r3, [r6, #80]	; 0x50
  USBH_StatusTypeDef   status = USBH_BUSY;
 8006eee:	2401      	movs	r4, #1
      break;
 8006ef0:	e7ca      	b.n	8006e88 <USBH_MSC_BOT_Process+0x4c>
      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 8006ef2:	7931      	ldrb	r1, [r6, #4]
 8006ef4:	f001 fb78 	bl	80085e8 <USBH_LL_GetURBState>
 8006ef8:	4604      	mov	r4, r0
      if (URB_Status == USBH_URB_DONE)
 8006efa:	2801      	cmp	r0, #1
 8006efc:	d003      	beq.n	8006f06 <USBH_MSC_BOT_Process+0xca>
      else if (URB_Status == USBH_URB_STALL)
 8006efe:	2805      	cmp	r0, #5
 8006f00:	d01c      	beq.n	8006f3c <USBH_MSC_BOT_Process+0x100>
  USBH_StatusTypeDef   status = USBH_BUSY;
 8006f02:	2401      	movs	r4, #1
 8006f04:	e7c0      	b.n	8006e88 <USBH_MSC_BOT_Process+0x4c>
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 8006f06:	6df3      	ldr	r3, [r6, #92]	; 0x5c
 8006f08:	8972      	ldrh	r2, [r6, #10]
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d90c      	bls.n	8006f28 <USBH_MSC_BOT_Process+0xec>
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 8006f0e:	f8d6 108c 	ldr.w	r1, [r6, #140]	; 0x8c
 8006f12:	4411      	add	r1, r2
 8006f14:	f8c6 108c 	str.w	r1, [r6, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;
 8006f18:	1a9b      	subs	r3, r3, r2
 8006f1a:	65f3      	str	r3, [r6, #92]	; 0x5c
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 8006f1c:	6df3      	ldr	r3, [r6, #92]	; 0x5c
 8006f1e:	b933      	cbnz	r3, 8006f2e <USBH_MSC_BOT_Process+0xf2>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 8006f20:	2307      	movs	r3, #7
 8006f22:	f886 3050 	strb.w	r3, [r6, #80]	; 0x50
 8006f26:	e7af      	b.n	8006e88 <USBH_MSC_BOT_Process+0x4c>
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 8006f28:	2300      	movs	r3, #0
 8006f2a:	65f3      	str	r3, [r6, #92]	; 0x5c
 8006f2c:	e7f6      	b.n	8006f1c <USBH_MSC_BOT_Process+0xe0>
          USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 8006f2e:	7933      	ldrb	r3, [r6, #4]
 8006f30:	f8d6 108c 	ldr.w	r1, [r6, #140]	; 0x8c
 8006f34:	4628      	mov	r0, r5
 8006f36:	f001 f87d 	bl	8008034 <USBH_BulkReceiveData>
 8006f3a:	e7a5      	b.n	8006e88 <USBH_MSC_BOT_Process+0x4c>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 8006f3c:	2309      	movs	r3, #9
 8006f3e:	f886 3050 	strb.w	r3, [r6, #80]	; 0x50
  USBH_StatusTypeDef   status = USBH_BUSY;
 8006f42:	2401      	movs	r4, #1
 8006f44:	e7a0      	b.n	8006e88 <USBH_MSC_BOT_Process+0x4c>
      USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 8006f46:	7973      	ldrb	r3, [r6, #5]
 8006f48:	8932      	ldrh	r2, [r6, #8]
 8006f4a:	f8d6 108c 	ldr.w	r1, [r6, #140]	; 0x8c
 8006f4e:	2401      	movs	r4, #1
 8006f50:	9400      	str	r4, [sp, #0]
 8006f52:	f001 f859 	bl	8008008 <USBH_BulkSendData>
      MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 8006f56:	2306      	movs	r3, #6
 8006f58:	f886 3050 	strb.w	r3, [r6, #80]	; 0x50
      break;
 8006f5c:	e794      	b.n	8006e88 <USBH_MSC_BOT_Process+0x4c>
      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 8006f5e:	7971      	ldrb	r1, [r6, #5]
 8006f60:	f001 fb42 	bl	80085e8 <USBH_LL_GetURBState>
 8006f64:	4604      	mov	r4, r0
      if (URB_Status == USBH_URB_DONE)
 8006f66:	2801      	cmp	r0, #1
 8006f68:	d005      	beq.n	8006f76 <USBH_MSC_BOT_Process+0x13a>
      else if (URB_Status == USBH_URB_NOTREADY)
 8006f6a:	2802      	cmp	r0, #2
 8006f6c:	d020      	beq.n	8006fb0 <USBH_MSC_BOT_Process+0x174>
      else if (URB_Status == USBH_URB_STALL)
 8006f6e:	2805      	cmp	r0, #5
 8006f70:	d023      	beq.n	8006fba <USBH_MSC_BOT_Process+0x17e>
  USBH_StatusTypeDef   status = USBH_BUSY;
 8006f72:	2401      	movs	r4, #1
 8006f74:	e788      	b.n	8006e88 <USBH_MSC_BOT_Process+0x4c>
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 8006f76:	6df3      	ldr	r3, [r6, #92]	; 0x5c
 8006f78:	8932      	ldrh	r2, [r6, #8]
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	d90c      	bls.n	8006f98 <USBH_MSC_BOT_Process+0x15c>
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 8006f7e:	f8d6 108c 	ldr.w	r1, [r6, #140]	; 0x8c
 8006f82:	4411      	add	r1, r2
 8006f84:	f8c6 108c 	str.w	r1, [r6, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize;
 8006f88:	1a9b      	subs	r3, r3, r2
 8006f8a:	65f3      	str	r3, [r6, #92]	; 0x5c
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 8006f8c:	6df3      	ldr	r3, [r6, #92]	; 0x5c
 8006f8e:	b933      	cbnz	r3, 8006f9e <USBH_MSC_BOT_Process+0x162>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 8006f90:	2307      	movs	r3, #7
 8006f92:	f886 3050 	strb.w	r3, [r6, #80]	; 0x50
 8006f96:	e777      	b.n	8006e88 <USBH_MSC_BOT_Process+0x4c>
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 8006f98:	2300      	movs	r3, #0
 8006f9a:	65f3      	str	r3, [r6, #92]	; 0x5c
 8006f9c:	e7f6      	b.n	8006f8c <USBH_MSC_BOT_Process+0x150>
          USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 8006f9e:	7973      	ldrb	r3, [r6, #5]
 8006fa0:	f8d6 108c 	ldr.w	r1, [r6, #140]	; 0x8c
 8006fa4:	2001      	movs	r0, #1
 8006fa6:	9000      	str	r0, [sp, #0]
 8006fa8:	4628      	mov	r0, r5
 8006faa:	f001 f82d 	bl	8008008 <USBH_BulkSendData>
 8006fae:	e76b      	b.n	8006e88 <USBH_MSC_BOT_Process+0x4c>
        MSC_Handle->hbot.state  = BOT_DATA_OUT;
 8006fb0:	2305      	movs	r3, #5
 8006fb2:	f886 3050 	strb.w	r3, [r6, #80]	; 0x50
  USBH_StatusTypeDef   status = USBH_BUSY;
 8006fb6:	2401      	movs	r4, #1
 8006fb8:	e766      	b.n	8006e88 <USBH_MSC_BOT_Process+0x4c>
        MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 8006fba:	230a      	movs	r3, #10
 8006fbc:	f886 3050 	strb.w	r3, [r6, #80]	; 0x50
  USBH_StatusTypeDef   status = USBH_BUSY;
 8006fc0:	2401      	movs	r4, #1
 8006fc2:	e761      	b.n	8006e88 <USBH_MSC_BOT_Process+0x4c>
      USBH_BulkReceiveData(phost, MSC_Handle->hbot.csw.data,
 8006fc4:	7933      	ldrb	r3, [r6, #4]
 8006fc6:	220d      	movs	r2, #13
 8006fc8:	f106 0178 	add.w	r1, r6, #120	; 0x78
 8006fcc:	f001 f832 	bl	8008034 <USBH_BulkReceiveData>
      MSC_Handle->hbot.state  = BOT_RECEIVE_CSW_WAIT;
 8006fd0:	2308      	movs	r3, #8
 8006fd2:	f886 3050 	strb.w	r3, [r6, #80]	; 0x50
  USBH_StatusTypeDef   status = USBH_BUSY;
 8006fd6:	2401      	movs	r4, #1
      break;
 8006fd8:	e756      	b.n	8006e88 <USBH_MSC_BOT_Process+0x4c>
      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 8006fda:	7931      	ldrb	r1, [r6, #4]
 8006fdc:	f001 fb04 	bl	80085e8 <USBH_LL_GetURBState>
      if (URB_Status == USBH_URB_DONE)
 8006fe0:	2801      	cmp	r0, #1
 8006fe2:	d003      	beq.n	8006fec <USBH_MSC_BOT_Process+0x1b0>
      else if (URB_Status == USBH_URB_STALL)
 8006fe4:	2805      	cmp	r0, #5
 8006fe6:	d00f      	beq.n	8007008 <USBH_MSC_BOT_Process+0x1cc>
  USBH_StatusTypeDef   status = USBH_BUSY;
 8006fe8:	2401      	movs	r4, #1
 8006fea:	e74d      	b.n	8006e88 <USBH_MSC_BOT_Process+0x4c>
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 8006fec:	2301      	movs	r3, #1
 8006fee:	f886 3050 	strb.w	r3, [r6, #80]	; 0x50
        MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 8006ff2:	f886 3052 	strb.w	r3, [r6, #82]	; 0x52
        CSW_Status = USBH_MSC_DecodeCSW(phost);
 8006ff6:	4628      	mov	r0, r5
 8006ff8:	f7ff febe 	bl	8006d78 <USBH_MSC_DecodeCSW>
        if (CSW_Status == BOT_CSW_CMD_PASSED)
 8006ffc:	4604      	mov	r4, r0
 8006ffe:	2800      	cmp	r0, #0
 8007000:	f43f af42 	beq.w	8006e88 <USBH_MSC_BOT_Process+0x4c>
          status = USBH_FAIL;
 8007004:	2402      	movs	r4, #2
 8007006:	e73f      	b.n	8006e88 <USBH_MSC_BOT_Process+0x4c>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 8007008:	2309      	movs	r3, #9
 800700a:	f886 3050 	strb.w	r3, [r6, #80]	; 0x50
  USBH_StatusTypeDef   status = USBH_BUSY;
 800700e:	2401      	movs	r4, #1
 8007010:	e73a      	b.n	8006e88 <USBH_MSC_BOT_Process+0x4c>
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 8007012:	2200      	movs	r2, #0
 8007014:	f7ff fed4 	bl	8006dc0 <USBH_MSC_BOT_Abort>
      if (error == USBH_OK)
 8007018:	b920      	cbnz	r0, 8007024 <USBH_MSC_BOT_Process+0x1e8>
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800701a:	2307      	movs	r3, #7
 800701c:	f886 3050 	strb.w	r3, [r6, #80]	; 0x50
  USBH_StatusTypeDef   status = USBH_BUSY;
 8007020:	2401      	movs	r4, #1
 8007022:	e731      	b.n	8006e88 <USBH_MSC_BOT_Process+0x4c>
      else if (error == USBH_UNRECOVERED_ERROR)
 8007024:	2804      	cmp	r0, #4
 8007026:	d001      	beq.n	800702c <USBH_MSC_BOT_Process+0x1f0>
  USBH_StatusTypeDef   status = USBH_BUSY;
 8007028:	2401      	movs	r4, #1
 800702a:	e72d      	b.n	8006e88 <USBH_MSC_BOT_Process+0x4c>
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800702c:	230b      	movs	r3, #11
 800702e:	f886 3050 	strb.w	r3, [r6, #80]	; 0x50
  USBH_StatusTypeDef   status = USBH_BUSY;
 8007032:	2401      	movs	r4, #1
 8007034:	e728      	b.n	8006e88 <USBH_MSC_BOT_Process+0x4c>
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 8007036:	2201      	movs	r2, #1
 8007038:	f7ff fec2 	bl	8006dc0 <USBH_MSC_BOT_Abort>
      if (error == USBH_OK)
 800703c:	b118      	cbz	r0, 8007046 <USBH_MSC_BOT_Process+0x20a>
        if (error == USBH_UNRECOVERED_ERROR)
 800703e:	2804      	cmp	r0, #4
 8007040:	d016      	beq.n	8007070 <USBH_MSC_BOT_Process+0x234>
  USBH_StatusTypeDef   status = USBH_BUSY;
 8007042:	2401      	movs	r4, #1
 8007044:	e720      	b.n	8006e88 <USBH_MSC_BOT_Process+0x4c>
        toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe);
 8007046:	7971      	ldrb	r1, [r6, #5]
 8007048:	4628      	mov	r0, r5
 800704a:	f001 faf6 	bl	800863a <USBH_LL_GetToggle>
        USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1U - toggle);
 800704e:	f1c0 0201 	rsb	r2, r0, #1
 8007052:	b2d2      	uxtb	r2, r2
 8007054:	7971      	ldrb	r1, [r6, #5]
 8007056:	4628      	mov	r0, r5
 8007058:	f001 fada 	bl	8008610 <USBH_LL_SetToggle>
        USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 800705c:	2200      	movs	r2, #0
 800705e:	7931      	ldrb	r1, [r6, #4]
 8007060:	4628      	mov	r0, r5
 8007062:	f001 fad5 	bl	8008610 <USBH_LL_SetToggle>
        MSC_Handle->hbot.state = BOT_ERROR_IN;
 8007066:	2309      	movs	r3, #9
 8007068:	f886 3050 	strb.w	r3, [r6, #80]	; 0x50
  USBH_StatusTypeDef   status = USBH_BUSY;
 800706c:	2401      	movs	r4, #1
 800706e:	e70b      	b.n	8006e88 <USBH_MSC_BOT_Process+0x4c>
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 8007070:	230b      	movs	r3, #11
 8007072:	f886 3050 	strb.w	r3, [r6, #80]	; 0x50
  USBH_StatusTypeDef   status = USBH_BUSY;
 8007076:	2401      	movs	r4, #1
 8007078:	e706      	b.n	8006e88 <USBH_MSC_BOT_Process+0x4c>
      status = USBH_MSC_BOT_REQ_Reset(phost);
 800707a:	f7ff feb2 	bl	8006de2 <USBH_MSC_BOT_REQ_Reset>
      if (status == USBH_OK)
 800707e:	4604      	mov	r4, r0
 8007080:	2800      	cmp	r0, #0
 8007082:	f47f af01 	bne.w	8006e88 <USBH_MSC_BOT_Process+0x4c>
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 8007086:	2301      	movs	r3, #1
 8007088:	f886 3050 	strb.w	r3, [r6, #80]	; 0x50
 800708c:	e6fc      	b.n	8006e88 <USBH_MSC_BOT_Process+0x4c>
  switch (MSC_Handle->hbot.state)
 800708e:	2401      	movs	r4, #1
 8007090:	e6fa      	b.n	8006e88 <USBH_MSC_BOT_Process+0x4c>

08007092 <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady(USBH_HandleTypeDef *phost,
                                               uint8_t lun)
{
 8007092:	b508      	push	{r3, lr}
 8007094:	4602      	mov	r2, r0
  USBH_StatusTypeDef    error = USBH_FAIL ;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8007096:	f8d0 337c 	ldr.w	r3, [r0, #892]	; 0x37c
 800709a:	69db      	ldr	r3, [r3, #28]

  switch (MSC_Handle->hbot.cmd_state)
 800709c:	f893 0052 	ldrb.w	r0, [r3, #82]	; 0x52
 80070a0:	2801      	cmp	r0, #1
 80070a2:	d003      	beq.n	80070ac <USBH_MSC_SCSI_TestUnitReady+0x1a>
 80070a4:	2802      	cmp	r0, #2
 80070a6:	d017      	beq.n	80070d8 <USBH_MSC_SCSI_TestUnitReady+0x46>
 80070a8:	2002      	movs	r0, #2
    default:
      break;
  }

  return error;
}
 80070aa:	bd08      	pop	{r3, pc}
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;
 80070ac:	2200      	movs	r2, #0
 80070ae:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 80070b0:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 80070b4:	210a      	movs	r1, #10
 80070b6:	f883 1062 	strb.w	r1, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 80070ba:	f8c3 2063 	str.w	r2, [r3, #99]	; 0x63
 80070be:	f8c3 2067 	str.w	r2, [r3, #103]	; 0x67
 80070c2:	f8c3 206b 	str.w	r2, [r3, #107]	; 0x6b
 80070c6:	f8c3 206f 	str.w	r2, [r3, #111]	; 0x6f
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 80070ca:	2201      	movs	r2, #1
 80070cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 80070d0:	2202      	movs	r2, #2
 80070d2:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      break;
 80070d6:	e7e8      	b.n	80070aa <USBH_MSC_SCSI_TestUnitReady+0x18>
      error = USBH_MSC_BOT_Process(phost, lun);
 80070d8:	4610      	mov	r0, r2
 80070da:	f7ff feaf 	bl	8006e3c <USBH_MSC_BOT_Process>
      break;
 80070de:	e7e4      	b.n	80070aa <USBH_MSC_SCSI_TestUnitReady+0x18>

080070e0 <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_CapacityTypeDef *capacity)
{
 80070e0:	b538      	push	{r3, r4, r5, lr}
 80070e2:	4603      	mov	r3, r0
  USBH_StatusTypeDef    error = USBH_BUSY ;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80070e4:	f8d0 037c 	ldr.w	r0, [r0, #892]	; 0x37c
 80070e8:	69c4      	ldr	r4, [r0, #28]

  switch (MSC_Handle->hbot.cmd_state)
 80070ea:	f894 0052 	ldrb.w	r0, [r4, #82]	; 0x52
 80070ee:	2801      	cmp	r0, #1
 80070f0:	d004      	beq.n	80070fc <USBH_MSC_SCSI_ReadCapacity+0x1c>
 80070f2:	4615      	mov	r5, r2
 80070f4:	2802      	cmp	r0, #2
 80070f6:	d020      	beq.n	800713a <USBH_MSC_SCSI_ReadCapacity+0x5a>
 80070f8:	2001      	movs	r0, #1
    default:
      break;
  }

  return error;
}
 80070fa:	bd38      	pop	{r3, r4, r5, pc}
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 80070fc:	2308      	movs	r3, #8
 80070fe:	65e3      	str	r3, [r4, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8007100:	2380      	movs	r3, #128	; 0x80
 8007102:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8007106:	230a      	movs	r3, #10
 8007108:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800710c:	2300      	movs	r3, #0
 800710e:	f8c4 3063 	str.w	r3, [r4, #99]	; 0x63
 8007112:	f8c4 3067 	str.w	r3, [r4, #103]	; 0x67
 8007116:	f8c4 306b 	str.w	r3, [r4, #107]	; 0x6b
 800711a:	f8c4 306f 	str.w	r3, [r4, #111]	; 0x6f
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10;
 800711e:	2325      	movs	r3, #37	; 0x25
 8007120:	f884 3063 	strb.w	r3, [r4, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8007124:	2301      	movs	r3, #1
 8007126:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800712a:	2302      	movs	r3, #2
 800712c:	f884 3052 	strb.w	r3, [r4, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 8007130:	f104 0310 	add.w	r3, r4, #16
 8007134:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
      break;
 8007138:	e7df      	b.n	80070fa <USBH_MSC_SCSI_ReadCapacity+0x1a>
      error = USBH_MSC_BOT_Process(phost, lun);
 800713a:	4618      	mov	r0, r3
 800713c:	f7ff fe7e 	bl	8006e3c <USBH_MSC_BOT_Process>
      if (error == USBH_OK)
 8007140:	2800      	cmp	r0, #0
 8007142:	d1da      	bne.n	80070fa <USBH_MSC_SCSI_ReadCapacity+0x1a>
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 8007144:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8007148:	78d3      	ldrb	r3, [r2, #3]
 800714a:	7891      	ldrb	r1, [r2, #2]
 800714c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 8007150:	7851      	ldrb	r1, [r2, #1]
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 8007152:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 8007156:	7812      	ldrb	r2, [r2, #0]
 8007158:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800715c:	602b      	str	r3, [r5, #0]
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
 800715e:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8007162:	79d3      	ldrb	r3, [r2, #7]
 8007164:	7992      	ldrb	r2, [r2, #6]
 8007166:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800716a:	80ab      	strh	r3, [r5, #4]
 800716c:	e7c5      	b.n	80070fa <USBH_MSC_SCSI_ReadCapacity+0x1a>

0800716e <USBH_MSC_SCSI_Inquiry>:
  * @param  capacity: pointer to the inquiry structure
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry(USBH_HandleTypeDef *phost, uint8_t lun,
                                         SCSI_StdInquiryDataTypeDef *inquiry)
{
 800716e:	b570      	push	{r4, r5, r6, lr}
  USBH_StatusTypeDef error = USBH_FAIL;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8007170:	f8d0 337c 	ldr.w	r3, [r0, #892]	; 0x37c
 8007174:	69dc      	ldr	r4, [r3, #28]

  switch (MSC_Handle->hbot.cmd_state)
 8007176:	f894 5052 	ldrb.w	r5, [r4, #82]	; 0x52
 800717a:	2d01      	cmp	r5, #1
 800717c:	d005      	beq.n	800718a <USBH_MSC_SCSI_Inquiry+0x1c>
 800717e:	4616      	mov	r6, r2
 8007180:	2d02      	cmp	r5, #2
 8007182:	d024      	beq.n	80071ce <USBH_MSC_SCSI_Inquiry+0x60>
 8007184:	2502      	movs	r5, #2
    default:
      break;
  }

  return error;
}
 8007186:	4628      	mov	r0, r5
 8007188:	bd70      	pop	{r4, r5, r6, pc}
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 800718a:	2224      	movs	r2, #36	; 0x24
 800718c:	65e2      	str	r2, [r4, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800718e:	2380      	movs	r3, #128	; 0x80
 8007190:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8007194:	230a      	movs	r3, #10
 8007196:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 800719a:	2300      	movs	r3, #0
 800719c:	f8c4 3063 	str.w	r3, [r4, #99]	; 0x63
 80071a0:	f8c4 3067 	str.w	r3, [r4, #103]	; 0x67
 80071a4:	f8a4 306b 	strh.w	r3, [r4, #107]	; 0x6b
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_INQUIRY;
 80071a8:	2312      	movs	r3, #18
 80071aa:	f884 3063 	strb.w	r3, [r4, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 80071ae:	0149      	lsls	r1, r1, #5
 80071b0:	f884 1064 	strb.w	r1, [r4, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[4]  = 0x24U;
 80071b4:	f884 2067 	strb.w	r2, [r4, #103]	; 0x67
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 80071b8:	2301      	movs	r3, #1
 80071ba:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 80071be:	2302      	movs	r3, #2
 80071c0:	f884 3052 	strb.w	r3, [r4, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 80071c4:	f104 0310 	add.w	r3, r4, #16
 80071c8:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
      break;
 80071cc:	e7db      	b.n	8007186 <USBH_MSC_SCSI_Inquiry+0x18>
      error = USBH_MSC_BOT_Process(phost, lun);
 80071ce:	f7ff fe35 	bl	8006e3c <USBH_MSC_BOT_Process>
      if (error == USBH_OK)
 80071d2:	4605      	mov	r5, r0
 80071d4:	2800      	cmp	r0, #0
 80071d6:	d1d6      	bne.n	8007186 <USBH_MSC_SCSI_Inquiry+0x18>
        USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 80071d8:	2222      	movs	r2, #34	; 0x22
 80071da:	2100      	movs	r1, #0
 80071dc:	4630      	mov	r0, r6
 80071de:	f001 fe1d 	bl	8008e1c <memset>
        inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1FU;
 80071e2:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 80071e6:	781b      	ldrb	r3, [r3, #0]
 80071e8:	f003 031f 	and.w	r3, r3, #31
 80071ec:	7073      	strb	r3, [r6, #1]
        inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5U;
 80071ee:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 80071f2:	781b      	ldrb	r3, [r3, #0]
 80071f4:	095b      	lsrs	r3, r3, #5
 80071f6:	7033      	strb	r3, [r6, #0]
        if (((uint32_t)MSC_Handle->hbot.pbuf[1] & 0x80U) == 0x80U)
 80071f8:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 80071fc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8007200:	2b00      	cmp	r3, #0
 8007202:	db17      	blt.n	8007234 <USBH_MSC_SCSI_Inquiry+0xc6>
        USBH_memcpy(inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8U);
 8007204:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8007208:	689a      	ldr	r2, [r3, #8]
 800720a:	68db      	ldr	r3, [r3, #12]
 800720c:	f8c6 2003 	str.w	r2, [r6, #3]
 8007210:	f8c6 3007 	str.w	r3, [r6, #7]
        USBH_memcpy(inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16U);
 8007214:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8007218:	6918      	ldr	r0, [r3, #16]
 800721a:	6959      	ldr	r1, [r3, #20]
 800721c:	699a      	ldr	r2, [r3, #24]
 800721e:	69db      	ldr	r3, [r3, #28]
 8007220:	60f0      	str	r0, [r6, #12]
 8007222:	6131      	str	r1, [r6, #16]
 8007224:	6172      	str	r2, [r6, #20]
 8007226:	61b3      	str	r3, [r6, #24]
        USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
 8007228:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800722c:	6a1b      	ldr	r3, [r3, #32]
 800722e:	f8c6 301d 	str.w	r3, [r6, #29]
 8007232:	e7a8      	b.n	8007186 <USBH_MSC_SCSI_Inquiry+0x18>
          inquiry->RemovableMedia = 1U;
 8007234:	2301      	movs	r3, #1
 8007236:	70b3      	strb	r3, [r6, #2]
 8007238:	e7e4      	b.n	8007204 <USBH_MSC_SCSI_Inquiry+0x96>

0800723a <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_SenseTypeDef *sense_data)
{
 800723a:	b538      	push	{r3, r4, r5, lr}
 800723c:	4603      	mov	r3, r0
  USBH_StatusTypeDef    error = USBH_FAIL ;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800723e:	f8d0 037c 	ldr.w	r0, [r0, #892]	; 0x37c
 8007242:	69c4      	ldr	r4, [r0, #28]

  switch (MSC_Handle->hbot.cmd_state)
 8007244:	f894 0052 	ldrb.w	r0, [r4, #82]	; 0x52
 8007248:	2801      	cmp	r0, #1
 800724a:	d004      	beq.n	8007256 <USBH_MSC_SCSI_RequestSense+0x1c>
 800724c:	4615      	mov	r5, r2
 800724e:	2802      	cmp	r0, #2
 8007250:	d025      	beq.n	800729e <USBH_MSC_SCSI_RequestSense+0x64>
 8007252:	2002      	movs	r0, #2
    default:
      break;
  }

  return error;
}
 8007254:	bd38      	pop	{r3, r4, r5, pc}
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 8007256:	220e      	movs	r2, #14
 8007258:	65e2      	str	r2, [r4, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800725a:	2380      	movs	r3, #128	; 0x80
 800725c:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8007260:	230a      	movs	r3, #10
 8007262:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8007266:	2300      	movs	r3, #0
 8007268:	f8c4 3063 	str.w	r3, [r4, #99]	; 0x63
 800726c:	f8c4 3067 	str.w	r3, [r4, #103]	; 0x67
 8007270:	f8c4 306b 	str.w	r3, [r4, #107]	; 0x6b
 8007274:	f8c4 306f 	str.w	r3, [r4, #111]	; 0x6f
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_REQUEST_SENSE;
 8007278:	2303      	movs	r3, #3
 800727a:	f884 3063 	strb.w	r3, [r4, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800727e:	0149      	lsls	r1, r1, #5
 8007280:	f884 1064 	strb.w	r1, [r4, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[4]  = DATA_LEN_REQUEST_SENSE;
 8007284:	f884 2067 	strb.w	r2, [r4, #103]	; 0x67
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8007288:	2301      	movs	r3, #1
 800728a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800728e:	2302      	movs	r3, #2
 8007290:	f884 3052 	strb.w	r3, [r4, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 8007294:	f104 0310 	add.w	r3, r4, #16
 8007298:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
      break;
 800729c:	e7da      	b.n	8007254 <USBH_MSC_SCSI_RequestSense+0x1a>
      error = USBH_MSC_BOT_Process(phost, lun);
 800729e:	4618      	mov	r0, r3
 80072a0:	f7ff fdcc 	bl	8006e3c <USBH_MSC_BOT_Process>
      if (error == USBH_OK)
 80072a4:	2800      	cmp	r0, #0
 80072a6:	d1d5      	bne.n	8007254 <USBH_MSC_SCSI_RequestSense+0x1a>
        sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0FU;
 80072a8:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 80072ac:	789b      	ldrb	r3, [r3, #2]
 80072ae:	f003 030f 	and.w	r3, r3, #15
 80072b2:	702b      	strb	r3, [r5, #0]
        sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 80072b4:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 80072b8:	7b1b      	ldrb	r3, [r3, #12]
 80072ba:	706b      	strb	r3, [r5, #1]
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 80072bc:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 80072c0:	7b5b      	ldrb	r3, [r3, #13]
 80072c2:	70ab      	strb	r3, [r5, #2]
 80072c4:	e7c6      	b.n	8007254 <USBH_MSC_SCSI_RequestSense+0x1a>

080072c6 <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                       uint8_t lun,
                                       uint32_t address,
                                       uint8_t *pbuf,
                                       uint32_t length)
{
 80072c6:	b538      	push	{r3, r4, r5, lr}
 80072c8:	4684      	mov	ip, r0
  USBH_StatusTypeDef    error = USBH_FAIL ;

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80072ca:	f8d0 037c 	ldr.w	r0, [r0, #892]	; 0x37c
 80072ce:	69c4      	ldr	r4, [r0, #28]

  switch (MSC_Handle->hbot.cmd_state)
 80072d0:	f894 0052 	ldrb.w	r0, [r4, #82]	; 0x52
 80072d4:	2801      	cmp	r0, #1
 80072d6:	d003      	beq.n	80072e0 <USBH_MSC_SCSI_Write+0x1a>
 80072d8:	2802      	cmp	r0, #2
 80072da:	d036      	beq.n	800734a <USBH_MSC_SCSI_Write+0x84>
 80072dc:	2002      	movs	r0, #2
    default:
      break;
  }

  return error;
}
 80072de:	bd38      	pop	{r3, r4, r5, pc}
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 80072e0:	f8b4 1098 	ldrh.w	r1, [r4, #152]	; 0x98
 80072e4:	9d04      	ldr	r5, [sp, #16]
 80072e6:	fb05 f101 	mul.w	r1, r5, r1
 80072ea:	65e1      	str	r1, [r4, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 80072ec:	2100      	movs	r1, #0
 80072ee:	f884 1060 	strb.w	r1, [r4, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 80072f2:	f04f 0c0a 	mov.w	ip, #10
 80072f6:	f884 c062 	strb.w	ip, [r4, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 80072fa:	f8c4 1063 	str.w	r1, [r4, #99]	; 0x63
 80072fe:	f8c4 1067 	str.w	r1, [r4, #103]	; 0x67
 8007302:	f8c4 106b 	str.w	r1, [r4, #107]	; 0x6b
 8007306:	f8c4 106f 	str.w	r1, [r4, #111]	; 0x6f
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_WRITE10;
 800730a:	212a      	movs	r1, #42	; 0x2a
 800730c:	f884 1063 	strb.w	r1, [r4, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 8007310:	f3c2 6107 	ubfx	r1, r2, #24, #8
 8007314:	f884 1065 	strb.w	r1, [r4, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 8007318:	f3c2 4107 	ubfx	r1, r2, #16, #8
 800731c:	f884 1066 	strb.w	r1, [r4, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 8007320:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8007324:	f884 1067 	strb.w	r1, [r4, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 8007328:	f884 2068 	strb.w	r2, [r4, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800732c:	f3c5 2207 	ubfx	r2, r5, #8, #8
 8007330:	f884 206a 	strb.w	r2, [r4, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 8007334:	f884 506b 	strb.w	r5, [r4, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8007338:	2201      	movs	r2, #1
 800733a:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800733e:	2202      	movs	r2, #2
 8007340:	f884 2052 	strb.w	r2, [r4, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 8007344:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
      break;
 8007348:	e7c9      	b.n	80072de <USBH_MSC_SCSI_Write+0x18>
      error = USBH_MSC_BOT_Process(phost, lun);
 800734a:	4660      	mov	r0, ip
 800734c:	f7ff fd76 	bl	8006e3c <USBH_MSC_BOT_Process>
      break;
 8007350:	e7c5      	b.n	80072de <USBH_MSC_SCSI_Write+0x18>

08007352 <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                      uint8_t lun,
                                      uint32_t address,
                                      uint8_t *pbuf,
                                      uint32_t length)
{
 8007352:	b538      	push	{r3, r4, r5, lr}
 8007354:	4684      	mov	ip, r0
  USBH_StatusTypeDef    error = USBH_FAIL ;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8007356:	f8d0 037c 	ldr.w	r0, [r0, #892]	; 0x37c
 800735a:	69c4      	ldr	r4, [r0, #28]

  switch (MSC_Handle->hbot.cmd_state)
 800735c:	f894 0052 	ldrb.w	r0, [r4, #82]	; 0x52
 8007360:	2801      	cmp	r0, #1
 8007362:	d003      	beq.n	800736c <USBH_MSC_SCSI_Read+0x1a>
 8007364:	2802      	cmp	r0, #2
 8007366:	d036      	beq.n	80073d6 <USBH_MSC_SCSI_Read+0x84>
 8007368:	2002      	movs	r0, #2
    default:
      break;
  }

  return error;
}
 800736a:	bd38      	pop	{r3, r4, r5, pc}
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800736c:	f8b4 1098 	ldrh.w	r1, [r4, #152]	; 0x98
 8007370:	9d04      	ldr	r5, [sp, #16]
 8007372:	fb05 f101 	mul.w	r1, r5, r1
 8007376:	65e1      	str	r1, [r4, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8007378:	2180      	movs	r1, #128	; 0x80
 800737a:	f884 1060 	strb.w	r1, [r4, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800737e:	210a      	movs	r1, #10
 8007380:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8007384:	2100      	movs	r1, #0
 8007386:	f8c4 1063 	str.w	r1, [r4, #99]	; 0x63
 800738a:	f8c4 1067 	str.w	r1, [r4, #103]	; 0x67
 800738e:	f8c4 106b 	str.w	r1, [r4, #107]	; 0x6b
 8007392:	f8c4 106f 	str.w	r1, [r4, #111]	; 0x6f
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ10;
 8007396:	2128      	movs	r1, #40	; 0x28
 8007398:	f884 1063 	strb.w	r1, [r4, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 800739c:	f3c2 6107 	ubfx	r1, r2, #24, #8
 80073a0:	f884 1065 	strb.w	r1, [r4, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 80073a4:	f3c2 4107 	ubfx	r1, r2, #16, #8
 80073a8:	f884 1066 	strb.w	r1, [r4, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 80073ac:	f3c2 2107 	ubfx	r1, r2, #8, #8
 80073b0:	f884 1067 	strb.w	r1, [r4, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 80073b4:	f884 2068 	strb.w	r2, [r4, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 80073b8:	f3c5 2207 	ubfx	r2, r5, #8, #8
 80073bc:	f884 206a 	strb.w	r2, [r4, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 80073c0:	f884 506b 	strb.w	r5, [r4, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 80073c4:	2201      	movs	r2, #1
 80073c6:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 80073ca:	2202      	movs	r2, #2
 80073cc:	f884 2052 	strb.w	r2, [r4, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 80073d0:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
      break;
 80073d4:	e7c9      	b.n	800736a <USBH_MSC_SCSI_Read+0x18>
      error = USBH_MSC_BOT_Process(phost, lun);
 80073d6:	4660      	mov	r0, ip
 80073d8:	f7ff fd30 	bl	8006e3c <USBH_MSC_BOT_Process>
      break;
 80073dc:	e7c5      	b.n	800736a <USBH_MSC_SCSI_Read+0x18>

080073de <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80073de:	4684      	mov	ip, r0
  uint32_t i = 0U;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80073e0:	2300      	movs	r3, #0
 80073e2:	e006      	b.n	80073f2 <DeInitStateMachine+0x14>
  {
    phost->Pipes[i] = 0U;
 80073e4:	f103 02e0 	add.w	r2, r3, #224	; 0xe0
 80073e8:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
 80073ec:	2100      	movs	r1, #0
 80073ee:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80073f0:	3301      	adds	r3, #1
 80073f2:	2b0e      	cmp	r3, #14
 80073f4:	d9f6      	bls.n	80073e4 <DeInitStateMachine+0x6>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80073f6:	2300      	movs	r3, #0
 80073f8:	e005      	b.n	8007406 <DeInitStateMachine+0x28>
  {
    phost->device.Data[i] = 0U;
 80073fa:	eb0c 0203 	add.w	r2, ip, r3
 80073fe:	2100      	movs	r1, #0
 8007400:	f882 111c 	strb.w	r1, [r2, #284]	; 0x11c
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007404:	3301      	adds	r3, #1
 8007406:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800740a:	d3f6      	bcc.n	80073fa <DeInitStateMachine+0x1c>
  }

  phost->gState = HOST_IDLE;
 800740c:	2000      	movs	r0, #0
 800740e:	f88c 0000 	strb.w	r0, [ip]
  phost->EnumState = ENUM_IDLE;
 8007412:	f88c 0001 	strb.w	r0, [ip, #1]
  phost->RequestState = CMD_SEND;
 8007416:	2301      	movs	r3, #1
 8007418:	f88c 3002 	strb.w	r3, [ip, #2]
  phost->Timer = 0U;
 800741c:	f8cc 03c4 	str.w	r0, [ip, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8007420:	f88c 3018 	strb.w	r3, [ip, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8007424:	2240      	movs	r2, #64	; 0x40
 8007426:	f88c 2006 	strb.w	r2, [ip, #6]
  phost->Control.errorcount = 0U;
 800742a:	f88c 0019 	strb.w	r0, [ip, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800742e:	f88c 031c 	strb.w	r0, [ip, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 8007432:	f88c 331d 	strb.w	r3, [ip, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8007436:	f88c 031f 	strb.w	r0, [ip, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800743a:	f88c 031e 	strb.w	r0, [ip, #798]	; 0x31e

  return USBH_OK;
}
 800743e:	4770      	bx	lr

08007440 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8007440:	b508      	push	{r3, lr}
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8007442:	7803      	ldrb	r3, [r0, #0]
 8007444:	b2db      	uxtb	r3, r3
 8007446:	2b0b      	cmp	r3, #11
 8007448:	d000      	beq.n	800744c <USBH_HandleSof+0xc>
  {
    phost->pActiveClass->SOFProcess(phost);
  }
}
 800744a:	bd08      	pop	{r3, pc}
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800744c:	f8d0 337c 	ldr.w	r3, [r0, #892]	; 0x37c
 8007450:	2b00      	cmp	r3, #0
 8007452:	d0fa      	beq.n	800744a <USBH_HandleSof+0xa>
    phost->pActiveClass->SOFProcess(phost);
 8007454:	699b      	ldr	r3, [r3, #24]
 8007456:	4798      	blx	r3
}
 8007458:	e7f7      	b.n	800744a <USBH_HandleSof+0xa>

0800745a <USBH_HandleEnum>:
{
 800745a:	b570      	push	{r4, r5, r6, lr}
 800745c:	b084      	sub	sp, #16
 800745e:	4604      	mov	r4, r0
  switch (phost->EnumState)
 8007460:	7845      	ldrb	r5, [r0, #1]
 8007462:	2d07      	cmp	r5, #7
 8007464:	f200 812c 	bhi.w	80076c0 <USBH_HandleEnum+0x266>
 8007468:	e8df f015 	tbh	[pc, r5, lsl #1]
 800746c:	00480008 	.word	0x00480008
 8007470:	009a0069 	.word	0x009a0069
 8007474:	00e500bf 	.word	0x00e500bf
 8007478:	011700fe 	.word	0x011700fe
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800747c:	2108      	movs	r1, #8
 800747e:	f000 fcfd 	bl	8007e7c <USBH_Get_DevDesc>
      if (ReqStatus == USBH_OK)
 8007482:	b118      	cbz	r0, 800748c <USBH_HandleEnum+0x32>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007484:	2803      	cmp	r0, #3
 8007486:	d021      	beq.n	80074cc <USBH_HandleEnum+0x72>
  USBH_StatusTypeDef Status = USBH_BUSY;
 8007488:	2501      	movs	r5, #1
 800748a:	e109      	b.n	80076a0 <USBH_HandleEnum+0x246>
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800748c:	f894 332d 	ldrb.w	r3, [r4, #813]	; 0x32d
 8007490:	71a3      	strb	r3, [r4, #6]
        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8007492:	2501      	movs	r5, #1
 8007494:	7065      	strb	r5, [r4, #1]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8007496:	9302      	str	r3, [sp, #8]
 8007498:	2600      	movs	r6, #0
 800749a:	9601      	str	r6, [sp, #4]
 800749c:	f894 331d 	ldrb.w	r3, [r4, #797]	; 0x31d
 80074a0:	9300      	str	r3, [sp, #0]
 80074a2:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
 80074a6:	2280      	movs	r2, #128	; 0x80
 80074a8:	7921      	ldrb	r1, [r4, #4]
 80074aa:	4620      	mov	r0, r4
 80074ac:	f000 fde5 	bl	800807a <USBH_OpenPipe>
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80074b0:	79a3      	ldrb	r3, [r4, #6]
 80074b2:	9302      	str	r3, [sp, #8]
 80074b4:	9601      	str	r6, [sp, #4]
 80074b6:	f894 331d 	ldrb.w	r3, [r4, #797]	; 0x31d
 80074ba:	9300      	str	r3, [sp, #0]
 80074bc:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
 80074c0:	4632      	mov	r2, r6
 80074c2:	7961      	ldrb	r1, [r4, #5]
 80074c4:	4620      	mov	r0, r4
 80074c6:	f000 fdd8 	bl	800807a <USBH_OpenPipe>
 80074ca:	e0e9      	b.n	80076a0 <USBH_HandleEnum+0x246>
        phost->device.EnumCnt++;
 80074cc:	f894 331e 	ldrb.w	r3, [r4, #798]	; 0x31e
 80074d0:	3301      	adds	r3, #1
 80074d2:	b2db      	uxtb	r3, r3
 80074d4:	f884 331e 	strb.w	r3, [r4, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80074d8:	2b03      	cmp	r3, #3
 80074da:	d903      	bls.n	80074e4 <USBH_HandleEnum+0x8a>
          phost->gState = HOST_ABORT_STATE;
 80074dc:	230d      	movs	r3, #13
 80074de:	7023      	strb	r3, [r4, #0]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80074e0:	2501      	movs	r5, #1
 80074e2:	e0dd      	b.n	80076a0 <USBH_HandleEnum+0x246>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80074e4:	7961      	ldrb	r1, [r4, #5]
 80074e6:	4620      	mov	r0, r4
 80074e8:	f000 fdef 	bl	80080ca <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80074ec:	7921      	ldrb	r1, [r4, #4]
 80074ee:	4620      	mov	r0, r4
 80074f0:	f000 fdeb 	bl	80080ca <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 80074f4:	2300      	movs	r3, #0
 80074f6:	7023      	strb	r3, [r4, #0]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80074f8:	2501      	movs	r5, #1
 80074fa:	e0d1      	b.n	80076a0 <USBH_HandleEnum+0x246>
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80074fc:	2112      	movs	r1, #18
 80074fe:	f000 fcbd 	bl	8007e7c <USBH_Get_DevDesc>
      if (ReqStatus == USBH_OK)
 8007502:	b910      	cbnz	r0, 800750a <USBH_HandleEnum+0xb0>
        phost->EnumState = ENUM_SET_ADDR;
 8007504:	2302      	movs	r3, #2
 8007506:	7063      	strb	r3, [r4, #1]
 8007508:	e0ca      	b.n	80076a0 <USBH_HandleEnum+0x246>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800750a:	2803      	cmp	r0, #3
 800750c:	f040 80c8 	bne.w	80076a0 <USBH_HandleEnum+0x246>
        phost->device.EnumCnt++;
 8007510:	f894 331e 	ldrb.w	r3, [r4, #798]	; 0x31e
 8007514:	3301      	adds	r3, #1
 8007516:	b2db      	uxtb	r3, r3
 8007518:	f884 331e 	strb.w	r3, [r4, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800751c:	2b03      	cmp	r3, #3
 800751e:	d902      	bls.n	8007526 <USBH_HandleEnum+0xcc>
          phost->gState = HOST_ABORT_STATE;
 8007520:	230d      	movs	r3, #13
 8007522:	7023      	strb	r3, [r4, #0]
 8007524:	e0bc      	b.n	80076a0 <USBH_HandleEnum+0x246>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8007526:	7961      	ldrb	r1, [r4, #5]
 8007528:	4620      	mov	r0, r4
 800752a:	f000 fdce 	bl	80080ca <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800752e:	7921      	ldrb	r1, [r4, #4]
 8007530:	4620      	mov	r0, r4
 8007532:	f000 fdca 	bl	80080ca <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007536:	2300      	movs	r3, #0
 8007538:	7063      	strb	r3, [r4, #1]
          phost->gState = HOST_IDLE;
 800753a:	7023      	strb	r3, [r4, #0]
 800753c:	e0b0      	b.n	80076a0 <USBH_HandleEnum+0x246>
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800753e:	2101      	movs	r1, #1
 8007540:	f000 fce6 	bl	8007f10 <USBH_SetAddress>
      if (ReqStatus == USBH_OK)
 8007544:	b118      	cbz	r0, 800754e <USBH_HandleEnum+0xf4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007546:	2803      	cmp	r0, #3
 8007548:	d024      	beq.n	8007594 <USBH_HandleEnum+0x13a>
  USBH_StatusTypeDef Status = USBH_BUSY;
 800754a:	2501      	movs	r5, #1
 800754c:	e0a8      	b.n	80076a0 <USBH_HandleEnum+0x246>
        USBH_Delay(2U);
 800754e:	2002      	movs	r0, #2
 8007550:	f001 f887 	bl	8008662 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8007554:	2501      	movs	r5, #1
 8007556:	f884 531c 	strb.w	r5, [r4, #796]	; 0x31c
        phost->EnumState = ENUM_GET_CFG_DESC;
 800755a:	2303      	movs	r3, #3
 800755c:	7063      	strb	r3, [r4, #1]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800755e:	79a3      	ldrb	r3, [r4, #6]
 8007560:	9302      	str	r3, [sp, #8]
 8007562:	2600      	movs	r6, #0
 8007564:	9601      	str	r6, [sp, #4]
 8007566:	f894 331d 	ldrb.w	r3, [r4, #797]	; 0x31d
 800756a:	9300      	str	r3, [sp, #0]
 800756c:	462b      	mov	r3, r5
 800756e:	2280      	movs	r2, #128	; 0x80
 8007570:	7921      	ldrb	r1, [r4, #4]
 8007572:	4620      	mov	r0, r4
 8007574:	f000 fd81 	bl	800807a <USBH_OpenPipe>
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007578:	79a3      	ldrb	r3, [r4, #6]
 800757a:	9302      	str	r3, [sp, #8]
 800757c:	9601      	str	r6, [sp, #4]
 800757e:	f894 331d 	ldrb.w	r3, [r4, #797]	; 0x31d
 8007582:	9300      	str	r3, [sp, #0]
 8007584:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
 8007588:	4632      	mov	r2, r6
 800758a:	7961      	ldrb	r1, [r4, #5]
 800758c:	4620      	mov	r0, r4
 800758e:	f000 fd74 	bl	800807a <USBH_OpenPipe>
 8007592:	e085      	b.n	80076a0 <USBH_HandleEnum+0x246>
        phost->gState = HOST_ABORT_STATE;
 8007594:	230d      	movs	r3, #13
 8007596:	7023      	strb	r3, [r4, #0]
        phost->EnumState = ENUM_IDLE;
 8007598:	2300      	movs	r3, #0
 800759a:	7063      	strb	r3, [r4, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800759c:	2501      	movs	r5, #1
 800759e:	e07f      	b.n	80076a0 <USBH_HandleEnum+0x246>
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 80075a0:	2109      	movs	r1, #9
 80075a2:	f000 fc84 	bl	8007eae <USBH_Get_CfgDesc>
      if (ReqStatus == USBH_OK)
 80075a6:	b918      	cbnz	r0, 80075b0 <USBH_HandleEnum+0x156>
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80075a8:	2304      	movs	r3, #4
 80075aa:	7063      	strb	r3, [r4, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80075ac:	2501      	movs	r5, #1
 80075ae:	e077      	b.n	80076a0 <USBH_HandleEnum+0x246>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80075b0:	2803      	cmp	r0, #3
 80075b2:	d001      	beq.n	80075b8 <USBH_HandleEnum+0x15e>
  USBH_StatusTypeDef Status = USBH_BUSY;
 80075b4:	2501      	movs	r5, #1
 80075b6:	e073      	b.n	80076a0 <USBH_HandleEnum+0x246>
        phost->device.EnumCnt++;
 80075b8:	f894 331e 	ldrb.w	r3, [r4, #798]	; 0x31e
 80075bc:	3301      	adds	r3, #1
 80075be:	b2db      	uxtb	r3, r3
 80075c0:	f884 331e 	strb.w	r3, [r4, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80075c4:	2b03      	cmp	r3, #3
 80075c6:	d903      	bls.n	80075d0 <USBH_HandleEnum+0x176>
          phost->gState = HOST_ABORT_STATE;
 80075c8:	230d      	movs	r3, #13
 80075ca:	7023      	strb	r3, [r4, #0]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80075cc:	2501      	movs	r5, #1
 80075ce:	e067      	b.n	80076a0 <USBH_HandleEnum+0x246>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80075d0:	7961      	ldrb	r1, [r4, #5]
 80075d2:	4620      	mov	r0, r4
 80075d4:	f000 fd79 	bl	80080ca <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80075d8:	7921      	ldrb	r1, [r4, #4]
 80075da:	4620      	mov	r0, r4
 80075dc:	f000 fd75 	bl	80080ca <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80075e0:	2300      	movs	r3, #0
 80075e2:	7063      	strb	r3, [r4, #1]
          phost->gState = HOST_IDLE;
 80075e4:	7023      	strb	r3, [r4, #0]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80075e6:	2501      	movs	r5, #1
 80075e8:	e05a      	b.n	80076a0 <USBH_HandleEnum+0x246>
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80075ea:	f8b0 133a 	ldrh.w	r1, [r0, #826]	; 0x33a
 80075ee:	f000 fc5e 	bl	8007eae <USBH_Get_CfgDesc>
      if (ReqStatus == USBH_OK)
 80075f2:	b918      	cbnz	r0, 80075fc <USBH_HandleEnum+0x1a2>
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80075f4:	2305      	movs	r3, #5
 80075f6:	7063      	strb	r3, [r4, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80075f8:	2501      	movs	r5, #1
 80075fa:	e051      	b.n	80076a0 <USBH_HandleEnum+0x246>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80075fc:	2803      	cmp	r0, #3
 80075fe:	d001      	beq.n	8007604 <USBH_HandleEnum+0x1aa>
  USBH_StatusTypeDef Status = USBH_BUSY;
 8007600:	2501      	movs	r5, #1
 8007602:	e04d      	b.n	80076a0 <USBH_HandleEnum+0x246>
        phost->device.EnumCnt++;
 8007604:	f894 331e 	ldrb.w	r3, [r4, #798]	; 0x31e
 8007608:	3301      	adds	r3, #1
 800760a:	b2db      	uxtb	r3, r3
 800760c:	f884 331e 	strb.w	r3, [r4, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8007610:	2b03      	cmp	r3, #3
 8007612:	d903      	bls.n	800761c <USBH_HandleEnum+0x1c2>
          phost->gState = HOST_ABORT_STATE;
 8007614:	230d      	movs	r3, #13
 8007616:	7023      	strb	r3, [r4, #0]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8007618:	2501      	movs	r5, #1
 800761a:	e041      	b.n	80076a0 <USBH_HandleEnum+0x246>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800761c:	7961      	ldrb	r1, [r4, #5]
 800761e:	4620      	mov	r0, r4
 8007620:	f000 fd53 	bl	80080ca <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8007624:	7921      	ldrb	r1, [r4, #4]
 8007626:	4620      	mov	r0, r4
 8007628:	f000 fd4f 	bl	80080ca <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800762c:	2300      	movs	r3, #0
 800762e:	7063      	strb	r3, [r4, #1]
          phost->gState = HOST_IDLE;
 8007630:	7023      	strb	r3, [r4, #0]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8007632:	2501      	movs	r5, #1
 8007634:	e034      	b.n	80076a0 <USBH_HandleEnum+0x246>
      if (phost->device.DevDesc.iManufacturer != 0U)
 8007636:	f890 1334 	ldrb.w	r1, [r0, #820]	; 0x334
 800763a:	b919      	cbnz	r1, 8007644 <USBH_HandleEnum+0x1ea>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800763c:	2306      	movs	r3, #6
 800763e:	7043      	strb	r3, [r0, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8007640:	2501      	movs	r5, #1
 8007642:	e02d      	b.n	80076a0 <USBH_HandleEnum+0x246>
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8007644:	23ff      	movs	r3, #255	; 0xff
 8007646:	f500 728e 	add.w	r2, r0, #284	; 0x11c
 800764a:	f000 fc49 	bl	8007ee0 <USBH_Get_StringDesc>
        if (ReqStatus == USBH_OK)
 800764e:	b918      	cbnz	r0, 8007658 <USBH_HandleEnum+0x1fe>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007650:	2306      	movs	r3, #6
 8007652:	7063      	strb	r3, [r4, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8007654:	2501      	movs	r5, #1
 8007656:	e023      	b.n	80076a0 <USBH_HandleEnum+0x246>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007658:	2803      	cmp	r0, #3
 800765a:	d001      	beq.n	8007660 <USBH_HandleEnum+0x206>
  USBH_StatusTypeDef Status = USBH_BUSY;
 800765c:	2501      	movs	r5, #1
 800765e:	e01f      	b.n	80076a0 <USBH_HandleEnum+0x246>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007660:	2306      	movs	r3, #6
 8007662:	7063      	strb	r3, [r4, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8007664:	2501      	movs	r5, #1
 8007666:	e01b      	b.n	80076a0 <USBH_HandleEnum+0x246>
      if (phost->device.DevDesc.iProduct != 0U)
 8007668:	f890 1335 	ldrb.w	r1, [r0, #821]	; 0x335
 800766c:	b919      	cbnz	r1, 8007676 <USBH_HandleEnum+0x21c>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800766e:	2307      	movs	r3, #7
 8007670:	7043      	strb	r3, [r0, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8007672:	2501      	movs	r5, #1
 8007674:	e014      	b.n	80076a0 <USBH_HandleEnum+0x246>
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007676:	23ff      	movs	r3, #255	; 0xff
 8007678:	f500 728e 	add.w	r2, r0, #284	; 0x11c
 800767c:	f000 fc30 	bl	8007ee0 <USBH_Get_StringDesc>
        if (ReqStatus == USBH_OK)
 8007680:	b918      	cbnz	r0, 800768a <USBH_HandleEnum+0x230>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007682:	2307      	movs	r3, #7
 8007684:	7063      	strb	r3, [r4, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8007686:	2501      	movs	r5, #1
 8007688:	e00a      	b.n	80076a0 <USBH_HandleEnum+0x246>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800768a:	2803      	cmp	r0, #3
 800768c:	d001      	beq.n	8007692 <USBH_HandleEnum+0x238>
  USBH_StatusTypeDef Status = USBH_BUSY;
 800768e:	2501      	movs	r5, #1
 8007690:	e006      	b.n	80076a0 <USBH_HandleEnum+0x246>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007692:	2307      	movs	r3, #7
 8007694:	7063      	strb	r3, [r4, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8007696:	2501      	movs	r5, #1
 8007698:	e002      	b.n	80076a0 <USBH_HandleEnum+0x246>
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800769a:	f890 5336 	ldrb.w	r5, [r0, #822]	; 0x336
 800769e:	b915      	cbnz	r5, 80076a6 <USBH_HandleEnum+0x24c>
}
 80076a0:	4628      	mov	r0, r5
 80076a2:	b004      	add	sp, #16
 80076a4:	bd70      	pop	{r4, r5, r6, pc}
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80076a6:	23ff      	movs	r3, #255	; 0xff
 80076a8:	f500 728e 	add.w	r2, r0, #284	; 0x11c
 80076ac:	4629      	mov	r1, r5
 80076ae:	f000 fc17 	bl	8007ee0 <USBH_Get_StringDesc>
        if (ReqStatus == USBH_OK)
 80076b2:	4605      	mov	r5, r0
 80076b4:	2800      	cmp	r0, #0
 80076b6:	d0f3      	beq.n	80076a0 <USBH_HandleEnum+0x246>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80076b8:	2803      	cmp	r0, #3
 80076ba:	d003      	beq.n	80076c4 <USBH_HandleEnum+0x26a>
  USBH_StatusTypeDef Status = USBH_BUSY;
 80076bc:	2501      	movs	r5, #1
 80076be:	e7ef      	b.n	80076a0 <USBH_HandleEnum+0x246>
  switch (phost->EnumState)
 80076c0:	2501      	movs	r5, #1
 80076c2:	e7ed      	b.n	80076a0 <USBH_HandleEnum+0x246>
          Status = USBH_OK;
 80076c4:	2500      	movs	r5, #0
 80076c6:	e7eb      	b.n	80076a0 <USBH_HandleEnum+0x246>

080076c8 <USBH_Init>:
  if (phost == NULL)
 80076c8:	b1d8      	cbz	r0, 8007702 <USBH_Init+0x3a>
{
 80076ca:	b570      	push	{r4, r5, r6, lr}
 80076cc:	460e      	mov	r6, r1
 80076ce:	4604      	mov	r4, r0
  phost->id = id;
 80076d0:	f880 23cc 	strb.w	r2, [r0, #972]	; 0x3cc
  phost->pActiveClass = NULL;
 80076d4:	2500      	movs	r5, #0
 80076d6:	f8c0 537c 	str.w	r5, [r0, #892]	; 0x37c
  phost->ClassNumber = 0U;
 80076da:	f8c0 5380 	str.w	r5, [r0, #896]	; 0x380
  DeInitStateMachine(phost);
 80076de:	f7ff fe7e 	bl	80073de <DeInitStateMachine>
  phost->device.PortEnabled = 0U;
 80076e2:	f884 5323 	strb.w	r5, [r4, #803]	; 0x323
  phost->device.is_connected = 0U;
 80076e6:	f884 5320 	strb.w	r5, [r4, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 80076ea:	f884 5321 	strb.w	r5, [r4, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80076ee:	f884 5322 	strb.w	r5, [r4, #802]	; 0x322
  if (pUsrFunc != NULL)
 80076f2:	b10e      	cbz	r6, 80076f8 <USBH_Init+0x30>
    phost->pUser = pUsrFunc;
 80076f4:	f8c4 63d4 	str.w	r6, [r4, #980]	; 0x3d4
  USBH_LL_Init(phost);
 80076f8:	4620      	mov	r0, r4
 80076fa:	f000 ff33 	bl	8008564 <USBH_LL_Init>
  return USBH_OK;
 80076fe:	2000      	movs	r0, #0
}
 8007700:	bd70      	pop	{r4, r5, r6, pc}
    return USBH_FAIL;
 8007702:	2002      	movs	r0, #2
}
 8007704:	4770      	bx	lr

08007706 <USBH_RegisterClass>:
  if (pclass != NULL)
 8007706:	460a      	mov	r2, r1
 8007708:	b151      	cbz	r1, 8007720 <USBH_RegisterClass+0x1a>
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800770a:	f8d0 3380 	ldr.w	r3, [r0, #896]	; 0x380
 800770e:	b94b      	cbnz	r3, 8007724 <USBH_RegisterClass+0x1e>
      phost->pClass[phost->ClassNumber++] = pclass;
 8007710:	1c59      	adds	r1, r3, #1
 8007712:	f8c0 1380 	str.w	r1, [r0, #896]	; 0x380
 8007716:	33de      	adds	r3, #222	; 0xde
 8007718:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      status = USBH_OK;
 800771c:	2000      	movs	r0, #0
 800771e:	4770      	bx	lr
    status = USBH_FAIL;
 8007720:	2002      	movs	r0, #2
 8007722:	4770      	bx	lr
      status = USBH_FAIL;
 8007724:	2002      	movs	r0, #2
}
 8007726:	4770      	bx	lr

08007728 <USBH_SelectInterface>:
  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8007728:	f890 333c 	ldrb.w	r3, [r0, #828]	; 0x33c
 800772c:	428b      	cmp	r3, r1
 800772e:	d903      	bls.n	8007738 <USBH_SelectInterface+0x10>
    phost->device.current_interface = interface;
 8007730:	f880 1324 	strb.w	r1, [r0, #804]	; 0x324
  USBH_StatusTypeDef status = USBH_OK;
 8007734:	2000      	movs	r0, #0
 8007736:	4770      	bx	lr
    status = USBH_FAIL;
 8007738:	2002      	movs	r0, #2
}
 800773a:	4770      	bx	lr

0800773c <USBH_FindInterface>:
{
 800773c:	b510      	push	{r4, lr}
 800773e:	4604      	mov	r4, r0
  uint8_t if_ix = 0U;
 8007740:	2000      	movs	r0, #0
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007742:	e00b      	b.n	800775c <USBH_FindInterface+0x20>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007744:	f04f 0c1a 	mov.w	ip, #26
 8007748:	fb0c 4e0e 	mla	lr, ip, lr, r4
 800774c:	f89e c349 	ldrb.w	ip, [lr, #841]	; 0x349
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007750:	459c      	cmp	ip, r3
 8007752:	d01c      	beq.n	800778e <USBH_FindInterface+0x52>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007754:	2bff      	cmp	r3, #255	; 0xff
 8007756:	d01a      	beq.n	800778e <USBH_FindInterface+0x52>
    if_ix++;
 8007758:	3001      	adds	r0, #1
 800775a:	b2c0      	uxtb	r0, r0
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800775c:	2801      	cmp	r0, #1
 800775e:	d815      	bhi.n	800778c <USBH_FindInterface+0x50>
    pif = &pcfg->Itf_Desc[if_ix];
 8007760:	4686      	mov	lr, r0
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007762:	f04f 0c1a 	mov.w	ip, #26
 8007766:	fb0c 4c00 	mla	ip, ip, r0, r4
 800776a:	f89c c347 	ldrb.w	ip, [ip, #839]	; 0x347
 800776e:	458c      	cmp	ip, r1
 8007770:	d001      	beq.n	8007776 <USBH_FindInterface+0x3a>
 8007772:	29ff      	cmp	r1, #255	; 0xff
 8007774:	d1f0      	bne.n	8007758 <USBH_FindInterface+0x1c>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007776:	f04f 0c1a 	mov.w	ip, #26
 800777a:	fb0c 4c0e 	mla	ip, ip, lr, r4
 800777e:	f89c c348 	ldrb.w	ip, [ip, #840]	; 0x348
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007782:	4594      	cmp	ip, r2
 8007784:	d0de      	beq.n	8007744 <USBH_FindInterface+0x8>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007786:	2aff      	cmp	r2, #255	; 0xff
 8007788:	d1e6      	bne.n	8007758 <USBH_FindInterface+0x1c>
 800778a:	e7db      	b.n	8007744 <USBH_FindInterface+0x8>
  return 0xFFU;
 800778c:	20ff      	movs	r0, #255	; 0xff
}
 800778e:	bd10      	pop	{r4, pc}

08007790 <USBH_Start>:
{
 8007790:	b510      	push	{r4, lr}
 8007792:	4604      	mov	r4, r0
  USBH_LL_Start(phost);
 8007794:	f000 ff73 	bl	800867e <USBH_LL_Start>
  USBH_LL_DriverVBUS(phost, TRUE);
 8007798:	2101      	movs	r1, #1
 800779a:	4620      	mov	r0, r4
 800779c:	f000 ff2a 	bl	80085f4 <USBH_LL_DriverVBUS>
}
 80077a0:	2000      	movs	r0, #0
 80077a2:	bd10      	pop	{r4, pc}

080077a4 <USBH_Process>:
{
 80077a4:	b530      	push	{r4, r5, lr}
 80077a6:	b087      	sub	sp, #28
 80077a8:	4604      	mov	r4, r0
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 80077aa:	2302      	movs	r3, #2
 80077ac:	f88d 3017 	strb.w	r3, [sp, #23]
  if (phost->device.is_disconnected == 1U)
 80077b0:	f890 3321 	ldrb.w	r3, [r0, #801]	; 0x321
 80077b4:	b2db      	uxtb	r3, r3
 80077b6:	2b01      	cmp	r3, #1
 80077b8:	d011      	beq.n	80077de <USBH_Process+0x3a>
  switch (phost->gState)
 80077ba:	7823      	ldrb	r3, [r4, #0]
 80077bc:	b2db      	uxtb	r3, r3
 80077be:	2b0b      	cmp	r3, #11
 80077c0:	d87b      	bhi.n	80078ba <USBH_Process+0x116>
 80077c2:	e8df f013 	tbh	[pc, r3, lsl #1]
 80077c6:	000f      	.short	0x000f
 80077c8:	00450021 	.word	0x00450021
 80077cc:	007a0105 	.word	0x007a0105
 80077d0:	00e3007d 	.word	0x00e3007d
 80077d4:	009c0092 	.word	0x009c0092
 80077d8:	00b700a6 	.word	0x00b700a6
 80077dc:	00fc      	.short	0x00fc
    phost->gState = HOST_DEV_DISCONNECTED;
 80077de:	2303      	movs	r3, #3
 80077e0:	7003      	strb	r3, [r0, #0]
 80077e2:	e7ea      	b.n	80077ba <USBH_Process+0x16>
      if (phost->device.is_connected)
 80077e4:	f894 3320 	ldrb.w	r3, [r4, #800]	; 0x320
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d066      	beq.n	80078ba <USBH_Process+0x116>
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 80077ec:	2301      	movs	r3, #1
 80077ee:	7023      	strb	r3, [r4, #0]
        USBH_Delay(200U);
 80077f0:	20c8      	movs	r0, #200	; 0xc8
 80077f2:	f000 ff36 	bl	8008662 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 80077f6:	4620      	mov	r0, r4
 80077f8:	f000 ff51 	bl	800869e <USBH_LL_ResetPort>
        phost->device.address = USBH_ADDRESS_DEFAULT;
 80077fc:	2300      	movs	r3, #0
 80077fe:	f884 331c 	strb.w	r3, [r4, #796]	; 0x31c
        phost->Timeout = 0U;
 8007802:	f8c4 33c8 	str.w	r3, [r4, #968]	; 0x3c8
 8007806:	e058      	b.n	80078ba <USBH_Process+0x116>
      if (phost->device.PortEnabled == 1U)
 8007808:	f894 3323 	ldrb.w	r3, [r4, #803]	; 0x323
 800780c:	2b01      	cmp	r3, #1
 800780e:	d00f      	beq.n	8007830 <USBH_Process+0x8c>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8007810:	f8d4 33c8 	ldr.w	r3, [r4, #968]	; 0x3c8
 8007814:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007818:	d913      	bls.n	8007842 <USBH_Process+0x9e>
          phost->device.RstCnt++;
 800781a:	f894 331f 	ldrb.w	r3, [r4, #799]	; 0x31f
 800781e:	3301      	adds	r3, #1
 8007820:	b2db      	uxtb	r3, r3
 8007822:	f884 331f 	strb.w	r3, [r4, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8007826:	2b03      	cmp	r3, #3
 8007828:	d908      	bls.n	800783c <USBH_Process+0x98>
            phost->gState = HOST_ABORT_STATE;
 800782a:	230d      	movs	r3, #13
 800782c:	7023      	strb	r3, [r4, #0]
 800782e:	e044      	b.n	80078ba <USBH_Process+0x116>
        phost->device.RstCnt = 0U;
 8007830:	2300      	movs	r3, #0
 8007832:	f884 331f 	strb.w	r3, [r4, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8007836:	2302      	movs	r3, #2
 8007838:	7023      	strb	r3, [r4, #0]
 800783a:	e03e      	b.n	80078ba <USBH_Process+0x116>
            phost->gState = HOST_IDLE;
 800783c:	2300      	movs	r3, #0
 800783e:	7023      	strb	r3, [r4, #0]
 8007840:	e03b      	b.n	80078ba <USBH_Process+0x116>
          phost->Timeout += 10U;
 8007842:	330a      	adds	r3, #10
 8007844:	f8c4 33c8 	str.w	r3, [r4, #968]	; 0x3c8
          USBH_Delay(10U);
 8007848:	200a      	movs	r0, #10
 800784a:	f000 ff0a 	bl	8008662 <USBH_Delay>
 800784e:	e034      	b.n	80078ba <USBH_Process+0x116>
      if (phost->pUser != NULL)
 8007850:	f8d4 33d4 	ldr.w	r3, [r4, #980]	; 0x3d4
 8007854:	b113      	cbz	r3, 800785c <USBH_Process+0xb8>
        phost->pUser(phost, HOST_USER_CONNECTION);
 8007856:	2104      	movs	r1, #4
 8007858:	4620      	mov	r0, r4
 800785a:	4798      	blx	r3
      USBH_Delay(100U);
 800785c:	2064      	movs	r0, #100	; 0x64
 800785e:	f000 ff00 	bl	8008662 <USBH_Delay>
      phost->device.speed = USBH_LL_GetSpeed(phost);
 8007862:	4620      	mov	r0, r4
 8007864:	f000 feaa 	bl	80085bc <USBH_LL_GetSpeed>
 8007868:	f884 031d 	strb.w	r0, [r4, #797]	; 0x31d
      phost->gState = HOST_ENUMERATION;
 800786c:	2305      	movs	r3, #5
 800786e:	7023      	strb	r3, [r4, #0]
      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8007870:	2100      	movs	r1, #0
 8007872:	4620      	mov	r0, r4
 8007874:	f000 fc16 	bl	80080a4 <USBH_AllocPipe>
 8007878:	7160      	strb	r0, [r4, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800787a:	2180      	movs	r1, #128	; 0x80
 800787c:	4620      	mov	r0, r4
 800787e:	f000 fc11 	bl	80080a4 <USBH_AllocPipe>
 8007882:	4601      	mov	r1, r0
 8007884:	7120      	strb	r0, [r4, #4]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007886:	79a3      	ldrb	r3, [r4, #6]
 8007888:	9302      	str	r3, [sp, #8]
 800788a:	2500      	movs	r5, #0
 800788c:	9501      	str	r5, [sp, #4]
 800788e:	f894 331d 	ldrb.w	r3, [r4, #797]	; 0x31d
 8007892:	9300      	str	r3, [sp, #0]
 8007894:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
 8007898:	2280      	movs	r2, #128	; 0x80
 800789a:	4620      	mov	r0, r4
 800789c:	f000 fbed 	bl	800807a <USBH_OpenPipe>
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80078a0:	79a3      	ldrb	r3, [r4, #6]
 80078a2:	9302      	str	r3, [sp, #8]
 80078a4:	9501      	str	r5, [sp, #4]
 80078a6:	f894 331d 	ldrb.w	r3, [r4, #797]	; 0x31d
 80078aa:	9300      	str	r3, [sp, #0]
 80078ac:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
 80078b0:	462a      	mov	r2, r5
 80078b2:	7961      	ldrb	r1, [r4, #5]
 80078b4:	4620      	mov	r0, r4
 80078b6:	f000 fbe0 	bl	800807a <USBH_OpenPipe>
}
 80078ba:	2000      	movs	r0, #0
 80078bc:	b007      	add	sp, #28
 80078be:	bd30      	pop	{r4, r5, pc}
      status = USBH_HandleEnum(phost);
 80078c0:	4620      	mov	r0, r4
 80078c2:	f7ff fdca 	bl	800745a <USBH_HandleEnum>
 80078c6:	f88d 0017 	strb.w	r0, [sp, #23]
      if (status == USBH_OK)
 80078ca:	f89d 3017 	ldrb.w	r3, [sp, #23]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d1f3      	bne.n	80078ba <USBH_Process+0x116>
        phost->device.current_interface = 0U;
 80078d2:	f884 3324 	strb.w	r3, [r4, #804]	; 0x324
        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80078d6:	f894 3337 	ldrb.w	r3, [r4, #823]	; 0x337
 80078da:	2b01      	cmp	r3, #1
 80078dc:	d002      	beq.n	80078e4 <USBH_Process+0x140>
          phost->gState = HOST_INPUT;
 80078de:	2307      	movs	r3, #7
 80078e0:	7023      	strb	r3, [r4, #0]
 80078e2:	e7ea      	b.n	80078ba <USBH_Process+0x116>
          phost->gState = HOST_SET_CONFIGURATION;
 80078e4:	2308      	movs	r3, #8
 80078e6:	7023      	strb	r3, [r4, #0]
 80078e8:	e7e7      	b.n	80078ba <USBH_Process+0x116>
      if (phost->pUser != NULL)
 80078ea:	f8d4 33d4 	ldr.w	r3, [r4, #980]	; 0x3d4
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d0e3      	beq.n	80078ba <USBH_Process+0x116>
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80078f2:	2101      	movs	r1, #1
 80078f4:	4620      	mov	r0, r4
 80078f6:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 80078f8:	2308      	movs	r3, #8
 80078fa:	7023      	strb	r3, [r4, #0]
 80078fc:	e7dd      	b.n	80078ba <USBH_Process+0x116>
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80078fe:	f894 133d 	ldrb.w	r1, [r4, #829]	; 0x33d
 8007902:	4620      	mov	r0, r4
 8007904:	f000 fb15 	bl	8007f32 <USBH_SetCfg>
 8007908:	2800      	cmp	r0, #0
 800790a:	d1d6      	bne.n	80078ba <USBH_Process+0x116>
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800790c:	2309      	movs	r3, #9
 800790e:	7023      	strb	r3, [r4, #0]
 8007910:	e7d3      	b.n	80078ba <USBH_Process+0x116>
      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 8007912:	f894 333f 	ldrb.w	r3, [r4, #831]	; 0x33f
 8007916:	f013 0f20 	tst.w	r3, #32
 800791a:	d102      	bne.n	8007922 <USBH_Process+0x17e>
        phost->gState = HOST_CHECK_CLASS;
 800791c:	230a      	movs	r3, #10
 800791e:	7023      	strb	r3, [r4, #0]
 8007920:	e7cb      	b.n	80078ba <USBH_Process+0x116>
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 8007922:	2101      	movs	r1, #1
 8007924:	4620      	mov	r0, r4
 8007926:	f000 fb15 	bl	8007f54 <USBH_SetFeature>
 800792a:	2800      	cmp	r0, #0
 800792c:	d1c5      	bne.n	80078ba <USBH_Process+0x116>
          phost->gState = HOST_CHECK_CLASS;
 800792e:	230a      	movs	r3, #10
 8007930:	7023      	strb	r3, [r4, #0]
 8007932:	e7c2      	b.n	80078ba <USBH_Process+0x116>
      if (phost->ClassNumber == 0U)
 8007934:	f8d4 3380 	ldr.w	r3, [r4, #896]	; 0x380
 8007938:	2b00      	cmp	r3, #0
 800793a:	d0be      	beq.n	80078ba <USBH_Process+0x116>
        phost->pActiveClass = NULL;
 800793c:	2300      	movs	r3, #0
 800793e:	f8c4 337c 	str.w	r3, [r4, #892]	; 0x37c
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007942:	b173      	cbz	r3, 8007962 <USBH_Process+0x1be>
        if (phost->pActiveClass != NULL)
 8007944:	f8d4 337c 	ldr.w	r3, [r4, #892]	; 0x37c
 8007948:	b1eb      	cbz	r3, 8007986 <USBH_Process+0x1e2>
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800794a:	689b      	ldr	r3, [r3, #8]
 800794c:	4620      	mov	r0, r4
 800794e:	4798      	blx	r3
 8007950:	b9b0      	cbnz	r0, 8007980 <USBH_Process+0x1dc>
            phost->gState = HOST_CLASS_REQUEST;
 8007952:	2306      	movs	r3, #6
 8007954:	7023      	strb	r3, [r4, #0]
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8007956:	f8d4 33d4 	ldr.w	r3, [r4, #980]	; 0x3d4
 800795a:	2103      	movs	r1, #3
 800795c:	4620      	mov	r0, r4
 800795e:	4798      	blx	r3
 8007960:	e7ab      	b.n	80078ba <USBH_Process+0x116>
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8007962:	f103 02de 	add.w	r2, r3, #222	; 0xde
 8007966:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800796a:	7910      	ldrb	r0, [r2, #4]
 800796c:	f894 1347 	ldrb.w	r1, [r4, #839]	; 0x347
 8007970:	4288      	cmp	r0, r1
 8007972:	d002      	beq.n	800797a <USBH_Process+0x1d6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007974:	3301      	adds	r3, #1
 8007976:	b2db      	uxtb	r3, r3
 8007978:	e7e3      	b.n	8007942 <USBH_Process+0x19e>
            phost->pActiveClass = phost->pClass[idx];
 800797a:	f8c4 237c 	str.w	r2, [r4, #892]	; 0x37c
            break;
 800797e:	e7e1      	b.n	8007944 <USBH_Process+0x1a0>
            phost->gState = HOST_ABORT_STATE;
 8007980:	230d      	movs	r3, #13
 8007982:	7023      	strb	r3, [r4, #0]
 8007984:	e799      	b.n	80078ba <USBH_Process+0x116>
          phost->gState = HOST_ABORT_STATE;
 8007986:	230d      	movs	r3, #13
 8007988:	7023      	strb	r3, [r4, #0]
 800798a:	e796      	b.n	80078ba <USBH_Process+0x116>
      if (phost->pActiveClass != NULL)
 800798c:	f8d4 337c 	ldr.w	r3, [r4, #892]	; 0x37c
 8007990:	b193      	cbz	r3, 80079b8 <USBH_Process+0x214>
        status = phost->pActiveClass->Requests(phost);
 8007992:	691b      	ldr	r3, [r3, #16]
 8007994:	4620      	mov	r0, r4
 8007996:	4798      	blx	r3
 8007998:	f88d 0017 	strb.w	r0, [sp, #23]
        if (status == USBH_OK)
 800799c:	f89d 3017 	ldrb.w	r3, [sp, #23]
 80079a0:	b913      	cbnz	r3, 80079a8 <USBH_Process+0x204>
          phost->gState = HOST_CLASS;
 80079a2:	230b      	movs	r3, #11
 80079a4:	7023      	strb	r3, [r4, #0]
 80079a6:	e788      	b.n	80078ba <USBH_Process+0x116>
        else if (status == USBH_FAIL)
 80079a8:	f89d 3017 	ldrb.w	r3, [sp, #23]
 80079ac:	b2db      	uxtb	r3, r3
 80079ae:	2b02      	cmp	r3, #2
 80079b0:	d183      	bne.n	80078ba <USBH_Process+0x116>
          phost->gState = HOST_ABORT_STATE;
 80079b2:	230d      	movs	r3, #13
 80079b4:	7023      	strb	r3, [r4, #0]
          USBH_ErrLog("Device not responding Please Unplug.");
 80079b6:	e780      	b.n	80078ba <USBH_Process+0x116>
        phost->gState = HOST_ABORT_STATE;
 80079b8:	230d      	movs	r3, #13
 80079ba:	7023      	strb	r3, [r4, #0]
 80079bc:	e77d      	b.n	80078ba <USBH_Process+0x116>
      if (phost->pActiveClass != NULL)
 80079be:	f8d4 337c 	ldr.w	r3, [r4, #892]	; 0x37c
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	f43f af79 	beq.w	80078ba <USBH_Process+0x116>
        phost->pActiveClass->BgndProcess(phost);
 80079c8:	695b      	ldr	r3, [r3, #20]
 80079ca:	4620      	mov	r0, r4
 80079cc:	4798      	blx	r3
 80079ce:	e774      	b.n	80078ba <USBH_Process+0x116>
      phost->device.is_disconnected = 0U;
 80079d0:	2300      	movs	r3, #0
 80079d2:	f884 3321 	strb.w	r3, [r4, #801]	; 0x321
      DeInitStateMachine(phost);
 80079d6:	4620      	mov	r0, r4
 80079d8:	f7ff fd01 	bl	80073de <DeInitStateMachine>
      if (phost->pActiveClass != NULL)
 80079dc:	f8d4 337c 	ldr.w	r3, [r4, #892]	; 0x37c
 80079e0:	b12b      	cbz	r3, 80079ee <USBH_Process+0x24a>
        phost->pActiveClass->DeInit(phost);
 80079e2:	68db      	ldr	r3, [r3, #12]
 80079e4:	4620      	mov	r0, r4
 80079e6:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80079e8:	2300      	movs	r3, #0
 80079ea:	f8c4 337c 	str.w	r3, [r4, #892]	; 0x37c
      if (phost->pUser != NULL)
 80079ee:	f8d4 33d4 	ldr.w	r3, [r4, #980]	; 0x3d4
 80079f2:	b113      	cbz	r3, 80079fa <USBH_Process+0x256>
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 80079f4:	2105      	movs	r1, #5
 80079f6:	4620      	mov	r0, r4
 80079f8:	4798      	blx	r3
      if (phost->device.is_ReEnumerated == 1U)
 80079fa:	f894 3322 	ldrb.w	r3, [r4, #802]	; 0x322
 80079fe:	b2db      	uxtb	r3, r3
 8007a00:	2b01      	cmp	r3, #1
 8007a02:	d003      	beq.n	8007a0c <USBH_Process+0x268>
        USBH_LL_Start(phost);
 8007a04:	4620      	mov	r0, r4
 8007a06:	f000 fe3a 	bl	800867e <USBH_LL_Start>
 8007a0a:	e756      	b.n	80078ba <USBH_Process+0x116>
        phost->device.is_ReEnumerated = 0U;
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	f884 3322 	strb.w	r3, [r4, #802]	; 0x322
        USBH_Start(phost);
 8007a12:	4620      	mov	r0, r4
 8007a14:	f7ff febc 	bl	8007790 <USBH_Start>
 8007a18:	e74f      	b.n	80078ba <USBH_Process+0x116>

08007a1a <USBH_LL_SetTimer>:
  phost->Timer = time;
 8007a1a:	f8c0 13c4 	str.w	r1, [r0, #964]	; 0x3c4
}
 8007a1e:	4770      	bx	lr

08007a20 <USBH_LL_IncTimer>:
{
 8007a20:	b508      	push	{r3, lr}
  phost->Timer++;
 8007a22:	f8d0 23c4 	ldr.w	r2, [r0, #964]	; 0x3c4
 8007a26:	3201      	adds	r2, #1
 8007a28:	f8c0 23c4 	str.w	r2, [r0, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8007a2c:	f7ff fd08 	bl	8007440 <USBH_HandleSof>
}
 8007a30:	bd08      	pop	{r3, pc}

08007a32 <USBH_LL_PortEnabled>:
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
  phost->device.PortEnabled = 1U;
 8007a32:	2301      	movs	r3, #1
 8007a34:	f880 3323 	strb.w	r3, [r0, #803]	; 0x323
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
}
 8007a38:	4770      	bx	lr

08007a3a <USBH_LL_PortDisabled>:
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
  phost->device.PortEnabled = 0U;
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	f880 3323 	strb.w	r3, [r0, #803]	; 0x323

  return;
}
 8007a40:	4770      	bx	lr

08007a42 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8007a42:	4603      	mov	r3, r0
  phost->device.is_connected = 1U;
 8007a44:	2201      	movs	r2, #1
 8007a46:	f880 2320 	strb.w	r2, [r0, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8007a4a:	2000      	movs	r0, #0
 8007a4c:	f883 0321 	strb.w	r0, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8007a50:	f883 0322 	strb.w	r0, [r3, #802]	; 0x322
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
}
 8007a54:	4770      	bx	lr

08007a56 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8007a56:	b538      	push	{r3, r4, r5, lr}
 8007a58:	4604      	mov	r4, r0
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8007a5a:	2301      	movs	r3, #1
 8007a5c:	f880 3321 	strb.w	r3, [r0, #801]	; 0x321
  phost->device.is_connected = 0U;
 8007a60:	2500      	movs	r5, #0
 8007a62:	f880 5320 	strb.w	r5, [r0, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8007a66:	f880 5323 	strb.w	r5, [r0, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 8007a6a:	f000 fe10 	bl	800868e <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 8007a6e:	7921      	ldrb	r1, [r4, #4]
 8007a70:	4620      	mov	r0, r4
 8007a72:	f000 fb2a 	bl	80080ca <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 8007a76:	7961      	ldrb	r1, [r4, #5]
 8007a78:	4620      	mov	r0, r4
 8007a7a:	f000 fb26 	bl	80080ca <USBH_FreePipe>
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
}
 8007a7e:	4628      	mov	r0, r5
 8007a80:	bd38      	pop	{r3, r4, r5, pc}

08007a82 <USBH_ParseDevDesc>:
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 8007a82:	780b      	ldrb	r3, [r1, #0]
 8007a84:	7003      	strb	r3, [r0, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 8007a86:	784b      	ldrb	r3, [r1, #1]
 8007a88:	7043      	strb	r3, [r0, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8007a8a:	788b      	ldrb	r3, [r1, #2]
 8007a8c:	f891 c003 	ldrb.w	ip, [r1, #3]
 8007a90:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 8007a94:	8043      	strh	r3, [r0, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8007a96:	790b      	ldrb	r3, [r1, #4]
 8007a98:	7103      	strb	r3, [r0, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8007a9a:	794b      	ldrb	r3, [r1, #5]
 8007a9c:	7143      	strb	r3, [r0, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8007a9e:	798b      	ldrb	r3, [r1, #6]
 8007aa0:	7183      	strb	r3, [r0, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8007aa2:	79cb      	ldrb	r3, [r1, #7]
 8007aa4:	71c3      	strb	r3, [r0, #7]

  if (length > 8U)
 8007aa6:	2a08      	cmp	r2, #8
 8007aa8:	d916      	bls.n	8007ad8 <USBH_ParseDevDesc+0x56>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8007aaa:	7a0b      	ldrb	r3, [r1, #8]
 8007aac:	7a4a      	ldrb	r2, [r1, #9]
 8007aae:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8007ab2:	8103      	strh	r3, [r0, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 8007ab4:	7a8b      	ldrb	r3, [r1, #10]
 8007ab6:	7aca      	ldrb	r2, [r1, #11]
 8007ab8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8007abc:	8143      	strh	r3, [r0, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8007abe:	7b0b      	ldrb	r3, [r1, #12]
 8007ac0:	7b4a      	ldrb	r2, [r1, #13]
 8007ac2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8007ac6:	8183      	strh	r3, [r0, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 8007ac8:	7b8b      	ldrb	r3, [r1, #14]
 8007aca:	7383      	strb	r3, [r0, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 8007acc:	7bcb      	ldrb	r3, [r1, #15]
 8007ace:	73c3      	strb	r3, [r0, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 8007ad0:	7c0b      	ldrb	r3, [r1, #16]
 8007ad2:	7403      	strb	r3, [r0, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 8007ad4:	7c4b      	ldrb	r3, [r1, #17]
 8007ad6:	7443      	strb	r3, [r0, #17]
  }
}
 8007ad8:	4770      	bx	lr

08007ada <USBH_ParseInterfaceDesc>:
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8007ada:	780b      	ldrb	r3, [r1, #0]
 8007adc:	7003      	strb	r3, [r0, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8007ade:	784b      	ldrb	r3, [r1, #1]
 8007ae0:	7043      	strb	r3, [r0, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8007ae2:	788b      	ldrb	r3, [r1, #2]
 8007ae4:	7083      	strb	r3, [r0, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8007ae6:	78cb      	ldrb	r3, [r1, #3]
 8007ae8:	70c3      	strb	r3, [r0, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8007aea:	790b      	ldrb	r3, [r1, #4]
 8007aec:	7103      	strb	r3, [r0, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8007aee:	794b      	ldrb	r3, [r1, #5]
 8007af0:	7143      	strb	r3, [r0, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8007af2:	798b      	ldrb	r3, [r1, #6]
 8007af4:	7183      	strb	r3, [r0, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8007af6:	79cb      	ldrb	r3, [r1, #7]
 8007af8:	71c3      	strb	r3, [r0, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8007afa:	7a0b      	ldrb	r3, [r1, #8]
 8007afc:	7203      	strb	r3, [r0, #8]
}
 8007afe:	4770      	bx	lr

08007b00 <USBH_ParseEPDesc>:
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 8007b00:	780b      	ldrb	r3, [r1, #0]
 8007b02:	7003      	strb	r3, [r0, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8007b04:	784b      	ldrb	r3, [r1, #1]
 8007b06:	7043      	strb	r3, [r0, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 8007b08:	788b      	ldrb	r3, [r1, #2]
 8007b0a:	7083      	strb	r3, [r0, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8007b0c:	78cb      	ldrb	r3, [r1, #3]
 8007b0e:	70c3      	strb	r3, [r0, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 8007b10:	790b      	ldrb	r3, [r1, #4]
 8007b12:	794a      	ldrb	r2, [r1, #5]
 8007b14:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8007b18:	8083      	strh	r3, [r0, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 8007b1a:	798b      	ldrb	r3, [r1, #6]
 8007b1c:	7183      	strb	r3, [r0, #6]
}
 8007b1e:	4770      	bx	lr

08007b20 <USBH_ParseStringDesc>:
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8007b20:	7843      	ldrb	r3, [r0, #1]
 8007b22:	2b03      	cmp	r3, #3
 8007b24:	d000      	beq.n	8007b28 <USBH_ParseStringDesc+0x8>
      *pdest =  psrc[idx];
      pdest++;
    }
    *pdest = 0U; /* mark end of string */
  }
}
 8007b26:	4770      	bx	lr
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8007b28:	7803      	ldrb	r3, [r0, #0]
 8007b2a:	3b02      	subs	r3, #2
 8007b2c:	429a      	cmp	r2, r3
 8007b2e:	bf28      	it	cs
 8007b30:	461a      	movcs	r2, r3
 8007b32:	b292      	uxth	r2, r2
    for (idx = 0U; idx < strlength; idx += 2U)
 8007b34:	2300      	movs	r3, #0
 8007b36:	e007      	b.n	8007b48 <USBH_ParseStringDesc+0x28>
      *pdest =  psrc[idx];
 8007b38:	eb00 0c03 	add.w	ip, r0, r3
 8007b3c:	f89c c002 	ldrb.w	ip, [ip, #2]
 8007b40:	f801 cb01 	strb.w	ip, [r1], #1
    for (idx = 0U; idx < strlength; idx += 2U)
 8007b44:	3302      	adds	r3, #2
 8007b46:	b29b      	uxth	r3, r3
 8007b48:	4293      	cmp	r3, r2
 8007b4a:	d3f5      	bcc.n	8007b38 <USBH_ParseStringDesc+0x18>
    *pdest = 0U; /* mark end of string */
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	700b      	strb	r3, [r1, #0]
}
 8007b50:	e7e9      	b.n	8007b26 <USBH_ParseStringDesc+0x6>

08007b52 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8007b52:	b530      	push	{r4, r5, lr}
 8007b54:	b083      	sub	sp, #12
 8007b56:	4604      	mov	r4, r0
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;

  switch (phost->Control.state)
 8007b58:	7e05      	ldrb	r5, [r0, #24]
 8007b5a:	1e6b      	subs	r3, r5, #1
 8007b5c:	2b0a      	cmp	r3, #10
 8007b5e:	f200 80de 	bhi.w	8007d1e <USBH_HandleControl+0x1cc>
 8007b62:	e8df f003 	tbb	[pc, r3]
 8007b66:	1006      	.short	0x1006
 8007b68:	61544135 	.word	0x61544135
 8007b6c:	aa9d8a7e 	.word	0xaa9d8a7e
 8007b70:	c1          	.byte	0xc1
 8007b71:	00          	.byte	0x00
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8007b72:	7942      	ldrb	r2, [r0, #5]
 8007b74:	f100 0110 	add.w	r1, r0, #16
 8007b78:	f000 fa0f 	bl	8007f9a <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8007b7c:	2302      	movs	r3, #2
 8007b7e:	7623      	strb	r3, [r4, #24]
    default:
      break;
  }

  return status;
}
 8007b80:	4628      	mov	r0, r5
 8007b82:	b003      	add	sp, #12
 8007b84:	bd30      	pop	{r4, r5, pc}
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007b86:	7941      	ldrb	r1, [r0, #5]
 8007b88:	f000 fd2e 	bl	80085e8 <USBH_LL_GetURBState>
 8007b8c:	4605      	mov	r5, r0
      if (URB_Status == USBH_URB_DONE)
 8007b8e:	2801      	cmp	r0, #1
 8007b90:	d005      	beq.n	8007b9e <USBH_HandleControl+0x4c>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8007b92:	2804      	cmp	r0, #4
 8007b94:	d018      	beq.n	8007bc8 <USBH_HandleControl+0x76>
 8007b96:	2802      	cmp	r0, #2
 8007b98:	d016      	beq.n	8007bc8 <USBH_HandleControl+0x76>
  USBH_StatusTypeDef status = USBH_BUSY;
 8007b9a:	2501      	movs	r5, #1
 8007b9c:	e7f0      	b.n	8007b80 <USBH_HandleControl+0x2e>
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8007b9e:	7c23      	ldrb	r3, [r4, #16]
        if (phost->Control.setup.b.wLength.w != 0U)
 8007ba0:	8ae2      	ldrh	r2, [r4, #22]
 8007ba2:	b142      	cbz	r2, 8007bb6 <USBH_HandleControl+0x64>
          if (direction == USB_D2H)
 8007ba4:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007ba8:	d102      	bne.n	8007bb0 <USBH_HandleControl+0x5e>
            phost->Control.state = CTRL_DATA_OUT;
 8007baa:	2305      	movs	r3, #5
 8007bac:	7623      	strb	r3, [r4, #24]
 8007bae:	e7e7      	b.n	8007b80 <USBH_HandleControl+0x2e>
            phost->Control.state = CTRL_DATA_IN;
 8007bb0:	2303      	movs	r3, #3
 8007bb2:	7623      	strb	r3, [r4, #24]
 8007bb4:	e7e4      	b.n	8007b80 <USBH_HandleControl+0x2e>
          if (direction == USB_D2H)
 8007bb6:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007bba:	d102      	bne.n	8007bc2 <USBH_HandleControl+0x70>
            phost->Control.state = CTRL_STATUS_IN;
 8007bbc:	2307      	movs	r3, #7
 8007bbe:	7623      	strb	r3, [r4, #24]
 8007bc0:	e7de      	b.n	8007b80 <USBH_HandleControl+0x2e>
            phost->Control.state = CTRL_STATUS_OUT;
 8007bc2:	2309      	movs	r3, #9
 8007bc4:	7623      	strb	r3, [r4, #24]
 8007bc6:	e7db      	b.n	8007b80 <USBH_HandleControl+0x2e>
          phost->Control.state = CTRL_ERROR;
 8007bc8:	230b      	movs	r3, #11
 8007bca:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 8007bcc:	2501      	movs	r5, #1
 8007bce:	e7d7      	b.n	8007b80 <USBH_HandleControl+0x2e>
      phost->Control.timer = (uint16_t)phost->Timer;
 8007bd0:	f8d0 33c4 	ldr.w	r3, [r0, #964]	; 0x3c4
 8007bd4:	81c3      	strh	r3, [r0, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 8007bd6:	7903      	ldrb	r3, [r0, #4]
 8007bd8:	8982      	ldrh	r2, [r0, #12]
 8007bda:	6881      	ldr	r1, [r0, #8]
 8007bdc:	f000 fa04 	bl	8007fe8 <USBH_CtlReceiveData>
      phost->Control.state = CTRL_DATA_IN_WAIT;
 8007be0:	2304      	movs	r3, #4
 8007be2:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 8007be4:	2501      	movs	r5, #1
      break;
 8007be6:	e7cb      	b.n	8007b80 <USBH_HandleControl+0x2e>
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007be8:	7901      	ldrb	r1, [r0, #4]
 8007bea:	f000 fcfd 	bl	80085e8 <USBH_LL_GetURBState>
      if (URB_Status == USBH_URB_DONE)
 8007bee:	2801      	cmp	r0, #1
 8007bf0:	d006      	beq.n	8007c00 <USBH_HandleControl+0xae>
      if (URB_Status == USBH_URB_STALL)
 8007bf2:	2805      	cmp	r0, #5
 8007bf4:	f000 8095 	beq.w	8007d22 <USBH_HandleControl+0x1d0>
        if (URB_Status == USBH_URB_ERROR)
 8007bf8:	2804      	cmp	r0, #4
 8007bfa:	d004      	beq.n	8007c06 <USBH_HandleControl+0xb4>
  USBH_StatusTypeDef status = USBH_BUSY;
 8007bfc:	2501      	movs	r5, #1
 8007bfe:	e7bf      	b.n	8007b80 <USBH_HandleControl+0x2e>
        phost->Control.state = CTRL_STATUS_OUT;
 8007c00:	2309      	movs	r3, #9
 8007c02:	7623      	strb	r3, [r4, #24]
 8007c04:	e7f5      	b.n	8007bf2 <USBH_HandleControl+0xa0>
          phost->Control.state = CTRL_ERROR;
 8007c06:	230b      	movs	r3, #11
 8007c08:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 8007c0a:	2501      	movs	r5, #1
 8007c0c:	e7b8      	b.n	8007b80 <USBH_HandleControl+0x2e>
      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8007c0e:	2501      	movs	r5, #1
 8007c10:	9500      	str	r5, [sp, #0]
 8007c12:	7943      	ldrb	r3, [r0, #5]
 8007c14:	8982      	ldrh	r2, [r0, #12]
 8007c16:	6881      	ldr	r1, [r0, #8]
 8007c18:	f000 f9d0 	bl	8007fbc <USBH_CtlSendData>
      phost->Control.timer = (uint16_t)phost->Timer;
 8007c1c:	f8d4 33c4 	ldr.w	r3, [r4, #964]	; 0x3c4
 8007c20:	81e3      	strh	r3, [r4, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8007c22:	2306      	movs	r3, #6
 8007c24:	7623      	strb	r3, [r4, #24]
      break;
 8007c26:	e7ab      	b.n	8007b80 <USBH_HandleControl+0x2e>
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007c28:	7941      	ldrb	r1, [r0, #5]
 8007c2a:	f000 fcdd 	bl	80085e8 <USBH_LL_GetURBState>
 8007c2e:	4605      	mov	r5, r0
      if (URB_Status == USBH_URB_DONE)
 8007c30:	2801      	cmp	r0, #1
 8007c32:	d007      	beq.n	8007c44 <USBH_HandleControl+0xf2>
      else if (URB_Status == USBH_URB_STALL)
 8007c34:	2805      	cmp	r0, #5
 8007c36:	d008      	beq.n	8007c4a <USBH_HandleControl+0xf8>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007c38:	2802      	cmp	r0, #2
 8007c3a:	d00a      	beq.n	8007c52 <USBH_HandleControl+0x100>
        if (URB_Status == USBH_URB_ERROR)
 8007c3c:	2804      	cmp	r0, #4
 8007c3e:	d00c      	beq.n	8007c5a <USBH_HandleControl+0x108>
  USBH_StatusTypeDef status = USBH_BUSY;
 8007c40:	2501      	movs	r5, #1
 8007c42:	e79d      	b.n	8007b80 <USBH_HandleControl+0x2e>
        phost->Control.state = CTRL_STATUS_IN;
 8007c44:	2307      	movs	r3, #7
 8007c46:	7623      	strb	r3, [r4, #24]
 8007c48:	e79a      	b.n	8007b80 <USBH_HandleControl+0x2e>
        phost->Control.state = CTRL_STALLED;
 8007c4a:	230c      	movs	r3, #12
 8007c4c:	7623      	strb	r3, [r4, #24]
        status = USBH_NOT_SUPPORTED;
 8007c4e:	2503      	movs	r5, #3
 8007c50:	e796      	b.n	8007b80 <USBH_HandleControl+0x2e>
        phost->Control.state = CTRL_DATA_OUT;
 8007c52:	2305      	movs	r3, #5
 8007c54:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 8007c56:	2501      	movs	r5, #1
 8007c58:	e792      	b.n	8007b80 <USBH_HandleControl+0x2e>
          phost->Control.state = CTRL_ERROR;
 8007c5a:	230b      	movs	r3, #11
 8007c5c:	7623      	strb	r3, [r4, #24]
          status = USBH_FAIL;
 8007c5e:	2502      	movs	r5, #2
 8007c60:	e78e      	b.n	8007b80 <USBH_HandleControl+0x2e>
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 8007c62:	7903      	ldrb	r3, [r0, #4]
 8007c64:	2200      	movs	r2, #0
 8007c66:	4611      	mov	r1, r2
 8007c68:	f000 f9be 	bl	8007fe8 <USBH_CtlReceiveData>
      phost->Control.timer = (uint16_t)phost->Timer;
 8007c6c:	f8d4 33c4 	ldr.w	r3, [r4, #964]	; 0x3c4
 8007c70:	81e3      	strh	r3, [r4, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8007c72:	2308      	movs	r3, #8
 8007c74:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 8007c76:	2501      	movs	r5, #1
      break;
 8007c78:	e782      	b.n	8007b80 <USBH_HandleControl+0x2e>
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007c7a:	7901      	ldrb	r1, [r0, #4]
 8007c7c:	f000 fcb4 	bl	80085e8 <USBH_LL_GetURBState>
      if (URB_Status == USBH_URB_DONE)
 8007c80:	2801      	cmp	r0, #1
 8007c82:	d005      	beq.n	8007c90 <USBH_HandleControl+0x13e>
      else if (URB_Status == USBH_URB_ERROR)
 8007c84:	2804      	cmp	r0, #4
 8007c86:	d007      	beq.n	8007c98 <USBH_HandleControl+0x146>
        if (URB_Status == USBH_URB_STALL)
 8007c88:	2805      	cmp	r0, #5
 8007c8a:	d04c      	beq.n	8007d26 <USBH_HandleControl+0x1d4>
  USBH_StatusTypeDef status = USBH_BUSY;
 8007c8c:	2501      	movs	r5, #1
 8007c8e:	e777      	b.n	8007b80 <USBH_HandleControl+0x2e>
        phost->Control.state = CTRL_COMPLETE;
 8007c90:	230d      	movs	r3, #13
 8007c92:	7623      	strb	r3, [r4, #24]
        status = USBH_OK;
 8007c94:	2500      	movs	r5, #0
 8007c96:	e773      	b.n	8007b80 <USBH_HandleControl+0x2e>
        phost->Control.state = CTRL_ERROR;
 8007c98:	230b      	movs	r3, #11
 8007c9a:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 8007c9c:	2501      	movs	r5, #1
 8007c9e:	e76f      	b.n	8007b80 <USBH_HandleControl+0x2e>
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 8007ca0:	2501      	movs	r5, #1
 8007ca2:	9500      	str	r5, [sp, #0]
 8007ca4:	7943      	ldrb	r3, [r0, #5]
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	4611      	mov	r1, r2
 8007caa:	f000 f987 	bl	8007fbc <USBH_CtlSendData>
      phost->Control.timer = (uint16_t)phost->Timer;
 8007cae:	f8d4 33c4 	ldr.w	r3, [r4, #964]	; 0x3c4
 8007cb2:	81e3      	strh	r3, [r4, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8007cb4:	230a      	movs	r3, #10
 8007cb6:	7623      	strb	r3, [r4, #24]
      break;
 8007cb8:	e762      	b.n	8007b80 <USBH_HandleControl+0x2e>
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007cba:	7941      	ldrb	r1, [r0, #5]
 8007cbc:	f000 fc94 	bl	80085e8 <USBH_LL_GetURBState>
      if (URB_Status == USBH_URB_DONE)
 8007cc0:	2801      	cmp	r0, #1
 8007cc2:	d005      	beq.n	8007cd0 <USBH_HandleControl+0x17e>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007cc4:	2802      	cmp	r0, #2
 8007cc6:	d007      	beq.n	8007cd8 <USBH_HandleControl+0x186>
        if (URB_Status == USBH_URB_ERROR)
 8007cc8:	2804      	cmp	r0, #4
 8007cca:	d009      	beq.n	8007ce0 <USBH_HandleControl+0x18e>
  USBH_StatusTypeDef status = USBH_BUSY;
 8007ccc:	2501      	movs	r5, #1
 8007cce:	e757      	b.n	8007b80 <USBH_HandleControl+0x2e>
        phost->Control.state = CTRL_COMPLETE;
 8007cd0:	230d      	movs	r3, #13
 8007cd2:	7623      	strb	r3, [r4, #24]
        status = USBH_OK;
 8007cd4:	2500      	movs	r5, #0
 8007cd6:	e753      	b.n	8007b80 <USBH_HandleControl+0x2e>
        phost->Control.state = CTRL_STATUS_OUT;
 8007cd8:	2309      	movs	r3, #9
 8007cda:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 8007cdc:	2501      	movs	r5, #1
 8007cde:	e74f      	b.n	8007b80 <USBH_HandleControl+0x2e>
          phost->Control.state = CTRL_ERROR;
 8007ce0:	230b      	movs	r3, #11
 8007ce2:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 8007ce4:	2501      	movs	r5, #1
 8007ce6:	e74b      	b.n	8007b80 <USBH_HandleControl+0x2e>
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8007ce8:	7e43      	ldrb	r3, [r0, #25]
 8007cea:	3301      	adds	r3, #1
 8007cec:	b2db      	uxtb	r3, r3
 8007cee:	7643      	strb	r3, [r0, #25]
 8007cf0:	2b02      	cmp	r3, #2
 8007cf2:	d803      	bhi.n	8007cfc <USBH_HandleControl+0x1aa>
        phost->Control.state = CTRL_SETUP;
 8007cf4:	2501      	movs	r5, #1
 8007cf6:	7605      	strb	r5, [r0, #24]
        phost->RequestState = CMD_SEND;
 8007cf8:	7085      	strb	r5, [r0, #2]
 8007cfa:	e741      	b.n	8007b80 <USBH_HandleControl+0x2e>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8007cfc:	f8d0 33d4 	ldr.w	r3, [r0, #980]	; 0x3d4
 8007d00:	2106      	movs	r1, #6
 8007d02:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8007d04:	2500      	movs	r5, #0
 8007d06:	7665      	strb	r5, [r4, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 8007d08:	7961      	ldrb	r1, [r4, #5]
 8007d0a:	4620      	mov	r0, r4
 8007d0c:	f000 f9dd 	bl	80080ca <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 8007d10:	7921      	ldrb	r1, [r4, #4]
 8007d12:	4620      	mov	r0, r4
 8007d14:	f000 f9d9 	bl	80080ca <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8007d18:	7025      	strb	r5, [r4, #0]
        status = USBH_FAIL;
 8007d1a:	2502      	movs	r5, #2
 8007d1c:	e730      	b.n	8007b80 <USBH_HandleControl+0x2e>
  switch (phost->Control.state)
 8007d1e:	2501      	movs	r5, #1
 8007d20:	e72e      	b.n	8007b80 <USBH_HandleControl+0x2e>
        status = USBH_NOT_SUPPORTED;
 8007d22:	2503      	movs	r5, #3
 8007d24:	e72c      	b.n	8007b80 <USBH_HandleControl+0x2e>
          status = USBH_NOT_SUPPORTED;
 8007d26:	2503      	movs	r5, #3
 8007d28:	e72a      	b.n	8007b80 <USBH_HandleControl+0x2e>

08007d2a <USBH_GetNextDesc>:
  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8007d2a:	7803      	ldrb	r3, [r0, #0]
 8007d2c:	880a      	ldrh	r2, [r1, #0]
 8007d2e:	4413      	add	r3, r2
 8007d30:	800b      	strh	r3, [r1, #0]
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8007d32:	7803      	ldrb	r3, [r0, #0]
}
 8007d34:	4418      	add	r0, r3
 8007d36:	4770      	bx	lr

08007d38 <USBH_ParseCfgDesc>:
{
 8007d38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d3c:	b082      	sub	sp, #8
 8007d3e:	460c      	mov	r4, r1
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8007d40:	780b      	ldrb	r3, [r1, #0]
 8007d42:	7003      	strb	r3, [r0, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8007d44:	784b      	ldrb	r3, [r1, #1]
 8007d46:	7043      	strb	r3, [r0, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 8007d48:	788b      	ldrb	r3, [r1, #2]
 8007d4a:	78c9      	ldrb	r1, [r1, #3]
 8007d4c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007d50:	8043      	strh	r3, [r0, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8007d52:	7923      	ldrb	r3, [r4, #4]
 8007d54:	7103      	strb	r3, [r0, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8007d56:	7963      	ldrb	r3, [r4, #5]
 8007d58:	7143      	strb	r3, [r0, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8007d5a:	79a3      	ldrb	r3, [r4, #6]
 8007d5c:	7183      	strb	r3, [r0, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8007d5e:	79e3      	ldrb	r3, [r4, #7]
 8007d60:	71c3      	strb	r3, [r0, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8007d62:	7a23      	ldrb	r3, [r4, #8]
 8007d64:	7203      	strb	r3, [r0, #8]
  if (length > USB_CONFIGURATION_DESC_SIZE)
 8007d66:	2a09      	cmp	r2, #9
 8007d68:	d944      	bls.n	8007df4 <USBH_ParseCfgDesc+0xbc>
 8007d6a:	4605      	mov	r5, r0
    ptr = USB_LEN_CFG_DESC;
 8007d6c:	2309      	movs	r3, #9
 8007d6e:	f8ad 3006 	strh.w	r3, [sp, #6]
  uint8_t                      if_ix = 0U;
 8007d72:	2600      	movs	r6, #0
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8007d74:	2e01      	cmp	r6, #1
 8007d76:	d83d      	bhi.n	8007df4 <USBH_ParseCfgDesc+0xbc>
 8007d78:	886a      	ldrh	r2, [r5, #2]
 8007d7a:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8007d7e:	429a      	cmp	r2, r3
 8007d80:	d938      	bls.n	8007df4 <USBH_ParseCfgDesc+0xbc>
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007d82:	f10d 0106 	add.w	r1, sp, #6
 8007d86:	4620      	mov	r0, r4
 8007d88:	f7ff ffcf 	bl	8007d2a <USBH_GetNextDesc>
 8007d8c:	4604      	mov	r4, r0
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 8007d8e:	7843      	ldrb	r3, [r0, #1]
 8007d90:	2b04      	cmp	r3, #4
 8007d92:	d1ef      	bne.n	8007d74 <USBH_ParseCfgDesc+0x3c>
        pif = &cfg_desc->Itf_Desc[if_ix];
 8007d94:	46b0      	mov	r8, r6
 8007d96:	201a      	movs	r0, #26
 8007d98:	fb06 f000 	mul.w	r0, r6, r0
 8007d9c:	3008      	adds	r0, #8
 8007d9e:	4428      	add	r0, r5
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8007da0:	4621      	mov	r1, r4
 8007da2:	3002      	adds	r0, #2
 8007da4:	f7ff fe99 	bl	8007ada <USBH_ParseInterfaceDesc>
        ep_ix = 0U;
 8007da8:	2700      	movs	r7, #0
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8007daa:	231a      	movs	r3, #26
 8007dac:	fb03 5308 	mla	r3, r3, r8, r5
 8007db0:	7b9b      	ldrb	r3, [r3, #14]
 8007db2:	42bb      	cmp	r3, r7
 8007db4:	d91b      	bls.n	8007dee <USBH_ParseCfgDesc+0xb6>
 8007db6:	886a      	ldrh	r2, [r5, #2]
 8007db8:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8007dbc:	429a      	cmp	r2, r3
 8007dbe:	d916      	bls.n	8007dee <USBH_ParseCfgDesc+0xb6>
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007dc0:	f10d 0106 	add.w	r1, sp, #6
 8007dc4:	4620      	mov	r0, r4
 8007dc6:	f7ff ffb0 	bl	8007d2a <USBH_GetNextDesc>
 8007dca:	4604      	mov	r4, r0
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 8007dcc:	7843      	ldrb	r3, [r0, #1]
 8007dce:	2b05      	cmp	r3, #5
 8007dd0:	d1eb      	bne.n	8007daa <USBH_ParseCfgDesc+0x72>
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8007dd2:	3701      	adds	r7, #1
 8007dd4:	201a      	movs	r0, #26
 8007dd6:	fb00 f008 	mul.w	r0, r0, r8
 8007dda:	eb00 00c7 	add.w	r0, r0, r7, lsl #3
 8007dde:	3008      	adds	r0, #8
 8007de0:	4428      	add	r0, r5
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 8007de2:	4621      	mov	r1, r4
 8007de4:	3004      	adds	r0, #4
 8007de6:	f7ff fe8b 	bl	8007b00 <USBH_ParseEPDesc>
            ep_ix++;
 8007dea:	b2ff      	uxtb	r7, r7
 8007dec:	e7dd      	b.n	8007daa <USBH_ParseCfgDesc+0x72>
        if_ix++;
 8007dee:	3601      	adds	r6, #1
 8007df0:	b2f6      	uxtb	r6, r6
 8007df2:	e7bf      	b.n	8007d74 <USBH_ParseCfgDesc+0x3c>
}
 8007df4:	b002      	add	sp, #8
 8007df6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007dfa <USBH_CtlReq>:
{
 8007dfa:	b510      	push	{r4, lr}
 8007dfc:	4604      	mov	r4, r0
  switch (phost->RequestState)
 8007dfe:	7880      	ldrb	r0, [r0, #2]
 8007e00:	2801      	cmp	r0, #1
 8007e02:	d003      	beq.n	8007e0c <USBH_CtlReq+0x12>
 8007e04:	2802      	cmp	r0, #2
 8007e06:	d008      	beq.n	8007e1a <USBH_CtlReq+0x20>
 8007e08:	2001      	movs	r0, #1
}
 8007e0a:	bd10      	pop	{r4, pc}
      phost->Control.buff = buff;
 8007e0c:	60a1      	str	r1, [r4, #8]
      phost->Control.length = length;
 8007e0e:	81a2      	strh	r2, [r4, #12]
      phost->Control.state = CTRL_SETUP;
 8007e10:	2301      	movs	r3, #1
 8007e12:	7623      	strb	r3, [r4, #24]
      phost->RequestState = CMD_WAIT;
 8007e14:	2302      	movs	r3, #2
 8007e16:	70a3      	strb	r3, [r4, #2]
      break;
 8007e18:	e7f7      	b.n	8007e0a <USBH_CtlReq+0x10>
      status = USBH_HandleControl(phost);
 8007e1a:	4620      	mov	r0, r4
 8007e1c:	f7ff fe99 	bl	8007b52 <USBH_HandleControl>
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8007e20:	b130      	cbz	r0, 8007e30 <USBH_CtlReq+0x36>
 8007e22:	2803      	cmp	r0, #3
 8007e24:	d004      	beq.n	8007e30 <USBH_CtlReq+0x36>
      else if (status == USBH_FAIL)
 8007e26:	2802      	cmp	r0, #2
 8007e28:	d1ef      	bne.n	8007e0a <USBH_CtlReq+0x10>
        phost->RequestState = CMD_SEND;
 8007e2a:	2301      	movs	r3, #1
 8007e2c:	70a3      	strb	r3, [r4, #2]
 8007e2e:	e7ec      	b.n	8007e0a <USBH_CtlReq+0x10>
        phost->RequestState = CMD_SEND;
 8007e30:	2301      	movs	r3, #1
 8007e32:	70a3      	strb	r3, [r4, #2]
        phost->Control.state = CTRL_IDLE;
 8007e34:	2300      	movs	r3, #0
 8007e36:	7623      	strb	r3, [r4, #24]
 8007e38:	e7e7      	b.n	8007e0a <USBH_CtlReq+0x10>

08007e3a <USBH_GetDescriptor>:
{
 8007e3a:	b508      	push	{r3, lr}
 8007e3c:	468e      	mov	lr, r1
 8007e3e:	4694      	mov	ip, r2
 8007e40:	4619      	mov	r1, r3
 8007e42:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  if (phost->RequestState == CMD_SEND)
 8007e46:	7883      	ldrb	r3, [r0, #2]
 8007e48:	2b01      	cmp	r3, #1
 8007e4a:	d002      	beq.n	8007e52 <USBH_GetDescriptor+0x18>
  return USBH_CtlReq(phost, buff, length);
 8007e4c:	f7ff ffd5 	bl	8007dfa <USBH_CtlReq>
}
 8007e50:	bd08      	pop	{r3, pc}
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8007e52:	f06e 0e7f 	orn	lr, lr, #127	; 0x7f
 8007e56:	f880 e010 	strb.w	lr, [r0, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8007e5a:	2306      	movs	r3, #6
 8007e5c:	7443      	strb	r3, [r0, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8007e5e:	f8a0 c012 	strh.w	ip, [r0, #18]
    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8007e62:	f40c 4c7f 	and.w	ip, ip, #65280	; 0xff00
 8007e66:	f5bc 7f40 	cmp.w	ip, #768	; 0x300
 8007e6a:	d003      	beq.n	8007e74 <USBH_GetDescriptor+0x3a>
      phost->Control.setup.b.wIndex.w = 0U;
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	8283      	strh	r3, [r0, #20]
    phost->Control.setup.b.wLength.w = length;
 8007e70:	82c2      	strh	r2, [r0, #22]
 8007e72:	e7eb      	b.n	8007e4c <USBH_GetDescriptor+0x12>
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8007e74:	f240 4309 	movw	r3, #1033	; 0x409
 8007e78:	8283      	strh	r3, [r0, #20]
 8007e7a:	e7f9      	b.n	8007e70 <USBH_GetDescriptor+0x36>

08007e7c <USBH_Get_DevDesc>:
{
 8007e7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e7e:	b083      	sub	sp, #12
 8007e80:	4604      	mov	r4, r0
                                   USB_DESC_DEVICE, phost->device.Data,
 8007e82:	f500 768e 	add.w	r6, r0, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8007e86:	460d      	mov	r5, r1
 8007e88:	9100      	str	r1, [sp, #0]
 8007e8a:	4633      	mov	r3, r6
 8007e8c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007e90:	2100      	movs	r1, #0
 8007e92:	f7ff ffd2 	bl	8007e3a <USBH_GetDescriptor>
 8007e96:	4607      	mov	r7, r0
 8007e98:	b110      	cbz	r0, 8007ea0 <USBH_Get_DevDesc+0x24>
}
 8007e9a:	4638      	mov	r0, r7
 8007e9c:	b003      	add	sp, #12
 8007e9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8007ea0:	462a      	mov	r2, r5
 8007ea2:	4631      	mov	r1, r6
 8007ea4:	f204 3026 	addw	r0, r4, #806	; 0x326
 8007ea8:	f7ff fdeb 	bl	8007a82 <USBH_ParseDevDesc>
 8007eac:	e7f5      	b.n	8007e9a <USBH_Get_DevDesc+0x1e>

08007eae <USBH_Get_CfgDesc>:
{
 8007eae:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007eb0:	b083      	sub	sp, #12
 8007eb2:	4604      	mov	r4, r0
 8007eb4:	460d      	mov	r5, r1
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 8007eb6:	f100 061c 	add.w	r6, r0, #28
  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8007eba:	9100      	str	r1, [sp, #0]
 8007ebc:	4633      	mov	r3, r6
 8007ebe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007ec2:	2100      	movs	r1, #0
 8007ec4:	f7ff ffb9 	bl	8007e3a <USBH_GetDescriptor>
 8007ec8:	4607      	mov	r7, r0
 8007eca:	b110      	cbz	r0, 8007ed2 <USBH_Get_CfgDesc+0x24>
}
 8007ecc:	4638      	mov	r0, r7
 8007ece:	b003      	add	sp, #12
 8007ed0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 8007ed2:	462a      	mov	r2, r5
 8007ed4:	4631      	mov	r1, r6
 8007ed6:	f504 704e 	add.w	r0, r4, #824	; 0x338
 8007eda:	f7ff ff2d 	bl	8007d38 <USBH_ParseCfgDesc>
 8007ede:	e7f5      	b.n	8007ecc <USBH_Get_CfgDesc+0x1e>

08007ee0 <USBH_Get_StringDesc>:
{
 8007ee0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007ee2:	b083      	sub	sp, #12
 8007ee4:	4616      	mov	r6, r2
 8007ee6:	461d      	mov	r5, r3
                                   phost->device.Data, length)) == USBH_OK)
 8007ee8:	f500 748e 	add.w	r4, r0, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8007eec:	9300      	str	r3, [sp, #0]
 8007eee:	4623      	mov	r3, r4
 8007ef0:	f441 7240 	orr.w	r2, r1, #768	; 0x300
 8007ef4:	2100      	movs	r1, #0
 8007ef6:	f7ff ffa0 	bl	8007e3a <USBH_GetDescriptor>
 8007efa:	4607      	mov	r7, r0
 8007efc:	b110      	cbz	r0, 8007f04 <USBH_Get_StringDesc+0x24>
}
 8007efe:	4638      	mov	r0, r7
 8007f00:	b003      	add	sp, #12
 8007f02:	bdf0      	pop	{r4, r5, r6, r7, pc}
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8007f04:	462a      	mov	r2, r5
 8007f06:	4631      	mov	r1, r6
 8007f08:	4620      	mov	r0, r4
 8007f0a:	f7ff fe09 	bl	8007b20 <USBH_ParseStringDesc>
 8007f0e:	e7f6      	b.n	8007efe <USBH_Get_StringDesc+0x1e>

08007f10 <USBH_SetAddress>:
{
 8007f10:	b508      	push	{r3, lr}
  if (phost->RequestState == CMD_SEND)
 8007f12:	7883      	ldrb	r3, [r0, #2]
 8007f14:	2b01      	cmp	r3, #1
 8007f16:	d004      	beq.n	8007f22 <USBH_SetAddress+0x12>
  return USBH_CtlReq(phost, 0U, 0U);
 8007f18:	2200      	movs	r2, #0
 8007f1a:	4611      	mov	r1, r2
 8007f1c:	f7ff ff6d 	bl	8007dfa <USBH_CtlReq>
}
 8007f20:	bd08      	pop	{r3, pc}
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8007f22:	2300      	movs	r3, #0
 8007f24:	7403      	strb	r3, [r0, #16]
    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8007f26:	2205      	movs	r2, #5
 8007f28:	7442      	strb	r2, [r0, #17]
    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8007f2a:	8241      	strh	r1, [r0, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007f2c:	8283      	strh	r3, [r0, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007f2e:	82c3      	strh	r3, [r0, #22]
 8007f30:	e7f2      	b.n	8007f18 <USBH_SetAddress+0x8>

08007f32 <USBH_SetCfg>:
{
 8007f32:	b508      	push	{r3, lr}
  if (phost->RequestState == CMD_SEND)
 8007f34:	7883      	ldrb	r3, [r0, #2]
 8007f36:	2b01      	cmp	r3, #1
 8007f38:	d004      	beq.n	8007f44 <USBH_SetCfg+0x12>
  return USBH_CtlReq(phost, 0U, 0U);
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	4611      	mov	r1, r2
 8007f3e:	f7ff ff5c 	bl	8007dfa <USBH_CtlReq>
}
 8007f42:	bd08      	pop	{r3, pc}
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007f44:	2300      	movs	r3, #0
 8007f46:	7403      	strb	r3, [r0, #16]
    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8007f48:	2209      	movs	r2, #9
 8007f4a:	7442      	strb	r2, [r0, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8007f4c:	8241      	strh	r1, [r0, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007f4e:	8283      	strh	r3, [r0, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007f50:	82c3      	strh	r3, [r0, #22]
 8007f52:	e7f2      	b.n	8007f3a <USBH_SetCfg+0x8>

08007f54 <USBH_SetFeature>:
{
 8007f54:	b508      	push	{r3, lr}
  if (phost->RequestState == CMD_SEND)
 8007f56:	7883      	ldrb	r3, [r0, #2]
 8007f58:	2b01      	cmp	r3, #1
 8007f5a:	d004      	beq.n	8007f66 <USBH_SetFeature+0x12>
  return USBH_CtlReq(phost, 0U, 0U);
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	4611      	mov	r1, r2
 8007f60:	f7ff ff4b 	bl	8007dfa <USBH_CtlReq>
}
 8007f64:	bd08      	pop	{r3, pc}
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007f66:	2300      	movs	r3, #0
 8007f68:	7403      	strb	r3, [r0, #16]
    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8007f6a:	2203      	movs	r2, #3
 8007f6c:	7442      	strb	r2, [r0, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8007f6e:	8241      	strh	r1, [r0, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007f70:	8283      	strh	r3, [r0, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007f72:	82c3      	strh	r3, [r0, #22]
 8007f74:	e7f2      	b.n	8007f5c <USBH_SetFeature+0x8>

08007f76 <USBH_ClrFeature>:
{
 8007f76:	b508      	push	{r3, lr}
  if (phost->RequestState == CMD_SEND)
 8007f78:	7883      	ldrb	r3, [r0, #2]
 8007f7a:	2b01      	cmp	r3, #1
 8007f7c:	d004      	beq.n	8007f88 <USBH_ClrFeature+0x12>
  return USBH_CtlReq(phost, 0U, 0U);
 8007f7e:	2200      	movs	r2, #0
 8007f80:	4611      	mov	r1, r2
 8007f82:	f7ff ff3a 	bl	8007dfa <USBH_CtlReq>
}
 8007f86:	bd08      	pop	{r3, pc}
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8007f88:	2302      	movs	r3, #2
 8007f8a:	7403      	strb	r3, [r0, #16]
    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8007f8c:	2301      	movs	r3, #1
 8007f8e:	7443      	strb	r3, [r0, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8007f90:	2300      	movs	r3, #0
 8007f92:	8243      	strh	r3, [r0, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8007f94:	8281      	strh	r1, [r0, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007f96:	82c3      	strh	r3, [r0, #22]
 8007f98:	e7f1      	b.n	8007f7e <USBH_ClrFeature+0x8>

08007f9a <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8007f9a:	b510      	push	{r4, lr}
 8007f9c:	b084      	sub	sp, #16
 8007f9e:	460b      	mov	r3, r1
 8007fa0:	4611      	mov	r1, r2

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007fa2:	2400      	movs	r4, #0
 8007fa4:	9403      	str	r4, [sp, #12]
 8007fa6:	2208      	movs	r2, #8
 8007fa8:	9202      	str	r2, [sp, #8]
 8007faa:	9301      	str	r3, [sp, #4]
 8007fac:	9400      	str	r4, [sp, #0]
 8007fae:	4623      	mov	r3, r4
 8007fb0:	4622      	mov	r2, r4
 8007fb2:	f000 fb97 	bl	80086e4 <USBH_LL_SubmitURB>
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
}
 8007fb6:	4620      	mov	r0, r4
 8007fb8:	b004      	add	sp, #16
 8007fba:	bd10      	pop	{r4, pc}

08007fbc <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8007fbc:	b530      	push	{r4, r5, lr}
 8007fbe:	b085      	sub	sp, #20
 8007fc0:	460c      	mov	r4, r1
 8007fc2:	4619      	mov	r1, r3
 8007fc4:	f89d 3020 	ldrb.w	r3, [sp, #32]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8007fc8:	f890 531d 	ldrb.w	r5, [r0, #797]	; 0x31d
 8007fcc:	b105      	cbz	r5, 8007fd0 <USBH_CtlSendData+0x14>
  {
    do_ping = 0U;
 8007fce:	2300      	movs	r3, #0
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007fd0:	9303      	str	r3, [sp, #12]
 8007fd2:	9202      	str	r2, [sp, #8]
 8007fd4:	9401      	str	r4, [sp, #4]
 8007fd6:	2301      	movs	r3, #1
 8007fd8:	9300      	str	r3, [sp, #0]
 8007fda:	2300      	movs	r3, #0
 8007fdc:	461a      	mov	r2, r3
 8007fde:	f000 fb81 	bl	80086e4 <USBH_LL_SubmitURB>
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
}
 8007fe2:	2000      	movs	r0, #0
 8007fe4:	b005      	add	sp, #20
 8007fe6:	bd30      	pop	{r4, r5, pc}

08007fe8 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8007fe8:	b530      	push	{r4, r5, lr}
 8007fea:	b085      	sub	sp, #20
 8007fec:	460d      	mov	r5, r1
 8007fee:	4619      	mov	r1, r3
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007ff0:	2400      	movs	r4, #0
 8007ff2:	9403      	str	r4, [sp, #12]
 8007ff4:	9202      	str	r2, [sp, #8]
 8007ff6:	9501      	str	r5, [sp, #4]
 8007ff8:	2201      	movs	r2, #1
 8007ffa:	9200      	str	r2, [sp, #0]
 8007ffc:	4623      	mov	r3, r4
 8007ffe:	f000 fb71 	bl	80086e4 <USBH_LL_SubmitURB>
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;

}
 8008002:	4620      	mov	r0, r4
 8008004:	b005      	add	sp, #20
 8008006:	bd30      	pop	{r4, r5, pc}

08008008 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8008008:	b530      	push	{r4, r5, lr}
 800800a:	b085      	sub	sp, #20
 800800c:	460c      	mov	r4, r1
 800800e:	4619      	mov	r1, r3
 8008010:	f89d 3020 	ldrb.w	r3, [sp, #32]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008014:	f890 531d 	ldrb.w	r5, [r0, #797]	; 0x31d
 8008018:	b105      	cbz	r5, 800801c <USBH_BulkSendData+0x14>
  {
    do_ping = 0U;
 800801a:	2300      	movs	r3, #0
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800801c:	9303      	str	r3, [sp, #12]
 800801e:	9202      	str	r2, [sp, #8]
 8008020:	9401      	str	r4, [sp, #4]
 8008022:	2301      	movs	r3, #1
 8008024:	9300      	str	r3, [sp, #0]
 8008026:	2302      	movs	r3, #2
 8008028:	2200      	movs	r2, #0
 800802a:	f000 fb5b 	bl	80086e4 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
}
 800802e:	2000      	movs	r0, #0
 8008030:	b005      	add	sp, #20
 8008032:	bd30      	pop	{r4, r5, pc}

08008034 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8008034:	b530      	push	{r4, r5, lr}
 8008036:	b085      	sub	sp, #20
 8008038:	460d      	mov	r5, r1
 800803a:	4619      	mov	r1, r3
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800803c:	2400      	movs	r4, #0
 800803e:	9403      	str	r4, [sp, #12]
 8008040:	9202      	str	r2, [sp, #8]
 8008042:	9501      	str	r5, [sp, #4]
 8008044:	2201      	movs	r2, #1
 8008046:	9200      	str	r2, [sp, #0]
 8008048:	2302      	movs	r3, #2
 800804a:	f000 fb4b 	bl	80086e4 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
}
 800804e:	4620      	mov	r0, r4
 8008050:	b005      	add	sp, #20
 8008052:	bd30      	pop	{r4, r5, pc}

08008054 <USBH_GetFreePipe>:
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
  uint8_t idx = 0U;

  for (idx = 0U ; idx < 11U ; idx++)
 8008054:	2300      	movs	r3, #0
 8008056:	2b0a      	cmp	r3, #10
 8008058:	d80c      	bhi.n	8008074 <USBH_GetFreePipe+0x20>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800805a:	f103 02e0 	add.w	r2, r3, #224	; 0xe0
 800805e:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8008062:	6852      	ldr	r2, [r2, #4]
 8008064:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8008068:	d002      	beq.n	8008070 <USBH_GetFreePipe+0x1c>
  for (idx = 0U ; idx < 11U ; idx++)
 800806a:	3301      	adds	r3, #1
 800806c:	b2db      	uxtb	r3, r3
 800806e:	e7f2      	b.n	8008056 <USBH_GetFreePipe+0x2>
    {
      return (uint16_t)idx;
 8008070:	b298      	uxth	r0, r3
 8008072:	4770      	bx	lr
    }
  }

  return 0xFFFFU;
 8008074:	f64f 70ff 	movw	r0, #65535	; 0xffff
}
 8008078:	4770      	bx	lr

0800807a <USBH_OpenPipe>:
{
 800807a:	b510      	push	{r4, lr}
 800807c:	b084      	sub	sp, #16
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800807e:	f8bd 4020 	ldrh.w	r4, [sp, #32]
 8008082:	9402      	str	r4, [sp, #8]
 8008084:	f89d 401c 	ldrb.w	r4, [sp, #28]
 8008088:	9401      	str	r4, [sp, #4]
 800808a:	f89d 4018 	ldrb.w	r4, [sp, #24]
 800808e:	9400      	str	r4, [sp, #0]
 8008090:	f000 fb0d 	bl	80086ae <USBH_LL_OpenPipe>
}
 8008094:	2000      	movs	r0, #0
 8008096:	b004      	add	sp, #16
 8008098:	bd10      	pop	{r4, pc}

0800809a <USBH_ClosePipe>:
{
 800809a:	b508      	push	{r3, lr}
  USBH_LL_ClosePipe(phost, pipe_num);
 800809c:	f000 fb1a 	bl	80086d4 <USBH_LL_ClosePipe>
}
 80080a0:	2000      	movs	r0, #0
 80080a2:	bd08      	pop	{r3, pc}

080080a4 <USBH_AllocPipe>:
{
 80080a4:	b538      	push	{r3, r4, r5, lr}
 80080a6:	4604      	mov	r4, r0
 80080a8:	460d      	mov	r5, r1
  pipe =  USBH_GetFreePipe(phost);
 80080aa:	f7ff ffd3 	bl	8008054 <USBH_GetFreePipe>
  if (pipe != 0xFFFFU)
 80080ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80080b2:	4298      	cmp	r0, r3
 80080b4:	d007      	beq.n	80080c6 <USBH_AllocPipe+0x22>
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 80080b6:	f000 030f 	and.w	r3, r0, #15
 80080ba:	f445 4500 	orr.w	r5, r5, #32768	; 0x8000
 80080be:	33e0      	adds	r3, #224	; 0xe0
 80080c0:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 80080c4:	6065      	str	r5, [r4, #4]
}
 80080c6:	b2c0      	uxtb	r0, r0
 80080c8:	bd38      	pop	{r3, r4, r5, pc}

080080ca <USBH_FreePipe>:
  if (idx < 11U)
 80080ca:	290a      	cmp	r1, #10
 80080cc:	d806      	bhi.n	80080dc <USBH_FreePipe+0x12>
    phost->Pipes[idx] &= 0x7FFFU;
 80080ce:	31e0      	adds	r1, #224	; 0xe0
 80080d0:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 80080d4:	6843      	ldr	r3, [r0, #4]
 80080d6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80080da:	6043      	str	r3, [r0, #4]
}
 80080dc:	2000      	movs	r0, #0
 80080de:	4770      	bx	lr

080080e0 <Scheduler_Tasks>:
	tTask * t = (tTask *)Queue_Peek(&Scheduler.Tasks,Task_ID - 1);
	Task_Add_Heap_Size(Task_ID, t);
}

static void Scheduler_Tasks(void * task_data)
{
 80080e0:	b510      	push	{r4, lr}
		Console_Commands_Added = true;
	}
#endif

	tTask * task;
	uint32_t counter = 0;
 80080e2:	2400      	movs	r4, #0
	for(; counter < Scheduler.Tasks.Size; counter++)
 80080e4:	e017      	b.n	8008116 <Scheduler_Tasks+0x36>
	{
		task = (tTask *)Queue_Peek(&Scheduler.Tasks,counter);
 80080e6:	4621      	mov	r1, r4
 80080e8:	480d      	ldr	r0, [pc, #52]	; (8008120 <Scheduler_Tasks+0x40>)
 80080ea:	f7fe faa7 	bl	800663c <Queue_Peek>

		float percent = (float)task->Task_Running_Time / 1000.0;
 80080ee:	edd0 7a04 	vldr	s15, [r0, #16]
 80080f2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80080f6:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8008124 <Scheduler_Tasks+0x44>
 80080fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
		task->Task_Running_Percentage = percent * 100;
 80080fe:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8008128 <Scheduler_Tasks+0x48>
 8008102:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008106:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800810a:	ee17 3a90 	vmov	r3, s15
 800810e:	7503      	strb	r3, [r0, #20]

		task->Task_Running_Time = 0;
 8008110:	2300      	movs	r3, #0
 8008112:	6103      	str	r3, [r0, #16]
	for(; counter < Scheduler.Tasks.Size; counter++)
 8008114:	3401      	adds	r4, #1
 8008116:	4b02      	ldr	r3, [pc, #8]	; (8008120 <Scheduler_Tasks+0x40>)
 8008118:	689b      	ldr	r3, [r3, #8]
 800811a:	42a3      	cmp	r3, r4
 800811c:	d8e3      	bhi.n	80080e6 <Scheduler_Tasks+0x6>
	}
}
 800811e:	bd10      	pop	{r4, pc}
 8008120:	2000182c 	.word	0x2000182c
 8008124:	447a0000 	.word	0x447a0000
 8008128:	42c80000 	.word	0x42c80000

0800812c <Run_Scheduler_Tasks>:

void Run_Scheduler_Tasks(void)
{
	if(Scheduler.Tasks.Size > 0)
 800812c:	4b15      	ldr	r3, [pc, #84]	; (8008184 <Run_Scheduler_Tasks+0x58>)
 800812e:	689b      	ldr	r3, [r3, #8]
 8008130:	bb23      	cbnz	r3, 800817c <Run_Scheduler_Tasks+0x50>
 8008132:	4770      	bx	lr
					task->Task_Exe(task->Task_Data);
					uint32_t stop = HAL_GetTick();
					task->Task_Running_Time += (stop - start);
				}

				task->Start_Time = HAL_GetTick();
 8008134:	f7f9 fc1a 	bl	800196c <HAL_GetTick>
 8008138:	6060      	str	r0, [r4, #4]
		for(; counter < Scheduler.Tasks.Size; counter++)
 800813a:	3501      	adds	r5, #1
 800813c:	4b11      	ldr	r3, [pc, #68]	; (8008184 <Run_Scheduler_Tasks+0x58>)
 800813e:	689b      	ldr	r3, [r3, #8]
 8008140:	42ab      	cmp	r3, r5
 8008142:	d91e      	bls.n	8008182 <Run_Scheduler_Tasks+0x56>
			task = (tTask *)Queue_Peek(&Scheduler.Tasks,counter);
 8008144:	4629      	mov	r1, r5
 8008146:	480f      	ldr	r0, [pc, #60]	; (8008184 <Run_Scheduler_Tasks+0x58>)
 8008148:	f7fe fa78 	bl	800663c <Queue_Peek>
 800814c:	4604      	mov	r4, r0
			if((HAL_GetTick() - task->Start_Time) > task->Timeout)
 800814e:	f7f9 fc0d 	bl	800196c <HAL_GetTick>
 8008152:	6863      	ldr	r3, [r4, #4]
 8008154:	1ac0      	subs	r0, r0, r3
 8008156:	68a3      	ldr	r3, [r4, #8]
 8008158:	4298      	cmp	r0, r3
 800815a:	d9ee      	bls.n	800813a <Run_Scheduler_Tasks+0xe>
				if(!task->Task_Halted)
 800815c:	7b23      	ldrb	r3, [r4, #12]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d1e8      	bne.n	8008134 <Run_Scheduler_Tasks+0x8>
					uint32_t start = HAL_GetTick();
 8008162:	f7f9 fc03 	bl	800196c <HAL_GetTick>
 8008166:	4606      	mov	r6, r0
					task->Task_Exe(task->Task_Data);
 8008168:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800816a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800816c:	4798      	blx	r3
					uint32_t stop = HAL_GetTick();
 800816e:	f7f9 fbfd 	bl	800196c <HAL_GetTick>
					task->Task_Running_Time += (stop - start);
 8008172:	1b80      	subs	r0, r0, r6
 8008174:	6923      	ldr	r3, [r4, #16]
 8008176:	4403      	add	r3, r0
 8008178:	6123      	str	r3, [r4, #16]
 800817a:	e7db      	b.n	8008134 <Run_Scheduler_Tasks+0x8>
{
 800817c:	b570      	push	{r4, r5, r6, lr}
		uint32_t counter = 0;
 800817e:	2500      	movs	r5, #0
 8008180:	e7dc      	b.n	800813c <Run_Scheduler_Tasks+0x10>
			}
		}
	}
}
 8008182:	bd70      	pop	{r4, r5, r6, pc}
 8008184:	2000182c 	.word	0x2000182c

08008188 <Set_Task_Name>:
	}
	counter = 0;
}

void Set_Task_Name(uint32_t task, const char * name)
{
 8008188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800818a:	4606      	mov	r6, r0
 800818c:	460f      	mov	r7, r1
	// Loop through all of the tasks
	tTask * t;
	uint32_t counter = 0;
 800818e:	2400      	movs	r4, #0
	for(; counter < Scheduler.Tasks.Size; counter++)
 8008190:	e000      	b.n	8008194 <Set_Task_Name+0xc>
 8008192:	3401      	adds	r4, #1
 8008194:	4b09      	ldr	r3, [pc, #36]	; (80081bc <Set_Task_Name+0x34>)
 8008196:	689b      	ldr	r3, [r3, #8]
 8008198:	42a3      	cmp	r3, r4
 800819a:	d90e      	bls.n	80081ba <Set_Task_Name+0x32>
	{
		t = (tTask *)Queue_Peek(&Scheduler.Tasks,counter);
 800819c:	4621      	mov	r1, r4
 800819e:	4807      	ldr	r0, [pc, #28]	; (80081bc <Set_Task_Name+0x34>)
 80081a0:	f7fe fa4c 	bl	800663c <Queue_Peek>
 80081a4:	4605      	mov	r5, r0

		//if(t->TID == task)
			if(7 == task)
 80081a6:	2e07      	cmp	r6, #7
 80081a8:	d1f3      	bne.n	8008192 <Set_Task_Name+0xa>
		{
			strncpy((char *)t->Task_Name,name,15);
 80081aa:	220f      	movs	r2, #15
 80081ac:	4639      	mov	r1, r7
 80081ae:	3015      	adds	r0, #21
 80081b0:	f000 fe4e 	bl	8008e50 <strncpy>
			t->Task_Name[15] = '\0';
 80081b4:	2300      	movs	r3, #0
 80081b6:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24

			return;
		}
	}
}
 80081ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80081bc:	2000182c 	.word	0x2000182c

080081c0 <Task_Add_Heap_Size>:
		}
	}
}

void Task_Add_Heap_Size(uint32_t task, void * data_ptr)
{
 80081c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081c2:	4606      	mov	r6, r0
 80081c4:	460f      	mov	r7, r1
	tTask * t;
	for(int counter = 0; counter < Scheduler.Tasks.Size; counter++)
 80081c6:	2500      	movs	r5, #0
 80081c8:	e000      	b.n	80081cc <Task_Add_Heap_Size+0xc>
 80081ca:	3501      	adds	r5, #1
 80081cc:	4b09      	ldr	r3, [pc, #36]	; (80081f4 <Task_Add_Heap_Size+0x34>)
 80081ce:	689b      	ldr	r3, [r3, #8]
 80081d0:	42ab      	cmp	r3, r5
 80081d2:	d90d      	bls.n	80081f0 <Task_Add_Heap_Size+0x30>
	{
		t = (tTask *)Queue_Peek(&Scheduler.Tasks,counter);
 80081d4:	4629      	mov	r1, r5
 80081d6:	4807      	ldr	r0, [pc, #28]	; (80081f4 <Task_Add_Heap_Size+0x34>)
 80081d8:	f7fe fa30 	bl	800663c <Queue_Peek>
 80081dc:	4604      	mov	r4, r0

		if(t->TID == task)
 80081de:	6803      	ldr	r3, [r0, #0]
 80081e0:	42b3      	cmp	r3, r6
 80081e2:	d1f2      	bne.n	80081ca <Task_Add_Heap_Size+0xa>
		{
			t->Task_Heap_Usage += malloc_usable_size(data_ptr);
 80081e4:	4638      	mov	r0, r7
 80081e6:	f000 fb5b 	bl	80088a0 <malloc_usable_size>
 80081ea:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80081ec:	4403      	add	r3, r0
 80081ee:	6323      	str	r3, [r4, #48]	; 0x30
			break;
		}
	}
}
 80081f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80081f2:	bf00      	nop
 80081f4:	2000182c 	.word	0x2000182c

080081f8 <Start_Task>:
{
 80081f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081fc:	4607      	mov	r7, r0
 80081fe:	460e      	mov	r6, r1
 8008200:	4615      	mov	r5, r2
	tTask * task = (tTask *)malloc(sizeof(tTask));
 8008202:	2034      	movs	r0, #52	; 0x34
 8008204:	f000 fa90 	bl	8008728 <malloc>
 8008208:	4604      	mov	r4, r0
	if(Task_ID != 0xFFFFFFFF)
 800820a:	4b1c      	ldr	r3, [pc, #112]	; (800827c <Start_Task+0x84>)
 800820c:	6818      	ldr	r0, [r3, #0]
 800820e:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008212:	d127      	bne.n	8008264 <Start_Task+0x6c>
	if(task != NULL)
 8008214:	b354      	cbz	r4, 800826c <Start_Task+0x74>
		task->TID = Scheduler.Next_TID;
 8008216:	f8df 8070 	ldr.w	r8, [pc, #112]	; 8008288 <Start_Task+0x90>
 800821a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800821e:	6023      	str	r3, [r4, #0]
		Scheduler.Next_TID++;
 8008220:	3301      	adds	r3, #1
 8008222:	f8c8 300c 	str.w	r3, [r8, #12]
		task->Task_Halted = 0;
 8008226:	f04f 0900 	mov.w	r9, #0
 800822a:	f884 900c 	strb.w	r9, [r4, #12]
		task->Start_Time = HAL_GetTick();
 800822e:	f7f9 fb9d 	bl	800196c <HAL_GetTick>
 8008232:	6060      	str	r0, [r4, #4]
		task->Timeout = timeout;
 8008234:	60a5      	str	r5, [r4, #8]
		task->Task_Running_Time = 0;
 8008236:	f8c4 9010 	str.w	r9, [r4, #16]
		strcpy((char *)task->Task_Name,"               ");
 800823a:	4d11      	ldr	r5, [pc, #68]	; (8008280 <Start_Task+0x88>)
 800823c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800823e:	f8c4 0015 	str.w	r0, [r4, #21]
 8008242:	f8c4 1019 	str.w	r1, [r4, #25]
 8008246:	f8c4 201d 	str.w	r2, [r4, #29]
 800824a:	f8c4 3021 	str.w	r3, [r4, #33]	; 0x21
		task->Task_Exe = Task_CallBack;
 800824e:	62a7      	str	r7, [r4, #40]	; 0x28
		task->Task_Data = Data;
 8008250:	62e6      	str	r6, [r4, #44]	; 0x2c
		task->Task_Heap_Usage = 0;
 8008252:	f8c4 9030 	str.w	r9, [r4, #48]	; 0x30
		if(Enqueue(&Scheduler.Tasks,(void *)task))
 8008256:	4621      	mov	r1, r4
 8008258:	4640      	mov	r0, r8
 800825a:	f7fe f9d1 	bl	8006600 <Enqueue>
 800825e:	b150      	cbz	r0, 8008276 <Start_Task+0x7e>
			return task->TID;
 8008260:	6820      	ldr	r0, [r4, #0]
 8008262:	e009      	b.n	8008278 <Start_Task+0x80>
		Task_Add_Heap_Size(Task_ID, task);
 8008264:	4621      	mov	r1, r4
 8008266:	f7ff ffab 	bl	80081c0 <Task_Add_Heap_Size>
 800826a:	e7d3      	b.n	8008214 <Start_Task+0x1c>
		printf("Task start malloc error\r\n");
 800826c:	4805      	ldr	r0, [pc, #20]	; (8008284 <Start_Task+0x8c>)
 800826e:	f000 fcf5 	bl	8008c5c <puts>
		return 0;
 8008272:	2000      	movs	r0, #0
 8008274:	e000      	b.n	8008278 <Start_Task+0x80>
			return 0;
 8008276:	2000      	movs	r0, #0
}
 8008278:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800827c:	2000002c 	.word	0x2000002c
 8008280:	080097ec 	.word	0x080097ec
 8008284:	080097fc 	.word	0x080097fc
 8008288:	2000182c 	.word	0x2000182c

0800828c <Start_Scheduler>:
{
 800828c:	b538      	push	{r3, r4, r5, lr}
	Prep_Queue(&Scheduler.Tasks);
 800828e:	4d0d      	ldr	r5, [pc, #52]	; (80082c4 <Start_Scheduler+0x38>)
 8008290:	4628      	mov	r0, r5
 8008292:	f7fe f9af 	bl	80065f4 <Prep_Queue>
	Scheduler.Next_TID = 1;
 8008296:	2301      	movs	r3, #1
 8008298:	60eb      	str	r3, [r5, #12]
	Task_ID = Start_Task(Scheduler_Tasks,NULL,1000);
 800829a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800829e:	2100      	movs	r1, #0
 80082a0:	4809      	ldr	r0, [pc, #36]	; (80082c8 <Start_Scheduler+0x3c>)
 80082a2:	f7ff ffa9 	bl	80081f8 <Start_Task>
 80082a6:	4c09      	ldr	r4, [pc, #36]	; (80082cc <Start_Scheduler+0x40>)
 80082a8:	6020      	str	r0, [r4, #0]
	Set_Task_Name(Task_ID,"Scheduler");
 80082aa:	4909      	ldr	r1, [pc, #36]	; (80082d0 <Start_Scheduler+0x44>)
 80082ac:	f7ff ff6c 	bl	8008188 <Set_Task_Name>
	tTask * t = (tTask *)Queue_Peek(&Scheduler.Tasks,Task_ID - 1);
 80082b0:	6821      	ldr	r1, [r4, #0]
 80082b2:	3901      	subs	r1, #1
 80082b4:	4628      	mov	r0, r5
 80082b6:	f7fe f9c1 	bl	800663c <Queue_Peek>
 80082ba:	4601      	mov	r1, r0
	Task_Add_Heap_Size(Task_ID, t);
 80082bc:	6820      	ldr	r0, [r4, #0]
 80082be:	f7ff ff7f 	bl	80081c0 <Task_Add_Heap_Size>
}
 80082c2:	bd38      	pop	{r3, r4, r5, pc}
 80082c4:	2000182c 	.word	0x2000182c
 80082c8:	080080e1 	.word	0x080080e1
 80082cc:	2000002c 	.word	0x2000002c
 80082d0:	08009818 	.word	0x08009818

080082d4 <FATFS_LinkDriverEx>:
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 80082d4:	4b13      	ldr	r3, [pc, #76]	; (8008324 <FATFS_LinkDriverEx+0x50>)
 80082d6:	7a5b      	ldrb	r3, [r3, #9]
 80082d8:	bb13      	cbnz	r3, 8008320 <FATFS_LinkDriverEx+0x4c>
{
 80082da:	b510      	push	{r4, lr}
 80082dc:	4604      	mov	r4, r0
 80082de:	f003 00ff 	and.w	r0, r3, #255	; 0xff
  {
    disk.is_initialized[disk.nbr] = 0;
 80082e2:	4b10      	ldr	r3, [pc, #64]	; (8008324 <FATFS_LinkDriverEx+0x50>)
 80082e4:	f893 c009 	ldrb.w	ip, [r3, #9]
 80082e8:	fa5f fc8c 	uxtb.w	ip, ip
 80082ec:	f04f 0e00 	mov.w	lr, #0
 80082f0:	f803 e00c 	strb.w	lr, [r3, ip]
    disk.drv[disk.nbr] = drv;
 80082f4:	f893 c009 	ldrb.w	ip, [r3, #9]
 80082f8:	eb03 0c8c 	add.w	ip, r3, ip, lsl #2
 80082fc:	f8cc 4004 	str.w	r4, [ip, #4]
    disk.lun[disk.nbr] = lun;
 8008300:	7a5c      	ldrb	r4, [r3, #9]
 8008302:	441c      	add	r4, r3
 8008304:	7222      	strb	r2, [r4, #8]
    DiskNum = disk.nbr++;
 8008306:	7a5a      	ldrb	r2, [r3, #9]
 8008308:	1c54      	adds	r4, r2, #1
 800830a:	b2e4      	uxtb	r4, r4
 800830c:	725c      	strb	r4, [r3, #9]
    path[0] = DiskNum + '0';
 800830e:	3230      	adds	r2, #48	; 0x30
 8008310:	700a      	strb	r2, [r1, #0]
    path[1] = ':';
 8008312:	233a      	movs	r3, #58	; 0x3a
 8008314:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 8008316:	232f      	movs	r3, #47	; 0x2f
 8008318:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 800831a:	f881 e003 	strb.w	lr, [r1, #3]
    ret = 0;
  }

  return ret;
}
 800831e:	bd10      	pop	{r4, pc}
  uint8_t ret = 1;
 8008320:	2001      	movs	r0, #1
}
 8008322:	4770      	bx	lr
 8008324:	2000183c 	.word	0x2000183c

08008328 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8008328:	b508      	push	{r3, lr}
  return FATFS_LinkDriverEx(drv, path, 0);
 800832a:	2200      	movs	r2, #0
 800832c:	f7ff ffd2 	bl	80082d4 <FATFS_LinkDriverEx>
}
 8008330:	bd08      	pop	{r3, pc}
	...

08008334 <HAL_UART_TxCpltCallback>:
		UART_Tasks((void *)uart);
	}
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008334:	b538      	push	{r3, r4, r5, lr}
 8008336:	4605      	mov	r5, r0
	// Find who the callback is for
	int c = 0;
 8008338:	2400      	movs	r4, #0
	for(; c < UART_Callback_Handles.Size; c++)
 800833a:	e000      	b.n	800833e <HAL_UART_TxCpltCallback+0xa>
 800833c:	3401      	adds	r4, #1
 800833e:	4b07      	ldr	r3, [pc, #28]	; (800835c <HAL_UART_TxCpltCallback+0x28>)
 8008340:	689b      	ldr	r3, [r3, #8]
 8008342:	42a3      	cmp	r3, r4
 8008344:	d909      	bls.n	800835a <HAL_UART_TxCpltCallback+0x26>
	{
		UART * uart = (UART *)Queue_Peek(&UART_Callback_Handles, c);
 8008346:	4621      	mov	r1, r4
 8008348:	4804      	ldr	r0, [pc, #16]	; (800835c <HAL_UART_TxCpltCallback+0x28>)
 800834a:	f7fe f977 	bl	800663c <Queue_Peek>

		if(uart->UART_Handle == huart)
 800834e:	6803      	ldr	r3, [r0, #0]
 8008350:	42ab      	cmp	r3, r5
 8008352:	d1f3      	bne.n	800833c <HAL_UART_TxCpltCallback+0x8>
		{
			uart->Currently_Transmitting = false;
 8008354:	2300      	movs	r3, #0
 8008356:	f880 321c 	strb.w	r3, [r0, #540]	; 0x21c
			return;
		}
	}
}
 800835a:	bd38      	pop	{r3, r4, r5, pc}
 800835c:	20001848 	.word	0x20001848

08008360 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	UNUSED(huart);
}
 8008360:	4770      	bx	lr
	...

08008364 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008364:	b570      	push	{r4, r5, r6, lr}
 8008366:	4606      	mov	r6, r0
	// Find who the callback is for
	int c = 0;
 8008368:	2500      	movs	r5, #0
	for(; c < UART_Callback_Handles.Size; c++)
 800836a:	e000      	b.n	800836e <HAL_UART_ErrorCallback+0xa>
 800836c:	3501      	adds	r5, #1
 800836e:	4b10      	ldr	r3, [pc, #64]	; (80083b0 <HAL_UART_ErrorCallback+0x4c>)
 8008370:	689b      	ldr	r3, [r3, #8]
 8008372:	42ab      	cmp	r3, r5
 8008374:	d91a      	bls.n	80083ac <HAL_UART_ErrorCallback+0x48>
	{
		UART * uart = (UART *)Queue_Peek(&UART_Callback_Handles, c);
 8008376:	4629      	mov	r1, r5
 8008378:	480d      	ldr	r0, [pc, #52]	; (80083b0 <HAL_UART_ErrorCallback+0x4c>)
 800837a:	f7fe f95f 	bl	800663c <Queue_Peek>
 800837e:	4604      	mov	r4, r0

		if(uart->UART_Handle == huart)
 8008380:	6803      	ldr	r3, [r0, #0]
 8008382:	42b3      	cmp	r3, r6
 8008384:	d1f2      	bne.n	800836c <HAL_UART_ErrorCallback+0x8>
		{
			uart->RX_Buff_Tail_Ptr = 0;
 8008386:	2200      	movs	r2, #0
 8008388:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
			uart->Currently_Transmitting = false;
 800838c:	f880 221c 	strb.w	r2, [r0, #540]	; 0x21c
			HAL_DMA_Abort_IT(uart->UART_Handle->hdmarx);
 8008390:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8008392:	f7f9 fcbd 	bl	8001d10 <HAL_DMA_Abort_IT>
			HAL_UART_DMAStop(uart->UART_Handle);
 8008396:	6820      	ldr	r0, [r4, #0]
 8008398:	f7fc fe34 	bl	8005004 <HAL_UART_DMAStop>
			HAL_UART_Receive_DMA(uart->UART_Handle, uart->RX_Buffer, UART_RX_BUFF_SIZE);
 800839c:	4621      	mov	r1, r4
 800839e:	f851 0b06 	ldr.w	r0, [r1], #6
 80083a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80083a6:	f7fd fc1b 	bl	8005be0 <HAL_UART_Receive_DMA>
 80083aa:	e7df      	b.n	800836c <HAL_UART_ErrorCallback+0x8>
		}
	}
}
 80083ac:	bd70      	pop	{r4, r5, r6, pc}
 80083ae:	bf00      	nop
 80083b0:	20001848 	.word	0x20001848

080083b4 <USBH_UserProcess>:
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 80083b4:	2904      	cmp	r1, #4
 80083b6:	d012      	beq.n	80083de <USBH_UserProcess+0x2a>
 80083b8:	2905      	cmp	r1, #5
 80083ba:	d002      	beq.n	80083c2 <USBH_UserProcess+0xe>
 80083bc:	2902      	cmp	r1, #2
 80083be:	d007      	beq.n	80083d0 <USBH_UserProcess+0x1c>

  default:
  break;
  }
  /* USER CODE END CALL_BACK_1 */
}
 80083c0:	4770      	bx	lr
	  USB_MSD_Mounted = 0;
 80083c2:	4b09      	ldr	r3, [pc, #36]	; (80083e8 <USBH_UserProcess+0x34>)
 80083c4:	2200      	movs	r2, #0
 80083c6:	701a      	strb	r2, [r3, #0]
  Appli_state = APPLICATION_DISCONNECT;
 80083c8:	4b08      	ldr	r3, [pc, #32]	; (80083ec <USBH_UserProcess+0x38>)
 80083ca:	2203      	movs	r2, #3
 80083cc:	701a      	strb	r2, [r3, #0]
  break;
 80083ce:	4770      	bx	lr
	  USB_MSD_Mounted = 1;
 80083d0:	4b05      	ldr	r3, [pc, #20]	; (80083e8 <USBH_UserProcess+0x34>)
 80083d2:	2201      	movs	r2, #1
 80083d4:	701a      	strb	r2, [r3, #0]
  Appli_state = APPLICATION_READY;
 80083d6:	4b05      	ldr	r3, [pc, #20]	; (80083ec <USBH_UserProcess+0x38>)
 80083d8:	2202      	movs	r2, #2
 80083da:	701a      	strb	r2, [r3, #0]
  break;
 80083dc:	4770      	bx	lr
  Appli_state = APPLICATION_START;
 80083de:	4b03      	ldr	r3, [pc, #12]	; (80083ec <USBH_UserProcess+0x38>)
 80083e0:	2201      	movs	r2, #1
 80083e2:	701a      	strb	r2, [r3, #0]
}
 80083e4:	e7ec      	b.n	80083c0 <USBH_UserProcess+0xc>
 80083e6:	bf00      	nop
 80083e8:	20001855 	.word	0x20001855
 80083ec:	20001854 	.word	0x20001854

080083f0 <MX_USB_HOST_Init>:
{
 80083f0:	b508      	push	{r3, lr}
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 80083f2:	2201      	movs	r2, #1
 80083f4:	490b      	ldr	r1, [pc, #44]	; (8008424 <MX_USB_HOST_Init+0x34>)
 80083f6:	480c      	ldr	r0, [pc, #48]	; (8008428 <MX_USB_HOST_Init+0x38>)
 80083f8:	f7ff f966 	bl	80076c8 <USBH_Init>
 80083fc:	b948      	cbnz	r0, 8008412 <MX_USB_HOST_Init+0x22>
  if (USBH_RegisterClass(&hUsbHostFS, USBH_MSC_CLASS) != USBH_OK)
 80083fe:	490b      	ldr	r1, [pc, #44]	; (800842c <MX_USB_HOST_Init+0x3c>)
 8008400:	4809      	ldr	r0, [pc, #36]	; (8008428 <MX_USB_HOST_Init+0x38>)
 8008402:	f7ff f980 	bl	8007706 <USBH_RegisterClass>
 8008406:	b938      	cbnz	r0, 8008418 <MX_USB_HOST_Init+0x28>
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8008408:	4807      	ldr	r0, [pc, #28]	; (8008428 <MX_USB_HOST_Init+0x38>)
 800840a:	f7ff f9c1 	bl	8007790 <USBH_Start>
 800840e:	b930      	cbnz	r0, 800841e <MX_USB_HOST_Init+0x2e>
}
 8008410:	bd08      	pop	{r3, pc}
    Error_Handler();
 8008412:	f7f8 fae3 	bl	80009dc <Error_Handler>
 8008416:	e7f2      	b.n	80083fe <MX_USB_HOST_Init+0xe>
    Error_Handler();
 8008418:	f7f8 fae0 	bl	80009dc <Error_Handler>
 800841c:	e7f4      	b.n	8008408 <MX_USB_HOST_Init+0x18>
    Error_Handler();
 800841e:	f7f8 fadd 	bl	80009dc <Error_Handler>
}
 8008422:	e7f5      	b.n	8008410 <MX_USB_HOST_Init+0x20>
 8008424:	080083b5 	.word	0x080083b5
 8008428:	20001858 	.word	0x20001858
 800842c:	2000000c 	.word	0x2000000c

08008430 <MX_USB_HOST_Process>:
{
 8008430:	b508      	push	{r3, lr}
  USBH_Process(&hUsbHostFS);
 8008432:	4802      	ldr	r0, [pc, #8]	; (800843c <MX_USB_HOST_Process+0xc>)
 8008434:	f7ff f9b6 	bl	80077a4 <USBH_Process>
}
 8008438:	bd08      	pop	{r3, pc}
 800843a:	bf00      	nop
 800843c:	20001858 	.word	0x20001858

08008440 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8008440:	b510      	push	{r4, lr}
 8008442:	b0ae      	sub	sp, #184	; 0xb8
 8008444:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008446:	2100      	movs	r1, #0
 8008448:	9129      	str	r1, [sp, #164]	; 0xa4
 800844a:	912a      	str	r1, [sp, #168]	; 0xa8
 800844c:	912b      	str	r1, [sp, #172]	; 0xac
 800844e:	912c      	str	r1, [sp, #176]	; 0xb0
 8008450:	912d      	str	r1, [sp, #180]	; 0xb4
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008452:	2294      	movs	r2, #148	; 0x94
 8008454:	a804      	add	r0, sp, #16
 8008456:	f000 fce1 	bl	8008e1c <memset>
  if(hcdHandle->Instance==USB_OTG_FS)
 800845a:	6823      	ldr	r3, [r4, #0]
 800845c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008460:	d001      	beq.n	8008466 <HAL_HCD_MspInit+0x26>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008462:	b02e      	add	sp, #184	; 0xb8
 8008464:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8008466:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800846a:	9304      	str	r3, [sp, #16]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 800846c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8008470:	9321      	str	r3, [sp, #132]	; 0x84
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 8008472:	2303      	movs	r3, #3
 8008474:	9305      	str	r3, [sp, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8008476:	2301      	movs	r3, #1
 8008478:	9306      	str	r3, [sp, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 800847a:	230c      	movs	r3, #12
 800847c:	9307      	str	r3, [sp, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 800847e:	2302      	movs	r3, #2
 8008480:	9308      	str	r3, [sp, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8008482:	9309      	str	r3, [sp, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8008484:	930a      	str	r3, [sp, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8008486:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800848a:	930b      	str	r3, [sp, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800848c:	a804      	add	r0, sp, #16
 800848e:	f7fc f8cd 	bl	800462c <HAL_RCCEx_PeriphCLKConfig>
 8008492:	2800      	cmp	r0, #0
 8008494:	d13e      	bne.n	8008514 <HAL_HCD_MspInit+0xd4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008496:	4c22      	ldr	r4, [pc, #136]	; (8008520 <HAL_HCD_MspInit+0xe0>)
 8008498:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800849a:	f043 0301 	orr.w	r3, r3, #1
 800849e:	64e3      	str	r3, [r4, #76]	; 0x4c
 80084a0:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80084a2:	f003 0301 	and.w	r3, r3, #1
 80084a6:	9301      	str	r3, [sp, #4]
 80084a8:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80084aa:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80084ae:	9329      	str	r3, [sp, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80084b0:	2302      	movs	r3, #2
 80084b2:	932a      	str	r3, [sp, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80084b4:	2300      	movs	r3, #0
 80084b6:	932b      	str	r3, [sp, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80084b8:	2303      	movs	r3, #3
 80084ba:	932c      	str	r3, [sp, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80084bc:	230a      	movs	r3, #10
 80084be:	932d      	str	r3, [sp, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80084c0:	a929      	add	r1, sp, #164	; 0xa4
 80084c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80084c6:	f7f9 fcc1 	bl	8001e4c <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80084ca:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80084cc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80084d0:	64e3      	str	r3, [r4, #76]	; 0x4c
 80084d2:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80084d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80084d8:	9302      	str	r3, [sp, #8]
 80084da:	9b02      	ldr	r3, [sp, #8]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80084dc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80084de:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80084e2:	d11a      	bne.n	800851a <HAL_HCD_MspInit+0xda>
      __HAL_RCC_PWR_CLK_ENABLE();
 80084e4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80084e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80084ea:	65a3      	str	r3, [r4, #88]	; 0x58
 80084ec:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80084ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80084f2:	9303      	str	r3, [sp, #12]
 80084f4:	9b03      	ldr	r3, [sp, #12]
      HAL_PWREx_EnableVddUSB();
 80084f6:	f7fb f9e1 	bl	80038bc <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 80084fa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80084fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008500:	65a3      	str	r3, [r4, #88]	; 0x58
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008502:	2200      	movs	r2, #0
 8008504:	4611      	mov	r1, r2
 8008506:	2043      	movs	r0, #67	; 0x43
 8008508:	f7f9 fa5c 	bl	80019c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800850c:	2043      	movs	r0, #67	; 0x43
 800850e:	f7f9 fa91 	bl	8001a34 <HAL_NVIC_EnableIRQ>
}
 8008512:	e7a6      	b.n	8008462 <HAL_HCD_MspInit+0x22>
      Error_Handler();
 8008514:	f7f8 fa62 	bl	80009dc <Error_Handler>
 8008518:	e7bd      	b.n	8008496 <HAL_HCD_MspInit+0x56>
      HAL_PWREx_EnableVddUSB();
 800851a:	f7fb f9cf 	bl	80038bc <HAL_PWREx_EnableVddUSB>
 800851e:	e7f0      	b.n	8008502 <HAL_HCD_MspInit+0xc2>
 8008520:	40021000 	.word	0x40021000

08008524 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8008524:	b508      	push	{r3, lr}
  USBH_LL_IncTimer(hhcd->pData);
 8008526:	f8d0 0300 	ldr.w	r0, [r0, #768]	; 0x300
 800852a:	f7ff fa79 	bl	8007a20 <USBH_LL_IncTimer>
}
 800852e:	bd08      	pop	{r3, pc}

08008530 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008530:	b508      	push	{r3, lr}
  USBH_LL_Connect(hhcd->pData);
 8008532:	f8d0 0300 	ldr.w	r0, [r0, #768]	; 0x300
 8008536:	f7ff fa84 	bl	8007a42 <USBH_LL_Connect>
}
 800853a:	bd08      	pop	{r3, pc}

0800853c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800853c:	b508      	push	{r3, lr}
  USBH_LL_Disconnect(hhcd->pData);
 800853e:	f8d0 0300 	ldr.w	r0, [r0, #768]	; 0x300
 8008542:	f7ff fa88 	bl	8007a56 <USBH_LL_Disconnect>
}
 8008546:	bd08      	pop	{r3, pc}

08008548 <HAL_HCD_HC_NotifyURBChange_Callback>:
{
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8008548:	4770      	bx	lr

0800854a <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800854a:	b508      	push	{r3, lr}
  USBH_LL_PortEnabled(hhcd->pData);
 800854c:	f8d0 0300 	ldr.w	r0, [r0, #768]	; 0x300
 8008550:	f7ff fa6f 	bl	8007a32 <USBH_LL_PortEnabled>
}
 8008554:	bd08      	pop	{r3, pc}

08008556 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008556:	b508      	push	{r3, lr}
  USBH_LL_PortDisabled(hhcd->pData);
 8008558:	f8d0 0300 	ldr.w	r0, [r0, #768]	; 0x300
 800855c:	f7ff fa6d 	bl	8007a3a <USBH_LL_PortDisabled>
}
 8008560:	bd08      	pop	{r3, pc}
	...

08008564 <USBH_LL_Init>:
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8008564:	f890 33cc 	ldrb.w	r3, [r0, #972]	; 0x3cc
 8008568:	2b01      	cmp	r3, #1
 800856a:	d001      	beq.n	8008570 <USBH_LL_Init+0xc>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
  }
  return USBH_OK;
}
 800856c:	2000      	movs	r0, #0
 800856e:	4770      	bx	lr
{
 8008570:	b510      	push	{r4, lr}
 8008572:	4604      	mov	r4, r0
  hhcd_USB_OTG_FS.pData = phost;
 8008574:	4810      	ldr	r0, [pc, #64]	; (80085b8 <USBH_LL_Init+0x54>)
 8008576:	f8c0 4300 	str.w	r4, [r0, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800857a:	f8c4 03d0 	str.w	r0, [r4, #976]	; 0x3d0
  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800857e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8008582:	6003      	str	r3, [r0, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 12;
 8008584:	230c      	movs	r3, #12
 8008586:	6083      	str	r3, [r0, #8]
  hhcd_USB_OTG_FS.Init.speed = USB_OTG_SPEED_FULL;
 8008588:	2303      	movs	r3, #3
 800858a:	60c3      	str	r3, [r0, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800858c:	2300      	movs	r3, #0
 800858e:	6103      	str	r3, [r0, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8008590:	2202      	movs	r2, #2
 8008592:	6182      	str	r2, [r0, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008594:	61c3      	str	r3, [r0, #28]
  hhcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8008596:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8008598:	f7f9 fe06 	bl	80021a8 <HAL_HCD_Init>
 800859c:	b940      	cbnz	r0, 80085b0 <USBH_LL_Init+0x4c>
  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800859e:	4806      	ldr	r0, [pc, #24]	; (80085b8 <USBH_LL_Init+0x54>)
 80085a0:	f7fa fabd 	bl	8002b1e <HAL_HCD_GetCurrentFrame>
 80085a4:	4601      	mov	r1, r0
 80085a6:	4620      	mov	r0, r4
 80085a8:	f7ff fa37 	bl	8007a1a <USBH_LL_SetTimer>
}
 80085ac:	2000      	movs	r0, #0
 80085ae:	bd10      	pop	{r4, pc}
    Error_Handler( );
 80085b0:	f7f8 fa14 	bl	80009dc <Error_Handler>
 80085b4:	e7f3      	b.n	800859e <USBH_LL_Init+0x3a>
 80085b6:	bf00      	nop
 80085b8:	20001c30 	.word	0x20001c30

080085bc <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 80085bc:	b508      	push	{r3, lr}
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 80085be:	f8d0 03d0 	ldr.w	r0, [r0, #976]	; 0x3d0
 80085c2:	f7fa fab1 	bl	8002b28 <HAL_HCD_GetCurrentSpeed>
 80085c6:	2801      	cmp	r0, #1
 80085c8:	d004      	beq.n	80085d4 <USBH_LL_GetSpeed+0x18>
 80085ca:	2802      	cmp	r0, #2
 80085cc:	d004      	beq.n	80085d8 <USBH_LL_GetSpeed+0x1c>
 80085ce:	b100      	cbz	r0, 80085d2 <USBH_LL_GetSpeed+0x16>
  case 2 :
    speed = USBH_SPEED_LOW;
    break;

  default:
   speed = USBH_SPEED_FULL;
 80085d0:	2001      	movs	r0, #1
    break;
  }
  return  speed;
}
 80085d2:	bd08      	pop	{r3, pc}
    speed = USBH_SPEED_FULL;
 80085d4:	2001      	movs	r0, #1
 80085d6:	e7fc      	b.n	80085d2 <USBH_LL_GetSpeed+0x16>
    speed = USBH_SPEED_LOW;
 80085d8:	2002      	movs	r0, #2
 80085da:	e7fa      	b.n	80085d2 <USBH_LL_GetSpeed+0x16>

080085dc <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80085dc:	b508      	push	{r3, lr}
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 80085de:	f8d0 03d0 	ldr.w	r0, [r0, #976]	; 0x3d0
 80085e2:	f7fa fa97 	bl	8002b14 <HAL_HCD_HC_GetXferCount>
}
 80085e6:	bd08      	pop	{r3, pc}

080085e8 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80085e8:	b508      	push	{r3, lr}
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 80085ea:	f8d0 03d0 	ldr.w	r0, [r0, #976]	; 0x3d0
 80085ee:	f7fa fa8b 	bl	8002b08 <HAL_HCD_HC_GetURBState>
}
 80085f2:	bd08      	pop	{r3, pc}

080085f4 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 80085f4:	b508      	push	{r3, lr}
  if (phost->id == HOST_FS) {
 80085f6:	f890 33cc 	ldrb.w	r3, [r0, #972]	; 0x3cc
 80085fa:	2b01      	cmp	r3, #1
 80085fc:	d004      	beq.n	8008608 <USBH_LL_DriverVBUS+0x14>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 80085fe:	20c8      	movs	r0, #200	; 0xc8
 8008600:	f7f9 f9ba 	bl	8001978 <HAL_Delay>
  return USBH_OK;
}
 8008604:	2000      	movs	r0, #0
 8008606:	bd08      	pop	{r3, pc}
    MX_DriverVbusFS(state);
 8008608:	4608      	mov	r0, r1
 800860a:	f000 f881 	bl	8008710 <MX_DriverVbusFS>
 800860e:	e7f6      	b.n	80085fe <USBH_LL_DriverVBUS+0xa>

08008610 <USBH_LL_SetToggle>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8008610:	f8d0 33d0 	ldr.w	r3, [r0, #976]	; 0x3d0

  if(pHandle->hc[pipe].ep_is_in)
 8008614:	202c      	movs	r0, #44	; 0x2c
 8008616:	fb00 3001 	mla	r0, r0, r1, r3
 800861a:	f890 003b 	ldrb.w	r0, [r0, #59]	; 0x3b
 800861e:	b130      	cbz	r0, 800862e <USBH_LL_SetToggle+0x1e>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8008620:	202c      	movs	r0, #44	; 0x2c
 8008622:	fb00 3101 	mla	r1, r0, r1, r3
 8008626:	f881 2054 	strb.w	r2, [r1, #84]	; 0x54
  {
    pHandle->hc[pipe].toggle_out = toggle;
  }

  return USBH_OK;
}
 800862a:	2000      	movs	r0, #0
 800862c:	4770      	bx	lr
    pHandle->hc[pipe].toggle_out = toggle;
 800862e:	202c      	movs	r0, #44	; 0x2c
 8008630:	fb00 3101 	mla	r1, r0, r1, r3
 8008634:	f881 2055 	strb.w	r2, [r1, #85]	; 0x55
 8008638:	e7f7      	b.n	800862a <USBH_LL_SetToggle+0x1a>

0800863a <USBH_LL_GetToggle>:
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
  uint8_t toggle = 0;
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800863a:	f8d0 33d0 	ldr.w	r3, [r0, #976]	; 0x3d0

  if(pHandle->hc[pipe].ep_is_in)
 800863e:	222c      	movs	r2, #44	; 0x2c
 8008640:	fb02 3201 	mla	r2, r2, r1, r3
 8008644:	f892 203b 	ldrb.w	r2, [r2, #59]	; 0x3b
 8008648:	b12a      	cbz	r2, 8008656 <USBH_LL_GetToggle+0x1c>
  {
    toggle = pHandle->hc[pipe].toggle_in;
 800864a:	222c      	movs	r2, #44	; 0x2c
 800864c:	fb02 3101 	mla	r1, r2, r1, r3
 8008650:	f891 0054 	ldrb.w	r0, [r1, #84]	; 0x54
 8008654:	4770      	bx	lr
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 8008656:	222c      	movs	r2, #44	; 0x2c
 8008658:	fb02 3101 	mla	r1, r2, r1, r3
 800865c:	f891 0055 	ldrb.w	r0, [r1, #85]	; 0x55
  }
  return toggle;
}
 8008660:	4770      	bx	lr

08008662 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8008662:	b508      	push	{r3, lr}
  HAL_Delay(Delay);
 8008664:	f7f9 f988 	bl	8001978 <HAL_Delay>
}
 8008668:	bd08      	pop	{r3, pc}

0800866a <USBH_Get_USB_Status>:
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBH_StatusTypeDef usb_status = USBH_OK;

  switch (hal_status)
 800866a:	2802      	cmp	r0, #2
 800866c:	d805      	bhi.n	800867a <USBH_Get_USB_Status+0x10>
 800866e:	e8df f000 	tbb	[pc, r0]
 8008672:	0405      	.short	0x0405
 8008674:	02          	.byte	0x02
 8008675:	00          	.byte	0x00
    break;
    case HAL_ERROR :
      usb_status = USBH_FAIL;
    break;
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8008676:	2001      	movs	r0, #1
    break;
 8008678:	4770      	bx	lr
      usb_status = USBH_FAIL;
 800867a:	2002      	movs	r0, #2
    default :
      usb_status = USBH_FAIL;
    break;
  }
  return usb_status;
}
 800867c:	4770      	bx	lr

0800867e <USBH_LL_Start>:
{
 800867e:	b508      	push	{r3, lr}
  hal_status = HAL_HCD_Start(phost->pData);
 8008680:	f8d0 03d0 	ldr.w	r0, [r0, #976]	; 0x3d0
 8008684:	f7fa fa14 	bl	8002ab0 <HAL_HCD_Start>
  usb_status = USBH_Get_USB_Status(hal_status);
 8008688:	f7ff ffef 	bl	800866a <USBH_Get_USB_Status>
}
 800868c:	bd08      	pop	{r3, pc}

0800868e <USBH_LL_Stop>:
{
 800868e:	b508      	push	{r3, lr}
  hal_status = HAL_HCD_Stop(phost->pData);
 8008690:	f8d0 03d0 	ldr.w	r0, [r0, #976]	; 0x3d0
 8008694:	f7fa fa21 	bl	8002ada <HAL_HCD_Stop>
  usb_status = USBH_Get_USB_Status(hal_status);
 8008698:	f7ff ffe7 	bl	800866a <USBH_Get_USB_Status>
}
 800869c:	bd08      	pop	{r3, pc}

0800869e <USBH_LL_ResetPort>:
{
 800869e:	b508      	push	{r3, lr}
  hal_status = HAL_HCD_ResetPort(phost->pData);
 80086a0:	f8d0 03d0 	ldr.w	r0, [r0, #976]	; 0x3d0
 80086a4:	f7fa fa2b 	bl	8002afe <HAL_HCD_ResetPort>
  usb_status = USBH_Get_USB_Status(hal_status);
 80086a8:	f7ff ffdf 	bl	800866a <USBH_Get_USB_Status>
}
 80086ac:	bd08      	pop	{r3, pc}

080086ae <USBH_LL_OpenPipe>:
{
 80086ae:	b510      	push	{r4, lr}
 80086b0:	b084      	sub	sp, #16
  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 80086b2:	f8d0 03d0 	ldr.w	r0, [r0, #976]	; 0x3d0
 80086b6:	f8bd 4020 	ldrh.w	r4, [sp, #32]
 80086ba:	9402      	str	r4, [sp, #8]
 80086bc:	f89d 401c 	ldrb.w	r4, [sp, #28]
 80086c0:	9401      	str	r4, [sp, #4]
 80086c2:	f89d 4018 	ldrb.w	r4, [sp, #24]
 80086c6:	9400      	str	r4, [sp, #0]
 80086c8:	f7f9 fd15 	bl	80020f6 <HAL_HCD_HC_Init>
  usb_status = USBH_Get_USB_Status(hal_status);
 80086cc:	f7ff ffcd 	bl	800866a <USBH_Get_USB_Status>
}
 80086d0:	b004      	add	sp, #16
 80086d2:	bd10      	pop	{r4, pc}

080086d4 <USBH_LL_ClosePipe>:
{
 80086d4:	b508      	push	{r3, lr}
  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 80086d6:	f8d0 03d0 	ldr.w	r0, [r0, #976]	; 0x3d0
 80086da:	f7f9 fd53 	bl	8002184 <HAL_HCD_HC_Halt>
  usb_status = USBH_Get_USB_Status(hal_status);
 80086de:	f7ff ffc4 	bl	800866a <USBH_Get_USB_Status>
}
 80086e2:	bd08      	pop	{r3, pc}

080086e4 <USBH_LL_SubmitURB>:
{
 80086e4:	b510      	push	{r4, lr}
 80086e6:	b084      	sub	sp, #16
  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 80086e8:	f8d0 03d0 	ldr.w	r0, [r0, #976]	; 0x3d0
 80086ec:	f89d 4024 	ldrb.w	r4, [sp, #36]	; 0x24
 80086f0:	9403      	str	r4, [sp, #12]
 80086f2:	f8bd 4020 	ldrh.w	r4, [sp, #32]
 80086f6:	9402      	str	r4, [sp, #8]
 80086f8:	9c07      	ldr	r4, [sp, #28]
 80086fa:	9401      	str	r4, [sp, #4]
 80086fc:	f89d 4018 	ldrb.w	r4, [sp, #24]
 8008700:	9400      	str	r4, [sp, #0]
 8008702:	f7f9 fda3 	bl	800224c <HAL_HCD_HC_SubmitRequest>
  usb_status = USBH_Get_USB_Status(hal_status);
 8008706:	f7ff ffb0 	bl	800866a <USBH_Get_USB_Status>
}
 800870a:	b004      	add	sp, #16
 800870c:	bd10      	pop	{r4, pc}
	...

08008710 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8008710:	b508      	push	{r3, lr}
  uint8_t data = state;
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8008712:	4602      	mov	r2, r0
 8008714:	b100      	cbz	r0, 8008718 <MX_DriverVbusFS+0x8>
    data = GPIO_PIN_RESET;
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8008716:	2201      	movs	r2, #1
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOE,GPIO_PIN_9,(GPIO_PinState)data);
 8008718:	f44f 7100 	mov.w	r1, #512	; 0x200
 800871c:	4801      	ldr	r0, [pc, #4]	; (8008724 <MX_DriverVbusFS+0x14>)
 800871e:	f7f9 fc8d 	bl	800203c <HAL_GPIO_WritePin>
}
 8008722:	bd08      	pop	{r3, pc}
 8008724:	48001000 	.word	0x48001000

08008728 <malloc>:
 8008728:	4b02      	ldr	r3, [pc, #8]	; (8008734 <malloc+0xc>)
 800872a:	4601      	mov	r1, r0
 800872c:	6818      	ldr	r0, [r3, #0]
 800872e:	f000 b82b 	b.w	8008788 <_malloc_r>
 8008732:	bf00      	nop
 8008734:	20000088 	.word	0x20000088

08008738 <free>:
 8008738:	4b02      	ldr	r3, [pc, #8]	; (8008744 <free+0xc>)
 800873a:	4601      	mov	r1, r0
 800873c:	6818      	ldr	r0, [r3, #0]
 800873e:	f000 bc1f 	b.w	8008f80 <_free_r>
 8008742:	bf00      	nop
 8008744:	20000088 	.word	0x20000088

08008748 <sbrk_aligned>:
 8008748:	b570      	push	{r4, r5, r6, lr}
 800874a:	4e0e      	ldr	r6, [pc, #56]	; (8008784 <sbrk_aligned+0x3c>)
 800874c:	460c      	mov	r4, r1
 800874e:	6831      	ldr	r1, [r6, #0]
 8008750:	4605      	mov	r5, r0
 8008752:	b911      	cbnz	r1, 800875a <sbrk_aligned+0x12>
 8008754:	f000 fbc4 	bl	8008ee0 <_sbrk_r>
 8008758:	6030      	str	r0, [r6, #0]
 800875a:	4621      	mov	r1, r4
 800875c:	4628      	mov	r0, r5
 800875e:	f000 fbbf 	bl	8008ee0 <_sbrk_r>
 8008762:	1c43      	adds	r3, r0, #1
 8008764:	d00a      	beq.n	800877c <sbrk_aligned+0x34>
 8008766:	1cc4      	adds	r4, r0, #3
 8008768:	f024 0403 	bic.w	r4, r4, #3
 800876c:	42a0      	cmp	r0, r4
 800876e:	d007      	beq.n	8008780 <sbrk_aligned+0x38>
 8008770:	1a21      	subs	r1, r4, r0
 8008772:	4628      	mov	r0, r5
 8008774:	f000 fbb4 	bl	8008ee0 <_sbrk_r>
 8008778:	3001      	adds	r0, #1
 800877a:	d101      	bne.n	8008780 <sbrk_aligned+0x38>
 800877c:	f04f 34ff 	mov.w	r4, #4294967295
 8008780:	4620      	mov	r0, r4
 8008782:	bd70      	pop	{r4, r5, r6, pc}
 8008784:	20001f38 	.word	0x20001f38

08008788 <_malloc_r>:
 8008788:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800878c:	1ccd      	adds	r5, r1, #3
 800878e:	f025 0503 	bic.w	r5, r5, #3
 8008792:	3508      	adds	r5, #8
 8008794:	2d0c      	cmp	r5, #12
 8008796:	bf38      	it	cc
 8008798:	250c      	movcc	r5, #12
 800879a:	2d00      	cmp	r5, #0
 800879c:	4607      	mov	r7, r0
 800879e:	db01      	blt.n	80087a4 <_malloc_r+0x1c>
 80087a0:	42a9      	cmp	r1, r5
 80087a2:	d905      	bls.n	80087b0 <_malloc_r+0x28>
 80087a4:	230c      	movs	r3, #12
 80087a6:	603b      	str	r3, [r7, #0]
 80087a8:	2600      	movs	r6, #0
 80087aa:	4630      	mov	r0, r6
 80087ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80087b0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008884 <_malloc_r+0xfc>
 80087b4:	f000 f868 	bl	8008888 <__malloc_lock>
 80087b8:	f8d8 3000 	ldr.w	r3, [r8]
 80087bc:	461c      	mov	r4, r3
 80087be:	bb5c      	cbnz	r4, 8008818 <_malloc_r+0x90>
 80087c0:	4629      	mov	r1, r5
 80087c2:	4638      	mov	r0, r7
 80087c4:	f7ff ffc0 	bl	8008748 <sbrk_aligned>
 80087c8:	1c43      	adds	r3, r0, #1
 80087ca:	4604      	mov	r4, r0
 80087cc:	d155      	bne.n	800887a <_malloc_r+0xf2>
 80087ce:	f8d8 4000 	ldr.w	r4, [r8]
 80087d2:	4626      	mov	r6, r4
 80087d4:	2e00      	cmp	r6, #0
 80087d6:	d145      	bne.n	8008864 <_malloc_r+0xdc>
 80087d8:	2c00      	cmp	r4, #0
 80087da:	d048      	beq.n	800886e <_malloc_r+0xe6>
 80087dc:	6823      	ldr	r3, [r4, #0]
 80087de:	4631      	mov	r1, r6
 80087e0:	4638      	mov	r0, r7
 80087e2:	eb04 0903 	add.w	r9, r4, r3
 80087e6:	f000 fb7b 	bl	8008ee0 <_sbrk_r>
 80087ea:	4581      	cmp	r9, r0
 80087ec:	d13f      	bne.n	800886e <_malloc_r+0xe6>
 80087ee:	6821      	ldr	r1, [r4, #0]
 80087f0:	1a6d      	subs	r5, r5, r1
 80087f2:	4629      	mov	r1, r5
 80087f4:	4638      	mov	r0, r7
 80087f6:	f7ff ffa7 	bl	8008748 <sbrk_aligned>
 80087fa:	3001      	adds	r0, #1
 80087fc:	d037      	beq.n	800886e <_malloc_r+0xe6>
 80087fe:	6823      	ldr	r3, [r4, #0]
 8008800:	442b      	add	r3, r5
 8008802:	6023      	str	r3, [r4, #0]
 8008804:	f8d8 3000 	ldr.w	r3, [r8]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d038      	beq.n	800887e <_malloc_r+0xf6>
 800880c:	685a      	ldr	r2, [r3, #4]
 800880e:	42a2      	cmp	r2, r4
 8008810:	d12b      	bne.n	800886a <_malloc_r+0xe2>
 8008812:	2200      	movs	r2, #0
 8008814:	605a      	str	r2, [r3, #4]
 8008816:	e00f      	b.n	8008838 <_malloc_r+0xb0>
 8008818:	6822      	ldr	r2, [r4, #0]
 800881a:	1b52      	subs	r2, r2, r5
 800881c:	d41f      	bmi.n	800885e <_malloc_r+0xd6>
 800881e:	2a0b      	cmp	r2, #11
 8008820:	d917      	bls.n	8008852 <_malloc_r+0xca>
 8008822:	1961      	adds	r1, r4, r5
 8008824:	42a3      	cmp	r3, r4
 8008826:	6025      	str	r5, [r4, #0]
 8008828:	bf18      	it	ne
 800882a:	6059      	strne	r1, [r3, #4]
 800882c:	6863      	ldr	r3, [r4, #4]
 800882e:	bf08      	it	eq
 8008830:	f8c8 1000 	streq.w	r1, [r8]
 8008834:	5162      	str	r2, [r4, r5]
 8008836:	604b      	str	r3, [r1, #4]
 8008838:	4638      	mov	r0, r7
 800883a:	f104 060b 	add.w	r6, r4, #11
 800883e:	f000 f829 	bl	8008894 <__malloc_unlock>
 8008842:	f026 0607 	bic.w	r6, r6, #7
 8008846:	1d23      	adds	r3, r4, #4
 8008848:	1af2      	subs	r2, r6, r3
 800884a:	d0ae      	beq.n	80087aa <_malloc_r+0x22>
 800884c:	1b9b      	subs	r3, r3, r6
 800884e:	50a3      	str	r3, [r4, r2]
 8008850:	e7ab      	b.n	80087aa <_malloc_r+0x22>
 8008852:	42a3      	cmp	r3, r4
 8008854:	6862      	ldr	r2, [r4, #4]
 8008856:	d1dd      	bne.n	8008814 <_malloc_r+0x8c>
 8008858:	f8c8 2000 	str.w	r2, [r8]
 800885c:	e7ec      	b.n	8008838 <_malloc_r+0xb0>
 800885e:	4623      	mov	r3, r4
 8008860:	6864      	ldr	r4, [r4, #4]
 8008862:	e7ac      	b.n	80087be <_malloc_r+0x36>
 8008864:	4634      	mov	r4, r6
 8008866:	6876      	ldr	r6, [r6, #4]
 8008868:	e7b4      	b.n	80087d4 <_malloc_r+0x4c>
 800886a:	4613      	mov	r3, r2
 800886c:	e7cc      	b.n	8008808 <_malloc_r+0x80>
 800886e:	230c      	movs	r3, #12
 8008870:	603b      	str	r3, [r7, #0]
 8008872:	4638      	mov	r0, r7
 8008874:	f000 f80e 	bl	8008894 <__malloc_unlock>
 8008878:	e797      	b.n	80087aa <_malloc_r+0x22>
 800887a:	6025      	str	r5, [r4, #0]
 800887c:	e7dc      	b.n	8008838 <_malloc_r+0xb0>
 800887e:	605b      	str	r3, [r3, #4]
 8008880:	deff      	udf	#255	; 0xff
 8008882:	bf00      	nop
 8008884:	20001f34 	.word	0x20001f34

08008888 <__malloc_lock>:
 8008888:	4801      	ldr	r0, [pc, #4]	; (8008890 <__malloc_lock+0x8>)
 800888a:	f000 bb76 	b.w	8008f7a <__retarget_lock_acquire_recursive>
 800888e:	bf00      	nop
 8008890:	2000207c 	.word	0x2000207c

08008894 <__malloc_unlock>:
 8008894:	4801      	ldr	r0, [pc, #4]	; (800889c <__malloc_unlock+0x8>)
 8008896:	f000 bb71 	b.w	8008f7c <__retarget_lock_release_recursive>
 800889a:	bf00      	nop
 800889c:	2000207c 	.word	0x2000207c

080088a0 <malloc_usable_size>:
 80088a0:	4b02      	ldr	r3, [pc, #8]	; (80088ac <malloc_usable_size+0xc>)
 80088a2:	4601      	mov	r1, r0
 80088a4:	6818      	ldr	r0, [r3, #0]
 80088a6:	f000 bbb7 	b.w	8009018 <_malloc_usable_size_r>
 80088aa:	bf00      	nop
 80088ac:	20000088 	.word	0x20000088

080088b0 <__sflush_r>:
 80088b0:	898a      	ldrh	r2, [r1, #12]
 80088b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088b6:	4605      	mov	r5, r0
 80088b8:	0710      	lsls	r0, r2, #28
 80088ba:	460c      	mov	r4, r1
 80088bc:	d458      	bmi.n	8008970 <__sflush_r+0xc0>
 80088be:	684b      	ldr	r3, [r1, #4]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	dc05      	bgt.n	80088d0 <__sflush_r+0x20>
 80088c4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	dc02      	bgt.n	80088d0 <__sflush_r+0x20>
 80088ca:	2000      	movs	r0, #0
 80088cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80088d2:	2e00      	cmp	r6, #0
 80088d4:	d0f9      	beq.n	80088ca <__sflush_r+0x1a>
 80088d6:	2300      	movs	r3, #0
 80088d8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80088dc:	682f      	ldr	r7, [r5, #0]
 80088de:	6a21      	ldr	r1, [r4, #32]
 80088e0:	602b      	str	r3, [r5, #0]
 80088e2:	d032      	beq.n	800894a <__sflush_r+0x9a>
 80088e4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80088e6:	89a3      	ldrh	r3, [r4, #12]
 80088e8:	075a      	lsls	r2, r3, #29
 80088ea:	d505      	bpl.n	80088f8 <__sflush_r+0x48>
 80088ec:	6863      	ldr	r3, [r4, #4]
 80088ee:	1ac0      	subs	r0, r0, r3
 80088f0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80088f2:	b10b      	cbz	r3, 80088f8 <__sflush_r+0x48>
 80088f4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80088f6:	1ac0      	subs	r0, r0, r3
 80088f8:	2300      	movs	r3, #0
 80088fa:	4602      	mov	r2, r0
 80088fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80088fe:	6a21      	ldr	r1, [r4, #32]
 8008900:	4628      	mov	r0, r5
 8008902:	47b0      	blx	r6
 8008904:	1c43      	adds	r3, r0, #1
 8008906:	89a3      	ldrh	r3, [r4, #12]
 8008908:	d106      	bne.n	8008918 <__sflush_r+0x68>
 800890a:	6829      	ldr	r1, [r5, #0]
 800890c:	291d      	cmp	r1, #29
 800890e:	d82b      	bhi.n	8008968 <__sflush_r+0xb8>
 8008910:	4a29      	ldr	r2, [pc, #164]	; (80089b8 <__sflush_r+0x108>)
 8008912:	410a      	asrs	r2, r1
 8008914:	07d6      	lsls	r6, r2, #31
 8008916:	d427      	bmi.n	8008968 <__sflush_r+0xb8>
 8008918:	2200      	movs	r2, #0
 800891a:	6062      	str	r2, [r4, #4]
 800891c:	04d9      	lsls	r1, r3, #19
 800891e:	6922      	ldr	r2, [r4, #16]
 8008920:	6022      	str	r2, [r4, #0]
 8008922:	d504      	bpl.n	800892e <__sflush_r+0x7e>
 8008924:	1c42      	adds	r2, r0, #1
 8008926:	d101      	bne.n	800892c <__sflush_r+0x7c>
 8008928:	682b      	ldr	r3, [r5, #0]
 800892a:	b903      	cbnz	r3, 800892e <__sflush_r+0x7e>
 800892c:	6560      	str	r0, [r4, #84]	; 0x54
 800892e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008930:	602f      	str	r7, [r5, #0]
 8008932:	2900      	cmp	r1, #0
 8008934:	d0c9      	beq.n	80088ca <__sflush_r+0x1a>
 8008936:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800893a:	4299      	cmp	r1, r3
 800893c:	d002      	beq.n	8008944 <__sflush_r+0x94>
 800893e:	4628      	mov	r0, r5
 8008940:	f000 fb1e 	bl	8008f80 <_free_r>
 8008944:	2000      	movs	r0, #0
 8008946:	6360      	str	r0, [r4, #52]	; 0x34
 8008948:	e7c0      	b.n	80088cc <__sflush_r+0x1c>
 800894a:	2301      	movs	r3, #1
 800894c:	4628      	mov	r0, r5
 800894e:	47b0      	blx	r6
 8008950:	1c41      	adds	r1, r0, #1
 8008952:	d1c8      	bne.n	80088e6 <__sflush_r+0x36>
 8008954:	682b      	ldr	r3, [r5, #0]
 8008956:	2b00      	cmp	r3, #0
 8008958:	d0c5      	beq.n	80088e6 <__sflush_r+0x36>
 800895a:	2b1d      	cmp	r3, #29
 800895c:	d001      	beq.n	8008962 <__sflush_r+0xb2>
 800895e:	2b16      	cmp	r3, #22
 8008960:	d101      	bne.n	8008966 <__sflush_r+0xb6>
 8008962:	602f      	str	r7, [r5, #0]
 8008964:	e7b1      	b.n	80088ca <__sflush_r+0x1a>
 8008966:	89a3      	ldrh	r3, [r4, #12]
 8008968:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800896c:	81a3      	strh	r3, [r4, #12]
 800896e:	e7ad      	b.n	80088cc <__sflush_r+0x1c>
 8008970:	690f      	ldr	r7, [r1, #16]
 8008972:	2f00      	cmp	r7, #0
 8008974:	d0a9      	beq.n	80088ca <__sflush_r+0x1a>
 8008976:	0793      	lsls	r3, r2, #30
 8008978:	680e      	ldr	r6, [r1, #0]
 800897a:	bf08      	it	eq
 800897c:	694b      	ldreq	r3, [r1, #20]
 800897e:	600f      	str	r7, [r1, #0]
 8008980:	bf18      	it	ne
 8008982:	2300      	movne	r3, #0
 8008984:	eba6 0807 	sub.w	r8, r6, r7
 8008988:	608b      	str	r3, [r1, #8]
 800898a:	f1b8 0f00 	cmp.w	r8, #0
 800898e:	dd9c      	ble.n	80088ca <__sflush_r+0x1a>
 8008990:	6a21      	ldr	r1, [r4, #32]
 8008992:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008994:	4643      	mov	r3, r8
 8008996:	463a      	mov	r2, r7
 8008998:	4628      	mov	r0, r5
 800899a:	47b0      	blx	r6
 800899c:	2800      	cmp	r0, #0
 800899e:	dc06      	bgt.n	80089ae <__sflush_r+0xfe>
 80089a0:	89a3      	ldrh	r3, [r4, #12]
 80089a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80089a6:	81a3      	strh	r3, [r4, #12]
 80089a8:	f04f 30ff 	mov.w	r0, #4294967295
 80089ac:	e78e      	b.n	80088cc <__sflush_r+0x1c>
 80089ae:	4407      	add	r7, r0
 80089b0:	eba8 0800 	sub.w	r8, r8, r0
 80089b4:	e7e9      	b.n	800898a <__sflush_r+0xda>
 80089b6:	bf00      	nop
 80089b8:	dfbffffe 	.word	0xdfbffffe

080089bc <_fflush_r>:
 80089bc:	b538      	push	{r3, r4, r5, lr}
 80089be:	690b      	ldr	r3, [r1, #16]
 80089c0:	4605      	mov	r5, r0
 80089c2:	460c      	mov	r4, r1
 80089c4:	b913      	cbnz	r3, 80089cc <_fflush_r+0x10>
 80089c6:	2500      	movs	r5, #0
 80089c8:	4628      	mov	r0, r5
 80089ca:	bd38      	pop	{r3, r4, r5, pc}
 80089cc:	b118      	cbz	r0, 80089d6 <_fflush_r+0x1a>
 80089ce:	6a03      	ldr	r3, [r0, #32]
 80089d0:	b90b      	cbnz	r3, 80089d6 <_fflush_r+0x1a>
 80089d2:	f000 f8a7 	bl	8008b24 <__sinit>
 80089d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d0f3      	beq.n	80089c6 <_fflush_r+0xa>
 80089de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80089e0:	07d0      	lsls	r0, r2, #31
 80089e2:	d404      	bmi.n	80089ee <_fflush_r+0x32>
 80089e4:	0599      	lsls	r1, r3, #22
 80089e6:	d402      	bmi.n	80089ee <_fflush_r+0x32>
 80089e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80089ea:	f000 fac6 	bl	8008f7a <__retarget_lock_acquire_recursive>
 80089ee:	4628      	mov	r0, r5
 80089f0:	4621      	mov	r1, r4
 80089f2:	f7ff ff5d 	bl	80088b0 <__sflush_r>
 80089f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80089f8:	07da      	lsls	r2, r3, #31
 80089fa:	4605      	mov	r5, r0
 80089fc:	d4e4      	bmi.n	80089c8 <_fflush_r+0xc>
 80089fe:	89a3      	ldrh	r3, [r4, #12]
 8008a00:	059b      	lsls	r3, r3, #22
 8008a02:	d4e1      	bmi.n	80089c8 <_fflush_r+0xc>
 8008a04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a06:	f000 fab9 	bl	8008f7c <__retarget_lock_release_recursive>
 8008a0a:	e7dd      	b.n	80089c8 <_fflush_r+0xc>

08008a0c <std>:
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	b510      	push	{r4, lr}
 8008a10:	4604      	mov	r4, r0
 8008a12:	e9c0 3300 	strd	r3, r3, [r0]
 8008a16:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008a1a:	6083      	str	r3, [r0, #8]
 8008a1c:	8181      	strh	r1, [r0, #12]
 8008a1e:	6643      	str	r3, [r0, #100]	; 0x64
 8008a20:	81c2      	strh	r2, [r0, #14]
 8008a22:	6183      	str	r3, [r0, #24]
 8008a24:	4619      	mov	r1, r3
 8008a26:	2208      	movs	r2, #8
 8008a28:	305c      	adds	r0, #92	; 0x5c
 8008a2a:	f000 f9f7 	bl	8008e1c <memset>
 8008a2e:	4b0d      	ldr	r3, [pc, #52]	; (8008a64 <std+0x58>)
 8008a30:	6263      	str	r3, [r4, #36]	; 0x24
 8008a32:	4b0d      	ldr	r3, [pc, #52]	; (8008a68 <std+0x5c>)
 8008a34:	62a3      	str	r3, [r4, #40]	; 0x28
 8008a36:	4b0d      	ldr	r3, [pc, #52]	; (8008a6c <std+0x60>)
 8008a38:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008a3a:	4b0d      	ldr	r3, [pc, #52]	; (8008a70 <std+0x64>)
 8008a3c:	6323      	str	r3, [r4, #48]	; 0x30
 8008a3e:	4b0d      	ldr	r3, [pc, #52]	; (8008a74 <std+0x68>)
 8008a40:	6224      	str	r4, [r4, #32]
 8008a42:	429c      	cmp	r4, r3
 8008a44:	d006      	beq.n	8008a54 <std+0x48>
 8008a46:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8008a4a:	4294      	cmp	r4, r2
 8008a4c:	d002      	beq.n	8008a54 <std+0x48>
 8008a4e:	33d0      	adds	r3, #208	; 0xd0
 8008a50:	429c      	cmp	r4, r3
 8008a52:	d105      	bne.n	8008a60 <std+0x54>
 8008a54:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008a58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a5c:	f000 ba8c 	b.w	8008f78 <__retarget_lock_init_recursive>
 8008a60:	bd10      	pop	{r4, pc}
 8008a62:	bf00      	nop
 8008a64:	08008c6d 	.word	0x08008c6d
 8008a68:	08008c8f 	.word	0x08008c8f
 8008a6c:	08008cc7 	.word	0x08008cc7
 8008a70:	08008ceb 	.word	0x08008ceb
 8008a74:	20001f3c 	.word	0x20001f3c

08008a78 <stdio_exit_handler>:
 8008a78:	4a02      	ldr	r2, [pc, #8]	; (8008a84 <stdio_exit_handler+0xc>)
 8008a7a:	4903      	ldr	r1, [pc, #12]	; (8008a88 <stdio_exit_handler+0x10>)
 8008a7c:	4803      	ldr	r0, [pc, #12]	; (8008a8c <stdio_exit_handler+0x14>)
 8008a7e:	f000 b869 	b.w	8008b54 <_fwalk_sglue>
 8008a82:	bf00      	nop
 8008a84:	20000030 	.word	0x20000030
 8008a88:	080089bd 	.word	0x080089bd
 8008a8c:	2000003c 	.word	0x2000003c

08008a90 <cleanup_stdio>:
 8008a90:	6841      	ldr	r1, [r0, #4]
 8008a92:	4b0c      	ldr	r3, [pc, #48]	; (8008ac4 <cleanup_stdio+0x34>)
 8008a94:	4299      	cmp	r1, r3
 8008a96:	b510      	push	{r4, lr}
 8008a98:	4604      	mov	r4, r0
 8008a9a:	d001      	beq.n	8008aa0 <cleanup_stdio+0x10>
 8008a9c:	f7ff ff8e 	bl	80089bc <_fflush_r>
 8008aa0:	68a1      	ldr	r1, [r4, #8]
 8008aa2:	4b09      	ldr	r3, [pc, #36]	; (8008ac8 <cleanup_stdio+0x38>)
 8008aa4:	4299      	cmp	r1, r3
 8008aa6:	d002      	beq.n	8008aae <cleanup_stdio+0x1e>
 8008aa8:	4620      	mov	r0, r4
 8008aaa:	f7ff ff87 	bl	80089bc <_fflush_r>
 8008aae:	68e1      	ldr	r1, [r4, #12]
 8008ab0:	4b06      	ldr	r3, [pc, #24]	; (8008acc <cleanup_stdio+0x3c>)
 8008ab2:	4299      	cmp	r1, r3
 8008ab4:	d004      	beq.n	8008ac0 <cleanup_stdio+0x30>
 8008ab6:	4620      	mov	r0, r4
 8008ab8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008abc:	f7ff bf7e 	b.w	80089bc <_fflush_r>
 8008ac0:	bd10      	pop	{r4, pc}
 8008ac2:	bf00      	nop
 8008ac4:	20001f3c 	.word	0x20001f3c
 8008ac8:	20001fa4 	.word	0x20001fa4
 8008acc:	2000200c 	.word	0x2000200c

08008ad0 <global_stdio_init.part.0>:
 8008ad0:	b510      	push	{r4, lr}
 8008ad2:	4b0b      	ldr	r3, [pc, #44]	; (8008b00 <global_stdio_init.part.0+0x30>)
 8008ad4:	4c0b      	ldr	r4, [pc, #44]	; (8008b04 <global_stdio_init.part.0+0x34>)
 8008ad6:	4a0c      	ldr	r2, [pc, #48]	; (8008b08 <global_stdio_init.part.0+0x38>)
 8008ad8:	601a      	str	r2, [r3, #0]
 8008ada:	4620      	mov	r0, r4
 8008adc:	2200      	movs	r2, #0
 8008ade:	2104      	movs	r1, #4
 8008ae0:	f7ff ff94 	bl	8008a0c <std>
 8008ae4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008ae8:	2201      	movs	r2, #1
 8008aea:	2109      	movs	r1, #9
 8008aec:	f7ff ff8e 	bl	8008a0c <std>
 8008af0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008af4:	2202      	movs	r2, #2
 8008af6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008afa:	2112      	movs	r1, #18
 8008afc:	f7ff bf86 	b.w	8008a0c <std>
 8008b00:	20002074 	.word	0x20002074
 8008b04:	20001f3c 	.word	0x20001f3c
 8008b08:	08008a79 	.word	0x08008a79

08008b0c <__sfp_lock_acquire>:
 8008b0c:	4801      	ldr	r0, [pc, #4]	; (8008b14 <__sfp_lock_acquire+0x8>)
 8008b0e:	f000 ba34 	b.w	8008f7a <__retarget_lock_acquire_recursive>
 8008b12:	bf00      	nop
 8008b14:	2000207d 	.word	0x2000207d

08008b18 <__sfp_lock_release>:
 8008b18:	4801      	ldr	r0, [pc, #4]	; (8008b20 <__sfp_lock_release+0x8>)
 8008b1a:	f000 ba2f 	b.w	8008f7c <__retarget_lock_release_recursive>
 8008b1e:	bf00      	nop
 8008b20:	2000207d 	.word	0x2000207d

08008b24 <__sinit>:
 8008b24:	b510      	push	{r4, lr}
 8008b26:	4604      	mov	r4, r0
 8008b28:	f7ff fff0 	bl	8008b0c <__sfp_lock_acquire>
 8008b2c:	6a23      	ldr	r3, [r4, #32]
 8008b2e:	b11b      	cbz	r3, 8008b38 <__sinit+0x14>
 8008b30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b34:	f7ff bff0 	b.w	8008b18 <__sfp_lock_release>
 8008b38:	4b04      	ldr	r3, [pc, #16]	; (8008b4c <__sinit+0x28>)
 8008b3a:	6223      	str	r3, [r4, #32]
 8008b3c:	4b04      	ldr	r3, [pc, #16]	; (8008b50 <__sinit+0x2c>)
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d1f5      	bne.n	8008b30 <__sinit+0xc>
 8008b44:	f7ff ffc4 	bl	8008ad0 <global_stdio_init.part.0>
 8008b48:	e7f2      	b.n	8008b30 <__sinit+0xc>
 8008b4a:	bf00      	nop
 8008b4c:	08008a91 	.word	0x08008a91
 8008b50:	20002074 	.word	0x20002074

08008b54 <_fwalk_sglue>:
 8008b54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b58:	4607      	mov	r7, r0
 8008b5a:	4688      	mov	r8, r1
 8008b5c:	4614      	mov	r4, r2
 8008b5e:	2600      	movs	r6, #0
 8008b60:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008b64:	f1b9 0901 	subs.w	r9, r9, #1
 8008b68:	d505      	bpl.n	8008b76 <_fwalk_sglue+0x22>
 8008b6a:	6824      	ldr	r4, [r4, #0]
 8008b6c:	2c00      	cmp	r4, #0
 8008b6e:	d1f7      	bne.n	8008b60 <_fwalk_sglue+0xc>
 8008b70:	4630      	mov	r0, r6
 8008b72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b76:	89ab      	ldrh	r3, [r5, #12]
 8008b78:	2b01      	cmp	r3, #1
 8008b7a:	d907      	bls.n	8008b8c <_fwalk_sglue+0x38>
 8008b7c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008b80:	3301      	adds	r3, #1
 8008b82:	d003      	beq.n	8008b8c <_fwalk_sglue+0x38>
 8008b84:	4629      	mov	r1, r5
 8008b86:	4638      	mov	r0, r7
 8008b88:	47c0      	blx	r8
 8008b8a:	4306      	orrs	r6, r0
 8008b8c:	3568      	adds	r5, #104	; 0x68
 8008b8e:	e7e9      	b.n	8008b64 <_fwalk_sglue+0x10>

08008b90 <iprintf>:
 8008b90:	b40f      	push	{r0, r1, r2, r3}
 8008b92:	b507      	push	{r0, r1, r2, lr}
 8008b94:	4906      	ldr	r1, [pc, #24]	; (8008bb0 <iprintf+0x20>)
 8008b96:	ab04      	add	r3, sp, #16
 8008b98:	6808      	ldr	r0, [r1, #0]
 8008b9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b9e:	6881      	ldr	r1, [r0, #8]
 8008ba0:	9301      	str	r3, [sp, #4]
 8008ba2:	f000 fa6b 	bl	800907c <_vfiprintf_r>
 8008ba6:	b003      	add	sp, #12
 8008ba8:	f85d eb04 	ldr.w	lr, [sp], #4
 8008bac:	b004      	add	sp, #16
 8008bae:	4770      	bx	lr
 8008bb0:	20000088 	.word	0x20000088

08008bb4 <_puts_r>:
 8008bb4:	6a03      	ldr	r3, [r0, #32]
 8008bb6:	b570      	push	{r4, r5, r6, lr}
 8008bb8:	6884      	ldr	r4, [r0, #8]
 8008bba:	4605      	mov	r5, r0
 8008bbc:	460e      	mov	r6, r1
 8008bbe:	b90b      	cbnz	r3, 8008bc4 <_puts_r+0x10>
 8008bc0:	f7ff ffb0 	bl	8008b24 <__sinit>
 8008bc4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008bc6:	07db      	lsls	r3, r3, #31
 8008bc8:	d405      	bmi.n	8008bd6 <_puts_r+0x22>
 8008bca:	89a3      	ldrh	r3, [r4, #12]
 8008bcc:	0598      	lsls	r0, r3, #22
 8008bce:	d402      	bmi.n	8008bd6 <_puts_r+0x22>
 8008bd0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008bd2:	f000 f9d2 	bl	8008f7a <__retarget_lock_acquire_recursive>
 8008bd6:	89a3      	ldrh	r3, [r4, #12]
 8008bd8:	0719      	lsls	r1, r3, #28
 8008bda:	d513      	bpl.n	8008c04 <_puts_r+0x50>
 8008bdc:	6923      	ldr	r3, [r4, #16]
 8008bde:	b18b      	cbz	r3, 8008c04 <_puts_r+0x50>
 8008be0:	3e01      	subs	r6, #1
 8008be2:	68a3      	ldr	r3, [r4, #8]
 8008be4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008be8:	3b01      	subs	r3, #1
 8008bea:	60a3      	str	r3, [r4, #8]
 8008bec:	b9e9      	cbnz	r1, 8008c2a <_puts_r+0x76>
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	da2e      	bge.n	8008c50 <_puts_r+0x9c>
 8008bf2:	4622      	mov	r2, r4
 8008bf4:	210a      	movs	r1, #10
 8008bf6:	4628      	mov	r0, r5
 8008bf8:	f000 f87b 	bl	8008cf2 <__swbuf_r>
 8008bfc:	3001      	adds	r0, #1
 8008bfe:	d007      	beq.n	8008c10 <_puts_r+0x5c>
 8008c00:	250a      	movs	r5, #10
 8008c02:	e007      	b.n	8008c14 <_puts_r+0x60>
 8008c04:	4621      	mov	r1, r4
 8008c06:	4628      	mov	r0, r5
 8008c08:	f000 f8b0 	bl	8008d6c <__swsetup_r>
 8008c0c:	2800      	cmp	r0, #0
 8008c0e:	d0e7      	beq.n	8008be0 <_puts_r+0x2c>
 8008c10:	f04f 35ff 	mov.w	r5, #4294967295
 8008c14:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008c16:	07da      	lsls	r2, r3, #31
 8008c18:	d405      	bmi.n	8008c26 <_puts_r+0x72>
 8008c1a:	89a3      	ldrh	r3, [r4, #12]
 8008c1c:	059b      	lsls	r3, r3, #22
 8008c1e:	d402      	bmi.n	8008c26 <_puts_r+0x72>
 8008c20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008c22:	f000 f9ab 	bl	8008f7c <__retarget_lock_release_recursive>
 8008c26:	4628      	mov	r0, r5
 8008c28:	bd70      	pop	{r4, r5, r6, pc}
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	da04      	bge.n	8008c38 <_puts_r+0x84>
 8008c2e:	69a2      	ldr	r2, [r4, #24]
 8008c30:	429a      	cmp	r2, r3
 8008c32:	dc06      	bgt.n	8008c42 <_puts_r+0x8e>
 8008c34:	290a      	cmp	r1, #10
 8008c36:	d004      	beq.n	8008c42 <_puts_r+0x8e>
 8008c38:	6823      	ldr	r3, [r4, #0]
 8008c3a:	1c5a      	adds	r2, r3, #1
 8008c3c:	6022      	str	r2, [r4, #0]
 8008c3e:	7019      	strb	r1, [r3, #0]
 8008c40:	e7cf      	b.n	8008be2 <_puts_r+0x2e>
 8008c42:	4622      	mov	r2, r4
 8008c44:	4628      	mov	r0, r5
 8008c46:	f000 f854 	bl	8008cf2 <__swbuf_r>
 8008c4a:	3001      	adds	r0, #1
 8008c4c:	d1c9      	bne.n	8008be2 <_puts_r+0x2e>
 8008c4e:	e7df      	b.n	8008c10 <_puts_r+0x5c>
 8008c50:	6823      	ldr	r3, [r4, #0]
 8008c52:	250a      	movs	r5, #10
 8008c54:	1c5a      	adds	r2, r3, #1
 8008c56:	6022      	str	r2, [r4, #0]
 8008c58:	701d      	strb	r5, [r3, #0]
 8008c5a:	e7db      	b.n	8008c14 <_puts_r+0x60>

08008c5c <puts>:
 8008c5c:	4b02      	ldr	r3, [pc, #8]	; (8008c68 <puts+0xc>)
 8008c5e:	4601      	mov	r1, r0
 8008c60:	6818      	ldr	r0, [r3, #0]
 8008c62:	f7ff bfa7 	b.w	8008bb4 <_puts_r>
 8008c66:	bf00      	nop
 8008c68:	20000088 	.word	0x20000088

08008c6c <__sread>:
 8008c6c:	b510      	push	{r4, lr}
 8008c6e:	460c      	mov	r4, r1
 8008c70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c74:	f000 f922 	bl	8008ebc <_read_r>
 8008c78:	2800      	cmp	r0, #0
 8008c7a:	bfab      	itete	ge
 8008c7c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008c7e:	89a3      	ldrhlt	r3, [r4, #12]
 8008c80:	181b      	addge	r3, r3, r0
 8008c82:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008c86:	bfac      	ite	ge
 8008c88:	6563      	strge	r3, [r4, #84]	; 0x54
 8008c8a:	81a3      	strhlt	r3, [r4, #12]
 8008c8c:	bd10      	pop	{r4, pc}

08008c8e <__swrite>:
 8008c8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c92:	461f      	mov	r7, r3
 8008c94:	898b      	ldrh	r3, [r1, #12]
 8008c96:	05db      	lsls	r3, r3, #23
 8008c98:	4605      	mov	r5, r0
 8008c9a:	460c      	mov	r4, r1
 8008c9c:	4616      	mov	r6, r2
 8008c9e:	d505      	bpl.n	8008cac <__swrite+0x1e>
 8008ca0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ca4:	2302      	movs	r3, #2
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	f000 f8f6 	bl	8008e98 <_lseek_r>
 8008cac:	89a3      	ldrh	r3, [r4, #12]
 8008cae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008cb2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008cb6:	81a3      	strh	r3, [r4, #12]
 8008cb8:	4632      	mov	r2, r6
 8008cba:	463b      	mov	r3, r7
 8008cbc:	4628      	mov	r0, r5
 8008cbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008cc2:	f000 b91d 	b.w	8008f00 <_write_r>

08008cc6 <__sseek>:
 8008cc6:	b510      	push	{r4, lr}
 8008cc8:	460c      	mov	r4, r1
 8008cca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cce:	f000 f8e3 	bl	8008e98 <_lseek_r>
 8008cd2:	1c43      	adds	r3, r0, #1
 8008cd4:	89a3      	ldrh	r3, [r4, #12]
 8008cd6:	bf15      	itete	ne
 8008cd8:	6560      	strne	r0, [r4, #84]	; 0x54
 8008cda:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008cde:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008ce2:	81a3      	strheq	r3, [r4, #12]
 8008ce4:	bf18      	it	ne
 8008ce6:	81a3      	strhne	r3, [r4, #12]
 8008ce8:	bd10      	pop	{r4, pc}

08008cea <__sclose>:
 8008cea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cee:	f000 b8c3 	b.w	8008e78 <_close_r>

08008cf2 <__swbuf_r>:
 8008cf2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cf4:	460e      	mov	r6, r1
 8008cf6:	4614      	mov	r4, r2
 8008cf8:	4605      	mov	r5, r0
 8008cfa:	b118      	cbz	r0, 8008d04 <__swbuf_r+0x12>
 8008cfc:	6a03      	ldr	r3, [r0, #32]
 8008cfe:	b90b      	cbnz	r3, 8008d04 <__swbuf_r+0x12>
 8008d00:	f7ff ff10 	bl	8008b24 <__sinit>
 8008d04:	69a3      	ldr	r3, [r4, #24]
 8008d06:	60a3      	str	r3, [r4, #8]
 8008d08:	89a3      	ldrh	r3, [r4, #12]
 8008d0a:	071a      	lsls	r2, r3, #28
 8008d0c:	d525      	bpl.n	8008d5a <__swbuf_r+0x68>
 8008d0e:	6923      	ldr	r3, [r4, #16]
 8008d10:	b31b      	cbz	r3, 8008d5a <__swbuf_r+0x68>
 8008d12:	6823      	ldr	r3, [r4, #0]
 8008d14:	6922      	ldr	r2, [r4, #16]
 8008d16:	1a98      	subs	r0, r3, r2
 8008d18:	6963      	ldr	r3, [r4, #20]
 8008d1a:	b2f6      	uxtb	r6, r6
 8008d1c:	4283      	cmp	r3, r0
 8008d1e:	4637      	mov	r7, r6
 8008d20:	dc04      	bgt.n	8008d2c <__swbuf_r+0x3a>
 8008d22:	4621      	mov	r1, r4
 8008d24:	4628      	mov	r0, r5
 8008d26:	f7ff fe49 	bl	80089bc <_fflush_r>
 8008d2a:	b9e0      	cbnz	r0, 8008d66 <__swbuf_r+0x74>
 8008d2c:	68a3      	ldr	r3, [r4, #8]
 8008d2e:	3b01      	subs	r3, #1
 8008d30:	60a3      	str	r3, [r4, #8]
 8008d32:	6823      	ldr	r3, [r4, #0]
 8008d34:	1c5a      	adds	r2, r3, #1
 8008d36:	6022      	str	r2, [r4, #0]
 8008d38:	701e      	strb	r6, [r3, #0]
 8008d3a:	6962      	ldr	r2, [r4, #20]
 8008d3c:	1c43      	adds	r3, r0, #1
 8008d3e:	429a      	cmp	r2, r3
 8008d40:	d004      	beq.n	8008d4c <__swbuf_r+0x5a>
 8008d42:	89a3      	ldrh	r3, [r4, #12]
 8008d44:	07db      	lsls	r3, r3, #31
 8008d46:	d506      	bpl.n	8008d56 <__swbuf_r+0x64>
 8008d48:	2e0a      	cmp	r6, #10
 8008d4a:	d104      	bne.n	8008d56 <__swbuf_r+0x64>
 8008d4c:	4621      	mov	r1, r4
 8008d4e:	4628      	mov	r0, r5
 8008d50:	f7ff fe34 	bl	80089bc <_fflush_r>
 8008d54:	b938      	cbnz	r0, 8008d66 <__swbuf_r+0x74>
 8008d56:	4638      	mov	r0, r7
 8008d58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d5a:	4621      	mov	r1, r4
 8008d5c:	4628      	mov	r0, r5
 8008d5e:	f000 f805 	bl	8008d6c <__swsetup_r>
 8008d62:	2800      	cmp	r0, #0
 8008d64:	d0d5      	beq.n	8008d12 <__swbuf_r+0x20>
 8008d66:	f04f 37ff 	mov.w	r7, #4294967295
 8008d6a:	e7f4      	b.n	8008d56 <__swbuf_r+0x64>

08008d6c <__swsetup_r>:
 8008d6c:	b538      	push	{r3, r4, r5, lr}
 8008d6e:	4b2a      	ldr	r3, [pc, #168]	; (8008e18 <__swsetup_r+0xac>)
 8008d70:	4605      	mov	r5, r0
 8008d72:	6818      	ldr	r0, [r3, #0]
 8008d74:	460c      	mov	r4, r1
 8008d76:	b118      	cbz	r0, 8008d80 <__swsetup_r+0x14>
 8008d78:	6a03      	ldr	r3, [r0, #32]
 8008d7a:	b90b      	cbnz	r3, 8008d80 <__swsetup_r+0x14>
 8008d7c:	f7ff fed2 	bl	8008b24 <__sinit>
 8008d80:	89a3      	ldrh	r3, [r4, #12]
 8008d82:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008d86:	0718      	lsls	r0, r3, #28
 8008d88:	d422      	bmi.n	8008dd0 <__swsetup_r+0x64>
 8008d8a:	06d9      	lsls	r1, r3, #27
 8008d8c:	d407      	bmi.n	8008d9e <__swsetup_r+0x32>
 8008d8e:	2309      	movs	r3, #9
 8008d90:	602b      	str	r3, [r5, #0]
 8008d92:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008d96:	81a3      	strh	r3, [r4, #12]
 8008d98:	f04f 30ff 	mov.w	r0, #4294967295
 8008d9c:	e034      	b.n	8008e08 <__swsetup_r+0x9c>
 8008d9e:	0758      	lsls	r0, r3, #29
 8008da0:	d512      	bpl.n	8008dc8 <__swsetup_r+0x5c>
 8008da2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008da4:	b141      	cbz	r1, 8008db8 <__swsetup_r+0x4c>
 8008da6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008daa:	4299      	cmp	r1, r3
 8008dac:	d002      	beq.n	8008db4 <__swsetup_r+0x48>
 8008dae:	4628      	mov	r0, r5
 8008db0:	f000 f8e6 	bl	8008f80 <_free_r>
 8008db4:	2300      	movs	r3, #0
 8008db6:	6363      	str	r3, [r4, #52]	; 0x34
 8008db8:	89a3      	ldrh	r3, [r4, #12]
 8008dba:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008dbe:	81a3      	strh	r3, [r4, #12]
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	6063      	str	r3, [r4, #4]
 8008dc4:	6923      	ldr	r3, [r4, #16]
 8008dc6:	6023      	str	r3, [r4, #0]
 8008dc8:	89a3      	ldrh	r3, [r4, #12]
 8008dca:	f043 0308 	orr.w	r3, r3, #8
 8008dce:	81a3      	strh	r3, [r4, #12]
 8008dd0:	6923      	ldr	r3, [r4, #16]
 8008dd2:	b94b      	cbnz	r3, 8008de8 <__swsetup_r+0x7c>
 8008dd4:	89a3      	ldrh	r3, [r4, #12]
 8008dd6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008dda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008dde:	d003      	beq.n	8008de8 <__swsetup_r+0x7c>
 8008de0:	4621      	mov	r1, r4
 8008de2:	4628      	mov	r0, r5
 8008de4:	f000 fc1a 	bl	800961c <__smakebuf_r>
 8008de8:	89a0      	ldrh	r0, [r4, #12]
 8008dea:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008dee:	f010 0301 	ands.w	r3, r0, #1
 8008df2:	d00a      	beq.n	8008e0a <__swsetup_r+0x9e>
 8008df4:	2300      	movs	r3, #0
 8008df6:	60a3      	str	r3, [r4, #8]
 8008df8:	6963      	ldr	r3, [r4, #20]
 8008dfa:	425b      	negs	r3, r3
 8008dfc:	61a3      	str	r3, [r4, #24]
 8008dfe:	6923      	ldr	r3, [r4, #16]
 8008e00:	b943      	cbnz	r3, 8008e14 <__swsetup_r+0xa8>
 8008e02:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008e06:	d1c4      	bne.n	8008d92 <__swsetup_r+0x26>
 8008e08:	bd38      	pop	{r3, r4, r5, pc}
 8008e0a:	0781      	lsls	r1, r0, #30
 8008e0c:	bf58      	it	pl
 8008e0e:	6963      	ldrpl	r3, [r4, #20]
 8008e10:	60a3      	str	r3, [r4, #8]
 8008e12:	e7f4      	b.n	8008dfe <__swsetup_r+0x92>
 8008e14:	2000      	movs	r0, #0
 8008e16:	e7f7      	b.n	8008e08 <__swsetup_r+0x9c>
 8008e18:	20000088 	.word	0x20000088

08008e1c <memset>:
 8008e1c:	4402      	add	r2, r0
 8008e1e:	4603      	mov	r3, r0
 8008e20:	4293      	cmp	r3, r2
 8008e22:	d100      	bne.n	8008e26 <memset+0xa>
 8008e24:	4770      	bx	lr
 8008e26:	f803 1b01 	strb.w	r1, [r3], #1
 8008e2a:	e7f9      	b.n	8008e20 <memset+0x4>

08008e2c <strncmp>:
 8008e2c:	b510      	push	{r4, lr}
 8008e2e:	b16a      	cbz	r2, 8008e4c <strncmp+0x20>
 8008e30:	3901      	subs	r1, #1
 8008e32:	1884      	adds	r4, r0, r2
 8008e34:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e38:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008e3c:	429a      	cmp	r2, r3
 8008e3e:	d103      	bne.n	8008e48 <strncmp+0x1c>
 8008e40:	42a0      	cmp	r0, r4
 8008e42:	d001      	beq.n	8008e48 <strncmp+0x1c>
 8008e44:	2a00      	cmp	r2, #0
 8008e46:	d1f5      	bne.n	8008e34 <strncmp+0x8>
 8008e48:	1ad0      	subs	r0, r2, r3
 8008e4a:	bd10      	pop	{r4, pc}
 8008e4c:	4610      	mov	r0, r2
 8008e4e:	e7fc      	b.n	8008e4a <strncmp+0x1e>

08008e50 <strncpy>:
 8008e50:	b510      	push	{r4, lr}
 8008e52:	3901      	subs	r1, #1
 8008e54:	4603      	mov	r3, r0
 8008e56:	b132      	cbz	r2, 8008e66 <strncpy+0x16>
 8008e58:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008e5c:	f803 4b01 	strb.w	r4, [r3], #1
 8008e60:	3a01      	subs	r2, #1
 8008e62:	2c00      	cmp	r4, #0
 8008e64:	d1f7      	bne.n	8008e56 <strncpy+0x6>
 8008e66:	441a      	add	r2, r3
 8008e68:	2100      	movs	r1, #0
 8008e6a:	4293      	cmp	r3, r2
 8008e6c:	d100      	bne.n	8008e70 <strncpy+0x20>
 8008e6e:	bd10      	pop	{r4, pc}
 8008e70:	f803 1b01 	strb.w	r1, [r3], #1
 8008e74:	e7f9      	b.n	8008e6a <strncpy+0x1a>
	...

08008e78 <_close_r>:
 8008e78:	b538      	push	{r3, r4, r5, lr}
 8008e7a:	4d06      	ldr	r5, [pc, #24]	; (8008e94 <_close_r+0x1c>)
 8008e7c:	2300      	movs	r3, #0
 8008e7e:	4604      	mov	r4, r0
 8008e80:	4608      	mov	r0, r1
 8008e82:	602b      	str	r3, [r5, #0]
 8008e84:	f7f8 f832 	bl	8000eec <_close>
 8008e88:	1c43      	adds	r3, r0, #1
 8008e8a:	d102      	bne.n	8008e92 <_close_r+0x1a>
 8008e8c:	682b      	ldr	r3, [r5, #0]
 8008e8e:	b103      	cbz	r3, 8008e92 <_close_r+0x1a>
 8008e90:	6023      	str	r3, [r4, #0]
 8008e92:	bd38      	pop	{r3, r4, r5, pc}
 8008e94:	20002078 	.word	0x20002078

08008e98 <_lseek_r>:
 8008e98:	b538      	push	{r3, r4, r5, lr}
 8008e9a:	4d07      	ldr	r5, [pc, #28]	; (8008eb8 <_lseek_r+0x20>)
 8008e9c:	4604      	mov	r4, r0
 8008e9e:	4608      	mov	r0, r1
 8008ea0:	4611      	mov	r1, r2
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	602a      	str	r2, [r5, #0]
 8008ea6:	461a      	mov	r2, r3
 8008ea8:	f7f8 f82a 	bl	8000f00 <_lseek>
 8008eac:	1c43      	adds	r3, r0, #1
 8008eae:	d102      	bne.n	8008eb6 <_lseek_r+0x1e>
 8008eb0:	682b      	ldr	r3, [r5, #0]
 8008eb2:	b103      	cbz	r3, 8008eb6 <_lseek_r+0x1e>
 8008eb4:	6023      	str	r3, [r4, #0]
 8008eb6:	bd38      	pop	{r3, r4, r5, pc}
 8008eb8:	20002078 	.word	0x20002078

08008ebc <_read_r>:
 8008ebc:	b538      	push	{r3, r4, r5, lr}
 8008ebe:	4d07      	ldr	r5, [pc, #28]	; (8008edc <_read_r+0x20>)
 8008ec0:	4604      	mov	r4, r0
 8008ec2:	4608      	mov	r0, r1
 8008ec4:	4611      	mov	r1, r2
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	602a      	str	r2, [r5, #0]
 8008eca:	461a      	mov	r2, r3
 8008ecc:	f7f7 fffe 	bl	8000ecc <_read>
 8008ed0:	1c43      	adds	r3, r0, #1
 8008ed2:	d102      	bne.n	8008eda <_read_r+0x1e>
 8008ed4:	682b      	ldr	r3, [r5, #0]
 8008ed6:	b103      	cbz	r3, 8008eda <_read_r+0x1e>
 8008ed8:	6023      	str	r3, [r4, #0]
 8008eda:	bd38      	pop	{r3, r4, r5, pc}
 8008edc:	20002078 	.word	0x20002078

08008ee0 <_sbrk_r>:
 8008ee0:	b538      	push	{r3, r4, r5, lr}
 8008ee2:	4d06      	ldr	r5, [pc, #24]	; (8008efc <_sbrk_r+0x1c>)
 8008ee4:	2300      	movs	r3, #0
 8008ee6:	4604      	mov	r4, r0
 8008ee8:	4608      	mov	r0, r1
 8008eea:	602b      	str	r3, [r5, #0]
 8008eec:	f7f8 f80a 	bl	8000f04 <_sbrk>
 8008ef0:	1c43      	adds	r3, r0, #1
 8008ef2:	d102      	bne.n	8008efa <_sbrk_r+0x1a>
 8008ef4:	682b      	ldr	r3, [r5, #0]
 8008ef6:	b103      	cbz	r3, 8008efa <_sbrk_r+0x1a>
 8008ef8:	6023      	str	r3, [r4, #0]
 8008efa:	bd38      	pop	{r3, r4, r5, pc}
 8008efc:	20002078 	.word	0x20002078

08008f00 <_write_r>:
 8008f00:	b538      	push	{r3, r4, r5, lr}
 8008f02:	4d07      	ldr	r5, [pc, #28]	; (8008f20 <_write_r+0x20>)
 8008f04:	4604      	mov	r4, r0
 8008f06:	4608      	mov	r0, r1
 8008f08:	4611      	mov	r1, r2
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	602a      	str	r2, [r5, #0]
 8008f0e:	461a      	mov	r2, r3
 8008f10:	f7f7 fbe6 	bl	80006e0 <_write>
 8008f14:	1c43      	adds	r3, r0, #1
 8008f16:	d102      	bne.n	8008f1e <_write_r+0x1e>
 8008f18:	682b      	ldr	r3, [r5, #0]
 8008f1a:	b103      	cbz	r3, 8008f1e <_write_r+0x1e>
 8008f1c:	6023      	str	r3, [r4, #0]
 8008f1e:	bd38      	pop	{r3, r4, r5, pc}
 8008f20:	20002078 	.word	0x20002078

08008f24 <__errno>:
 8008f24:	4b01      	ldr	r3, [pc, #4]	; (8008f2c <__errno+0x8>)
 8008f26:	6818      	ldr	r0, [r3, #0]
 8008f28:	4770      	bx	lr
 8008f2a:	bf00      	nop
 8008f2c:	20000088 	.word	0x20000088

08008f30 <__libc_init_array>:
 8008f30:	b570      	push	{r4, r5, r6, lr}
 8008f32:	4d0d      	ldr	r5, [pc, #52]	; (8008f68 <__libc_init_array+0x38>)
 8008f34:	4c0d      	ldr	r4, [pc, #52]	; (8008f6c <__libc_init_array+0x3c>)
 8008f36:	1b64      	subs	r4, r4, r5
 8008f38:	10a4      	asrs	r4, r4, #2
 8008f3a:	2600      	movs	r6, #0
 8008f3c:	42a6      	cmp	r6, r4
 8008f3e:	d109      	bne.n	8008f54 <__libc_init_array+0x24>
 8008f40:	4d0b      	ldr	r5, [pc, #44]	; (8008f70 <__libc_init_array+0x40>)
 8008f42:	4c0c      	ldr	r4, [pc, #48]	; (8008f74 <__libc_init_array+0x44>)
 8008f44:	f000 fbc8 	bl	80096d8 <_init>
 8008f48:	1b64      	subs	r4, r4, r5
 8008f4a:	10a4      	asrs	r4, r4, #2
 8008f4c:	2600      	movs	r6, #0
 8008f4e:	42a6      	cmp	r6, r4
 8008f50:	d105      	bne.n	8008f5e <__libc_init_array+0x2e>
 8008f52:	bd70      	pop	{r4, r5, r6, pc}
 8008f54:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f58:	4798      	blx	r3
 8008f5a:	3601      	adds	r6, #1
 8008f5c:	e7ee      	b.n	8008f3c <__libc_init_array+0xc>
 8008f5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f62:	4798      	blx	r3
 8008f64:	3601      	adds	r6, #1
 8008f66:	e7f2      	b.n	8008f4e <__libc_init_array+0x1e>
 8008f68:	08009860 	.word	0x08009860
 8008f6c:	08009860 	.word	0x08009860
 8008f70:	08009860 	.word	0x08009860
 8008f74:	08009864 	.word	0x08009864

08008f78 <__retarget_lock_init_recursive>:
 8008f78:	4770      	bx	lr

08008f7a <__retarget_lock_acquire_recursive>:
 8008f7a:	4770      	bx	lr

08008f7c <__retarget_lock_release_recursive>:
 8008f7c:	4770      	bx	lr
	...

08008f80 <_free_r>:
 8008f80:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008f82:	2900      	cmp	r1, #0
 8008f84:	d044      	beq.n	8009010 <_free_r+0x90>
 8008f86:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f8a:	9001      	str	r0, [sp, #4]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	f1a1 0404 	sub.w	r4, r1, #4
 8008f92:	bfb8      	it	lt
 8008f94:	18e4      	addlt	r4, r4, r3
 8008f96:	f7ff fc77 	bl	8008888 <__malloc_lock>
 8008f9a:	4a1e      	ldr	r2, [pc, #120]	; (8009014 <_free_r+0x94>)
 8008f9c:	9801      	ldr	r0, [sp, #4]
 8008f9e:	6813      	ldr	r3, [r2, #0]
 8008fa0:	b933      	cbnz	r3, 8008fb0 <_free_r+0x30>
 8008fa2:	6063      	str	r3, [r4, #4]
 8008fa4:	6014      	str	r4, [r2, #0]
 8008fa6:	b003      	add	sp, #12
 8008fa8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008fac:	f7ff bc72 	b.w	8008894 <__malloc_unlock>
 8008fb0:	42a3      	cmp	r3, r4
 8008fb2:	d908      	bls.n	8008fc6 <_free_r+0x46>
 8008fb4:	6825      	ldr	r5, [r4, #0]
 8008fb6:	1961      	adds	r1, r4, r5
 8008fb8:	428b      	cmp	r3, r1
 8008fba:	bf01      	itttt	eq
 8008fbc:	6819      	ldreq	r1, [r3, #0]
 8008fbe:	685b      	ldreq	r3, [r3, #4]
 8008fc0:	1949      	addeq	r1, r1, r5
 8008fc2:	6021      	streq	r1, [r4, #0]
 8008fc4:	e7ed      	b.n	8008fa2 <_free_r+0x22>
 8008fc6:	461a      	mov	r2, r3
 8008fc8:	685b      	ldr	r3, [r3, #4]
 8008fca:	b10b      	cbz	r3, 8008fd0 <_free_r+0x50>
 8008fcc:	42a3      	cmp	r3, r4
 8008fce:	d9fa      	bls.n	8008fc6 <_free_r+0x46>
 8008fd0:	6811      	ldr	r1, [r2, #0]
 8008fd2:	1855      	adds	r5, r2, r1
 8008fd4:	42a5      	cmp	r5, r4
 8008fd6:	d10b      	bne.n	8008ff0 <_free_r+0x70>
 8008fd8:	6824      	ldr	r4, [r4, #0]
 8008fda:	4421      	add	r1, r4
 8008fdc:	1854      	adds	r4, r2, r1
 8008fde:	42a3      	cmp	r3, r4
 8008fe0:	6011      	str	r1, [r2, #0]
 8008fe2:	d1e0      	bne.n	8008fa6 <_free_r+0x26>
 8008fe4:	681c      	ldr	r4, [r3, #0]
 8008fe6:	685b      	ldr	r3, [r3, #4]
 8008fe8:	6053      	str	r3, [r2, #4]
 8008fea:	440c      	add	r4, r1
 8008fec:	6014      	str	r4, [r2, #0]
 8008fee:	e7da      	b.n	8008fa6 <_free_r+0x26>
 8008ff0:	d902      	bls.n	8008ff8 <_free_r+0x78>
 8008ff2:	230c      	movs	r3, #12
 8008ff4:	6003      	str	r3, [r0, #0]
 8008ff6:	e7d6      	b.n	8008fa6 <_free_r+0x26>
 8008ff8:	6825      	ldr	r5, [r4, #0]
 8008ffa:	1961      	adds	r1, r4, r5
 8008ffc:	428b      	cmp	r3, r1
 8008ffe:	bf04      	itt	eq
 8009000:	6819      	ldreq	r1, [r3, #0]
 8009002:	685b      	ldreq	r3, [r3, #4]
 8009004:	6063      	str	r3, [r4, #4]
 8009006:	bf04      	itt	eq
 8009008:	1949      	addeq	r1, r1, r5
 800900a:	6021      	streq	r1, [r4, #0]
 800900c:	6054      	str	r4, [r2, #4]
 800900e:	e7ca      	b.n	8008fa6 <_free_r+0x26>
 8009010:	b003      	add	sp, #12
 8009012:	bd30      	pop	{r4, r5, pc}
 8009014:	20001f34 	.word	0x20001f34

08009018 <_malloc_usable_size_r>:
 8009018:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800901c:	1f18      	subs	r0, r3, #4
 800901e:	2b00      	cmp	r3, #0
 8009020:	bfbc      	itt	lt
 8009022:	580b      	ldrlt	r3, [r1, r0]
 8009024:	18c0      	addlt	r0, r0, r3
 8009026:	4770      	bx	lr

08009028 <__sfputc_r>:
 8009028:	6893      	ldr	r3, [r2, #8]
 800902a:	3b01      	subs	r3, #1
 800902c:	2b00      	cmp	r3, #0
 800902e:	b410      	push	{r4}
 8009030:	6093      	str	r3, [r2, #8]
 8009032:	da08      	bge.n	8009046 <__sfputc_r+0x1e>
 8009034:	6994      	ldr	r4, [r2, #24]
 8009036:	42a3      	cmp	r3, r4
 8009038:	db01      	blt.n	800903e <__sfputc_r+0x16>
 800903a:	290a      	cmp	r1, #10
 800903c:	d103      	bne.n	8009046 <__sfputc_r+0x1e>
 800903e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009042:	f7ff be56 	b.w	8008cf2 <__swbuf_r>
 8009046:	6813      	ldr	r3, [r2, #0]
 8009048:	1c58      	adds	r0, r3, #1
 800904a:	6010      	str	r0, [r2, #0]
 800904c:	7019      	strb	r1, [r3, #0]
 800904e:	4608      	mov	r0, r1
 8009050:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009054:	4770      	bx	lr

08009056 <__sfputs_r>:
 8009056:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009058:	4606      	mov	r6, r0
 800905a:	460f      	mov	r7, r1
 800905c:	4614      	mov	r4, r2
 800905e:	18d5      	adds	r5, r2, r3
 8009060:	42ac      	cmp	r4, r5
 8009062:	d101      	bne.n	8009068 <__sfputs_r+0x12>
 8009064:	2000      	movs	r0, #0
 8009066:	e007      	b.n	8009078 <__sfputs_r+0x22>
 8009068:	f814 1b01 	ldrb.w	r1, [r4], #1
 800906c:	463a      	mov	r2, r7
 800906e:	4630      	mov	r0, r6
 8009070:	f7ff ffda 	bl	8009028 <__sfputc_r>
 8009074:	1c43      	adds	r3, r0, #1
 8009076:	d1f3      	bne.n	8009060 <__sfputs_r+0xa>
 8009078:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800907c <_vfiprintf_r>:
 800907c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009080:	460d      	mov	r5, r1
 8009082:	b09d      	sub	sp, #116	; 0x74
 8009084:	4614      	mov	r4, r2
 8009086:	4698      	mov	r8, r3
 8009088:	4606      	mov	r6, r0
 800908a:	b118      	cbz	r0, 8009094 <_vfiprintf_r+0x18>
 800908c:	6a03      	ldr	r3, [r0, #32]
 800908e:	b90b      	cbnz	r3, 8009094 <_vfiprintf_r+0x18>
 8009090:	f7ff fd48 	bl	8008b24 <__sinit>
 8009094:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009096:	07d9      	lsls	r1, r3, #31
 8009098:	d405      	bmi.n	80090a6 <_vfiprintf_r+0x2a>
 800909a:	89ab      	ldrh	r3, [r5, #12]
 800909c:	059a      	lsls	r2, r3, #22
 800909e:	d402      	bmi.n	80090a6 <_vfiprintf_r+0x2a>
 80090a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80090a2:	f7ff ff6a 	bl	8008f7a <__retarget_lock_acquire_recursive>
 80090a6:	89ab      	ldrh	r3, [r5, #12]
 80090a8:	071b      	lsls	r3, r3, #28
 80090aa:	d501      	bpl.n	80090b0 <_vfiprintf_r+0x34>
 80090ac:	692b      	ldr	r3, [r5, #16]
 80090ae:	b99b      	cbnz	r3, 80090d8 <_vfiprintf_r+0x5c>
 80090b0:	4629      	mov	r1, r5
 80090b2:	4630      	mov	r0, r6
 80090b4:	f7ff fe5a 	bl	8008d6c <__swsetup_r>
 80090b8:	b170      	cbz	r0, 80090d8 <_vfiprintf_r+0x5c>
 80090ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80090bc:	07dc      	lsls	r4, r3, #31
 80090be:	d504      	bpl.n	80090ca <_vfiprintf_r+0x4e>
 80090c0:	f04f 30ff 	mov.w	r0, #4294967295
 80090c4:	b01d      	add	sp, #116	; 0x74
 80090c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090ca:	89ab      	ldrh	r3, [r5, #12]
 80090cc:	0598      	lsls	r0, r3, #22
 80090ce:	d4f7      	bmi.n	80090c0 <_vfiprintf_r+0x44>
 80090d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80090d2:	f7ff ff53 	bl	8008f7c <__retarget_lock_release_recursive>
 80090d6:	e7f3      	b.n	80090c0 <_vfiprintf_r+0x44>
 80090d8:	2300      	movs	r3, #0
 80090da:	9309      	str	r3, [sp, #36]	; 0x24
 80090dc:	2320      	movs	r3, #32
 80090de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80090e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80090e6:	2330      	movs	r3, #48	; 0x30
 80090e8:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800929c <_vfiprintf_r+0x220>
 80090ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80090f0:	f04f 0901 	mov.w	r9, #1
 80090f4:	4623      	mov	r3, r4
 80090f6:	469a      	mov	sl, r3
 80090f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80090fc:	b10a      	cbz	r2, 8009102 <_vfiprintf_r+0x86>
 80090fe:	2a25      	cmp	r2, #37	; 0x25
 8009100:	d1f9      	bne.n	80090f6 <_vfiprintf_r+0x7a>
 8009102:	ebba 0b04 	subs.w	fp, sl, r4
 8009106:	d00b      	beq.n	8009120 <_vfiprintf_r+0xa4>
 8009108:	465b      	mov	r3, fp
 800910a:	4622      	mov	r2, r4
 800910c:	4629      	mov	r1, r5
 800910e:	4630      	mov	r0, r6
 8009110:	f7ff ffa1 	bl	8009056 <__sfputs_r>
 8009114:	3001      	adds	r0, #1
 8009116:	f000 80a9 	beq.w	800926c <_vfiprintf_r+0x1f0>
 800911a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800911c:	445a      	add	r2, fp
 800911e:	9209      	str	r2, [sp, #36]	; 0x24
 8009120:	f89a 3000 	ldrb.w	r3, [sl]
 8009124:	2b00      	cmp	r3, #0
 8009126:	f000 80a1 	beq.w	800926c <_vfiprintf_r+0x1f0>
 800912a:	2300      	movs	r3, #0
 800912c:	f04f 32ff 	mov.w	r2, #4294967295
 8009130:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009134:	f10a 0a01 	add.w	sl, sl, #1
 8009138:	9304      	str	r3, [sp, #16]
 800913a:	9307      	str	r3, [sp, #28]
 800913c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009140:	931a      	str	r3, [sp, #104]	; 0x68
 8009142:	4654      	mov	r4, sl
 8009144:	2205      	movs	r2, #5
 8009146:	f814 1b01 	ldrb.w	r1, [r4], #1
 800914a:	4854      	ldr	r0, [pc, #336]	; (800929c <_vfiprintf_r+0x220>)
 800914c:	f7f7 f858 	bl	8000200 <memchr>
 8009150:	9a04      	ldr	r2, [sp, #16]
 8009152:	b9d8      	cbnz	r0, 800918c <_vfiprintf_r+0x110>
 8009154:	06d1      	lsls	r1, r2, #27
 8009156:	bf44      	itt	mi
 8009158:	2320      	movmi	r3, #32
 800915a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800915e:	0713      	lsls	r3, r2, #28
 8009160:	bf44      	itt	mi
 8009162:	232b      	movmi	r3, #43	; 0x2b
 8009164:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009168:	f89a 3000 	ldrb.w	r3, [sl]
 800916c:	2b2a      	cmp	r3, #42	; 0x2a
 800916e:	d015      	beq.n	800919c <_vfiprintf_r+0x120>
 8009170:	9a07      	ldr	r2, [sp, #28]
 8009172:	4654      	mov	r4, sl
 8009174:	2000      	movs	r0, #0
 8009176:	f04f 0c0a 	mov.w	ip, #10
 800917a:	4621      	mov	r1, r4
 800917c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009180:	3b30      	subs	r3, #48	; 0x30
 8009182:	2b09      	cmp	r3, #9
 8009184:	d94d      	bls.n	8009222 <_vfiprintf_r+0x1a6>
 8009186:	b1b0      	cbz	r0, 80091b6 <_vfiprintf_r+0x13a>
 8009188:	9207      	str	r2, [sp, #28]
 800918a:	e014      	b.n	80091b6 <_vfiprintf_r+0x13a>
 800918c:	eba0 0308 	sub.w	r3, r0, r8
 8009190:	fa09 f303 	lsl.w	r3, r9, r3
 8009194:	4313      	orrs	r3, r2
 8009196:	9304      	str	r3, [sp, #16]
 8009198:	46a2      	mov	sl, r4
 800919a:	e7d2      	b.n	8009142 <_vfiprintf_r+0xc6>
 800919c:	9b03      	ldr	r3, [sp, #12]
 800919e:	1d19      	adds	r1, r3, #4
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	9103      	str	r1, [sp, #12]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	bfbb      	ittet	lt
 80091a8:	425b      	neglt	r3, r3
 80091aa:	f042 0202 	orrlt.w	r2, r2, #2
 80091ae:	9307      	strge	r3, [sp, #28]
 80091b0:	9307      	strlt	r3, [sp, #28]
 80091b2:	bfb8      	it	lt
 80091b4:	9204      	strlt	r2, [sp, #16]
 80091b6:	7823      	ldrb	r3, [r4, #0]
 80091b8:	2b2e      	cmp	r3, #46	; 0x2e
 80091ba:	d10c      	bne.n	80091d6 <_vfiprintf_r+0x15a>
 80091bc:	7863      	ldrb	r3, [r4, #1]
 80091be:	2b2a      	cmp	r3, #42	; 0x2a
 80091c0:	d134      	bne.n	800922c <_vfiprintf_r+0x1b0>
 80091c2:	9b03      	ldr	r3, [sp, #12]
 80091c4:	1d1a      	adds	r2, r3, #4
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	9203      	str	r2, [sp, #12]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	bfb8      	it	lt
 80091ce:	f04f 33ff 	movlt.w	r3, #4294967295
 80091d2:	3402      	adds	r4, #2
 80091d4:	9305      	str	r3, [sp, #20]
 80091d6:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80092ac <_vfiprintf_r+0x230>
 80091da:	7821      	ldrb	r1, [r4, #0]
 80091dc:	2203      	movs	r2, #3
 80091de:	4650      	mov	r0, sl
 80091e0:	f7f7 f80e 	bl	8000200 <memchr>
 80091e4:	b138      	cbz	r0, 80091f6 <_vfiprintf_r+0x17a>
 80091e6:	9b04      	ldr	r3, [sp, #16]
 80091e8:	eba0 000a 	sub.w	r0, r0, sl
 80091ec:	2240      	movs	r2, #64	; 0x40
 80091ee:	4082      	lsls	r2, r0
 80091f0:	4313      	orrs	r3, r2
 80091f2:	3401      	adds	r4, #1
 80091f4:	9304      	str	r3, [sp, #16]
 80091f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091fa:	4829      	ldr	r0, [pc, #164]	; (80092a0 <_vfiprintf_r+0x224>)
 80091fc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009200:	2206      	movs	r2, #6
 8009202:	f7f6 fffd 	bl	8000200 <memchr>
 8009206:	2800      	cmp	r0, #0
 8009208:	d03f      	beq.n	800928a <_vfiprintf_r+0x20e>
 800920a:	4b26      	ldr	r3, [pc, #152]	; (80092a4 <_vfiprintf_r+0x228>)
 800920c:	bb1b      	cbnz	r3, 8009256 <_vfiprintf_r+0x1da>
 800920e:	9b03      	ldr	r3, [sp, #12]
 8009210:	3307      	adds	r3, #7
 8009212:	f023 0307 	bic.w	r3, r3, #7
 8009216:	3308      	adds	r3, #8
 8009218:	9303      	str	r3, [sp, #12]
 800921a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800921c:	443b      	add	r3, r7
 800921e:	9309      	str	r3, [sp, #36]	; 0x24
 8009220:	e768      	b.n	80090f4 <_vfiprintf_r+0x78>
 8009222:	fb0c 3202 	mla	r2, ip, r2, r3
 8009226:	460c      	mov	r4, r1
 8009228:	2001      	movs	r0, #1
 800922a:	e7a6      	b.n	800917a <_vfiprintf_r+0xfe>
 800922c:	2300      	movs	r3, #0
 800922e:	3401      	adds	r4, #1
 8009230:	9305      	str	r3, [sp, #20]
 8009232:	4619      	mov	r1, r3
 8009234:	f04f 0c0a 	mov.w	ip, #10
 8009238:	4620      	mov	r0, r4
 800923a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800923e:	3a30      	subs	r2, #48	; 0x30
 8009240:	2a09      	cmp	r2, #9
 8009242:	d903      	bls.n	800924c <_vfiprintf_r+0x1d0>
 8009244:	2b00      	cmp	r3, #0
 8009246:	d0c6      	beq.n	80091d6 <_vfiprintf_r+0x15a>
 8009248:	9105      	str	r1, [sp, #20]
 800924a:	e7c4      	b.n	80091d6 <_vfiprintf_r+0x15a>
 800924c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009250:	4604      	mov	r4, r0
 8009252:	2301      	movs	r3, #1
 8009254:	e7f0      	b.n	8009238 <_vfiprintf_r+0x1bc>
 8009256:	ab03      	add	r3, sp, #12
 8009258:	9300      	str	r3, [sp, #0]
 800925a:	462a      	mov	r2, r5
 800925c:	4b12      	ldr	r3, [pc, #72]	; (80092a8 <_vfiprintf_r+0x22c>)
 800925e:	a904      	add	r1, sp, #16
 8009260:	4630      	mov	r0, r6
 8009262:	f3af 8000 	nop.w
 8009266:	4607      	mov	r7, r0
 8009268:	1c78      	adds	r0, r7, #1
 800926a:	d1d6      	bne.n	800921a <_vfiprintf_r+0x19e>
 800926c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800926e:	07d9      	lsls	r1, r3, #31
 8009270:	d405      	bmi.n	800927e <_vfiprintf_r+0x202>
 8009272:	89ab      	ldrh	r3, [r5, #12]
 8009274:	059a      	lsls	r2, r3, #22
 8009276:	d402      	bmi.n	800927e <_vfiprintf_r+0x202>
 8009278:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800927a:	f7ff fe7f 	bl	8008f7c <__retarget_lock_release_recursive>
 800927e:	89ab      	ldrh	r3, [r5, #12]
 8009280:	065b      	lsls	r3, r3, #25
 8009282:	f53f af1d 	bmi.w	80090c0 <_vfiprintf_r+0x44>
 8009286:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009288:	e71c      	b.n	80090c4 <_vfiprintf_r+0x48>
 800928a:	ab03      	add	r3, sp, #12
 800928c:	9300      	str	r3, [sp, #0]
 800928e:	462a      	mov	r2, r5
 8009290:	4b05      	ldr	r3, [pc, #20]	; (80092a8 <_vfiprintf_r+0x22c>)
 8009292:	a904      	add	r1, sp, #16
 8009294:	4630      	mov	r0, r6
 8009296:	f000 f879 	bl	800938c <_printf_i>
 800929a:	e7e4      	b.n	8009266 <_vfiprintf_r+0x1ea>
 800929c:	08009822 	.word	0x08009822
 80092a0:	0800982c 	.word	0x0800982c
 80092a4:	00000000 	.word	0x00000000
 80092a8:	08009057 	.word	0x08009057
 80092ac:	08009828 	.word	0x08009828

080092b0 <_printf_common>:
 80092b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092b4:	4616      	mov	r6, r2
 80092b6:	4699      	mov	r9, r3
 80092b8:	688a      	ldr	r2, [r1, #8]
 80092ba:	690b      	ldr	r3, [r1, #16]
 80092bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80092c0:	4293      	cmp	r3, r2
 80092c2:	bfb8      	it	lt
 80092c4:	4613      	movlt	r3, r2
 80092c6:	6033      	str	r3, [r6, #0]
 80092c8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80092cc:	4607      	mov	r7, r0
 80092ce:	460c      	mov	r4, r1
 80092d0:	b10a      	cbz	r2, 80092d6 <_printf_common+0x26>
 80092d2:	3301      	adds	r3, #1
 80092d4:	6033      	str	r3, [r6, #0]
 80092d6:	6823      	ldr	r3, [r4, #0]
 80092d8:	0699      	lsls	r1, r3, #26
 80092da:	bf42      	ittt	mi
 80092dc:	6833      	ldrmi	r3, [r6, #0]
 80092de:	3302      	addmi	r3, #2
 80092e0:	6033      	strmi	r3, [r6, #0]
 80092e2:	6825      	ldr	r5, [r4, #0]
 80092e4:	f015 0506 	ands.w	r5, r5, #6
 80092e8:	d106      	bne.n	80092f8 <_printf_common+0x48>
 80092ea:	f104 0a19 	add.w	sl, r4, #25
 80092ee:	68e3      	ldr	r3, [r4, #12]
 80092f0:	6832      	ldr	r2, [r6, #0]
 80092f2:	1a9b      	subs	r3, r3, r2
 80092f4:	42ab      	cmp	r3, r5
 80092f6:	dc26      	bgt.n	8009346 <_printf_common+0x96>
 80092f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80092fc:	1e13      	subs	r3, r2, #0
 80092fe:	6822      	ldr	r2, [r4, #0]
 8009300:	bf18      	it	ne
 8009302:	2301      	movne	r3, #1
 8009304:	0692      	lsls	r2, r2, #26
 8009306:	d42b      	bmi.n	8009360 <_printf_common+0xb0>
 8009308:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800930c:	4649      	mov	r1, r9
 800930e:	4638      	mov	r0, r7
 8009310:	47c0      	blx	r8
 8009312:	3001      	adds	r0, #1
 8009314:	d01e      	beq.n	8009354 <_printf_common+0xa4>
 8009316:	6823      	ldr	r3, [r4, #0]
 8009318:	6922      	ldr	r2, [r4, #16]
 800931a:	f003 0306 	and.w	r3, r3, #6
 800931e:	2b04      	cmp	r3, #4
 8009320:	bf02      	ittt	eq
 8009322:	68e5      	ldreq	r5, [r4, #12]
 8009324:	6833      	ldreq	r3, [r6, #0]
 8009326:	1aed      	subeq	r5, r5, r3
 8009328:	68a3      	ldr	r3, [r4, #8]
 800932a:	bf0c      	ite	eq
 800932c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009330:	2500      	movne	r5, #0
 8009332:	4293      	cmp	r3, r2
 8009334:	bfc4      	itt	gt
 8009336:	1a9b      	subgt	r3, r3, r2
 8009338:	18ed      	addgt	r5, r5, r3
 800933a:	2600      	movs	r6, #0
 800933c:	341a      	adds	r4, #26
 800933e:	42b5      	cmp	r5, r6
 8009340:	d11a      	bne.n	8009378 <_printf_common+0xc8>
 8009342:	2000      	movs	r0, #0
 8009344:	e008      	b.n	8009358 <_printf_common+0xa8>
 8009346:	2301      	movs	r3, #1
 8009348:	4652      	mov	r2, sl
 800934a:	4649      	mov	r1, r9
 800934c:	4638      	mov	r0, r7
 800934e:	47c0      	blx	r8
 8009350:	3001      	adds	r0, #1
 8009352:	d103      	bne.n	800935c <_printf_common+0xac>
 8009354:	f04f 30ff 	mov.w	r0, #4294967295
 8009358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800935c:	3501      	adds	r5, #1
 800935e:	e7c6      	b.n	80092ee <_printf_common+0x3e>
 8009360:	18e1      	adds	r1, r4, r3
 8009362:	1c5a      	adds	r2, r3, #1
 8009364:	2030      	movs	r0, #48	; 0x30
 8009366:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800936a:	4422      	add	r2, r4
 800936c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009370:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009374:	3302      	adds	r3, #2
 8009376:	e7c7      	b.n	8009308 <_printf_common+0x58>
 8009378:	2301      	movs	r3, #1
 800937a:	4622      	mov	r2, r4
 800937c:	4649      	mov	r1, r9
 800937e:	4638      	mov	r0, r7
 8009380:	47c0      	blx	r8
 8009382:	3001      	adds	r0, #1
 8009384:	d0e6      	beq.n	8009354 <_printf_common+0xa4>
 8009386:	3601      	adds	r6, #1
 8009388:	e7d9      	b.n	800933e <_printf_common+0x8e>
	...

0800938c <_printf_i>:
 800938c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009390:	7e0f      	ldrb	r7, [r1, #24]
 8009392:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009394:	2f78      	cmp	r7, #120	; 0x78
 8009396:	4691      	mov	r9, r2
 8009398:	4680      	mov	r8, r0
 800939a:	460c      	mov	r4, r1
 800939c:	469a      	mov	sl, r3
 800939e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80093a2:	d807      	bhi.n	80093b4 <_printf_i+0x28>
 80093a4:	2f62      	cmp	r7, #98	; 0x62
 80093a6:	d80a      	bhi.n	80093be <_printf_i+0x32>
 80093a8:	2f00      	cmp	r7, #0
 80093aa:	f000 80d4 	beq.w	8009556 <_printf_i+0x1ca>
 80093ae:	2f58      	cmp	r7, #88	; 0x58
 80093b0:	f000 80c0 	beq.w	8009534 <_printf_i+0x1a8>
 80093b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80093b8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80093bc:	e03a      	b.n	8009434 <_printf_i+0xa8>
 80093be:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80093c2:	2b15      	cmp	r3, #21
 80093c4:	d8f6      	bhi.n	80093b4 <_printf_i+0x28>
 80093c6:	a101      	add	r1, pc, #4	; (adr r1, 80093cc <_printf_i+0x40>)
 80093c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80093cc:	08009425 	.word	0x08009425
 80093d0:	08009439 	.word	0x08009439
 80093d4:	080093b5 	.word	0x080093b5
 80093d8:	080093b5 	.word	0x080093b5
 80093dc:	080093b5 	.word	0x080093b5
 80093e0:	080093b5 	.word	0x080093b5
 80093e4:	08009439 	.word	0x08009439
 80093e8:	080093b5 	.word	0x080093b5
 80093ec:	080093b5 	.word	0x080093b5
 80093f0:	080093b5 	.word	0x080093b5
 80093f4:	080093b5 	.word	0x080093b5
 80093f8:	0800953d 	.word	0x0800953d
 80093fc:	08009465 	.word	0x08009465
 8009400:	080094f7 	.word	0x080094f7
 8009404:	080093b5 	.word	0x080093b5
 8009408:	080093b5 	.word	0x080093b5
 800940c:	0800955f 	.word	0x0800955f
 8009410:	080093b5 	.word	0x080093b5
 8009414:	08009465 	.word	0x08009465
 8009418:	080093b5 	.word	0x080093b5
 800941c:	080093b5 	.word	0x080093b5
 8009420:	080094ff 	.word	0x080094ff
 8009424:	682b      	ldr	r3, [r5, #0]
 8009426:	1d1a      	adds	r2, r3, #4
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	602a      	str	r2, [r5, #0]
 800942c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009430:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009434:	2301      	movs	r3, #1
 8009436:	e09f      	b.n	8009578 <_printf_i+0x1ec>
 8009438:	6820      	ldr	r0, [r4, #0]
 800943a:	682b      	ldr	r3, [r5, #0]
 800943c:	0607      	lsls	r7, r0, #24
 800943e:	f103 0104 	add.w	r1, r3, #4
 8009442:	6029      	str	r1, [r5, #0]
 8009444:	d501      	bpl.n	800944a <_printf_i+0xbe>
 8009446:	681e      	ldr	r6, [r3, #0]
 8009448:	e003      	b.n	8009452 <_printf_i+0xc6>
 800944a:	0646      	lsls	r6, r0, #25
 800944c:	d5fb      	bpl.n	8009446 <_printf_i+0xba>
 800944e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8009452:	2e00      	cmp	r6, #0
 8009454:	da03      	bge.n	800945e <_printf_i+0xd2>
 8009456:	232d      	movs	r3, #45	; 0x2d
 8009458:	4276      	negs	r6, r6
 800945a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800945e:	485a      	ldr	r0, [pc, #360]	; (80095c8 <_printf_i+0x23c>)
 8009460:	230a      	movs	r3, #10
 8009462:	e012      	b.n	800948a <_printf_i+0xfe>
 8009464:	682b      	ldr	r3, [r5, #0]
 8009466:	6820      	ldr	r0, [r4, #0]
 8009468:	1d19      	adds	r1, r3, #4
 800946a:	6029      	str	r1, [r5, #0]
 800946c:	0605      	lsls	r5, r0, #24
 800946e:	d501      	bpl.n	8009474 <_printf_i+0xe8>
 8009470:	681e      	ldr	r6, [r3, #0]
 8009472:	e002      	b.n	800947a <_printf_i+0xee>
 8009474:	0641      	lsls	r1, r0, #25
 8009476:	d5fb      	bpl.n	8009470 <_printf_i+0xe4>
 8009478:	881e      	ldrh	r6, [r3, #0]
 800947a:	4853      	ldr	r0, [pc, #332]	; (80095c8 <_printf_i+0x23c>)
 800947c:	2f6f      	cmp	r7, #111	; 0x6f
 800947e:	bf0c      	ite	eq
 8009480:	2308      	moveq	r3, #8
 8009482:	230a      	movne	r3, #10
 8009484:	2100      	movs	r1, #0
 8009486:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800948a:	6865      	ldr	r5, [r4, #4]
 800948c:	60a5      	str	r5, [r4, #8]
 800948e:	2d00      	cmp	r5, #0
 8009490:	bfa2      	ittt	ge
 8009492:	6821      	ldrge	r1, [r4, #0]
 8009494:	f021 0104 	bicge.w	r1, r1, #4
 8009498:	6021      	strge	r1, [r4, #0]
 800949a:	b90e      	cbnz	r6, 80094a0 <_printf_i+0x114>
 800949c:	2d00      	cmp	r5, #0
 800949e:	d04b      	beq.n	8009538 <_printf_i+0x1ac>
 80094a0:	4615      	mov	r5, r2
 80094a2:	fbb6 f1f3 	udiv	r1, r6, r3
 80094a6:	fb03 6711 	mls	r7, r3, r1, r6
 80094aa:	5dc7      	ldrb	r7, [r0, r7]
 80094ac:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80094b0:	4637      	mov	r7, r6
 80094b2:	42bb      	cmp	r3, r7
 80094b4:	460e      	mov	r6, r1
 80094b6:	d9f4      	bls.n	80094a2 <_printf_i+0x116>
 80094b8:	2b08      	cmp	r3, #8
 80094ba:	d10b      	bne.n	80094d4 <_printf_i+0x148>
 80094bc:	6823      	ldr	r3, [r4, #0]
 80094be:	07de      	lsls	r6, r3, #31
 80094c0:	d508      	bpl.n	80094d4 <_printf_i+0x148>
 80094c2:	6923      	ldr	r3, [r4, #16]
 80094c4:	6861      	ldr	r1, [r4, #4]
 80094c6:	4299      	cmp	r1, r3
 80094c8:	bfde      	ittt	le
 80094ca:	2330      	movle	r3, #48	; 0x30
 80094cc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80094d0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80094d4:	1b52      	subs	r2, r2, r5
 80094d6:	6122      	str	r2, [r4, #16]
 80094d8:	f8cd a000 	str.w	sl, [sp]
 80094dc:	464b      	mov	r3, r9
 80094de:	aa03      	add	r2, sp, #12
 80094e0:	4621      	mov	r1, r4
 80094e2:	4640      	mov	r0, r8
 80094e4:	f7ff fee4 	bl	80092b0 <_printf_common>
 80094e8:	3001      	adds	r0, #1
 80094ea:	d14a      	bne.n	8009582 <_printf_i+0x1f6>
 80094ec:	f04f 30ff 	mov.w	r0, #4294967295
 80094f0:	b004      	add	sp, #16
 80094f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094f6:	6823      	ldr	r3, [r4, #0]
 80094f8:	f043 0320 	orr.w	r3, r3, #32
 80094fc:	6023      	str	r3, [r4, #0]
 80094fe:	4833      	ldr	r0, [pc, #204]	; (80095cc <_printf_i+0x240>)
 8009500:	2778      	movs	r7, #120	; 0x78
 8009502:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009506:	6823      	ldr	r3, [r4, #0]
 8009508:	6829      	ldr	r1, [r5, #0]
 800950a:	061f      	lsls	r7, r3, #24
 800950c:	f851 6b04 	ldr.w	r6, [r1], #4
 8009510:	d402      	bmi.n	8009518 <_printf_i+0x18c>
 8009512:	065f      	lsls	r7, r3, #25
 8009514:	bf48      	it	mi
 8009516:	b2b6      	uxthmi	r6, r6
 8009518:	07df      	lsls	r7, r3, #31
 800951a:	bf48      	it	mi
 800951c:	f043 0320 	orrmi.w	r3, r3, #32
 8009520:	6029      	str	r1, [r5, #0]
 8009522:	bf48      	it	mi
 8009524:	6023      	strmi	r3, [r4, #0]
 8009526:	b91e      	cbnz	r6, 8009530 <_printf_i+0x1a4>
 8009528:	6823      	ldr	r3, [r4, #0]
 800952a:	f023 0320 	bic.w	r3, r3, #32
 800952e:	6023      	str	r3, [r4, #0]
 8009530:	2310      	movs	r3, #16
 8009532:	e7a7      	b.n	8009484 <_printf_i+0xf8>
 8009534:	4824      	ldr	r0, [pc, #144]	; (80095c8 <_printf_i+0x23c>)
 8009536:	e7e4      	b.n	8009502 <_printf_i+0x176>
 8009538:	4615      	mov	r5, r2
 800953a:	e7bd      	b.n	80094b8 <_printf_i+0x12c>
 800953c:	682b      	ldr	r3, [r5, #0]
 800953e:	6826      	ldr	r6, [r4, #0]
 8009540:	6961      	ldr	r1, [r4, #20]
 8009542:	1d18      	adds	r0, r3, #4
 8009544:	6028      	str	r0, [r5, #0]
 8009546:	0635      	lsls	r5, r6, #24
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	d501      	bpl.n	8009550 <_printf_i+0x1c4>
 800954c:	6019      	str	r1, [r3, #0]
 800954e:	e002      	b.n	8009556 <_printf_i+0x1ca>
 8009550:	0670      	lsls	r0, r6, #25
 8009552:	d5fb      	bpl.n	800954c <_printf_i+0x1c0>
 8009554:	8019      	strh	r1, [r3, #0]
 8009556:	2300      	movs	r3, #0
 8009558:	6123      	str	r3, [r4, #16]
 800955a:	4615      	mov	r5, r2
 800955c:	e7bc      	b.n	80094d8 <_printf_i+0x14c>
 800955e:	682b      	ldr	r3, [r5, #0]
 8009560:	1d1a      	adds	r2, r3, #4
 8009562:	602a      	str	r2, [r5, #0]
 8009564:	681d      	ldr	r5, [r3, #0]
 8009566:	6862      	ldr	r2, [r4, #4]
 8009568:	2100      	movs	r1, #0
 800956a:	4628      	mov	r0, r5
 800956c:	f7f6 fe48 	bl	8000200 <memchr>
 8009570:	b108      	cbz	r0, 8009576 <_printf_i+0x1ea>
 8009572:	1b40      	subs	r0, r0, r5
 8009574:	6060      	str	r0, [r4, #4]
 8009576:	6863      	ldr	r3, [r4, #4]
 8009578:	6123      	str	r3, [r4, #16]
 800957a:	2300      	movs	r3, #0
 800957c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009580:	e7aa      	b.n	80094d8 <_printf_i+0x14c>
 8009582:	6923      	ldr	r3, [r4, #16]
 8009584:	462a      	mov	r2, r5
 8009586:	4649      	mov	r1, r9
 8009588:	4640      	mov	r0, r8
 800958a:	47d0      	blx	sl
 800958c:	3001      	adds	r0, #1
 800958e:	d0ad      	beq.n	80094ec <_printf_i+0x160>
 8009590:	6823      	ldr	r3, [r4, #0]
 8009592:	079b      	lsls	r3, r3, #30
 8009594:	d413      	bmi.n	80095be <_printf_i+0x232>
 8009596:	68e0      	ldr	r0, [r4, #12]
 8009598:	9b03      	ldr	r3, [sp, #12]
 800959a:	4298      	cmp	r0, r3
 800959c:	bfb8      	it	lt
 800959e:	4618      	movlt	r0, r3
 80095a0:	e7a6      	b.n	80094f0 <_printf_i+0x164>
 80095a2:	2301      	movs	r3, #1
 80095a4:	4632      	mov	r2, r6
 80095a6:	4649      	mov	r1, r9
 80095a8:	4640      	mov	r0, r8
 80095aa:	47d0      	blx	sl
 80095ac:	3001      	adds	r0, #1
 80095ae:	d09d      	beq.n	80094ec <_printf_i+0x160>
 80095b0:	3501      	adds	r5, #1
 80095b2:	68e3      	ldr	r3, [r4, #12]
 80095b4:	9903      	ldr	r1, [sp, #12]
 80095b6:	1a5b      	subs	r3, r3, r1
 80095b8:	42ab      	cmp	r3, r5
 80095ba:	dcf2      	bgt.n	80095a2 <_printf_i+0x216>
 80095bc:	e7eb      	b.n	8009596 <_printf_i+0x20a>
 80095be:	2500      	movs	r5, #0
 80095c0:	f104 0619 	add.w	r6, r4, #25
 80095c4:	e7f5      	b.n	80095b2 <_printf_i+0x226>
 80095c6:	bf00      	nop
 80095c8:	08009833 	.word	0x08009833
 80095cc:	08009844 	.word	0x08009844

080095d0 <__swhatbuf_r>:
 80095d0:	b570      	push	{r4, r5, r6, lr}
 80095d2:	460c      	mov	r4, r1
 80095d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095d8:	2900      	cmp	r1, #0
 80095da:	b096      	sub	sp, #88	; 0x58
 80095dc:	4615      	mov	r5, r2
 80095de:	461e      	mov	r6, r3
 80095e0:	da0d      	bge.n	80095fe <__swhatbuf_r+0x2e>
 80095e2:	89a3      	ldrh	r3, [r4, #12]
 80095e4:	f013 0f80 	tst.w	r3, #128	; 0x80
 80095e8:	f04f 0100 	mov.w	r1, #0
 80095ec:	bf0c      	ite	eq
 80095ee:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80095f2:	2340      	movne	r3, #64	; 0x40
 80095f4:	2000      	movs	r0, #0
 80095f6:	6031      	str	r1, [r6, #0]
 80095f8:	602b      	str	r3, [r5, #0]
 80095fa:	b016      	add	sp, #88	; 0x58
 80095fc:	bd70      	pop	{r4, r5, r6, pc}
 80095fe:	466a      	mov	r2, sp
 8009600:	f000 f848 	bl	8009694 <_fstat_r>
 8009604:	2800      	cmp	r0, #0
 8009606:	dbec      	blt.n	80095e2 <__swhatbuf_r+0x12>
 8009608:	9901      	ldr	r1, [sp, #4]
 800960a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800960e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009612:	4259      	negs	r1, r3
 8009614:	4159      	adcs	r1, r3
 8009616:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800961a:	e7eb      	b.n	80095f4 <__swhatbuf_r+0x24>

0800961c <__smakebuf_r>:
 800961c:	898b      	ldrh	r3, [r1, #12]
 800961e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009620:	079d      	lsls	r5, r3, #30
 8009622:	4606      	mov	r6, r0
 8009624:	460c      	mov	r4, r1
 8009626:	d507      	bpl.n	8009638 <__smakebuf_r+0x1c>
 8009628:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800962c:	6023      	str	r3, [r4, #0]
 800962e:	6123      	str	r3, [r4, #16]
 8009630:	2301      	movs	r3, #1
 8009632:	6163      	str	r3, [r4, #20]
 8009634:	b002      	add	sp, #8
 8009636:	bd70      	pop	{r4, r5, r6, pc}
 8009638:	ab01      	add	r3, sp, #4
 800963a:	466a      	mov	r2, sp
 800963c:	f7ff ffc8 	bl	80095d0 <__swhatbuf_r>
 8009640:	9900      	ldr	r1, [sp, #0]
 8009642:	4605      	mov	r5, r0
 8009644:	4630      	mov	r0, r6
 8009646:	f7ff f89f 	bl	8008788 <_malloc_r>
 800964a:	b948      	cbnz	r0, 8009660 <__smakebuf_r+0x44>
 800964c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009650:	059a      	lsls	r2, r3, #22
 8009652:	d4ef      	bmi.n	8009634 <__smakebuf_r+0x18>
 8009654:	f023 0303 	bic.w	r3, r3, #3
 8009658:	f043 0302 	orr.w	r3, r3, #2
 800965c:	81a3      	strh	r3, [r4, #12]
 800965e:	e7e3      	b.n	8009628 <__smakebuf_r+0xc>
 8009660:	89a3      	ldrh	r3, [r4, #12]
 8009662:	6020      	str	r0, [r4, #0]
 8009664:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009668:	81a3      	strh	r3, [r4, #12]
 800966a:	9b00      	ldr	r3, [sp, #0]
 800966c:	6163      	str	r3, [r4, #20]
 800966e:	9b01      	ldr	r3, [sp, #4]
 8009670:	6120      	str	r0, [r4, #16]
 8009672:	b15b      	cbz	r3, 800968c <__smakebuf_r+0x70>
 8009674:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009678:	4630      	mov	r0, r6
 800967a:	f000 f81d 	bl	80096b8 <_isatty_r>
 800967e:	b128      	cbz	r0, 800968c <__smakebuf_r+0x70>
 8009680:	89a3      	ldrh	r3, [r4, #12]
 8009682:	f023 0303 	bic.w	r3, r3, #3
 8009686:	f043 0301 	orr.w	r3, r3, #1
 800968a:	81a3      	strh	r3, [r4, #12]
 800968c:	89a3      	ldrh	r3, [r4, #12]
 800968e:	431d      	orrs	r5, r3
 8009690:	81a5      	strh	r5, [r4, #12]
 8009692:	e7cf      	b.n	8009634 <__smakebuf_r+0x18>

08009694 <_fstat_r>:
 8009694:	b538      	push	{r3, r4, r5, lr}
 8009696:	4d07      	ldr	r5, [pc, #28]	; (80096b4 <_fstat_r+0x20>)
 8009698:	2300      	movs	r3, #0
 800969a:	4604      	mov	r4, r0
 800969c:	4608      	mov	r0, r1
 800969e:	4611      	mov	r1, r2
 80096a0:	602b      	str	r3, [r5, #0]
 80096a2:	f7f7 fc26 	bl	8000ef2 <_fstat>
 80096a6:	1c43      	adds	r3, r0, #1
 80096a8:	d102      	bne.n	80096b0 <_fstat_r+0x1c>
 80096aa:	682b      	ldr	r3, [r5, #0]
 80096ac:	b103      	cbz	r3, 80096b0 <_fstat_r+0x1c>
 80096ae:	6023      	str	r3, [r4, #0]
 80096b0:	bd38      	pop	{r3, r4, r5, pc}
 80096b2:	bf00      	nop
 80096b4:	20002078 	.word	0x20002078

080096b8 <_isatty_r>:
 80096b8:	b538      	push	{r3, r4, r5, lr}
 80096ba:	4d06      	ldr	r5, [pc, #24]	; (80096d4 <_isatty_r+0x1c>)
 80096bc:	2300      	movs	r3, #0
 80096be:	4604      	mov	r4, r0
 80096c0:	4608      	mov	r0, r1
 80096c2:	602b      	str	r3, [r5, #0]
 80096c4:	f7f7 fc1a 	bl	8000efc <_isatty>
 80096c8:	1c43      	adds	r3, r0, #1
 80096ca:	d102      	bne.n	80096d2 <_isatty_r+0x1a>
 80096cc:	682b      	ldr	r3, [r5, #0]
 80096ce:	b103      	cbz	r3, 80096d2 <_isatty_r+0x1a>
 80096d0:	6023      	str	r3, [r4, #0]
 80096d2:	bd38      	pop	{r3, r4, r5, pc}
 80096d4:	20002078 	.word	0x20002078

080096d8 <_init>:
 80096d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096da:	bf00      	nop
 80096dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096de:	bc08      	pop	{r3}
 80096e0:	469e      	mov	lr, r3
 80096e2:	4770      	bx	lr

080096e4 <_fini>:
 80096e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096e6:	bf00      	nop
 80096e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096ea:	bc08      	pop	{r3}
 80096ec:	469e      	mov	lr, r3
 80096ee:	4770      	bx	lr
