{
  "module_name": "mme1_rtr_masks.h",
  "hash_id": "47eaef69a8ca4295fd959630d5b97bbc8e9c8fcb9fbffee555b5294ba2e4ae65",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/mme1_rtr_masks.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_MME1_RTR_MASKS_H_\n#define ASIC_REG_MME1_RTR_MASKS_H_\n\n \n\n \n#define MME1_RTR_HBW_RD_RQ_E_ARB_W_SHIFT                             0\n#define MME1_RTR_HBW_RD_RQ_E_ARB_W_MASK                              0x7\n#define MME1_RTR_HBW_RD_RQ_E_ARB_S_SHIFT                             8\n#define MME1_RTR_HBW_RD_RQ_E_ARB_S_MASK                              0x700\n#define MME1_RTR_HBW_RD_RQ_E_ARB_N_SHIFT                             16\n#define MME1_RTR_HBW_RD_RQ_E_ARB_N_MASK                              0x70000\n#define MME1_RTR_HBW_RD_RQ_E_ARB_L_SHIFT                             24\n#define MME1_RTR_HBW_RD_RQ_E_ARB_L_MASK                              0x7000000\n\n \n#define MME1_RTR_HBW_RD_RQ_W_ARB_E_SHIFT                             0\n#define MME1_RTR_HBW_RD_RQ_W_ARB_E_MASK                              0x7\n#define MME1_RTR_HBW_RD_RQ_W_ARB_S_SHIFT                             8\n#define MME1_RTR_HBW_RD_RQ_W_ARB_S_MASK                              0x700\n#define MME1_RTR_HBW_RD_RQ_W_ARB_N_SHIFT                             16\n#define MME1_RTR_HBW_RD_RQ_W_ARB_N_MASK                              0x70000\n#define MME1_RTR_HBW_RD_RQ_W_ARB_L_SHIFT                             24\n#define MME1_RTR_HBW_RD_RQ_W_ARB_L_MASK                              0x7000000\n\n \n#define MME1_RTR_HBW_RD_RQ_N_ARB_W_SHIFT                             0\n#define MME1_RTR_HBW_RD_RQ_N_ARB_W_MASK                              0x7\n#define MME1_RTR_HBW_RD_RQ_N_ARB_E_SHIFT                             8\n#define MME1_RTR_HBW_RD_RQ_N_ARB_E_MASK                              0x700\n#define MME1_RTR_HBW_RD_RQ_N_ARB_S_SHIFT                             16\n#define MME1_RTR_HBW_RD_RQ_N_ARB_S_MASK                              0x70000\n#define MME1_RTR_HBW_RD_RQ_N_ARB_L_SHIFT                             24\n#define MME1_RTR_HBW_RD_RQ_N_ARB_L_MASK                              0x7000000\n\n \n#define MME1_RTR_HBW_RD_RQ_S_ARB_W_SHIFT                             0\n#define MME1_RTR_HBW_RD_RQ_S_ARB_W_MASK                              0x7\n#define MME1_RTR_HBW_RD_RQ_S_ARB_E_SHIFT                             8\n#define MME1_RTR_HBW_RD_RQ_S_ARB_E_MASK                              0x700\n#define MME1_RTR_HBW_RD_RQ_S_ARB_N_SHIFT                             16\n#define MME1_RTR_HBW_RD_RQ_S_ARB_N_MASK                              0x70000\n#define MME1_RTR_HBW_RD_RQ_S_ARB_L_SHIFT                             24\n#define MME1_RTR_HBW_RD_RQ_S_ARB_L_MASK                              0x7000000\n\n \n#define MME1_RTR_HBW_RD_RQ_L_ARB_W_SHIFT                             0\n#define MME1_RTR_HBW_RD_RQ_L_ARB_W_MASK                              0x7\n#define MME1_RTR_HBW_RD_RQ_L_ARB_E_SHIFT                             8\n#define MME1_RTR_HBW_RD_RQ_L_ARB_E_MASK                              0x700\n#define MME1_RTR_HBW_RD_RQ_L_ARB_S_SHIFT                             16\n#define MME1_RTR_HBW_RD_RQ_L_ARB_S_MASK                              0x70000\n#define MME1_RTR_HBW_RD_RQ_L_ARB_N_SHIFT                             24\n#define MME1_RTR_HBW_RD_RQ_L_ARB_N_MASK                              0x7000000\n\n \n#define MME1_RTR_HBW_E_ARB_MAX_CREDIT_SHIFT                          0\n#define MME1_RTR_HBW_E_ARB_MAX_CREDIT_MASK                           0x3F\n\n \n#define MME1_RTR_HBW_W_ARB_MAX_CREDIT_SHIFT                          0\n#define MME1_RTR_HBW_W_ARB_MAX_CREDIT_MASK                           0x3F\n\n \n#define MME1_RTR_HBW_N_ARB_MAX_CREDIT_SHIFT                          0\n#define MME1_RTR_HBW_N_ARB_MAX_CREDIT_MASK                           0x3F\n\n \n#define MME1_RTR_HBW_S_ARB_MAX_CREDIT_SHIFT                          0\n#define MME1_RTR_HBW_S_ARB_MAX_CREDIT_MASK                           0x3F\n\n \n#define MME1_RTR_HBW_L_ARB_MAX_CREDIT_SHIFT                          0\n#define MME1_RTR_HBW_L_ARB_MAX_CREDIT_MASK                           0x3F\n\n \n#define MME1_RTR_HBW_RD_RS_MAX_CREDIT_A_SHIFT                        0\n#define MME1_RTR_HBW_RD_RS_MAX_CREDIT_A_MASK                         0x3F\n#define MME1_RTR_HBW_RD_RS_MAX_CREDIT_B_SHIFT                        8\n#define MME1_RTR_HBW_RD_RS_MAX_CREDIT_B_MASK                         0x3F00\n\n \n#define MME1_RTR_HBW_WR_RQ_MAX_CREDIT_VAL_SHIFT                      0\n#define MME1_RTR_HBW_WR_RQ_MAX_CREDIT_VAL_MASK                       0x3F\n\n \n#define MME1_RTR_HBW_RD_RQ_MAX_CREDIT_A_SHIFT                        0\n#define MME1_RTR_HBW_RD_RQ_MAX_CREDIT_A_MASK                         0x3F\n#define MME1_RTR_HBW_RD_RQ_MAX_CREDIT_B_SHIFT                        8\n#define MME1_RTR_HBW_RD_RQ_MAX_CREDIT_B_MASK                         0x3F00\n#define MME1_RTR_HBW_RD_RQ_MAX_CREDIT_IC_SHIFT                       16\n#define MME1_RTR_HBW_RD_RQ_MAX_CREDIT_IC_MASK                        0x3F0000\n\n \n#define MME1_RTR_HBW_RD_RS_E_ARB_W_SHIFT                             0\n#define MME1_RTR_HBW_RD_RS_E_ARB_W_MASK                              0x7\n#define MME1_RTR_HBW_RD_RS_E_ARB_S_SHIFT                             8\n#define MME1_RTR_HBW_RD_RS_E_ARB_S_MASK                              0x700\n#define MME1_RTR_HBW_RD_RS_E_ARB_N_SHIFT                             16\n#define MME1_RTR_HBW_RD_RS_E_ARB_N_MASK                              0x70000\n#define MME1_RTR_HBW_RD_RS_E_ARB_L_SHIFT                             24\n#define MME1_RTR_HBW_RD_RS_E_ARB_L_MASK                              0x7000000\n\n \n#define MME1_RTR_HBW_RD_RS_W_ARB_E_SHIFT                             0\n#define MME1_RTR_HBW_RD_RS_W_ARB_E_MASK                              0x7\n#define MME1_RTR_HBW_RD_RS_W_ARB_S_SHIFT                             8\n#define MME1_RTR_HBW_RD_RS_W_ARB_S_MASK                              0x700\n#define MME1_RTR_HBW_RD_RS_W_ARB_N_SHIFT                             16\n#define MME1_RTR_HBW_RD_RS_W_ARB_N_MASK                              0x70000\n#define MME1_RTR_HBW_RD_RS_W_ARB_L_SHIFT                             24\n#define MME1_RTR_HBW_RD_RS_W_ARB_L_MASK                              0x7000000\n\n \n#define MME1_RTR_HBW_RD_RS_N_ARB_W_SHIFT                             0\n#define MME1_RTR_HBW_RD_RS_N_ARB_W_MASK                              0x7\n#define MME1_RTR_HBW_RD_RS_N_ARB_E_SHIFT                             8\n#define MME1_RTR_HBW_RD_RS_N_ARB_E_MASK                              0x700\n#define MME1_RTR_HBW_RD_RS_N_ARB_S_SHIFT                             16\n#define MME1_RTR_HBW_RD_RS_N_ARB_S_MASK                              0x70000\n#define MME1_RTR_HBW_RD_RS_N_ARB_L_SHIFT                             24\n#define MME1_RTR_HBW_RD_RS_N_ARB_L_MASK                              0x7000000\n\n \n#define MME1_RTR_HBW_RD_RS_S_ARB_W_SHIFT                             0\n#define MME1_RTR_HBW_RD_RS_S_ARB_W_MASK                              0x7\n#define MME1_RTR_HBW_RD_RS_S_ARB_E_SHIFT                             8\n#define MME1_RTR_HBW_RD_RS_S_ARB_E_MASK                              0x700\n#define MME1_RTR_HBW_RD_RS_S_ARB_N_SHIFT                             16\n#define MME1_RTR_HBW_RD_RS_S_ARB_N_MASK                              0x70000\n#define MME1_RTR_HBW_RD_RS_S_ARB_L_SHIFT                             24\n#define MME1_RTR_HBW_RD_RS_S_ARB_L_MASK                              0x7000000\n\n \n#define MME1_RTR_HBW_RD_RS_L_ARB_W_SHIFT                             0\n#define MME1_RTR_HBW_RD_RS_L_ARB_W_MASK                              0x7\n#define MME1_RTR_HBW_RD_RS_L_ARB_E_SHIFT                             8\n#define MME1_RTR_HBW_RD_RS_L_ARB_E_MASK                              0x700\n#define MME1_RTR_HBW_RD_RS_L_ARB_S_SHIFT                             16\n#define MME1_RTR_HBW_RD_RS_L_ARB_S_MASK                              0x70000\n#define MME1_RTR_HBW_RD_RS_L_ARB_N_SHIFT                             24\n#define MME1_RTR_HBW_RD_RS_L_ARB_N_MASK                              0x7000000\n\n \n#define MME1_RTR_HBW_WR_RQ_E_ARB_W_SHIFT                             0\n#define MME1_RTR_HBW_WR_RQ_E_ARB_W_MASK                              0x7\n#define MME1_RTR_HBW_WR_RQ_E_ARB_S_SHIFT                             8\n#define MME1_RTR_HBW_WR_RQ_E_ARB_S_MASK                              0x700\n#define MME1_RTR_HBW_WR_RQ_E_ARB_N_SHIFT                             16\n#define MME1_RTR_HBW_WR_RQ_E_ARB_N_MASK                              0x70000\n#define MME1_RTR_HBW_WR_RQ_E_ARB_L_SHIFT                             24\n#define MME1_RTR_HBW_WR_RQ_E_ARB_L_MASK                              0x7000000\n\n \n#define MME1_RTR_HBW_WR_RQ_W_ARB_E_SHIFT                             0\n#define MME1_RTR_HBW_WR_RQ_W_ARB_E_MASK                              0x7\n#define MME1_RTR_HBW_WR_RQ_W_ARB_S_SHIFT                             8\n#define MME1_RTR_HBW_WR_RQ_W_ARB_S_MASK                              0x700\n#define MME1_RTR_HBW_WR_RQ_W_ARB_N_SHIFT                             16\n#define MME1_RTR_HBW_WR_RQ_W_ARB_N_MASK                              0x70000\n#define MME1_RTR_HBW_WR_RQ_W_ARB_L_SHIFT                             24\n#define MME1_RTR_HBW_WR_RQ_W_ARB_L_MASK                              0x7000000\n\n \n#define MME1_RTR_HBW_WR_RQ_N_ARB_W_SHIFT                             0\n#define MME1_RTR_HBW_WR_RQ_N_ARB_W_MASK                              0x7\n#define MME1_RTR_HBW_WR_RQ_N_ARB_E_SHIFT                             8\n#define MME1_RTR_HBW_WR_RQ_N_ARB_E_MASK                              0x700\n#define MME1_RTR_HBW_WR_RQ_N_ARB_S_SHIFT                             16\n#define MME1_RTR_HBW_WR_RQ_N_ARB_S_MASK                              0x70000\n#define MME1_RTR_HBW_WR_RQ_N_ARB_L_SHIFT                             24\n#define MME1_RTR_HBW_WR_RQ_N_ARB_L_MASK                              0x7000000\n\n \n#define MME1_RTR_HBW_WR_RQ_S_ARB_W_SHIFT                             0\n#define MME1_RTR_HBW_WR_RQ_S_ARB_W_MASK                              0x7\n#define MME1_RTR_HBW_WR_RQ_S_ARB_E_SHIFT                             8\n#define MME1_RTR_HBW_WR_RQ_S_ARB_E_MASK                              0x700\n#define MME1_RTR_HBW_WR_RQ_S_ARB_N_SHIFT                             16\n#define MME1_RTR_HBW_WR_RQ_S_ARB_N_MASK                              0x70000\n#define MME1_RTR_HBW_WR_RQ_S_ARB_L_SHIFT                             24\n#define MME1_RTR_HBW_WR_RQ_S_ARB_L_MASK                              0x7000000\n\n \n#define MME1_RTR_HBW_WR_RQ_L_ARB_W_SHIFT                             0\n#define MME1_RTR_HBW_WR_RQ_L_ARB_W_MASK                              0x7\n#define MME1_RTR_HBW_WR_RQ_L_ARB_E_SHIFT                             8\n#define MME1_RTR_HBW_WR_RQ_L_ARB_E_MASK                              0x700\n#define MME1_RTR_HBW_WR_RQ_L_ARB_S_SHIFT                             16\n#define MME1_RTR_HBW_WR_RQ_L_ARB_S_MASK                              0x70000\n#define MME1_RTR_HBW_WR_RQ_L_ARB_N_SHIFT                             24\n#define MME1_RTR_HBW_WR_RQ_L_ARB_N_MASK                              0x7000000\n\n \n#define MME1_RTR_HBW_WR_RS_E_ARB_W_SHIFT                             0\n#define MME1_RTR_HBW_WR_RS_E_ARB_W_MASK                              0x7\n#define MME1_RTR_HBW_WR_RS_E_ARB_S_SHIFT                             8\n#define MME1_RTR_HBW_WR_RS_E_ARB_S_MASK                              0x700\n#define MME1_RTR_HBW_WR_RS_E_ARB_N_SHIFT                             16\n#define MME1_RTR_HBW_WR_RS_E_ARB_N_MASK                              0x70000\n#define MME1_RTR_HBW_WR_RS_E_ARB_L_SHIFT                             24\n#define MME1_RTR_HBW_WR_RS_E_ARB_L_MASK                              0x7000000\n\n \n#define MME1_RTR_HBW_WR_RS_W_ARB_E_SHIFT                             0\n#define MME1_RTR_HBW_WR_RS_W_ARB_E_MASK                              0x7\n#define MME1_RTR_HBW_WR_RS_W_ARB_S_SHIFT                             8\n#define MME1_RTR_HBW_WR_RS_W_ARB_S_MASK                              0x700\n#define MME1_RTR_HBW_WR_RS_W_ARB_N_SHIFT                             16\n#define MME1_RTR_HBW_WR_RS_W_ARB_N_MASK                              0x70000\n#define MME1_RTR_HBW_WR_RS_W_ARB_L_SHIFT                             24\n#define MME1_RTR_HBW_WR_RS_W_ARB_L_MASK                              0x7000000\n\n \n#define MME1_RTR_HBW_WR_RS_N_ARB_W_SHIFT                             0\n#define MME1_RTR_HBW_WR_RS_N_ARB_W_MASK                              0x7\n#define MME1_RTR_HBW_WR_RS_N_ARB_E_SHIFT                             8\n#define MME1_RTR_HBW_WR_RS_N_ARB_E_MASK                              0x700\n#define MME1_RTR_HBW_WR_RS_N_ARB_S_SHIFT                             16\n#define MME1_RTR_HBW_WR_RS_N_ARB_S_MASK                              0x70000\n#define MME1_RTR_HBW_WR_RS_N_ARB_L_SHIFT                             24\n#define MME1_RTR_HBW_WR_RS_N_ARB_L_MASK                              0x7000000\n\n \n#define MME1_RTR_HBW_WR_RS_S_ARB_W_SHIFT                             0\n#define MME1_RTR_HBW_WR_RS_S_ARB_W_MASK                              0x7\n#define MME1_RTR_HBW_WR_RS_S_ARB_E_SHIFT                             8\n#define MME1_RTR_HBW_WR_RS_S_ARB_E_MASK                              0x700\n#define MME1_RTR_HBW_WR_RS_S_ARB_N_SHIFT                             16\n#define MME1_RTR_HBW_WR_RS_S_ARB_N_MASK                              0x70000\n#define MME1_RTR_HBW_WR_RS_S_ARB_L_SHIFT                             24\n#define MME1_RTR_HBW_WR_RS_S_ARB_L_MASK                              0x7000000\n\n \n#define MME1_RTR_HBW_WR_RS_L_ARB_W_SHIFT                             0\n#define MME1_RTR_HBW_WR_RS_L_ARB_W_MASK                              0x7\n#define MME1_RTR_HBW_WR_RS_L_ARB_E_SHIFT                             8\n#define MME1_RTR_HBW_WR_RS_L_ARB_E_MASK                              0x700\n#define MME1_RTR_HBW_WR_RS_L_ARB_S_SHIFT                             16\n#define MME1_RTR_HBW_WR_RS_L_ARB_S_MASK                              0x70000\n#define MME1_RTR_HBW_WR_RS_L_ARB_N_SHIFT                             24\n#define MME1_RTR_HBW_WR_RS_L_ARB_N_MASK                              0x7000000\n\n \n#define MME1_RTR_LBW_RD_RQ_E_ARB_W_SHIFT                             0\n#define MME1_RTR_LBW_RD_RQ_E_ARB_W_MASK                              0x7\n#define MME1_RTR_LBW_RD_RQ_E_ARB_S_SHIFT                             8\n#define MME1_RTR_LBW_RD_RQ_E_ARB_S_MASK                              0x700\n#define MME1_RTR_LBW_RD_RQ_E_ARB_N_SHIFT                             16\n#define MME1_RTR_LBW_RD_RQ_E_ARB_N_MASK                              0x70000\n#define MME1_RTR_LBW_RD_RQ_E_ARB_L_SHIFT                             24\n#define MME1_RTR_LBW_RD_RQ_E_ARB_L_MASK                              0x7000000\n\n \n#define MME1_RTR_LBW_RD_RQ_W_ARB_E_SHIFT                             0\n#define MME1_RTR_LBW_RD_RQ_W_ARB_E_MASK                              0x7\n#define MME1_RTR_LBW_RD_RQ_W_ARB_S_SHIFT                             8\n#define MME1_RTR_LBW_RD_RQ_W_ARB_S_MASK                              0x700\n#define MME1_RTR_LBW_RD_RQ_W_ARB_N_SHIFT                             16\n#define MME1_RTR_LBW_RD_RQ_W_ARB_N_MASK                              0x70000\n#define MME1_RTR_LBW_RD_RQ_W_ARB_L_SHIFT                             24\n#define MME1_RTR_LBW_RD_RQ_W_ARB_L_MASK                              0x7000000\n\n \n#define MME1_RTR_LBW_RD_RQ_N_ARB_W_SHIFT                             0\n#define MME1_RTR_LBW_RD_RQ_N_ARB_W_MASK                              0x7\n#define MME1_RTR_LBW_RD_RQ_N_ARB_E_SHIFT                             8\n#define MME1_RTR_LBW_RD_RQ_N_ARB_E_MASK                              0x700\n#define MME1_RTR_LBW_RD_RQ_N_ARB_S_SHIFT                             16\n#define MME1_RTR_LBW_RD_RQ_N_ARB_S_MASK                              0x70000\n#define MME1_RTR_LBW_RD_RQ_N_ARB_L_SHIFT                             24\n#define MME1_RTR_LBW_RD_RQ_N_ARB_L_MASK                              0x7000000\n\n \n#define MME1_RTR_LBW_RD_RQ_S_ARB_W_SHIFT                             0\n#define MME1_RTR_LBW_RD_RQ_S_ARB_W_MASK                              0x7\n#define MME1_RTR_LBW_RD_RQ_S_ARB_E_SHIFT                             8\n#define MME1_RTR_LBW_RD_RQ_S_ARB_E_MASK                              0x700\n#define MME1_RTR_LBW_RD_RQ_S_ARB_N_SHIFT                             16\n#define MME1_RTR_LBW_RD_RQ_S_ARB_N_MASK                              0x70000\n#define MME1_RTR_LBW_RD_RQ_S_ARB_L_SHIFT                             24\n#define MME1_RTR_LBW_RD_RQ_S_ARB_L_MASK                              0x7000000\n\n \n#define MME1_RTR_LBW_RD_RQ_L_ARB_W_SHIFT                             0\n#define MME1_RTR_LBW_RD_RQ_L_ARB_W_MASK                              0x7\n#define MME1_RTR_LBW_RD_RQ_L_ARB_E_SHIFT                             8\n#define MME1_RTR_LBW_RD_RQ_L_ARB_E_MASK                              0x700\n#define MME1_RTR_LBW_RD_RQ_L_ARB_S_SHIFT                             16\n#define MME1_RTR_LBW_RD_RQ_L_ARB_S_MASK                              0x70000\n#define MME1_RTR_LBW_RD_RQ_L_ARB_N_SHIFT                             24\n#define MME1_RTR_LBW_RD_RQ_L_ARB_N_MASK                              0x7000000\n\n \n#define MME1_RTR_LBW_E_ARB_MAX_CREDIT_SHIFT                          0\n#define MME1_RTR_LBW_E_ARB_MAX_CREDIT_MASK                           0x3F\n\n \n#define MME1_RTR_LBW_W_ARB_MAX_CREDIT_SHIFT                          0\n#define MME1_RTR_LBW_W_ARB_MAX_CREDIT_MASK                           0x3F\n\n \n#define MME1_RTR_LBW_N_ARB_MAX_CREDIT_SHIFT                          0\n#define MME1_RTR_LBW_N_ARB_MAX_CREDIT_MASK                           0x3F\n\n \n#define MME1_RTR_LBW_S_ARB_MAX_CREDIT_SHIFT                          0\n#define MME1_RTR_LBW_S_ARB_MAX_CREDIT_MASK                           0x3F\n\n \n#define MME1_RTR_LBW_L_ARB_MAX_CREDIT_SHIFT                          0\n#define MME1_RTR_LBW_L_ARB_MAX_CREDIT_MASK                           0x3F\n\n \n#define MME1_RTR_LBW_SRAM_MAX_CREDIT_MSTR_SHIFT                      0\n#define MME1_RTR_LBW_SRAM_MAX_CREDIT_MSTR_MASK                       0x3F\n#define MME1_RTR_LBW_SRAM_MAX_CREDIT_SLV_SHIFT                       8\n#define MME1_RTR_LBW_SRAM_MAX_CREDIT_SLV_MASK                        0x3F00\n\n \n#define MME1_RTR_LBW_RD_RS_E_ARB_W_SHIFT                             0\n#define MME1_RTR_LBW_RD_RS_E_ARB_W_MASK                              0x7\n#define MME1_RTR_LBW_RD_RS_E_ARB_S_SHIFT                             8\n#define MME1_RTR_LBW_RD_RS_E_ARB_S_MASK                              0x700\n#define MME1_RTR_LBW_RD_RS_E_ARB_N_SHIFT                             16\n#define MME1_RTR_LBW_RD_RS_E_ARB_N_MASK                              0x70000\n#define MME1_RTR_LBW_RD_RS_E_ARB_L_SHIFT                             24\n#define MME1_RTR_LBW_RD_RS_E_ARB_L_MASK                              0x7000000\n\n \n#define MME1_RTR_LBW_RD_RS_W_ARB_E_SHIFT                             0\n#define MME1_RTR_LBW_RD_RS_W_ARB_E_MASK                              0x7\n#define MME1_RTR_LBW_RD_RS_W_ARB_S_SHIFT                             8\n#define MME1_RTR_LBW_RD_RS_W_ARB_S_MASK                              0x700\n#define MME1_RTR_LBW_RD_RS_W_ARB_N_SHIFT                             16\n#define MME1_RTR_LBW_RD_RS_W_ARB_N_MASK                              0x70000\n#define MME1_RTR_LBW_RD_RS_W_ARB_L_SHIFT                             24\n#define MME1_RTR_LBW_RD_RS_W_ARB_L_MASK                              0x7000000\n\n \n#define MME1_RTR_LBW_RD_RS_N_ARB_W_SHIFT                             0\n#define MME1_RTR_LBW_RD_RS_N_ARB_W_MASK                              0x7\n#define MME1_RTR_LBW_RD_RS_N_ARB_E_SHIFT                             8\n#define MME1_RTR_LBW_RD_RS_N_ARB_E_MASK                              0x700\n#define MME1_RTR_LBW_RD_RS_N_ARB_S_SHIFT                             16\n#define MME1_RTR_LBW_RD_RS_N_ARB_S_MASK                              0x70000\n#define MME1_RTR_LBW_RD_RS_N_ARB_L_SHIFT                             24\n#define MME1_RTR_LBW_RD_RS_N_ARB_L_MASK                              0x7000000\n\n \n#define MME1_RTR_LBW_RD_RS_S_ARB_W_SHIFT                             0\n#define MME1_RTR_LBW_RD_RS_S_ARB_W_MASK                              0x7\n#define MME1_RTR_LBW_RD_RS_S_ARB_E_SHIFT                             8\n#define MME1_RTR_LBW_RD_RS_S_ARB_E_MASK                              0x700\n#define MME1_RTR_LBW_RD_RS_S_ARB_N_SHIFT                             16\n#define MME1_RTR_LBW_RD_RS_S_ARB_N_MASK                              0x70000\n#define MME1_RTR_LBW_RD_RS_S_ARB_L_SHIFT                             24\n#define MME1_RTR_LBW_RD_RS_S_ARB_L_MASK                              0x7000000\n\n \n#define MME1_RTR_LBW_RD_RS_L_ARB_W_SHIFT                             0\n#define MME1_RTR_LBW_RD_RS_L_ARB_W_MASK                              0x7\n#define MME1_RTR_LBW_RD_RS_L_ARB_E_SHIFT                             8\n#define MME1_RTR_LBW_RD_RS_L_ARB_E_MASK                              0x700\n#define MME1_RTR_LBW_RD_RS_L_ARB_S_SHIFT                             16\n#define MME1_RTR_LBW_RD_RS_L_ARB_S_MASK                              0x70000\n#define MME1_RTR_LBW_RD_RS_L_ARB_N_SHIFT                             24\n#define MME1_RTR_LBW_RD_RS_L_ARB_N_MASK                              0x7000000\n\n \n#define MME1_RTR_LBW_WR_RQ_E_ARB_W_SHIFT                             0\n#define MME1_RTR_LBW_WR_RQ_E_ARB_W_MASK                              0x7\n#define MME1_RTR_LBW_WR_RQ_E_ARB_S_SHIFT                             8\n#define MME1_RTR_LBW_WR_RQ_E_ARB_S_MASK                              0x700\n#define MME1_RTR_LBW_WR_RQ_E_ARB_N_SHIFT                             16\n#define MME1_RTR_LBW_WR_RQ_E_ARB_N_MASK                              0x70000\n#define MME1_RTR_LBW_WR_RQ_E_ARB_L_SHIFT                             24\n#define MME1_RTR_LBW_WR_RQ_E_ARB_L_MASK                              0x7000000\n\n \n#define MME1_RTR_LBW_WR_RQ_W_ARB_E_SHIFT                             0\n#define MME1_RTR_LBW_WR_RQ_W_ARB_E_MASK                              0x7\n#define MME1_RTR_LBW_WR_RQ_W_ARB_S_SHIFT                             8\n#define MME1_RTR_LBW_WR_RQ_W_ARB_S_MASK                              0x700\n#define MME1_RTR_LBW_WR_RQ_W_ARB_N_SHIFT                             16\n#define MME1_RTR_LBW_WR_RQ_W_ARB_N_MASK                              0x70000\n#define MME1_RTR_LBW_WR_RQ_W_ARB_L_SHIFT                             24\n#define MME1_RTR_LBW_WR_RQ_W_ARB_L_MASK                              0x7000000\n\n \n#define MME1_RTR_LBW_WR_RQ_N_ARB_W_SHIFT                             0\n#define MME1_RTR_LBW_WR_RQ_N_ARB_W_MASK                              0x7\n#define MME1_RTR_LBW_WR_RQ_N_ARB_E_SHIFT                             8\n#define MME1_RTR_LBW_WR_RQ_N_ARB_E_MASK                              0x700\n#define MME1_RTR_LBW_WR_RQ_N_ARB_S_SHIFT                             16\n#define MME1_RTR_LBW_WR_RQ_N_ARB_S_MASK                              0x70000\n#define MME1_RTR_LBW_WR_RQ_N_ARB_L_SHIFT                             24\n#define MME1_RTR_LBW_WR_RQ_N_ARB_L_MASK                              0x7000000\n\n \n#define MME1_RTR_LBW_WR_RQ_S_ARB_W_SHIFT                             0\n#define MME1_RTR_LBW_WR_RQ_S_ARB_W_MASK                              0x7\n#define MME1_RTR_LBW_WR_RQ_S_ARB_E_SHIFT                             8\n#define MME1_RTR_LBW_WR_RQ_S_ARB_E_MASK                              0x700\n#define MME1_RTR_LBW_WR_RQ_S_ARB_N_SHIFT                             16\n#define MME1_RTR_LBW_WR_RQ_S_ARB_N_MASK                              0x70000\n#define MME1_RTR_LBW_WR_RQ_S_ARB_L_SHIFT                             24\n#define MME1_RTR_LBW_WR_RQ_S_ARB_L_MASK                              0x7000000\n\n \n#define MME1_RTR_LBW_WR_RQ_L_ARB_W_SHIFT                             0\n#define MME1_RTR_LBW_WR_RQ_L_ARB_W_MASK                              0x7\n#define MME1_RTR_LBW_WR_RQ_L_ARB_E_SHIFT                             8\n#define MME1_RTR_LBW_WR_RQ_L_ARB_E_MASK                              0x700\n#define MME1_RTR_LBW_WR_RQ_L_ARB_S_SHIFT                             16\n#define MME1_RTR_LBW_WR_RQ_L_ARB_S_MASK                              0x70000\n#define MME1_RTR_LBW_WR_RQ_L_ARB_N_SHIFT                             24\n#define MME1_RTR_LBW_WR_RQ_L_ARB_N_MASK                              0x7000000\n\n \n#define MME1_RTR_LBW_WR_RS_E_ARB_W_SHIFT                             0\n#define MME1_RTR_LBW_WR_RS_E_ARB_W_MASK                              0x7\n#define MME1_RTR_LBW_WR_RS_E_ARB_S_SHIFT                             8\n#define MME1_RTR_LBW_WR_RS_E_ARB_S_MASK                              0x700\n#define MME1_RTR_LBW_WR_RS_E_ARB_N_SHIFT                             16\n#define MME1_RTR_LBW_WR_RS_E_ARB_N_MASK                              0x70000\n#define MME1_RTR_LBW_WR_RS_E_ARB_L_SHIFT                             24\n#define MME1_RTR_LBW_WR_RS_E_ARB_L_MASK                              0x7000000\n\n \n#define MME1_RTR_LBW_WR_RS_W_ARB_E_SHIFT                             0\n#define MME1_RTR_LBW_WR_RS_W_ARB_E_MASK                              0x7\n#define MME1_RTR_LBW_WR_RS_W_ARB_S_SHIFT                             8\n#define MME1_RTR_LBW_WR_RS_W_ARB_S_MASK                              0x700\n#define MME1_RTR_LBW_WR_RS_W_ARB_N_SHIFT                             16\n#define MME1_RTR_LBW_WR_RS_W_ARB_N_MASK                              0x70000\n#define MME1_RTR_LBW_WR_RS_W_ARB_L_SHIFT                             24\n#define MME1_RTR_LBW_WR_RS_W_ARB_L_MASK                              0x7000000\n\n \n#define MME1_RTR_LBW_WR_RS_N_ARB_W_SHIFT                             0\n#define MME1_RTR_LBW_WR_RS_N_ARB_W_MASK                              0x7\n#define MME1_RTR_LBW_WR_RS_N_ARB_E_SHIFT                             8\n#define MME1_RTR_LBW_WR_RS_N_ARB_E_MASK                              0x700\n#define MME1_RTR_LBW_WR_RS_N_ARB_S_SHIFT                             16\n#define MME1_RTR_LBW_WR_RS_N_ARB_S_MASK                              0x70000\n#define MME1_RTR_LBW_WR_RS_N_ARB_L_SHIFT                             24\n#define MME1_RTR_LBW_WR_RS_N_ARB_L_MASK                              0x7000000\n\n \n#define MME1_RTR_LBW_WR_RS_S_ARB_W_SHIFT                             0\n#define MME1_RTR_LBW_WR_RS_S_ARB_W_MASK                              0x7\n#define MME1_RTR_LBW_WR_RS_S_ARB_E_SHIFT                             8\n#define MME1_RTR_LBW_WR_RS_S_ARB_E_MASK                              0x700\n#define MME1_RTR_LBW_WR_RS_S_ARB_N_SHIFT                             16\n#define MME1_RTR_LBW_WR_RS_S_ARB_N_MASK                              0x70000\n#define MME1_RTR_LBW_WR_RS_S_ARB_L_SHIFT                             24\n#define MME1_RTR_LBW_WR_RS_S_ARB_L_MASK                              0x7000000\n\n \n#define MME1_RTR_LBW_WR_RS_L_ARB_W_SHIFT                             0\n#define MME1_RTR_LBW_WR_RS_L_ARB_W_MASK                              0x7\n#define MME1_RTR_LBW_WR_RS_L_ARB_E_SHIFT                             8\n#define MME1_RTR_LBW_WR_RS_L_ARB_E_MASK                              0x700\n#define MME1_RTR_LBW_WR_RS_L_ARB_S_SHIFT                             16\n#define MME1_RTR_LBW_WR_RS_L_ARB_S_MASK                              0x70000\n#define MME1_RTR_LBW_WR_RS_L_ARB_N_SHIFT                             24\n#define MME1_RTR_LBW_WR_RS_L_ARB_N_MASK                              0x7000000\n\n \n#define MME1_RTR_DBG_E_ARB_W_SHIFT                                   0\n#define MME1_RTR_DBG_E_ARB_W_MASK                                    0x7\n#define MME1_RTR_DBG_E_ARB_S_SHIFT                                   8\n#define MME1_RTR_DBG_E_ARB_S_MASK                                    0x700\n#define MME1_RTR_DBG_E_ARB_N_SHIFT                                   16\n#define MME1_RTR_DBG_E_ARB_N_MASK                                    0x70000\n#define MME1_RTR_DBG_E_ARB_L_SHIFT                                   24\n#define MME1_RTR_DBG_E_ARB_L_MASK                                    0x7000000\n\n \n#define MME1_RTR_DBG_W_ARB_E_SHIFT                                   0\n#define MME1_RTR_DBG_W_ARB_E_MASK                                    0x7\n#define MME1_RTR_DBG_W_ARB_S_SHIFT                                   8\n#define MME1_RTR_DBG_W_ARB_S_MASK                                    0x700\n#define MME1_RTR_DBG_W_ARB_N_SHIFT                                   16\n#define MME1_RTR_DBG_W_ARB_N_MASK                                    0x70000\n#define MME1_RTR_DBG_W_ARB_L_SHIFT                                   24\n#define MME1_RTR_DBG_W_ARB_L_MASK                                    0x7000000\n\n \n#define MME1_RTR_DBG_N_ARB_W_SHIFT                                   0\n#define MME1_RTR_DBG_N_ARB_W_MASK                                    0x7\n#define MME1_RTR_DBG_N_ARB_E_SHIFT                                   8\n#define MME1_RTR_DBG_N_ARB_E_MASK                                    0x700\n#define MME1_RTR_DBG_N_ARB_S_SHIFT                                   16\n#define MME1_RTR_DBG_N_ARB_S_MASK                                    0x70000\n#define MME1_RTR_DBG_N_ARB_L_SHIFT                                   24\n#define MME1_RTR_DBG_N_ARB_L_MASK                                    0x7000000\n\n \n#define MME1_RTR_DBG_S_ARB_W_SHIFT                                   0\n#define MME1_RTR_DBG_S_ARB_W_MASK                                    0x7\n#define MME1_RTR_DBG_S_ARB_E_SHIFT                                   8\n#define MME1_RTR_DBG_S_ARB_E_MASK                                    0x700\n#define MME1_RTR_DBG_S_ARB_N_SHIFT                                   16\n#define MME1_RTR_DBG_S_ARB_N_MASK                                    0x70000\n#define MME1_RTR_DBG_S_ARB_L_SHIFT                                   24\n#define MME1_RTR_DBG_S_ARB_L_MASK                                    0x7000000\n\n \n#define MME1_RTR_DBG_L_ARB_W_SHIFT                                   0\n#define MME1_RTR_DBG_L_ARB_W_MASK                                    0x7\n#define MME1_RTR_DBG_L_ARB_E_SHIFT                                   8\n#define MME1_RTR_DBG_L_ARB_E_MASK                                    0x700\n#define MME1_RTR_DBG_L_ARB_S_SHIFT                                   16\n#define MME1_RTR_DBG_L_ARB_S_MASK                                    0x70000\n#define MME1_RTR_DBG_L_ARB_N_SHIFT                                   24\n#define MME1_RTR_DBG_L_ARB_N_MASK                                    0x7000000\n\n \n#define MME1_RTR_DBG_E_ARB_MAX_CREDIT_SHIFT                          0\n#define MME1_RTR_DBG_E_ARB_MAX_CREDIT_MASK                           0x3F\n\n \n#define MME1_RTR_DBG_W_ARB_MAX_CREDIT_SHIFT                          0\n#define MME1_RTR_DBG_W_ARB_MAX_CREDIT_MASK                           0x3F\n\n \n#define MME1_RTR_DBG_N_ARB_MAX_CREDIT_SHIFT                          0\n#define MME1_RTR_DBG_N_ARB_MAX_CREDIT_MASK                           0x3F\n\n \n#define MME1_RTR_DBG_S_ARB_MAX_CREDIT_SHIFT                          0\n#define MME1_RTR_DBG_S_ARB_MAX_CREDIT_MASK                           0x3F\n\n \n#define MME1_RTR_DBG_L_ARB_MAX_CREDIT_SHIFT                          0\n#define MME1_RTR_DBG_L_ARB_MAX_CREDIT_MASK                           0x3F\n\n \n#define MME1_RTR_SPLIT_COEF_VAL_SHIFT                                0\n#define MME1_RTR_SPLIT_COEF_VAL_MASK                                 0xFFFF\n\n \n#define MME1_RTR_SPLIT_CFG_FORCE_WAK_ORDER_SHIFT                     0\n#define MME1_RTR_SPLIT_CFG_FORCE_WAK_ORDER_MASK                      0x1\n#define MME1_RTR_SPLIT_CFG_FORCE_STRONG_ORDER_SHIFT                  1\n#define MME1_RTR_SPLIT_CFG_FORCE_STRONG_ORDER_MASK                   0x2\n#define MME1_RTR_SPLIT_CFG_DEFAULT_MESH_SHIFT                        2\n#define MME1_RTR_SPLIT_CFG_DEFAULT_MESH_MASK                         0xC\n#define MME1_RTR_SPLIT_CFG_WR_RATE_LIM_EN_SHIFT                      4\n#define MME1_RTR_SPLIT_CFG_WR_RATE_LIM_EN_MASK                       0x10\n#define MME1_RTR_SPLIT_CFG_RD_RATE_LIM_EN_SHIFT                      5\n#define MME1_RTR_SPLIT_CFG_RD_RATE_LIM_EN_MASK                       0x20\n#define MME1_RTR_SPLIT_CFG_B2B_OPT_SHIFT                             6\n#define MME1_RTR_SPLIT_CFG_B2B_OPT_MASK                              0x1C0\n\n \n#define MME1_RTR_SPLIT_RD_SAT_VAL_SHIFT                              0\n#define MME1_RTR_SPLIT_RD_SAT_VAL_MASK                               0xFFFF\n\n \n#define MME1_RTR_SPLIT_RD_RST_TOKEN_VAL_SHIFT                        0\n#define MME1_RTR_SPLIT_RD_RST_TOKEN_VAL_MASK                         0xFFFF\n\n \n#define MME1_RTR_SPLIT_RD_TIMEOUT_VAL_SHIFT                          0\n#define MME1_RTR_SPLIT_RD_TIMEOUT_VAL_MASK                           0xFFFFFFFF\n\n \n#define MME1_RTR_SPLIT_WR_SAT_VAL_SHIFT                              0\n#define MME1_RTR_SPLIT_WR_SAT_VAL_MASK                               0xFFFF\n\n \n#define MME1_RTR_WPLIT_WR_TST_TOLEN_VAL_SHIFT                        0\n#define MME1_RTR_WPLIT_WR_TST_TOLEN_VAL_MASK                         0xFFFF\n\n \n#define MME1_RTR_SPLIT_WR_TIMEOUT_VAL_SHIFT                          0\n#define MME1_RTR_SPLIT_WR_TIMEOUT_VAL_MASK                           0xFFFFFFFF\n\n \n#define MME1_RTR_HBW_RANGE_HIT_IND_SHIFT                             0\n#define MME1_RTR_HBW_RANGE_HIT_IND_MASK                              0xFF\n\n \n#define MME1_RTR_HBW_RANGE_MASK_L_VAL_SHIFT                          0\n#define MME1_RTR_HBW_RANGE_MASK_L_VAL_MASK                           0xFFFFFFFF\n\n \n#define MME1_RTR_HBW_RANGE_MASK_H_VAL_SHIFT                          0\n#define MME1_RTR_HBW_RANGE_MASK_H_VAL_MASK                           0x3FFFF\n\n \n#define MME1_RTR_HBW_RANGE_BASE_L_VAL_SHIFT                          0\n#define MME1_RTR_HBW_RANGE_BASE_L_VAL_MASK                           0xFFFFFFFF\n\n \n#define MME1_RTR_HBW_RANGE_BASE_H_VAL_SHIFT                          0\n#define MME1_RTR_HBW_RANGE_BASE_H_VAL_MASK                           0x3FFFF\n\n \n#define MME1_RTR_LBW_RANGE_HIT_IND_SHIFT                             0\n#define MME1_RTR_LBW_RANGE_HIT_IND_MASK                              0xFFFF\n\n \n#define MME1_RTR_LBW_RANGE_MASK_VAL_SHIFT                            0\n#define MME1_RTR_LBW_RANGE_MASK_VAL_MASK                             0x3FFFFFF\n\n \n#define MME1_RTR_LBW_RANGE_BASE_VAL_SHIFT                            0\n#define MME1_RTR_LBW_RANGE_BASE_VAL_MASK                             0x3FFFFFF\n\n \n#define MME1_RTR_RGLTR_WR_EN_SHIFT                                   0\n#define MME1_RTR_RGLTR_WR_EN_MASK                                    0x1\n#define MME1_RTR_RGLTR_RD_EN_SHIFT                                   4\n#define MME1_RTR_RGLTR_RD_EN_MASK                                    0x10\n\n \n#define MME1_RTR_RGLTR_WR_RESULT_VAL_SHIFT                           0\n#define MME1_RTR_RGLTR_WR_RESULT_VAL_MASK                            0xFF\n\n \n#define MME1_RTR_RGLTR_RD_RESULT_VAL_SHIFT                           0\n#define MME1_RTR_RGLTR_RD_RESULT_VAL_MASK                            0xFF\n\n \n#define MME1_RTR_SCRAMB_EN_VAL_SHIFT                                 0\n#define MME1_RTR_SCRAMB_EN_VAL_MASK                                  0x1\n\n \n#define MME1_RTR_NON_LIN_SCRAMB_EN_SHIFT                             0\n#define MME1_RTR_NON_LIN_SCRAMB_EN_MASK                              0x1\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}