<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="matmul.cpp:17:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 32 has been inferred" OldID="for.inc.load.7," ID="in1seq" BundleName="gmem" VarName="in1" LoopLoc="matmul.cpp:17:22" LoopName="VITIS_LOOP_17_1" ParentFunc="mult_hw(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_uint&lt;32&gt;*)" Length="32" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="matmul.cpp:24:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 64 has been inferred" OldID="for.inc46.load.7," ID="in2seq" BundleName="gmem" VarName="in2" LoopLoc="matmul.cpp:24:22" LoopName="VITIS_LOOP_24_3" ParentFunc="mult_hw(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_uint&lt;32&gt;*)" Length="64" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="matmul.cpp:42:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 128 has been inferred" OldID="for.inc105.store.8," ID="out_rseq" BundleName="gmem" VarName="out_r" LoopLoc="matmul.cpp:42:22" LoopName="VITIS_LOOP_42_8" ParentFunc="mult_hw(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_uint&lt;32&gt;*)" Length="128" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="matmul.cpp:43:23" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="out_rseq" BundleName="gmem" VarName="out_r" LoopLoc="matmul.cpp:43:23" LoopName="VITIS_LOOP_43_9" ParentFunc="mult_hw(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_uint&lt;32&gt;*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="matmul.cpp:25:23" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="in2seq" BundleName="gmem" VarName="in2" LoopLoc="matmul.cpp:25:23" LoopName="VITIS_LOOP_25_4" ParentFunc="mult_hw(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_uint&lt;32&gt;*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="matmul.cpp:18:23" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="in1seq" BundleName="gmem" VarName="in1" LoopLoc="matmul.cpp:18:23" LoopName="VITIS_LOOP_18_2" ParentFunc="mult_hw(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_uint&lt;32&gt;*)"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="matmul.cpp:42:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 128 and bit width 32 in loop 'VITIS_LOOP_42_8' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="matmul.cpp:42:22" LoopName="VITIS_LOOP_42_8" Length="128" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

