# â© Pulse Synchronizer (CDC)

This project implements a **pulse synchronizer** in Verilog, transferring a short pulse from a source clock domain to a destination clock domain, avoiding metastability issues.

---

## ðŸ“ Files Included

- `pulse_sync.v` â€” Verilog module for pulse synchronizer
- `pulse_sync_tb.v` â€” Testbench for simulation
- `pulse_sync.vcd` â€” VCD file for waveform viewing
- `monitor_log.txt` â€” Simulation output log (text format)
- `RTL_pulse_sync.pdf` â€” RTL schematic generated from Quartus
- `wave_pulse_sync_tb.png` â€” Waveform captured from ModelSim

---

## ðŸ—ºï¸ RTL Diagram

ðŸ“„ [View RTL Diagram (PDF)](RTL_pulse_sync.pdf)

---

## ðŸ“· Simulation Waveform

![Waveform Output](wave_pulse_sync_tb.png)

Waveform captured during simulation, showing **correct synchronization** of the input pulse across different clock domains.

---

## ðŸ”¥ Simulation Example (from `monitor_log.txt`)

```text
@ 10ns: src_pulse=1 -> dst_pulse=1
@ 20ns: src_pulse=0 -> dst_pulse=0
@ 130ns: src_pulse=1 -> dst_pulse=1
@ 140ns: src_pulse=0 -> dst_pulse=0
When a short pulse is generated in the source domain (src_pulse),
it is safely synchronized to the destination domain (dst_pulse).

Output dst_pulse remains active for one clock cycle of dst_clk.

ðŸ”§ Tools Used
ModelSim â€” For simulation and waveform visualization

Quartus Prime â€” RTL design and schematic generation

Verilog HDL â€” Hardware description language

âœ… Result:
All logic was verified successfully in ModelSim simulation!
