.bender
.deps
sw/

.setup_done
target/ihp13/common/nina/scripts/analyze.tcl

target/sim/models
# VSIM generated files
target/sim/vsim/compile.*.tcl
target/sim/vsim/*.log
target/sim/vsim/modelsim.ini
target/sim/vsim/transcript
target/sim/vsim/vsim.wlf
target/sim/vsim/work/

sources.json


.dvt
dvt_build.log
.vscode