#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Feb 14 15:43:24 2021
# Process ID: 20468
# Current directory: D:/xilinx/vivado/final1/final1.runs/design_1_pool_0_0_synth_1
# Command line: vivado.exe -log design_1_pool_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_pool_0_0.tcl
# Log file: D:/xilinx/vivado/final1/final1.runs/design_1_pool_0_0_synth_1/design_1_pool_0_0.vds
# Journal file: D:/xilinx/vivado/final1/final1.runs/design_1_pool_0_0_synth_1\vivado.jou
# Running On: LAPTOP-1OO1BSR3, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17083 MB
#-----------------------------------------------------------
source design_1_pool_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1262.062 ; gain = 24.824
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Lenovo/AppData/Roaming/Xilinx/Vitis/im2col'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Lenovo/AppData/Roaming/Xilinx/Vitis/mat_add'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Lenovo/AppData/Roaming/Xilinx/Vitis/matmul2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Lenovo/AppData/Roaming/Xilinx/Vitis/pool'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Lenovo/AppData/Roaming/Xilinx/Vitis/relu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Lenovo/AppData/Roaming/Xilinx/Vitis/quantization'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2021.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1262.062 ; gain = 0.000
Command: synth_design -top design_1_pool_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30348
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1262.062 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_pool_0_0' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ip/design_1_pool_0_0/synth/design_1_pool_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'pool' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool.v:12]
INFO: [Synth 8-6157] synthesizing module 'pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'pool_ama_addmuladd_6s_6s_6s_17s_17_4_1' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_ama_addmuladd_6s_6s_6s_17s_17_4_1.v:52]
INFO: [Synth 8-6157] synthesizing module 'pool_ama_addmuladd_6s_6s_6s_17s_17_4_1_DSP48_0' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_ama_addmuladd_6s_6s_6s_17s_17_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'pool_ama_addmuladd_6s_6s_6s_17s_17_4_1_DSP48_0' (1#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_ama_addmuladd_6s_6s_6s_17s_17_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'pool_ama_addmuladd_6s_6s_6s_17s_17_4_1' (2#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_ama_addmuladd_6s_6s_6s_17s_17_4_1.v:52]
INFO: [Synth 8-6157] synthesizing module 'pool_flow_control_loop_pipe_sequential_init' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pool_flow_control_loop_pipe_sequential_init' (3#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4' (4#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'pool_control_s_axi' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_control_s_axi.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_control_s_axi.v:261]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_control_s_axi.v:343]
INFO: [Synth 8-6155] done synthesizing module 'pool_control_s_axi' (5#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'pool_gmem_m_axi' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_gmem_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'pool_gmem_m_axi_write' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_gmem_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'pool_gmem_m_axi_fifo' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_gmem_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'pool_gmem_m_axi_fifo' (6#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_gmem_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'pool_gmem_m_axi_reg_slice' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_gmem_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'pool_gmem_m_axi_reg_slice' (7#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_gmem_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'pool_gmem_m_axi_fifo__parameterized0' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_gmem_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'pool_gmem_m_axi_fifo__parameterized0' (7#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_gmem_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'pool_gmem_m_axi_buffer' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_gmem_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_gmem_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'pool_gmem_m_axi_buffer' (8#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_gmem_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'pool_gmem_m_axi_fifo__parameterized1' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_gmem_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'pool_gmem_m_axi_fifo__parameterized1' (8#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_gmem_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'pool_gmem_m_axi_fifo__parameterized2' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_gmem_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'pool_gmem_m_axi_fifo__parameterized2' (8#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_gmem_m_axi.v:435]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_gmem_m_axi.v:2111]
INFO: [Synth 8-6155] done synthesizing module 'pool_gmem_m_axi_write' (9#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_gmem_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'pool_gmem_m_axi_read' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_gmem_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'pool_gmem_m_axi_buffer__parameterized0' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_gmem_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_gmem_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'pool_gmem_m_axi_buffer__parameterized0' (9#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_gmem_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'pool_gmem_m_axi_reg_slice__parameterized0' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_gmem_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'pool_gmem_m_axi_reg_slice__parameterized0' (9#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_gmem_m_axi.v:318]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_gmem_m_axi.v:1237]
INFO: [Synth 8-6155] done synthesizing module 'pool_gmem_m_axi_read' (10#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_gmem_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'pool_gmem_m_axi_throttle' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_gmem_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'pool_gmem_m_axi_throttle' (11#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_gmem_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'pool_gmem_m_axi' (12#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_gmem_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'pool_sdiv_7s_8s_6_11_seq_1' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_sdiv_7s_8s_6_11_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'pool_sdiv_7s_8s_6_11_seq_1_divseq' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_sdiv_7s_8s_6_11_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pool_sdiv_7s_8s_6_11_seq_1_divseq' (13#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_sdiv_7s_8s_6_11_seq_1.v:8]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_sdiv_7s_8s_6_11_seq_1.v:172]
INFO: [Synth 8-6155] done synthesizing module 'pool_sdiv_7s_8s_6_11_seq_1' (14#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_sdiv_7s_8s_6_11_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'pool_mul_6s_6s_12_1_1' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_mul_6s_6s_12_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pool_mul_6s_6s_12_1_1' (15#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_mul_6s_6s_12_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'pool_mul_8s_8s_16_1_1' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_mul_8s_8s_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pool_mul_8s_8s_16_1_1' (16#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_mul_8s_8s_16_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'pool_mul_8ns_8ns_16_1_1' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_mul_8ns_8ns_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pool_mul_8ns_8ns_16_1_1' (17#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_mul_8ns_8ns_16_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'pool_mul_5ns_6s_11_1_1' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_mul_5ns_6s_11_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pool_mul_5ns_6s_11_1_1' (18#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_mul_5ns_6s_11_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'pool_sdiv_19ns_16s_18_23_seq_1' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_sdiv_19ns_16s_18_23_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'pool_sdiv_19ns_16s_18_23_seq_1_divseq' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_sdiv_19ns_16s_18_23_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pool_sdiv_19ns_16s_18_23_seq_1_divseq' (19#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_sdiv_19ns_16s_18_23_seq_1.v:8]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_sdiv_19ns_16s_18_23_seq_1.v:172]
INFO: [Synth 8-6155] done synthesizing module 'pool_sdiv_19ns_16s_18_23_seq_1' (20#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_sdiv_19ns_16s_18_23_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'pool_mul_mul_11s_6s_16_4_1' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_mul_mul_11s_6s_16_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'pool_mul_mul_11s_6s_16_4_1_DSP48_1' [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_mul_mul_11s_6s_16_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'pool_mul_mul_11s_6s_16_4_1_DSP48_1' (21#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_mul_mul_11s_6s_16_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'pool_mul_mul_11s_6s_16_4_1' (22#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_mul_mul_11s_6s_16_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'pool' (23#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_pool_0_0' (24#1) [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ip/design_1_pool_0_0/synth/design_1_pool_0_0.v:59]
WARNING: [Synth 8-7129] Port rst in module pool_mul_mul_11s_6s_16_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module pool_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module pool_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[3] in module pool_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[2] in module pool_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[1] in module pool_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[0] in module pool_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[2] in module pool_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[1] in module pool_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[0] in module pool_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARUSER[0] in module pool_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module pool_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module pool_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[3] in module pool_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[2] in module pool_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[1] in module pool_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[0] in module pool_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[2] in module pool_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[1] in module pool_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[0] in module pool_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWUSER[0] in module pool_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_WUSER[0] in module pool_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWID[0] in module pool_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[2] in module pool_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[1] in module pool_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[0] in module pool_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[1] in module pool_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[0] in module pool_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[1] in module pool_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[0] in module pool_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WID[0] in module pool_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WLAST in module pool_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARID[0] in module pool_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[2] in module pool_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[1] in module pool_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[0] in module pool_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[1] in module pool_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[0] in module pool_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[1] in module pool_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[0] in module pool_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module pool_ama_addmuladd_6s_6s_6s_17s_17_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_AWREADY in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_WREADY in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[31] in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[30] in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[29] in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[28] in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[27] in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[26] in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[25] in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[24] in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[23] in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[22] in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[21] in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[20] in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[19] in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[18] in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RLAST in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RID[0] in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[8] in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[7] in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[6] in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[5] in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[4] in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[3] in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[2] in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[1] in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[0] in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RUSER[0] in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[1] in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[0] in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BVALID in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[1] in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[0] in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BID[0] in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BUSER[0] in module pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1262.062 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1262.062 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1262.062 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 1262.062 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ip/design_1_pool_0_0/constraints/pool_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ip/design_1_pool_0_0/constraints/pool_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/xilinx/vivado/final1/final1.runs/design_1_pool_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/xilinx/vivado/final1/final1.runs/design_1_pool_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1299.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1308.621 ; gain = 8.656
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:01:30 . Memory (MB): peak = 1308.621 ; gain = 46.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:01:31 . Memory (MB): peak = 1308.621 ; gain = 46.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/xilinx/vivado/final1/final1.runs/design_1_pool_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:01:31 . Memory (MB): peak = 1308.621 ; gain = 46.559
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'pool_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'pool_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pool_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pool_gmem_m_axi_reg_slice__parameterized0'
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '7' to '6' bits. [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_sdiv_7s_8s_6_11_seq_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '19' to '18' bits. [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_sdiv_19ns_16s_18_23_seq_1.v:43]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'pool_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'pool_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pool_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pool_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:01:35 . Memory (MB): peak = 1308.621 ; gain = 46.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 6     
	   2 Input   52 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 2     
	   3 Input   20 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 2     
	   3 Input   11 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 7     
	   3 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 7     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 9     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               96 Bit    Registers := 6     
	               64 Bit    Registers := 15    
	               63 Bit    Registers := 1     
	               52 Bit    Registers := 2     
	               49 Bit    Registers := 1     
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 9     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 3     
	               18 Bit    Registers := 8     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 5     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 17    
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 35    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 112   
+---RAMs : 
	               9K Bit	(256 X 36 bit)          RAMs := 1     
	               8K Bit	(256 X 35 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 10    
	   2 Input   52 Bit        Muxes := 2     
	   2 Input   49 Bit        Muxes := 2     
	  50 Input   49 Bit        Muxes := 1     
	   2 Input   45 Bit        Muxes := 1     
	   2 Input   43 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 4     
	   2 Input   18 Bit        Muxes := 7     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 12    
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 11    
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 51    
	   3 Input    2 Bit        Muxes := 21    
	   4 Input    2 Bit        Muxes := 4     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 71    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_6s_6s_6s_17s_17_4_1_U1/pool_ama_addmuladd_6s_6s_6s_17s_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_ama_addmuladd_6s_6s_6s_17s_17_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_6s_6s_6s_17s_17_4_1_U1/pool_ama_addmuladd_6s_6s_6s_17s_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_ama_addmuladd_6s_6s_6s_17s_17_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_6s_6s_6s_17s_17_4_1_U1/pool_ama_addmuladd_6s_6s_6s_17s_17_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool_ama_addmuladd_6s_6s_6s_17s_17_4_1.v:36]
DSP Report: Generating DSP ama_addmuladd_6s_6s_6s_17s_17_4_1_U1/pool_ama_addmuladd_6s_6s_6s_17s_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A)*B2)')'.
DSP Report: register ama_addmuladd_6s_6s_6s_17s_17_4_1_U1/pool_ama_addmuladd_6s_6s_6s_17s_17_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_6s_6s_6s_17s_17_4_1_U1/pool_ama_addmuladd_6s_6s_6s_17s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_6s_6s_6s_17s_17_4_1_U1/pool_ama_addmuladd_6s_6s_6s_17s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_6s_6s_6s_17s_17_4_1_U1/pool_ama_addmuladd_6s_6s_6s_17s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_6s_6s_6s_17s_17_4_1_U1/pool_ama_addmuladd_6s_6s_6s_17s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_6s_6s_6s_17s_17_4_1_U1/pool_ama_addmuladd_6s_6s_6s_17s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_6s_6s_6s_17s_17_4_1_U1/pool_ama_addmuladd_6s_6s_6s_17s_17_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_6s_6s_6s_17s_17_4_1_U1/pool_ama_addmuladd_6s_6s_6s_17s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_6s_6s_6s_17s_17_4_1_U1/pool_ama_addmuladd_6s_6s_6s_17s_17_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_6s_6s_6s_17s_17_4_1_U1/pool_ama_addmuladd_6s_6s_6s_17s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_6s_6s_6s_17s_17_4_1_U1/pool_ama_addmuladd_6s_6s_6s_17s_17_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_6s_6s_6s_17s_17_4_1_U1/pool_ama_addmuladd_6s_6s_6s_17s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_6s_6s_6s_17s_17_4_1_U1/pool_ama_addmuladd_6s_6s_6s_17s_17_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_6s_6s_6s_17s_17_4_1_U1/pool_ama_addmuladd_6s_6s_6s_17s_17_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln1558_2_reg_772_reg' and it is trimmed from '18' to '16' bits. [d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ipshared/b9ab/hdl/verilog/pool.v:938]
DSP Report: Generating DSP mul_mul_11s_6s_16_4_1_U21/pool_mul_mul_11s_6s_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register num_h_cast_reg_763_reg is absorbed into DSP mul_mul_11s_6s_16_4_1_U21/pool_mul_mul_11s_6s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_11s_6s_16_4_1_U21/pool_mul_mul_11s_6s_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_11s_6s_16_4_1_U21/pool_mul_mul_11s_6s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_11s_6s_16_4_1_U21/pool_mul_mul_11s_6s_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_11s_6s_16_4_1_U21/pool_mul_mul_11s_6s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_11s_6s_16_4_1_U21/pool_mul_mul_11s_6s_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_11s_6s_16_4_1_U21/pool_mul_mul_11s_6s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_11s_6s_16_4_1_U21/pool_mul_mul_11s_6s_16_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_11s_6s_16_4_1_U21/pool_mul_mul_11s_6s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_11s_6s_16_4_1_U21/pool_mul_mul_11s_6s_16_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_11s_6s_16_4_1_U21/pool_mul_mul_11s_6s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP bound_reg_777_reg, operation Mode is: (A2*B2)'.
DSP Report: register bound_reg_777_reg is absorbed into DSP bound_reg_777_reg.
DSP Report: register bound_reg_777_reg is absorbed into DSP bound_reg_777_reg.
DSP Report: register bound_reg_777_reg is absorbed into DSP bound_reg_777_reg.
DSP Report: operator mul_8ns_8ns_16_1_1_U18/dout is absorbed into DSP bound_reg_777_reg.
DSP Report: Generating DSP mul_mul_11s_6s_16_4_1_U22/pool_mul_mul_11s_6s_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register sext_ln28_1_reg_754_reg is absorbed into DSP mul_mul_11s_6s_16_4_1_U22/pool_mul_mul_11s_6s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_11s_6s_16_4_1_U22/pool_mul_mul_11s_6s_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_11s_6s_16_4_1_U22/pool_mul_mul_11s_6s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_11s_6s_16_4_1_U22/pool_mul_mul_11s_6s_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_11s_6s_16_4_1_U22/pool_mul_mul_11s_6s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_11s_6s_16_4_1_U22/pool_mul_mul_11s_6s_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_11s_6s_16_4_1_U22/pool_mul_mul_11s_6s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_11s_6s_16_4_1_U22/pool_mul_mul_11s_6s_16_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_11s_6s_16_4_1_U22/pool_mul_mul_11s_6s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_11s_6s_16_4_1_U22/pool_mul_mul_11s_6s_16_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_11s_6s_16_4_1_U22/pool_mul_mul_11s_6s_16_4_1_DSP48_1_U/p_reg_reg.
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module pool_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module pool_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[3] in module pool_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[2] in module pool_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[1] in module pool_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[0] in module pool_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[2] in module pool_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[1] in module pool_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[0] in module pool_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARUSER[0] in module pool_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module pool_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module pool_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[3] in module pool_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[2] in module pool_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[1] in module pool_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[0] in module pool_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[2] in module pool_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[1] in module pool_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[0] in module pool_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWUSER[0] in module pool_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_WUSER[0] in module pool_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWID[0] in module pool_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[2] in module pool_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[1] in module pool_gmem_m_axi is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module pool_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module pool_control_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:57 . Memory (MB): peak = 1308.621 ; gain = 46.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/gmem_m_axi_U | bus_write/buff_wdata/mem_reg | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/gmem_m_axi_U | bus_read/buff_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                    | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pool_ama_addmuladd_6s_6s_6s_17s_17_4_1_DSP48_0 | (C+((D+A)*B2)')' | 6      | 7      | 17     | 6      | 17     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
|pool                                           | (A2*B'')'        | 11     | 6      | -      | -      | 17     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|pool                                           | (A2*B2)'         | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|pool                                           | (A2*B'')'        | 11     | 6      | -      | -      | 17     | 1    | 2    | -    | -    | -     | 1    | 1    | 
+-----------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:02:13 . Memory (MB): peak = 1308.621 ; gain = 46.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:02:15 . Memory (MB): peak = 1308.621 ; gain = 46.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/gmem_m_axi_U | bus_write/buff_wdata/mem_reg | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/gmem_m_axi_U | bus_read/buff_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:02:18 . Memory (MB): peak = 1313.492 ; gain = 51.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:02:25 . Memory (MB): peak = 1327.402 ; gain = 65.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:02:25 . Memory (MB): peak = 1327.402 ; gain = 65.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:02:25 . Memory (MB): peak = 1327.402 ; gain = 65.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:02:25 . Memory (MB): peak = 1327.402 ; gain = 65.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:02:26 . Memory (MB): peak = 1327.402 ; gain = 65.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:02:26 . Memory (MB): peak = 1327.402 ; gain = 65.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|pool        | grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264/select_ln1072_reg_604_pp0_iter3_reg_reg[5] | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|pool        | grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264/ap_loop_exit_ready_pp0_iter12_reg_reg      | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pool        | sdiv_19ns_16s_18_23_seq_1_U20/pool_sdiv_19ns_16s_18_23_seq_1_divseq_u/r_stage_reg[19]               | 19     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|pool        | sdiv_7s_8s_6_11_seq_1_U14/pool_sdiv_7s_8s_6_11_seq_1_divseq_u/r_stage_reg[7]                        | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   252|
|2     |DSP48E1  |     4|
|5     |LUT1     |    69|
|6     |LUT2     |   479|
|7     |LUT3     |   729|
|8     |LUT4     |   423|
|9     |LUT5     |   208|
|10    |LUT6     |   356|
|11    |RAMB18E1 |     2|
|12    |SRL16E   |   171|
|13    |SRLC32E  |     1|
|14    |FDRE     |  2832|
|15    |FDSE     |     5|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:02:26 . Memory (MB): peak = 1327.402 ; gain = 65.340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 83 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:02:08 . Memory (MB): peak = 1327.402 ; gain = 18.781
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:02:26 . Memory (MB): peak = 1327.402 ; gain = 65.340
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1339.434 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 258 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1346.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ac45a327
INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 119 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:02:56 . Memory (MB): peak = 1346.066 ; gain = 84.004
INFO: [Common 17-1381] The checkpoint 'D:/xilinx/vivado/final1/final1.runs/design_1_pool_0_0_synth_1/design_1_pool_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_pool_0_0, cache-ID = 3c108b7403e7ce73
INFO: [Coretcl 2-1174] Renamed 34 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/xilinx/vivado/final1/final1.runs/design_1_pool_0_0_synth_1/design_1_pool_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_pool_0_0_utilization_synth.rpt -pb design_1_pool_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 14 15:47:16 2021...
