INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 07:02:11 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 load4/data_tehb/dataReg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.260ns period=6.520ns})
  Destination:            mulf1/operator/SignificandMultiplication/bh7_w8_0_c1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.260ns period=6.520ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.520ns  (clk rise@6.520ns - clk rise@0.000ns)
  Data Path Delay:        6.362ns  (logic 2.927ns (46.008%)  route 3.435ns (53.992%))
  Logic Levels:           6  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.003 - 6.520 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3235, unset)         0.508     0.508    load4/data_tehb/clk
    SLICE_X92Y67         FDRE                                         r  load4/data_tehb/dataReg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y67         FDRE (Prop_fdre_C_Q)         0.254     0.762 f  load4/data_tehb/dataReg_reg[24]/Q
                         net (fo=2, routed)           0.584     1.346    mem_controller5/read_arbiter/data/expSum_c1_reg[7][24]
    SLICE_X91Y64         LUT5 (Prop_lut5_I3_O)        0.043     1.389 f  mem_controller5/read_arbiter/data/data_tehb/minusOp_carry_i_3__0/O
                         net (fo=3, routed)           0.424     1.812    mem_controller5/read_arbiter/data/A_loadData[30][1]
    SLICE_X90Y65         LUT4 (Prop_lut4_I0_O)        0.049     1.861 f  mem_controller5/read_arbiter/data/g0_b2__23_i_12/O
                         net (fo=1, routed)           0.434     2.296    mem_controller5/read_arbiter/data/g0_b2__23_i_12_n_0
    SLICE_X90Y65         LUT5 (Prop_lut5_I4_O)        0.127     2.423 r  mem_controller5/read_arbiter/data/g0_b2__23_i_11/O
                         net (fo=2, routed)           0.455     2.878    mem_controller5/read_arbiter/data/mulf1/ieee2nfloat_0/eqOp1_in
    SLICE_X83Y63         LUT6 (Prop_lut6_I0_O)        0.043     2.921 r  mem_controller5/read_arbiter/data/g0_b2__23_i_7/O
                         net (fo=23, routed)          0.525     3.446    mem_controller5/read_arbiter/data/mulf1/ieee2nfloat_0/sfracX1__0
    SLICE_X81Y53         LUT3 (Prop_lut3_I1_O)        0.048     3.494 r  mem_controller5/read_arbiter/data/Mfull_c0_i_13__0/O
                         net (fo=1, routed)           0.558     4.052    mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_1[4]
    DSP48_X5Y22          DSP48E1 (Prop_dsp48e1_B[4]_P[8])
                                                      2.363     6.415 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0/P[8]
                         net (fo=1, routed)           0.454     6.870    mulf1/operator/SignificandMultiplication/bh7_w8_0_c0
    SLICE_X92Y57         FDRE                                         r  mulf1/operator/SignificandMultiplication/bh7_w8_0_c1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.520     6.520 r  
                                                      0.000     6.520 r  clk (IN)
                         net (fo=3235, unset)         0.483     7.003    mulf1/operator/SignificandMultiplication/clk
    SLICE_X92Y57         FDRE                                         r  mulf1/operator/SignificandMultiplication/bh7_w8_0_c1_reg/C
                         clock pessimism              0.000     7.003    
                         clock uncertainty           -0.035     6.967    
    SLICE_X92Y57         FDRE (Setup_fdre_C_D)        0.009     6.976    mulf1/operator/SignificandMultiplication/bh7_w8_0_c1_reg
  -------------------------------------------------------------------
                         required time                          6.976    
                         arrival time                          -6.870    
  -------------------------------------------------------------------
                         slack                                  0.106    




