Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Aug  6 07:01:58 2025
| Host         : LAPTOP-DSFFK1DP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file Top_module_timing_summary_routed.rpt -pb Top_module_timing_summary_routed.pb -rpx Top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_module
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   44          inf        0.000                      0                   44           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment_display_inst/assign_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.052ns  (logic 4.519ns (64.088%)  route 2.532ns (35.912%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  segment_display_inst/assign_digit_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  segment_display_inst/assign_digit_reg[1]/Q
                         net (fo=5, routed)           0.855     1.333    segment_display_inst/assign_digit_reg_n_0_[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.327     1.660 r  segment_display_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.678     3.337    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.714     7.052 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.052    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_display_inst/assign_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.943ns  (logic 4.512ns (64.987%)  route 2.431ns (35.013%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  segment_display_inst/assign_digit_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  segment_display_inst/assign_digit_reg[1]/Q
                         net (fo=5, routed)           0.715     1.193    segment_display_inst/assign_digit_reg_n_0_[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.327     1.520 r  segment_display_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.716     3.236    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707     6.943 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.943    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_display_inst/assign_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.830ns  (logic 4.302ns (62.986%)  route 2.528ns (37.014%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  segment_display_inst/assign_digit_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  segment_display_inst/assign_digit_reg[1]/Q
                         net (fo=5, routed)           0.855     1.333    segment_display_inst/assign_digit_reg_n_0_[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.301     1.634 r  segment_display_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.673     3.307    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.830 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.830    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_display_inst/assign_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.666ns  (logic 4.278ns (64.177%)  route 2.388ns (35.823%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  segment_display_inst/assign_digit_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  segment_display_inst/assign_digit_reg[1]/Q
                         net (fo=5, routed)           0.715     1.193    segment_display_inst/assign_digit_reg_n_0_[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.301     1.494 r  segment_display_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.673     3.167    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.666 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.666    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_display_inst/digit_counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment_display_inst/digit_counter_reg[16]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.249ns  (logic 0.828ns (19.489%)  route 3.421ns (80.511%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  segment_display_inst/digit_counter_reg[10]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segment_display_inst/digit_counter_reg[10]/Q
                         net (fo=2, routed)           0.854     1.310    segment_display_inst/digit_counter_reg[10]
    SLICE_X64Y26         LUT6 (Prop_lut6_I1_O)        0.124     1.434 r  segment_display_inst/assign_digit[1]_i_4/O
                         net (fo=1, routed)           0.875     2.309    segment_display_inst/assign_digit[1]_i_4_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I1_O)        0.124     2.433 r  segment_display_inst/assign_digit[1]_i_2/O
                         net (fo=3, routed)           0.466     2.899    segment_display_inst/assign_digit[1]_i_2_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.124     3.023 r  segment_display_inst/digit_counter[0]_i_1/O
                         net (fo=19, routed)          1.226     4.249    segment_display_inst/digit_counter
    SLICE_X65Y28         FDRE                                         r  segment_display_inst/digit_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_display_inst/digit_counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment_display_inst/digit_counter_reg[17]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.249ns  (logic 0.828ns (19.489%)  route 3.421ns (80.511%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  segment_display_inst/digit_counter_reg[10]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segment_display_inst/digit_counter_reg[10]/Q
                         net (fo=2, routed)           0.854     1.310    segment_display_inst/digit_counter_reg[10]
    SLICE_X64Y26         LUT6 (Prop_lut6_I1_O)        0.124     1.434 r  segment_display_inst/assign_digit[1]_i_4/O
                         net (fo=1, routed)           0.875     2.309    segment_display_inst/assign_digit[1]_i_4_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I1_O)        0.124     2.433 r  segment_display_inst/assign_digit[1]_i_2/O
                         net (fo=3, routed)           0.466     2.899    segment_display_inst/assign_digit[1]_i_2_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.124     3.023 r  segment_display_inst/digit_counter[0]_i_1/O
                         net (fo=19, routed)          1.226     4.249    segment_display_inst/digit_counter
    SLICE_X65Y28         FDRE                                         r  segment_display_inst/digit_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_display_inst/digit_counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment_display_inst/digit_counter_reg[18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.249ns  (logic 0.828ns (19.489%)  route 3.421ns (80.511%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  segment_display_inst/digit_counter_reg[10]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segment_display_inst/digit_counter_reg[10]/Q
                         net (fo=2, routed)           0.854     1.310    segment_display_inst/digit_counter_reg[10]
    SLICE_X64Y26         LUT6 (Prop_lut6_I1_O)        0.124     1.434 r  segment_display_inst/assign_digit[1]_i_4/O
                         net (fo=1, routed)           0.875     2.309    segment_display_inst/assign_digit[1]_i_4_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I1_O)        0.124     2.433 r  segment_display_inst/assign_digit[1]_i_2/O
                         net (fo=3, routed)           0.466     2.899    segment_display_inst/assign_digit[1]_i_2_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.124     3.023 r  segment_display_inst/digit_counter[0]_i_1/O
                         net (fo=19, routed)          1.226     4.249    segment_display_inst/digit_counter
    SLICE_X65Y28         FDRE                                         r  segment_display_inst/digit_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_display_inst/digit_counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment_display_inst/digit_counter_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.246ns  (logic 0.828ns (19.499%)  route 3.418ns (80.501%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  segment_display_inst/digit_counter_reg[10]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segment_display_inst/digit_counter_reg[10]/Q
                         net (fo=2, routed)           0.854     1.310    segment_display_inst/digit_counter_reg[10]
    SLICE_X64Y26         LUT6 (Prop_lut6_I1_O)        0.124     1.434 r  segment_display_inst/assign_digit[1]_i_4/O
                         net (fo=1, routed)           0.875     2.309    segment_display_inst/assign_digit[1]_i_4_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I1_O)        0.124     2.433 r  segment_display_inst/assign_digit[1]_i_2/O
                         net (fo=3, routed)           0.466     2.899    segment_display_inst/assign_digit[1]_i_2_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.124     3.023 r  segment_display_inst/digit_counter[0]_i_1/O
                         net (fo=19, routed)          1.223     4.246    segment_display_inst/digit_counter
    SLICE_X65Y27         FDRE                                         r  segment_display_inst/digit_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_display_inst/digit_counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment_display_inst/digit_counter_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.246ns  (logic 0.828ns (19.499%)  route 3.418ns (80.501%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  segment_display_inst/digit_counter_reg[10]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segment_display_inst/digit_counter_reg[10]/Q
                         net (fo=2, routed)           0.854     1.310    segment_display_inst/digit_counter_reg[10]
    SLICE_X64Y26         LUT6 (Prop_lut6_I1_O)        0.124     1.434 r  segment_display_inst/assign_digit[1]_i_4/O
                         net (fo=1, routed)           0.875     2.309    segment_display_inst/assign_digit[1]_i_4_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I1_O)        0.124     2.433 r  segment_display_inst/assign_digit[1]_i_2/O
                         net (fo=3, routed)           0.466     2.899    segment_display_inst/assign_digit[1]_i_2_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.124     3.023 r  segment_display_inst/digit_counter[0]_i_1/O
                         net (fo=19, routed)          1.223     4.246    segment_display_inst/digit_counter
    SLICE_X65Y27         FDRE                                         r  segment_display_inst/digit_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_display_inst/digit_counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment_display_inst/digit_counter_reg[14]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.246ns  (logic 0.828ns (19.499%)  route 3.418ns (80.501%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  segment_display_inst/digit_counter_reg[10]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segment_display_inst/digit_counter_reg[10]/Q
                         net (fo=2, routed)           0.854     1.310    segment_display_inst/digit_counter_reg[10]
    SLICE_X64Y26         LUT6 (Prop_lut6_I1_O)        0.124     1.434 r  segment_display_inst/assign_digit[1]_i_4/O
                         net (fo=1, routed)           0.875     2.309    segment_display_inst/assign_digit[1]_i_4_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I1_O)        0.124     2.433 r  segment_display_inst/assign_digit[1]_i_2/O
                         net (fo=3, routed)           0.466     2.899    segment_display_inst/assign_digit[1]_i_2_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.124     3.023 r  segment_display_inst/digit_counter[0]_i_1/O
                         net (fo=19, routed)          1.223     4.246    segment_display_inst/digit_counter
    SLICE_X65Y27         FDRE                                         r  segment_display_inst/digit_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment_display_inst/digit_counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment_display_inst/digit_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  segment_display_inst/digit_counter_reg[11]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segment_display_inst/digit_counter_reg[11]/Q
                         net (fo=2, routed)           0.119     0.260    segment_display_inst/digit_counter_reg[11]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  segment_display_inst/digit_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    segment_display_inst/digit_counter_reg[8]_i_1_n_4
    SLICE_X65Y26         FDRE                                         r  segment_display_inst/digit_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_display_inst/digit_counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment_display_inst/digit_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  segment_display_inst/digit_counter_reg[15]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segment_display_inst/digit_counter_reg[15]/Q
                         net (fo=2, routed)           0.119     0.260    segment_display_inst/digit_counter_reg[15]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  segment_display_inst/digit_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    segment_display_inst/digit_counter_reg[12]_i_1_n_4
    SLICE_X65Y27         FDRE                                         r  segment_display_inst/digit_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_display_inst/digit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment_display_inst/digit_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  segment_display_inst/digit_counter_reg[3]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segment_display_inst/digit_counter_reg[3]/Q
                         net (fo=2, routed)           0.120     0.261    segment_display_inst/digit_counter_reg[3]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  segment_display_inst/digit_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.369    segment_display_inst/digit_counter_reg[0]_i_2_n_4
    SLICE_X65Y24         FDRE                                         r  segment_display_inst/digit_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_display_inst/digit_counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment_display_inst/digit_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  segment_display_inst/digit_counter_reg[7]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segment_display_inst/digit_counter_reg[7]/Q
                         net (fo=2, routed)           0.120     0.261    segment_display_inst/digit_counter_reg[7]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  segment_display_inst/digit_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    segment_display_inst/digit_counter_reg[4]_i_1_n_4
    SLICE_X65Y25         FDRE                                         r  segment_display_inst/digit_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_display_inst/digit_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment_display_inst/digit_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  segment_display_inst/digit_counter_reg[4]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segment_display_inst/digit_counter_reg[4]/Q
                         net (fo=2, routed)           0.116     0.257    segment_display_inst/digit_counter_reg[4]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  segment_display_inst/digit_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    segment_display_inst/digit_counter_reg[4]_i_1_n_7
    SLICE_X65Y25         FDRE                                         r  segment_display_inst/digit_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_display_inst/digit_counter_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment_display_inst/digit_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  segment_display_inst/digit_counter_reg[8]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segment_display_inst/digit_counter_reg[8]/Q
                         net (fo=2, routed)           0.116     0.257    segment_display_inst/digit_counter_reg[8]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  segment_display_inst/digit_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    segment_display_inst/digit_counter_reg[8]_i_1_n_7
    SLICE_X65Y26         FDRE                                         r  segment_display_inst/digit_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_display_inst/digit_counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment_display_inst/digit_counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  segment_display_inst/digit_counter_reg[14]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segment_display_inst/digit_counter_reg[14]/Q
                         net (fo=2, routed)           0.120     0.261    segment_display_inst/digit_counter_reg[14]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  segment_display_inst/digit_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    segment_display_inst/digit_counter_reg[12]_i_1_n_5
    SLICE_X65Y27         FDRE                                         r  segment_display_inst/digit_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_display_inst/digit_counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment_display_inst/digit_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  segment_display_inst/digit_counter_reg[6]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segment_display_inst/digit_counter_reg[6]/Q
                         net (fo=2, routed)           0.120     0.261    segment_display_inst/digit_counter_reg[6]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  segment_display_inst/digit_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    segment_display_inst/digit_counter_reg[4]_i_1_n_5
    SLICE_X65Y25         FDRE                                         r  segment_display_inst/digit_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_display_inst/digit_counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment_display_inst/digit_counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  segment_display_inst/digit_counter_reg[10]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segment_display_inst/digit_counter_reg[10]/Q
                         net (fo=2, routed)           0.121     0.262    segment_display_inst/digit_counter_reg[10]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  segment_display_inst/digit_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    segment_display_inst/digit_counter_reg[8]_i_1_n_5
    SLICE_X65Y26         FDRE                                         r  segment_display_inst/digit_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_display_inst/digit_counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment_display_inst/digit_counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  segment_display_inst/digit_counter_reg[12]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segment_display_inst/digit_counter_reg[12]/Q
                         net (fo=2, routed)           0.117     0.258    segment_display_inst/digit_counter_reg[12]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  segment_display_inst/digit_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    segment_display_inst/digit_counter_reg[12]_i_1_n_7
    SLICE_X65Y27         FDRE                                         r  segment_display_inst/digit_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------





