#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Apr 25 19:41:24 2021
# Process ID: 1188
# Current directory: C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6968 C:\Users\Kaizyn\Documents\MySmallProjects\hdu2021COPractice\02_full_Adder\02_full_Adder.xpr
# Log file: C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/vivado.log
# Journal file: C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/02_full_Adder.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 682.664 ; gain = 100.520
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/FullAdder.v] -no_script -reset -force -quiet
remove_files  C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/FullAdder.v
add_files -norecurse {C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/RegFile.v C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/RF_ALU.v C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/ALU.v C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/Multi_Reg.v}
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/02_full_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FullAdder_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/02_full_Adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FullAdder_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/FullAdder_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/02_full_Adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/02_full_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2a610ad1d19e49e7865e23cc8bf2dbd4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FullAdder_Test_behav xil_defaultlib.FullAdder_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <FullAdder> not found while processing module instance <FA_Test> [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/FullAdder_Test.v:4]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/02_full_Adder.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/02_full_Adder.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/02_full_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FullAdder_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/02_full_Adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FullAdder_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/FullAdder_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/02_full_Adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/02_full_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2a610ad1d19e49e7865e23cc8bf2dbd4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FullAdder_Test_behav xil_defaultlib.FullAdder_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <FullAdder> not found while processing module instance <FA_Test> [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/FullAdder_Test.v:4]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/02_full_Adder.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/02_full_Adder.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs synth_1 -jobs 2
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/Board.v:28]
CRITICAL WARNING: [HDL 9-806] Syntax error near ".". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/RF_ALU.v:57]
[Sun Apr 25 19:48:59 2021] Launched synth_1...
Run output will be captured here: C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/02_full_Adder.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 3
CRITICAL WARNING: [HDL 9-806] Syntax error near ".". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/RF_ALU.v:57]
[Sun Apr 25 19:50:46 2021] Launched synth_1...
Run output will be captured here: C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/02_full_Adder.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 3
CRITICAL WARNING: [HDL 9-806] Syntax error near ".". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/RF_ALU.v:57]
[Sun Apr 25 19:51:33 2021] Launched synth_1...
Run output will be captured here: C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/02_full_Adder.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
[Sun Apr 25 19:52:25 2021] Launched impl_1...
Run output will be captured here: C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/02_full_Adder.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/FullAdder_Test.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/FullAdder_Test.v
remove_files  -fileset sim_1 C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/FullAdder_Test.v
WARNING: [Vivado 12-818] No files matched 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/FullAdder_Test.v'
reset_run synth_1
launch_runs synth_1 -jobs 3
CRITICAL WARNING: [HDL 9-806] Syntax error near ".". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/RF_ALU.v:57]
[Sun Apr 25 19:53:36 2021] Launched synth_1...
Run output will be captured here: C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/02_full_Adder.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
[Sun Apr 25 19:54:24 2021] Launched impl_1...
Run output will be captured here: C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/02_full_Adder.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1690.988 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1690.988 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1690.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1810.172 ; gain = 952.324
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_project
create_project 03 C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03 -part xc7a100tfgg484-2L
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
add_files -norecurse {C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/RegFile.v C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Display.v C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/RF_ALU.v C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/ALU.v C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Board.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Board.xdc
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Test.v
update_compile_order -fileset sim_1
set_property top Test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Reg
ERROR: [VRFC 10-2951] 'M' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:123]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:135]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:137]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:139]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:143]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:145]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:147]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:151]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:153]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:155]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:159]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:161]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:163]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:167]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:169]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:171]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:175]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:177]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:179]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
create_bd_design "design_1"
Wrote  : <C:\Users\Kaizyn\Documents\MySmallProjects\hdu2021COPractice\03\03.srcs\sources_1\bd\design_1\design_1.bd> 
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 3
CRITICAL WARNING: [HDL 9-806] Syntax error near ".". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/RF_ALU.v:57]
[Sun Apr 25 21:04:27 2021] Launched synth_1...
Run output will be captured here: C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 3
[Sun Apr 25 21:05:11 2021] Launched synth_1...
Run output will be captured here: C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 3
CRITICAL WARNING: [HDL 9-806] Syntax error near "non-printable character with the hex value '0xc2'". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/ALU.v:5]
CRITICAL WARNING: [HDL 9-806] Syntax error near "non-printable character with the hex value '0xc2'". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/ALU.v:6]
CRITICAL WARNING: [HDL 9-806] Syntax error near "non-printable character with the hex value '0xc2'". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/ALU.v:7]
CRITICAL WARNING: [HDL 9-806] Syntax error near "non-printable character with the hex value '0xc2'". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/ALU.v:8]
CRITICAL WARNING: [HDL 9-806] Syntax error near "non-printable character with the hex value '0xc2'". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/ALU.v:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "non-printable character with the hex value '0xc2'". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/ALU.v:10]
CRITICAL WARNING: [HDL 9-806] Syntax error near "non-printable character with the hex value '0xc2'". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/ALU.v:16]
CRITICAL WARNING: [HDL 9-806] Syntax error near "non-printable character with the hex value '0xc2'". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/ALU.v:17]
CRITICAL WARNING: [HDL 9-806] Syntax error near "non-printable character with the hex value '0xc2'". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/ALU.v:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near "non-printable character with the hex value '0xc2'". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/ALU.v:21]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/ALU.v:21]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/ALU.v:22]
CRITICAL WARNING: [HDL 9-806] Syntax error near "{". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/ALU.v:23]
CRITICAL WARNING: [HDL 9-806] Syntax error near "{". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/ALU.v:24]
CRITICAL WARNING: [HDL 9-806] Syntax error near "{". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/ALU.v:25]
CRITICAL WARNING: [HDL 9-806] Syntax error near "{". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/ALU.v:26]
CRITICAL WARNING: [HDL 9-806] Syntax error near "{". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/ALU.v:27]
CRITICAL WARNING: [HDL 9-806] Syntax error near "{". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/ALU.v:28]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/ALU.v:29]
CRITICAL WARNING: [HDL 9-806] Syntax error near "non-printable character with the hex value '0xc2'". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/ALU.v:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near "{". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/ALU.v:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near "non-printable character with the hex value '0xc2'". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/ALU.v:33]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/ALU.v:33]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/ALU.v:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/ALU.v:35]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/ALU.v:36]
CRITICAL WARNING: [HDL 9-806] Syntax error near "non-printable character with the hex value '0xc2'". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/ALU.v:38]
[Sun Apr 25 21:07:32 2021] Launched synth_1...
Run output will be captured here: C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 3
CRITICAL WARNING: [HDL 9-806] Syntax error near "input". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/RF_ALU.v:29]
CRITICAL WARNING: [HDL 9-806] Syntax error near "input". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/RF_ALU.v:30]
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/RF_ALU.v:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/RF_ALU.v:32]
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/RF_ALU.v:33]
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/RF_ALU.v:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/RF_ALU.v:35]
[Sun Apr 25 21:17:30 2021] Launched synth_1...
Run output will be captured here: C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 3
CRITICAL WARNING: [HDL 9-806] Syntax error near "input". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/RF_ALU.v:29]
CRITICAL WARNING: [HDL 9-806] Syntax error near "input". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/RF_ALU.v:30]
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/RF_ALU.v:31]
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/RF_ALU.v:32]
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/RF_ALU.v:33]
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/RF_ALU.v:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/RF_ALU.v:35]
[Sun Apr 25 21:19:12 2021] Launched synth_1...
Run output will be captured here: C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 3
[Sun Apr 25 21:21:19 2021] Launched synth_1...
Run output will be captured here: C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 3
[Sun Apr 25 21:26:42 2021] Launched synth_1...
Run output will be captured here: C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
[Sun Apr 25 21:27:48 2021] Launched impl_1...
Run output will be captured here: C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 161 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.250 . Memory (MB): peak = 1826.523 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.251 . Memory (MB): peak = 1826.523 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1826.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Reg
ERROR: [VRFC 10-2951] 'M' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:123]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:135]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:137]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:139]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:143]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:145]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:147]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:151]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:153]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:155]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:159]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:161]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:163]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:167]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:169]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:171]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:175]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:177]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:179]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Reg
ERROR: [VRFC 10-2951] 'M' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:123]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:135]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:137]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:139]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:143]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:145]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:147]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:151]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:153]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:155]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:159]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:161]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:163]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:167]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:169]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:171]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:175]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:177]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:179]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Reg
ERROR: [VRFC 10-2951] 'M' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:123]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:135]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:137]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:139]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:143]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:145]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:147]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:151]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:153]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:155]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:159]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:161]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:163]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:167]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:169]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:171]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:175]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:177]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:179]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b5434958f7e94966bed17bca6253e0c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim/xsim.dir/Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 25 21:33:00 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1860.012 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1872.941 ; gain = 12.930
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b5434958f7e94966bed17bca6253e0c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1885.762 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Reg
ERROR: [VRFC 10-2951] 'M' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:123]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:135]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:137]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:139]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:143]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:145]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:147]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:151]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:153]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:155]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:159]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:161]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:163]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:167]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:169]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:171]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:175]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:177]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:179]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_bd_design {C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Reg
ERROR: [VRFC 10-2951] 'M' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:108]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:120]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:122]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:124]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:128]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:130]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:132]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:136]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:138]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:140]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:144]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:146]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:148]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:152]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:154]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:156]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:160]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:162]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:164]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b5434958f7e94966bed17bca6253e0c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multi_Reg_default
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1889.254 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b5434958f7e94966bed17bca6253e0c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multi_Reg_default
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1889.691 ; gain = 0.438
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b5434958f7e94966bed17bca6253e0c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multi_Reg_default
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1889.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Reg
ERROR: [VRFC 10-2951] 'M' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:108]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:120]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:122]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:124]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:128]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:130]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:132]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:136]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:138]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:140]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:144]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:146]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:148]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:152]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:154]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:156]
ERROR: [VRFC 10-2951] 'R_Addr_A' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:160]
ERROR: [VRFC 10-2951] 'R_Addr_B' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:162]
ERROR: [VRFC 10-2951] 'R_Addr_C' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:164]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Reg
ERROR: [VRFC 10-2951] 'M' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:108]
ERROR: [VRFC 10-2865] module 'Multi_Reg' ignored due to previous errors [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Reg
ERROR: [VRFC 10-2951] 'M' is not a constant [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:108]
ERROR: [VRFC 10-2865] module 'Multi_Reg' ignored due to previous errors [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b5434958f7e94966bed17bca6253e0c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multi_Reg_default
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1889.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Reg
ERROR: [VRFC 10-1280] procedural assignment to a non-register R_Data_A is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:112]
ERROR: [VRFC 10-1280] procedural assignment to a non-register R_Data_B is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:113]
ERROR: [VRFC 10-1280] procedural assignment to a non-register R_Data_C is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:114]
ERROR: [VRFC 10-1280] procedural assignment to a non-register R_Data_A is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:117]
ERROR: [VRFC 10-1280] procedural assignment to a non-register R_Data_B is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:118]
ERROR: [VRFC 10-1280] procedural assignment to a non-register R_Data_C is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:119]
ERROR: [VRFC 10-1280] procedural assignment to a non-register R_Data_A is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:122]
ERROR: [VRFC 10-1280] procedural assignment to a non-register R_Data_A is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:123]
ERROR: [VRFC 10-1280] procedural assignment to a non-register R_Data_B is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:124]
ERROR: [VRFC 10-1280] procedural assignment to a non-register R_Data_B is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:125]
ERROR: [VRFC 10-1280] procedural assignment to a non-register R_Data_C is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:126]
ERROR: [VRFC 10-1280] procedural assignment to a non-register R_Data_C is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:127]
ERROR: [VRFC 10-1280] procedural assignment to a non-register R_Data_A is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:130]
ERROR: [VRFC 10-1280] procedural assignment to a non-register R_Data_A is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:131]
ERROR: [VRFC 10-1280] procedural assignment to a non-register R_Data_B is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:132]
ERROR: [VRFC 10-1280] procedural assignment to a non-register R_Data_B is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:133]
ERROR: [VRFC 10-1280] procedural assignment to a non-register R_Data_C is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:134]
ERROR: [VRFC 10-1280] procedural assignment to a non-register R_Data_C is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:135]
ERROR: [VRFC 10-1280] procedural assignment to a non-register R_Data_A is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:138]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Reg
ERROR: [VRFC 10-1280] procedural assignment to a non-register R_Data_A is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:112]
ERROR: [VRFC 10-1280] procedural assignment to a non-register R_Data_B is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:113]
ERROR: [VRFC 10-1280] procedural assignment to a non-register R_Data_C is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:114]
ERROR: [VRFC 10-1280] procedural assignment to a non-register R_Data_A is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:117]
ERROR: [VRFC 10-1280] procedural assignment to a non-register R_Data_B is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:118]
ERROR: [VRFC 10-1280] procedural assignment to a non-register R_Data_C is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:119]
ERROR: [VRFC 10-2865] module 'Multi_Reg' ignored due to previous errors [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Reg
ERROR: [VRFC 10-1280] procedural assignment to a non-register R_Data_A is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:112]
ERROR: [VRFC 10-1280] procedural assignment to a non-register R_Data_B is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:113]
ERROR: [VRFC 10-1280] procedural assignment to a non-register R_Data_C is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:114]
ERROR: [VRFC 10-2865] module 'Multi_Reg' ignored due to previous errors [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Reg
ERROR: [VRFC 10-1280] procedural assignment to a non-register R_Data_A is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:112]
ERROR: [VRFC 10-1280] procedural assignment to a non-register R_Data_B is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:113]
ERROR: [VRFC 10-1280] procedural assignment to a non-register R_Data_C is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:114]
ERROR: [VRFC 10-2865] module 'Multi_Reg' ignored due to previous errors [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b5434958f7e94966bed17bca6253e0c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multi_Reg_default
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1900.234 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b5434958f7e94966bed17bca6253e0c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multi_Reg_default
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2009.926 ; gain = 0.359
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b5434958f7e94966bed17bca6253e0c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multi_Reg_default
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2010.496 ; gain = 0.258
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b5434958f7e94966bed17bca6253e0c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multi_Reg_default
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2010.656 ; gain = 0.160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b5434958f7e94966bed17bca6253e0c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multi_Reg_default
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2015.512 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b5434958f7e94966bed17bca6253e0c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multi_Reg_default
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2015.512 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b5434958f7e94966bed17bca6253e0c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multi_Reg_default
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2015.824 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b5434958f7e94966bed17bca6253e0c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multi_Reg_default
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2015.824 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b5434958f7e94966bed17bca6253e0c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multi_Reg_default
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2015.824 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b5434958f7e94966bed17bca6253e0c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multi_Reg_default
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2015.824 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b5434958f7e94966bed17bca6253e0c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multi_Reg_default
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2015.824 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
ERROR: [VRFC 10-2989] 'clk' is not declared [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Test.v:34]
ERROR: [VRFC 10-2865] module 'Test' ignored due to previous errors [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Test.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b5434958f7e94966bed17bca6253e0c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multi_Reg_default
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2015.824 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Reg
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b5434958f7e94966bed17bca6253e0c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multi_Reg_default
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2019.793 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 25 22:54:44 2021...
