\doxysection{\+\_\+\+\_\+\+SPI\+\_\+\+Handle\+Type\+Def Struct Reference}
\hypertarget{struct_____s_p_i___handle_type_def}{}\label{struct_____s_p_i___handle_type_def}\index{\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}}


SPI handle Structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+spi.\+h$>$}



Collaboration diagram for \+\_\+\+\_\+\+SPI\+\_\+\+Handle\+Type\+Def\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{struct_____s_p_i___handle_type_def__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct_____s_p_i___handle_type_def_aa5c715deaf693cc2dbfa90f40681ee1d}{Instance}}
\item 
\mbox{\hyperlink{struct_s_p_i___init_type_def}{SPI\+\_\+\+Init\+Type\+Def}} \mbox{\hyperlink{struct_____s_p_i___handle_type_def_a33f0dc84acb181a4702b30c92f007ca6}{Init}}
\item 
const uint8\+\_\+t \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct_____s_p_i___handle_type_def_a56746f60fbacd516e52e344de94f8195}{p\+Tx\+Buff\+Ptr}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_____s_p_i___handle_type_def_a80907b65d6f9541bc0dee444d16bc45b}{Tx\+Xfer\+Size}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_____s_p_i___handle_type_def_a1823437fbed80bdd1510782ced4e5532}{Tx\+Xfer\+Count}}
\item 
uint8\+\_\+t \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct_____s_p_i___handle_type_def_a7cee540cb21048ac48ba17355440e668}{p\+Rx\+Buff\+Ptr}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_____s_p_i___handle_type_def_ac12f5f1f6295b3c3327d5feabf5a96fb}{Rx\+Xfer\+Size}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_____s_p_i___handle_type_def_ad95a26d6b12b7087bba3d1b769175db2}{Rx\+Xfer\+Count}}
\item 
void(\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct_____s_p_i___handle_type_def_ae69a57c50a44075680eb48ba13e41bf3}{Rx\+ISR}} )(struct \mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\+\_\+\+\_\+\+SPI\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hspi)
\item 
void(\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct_____s_p_i___handle_type_def_a445355c8080382b2d33c690e1790585f}{Tx\+ISR}} )(struct \mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\+\_\+\+\_\+\+SPI\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hspi)
\item 
\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct_____s_p_i___handle_type_def_a33e13c28b1a70e6164417abb026d7a22}{hdmatx}}
\item 
\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct_____s_p_i___handle_type_def_abd0aeec20298a55d89a440320e35634f}{hdmarx}}
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} \mbox{\hyperlink{struct_____s_p_i___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___s_p_i___exported___types_ga8891cb64e76198a860172d94c638c9b4}{HAL\+\_\+\+SPI\+\_\+\+State\+Type\+Def}} \mbox{\hyperlink{struct_____s_p_i___handle_type_def_ac77adb7330099a917af1e9021cbb3de1}{State}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_____s_p_i___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{Error\+Code}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
SPI handle Structure definition. 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source_l00104}{104}} of file \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source}{stm32f4xx\+\_\+hal\+\_\+spi.\+h}}.



\label{doc-variable-members}
\Hypertarget{struct_____s_p_i___handle_type_def_doc-variable-members}
\doxysubsection{Field Documentation}
\Hypertarget{struct_____s_p_i___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}\index{\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}!ErrorCode@{ErrorCode}}
\index{ErrorCode@{ErrorCode}!\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{ErrorCode}{ErrorCode}}
{\footnotesize\ttfamily \label{struct_____s_p_i___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Error\+Code}

SPI Error code 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source_l00134}{134}} of file \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source}{stm32f4xx\+\_\+hal\+\_\+spi.\+h}}.

\Hypertarget{struct_____s_p_i___handle_type_def_abd0aeec20298a55d89a440320e35634f}\index{\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}!hdmarx@{hdmarx}}
\index{hdmarx@{hdmarx}!\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{hdmarx}{hdmarx}}
{\footnotesize\ttfamily \label{struct_____s_p_i___handle_type_def_abd0aeec20298a55d89a440320e35634f} 
\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}}\texorpdfstring{$\ast$}{*} hdmarx}

SPI Rx DMA Handle parameters 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source_l00128}{128}} of file \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source}{stm32f4xx\+\_\+hal\+\_\+spi.\+h}}.

\Hypertarget{struct_____s_p_i___handle_type_def_a33e13c28b1a70e6164417abb026d7a22}\index{\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}!hdmatx@{hdmatx}}
\index{hdmatx@{hdmatx}!\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{hdmatx}{hdmatx}}
{\footnotesize\ttfamily \label{struct_____s_p_i___handle_type_def_a33e13c28b1a70e6164417abb026d7a22} 
\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}}\texorpdfstring{$\ast$}{*} hdmatx}

SPI Tx DMA Handle parameters 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source_l00126}{126}} of file \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source}{stm32f4xx\+\_\+hal\+\_\+spi.\+h}}.

\Hypertarget{struct_____s_p_i___handle_type_def_a33f0dc84acb181a4702b30c92f007ca6}\index{\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}!Init@{Init}}
\index{Init@{Init}!\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Init}{Init}}
{\footnotesize\ttfamily \label{struct_____s_p_i___handle_type_def_a33f0dc84acb181a4702b30c92f007ca6} 
\mbox{\hyperlink{struct_s_p_i___init_type_def}{SPI\+\_\+\+Init\+Type\+Def}} Init}

SPI communication parameters 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source_l00108}{108}} of file \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source}{stm32f4xx\+\_\+hal\+\_\+spi.\+h}}.

\Hypertarget{struct_____s_p_i___handle_type_def_aa5c715deaf693cc2dbfa90f40681ee1d}\index{\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}!Instance@{Instance}}
\index{Instance@{Instance}!\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Instance}{Instance}}
{\footnotesize\ttfamily \label{struct_____s_p_i___handle_type_def_aa5c715deaf693cc2dbfa90f40681ee1d} 
\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}}\texorpdfstring{$\ast$}{*} Instance}

SPI registers base address 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source_l00106}{106}} of file \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source}{stm32f4xx\+\_\+hal\+\_\+spi.\+h}}.

\Hypertarget{struct_____s_p_i___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}\index{\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}!Lock@{Lock}}
\index{Lock@{Lock}!\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Lock}{Lock}}
{\footnotesize\ttfamily \label{struct_____s_p_i___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} Lock}

Locking object 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source_l00130}{130}} of file \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source}{stm32f4xx\+\_\+hal\+\_\+spi.\+h}}.

\Hypertarget{struct_____s_p_i___handle_type_def_a7cee540cb21048ac48ba17355440e668}\index{\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}!pRxBuffPtr@{pRxBuffPtr}}
\index{pRxBuffPtr@{pRxBuffPtr}!\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{pRxBuffPtr}{pRxBuffPtr}}
{\footnotesize\ttfamily \label{struct_____s_p_i___handle_type_def_a7cee540cb21048ac48ba17355440e668} 
uint8\+\_\+t\texorpdfstring{$\ast$}{*} p\+Rx\+Buff\+Ptr}

Pointer to SPI Rx transfer Buffer 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source_l00116}{116}} of file \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source}{stm32f4xx\+\_\+hal\+\_\+spi.\+h}}.

\Hypertarget{struct_____s_p_i___handle_type_def_a56746f60fbacd516e52e344de94f8195}\index{\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}!pTxBuffPtr@{pTxBuffPtr}}
\index{pTxBuffPtr@{pTxBuffPtr}!\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{pTxBuffPtr}{pTxBuffPtr}}
{\footnotesize\ttfamily \label{struct_____s_p_i___handle_type_def_a56746f60fbacd516e52e344de94f8195} 
const uint8\+\_\+t\texorpdfstring{$\ast$}{*} p\+Tx\+Buff\+Ptr}

Pointer to SPI Tx transfer Buffer 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source_l00110}{110}} of file \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source}{stm32f4xx\+\_\+hal\+\_\+spi.\+h}}.

\Hypertarget{struct_____s_p_i___handle_type_def_ae69a57c50a44075680eb48ba13e41bf3}\index{\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}!RxISR@{RxISR}}
\index{RxISR@{RxISR}!\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{RxISR}{RxISR}}
{\footnotesize\ttfamily \label{struct_____s_p_i___handle_type_def_ae69a57c50a44075680eb48ba13e41bf3} 
void(\texorpdfstring{$\ast$}{*} Rx\+ISR) (struct \mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\+\_\+\+\_\+\+SPI\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hspi)}

function pointer on Rx ISR 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source_l00122}{122}} of file \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source}{stm32f4xx\+\_\+hal\+\_\+spi.\+h}}.

\Hypertarget{struct_____s_p_i___handle_type_def_ad95a26d6b12b7087bba3d1b769175db2}\index{\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}!RxXferCount@{RxXferCount}}
\index{RxXferCount@{RxXferCount}!\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{RxXferCount}{RxXferCount}}
{\footnotesize\ttfamily \label{struct_____s_p_i___handle_type_def_ad95a26d6b12b7087bba3d1b769175db2} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t Rx\+Xfer\+Count}

SPI Rx Transfer Counter 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source_l00120}{120}} of file \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source}{stm32f4xx\+\_\+hal\+\_\+spi.\+h}}.

\Hypertarget{struct_____s_p_i___handle_type_def_ac12f5f1f6295b3c3327d5feabf5a96fb}\index{\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}!RxXferSize@{RxXferSize}}
\index{RxXferSize@{RxXferSize}!\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{RxXferSize}{RxXferSize}}
{\footnotesize\ttfamily \label{struct_____s_p_i___handle_type_def_ac12f5f1f6295b3c3327d5feabf5a96fb} 
uint16\+\_\+t Rx\+Xfer\+Size}

SPI Rx Transfer size 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source_l00118}{118}} of file \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source}{stm32f4xx\+\_\+hal\+\_\+spi.\+h}}.

\Hypertarget{struct_____s_p_i___handle_type_def_ac77adb7330099a917af1e9021cbb3de1}\index{\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}!State@{State}}
\index{State@{State}!\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{State}{State}}
{\footnotesize\ttfamily \label{struct_____s_p_i___handle_type_def_ac77adb7330099a917af1e9021cbb3de1} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___s_p_i___exported___types_ga8891cb64e76198a860172d94c638c9b4}{HAL\+\_\+\+SPI\+\_\+\+State\+Type\+Def}} State}

SPI communication state 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source_l00132}{132}} of file \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source}{stm32f4xx\+\_\+hal\+\_\+spi.\+h}}.

\Hypertarget{struct_____s_p_i___handle_type_def_a445355c8080382b2d33c690e1790585f}\index{\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}!TxISR@{TxISR}}
\index{TxISR@{TxISR}!\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{TxISR}{TxISR}}
{\footnotesize\ttfamily \label{struct_____s_p_i___handle_type_def_a445355c8080382b2d33c690e1790585f} 
void(\texorpdfstring{$\ast$}{*} Tx\+ISR) (struct \mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\+\_\+\+\_\+\+SPI\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hspi)}

function pointer on Tx ISR 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source_l00124}{124}} of file \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source}{stm32f4xx\+\_\+hal\+\_\+spi.\+h}}.

\Hypertarget{struct_____s_p_i___handle_type_def_a1823437fbed80bdd1510782ced4e5532}\index{\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}!TxXferCount@{TxXferCount}}
\index{TxXferCount@{TxXferCount}!\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{TxXferCount}{TxXferCount}}
{\footnotesize\ttfamily \label{struct_____s_p_i___handle_type_def_a1823437fbed80bdd1510782ced4e5532} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t Tx\+Xfer\+Count}

SPI Tx Transfer Counter 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source_l00114}{114}} of file \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source}{stm32f4xx\+\_\+hal\+\_\+spi.\+h}}.

\Hypertarget{struct_____s_p_i___handle_type_def_a80907b65d6f9541bc0dee444d16bc45b}\index{\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}!TxXferSize@{TxXferSize}}
\index{TxXferSize@{TxXferSize}!\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{TxXferSize}{TxXferSize}}
{\footnotesize\ttfamily \label{struct_____s_p_i___handle_type_def_a80907b65d6f9541bc0dee444d16bc45b} 
uint16\+\_\+t Tx\+Xfer\+Size}

SPI Tx Transfer size 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source_l00112}{112}} of file \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source}{stm32f4xx\+\_\+hal\+\_\+spi.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__spi_8h}{stm32f4xx\+\_\+hal\+\_\+spi.\+h}}\end{DoxyCompactItemize}
