#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "G:\iverilog\lib\ivl\system.vpi";
:vpi_module "G:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "G:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "G:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "G:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "G:\iverilog\lib\ivl\v2009.vpi";
S_00000247e25d2500 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000247e25c4900 .scope module, "accumulator_tb" "accumulator_tb" 3 10;
 .timescale -9 -12;
P_00000247e25b7270 .param/l "ADDR_WIDTH" 1 3 13, +C4<00000000000000000000000000001000>;
v00000247e298c4f0_0 .var "acc_mode", 0 0;
v00000247e298c590_0 .var "addr", 7 0;
v00000247e298cef0_0 .var "clk", 0 0;
v00000247e298b2d0_0 .var/i "err_cnt", 31 0;
v00000247e298ca90_0 .var "in_psum_vec", 511 0;
v00000247e298b730_0 .net "out_acc_vec", 511 0, L_00000247e29da350;  1 drivers
v00000247e298bc30_0 .var "rst_n", 0 0;
v00000247e298beb0_0 .var "wr_en", 0 0;
E_00000247e25b6970 .event negedge, v00000247e25cbec0_0;
S_00000247e25c5290 .scope module, "dut" "accumulator_bank" 3 25, 4 10 0, S_00000247e25c4900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 512 "in_psum_vec";
    .port_info 6 /OUTPUT 512 "out_acc_vec";
P_00000247e25b6ff0 .param/l "ADDR_WIDTH" 0 4 11, +C4<00000000000000000000000000001000>;
v00000247e298b910_0 .net "acc_mode", 0 0, v00000247e298c4f0_0;  1 drivers
v00000247e298bd70_0 .net "addr", 7 0, v00000247e298c590_0;  1 drivers
v00000247e298cd10_0 .net "clk", 0 0, v00000247e298cef0_0;  1 drivers
v00000247e298c310_0 .net "in_psum_vec", 511 0, v00000247e298ca90_0;  1 drivers
v00000247e298d170_0 .net "out_acc_vec", 511 0, L_00000247e29da350;  alias, 1 drivers
v00000247e298c3b0_0 .net "rst_n", 0 0, v00000247e298bc30_0;  1 drivers
v00000247e298c450_0 .net "wr_en", 0 0, v00000247e298beb0_0;  1 drivers
L_00000247e298b7d0 .part v00000247e298ca90_0, 0, 32;
L_00000247e298cb30 .part v00000247e298ca90_0, 32, 32;
L_00000247e298c770 .part v00000247e298ca90_0, 64, 32;
L_00000247e298bff0 .part v00000247e298ca90_0, 96, 32;
L_00000247e29d73c0 .part v00000247e298ca90_0, 128, 32;
L_00000247e29d71e0 .part v00000247e298ca90_0, 160, 32;
L_00000247e29d6880 .part v00000247e298ca90_0, 192, 32;
L_00000247e29d75a0 .part v00000247e298ca90_0, 224, 32;
L_00000247e29d7aa0 .part v00000247e298ca90_0, 256, 32;
L_00000247e29d6ec0 .part v00000247e298ca90_0, 288, 32;
L_00000247e29d6f60 .part v00000247e298ca90_0, 320, 32;
L_00000247e29d78c0 .part v00000247e298ca90_0, 352, 32;
L_00000247e29d7320 .part v00000247e298ca90_0, 384, 32;
L_00000247e29d66a0 .part v00000247e298ca90_0, 416, 32;
L_00000247e29db2f0 .part v00000247e298ca90_0, 448, 32;
L_00000247e29da0d0 .part v00000247e298ca90_0, 480, 32;
LS_00000247e29da350_0_0 .concat8 [ 32 32 32 32], L_00000247e25b8590, L_00000247e25b7720, L_00000247e25b7c60, L_00000247e25b7fe0;
LS_00000247e29da350_0_4 .concat8 [ 32 32 32 32], L_00000247e25b7f00, L_00000247e25b7db0, L_00000247e25b7790, L_00000247e25b8280;
LS_00000247e29da350_0_8 .concat8 [ 32 32 32 32], L_00000247e25b7e20, L_00000247e258fd90, L_00000247e2590730, L_00000247e2590420;
LS_00000247e29da350_0_12 .concat8 [ 32 32 32 32], L_00000247e2590880, L_00000247e29d7f80, L_00000247e29d8840, L_00000247e29d88b0;
L_00000247e29da350 .concat8 [ 128 128 128 128], LS_00000247e29da350_0_0, LS_00000247e29da350_0_4, LS_00000247e29da350_0_8, LS_00000247e29da350_0_12;
S_00000247e25c5420 .scope generate, "COL_BANK[0]" "COL_BANK[0]" 4 30, 4 30 0, S_00000247e25c5290;
 .timescale -9 -12;
P_00000247e25b6d70 .param/l "c" 0 4 30, +C4<00>;
L_00000247e25b8590 .functor BUFZ 32, L_00000247e25b78e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247e25cb380_0 .net *"_ivl_2", 31 0, L_00000247e25b8590;  1 drivers
v00000247e25cb4c0_0 .net "col_in", 31 0, L_00000247e298b7d0;  1 drivers
v00000247e25cbce0_0 .net "col_out", 31 0, L_00000247e25b78e0;  1 drivers
S_00000247e255fc90 .scope module, "u_bank" "single_column_bank" 4 43, 5 11 0, S_00000247e25c5420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 32 "in_psum";
    .port_info 6 /OUTPUT 32 "out_acc";
P_00000247e25492e0 .param/l "BANK_ID" 0 5 12, +C4<00000000000000000000000000000000>;
P_00000247e2549318 .param/l "DEPTH_LOG2" 0 5 13, +C4<00000000000000000000000000001000>;
L_00000247e25b78e0 .functor BUFZ 32, L_00000247e298b870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000247e25b8520 .functor BUFZ 32, L_00000247e25b78e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247e25cc460_0 .net *"_ivl_0", 31 0, L_00000247e298b870;  1 drivers
v00000247e25cb100_0 .net *"_ivl_2", 9 0, L_00000247e298ba50;  1 drivers
L_00000247e298dce8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000247e25cb880_0 .net *"_ivl_5", 1 0, L_00000247e298dce8;  1 drivers
v00000247e25cade0_0 .net "acc_mode", 0 0, v00000247e298c4f0_0;  alias, 1 drivers
v00000247e25cb740_0 .net "addr", 7 0, v00000247e298c590_0;  alias, 1 drivers
v00000247e25cbec0_0 .net "clk", 0 0, v00000247e298cef0_0;  alias, 1 drivers
v00000247e25cc500_0 .var/i "i", 31 0;
v00000247e25cb2e0_0 .net "in_psum", 31 0, L_00000247e298b7d0;  alias, 1 drivers
v00000247e25caca0 .array "mem", 255 0, 31 0;
v00000247e25cbf60_0 .net "old_val", 31 0, L_00000247e25b8520;  1 drivers
v00000247e25cc0a0_0 .net "out_acc", 31 0, L_00000247e25b78e0;  alias, 1 drivers
v00000247e25cc280_0 .net "rst_n", 0 0, v00000247e298bc30_0;  alias, 1 drivers
v00000247e25cb420_0 .net "sum_val", 31 0, L_00000247e298baf0;  1 drivers
v00000247e25ca840_0 .net "wr_en", 0 0, v00000247e298beb0_0;  alias, 1 drivers
v00000247e25ca8e0_0 .net "write_val", 31 0, L_00000247e298bcd0;  1 drivers
E_00000247e25b7030 .event posedge, v00000247e25cbec0_0;
L_00000247e298b870 .array/port v00000247e25caca0, L_00000247e298ba50;
L_00000247e298ba50 .concat [ 8 2 0 0], v00000247e298c590_0, L_00000247e298dce8;
L_00000247e298baf0 .arith/sum 32, L_00000247e25b8520, L_00000247e298b7d0;
L_00000247e298bcd0 .functor MUXZ 32, L_00000247e298b7d0, L_00000247e298baf0, v00000247e298c4f0_0, C4<>;
S_00000247e255fe20 .scope generate, "COL_BANK[1]" "COL_BANK[1]" 4 30, 4 30 0, S_00000247e25c5290;
 .timescale -9 -12;
P_00000247e25b6730 .param/l "c" 0 4 30, +C4<01>;
L_00000247e25b7720 .functor BUFZ 32, L_00000247e25b8440, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247e25cb600_0 .net *"_ivl_2", 31 0, L_00000247e25b7720;  1 drivers
v00000247e25cc140_0 .net "col_in", 31 0, L_00000247e298cb30;  1 drivers
v00000247e25cc3c0_0 .net "col_out", 31 0, L_00000247e25b8440;  1 drivers
S_00000247e2433360 .scope module, "u_bank" "single_column_bank" 4 43, 5 11 0, S_00000247e255fe20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 32 "in_psum";
    .port_info 6 /OUTPUT 32 "out_acc";
P_00000247e25482e0 .param/l "BANK_ID" 0 5 12, +C4<00000000000000000000000000000001>;
P_00000247e2548318 .param/l "DEPTH_LOG2" 0 5 13, +C4<00000000000000000000000000001000>;
L_00000247e25b8440 .functor BUFZ 32, L_00000247e298bb90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000247e25b7950 .functor BUFZ 32, L_00000247e25b8440, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247e25cc5a0_0 .net *"_ivl_0", 31 0, L_00000247e298bb90;  1 drivers
v00000247e25cb7e0_0 .net *"_ivl_2", 9 0, L_00000247e298c630;  1 drivers
L_00000247e298dd30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000247e25cb920_0 .net *"_ivl_5", 1 0, L_00000247e298dd30;  1 drivers
v00000247e25cc000_0 .net "acc_mode", 0 0, v00000247e298c4f0_0;  alias, 1 drivers
v00000247e25cc640_0 .net "addr", 7 0, v00000247e298c590_0;  alias, 1 drivers
v00000247e25cbe20_0 .net "clk", 0 0, v00000247e298cef0_0;  alias, 1 drivers
v00000247e25cad40_0 .var/i "i", 31 0;
v00000247e25caac0_0 .net "in_psum", 31 0, L_00000247e298cb30;  alias, 1 drivers
v00000247e25ca7a0 .array "mem", 255 0, 31 0;
v00000247e25ca980_0 .net "old_val", 31 0, L_00000247e25b7950;  1 drivers
v00000247e25cc320_0 .net "out_acc", 31 0, L_00000247e25b8440;  alias, 1 drivers
v00000247e25cbb00_0 .net "rst_n", 0 0, v00000247e298bc30_0;  alias, 1 drivers
v00000247e25cb560_0 .net "sum_val", 31 0, L_00000247e298c090;  1 drivers
v00000247e25caa20_0 .net "wr_en", 0 0, v00000247e298beb0_0;  alias, 1 drivers
v00000247e25cab60_0 .net "write_val", 31 0, L_00000247e298be10;  1 drivers
L_00000247e298bb90 .array/port v00000247e25ca7a0, L_00000247e298c630;
L_00000247e298c630 .concat [ 8 2 0 0], v00000247e298c590_0, L_00000247e298dd30;
L_00000247e298c090 .arith/sum 32, L_00000247e25b7950, L_00000247e298cb30;
L_00000247e298be10 .functor MUXZ 32, L_00000247e298cb30, L_00000247e298c090, v00000247e298c4f0_0, C4<>;
S_00000247e24334f0 .scope generate, "COL_BANK[2]" "COL_BANK[2]" 4 30, 4 30 0, S_00000247e25c5290;
 .timescale -9 -12;
P_00000247e25b72f0 .param/l "c" 0 4 30, +C4<010>;
L_00000247e25b7c60 .functor BUFZ 32, L_00000247e25b8360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247e25a8030_0 .net *"_ivl_2", 31 0, L_00000247e25b7c60;  1 drivers
v00000247e25a7810_0 .net "col_in", 31 0, L_00000247e298c770;  1 drivers
v00000247e25a6230_0 .net "col_out", 31 0, L_00000247e25b8360;  1 drivers
S_00000247e2433680 .scope module, "u_bank" "single_column_bank" 4 43, 5 11 0, S_00000247e24334f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 32 "in_psum";
    .port_info 6 /OUTPUT 32 "out_acc";
P_00000247e25498e0 .param/l "BANK_ID" 0 5 12, +C4<00000000000000000000000000000010>;
P_00000247e2549918 .param/l "DEPTH_LOG2" 0 5 13, +C4<00000000000000000000000000001000>;
L_00000247e25b8360 .functor BUFZ 32, L_00000247e298c810, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000247e25b7e90 .functor BUFZ 32, L_00000247e25b8360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247e25cac00_0 .net *"_ivl_0", 31 0, L_00000247e298c810;  1 drivers
v00000247e25cb9c0_0 .net *"_ivl_2", 9 0, L_00000247e298ce50;  1 drivers
L_00000247e298dd78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000247e25cafc0_0 .net *"_ivl_5", 1 0, L_00000247e298dd78;  1 drivers
v00000247e25cba60_0 .net "acc_mode", 0 0, v00000247e298c4f0_0;  alias, 1 drivers
v00000247e25cb060_0 .net "addr", 7 0, v00000247e298c590_0;  alias, 1 drivers
v00000247e25cae80_0 .net "clk", 0 0, v00000247e298cef0_0;  alias, 1 drivers
v00000247e25caf20_0 .var/i "i", 31 0;
v00000247e25cb1a0_0 .net "in_psum", 31 0, L_00000247e298c770;  alias, 1 drivers
v00000247e25cb240 .array "mem", 255 0, 31 0;
v00000247e25cbba0_0 .net "old_val", 31 0, L_00000247e25b7e90;  1 drivers
v00000247e25cbc40_0 .net "out_acc", 31 0, L_00000247e25b8360;  alias, 1 drivers
v00000247e25cbd80_0 .net "rst_n", 0 0, v00000247e298bc30_0;  alias, 1 drivers
v00000247e25cb6a0_0 .net "sum_val", 31 0, L_00000247e298c8b0;  1 drivers
v00000247e25a6b90_0 .net "wr_en", 0 0, v00000247e298beb0_0;  alias, 1 drivers
v00000247e25a6910_0 .net "write_val", 31 0, L_00000247e298c950;  1 drivers
L_00000247e298c810 .array/port v00000247e25cb240, L_00000247e298ce50;
L_00000247e298ce50 .concat [ 8 2 0 0], v00000247e298c590_0, L_00000247e298dd78;
L_00000247e298c8b0 .arith/sum 32, L_00000247e25b7e90, L_00000247e298c770;
L_00000247e298c950 .functor MUXZ 32, L_00000247e298c770, L_00000247e298c8b0, v00000247e298c4f0_0, C4<>;
S_00000247e25cd460 .scope generate, "COL_BANK[3]" "COL_BANK[3]" 4 30, 4 30 0, S_00000247e25c5290;
 .timescale -9 -12;
P_00000247e25b7370 .param/l "c" 0 4 30, +C4<011>;
L_00000247e25b7fe0 .functor BUFZ 32, L_00000247e25b7d40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247e259a9c0_0 .net *"_ivl_2", 31 0, L_00000247e25b7fe0;  1 drivers
v00000247e259aa60_0 .net "col_in", 31 0, L_00000247e298bff0;  1 drivers
v00000247e259aba0_0 .net "col_out", 31 0, L_00000247e25b7d40;  1 drivers
S_00000247e25cd5f0 .scope module, "u_bank" "single_column_bank" 4 43, 5 11 0, S_00000247e25cd460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 32 "in_psum";
    .port_info 6 /OUTPUT 32 "out_acc";
P_00000247e2549160 .param/l "BANK_ID" 0 5 12, +C4<00000000000000000000000000000011>;
P_00000247e2549198 .param/l "DEPTH_LOG2" 0 5 13, +C4<00000000000000000000000000001000>;
L_00000247e25b7d40 .functor BUFZ 32, L_00000247e298cc70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000247e25b8050 .functor BUFZ 32, L_00000247e25b7d40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247e25a7950_0 .net *"_ivl_0", 31 0, L_00000247e298cc70;  1 drivers
v00000247e25a6730_0 .net *"_ivl_2", 9 0, L_00000247e29d67e0;  1 drivers
L_00000247e298ddc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000247e25a6a50_0 .net *"_ivl_5", 1 0, L_00000247e298ddc0;  1 drivers
v00000247e25a6cd0_0 .net "acc_mode", 0 0, v00000247e298c4f0_0;  alias, 1 drivers
v00000247e25a6eb0_0 .net "addr", 7 0, v00000247e298c590_0;  alias, 1 drivers
v00000247e25a7770_0 .net "clk", 0 0, v00000247e298cef0_0;  alias, 1 drivers
v00000247e25a7130_0 .var/i "i", 31 0;
v00000247e25a71d0_0 .net "in_psum", 31 0, L_00000247e298bff0;  alias, 1 drivers
v00000247e25a80d0 .array "mem", 255 0, 31 0;
v00000247e259aec0_0 .net "old_val", 31 0, L_00000247e25b8050;  1 drivers
v00000247e259b000_0 .net "out_acc", 31 0, L_00000247e25b7d40;  alias, 1 drivers
v00000247e259a420_0 .net "rst_n", 0 0, v00000247e298bc30_0;  alias, 1 drivers
v00000247e259a560_0 .net "sum_val", 31 0, L_00000247e29d6920;  1 drivers
v00000247e259a740_0 .net "wr_en", 0 0, v00000247e298beb0_0;  alias, 1 drivers
v00000247e259a7e0_0 .net "write_val", 31 0, L_00000247e29d7140;  1 drivers
L_00000247e298cc70 .array/port v00000247e25a80d0, L_00000247e29d67e0;
L_00000247e29d67e0 .concat [ 8 2 0 0], v00000247e298c590_0, L_00000247e298ddc0;
L_00000247e29d6920 .arith/sum 32, L_00000247e25b8050, L_00000247e298bff0;
L_00000247e29d7140 .functor MUXZ 32, L_00000247e298bff0, L_00000247e29d6920, v00000247e298c4f0_0, C4<>;
S_00000247e25cd780 .scope generate, "COL_BANK[4]" "COL_BANK[4]" 4 30, 4 30 0, S_00000247e25c5290;
 .timescale -9 -12;
P_00000247e25b75b0 .param/l "c" 0 4 30, +C4<0100>;
L_00000247e25b7f00 .functor BUFZ 32, L_00000247e25b7b10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247e29761e0_0 .net *"_ivl_2", 31 0, L_00000247e25b7f00;  1 drivers
v00000247e2976820_0 .net "col_in", 31 0, L_00000247e29d73c0;  1 drivers
v00000247e2977f40_0 .net "col_out", 31 0, L_00000247e25b7b10;  1 drivers
S_00000247e260e6e0 .scope module, "u_bank" "single_column_bank" 4 43, 5 11 0, S_00000247e25cd780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 32 "in_psum";
    .port_info 6 /OUTPUT 32 "out_acc";
P_00000247e2548be0 .param/l "BANK_ID" 0 5 12, +C4<00000000000000000000000000000100>;
P_00000247e2548c18 .param/l "DEPTH_LOG2" 0 5 13, +C4<00000000000000000000000000001000>;
L_00000247e25b7b10 .functor BUFZ 32, L_00000247e29d7b40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000247e25b7bf0 .functor BUFZ 32, L_00000247e25b7b10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247e2977e00_0 .net *"_ivl_0", 31 0, L_00000247e29d7b40;  1 drivers
v00000247e29770e0_0 .net *"_ivl_2", 9 0, L_00000247e29d5de0;  1 drivers
L_00000247e298de08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000247e2977220_0 .net *"_ivl_5", 1 0, L_00000247e298de08;  1 drivers
v00000247e2976780_0 .net "acc_mode", 0 0, v00000247e298c4f0_0;  alias, 1 drivers
v00000247e2977180_0 .net "addr", 7 0, v00000247e298c590_0;  alias, 1 drivers
v00000247e2976a00_0 .net "clk", 0 0, v00000247e298cef0_0;  alias, 1 drivers
v00000247e29766e0_0 .var/i "i", 31 0;
v00000247e29775e0_0 .net "in_psum", 31 0, L_00000247e29d73c0;  alias, 1 drivers
v00000247e2976320 .array "mem", 255 0, 31 0;
v00000247e2977ea0_0 .net "old_val", 31 0, L_00000247e25b7bf0;  1 drivers
v00000247e2977d60_0 .net "out_acc", 31 0, L_00000247e25b7b10;  alias, 1 drivers
v00000247e2976960_0 .net "rst_n", 0 0, v00000247e298bc30_0;  alias, 1 drivers
v00000247e2976140_0 .net "sum_val", 31 0, L_00000247e29d5e80;  1 drivers
v00000247e29772c0_0 .net "wr_en", 0 0, v00000247e298beb0_0;  alias, 1 drivers
v00000247e29765a0_0 .net "write_val", 31 0, L_00000247e29d7a00;  1 drivers
L_00000247e29d7b40 .array/port v00000247e2976320, L_00000247e29d5de0;
L_00000247e29d5de0 .concat [ 8 2 0 0], v00000247e298c590_0, L_00000247e298de08;
L_00000247e29d5e80 .arith/sum 32, L_00000247e25b7bf0, L_00000247e29d73c0;
L_00000247e29d7a00 .functor MUXZ 32, L_00000247e29d73c0, L_00000247e29d5e80, v00000247e298c4f0_0, C4<>;
S_00000247e260e870 .scope generate, "COL_BANK[5]" "COL_BANK[5]" 4 30, 4 30 0, S_00000247e25c5290;
 .timescale -9 -12;
P_00000247e25b7470 .param/l "c" 0 4 30, +C4<0101>;
L_00000247e25b7db0 .functor BUFZ 32, L_00000247e25b79c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247e2977680_0 .net *"_ivl_2", 31 0, L_00000247e25b7db0;  1 drivers
v00000247e2977900_0 .net "col_in", 31 0, L_00000247e29d71e0;  1 drivers
v00000247e2976c80_0 .net "col_out", 31 0, L_00000247e25b79c0;  1 drivers
S_00000247e260ea00 .scope module, "u_bank" "single_column_bank" 4 43, 5 11 0, S_00000247e260e870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 32 "in_psum";
    .port_info 6 /OUTPUT 32 "out_acc";
P_00000247e2548360 .param/l "BANK_ID" 0 5 12, +C4<00000000000000000000000000000101>;
P_00000247e2548398 .param/l "DEPTH_LOG2" 0 5 13, +C4<00000000000000000000000000001000>;
L_00000247e25b79c0 .functor BUFZ 32, L_00000247e29d6240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000247e25b81a0 .functor BUFZ 32, L_00000247e25b79c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247e2977fe0_0 .net *"_ivl_0", 31 0, L_00000247e29d6240;  1 drivers
v00000247e2977540_0 .net *"_ivl_2", 9 0, L_00000247e29d61a0;  1 drivers
L_00000247e298de50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000247e2976500_0 .net *"_ivl_5", 1 0, L_00000247e298de50;  1 drivers
v00000247e2976460_0 .net "acc_mode", 0 0, v00000247e298c4f0_0;  alias, 1 drivers
v00000247e2977360_0 .net "addr", 7 0, v00000247e298c590_0;  alias, 1 drivers
v00000247e2976280_0 .net "clk", 0 0, v00000247e298cef0_0;  alias, 1 drivers
v00000247e2977040_0 .var/i "i", 31 0;
v00000247e2976640_0 .net "in_psum", 31 0, L_00000247e29d71e0;  alias, 1 drivers
v00000247e29763c0 .array "mem", 255 0, 31 0;
v00000247e2976b40_0 .net "old_val", 31 0, L_00000247e25b81a0;  1 drivers
v00000247e2976d20_0 .net "out_acc", 31 0, L_00000247e25b79c0;  alias, 1 drivers
v00000247e2977860_0 .net "rst_n", 0 0, v00000247e298bc30_0;  alias, 1 drivers
v00000247e2976aa0_0 .net "sum_val", 31 0, L_00000247e29d6d80;  1 drivers
v00000247e29774a0_0 .net "wr_en", 0 0, v00000247e298beb0_0;  alias, 1 drivers
v00000247e2977400_0 .net "write_val", 31 0, L_00000247e29d6e20;  1 drivers
L_00000247e29d6240 .array/port v00000247e29763c0, L_00000247e29d61a0;
L_00000247e29d61a0 .concat [ 8 2 0 0], v00000247e298c590_0, L_00000247e298de50;
L_00000247e29d6d80 .arith/sum 32, L_00000247e25b81a0, L_00000247e29d71e0;
L_00000247e29d6e20 .functor MUXZ 32, L_00000247e29d71e0, L_00000247e29d6d80, v00000247e298c4f0_0, C4<>;
S_00000247e260eb90 .scope generate, "COL_BANK[6]" "COL_BANK[6]" 4 30, 4 30 0, S_00000247e25c5290;
 .timescale -9 -12;
P_00000247e25b68f0 .param/l "c" 0 4 30, +C4<0110>;
L_00000247e25b7790 .functor BUFZ 32, L_00000247e25b80c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247e29792d0_0 .net *"_ivl_2", 31 0, L_00000247e25b7790;  1 drivers
v00000247e29785b0_0 .net "col_in", 31 0, L_00000247e29d6880;  1 drivers
v00000247e29783d0_0 .net "col_out", 31 0, L_00000247e25b80c0;  1 drivers
S_00000247e260ed20 .scope module, "u_bank" "single_column_bank" 4 43, 5 11 0, S_00000247e260eb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 32 "in_psum";
    .port_info 6 /OUTPUT 32 "out_acc";
P_00000247e2549360 .param/l "BANK_ID" 0 5 12, +C4<00000000000000000000000000000110>;
P_00000247e2549398 .param/l "DEPTH_LOG2" 0 5 13, +C4<00000000000000000000000000001000>;
L_00000247e25b80c0 .functor BUFZ 32, L_00000247e29d7460, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000247e25b7f70 .functor BUFZ 32, L_00000247e25b80c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247e29768c0_0 .net *"_ivl_0", 31 0, L_00000247e29d7460;  1 drivers
v00000247e2977720_0 .net *"_ivl_2", 9 0, L_00000247e29d7500;  1 drivers
L_00000247e298de98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000247e2976be0_0 .net *"_ivl_5", 1 0, L_00000247e298de98;  1 drivers
v00000247e2976dc0_0 .net "acc_mode", 0 0, v00000247e298c4f0_0;  alias, 1 drivers
v00000247e2976e60_0 .net "addr", 7 0, v00000247e298c590_0;  alias, 1 drivers
v00000247e29777c0_0 .net "clk", 0 0, v00000247e298cef0_0;  alias, 1 drivers
v00000247e2977b80_0 .var/i "i", 31 0;
v00000247e2976fa0_0 .net "in_psum", 31 0, L_00000247e29d6880;  alias, 1 drivers
v00000247e29779a0 .array "mem", 255 0, 31 0;
v00000247e2976f00_0 .net "old_val", 31 0, L_00000247e25b7f70;  1 drivers
v00000247e2977a40_0 .net "out_acc", 31 0, L_00000247e25b80c0;  alias, 1 drivers
v00000247e2977ae0_0 .net "rst_n", 0 0, v00000247e298bc30_0;  alias, 1 drivers
v00000247e2977c20_0 .net "sum_val", 31 0, L_00000247e29d6380;  1 drivers
v00000247e2977cc0_0 .net "wr_en", 0 0, v00000247e298beb0_0;  alias, 1 drivers
v00000247e2979910_0 .net "write_val", 31 0, L_00000247e29d6600;  1 drivers
L_00000247e29d7460 .array/port v00000247e29779a0, L_00000247e29d7500;
L_00000247e29d7500 .concat [ 8 2 0 0], v00000247e298c590_0, L_00000247e298de98;
L_00000247e29d6380 .arith/sum 32, L_00000247e25b7f70, L_00000247e29d6880;
L_00000247e29d6600 .functor MUXZ 32, L_00000247e29d6880, L_00000247e29d6380, v00000247e298c4f0_0, C4<>;
S_00000247e297a2f0 .scope generate, "COL_BANK[7]" "COL_BANK[7]" 4 30, 4 30 0, S_00000247e25c5290;
 .timescale -9 -12;
P_00000247e25b5af0 .param/l "c" 0 4 30, +C4<0111>;
L_00000247e25b8280 .functor BUFZ 32, L_00000247e25b7800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247e29786f0_0 .net *"_ivl_2", 31 0, L_00000247e25b8280;  1 drivers
v00000247e2978830_0 .net "col_in", 31 0, L_00000247e29d75a0;  1 drivers
v00000247e2979a50_0 .net "col_out", 31 0, L_00000247e25b7800;  1 drivers
S_00000247e297a930 .scope module, "u_bank" "single_column_bank" 4 43, 5 11 0, S_00000247e297a2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 32 "in_psum";
    .port_info 6 /OUTPUT 32 "out_acc";
P_00000247e25499e0 .param/l "BANK_ID" 0 5 12, +C4<00000000000000000000000000000111>;
P_00000247e2549a18 .param/l "DEPTH_LOG2" 0 5 13, +C4<00000000000000000000000000001000>;
L_00000247e25b7800 .functor BUFZ 32, L_00000247e29d6a60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000247e25b7a30 .functor BUFZ 32, L_00000247e25b7800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247e2978290_0 .net *"_ivl_0", 31 0, L_00000247e29d6a60;  1 drivers
v00000247e2979870_0 .net *"_ivl_2", 9 0, L_00000247e29d69c0;  1 drivers
L_00000247e298dee0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000247e29799b0_0 .net *"_ivl_5", 1 0, L_00000247e298dee0;  1 drivers
v00000247e2978e70_0 .net "acc_mode", 0 0, v00000247e298c4f0_0;  alias, 1 drivers
v00000247e29794b0_0 .net "addr", 7 0, v00000247e298c590_0;  alias, 1 drivers
v00000247e2978650_0 .net "clk", 0 0, v00000247e298cef0_0;  alias, 1 drivers
v00000247e2978470_0 .var/i "i", 31 0;
v00000247e2978510_0 .net "in_psum", 31 0, L_00000247e29d75a0;  alias, 1 drivers
v00000247e2978790 .array "mem", 255 0, 31 0;
v00000247e2979eb0_0 .net "old_val", 31 0, L_00000247e25b7a30;  1 drivers
v00000247e2979730_0 .net "out_acc", 31 0, L_00000247e25b7800;  alias, 1 drivers
v00000247e2978dd0_0 .net "rst_n", 0 0, v00000247e298bc30_0;  alias, 1 drivers
v00000247e29797d0_0 .net "sum_val", 31 0, L_00000247e29d6100;  1 drivers
v00000247e2978f10_0 .net "wr_en", 0 0, v00000247e298beb0_0;  alias, 1 drivers
v00000247e29795f0_0 .net "write_val", 31 0, L_00000247e29d62e0;  1 drivers
L_00000247e29d6a60 .array/port v00000247e2978790, L_00000247e29d69c0;
L_00000247e29d69c0 .concat [ 8 2 0 0], v00000247e298c590_0, L_00000247e298dee0;
L_00000247e29d6100 .arith/sum 32, L_00000247e25b7a30, L_00000247e29d75a0;
L_00000247e29d62e0 .functor MUXZ 32, L_00000247e29d75a0, L_00000247e29d6100, v00000247e298c4f0_0, C4<>;
S_00000247e297aac0 .scope generate, "COL_BANK[8]" "COL_BANK[8]" 4 30, 4 30 0, S_00000247e25c5290;
 .timescale -9 -12;
P_00000247e25b62f0 .param/l "c" 0 4 30, +C4<01000>;
L_00000247e25b7e20 .functor BUFZ 32, L_00000247e25b82f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247e2979230_0 .net *"_ivl_2", 31 0, L_00000247e25b7e20;  1 drivers
v00000247e2979410_0 .net "col_in", 31 0, L_00000247e29d7aa0;  1 drivers
v00000247e2979550_0 .net "col_out", 31 0, L_00000247e25b82f0;  1 drivers
S_00000247e297af70 .scope module, "u_bank" "single_column_bank" 4 43, 5 11 0, S_00000247e297aac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 32 "in_psum";
    .port_info 6 /OUTPUT 32 "out_acc";
P_00000247e25481e0 .param/l "BANK_ID" 0 5 12, +C4<00000000000000000000000000001000>;
P_00000247e2548218 .param/l "DEPTH_LOG2" 0 5 13, +C4<00000000000000000000000000001000>;
L_00000247e25b82f0 .functor BUFZ 32, L_00000247e29d7640, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000247e25b83d0 .functor BUFZ 32, L_00000247e25b82f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247e2978fb0_0 .net *"_ivl_0", 31 0, L_00000247e29d7640;  1 drivers
v00000247e29790f0_0 .net *"_ivl_2", 9 0, L_00000247e29d6c40;  1 drivers
L_00000247e298df28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000247e2979190_0 .net *"_ivl_5", 1 0, L_00000247e298df28;  1 drivers
v00000247e2979ff0_0 .net "acc_mode", 0 0, v00000247e298c4f0_0;  alias, 1 drivers
v00000247e2979b90_0 .net "addr", 7 0, v00000247e298c590_0;  alias, 1 drivers
v00000247e29788d0_0 .net "clk", 0 0, v00000247e298cef0_0;  alias, 1 drivers
v00000247e2979370_0 .var/i "i", 31 0;
v00000247e2979e10_0 .net "in_psum", 31 0, L_00000247e29d7aa0;  alias, 1 drivers
v00000247e2979af0 .array "mem", 255 0, 31 0;
v00000247e2978b50_0 .net "old_val", 31 0, L_00000247e25b83d0;  1 drivers
v00000247e29781f0_0 .net "out_acc", 31 0, L_00000247e25b82f0;  alias, 1 drivers
v00000247e2979c30_0 .net "rst_n", 0 0, v00000247e298bc30_0;  alias, 1 drivers
v00000247e2978a10_0 .net "sum_val", 31 0, L_00000247e29d6420;  1 drivers
v00000247e2978bf0_0 .net "wr_en", 0 0, v00000247e298beb0_0;  alias, 1 drivers
v00000247e2979050_0 .net "write_val", 31 0, L_00000247e29d6ce0;  1 drivers
L_00000247e29d7640 .array/port v00000247e2979af0, L_00000247e29d6c40;
L_00000247e29d6c40 .concat [ 8 2 0 0], v00000247e298c590_0, L_00000247e298df28;
L_00000247e29d6420 .arith/sum 32, L_00000247e25b83d0, L_00000247e29d7aa0;
L_00000247e29d6ce0 .functor MUXZ 32, L_00000247e29d7aa0, L_00000247e29d6420, v00000247e298c4f0_0, C4<>;
S_00000247e297a610 .scope generate, "COL_BANK[9]" "COL_BANK[9]" 4 30, 4 30 0, S_00000247e25c5290;
 .timescale -9 -12;
P_00000247e25b6430 .param/l "c" 0 4 30, +C4<01001>;
L_00000247e258fd90 .functor BUFZ 32, L_00000247e25900a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247e297cb80_0 .net *"_ivl_2", 31 0, L_00000247e258fd90;  1 drivers
v00000247e297b460_0 .net "col_in", 31 0, L_00000247e29d6ec0;  1 drivers
v00000247e297b320_0 .net "col_out", 31 0, L_00000247e25900a0;  1 drivers
S_00000247e297a160 .scope module, "u_bank" "single_column_bank" 4 43, 5 11 0, S_00000247e297a610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 32 "in_psum";
    .port_info 6 /OUTPUT 32 "out_acc";
P_00000247e2549460 .param/l "BANK_ID" 0 5 12, +C4<00000000000000000000000000001001>;
P_00000247e2549498 .param/l "DEPTH_LOG2" 0 5 13, +C4<00000000000000000000000000001000>;
L_00000247e25900a0 .functor BUFZ 32, L_00000247e29d76e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000247e25905e0 .functor BUFZ 32, L_00000247e25900a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247e2978970_0 .net *"_ivl_0", 31 0, L_00000247e29d76e0;  1 drivers
v00000247e2979cd0_0 .net *"_ivl_2", 9 0, L_00000247e29d7280;  1 drivers
L_00000247e298df70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000247e2979690_0 .net *"_ivl_5", 1 0, L_00000247e298df70;  1 drivers
v00000247e2979d70_0 .net "acc_mode", 0 0, v00000247e298c4f0_0;  alias, 1 drivers
v00000247e2978d30_0 .net "addr", 7 0, v00000247e298c590_0;  alias, 1 drivers
v00000247e2979f50_0 .net "clk", 0 0, v00000247e298cef0_0;  alias, 1 drivers
v00000247e2978150_0 .var/i "i", 31 0;
v00000247e2978330_0 .net "in_psum", 31 0, L_00000247e29d6ec0;  alias, 1 drivers
v00000247e2978ab0 .array "mem", 255 0, 31 0;
v00000247e2978c90_0 .net "old_val", 31 0, L_00000247e25905e0;  1 drivers
v00000247e297bd20_0 .net "out_acc", 31 0, L_00000247e25900a0;  alias, 1 drivers
v00000247e297b500_0 .net "rst_n", 0 0, v00000247e298bc30_0;  alias, 1 drivers
v00000247e297d080_0 .net "sum_val", 31 0, L_00000247e29d7780;  1 drivers
v00000247e297cea0_0 .net "wr_en", 0 0, v00000247e298beb0_0;  alias, 1 drivers
v00000247e297bdc0_0 .net "write_val", 31 0, L_00000247e29d5fc0;  1 drivers
L_00000247e29d76e0 .array/port v00000247e2978ab0, L_00000247e29d7280;
L_00000247e29d7280 .concat [ 8 2 0 0], v00000247e298c590_0, L_00000247e298df70;
L_00000247e29d7780 .arith/sum 32, L_00000247e25905e0, L_00000247e29d6ec0;
L_00000247e29d5fc0 .functor MUXZ 32, L_00000247e29d6ec0, L_00000247e29d7780, v00000247e298c4f0_0, C4<>;
S_00000247e297a480 .scope generate, "COL_BANK[10]" "COL_BANK[10]" 4 30, 4 30 0, S_00000247e25c5290;
 .timescale -9 -12;
P_00000247e25a07b0 .param/l "c" 0 4 30, +C4<01010>;
L_00000247e2590730 .functor BUFZ 32, L_00000247e2590810, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247e297ca40_0 .net *"_ivl_2", 31 0, L_00000247e2590730;  1 drivers
v00000247e297c180_0 .net "col_in", 31 0, L_00000247e29d6f60;  1 drivers
v00000247e297baa0_0 .net "col_out", 31 0, L_00000247e2590810;  1 drivers
S_00000247e297a7a0 .scope module, "u_bank" "single_column_bank" 4 43, 5 11 0, S_00000247e297a480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 32 "in_psum";
    .port_info 6 /OUTPUT 32 "out_acc";
P_00000247e2549860 .param/l "BANK_ID" 0 5 12, +C4<00000000000000000000000000001010>;
P_00000247e2549898 .param/l "DEPTH_LOG2" 0 5 13, +C4<00000000000000000000000000001000>;
L_00000247e2590810 .functor BUFZ 32, L_00000247e29d7820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000247e25901f0 .functor BUFZ 32, L_00000247e2590810, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247e297c860_0 .net *"_ivl_0", 31 0, L_00000247e29d7820;  1 drivers
v00000247e297c720_0 .net *"_ivl_2", 9 0, L_00000247e29d6ba0;  1 drivers
L_00000247e298dfb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000247e297c400_0 .net *"_ivl_5", 1 0, L_00000247e298dfb8;  1 drivers
v00000247e297b6e0_0 .net "acc_mode", 0 0, v00000247e298c4f0_0;  alias, 1 drivers
v00000247e297cd60_0 .net "addr", 7 0, v00000247e298c590_0;  alias, 1 drivers
v00000247e297b5a0_0 .net "clk", 0 0, v00000247e298cef0_0;  alias, 1 drivers
v00000247e297c9a0_0 .var/i "i", 31 0;
v00000247e297c7c0_0 .net "in_psum", 31 0, L_00000247e29d6f60;  alias, 1 drivers
v00000247e297bc80 .array "mem", 255 0, 31 0;
v00000247e297c2c0_0 .net "old_val", 31 0, L_00000247e25901f0;  1 drivers
v00000247e297cae0_0 .net "out_acc", 31 0, L_00000247e2590810;  alias, 1 drivers
v00000247e297b3c0_0 .net "rst_n", 0 0, v00000247e298bc30_0;  alias, 1 drivers
v00000247e297c900_0 .net "sum_val", 31 0, L_00000247e29d7be0;  1 drivers
v00000247e297b640_0 .net "wr_en", 0 0, v00000247e298beb0_0;  alias, 1 drivers
v00000247e297bb40_0 .net "write_val", 31 0, L_00000247e29d7000;  1 drivers
L_00000247e29d7820 .array/port v00000247e297bc80, L_00000247e29d6ba0;
L_00000247e29d6ba0 .concat [ 8 2 0 0], v00000247e298c590_0, L_00000247e298dfb8;
L_00000247e29d7be0 .arith/sum 32, L_00000247e25901f0, L_00000247e29d6f60;
L_00000247e29d7000 .functor MUXZ 32, L_00000247e29d6f60, L_00000247e29d7be0, v00000247e298c4f0_0, C4<>;
S_00000247e297ac50 .scope generate, "COL_BANK[11]" "COL_BANK[11]" 4 30, 4 30 0, S_00000247e25c5290;
 .timescale -9 -12;
P_00000247e25a0430 .param/l "c" 0 4 30, +C4<01011>;
L_00000247e2590420 .functor BUFZ 32, L_00000247e2590ab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247e297bbe0_0 .net *"_ivl_2", 31 0, L_00000247e2590420;  1 drivers
v00000247e297be60_0 .net "col_in", 31 0, L_00000247e29d78c0;  1 drivers
v00000247e297bf00_0 .net "col_out", 31 0, L_00000247e2590ab0;  1 drivers
S_00000247e297ade0 .scope module, "u_bank" "single_column_bank" 4 43, 5 11 0, S_00000247e297ac50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 32 "in_psum";
    .port_info 6 /OUTPUT 32 "out_acc";
P_00000247e2549660 .param/l "BANK_ID" 0 5 12, +C4<00000000000000000000000000001011>;
P_00000247e2549698 .param/l "DEPTH_LOG2" 0 5 13, +C4<00000000000000000000000000001000>;
L_00000247e2590ab0 .functor BUFZ 32, L_00000247e29d5f20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000247e258fee0 .functor BUFZ 32, L_00000247e2590ab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247e297c4a0_0 .net *"_ivl_0", 31 0, L_00000247e29d5f20;  1 drivers
v00000247e297ccc0_0 .net *"_ivl_2", 9 0, L_00000247e29d6b00;  1 drivers
L_00000247e298e000 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000247e297cc20_0 .net *"_ivl_5", 1 0, L_00000247e298e000;  1 drivers
v00000247e297ce00_0 .net "acc_mode", 0 0, v00000247e298c4f0_0;  alias, 1 drivers
v00000247e297cf40_0 .net "addr", 7 0, v00000247e298c590_0;  alias, 1 drivers
v00000247e297b780_0 .net "clk", 0 0, v00000247e298cef0_0;  alias, 1 drivers
v00000247e297cfe0_0 .var/i "i", 31 0;
v00000247e297d120_0 .net "in_psum", 31 0, L_00000247e29d78c0;  alias, 1 drivers
v00000247e297b820 .array "mem", 255 0, 31 0;
v00000247e297c540_0 .net "old_val", 31 0, L_00000247e258fee0;  1 drivers
v00000247e297c5e0_0 .net "out_acc", 31 0, L_00000247e2590ab0;  alias, 1 drivers
v00000247e297b280_0 .net "rst_n", 0 0, v00000247e298bc30_0;  alias, 1 drivers
v00000247e297b960_0 .net "sum_val", 31 0, L_00000247e29d7960;  1 drivers
v00000247e297b8c0_0 .net "wr_en", 0 0, v00000247e298beb0_0;  alias, 1 drivers
v00000247e297ba00_0 .net "write_val", 31 0, L_00000247e29d70a0;  1 drivers
L_00000247e29d5f20 .array/port v00000247e297b820, L_00000247e29d6b00;
L_00000247e29d6b00 .concat [ 8 2 0 0], v00000247e298c590_0, L_00000247e298e000;
L_00000247e29d7960 .arith/sum 32, L_00000247e258fee0, L_00000247e29d78c0;
L_00000247e29d70a0 .functor MUXZ 32, L_00000247e29d78c0, L_00000247e29d7960, v00000247e298c4f0_0, C4<>;
S_00000247e297e550 .scope generate, "COL_BANK[12]" "COL_BANK[12]" 4 30, 4 30 0, S_00000247e25c5290;
 .timescale -9 -12;
P_00000247e25a0bf0 .param/l "c" 0 4 30, +C4<01100>;
L_00000247e2590880 .functor BUFZ 32, L_00000247e29d8bc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247e29809c0_0 .net *"_ivl_2", 31 0, L_00000247e2590880;  1 drivers
v00000247e2981000_0 .net "col_in", 31 0, L_00000247e29d7320;  1 drivers
v00000247e2980a60_0 .net "col_out", 31 0, L_00000247e29d8bc0;  1 drivers
S_00000247e297e3c0 .scope module, "u_bank" "single_column_bank" 4 43, 5 11 0, S_00000247e297e550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 32 "in_psum";
    .port_info 6 /OUTPUT 32 "out_acc";
P_00000247e2549760 .param/l "BANK_ID" 0 5 12, +C4<00000000000000000000000000001100>;
P_00000247e2549798 .param/l "DEPTH_LOG2" 0 5 13, +C4<00000000000000000000000000001000>;
L_00000247e29d8bc0 .functor BUFZ 32, L_00000247e29d5d40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000247e29d8760 .functor BUFZ 32, L_00000247e29d8bc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247e297c360_0 .net *"_ivl_0", 31 0, L_00000247e29d5d40;  1 drivers
v00000247e297bfa0_0 .net *"_ivl_2", 9 0, L_00000247e29d6060;  1 drivers
L_00000247e298e048 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000247e297c0e0_0 .net *"_ivl_5", 1 0, L_00000247e298e048;  1 drivers
v00000247e297c040_0 .net "acc_mode", 0 0, v00000247e298c4f0_0;  alias, 1 drivers
v00000247e297c220_0 .net "addr", 7 0, v00000247e298c590_0;  alias, 1 drivers
v00000247e297c680_0 .net "clk", 0 0, v00000247e298cef0_0;  alias, 1 drivers
v00000247e2980920_0 .var/i "i", 31 0;
v00000247e2980ec0_0 .net "in_psum", 31 0, L_00000247e29d7320;  alias, 1 drivers
v00000247e29801a0 .array "mem", 255 0, 31 0;
v00000247e2980f60_0 .net "old_val", 31 0, L_00000247e29d8760;  1 drivers
v00000247e2980600_0 .net "out_acc", 31 0, L_00000247e29d8bc0;  alias, 1 drivers
v00000247e297f340_0 .net "rst_n", 0 0, v00000247e298bc30_0;  alias, 1 drivers
v00000247e2980d80_0 .net "sum_val", 31 0, L_00000247e29d64c0;  1 drivers
v00000247e2980b00_0 .net "wr_en", 0 0, v00000247e298beb0_0;  alias, 1 drivers
v00000247e2980880_0 .net "write_val", 31 0, L_00000247e29d6560;  1 drivers
L_00000247e29d5d40 .array/port v00000247e29801a0, L_00000247e29d6060;
L_00000247e29d6060 .concat [ 8 2 0 0], v00000247e298c590_0, L_00000247e298e048;
L_00000247e29d64c0 .arith/sum 32, L_00000247e29d8760, L_00000247e29d7320;
L_00000247e29d6560 .functor MUXZ 32, L_00000247e29d7320, L_00000247e29d64c0, v00000247e298c4f0_0, C4<>;
S_00000247e297e870 .scope generate, "COL_BANK[13]" "COL_BANK[13]" 4 30, 4 30 0, S_00000247e25c5290;
 .timescale -9 -12;
P_00000247e25a0230 .param/l "c" 0 4 30, +C4<01101>;
L_00000247e29d7f80 .functor BUFZ 32, L_00000247e29d87d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247e297f2a0_0 .net *"_ivl_2", 31 0, L_00000247e29d7f80;  1 drivers
v00000247e297f3e0_0 .net "col_in", 31 0, L_00000247e29d66a0;  1 drivers
v00000247e297f480_0 .net "col_out", 31 0, L_00000247e29d87d0;  1 drivers
S_00000247e297df10 .scope module, "u_bank" "single_column_bank" 4 43, 5 11 0, S_00000247e297e870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 32 "in_psum";
    .port_info 6 /OUTPUT 32 "out_acc";
P_00000247e2549960 .param/l "BANK_ID" 0 5 12, +C4<00000000000000000000000000001101>;
P_00000247e2549998 .param/l "DEPTH_LOG2" 0 5 13, +C4<00000000000000000000000000001000>;
L_00000247e29d87d0 .functor BUFZ 32, L_00000247e29d6740, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000247e29d8530 .functor BUFZ 32, L_00000247e29d87d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247e2981140_0 .net *"_ivl_0", 31 0, L_00000247e29d6740;  1 drivers
v00000247e297fca0_0 .net *"_ivl_2", 9 0, L_00000247e29d9950;  1 drivers
L_00000247e298e090 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000247e2980ba0_0 .net *"_ivl_5", 1 0, L_00000247e298e090;  1 drivers
v00000247e2980c40_0 .net "acc_mode", 0 0, v00000247e298c4f0_0;  alias, 1 drivers
v00000247e297fd40_0 .net "addr", 7 0, v00000247e298c590_0;  alias, 1 drivers
v00000247e29807e0_0 .net "clk", 0 0, v00000247e298cef0_0;  alias, 1 drivers
v00000247e297fde0_0 .var/i "i", 31 0;
v00000247e29810a0_0 .net "in_psum", 31 0, L_00000247e29d66a0;  alias, 1 drivers
v00000247e2980ce0 .array "mem", 255 0, 31 0;
v00000247e2980e20_0 .net "old_val", 31 0, L_00000247e29d8530;  1 drivers
v00000247e2980740_0 .net "out_acc", 31 0, L_00000247e29d87d0;  alias, 1 drivers
v00000247e29806a0_0 .net "rst_n", 0 0, v00000247e298bc30_0;  alias, 1 drivers
v00000247e29802e0_0 .net "sum_val", 31 0, L_00000247e29d91d0;  1 drivers
v00000247e297f5c0_0 .net "wr_en", 0 0, v00000247e298beb0_0;  alias, 1 drivers
v00000247e2980060_0 .net "write_val", 31 0, L_00000247e29dadf0;  1 drivers
L_00000247e29d6740 .array/port v00000247e2980ce0, L_00000247e29d9950;
L_00000247e29d9950 .concat [ 8 2 0 0], v00000247e298c590_0, L_00000247e298e090;
L_00000247e29d91d0 .arith/sum 32, L_00000247e29d8530, L_00000247e29d66a0;
L_00000247e29dadf0 .functor MUXZ 32, L_00000247e29d66a0, L_00000247e29d91d0, v00000247e298c4f0_0, C4<>;
S_00000247e297ea00 .scope generate, "COL_BANK[14]" "COL_BANK[14]" 4 30, 4 30 0, S_00000247e25c5290;
 .timescale -9 -12;
P_00000247e25a0e30 .param/l "c" 0 4 30, +C4<01110>;
L_00000247e29d8840 .functor BUFZ 32, L_00000247e29d8610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247e2980560_0 .net *"_ivl_2", 31 0, L_00000247e29d8840;  1 drivers
v00000247e297fa20_0 .net "col_in", 31 0, L_00000247e29db2f0;  1 drivers
v00000247e297ffc0_0 .net "col_out", 31 0, L_00000247e29d8610;  1 drivers
S_00000247e297d420 .scope module, "u_bank" "single_column_bank" 4 43, 5 11 0, S_00000247e297ea00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 32 "in_psum";
    .port_info 6 /OUTPUT 32 "out_acc";
P_00000247e29899c0 .param/l "BANK_ID" 0 5 12, +C4<00000000000000000000000000001110>;
P_00000247e29899f8 .param/l "DEPTH_LOG2" 0 5 13, +C4<00000000000000000000000000001000>;
L_00000247e29d8610 .functor BUFZ 32, L_00000247e29d9f90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000247e29d85a0 .functor BUFZ 32, L_00000247e29d8610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247e297f7a0_0 .net *"_ivl_0", 31 0, L_00000247e29d9f90;  1 drivers
v00000247e2980240_0 .net *"_ivl_2", 9 0, L_00000247e29d9590;  1 drivers
L_00000247e298e0d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000247e2980380_0 .net *"_ivl_5", 1 0, L_00000247e298e0d8;  1 drivers
v00000247e2980420_0 .net "acc_mode", 0 0, v00000247e298c4f0_0;  alias, 1 drivers
v00000247e297f520_0 .net "addr", 7 0, v00000247e298c590_0;  alias, 1 drivers
v00000247e297f660_0 .net "clk", 0 0, v00000247e298cef0_0;  alias, 1 drivers
v00000247e297f700_0 .var/i "i", 31 0;
v00000247e297fb60_0 .net "in_psum", 31 0, L_00000247e29db2f0;  alias, 1 drivers
v00000247e297fc00 .array "mem", 255 0, 31 0;
v00000247e297fe80_0 .net "old_val", 31 0, L_00000247e29d85a0;  1 drivers
v00000247e2980100_0 .net "out_acc", 31 0, L_00000247e29d8610;  alias, 1 drivers
v00000247e297f840_0 .net "rst_n", 0 0, v00000247e298bc30_0;  alias, 1 drivers
v00000247e297f8e0_0 .net "sum_val", 31 0, L_00000247e29d9db0;  1 drivers
v00000247e29804c0_0 .net "wr_en", 0 0, v00000247e298beb0_0;  alias, 1 drivers
v00000247e297ff20_0 .net "write_val", 31 0, L_00000247e29d8ff0;  1 drivers
L_00000247e29d9f90 .array/port v00000247e297fc00, L_00000247e29d9590;
L_00000247e29d9590 .concat [ 8 2 0 0], v00000247e298c590_0, L_00000247e298e0d8;
L_00000247e29d9db0 .arith/sum 32, L_00000247e29d85a0, L_00000247e29db2f0;
L_00000247e29d8ff0 .functor MUXZ 32, L_00000247e29db2f0, L_00000247e29d9db0, v00000247e298c4f0_0, C4<>;
S_00000247e297d740 .scope generate, "COL_BANK[15]" "COL_BANK[15]" 4 30, 4 30 0, S_00000247e25c5290;
 .timescale -9 -12;
P_00000247e25a0db0 .param/l "c" 0 4 30, +C4<01111>;
L_00000247e29d88b0 .functor BUFZ 32, L_00000247e29d80d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247e298b690_0 .net *"_ivl_2", 31 0, L_00000247e29d88b0;  1 drivers
v00000247e298c6d0_0 .net "col_in", 31 0, L_00000247e29da0d0;  1 drivers
v00000247e298cbd0_0 .net "col_out", 31 0, L_00000247e29d80d0;  1 drivers
S_00000247e297eb90 .scope module, "u_bank" "single_column_bank" 4 43, 5 11 0, S_00000247e297d740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "acc_mode";
    .port_info 5 /INPUT 32 "in_psum";
    .port_info 6 /OUTPUT 32 "out_acc";
P_00000247e29897c0 .param/l "BANK_ID" 0 5 12, +C4<00000000000000000000000000001111>;
P_00000247e29897f8 .param/l "DEPTH_LOG2" 0 5 13, +C4<00000000000000000000000000001000>;
L_00000247e29d80d0 .functor BUFZ 32, L_00000247e29da670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000247e29d8680 .functor BUFZ 32, L_00000247e29d80d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247e297f980_0 .net *"_ivl_0", 31 0, L_00000247e29da670;  1 drivers
v00000247e297fac0_0 .net *"_ivl_2", 9 0, L_00000247e29db390;  1 drivers
L_00000247e298e120 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000247e298bf50_0 .net *"_ivl_5", 1 0, L_00000247e298e120;  1 drivers
v00000247e298b370_0 .net "acc_mode", 0 0, v00000247e298c4f0_0;  alias, 1 drivers
v00000247e298c1d0_0 .net "addr", 7 0, v00000247e298c590_0;  alias, 1 drivers
v00000247e298b550_0 .net "clk", 0 0, v00000247e298cef0_0;  alias, 1 drivers
v00000247e298b410_0 .var/i "i", 31 0;
v00000247e298c130_0 .net "in_psum", 31 0, L_00000247e29da0d0;  alias, 1 drivers
v00000247e298b5f0 .array "mem", 255 0, 31 0;
v00000247e298c270_0 .net "old_val", 31 0, L_00000247e29d8680;  1 drivers
v00000247e298d030_0 .net "out_acc", 31 0, L_00000247e29d80d0;  alias, 1 drivers
v00000247e298c9f0_0 .net "rst_n", 0 0, v00000247e298bc30_0;  alias, 1 drivers
v00000247e298b4b0_0 .net "sum_val", 31 0, L_00000247e29db430;  1 drivers
v00000247e298d0d0_0 .net "wr_en", 0 0, v00000247e298beb0_0;  alias, 1 drivers
v00000247e298cf90_0 .net "write_val", 31 0, L_00000247e29db250;  1 drivers
L_00000247e29da670 .array/port v00000247e298b5f0, L_00000247e29db390;
L_00000247e29db390 .concat [ 8 2 0 0], v00000247e298c590_0, L_00000247e298e120;
L_00000247e29db430 .arith/sum 32, L_00000247e29d8680, L_00000247e29da0d0;
L_00000247e29db250 .functor MUXZ 32, L_00000247e29da0d0, L_00000247e29db430, v00000247e298c4f0_0, C4<>;
S_00000247e297ed20 .scope task, "set_input_all" "set_input_all" 3 34, 3 34 0, S_00000247e25c4900;
 .timescale -9 -12;
v00000247e298cdb0_0 .var/i "i", 31 0;
v00000247e298b9b0_0 .var "val", 31 0;
TD_accumulator_tb.set_input_all ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000247e298cdb0_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000247e298cdb0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v00000247e298b9b0_0;
    %load/vec4 v00000247e298cdb0_0;
    %muli 32, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v00000247e298ca90_0, 4, 32;
    %load/vec4 v00000247e298cdb0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000247e298cdb0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_00000247e255fc90;
T_1 ;
    %wait E_00000247e25b7030;
    %load/vec4 v00000247e25ca840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000247e25ca8e0_0;
    %load/vec4 v00000247e25cb740_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247e25caca0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000247e255fc90;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000247e25cc500_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000247e25cc500_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000247e25cc500_0;
    %store/vec4a v00000247e25caca0, 4, 0;
    %load/vec4 v00000247e25cc500_0;
    %addi 1, 0, 32;
    %store/vec4 v00000247e25cc500_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_00000247e2433360;
T_3 ;
    %wait E_00000247e25b7030;
    %load/vec4 v00000247e25caa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000247e25cab60_0;
    %load/vec4 v00000247e25cc640_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247e25ca7a0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000247e2433360;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000247e25cad40_0, 0, 32;
T_4.0 ;
    %load/vec4 v00000247e25cad40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000247e25cad40_0;
    %store/vec4a v00000247e25ca7a0, 4, 0;
    %load/vec4 v00000247e25cad40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000247e25cad40_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_00000247e2433680;
T_5 ;
    %wait E_00000247e25b7030;
    %load/vec4 v00000247e25a6b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000247e25a6910_0;
    %load/vec4 v00000247e25cb060_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247e25cb240, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000247e2433680;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000247e25caf20_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000247e25caf20_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000247e25caf20_0;
    %store/vec4a v00000247e25cb240, 4, 0;
    %load/vec4 v00000247e25caf20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000247e25caf20_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_00000247e25cd5f0;
T_7 ;
    %wait E_00000247e25b7030;
    %load/vec4 v00000247e259a740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000247e259a7e0_0;
    %load/vec4 v00000247e25a6eb0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247e25a80d0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000247e25cd5f0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000247e25a7130_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000247e25a7130_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000247e25a7130_0;
    %store/vec4a v00000247e25a80d0, 4, 0;
    %load/vec4 v00000247e25a7130_0;
    %addi 1, 0, 32;
    %store/vec4 v00000247e25a7130_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_00000247e260e6e0;
T_9 ;
    %wait E_00000247e25b7030;
    %load/vec4 v00000247e29772c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v00000247e29765a0_0;
    %load/vec4 v00000247e2977180_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247e2976320, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000247e260e6e0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000247e29766e0_0, 0, 32;
T_10.0 ;
    %load/vec4 v00000247e29766e0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000247e29766e0_0;
    %store/vec4a v00000247e2976320, 4, 0;
    %load/vec4 v00000247e29766e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000247e29766e0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_00000247e260ea00;
T_11 ;
    %wait E_00000247e25b7030;
    %load/vec4 v00000247e29774a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v00000247e2977400_0;
    %load/vec4 v00000247e2977360_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247e29763c0, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000247e260ea00;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000247e2977040_0, 0, 32;
T_12.0 ;
    %load/vec4 v00000247e2977040_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000247e2977040_0;
    %store/vec4a v00000247e29763c0, 4, 0;
    %load/vec4 v00000247e2977040_0;
    %addi 1, 0, 32;
    %store/vec4 v00000247e2977040_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_00000247e260ed20;
T_13 ;
    %wait E_00000247e25b7030;
    %load/vec4 v00000247e2977cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v00000247e2979910_0;
    %load/vec4 v00000247e2976e60_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247e29779a0, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000247e260ed20;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000247e2977b80_0, 0, 32;
T_14.0 ;
    %load/vec4 v00000247e2977b80_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_14.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000247e2977b80_0;
    %store/vec4a v00000247e29779a0, 4, 0;
    %load/vec4 v00000247e2977b80_0;
    %addi 1, 0, 32;
    %store/vec4 v00000247e2977b80_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .thread T_14;
    .scope S_00000247e297a930;
T_15 ;
    %wait E_00000247e25b7030;
    %load/vec4 v00000247e2978f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v00000247e29795f0_0;
    %load/vec4 v00000247e29794b0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247e2978790, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000247e297a930;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000247e2978470_0, 0, 32;
T_16.0 ;
    %load/vec4 v00000247e2978470_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000247e2978470_0;
    %store/vec4a v00000247e2978790, 4, 0;
    %load/vec4 v00000247e2978470_0;
    %addi 1, 0, 32;
    %store/vec4 v00000247e2978470_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %end;
    .thread T_16;
    .scope S_00000247e297af70;
T_17 ;
    %wait E_00000247e25b7030;
    %load/vec4 v00000247e2978bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v00000247e2979050_0;
    %load/vec4 v00000247e2979b90_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247e2979af0, 0, 4;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00000247e297af70;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000247e2979370_0, 0, 32;
T_18.0 ;
    %load/vec4 v00000247e2979370_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000247e2979370_0;
    %store/vec4a v00000247e2979af0, 4, 0;
    %load/vec4 v00000247e2979370_0;
    %addi 1, 0, 32;
    %store/vec4 v00000247e2979370_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_00000247e297a160;
T_19 ;
    %wait E_00000247e25b7030;
    %load/vec4 v00000247e297cea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v00000247e297bdc0_0;
    %load/vec4 v00000247e2978d30_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247e2978ab0, 0, 4;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_00000247e297a160;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000247e2978150_0, 0, 32;
T_20.0 ;
    %load/vec4 v00000247e2978150_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000247e2978150_0;
    %store/vec4a v00000247e2978ab0, 4, 0;
    %load/vec4 v00000247e2978150_0;
    %addi 1, 0, 32;
    %store/vec4 v00000247e2978150_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %end;
    .thread T_20;
    .scope S_00000247e297a7a0;
T_21 ;
    %wait E_00000247e25b7030;
    %load/vec4 v00000247e297b640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v00000247e297bb40_0;
    %load/vec4 v00000247e297cd60_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247e297bc80, 0, 4;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000247e297a7a0;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000247e297c9a0_0, 0, 32;
T_22.0 ;
    %load/vec4 v00000247e297c9a0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_22.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000247e297c9a0_0;
    %store/vec4a v00000247e297bc80, 4, 0;
    %load/vec4 v00000247e297c9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000247e297c9a0_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %end;
    .thread T_22;
    .scope S_00000247e297ade0;
T_23 ;
    %wait E_00000247e25b7030;
    %load/vec4 v00000247e297b8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v00000247e297ba00_0;
    %load/vec4 v00000247e297cf40_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247e297b820, 0, 4;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_00000247e297ade0;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000247e297cfe0_0, 0, 32;
T_24.0 ;
    %load/vec4 v00000247e297cfe0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_24.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000247e297cfe0_0;
    %store/vec4a v00000247e297b820, 4, 0;
    %load/vec4 v00000247e297cfe0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000247e297cfe0_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %end;
    .thread T_24;
    .scope S_00000247e297e3c0;
T_25 ;
    %wait E_00000247e25b7030;
    %load/vec4 v00000247e2980b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v00000247e2980880_0;
    %load/vec4 v00000247e297c220_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247e29801a0, 0, 4;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_00000247e297e3c0;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000247e2980920_0, 0, 32;
T_26.0 ;
    %load/vec4 v00000247e2980920_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_26.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000247e2980920_0;
    %store/vec4a v00000247e29801a0, 4, 0;
    %load/vec4 v00000247e2980920_0;
    %addi 1, 0, 32;
    %store/vec4 v00000247e2980920_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %end;
    .thread T_26;
    .scope S_00000247e297df10;
T_27 ;
    %wait E_00000247e25b7030;
    %load/vec4 v00000247e297f5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v00000247e2980060_0;
    %load/vec4 v00000247e297fd40_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247e2980ce0, 0, 4;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_00000247e297df10;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000247e297fde0_0, 0, 32;
T_28.0 ;
    %load/vec4 v00000247e297fde0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_28.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000247e297fde0_0;
    %store/vec4a v00000247e2980ce0, 4, 0;
    %load/vec4 v00000247e297fde0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000247e297fde0_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %end;
    .thread T_28;
    .scope S_00000247e297d420;
T_29 ;
    %wait E_00000247e25b7030;
    %load/vec4 v00000247e29804c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v00000247e297ff20_0;
    %load/vec4 v00000247e297f520_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247e297fc00, 0, 4;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_00000247e297d420;
T_30 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000247e297f700_0, 0, 32;
T_30.0 ;
    %load/vec4 v00000247e297f700_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_30.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000247e297f700_0;
    %store/vec4a v00000247e297fc00, 4, 0;
    %load/vec4 v00000247e297f700_0;
    %addi 1, 0, 32;
    %store/vec4 v00000247e297f700_0, 0, 32;
    %jmp T_30.0;
T_30.1 ;
    %end;
    .thread T_30;
    .scope S_00000247e297eb90;
T_31 ;
    %wait E_00000247e25b7030;
    %load/vec4 v00000247e298d0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v00000247e298cf90_0;
    %load/vec4 v00000247e298c1d0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247e298b5f0, 0, 4;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_00000247e297eb90;
T_32 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000247e298b410_0, 0, 32;
T_32.0 ;
    %load/vec4 v00000247e298b410_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_32.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000247e298b410_0;
    %store/vec4a v00000247e298b5f0, 4, 0;
    %load/vec4 v00000247e298b410_0;
    %addi 1, 0, 32;
    %store/vec4 v00000247e298b410_0, 0, 32;
    %jmp T_32.0;
T_32.1 ;
    %end;
    .thread T_32;
    .scope S_00000247e25c4900;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000247e298b2d0_0, 0, 32;
    %end;
    .thread T_33, $init;
    .scope S_00000247e25c4900;
T_34 ;
    %delay 5000, 0;
    %load/vec4 v00000247e298cef0_0;
    %inv;
    %store/vec4 v00000247e298cef0_0, 0, 1;
    %jmp T_34;
    .thread T_34;
    .scope S_00000247e25c4900;
T_35 ;
    %vpi_call/w 3 47 "$dumpfile", "accum_deep_verify.vcd" {0 0 0};
    %vpi_call/w 3 48 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000247e25c4900 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000247e298cef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000247e298bc30_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000247e298c590_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000247e298beb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000247e298c4f0_0, 0, 1;
    %pushi/vec4 0, 0, 512;
    %store/vec4 v00000247e298ca90_0, 0, 512;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000247e298bc30_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 3 53 "$display", "=== START DEEP ACCUMULATOR VERIFICATION ===" {0 0 0};
    %wait E_00000247e25b6970;
    %vpi_call/w 3 58 "$display", "[TB] Writing value 100 to Addr 0" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000247e298c590_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000247e298beb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000247e298c4f0_0, 0, 1;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v00000247e298b9b0_0, 0, 32;
    %fork TD_accumulator_tb.set_input_all, S_00000247e297ed20;
    %join;
    %wait E_00000247e25b7030;
    %wait E_00000247e25b6970;
    %vpi_call/w 3 65 "$display", "[TB] Writing value 200 to Addr 16" {0 0 0};
    %pushi/vec4 16, 0, 8;
    %store/vec4 v00000247e298c590_0, 0, 8;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v00000247e298b9b0_0, 0, 32;
    %fork TD_accumulator_tb.set_input_all, S_00000247e297ed20;
    %join;
    %wait E_00000247e25b7030;
    %wait E_00000247e25b6970;
    %vpi_call/w 3 72 "$display", "[TB] Writing value 300 to Addr 196" {0 0 0};
    %pushi/vec4 196, 0, 8;
    %store/vec4 v00000247e298c590_0, 0, 8;
    %pushi/vec4 300, 0, 32;
    %store/vec4 v00000247e298b9b0_0, 0, 32;
    %fork TD_accumulator_tb.set_input_all, S_00000247e297ed20;
    %join;
    %wait E_00000247e25b7030;
    %wait E_00000247e25b6970;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000247e298beb0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000247e298c590_0, 0, 8;
    %wait E_00000247e25b6970;
    %load/vec4 v00000247e298b730_0;
    %parti/s 32, 0, 2;
    %cmpi/e 100, 0, 32;
    %jmp/0xz  T_35.0, 6;
    %vpi_call/w 3 89 "$display", "[PASS] Addr 0 is intact (100)." {0 0 0};
    %jmp T_35.1;
T_35.0 ;
    %vpi_call/w 3 91 "$display", "[FAIL] Addr 0 corrupted! Got %d (Expected 100).", &PV<v00000247e298b730_0, 0, 32> {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000247e298b2d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000247e298b2d0_0, 0, 32;
T_35.1 ;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v00000247e298c590_0, 0, 8;
    %wait E_00000247e25b6970;
    %load/vec4 v00000247e298b730_0;
    %parti/s 32, 0, 2;
    %cmpi/e 200, 0, 32;
    %jmp/0xz  T_35.2, 6;
    %vpi_call/w 3 99 "$display", "[PASS] Addr 16 readback correct (200)." {0 0 0};
    %jmp T_35.3;
T_35.2 ;
    %vpi_call/w 3 101 "$display", "[FAIL] Addr 16 mismatch! Got %d (Expected 200).", &PV<v00000247e298b730_0, 0, 32> {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000247e298b2d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000247e298b2d0_0, 0, 32;
T_35.3 ;
    %pushi/vec4 196, 0, 8;
    %store/vec4 v00000247e298c590_0, 0, 8;
    %wait E_00000247e25b6970;
    %load/vec4 v00000247e298b730_0;
    %parti/s 32, 0, 2;
    %cmpi/e 300, 0, 32;
    %jmp/0xz  T_35.4, 6;
    %vpi_call/w 3 109 "$display", "[PASS] Addr 196 readback correct (300)." {0 0 0};
    %jmp T_35.5;
T_35.4 ;
    %vpi_call/w 3 111 "$display", "[FAIL] Addr 196 mismatch! Got %d (Expected 300).", &PV<v00000247e298b730_0, 0, 32> {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000247e298b2d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000247e298b2d0_0, 0, 32;
T_35.5 ;
    %load/vec4 v00000247e298b2d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.6, 4;
    %vpi_call/w 3 115 "$display", "\012=== SUCCESS: Accumulator Depth Upgrade Verified! ===\012" {0 0 0};
    %jmp T_35.7;
T_35.6 ;
    %vpi_call/w 3 116 "$display", "\012=== FAILURE: Found %0d Errors ===\012", v00000247e298b2d0_0 {0 0 0};
T_35.7 ;
    %vpi_call/w 3 117 "$finish" {0 0 0};
    %end;
    .thread T_35;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "src/accumulator_tb.v";
    "src/accumulator_bank.v";
    "src/single_column_bank.v";
