Loading plugins phase: Elapsed time ==> 0s.205ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\asivanan\Desktop\FinalProject_MinSpec\Othello.cydsn\Othello.cyprj -d CY8C5868AXI-LP035 -s C:\Users\asivanan\Desktop\FinalProject_MinSpec\Othello.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.350ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.069ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Othello.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\asivanan\Desktop\FinalProject_MinSpec\Othello.cydsn\Othello.cyprj -dcpsoc3 Othello.v -verilog
======================================================================

======================================================================
Compiling:  Othello.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\asivanan\Desktop\FinalProject_MinSpec\Othello.cydsn\Othello.cyprj -dcpsoc3 Othello.v -verilog
======================================================================

======================================================================
Compiling:  Othello.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\asivanan\Desktop\FinalProject_MinSpec\Othello.cydsn\Othello.cyprj -dcpsoc3 -verilog Othello.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Dec 02 05:21:05 2016


======================================================================
Compiling:  Othello.v
Program  :   vpp
Options  :    -yv2 -q10 Othello.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Dec 02 05:21:05 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Othello.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Othello.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\asivanan\Desktop\FinalProject_MinSpec\Othello.cydsn\Othello.cyprj -dcpsoc3 -verilog Othello.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Dec 02 05:21:06 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\asivanan\Desktop\FinalProject_MinSpec\Othello.cydsn\codegentemp\Othello.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\asivanan\Desktop\FinalProject_MinSpec\Othello.cydsn\codegentemp\Othello.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Othello.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\asivanan\Desktop\FinalProject_MinSpec\Othello.cydsn\Othello.cyprj -dcpsoc3 -verilog Othello.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Dec 02 05:21:06 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\asivanan\Desktop\FinalProject_MinSpec\Othello.cydsn\codegentemp\Othello.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\asivanan\Desktop\FinalProject_MinSpec\Othello.cydsn\codegentemp\Othello.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_7
	Net_8
	Net_9
	Net_10
	Net_11
	Net_14
	Net_15
	Net_16
	Net_17
	Net_18
	\LED_Update_Timer:Net_260\
	Net_29
	\LED_Update_Timer:Net_53\
	\LED_Update_Timer:TimerUDB:ctrl_ten\
	\LED_Update_Timer:TimerUDB:ctrl_cmode_0\
	\LED_Update_Timer:TimerUDB:ctrl_tmode_1\
	\LED_Update_Timer:TimerUDB:ctrl_tmode_0\
	\LED_Update_Timer:TimerUDB:ctrl_ic_1\
	\LED_Update_Timer:TimerUDB:ctrl_ic_0\
	Net_28
	\LED_Update_Timer:TimerUDB:zeros_3\
	\LED_Update_Timer:TimerUDB:zeros_2\
	\LED_Update_Timer:Net_102\
	\LED_Update_Timer:Net_266\
	Net_43
	Net_45
	Net_46
	Net_47
	Net_48
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	\Cursor_Update_Timer:Net_260\
	Net_71
	Net_76
	\Cursor_Update_Timer:Net_53\
	\Cursor_Update_Timer:TimerUDB:ctrl_ten\
	\Cursor_Update_Timer:TimerUDB:ctrl_cmode_0\
	\Cursor_Update_Timer:TimerUDB:ctrl_tmode_1\
	\Cursor_Update_Timer:TimerUDB:ctrl_tmode_0\
	\Cursor_Update_Timer:TimerUDB:ctrl_ic_1\
	\Cursor_Update_Timer:TimerUDB:ctrl_ic_0\
	Net_75
	\Cursor_Update_Timer:TimerUDB:zeros_3\
	\Cursor_Update_Timer:TimerUDB:zeros_2\
	\Cursor_Update_Timer:Net_102\
	\Cursor_Update_Timer:Net_266\
	\Packet_Uart:BUART:reset_sr\
	\Packet_Uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\Packet_Uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\Packet_Uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\Packet_Uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_118
	\Packet_Uart:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\Packet_Uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\Packet_Uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\Packet_Uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\Packet_Uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\Packet_Uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\Packet_Uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\Packet_Uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\Packet_Uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\Packet_Uart:BUART:sRX:MODULE_5:g1:a0:xeq\
	\Packet_Uart:BUART:sRX:MODULE_5:g1:a0:xlt\
	\Packet_Uart:BUART:sRX:MODULE_5:g1:a0:xlte\
	\Packet_Uart:BUART:sRX:MODULE_5:g1:a0:xgt\
	\Packet_Uart:BUART:sRX:MODULE_5:g1:a0:xgte\
	\Packet_Uart:BUART:sRX:MODULE_5:lt\
	\Packet_Uart:BUART:sRX:MODULE_5:eq\
	\Packet_Uart:BUART:sRX:MODULE_5:gt\
	\Packet_Uart:BUART:sRX:MODULE_5:gte\
	\Packet_Uart:BUART:sRX:MODULE_5:lte\
	\tx_sender:Net_260\
	Net_159
	\tx_sender:Net_53\
	\tx_sender:TimerUDB:ctrl_ten\
	\tx_sender:TimerUDB:ctrl_cmode_0\
	\tx_sender:TimerUDB:ctrl_tmode_1\
	\tx_sender:TimerUDB:ctrl_tmode_0\
	\tx_sender:TimerUDB:ctrl_ic_1\
	\tx_sender:TimerUDB:ctrl_ic_0\
	Net_158
	\tx_sender:TimerUDB:zeros_3\
	\tx_sender:Net_102\
	\tx_sender:Net_266\
	Net_170
	Net_171
	Net_172
	Net_174
	Net_175
	Net_176
	Net_177
	\emFile_1:SPI0:BSPIM:mosi_after_ld\
	\emFile_1:SPI0:BSPIM:so_send\
	\emFile_1:SPI0:BSPIM:mosi_cpha_1\
	\emFile_1:SPI0:BSPIM:pre_mosi\
	\emFile_1:SPI0:BSPIM:dpcounter_zero\
	\emFile_1:SPI0:BSPIM:control_7\
	\emFile_1:SPI0:BSPIM:control_6\
	\emFile_1:SPI0:BSPIM:control_5\
	\emFile_1:SPI0:BSPIM:control_4\
	\emFile_1:SPI0:BSPIM:control_3\
	\emFile_1:SPI0:BSPIM:control_2\
	\emFile_1:SPI0:BSPIM:control_1\
	\emFile_1:SPI0:BSPIM:control_0\
	\emFile_1:SPI0:Net_253\
	\emFile_1:Net_2\


Deleted 120 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__R1_net_0
Aliasing tmpOE__G1_net_0 to tmpOE__R1_net_0
Aliasing tmpOE__B1_net_0 to tmpOE__R1_net_0
Aliasing tmpOE__A_net_0 to tmpOE__R1_net_0
Aliasing tmpOE__B_net_0 to tmpOE__R1_net_0
Aliasing tmpOE__C_net_0 to tmpOE__R1_net_0
Aliasing tmpOE__CLK_net_0 to tmpOE__R1_net_0
Aliasing tmpOE__LAT_net_0 to tmpOE__R1_net_0
Aliasing tmpOE__OE_net_0 to tmpOE__R1_net_0
Aliasing \RGB_1:clk\ to zero
Aliasing \RGB_1:rst\ to zero
Aliasing \CBA_Row:clk\ to zero
Aliasing \CBA_Row:rst\ to zero
Aliasing Net_23 to zero
Aliasing \LED_Update_Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \LED_Update_Timer:TimerUDB:trigger_enable\ to tmpOE__R1_net_0
Aliasing \LED_Update_Timer:TimerUDB:status_6\ to zero
Aliasing \LED_Update_Timer:TimerUDB:status_5\ to zero
Aliasing \LED_Update_Timer:TimerUDB:status_4\ to zero
Aliasing \LED_Update_Timer:TimerUDB:status_0\ to \LED_Update_Timer:TimerUDB:tc_i\
Aliasing \RGB_2:clk\ to zero
Aliasing \RGB_2:rst\ to zero
Aliasing tmpOE__R2_net_0 to tmpOE__R1_net_0
Aliasing tmpOE__G2_net_0 to tmpOE__R1_net_0
Aliasing tmpOE__B2_net_0 to tmpOE__R1_net_0
Aliasing \USBUART:tmpOE__Dm_net_0\ to tmpOE__R1_net_0
Aliasing \USBUART:tmpOE__Dp_net_0\ to tmpOE__R1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_6\ to tmpOE__R1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_5\ to tmpOE__R1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_4\ to tmpOE__R1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_3\ to tmpOE__R1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_2\ to tmpOE__R1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_1\ to tmpOE__R1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_0\ to tmpOE__R1_net_0
Aliasing Net_55 to zero
Aliasing \Cursor_Update_Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Cursor_Update_Timer:TimerUDB:trigger_enable\ to tmpOE__R1_net_0
Aliasing \Cursor_Update_Timer:TimerUDB:status_6\ to zero
Aliasing \Cursor_Update_Timer:TimerUDB:status_5\ to zero
Aliasing \Cursor_Update_Timer:TimerUDB:status_4\ to zero
Aliasing \Cursor_Update_Timer:TimerUDB:status_0\ to \Cursor_Update_Timer:TimerUDB:tc_i\
Aliasing \Packet_Uart:BUART:tx_hd_send_break\ to zero
Aliasing \Packet_Uart:BUART:HalfDuplexSend\ to zero
Aliasing \Packet_Uart:BUART:FinalParityType_1\ to zero
Aliasing \Packet_Uart:BUART:FinalParityType_0\ to zero
Aliasing \Packet_Uart:BUART:FinalAddrMode_2\ to zero
Aliasing \Packet_Uart:BUART:FinalAddrMode_1\ to zero
Aliasing \Packet_Uart:BUART:FinalAddrMode_0\ to zero
Aliasing \Packet_Uart:BUART:tx_ctrl_mark\ to zero
Aliasing \Packet_Uart:BUART:tx_status_6\ to zero
Aliasing \Packet_Uart:BUART:tx_status_5\ to zero
Aliasing \Packet_Uart:BUART:tx_status_4\ to zero
Aliasing \Packet_Uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__R1_net_0
Aliasing \Packet_Uart:BUART:sRX:s23Poll:MODIN2_1\ to \Packet_Uart:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \Packet_Uart:BUART:sRX:s23Poll:MODIN2_0\ to \Packet_Uart:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \Packet_Uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \Packet_Uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__R1_net_0
Aliasing \Packet_Uart:BUART:sRX:s23Poll:MODIN3_1\ to \Packet_Uart:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \Packet_Uart:BUART:sRX:s23Poll:MODIN3_0\ to \Packet_Uart:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \Packet_Uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__R1_net_0
Aliasing \Packet_Uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \Packet_Uart:BUART:rx_status_1\ to zero
Aliasing \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:newa_3\ to zero
Aliasing \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__R1_net_0
Aliasing \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__R1_net_0
Aliasing \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \Packet_Uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__R1_net_0
Aliasing tmpOE__Packet_RX_net_0 to tmpOE__R1_net_0
Aliasing tmpOE__Packet_TX_net_0 to tmpOE__R1_net_0
Aliasing Net_130 to zero
Aliasing \tx_sender:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \tx_sender:TimerUDB:trigger_enable\ to tmpOE__R1_net_0
Aliasing \tx_sender:TimerUDB:status_6\ to zero
Aliasing \tx_sender:TimerUDB:status_5\ to zero
Aliasing \tx_sender:TimerUDB:status_4\ to zero
Aliasing \tx_sender:TimerUDB:status_0\ to \tx_sender:TimerUDB:tc_i\
Aliasing \tx_packet_allow:clk\ to zero
Aliasing \tx_packet_allow:rst\ to zero
Aliasing \emFile_1:SPI0:BSPIM:pol_supprt\ to zero
Aliasing \emFile_1:SPI0:BSPIM:tx_status_3\ to \emFile_1:SPI0:BSPIM:load_rx_data\
Aliasing \emFile_1:SPI0:BSPIM:tx_status_6\ to zero
Aliasing \emFile_1:SPI0:BSPIM:tx_status_5\ to zero
Aliasing \emFile_1:SPI0:BSPIM:rx_status_3\ to zero
Aliasing \emFile_1:SPI0:BSPIM:rx_status_2\ to zero
Aliasing \emFile_1:SPI0:BSPIM:rx_status_1\ to zero
Aliasing \emFile_1:SPI0:BSPIM:rx_status_0\ to zero
Aliasing \emFile_1:SPI0:Net_274\ to zero
Aliasing \emFile_1:tmpOE__mosi0_net_0\ to tmpOE__R1_net_0
Aliasing \emFile_1:tmpOE__miso0_net_0\ to tmpOE__R1_net_0
Aliasing \emFile_1:tmpOE__sclk0_net_0\ to tmpOE__R1_net_0
Aliasing \emFile_1:tmpOE__SPI0_CS_net_0\ to tmpOE__R1_net_0
Aliasing \LED_Update_Timer:TimerUDB:capture_last\\D\ to zero
Aliasing \LED_Update_Timer:TimerUDB:hwEnable_reg\\D\ to \LED_Update_Timer:TimerUDB:run_mode\
Aliasing \LED_Update_Timer:TimerUDB:capture_out_reg_i\\D\ to \LED_Update_Timer:TimerUDB:capt_fifo_load_int\
Aliasing \Cursor_Update_Timer:TimerUDB:capture_last\\D\ to zero
Aliasing \Cursor_Update_Timer:TimerUDB:hwEnable_reg\\D\ to \Cursor_Update_Timer:TimerUDB:run_mode\
Aliasing \Cursor_Update_Timer:TimerUDB:capture_out_reg_i\\D\ to \Cursor_Update_Timer:TimerUDB:capt_fifo_load_int\
Aliasing \Packet_Uart:BUART:reset_reg\\D\ to zero
Aliasing \Packet_Uart:BUART:rx_break_status\\D\ to zero
Aliasing \tx_sender:TimerUDB:capture_last\\D\ to zero
Aliasing \tx_sender:TimerUDB:hwEnable_reg\\D\ to \tx_sender:TimerUDB:run_mode\
Aliasing \tx_sender:TimerUDB:capture_out_reg_i\\D\ to \tx_sender:TimerUDB:capt_fifo_load_int\
Aliasing \emFile_1:SPI0:BSPIM:so_send_reg\\D\ to zero
Aliasing \emFile_1:SPI0:BSPIM:dpcounter_one_reg\\D\ to \emFile_1:SPI0:BSPIM:load_rx_data\
Removing Rhs of wire Net_1[2] = \RGB_1:control_out_0\[64]
Removing Rhs of wire Net_1[2] = \RGB_1:control_0\[85]
Removing Lhs of wire one[7] = tmpOE__R1_net_0[1]
Removing Lhs of wire tmpOE__G1_net_0[10] = tmpOE__R1_net_0[1]
Removing Rhs of wire Net_2[11] = \RGB_1:control_out_1\[65]
Removing Rhs of wire Net_2[11] = \RGB_1:control_1\[84]
Removing Lhs of wire tmpOE__B1_net_0[17] = tmpOE__R1_net_0[1]
Removing Rhs of wire Net_3[18] = \RGB_1:control_out_2\[66]
Removing Rhs of wire Net_3[18] = \RGB_1:control_2\[83]
Removing Lhs of wire tmpOE__A_net_0[24] = tmpOE__R1_net_0[1]
Removing Rhs of wire Net_4[25] = \CBA_Row:control_out_0\[88]
Removing Rhs of wire Net_4[25] = \CBA_Row:control_0\[109]
Removing Lhs of wire tmpOE__B_net_0[31] = tmpOE__R1_net_0[1]
Removing Rhs of wire Net_5[32] = \CBA_Row:control_out_1\[89]
Removing Rhs of wire Net_5[32] = \CBA_Row:control_1\[108]
Removing Lhs of wire tmpOE__C_net_0[38] = tmpOE__R1_net_0[1]
Removing Rhs of wire Net_6[39] = \CBA_Row:control_out_2\[90]
Removing Rhs of wire Net_6[39] = \CBA_Row:control_2\[107]
Removing Lhs of wire tmpOE__CLK_net_0[45] = tmpOE__R1_net_0[1]
Removing Lhs of wire tmpOE__LAT_net_0[51] = tmpOE__R1_net_0[1]
Removing Lhs of wire tmpOE__OE_net_0[57] = tmpOE__R1_net_0[1]
Removing Lhs of wire \RGB_1:clk\[62] = zero[6]
Removing Lhs of wire \RGB_1:rst\[63] = zero[6]
Removing Lhs of wire \CBA_Row:clk\[86] = zero[6]
Removing Lhs of wire \CBA_Row:rst\[87] = zero[6]
Removing Lhs of wire Net_23[112] = zero[6]
Removing Rhs of wire Net_24[114] = \LED_Update_Timer:Net_55\[115]
Removing Lhs of wire \LED_Update_Timer:TimerUDB:ctrl_enable\[131] = \LED_Update_Timer:TimerUDB:control_7\[123]
Removing Lhs of wire \LED_Update_Timer:TimerUDB:ctrl_cmode_1\[133] = zero[6]
Removing Rhs of wire \LED_Update_Timer:TimerUDB:timer_enable\[142] = \LED_Update_Timer:TimerUDB:runmode_enable\[154]
Removing Rhs of wire \LED_Update_Timer:TimerUDB:run_mode\[143] = \LED_Update_Timer:TimerUDB:hwEnable\[144]
Removing Lhs of wire \LED_Update_Timer:TimerUDB:run_mode\[143] = \LED_Update_Timer:TimerUDB:control_7\[123]
Removing Lhs of wire \LED_Update_Timer:TimerUDB:trigger_enable\[146] = tmpOE__R1_net_0[1]
Removing Lhs of wire \LED_Update_Timer:TimerUDB:tc_i\[148] = \LED_Update_Timer:TimerUDB:status_tc\[145]
Removing Lhs of wire \LED_Update_Timer:TimerUDB:capt_fifo_load_int\[153] = \LED_Update_Timer:TimerUDB:capt_fifo_load\[141]
Removing Lhs of wire \LED_Update_Timer:TimerUDB:status_6\[156] = zero[6]
Removing Lhs of wire \LED_Update_Timer:TimerUDB:status_5\[157] = zero[6]
Removing Lhs of wire \LED_Update_Timer:TimerUDB:status_4\[158] = zero[6]
Removing Lhs of wire \LED_Update_Timer:TimerUDB:status_0\[159] = \LED_Update_Timer:TimerUDB:status_tc\[145]
Removing Lhs of wire \LED_Update_Timer:TimerUDB:status_1\[160] = \LED_Update_Timer:TimerUDB:capt_fifo_load\[141]
Removing Rhs of wire \LED_Update_Timer:TimerUDB:status_2\[161] = \LED_Update_Timer:TimerUDB:fifo_full\[162]
Removing Rhs of wire \LED_Update_Timer:TimerUDB:status_3\[163] = \LED_Update_Timer:TimerUDB:fifo_nempty\[164]
Removing Lhs of wire \LED_Update_Timer:TimerUDB:cs_addr_2\[166] = zero[6]
Removing Lhs of wire \LED_Update_Timer:TimerUDB:cs_addr_1\[167] = \LED_Update_Timer:TimerUDB:trig_reg\[155]
Removing Lhs of wire \LED_Update_Timer:TimerUDB:cs_addr_0\[168] = \LED_Update_Timer:TimerUDB:per_zero\[147]
Removing Lhs of wire \RGB_2:clk\[252] = zero[6]
Removing Lhs of wire \RGB_2:rst\[253] = zero[6]
Removing Rhs of wire Net_44[254] = \RGB_2:control_out_0\[255]
Removing Rhs of wire Net_44[254] = \RGB_2:control_0\[278]
Removing Rhs of wire Net_41[256] = \RGB_2:control_out_1\[257]
Removing Rhs of wire Net_41[256] = \RGB_2:control_1\[277]
Removing Rhs of wire Net_42[258] = \RGB_2:control_out_2\[259]
Removing Rhs of wire Net_42[258] = \RGB_2:control_2\[276]
Removing Lhs of wire tmpOE__R2_net_0[280] = tmpOE__R1_net_0[1]
Removing Lhs of wire tmpOE__G2_net_0[286] = tmpOE__R1_net_0[1]
Removing Lhs of wire tmpOE__B2_net_0[292] = tmpOE__R1_net_0[1]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[300] = tmpOE__R1_net_0[1]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[307] = tmpOE__R1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[360] = tmpOE__R1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[361] = tmpOE__R1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[362] = tmpOE__R1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[363] = tmpOE__R1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[364] = tmpOE__R1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[365] = tmpOE__R1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[366] = tmpOE__R1_net_0[1]
Removing Lhs of wire Net_55[385] = zero[6]
Removing Lhs of wire \Cursor_Update_Timer:TimerUDB:ctrl_enable\[404] = \Cursor_Update_Timer:TimerUDB:control_7\[396]
Removing Lhs of wire \Cursor_Update_Timer:TimerUDB:ctrl_cmode_1\[406] = zero[6]
Removing Rhs of wire \Cursor_Update_Timer:TimerUDB:timer_enable\[415] = \Cursor_Update_Timer:TimerUDB:runmode_enable\[427]
Removing Rhs of wire \Cursor_Update_Timer:TimerUDB:run_mode\[416] = \Cursor_Update_Timer:TimerUDB:hwEnable\[417]
Removing Lhs of wire \Cursor_Update_Timer:TimerUDB:run_mode\[416] = \Cursor_Update_Timer:TimerUDB:control_7\[396]
Removing Lhs of wire \Cursor_Update_Timer:TimerUDB:trigger_enable\[419] = tmpOE__R1_net_0[1]
Removing Lhs of wire \Cursor_Update_Timer:TimerUDB:tc_i\[421] = \Cursor_Update_Timer:TimerUDB:status_tc\[418]
Removing Lhs of wire \Cursor_Update_Timer:TimerUDB:capt_fifo_load_int\[426] = \Cursor_Update_Timer:TimerUDB:capt_fifo_load\[414]
Removing Lhs of wire \Cursor_Update_Timer:TimerUDB:status_6\[429] = zero[6]
Removing Lhs of wire \Cursor_Update_Timer:TimerUDB:status_5\[430] = zero[6]
Removing Lhs of wire \Cursor_Update_Timer:TimerUDB:status_4\[431] = zero[6]
Removing Lhs of wire \Cursor_Update_Timer:TimerUDB:status_0\[432] = \Cursor_Update_Timer:TimerUDB:status_tc\[418]
Removing Lhs of wire \Cursor_Update_Timer:TimerUDB:status_1\[433] = \Cursor_Update_Timer:TimerUDB:capt_fifo_load\[414]
Removing Rhs of wire \Cursor_Update_Timer:TimerUDB:status_2\[434] = \Cursor_Update_Timer:TimerUDB:fifo_full\[435]
Removing Rhs of wire \Cursor_Update_Timer:TimerUDB:status_3\[436] = \Cursor_Update_Timer:TimerUDB:fifo_nempty\[437]
Removing Lhs of wire \Cursor_Update_Timer:TimerUDB:cs_addr_2\[439] = zero[6]
Removing Lhs of wire \Cursor_Update_Timer:TimerUDB:cs_addr_1\[440] = \Cursor_Update_Timer:TimerUDB:trig_reg\[428]
Removing Lhs of wire \Cursor_Update_Timer:TimerUDB:cs_addr_0\[441] = \Cursor_Update_Timer:TimerUDB:per_zero\[420]
Removing Lhs of wire \Packet_Uart:Net_61\[526] = \Packet_Uart:Net_9\[525]
Removing Lhs of wire \Packet_Uart:BUART:tx_hd_send_break\[530] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:HalfDuplexSend\[531] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:FinalParityType_1\[532] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:FinalParityType_0\[533] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:FinalAddrMode_2\[534] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:FinalAddrMode_1\[535] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:FinalAddrMode_0\[536] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:tx_ctrl_mark\[537] = zero[6]
Removing Rhs of wire Net_186[542] = \Packet_Uart:BUART:tx_interrupt_out\[543]
Removing Rhs of wire Net_123[544] = \Packet_Uart:BUART:rx_interrupt_out\[545]
Removing Rhs of wire \Packet_Uart:BUART:tx_bitclk_enable_pre\[549] = \Packet_Uart:BUART:tx_bitclk_dp\[585]
Removing Lhs of wire \Packet_Uart:BUART:tx_counter_tc\[595] = \Packet_Uart:BUART:tx_counter_dp\[586]
Removing Lhs of wire \Packet_Uart:BUART:tx_status_6\[596] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:tx_status_5\[597] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:tx_status_4\[598] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:tx_status_1\[600] = \Packet_Uart:BUART:tx_fifo_empty\[563]
Removing Lhs of wire \Packet_Uart:BUART:tx_status_3\[602] = \Packet_Uart:BUART:tx_fifo_notfull\[562]
Removing Rhs of wire \Packet_Uart:BUART:rx_count7_bit8_wire\[662] = \Packet_Uart:BUART:rx_count7_bit8\[663]
Removing Lhs of wire \Packet_Uart:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[671] = \Packet_Uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[682]
Removing Lhs of wire \Packet_Uart:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[673] = \Packet_Uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[683]
Removing Lhs of wire \Packet_Uart:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[674] = \Packet_Uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[699]
Removing Lhs of wire \Packet_Uart:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[675] = \Packet_Uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[713]
Removing Lhs of wire \Packet_Uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[676] = \Packet_Uart:BUART:sRX:s23Poll:MODIN1_1\[677]
Removing Lhs of wire \Packet_Uart:BUART:sRX:s23Poll:MODIN1_1\[677] = \Packet_Uart:BUART:pollcount_1\[669]
Removing Lhs of wire \Packet_Uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[678] = \Packet_Uart:BUART:sRX:s23Poll:MODIN1_0\[679]
Removing Lhs of wire \Packet_Uart:BUART:sRX:s23Poll:MODIN1_0\[679] = \Packet_Uart:BUART:pollcount_0\[672]
Removing Lhs of wire \Packet_Uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[685] = tmpOE__R1_net_0[1]
Removing Lhs of wire \Packet_Uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[686] = tmpOE__R1_net_0[1]
Removing Lhs of wire \Packet_Uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[687] = \Packet_Uart:BUART:pollcount_1\[669]
Removing Lhs of wire \Packet_Uart:BUART:sRX:s23Poll:MODIN2_1\[688] = \Packet_Uart:BUART:pollcount_1\[669]
Removing Lhs of wire \Packet_Uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[689] = \Packet_Uart:BUART:pollcount_0\[672]
Removing Lhs of wire \Packet_Uart:BUART:sRX:s23Poll:MODIN2_0\[690] = \Packet_Uart:BUART:pollcount_0\[672]
Removing Lhs of wire \Packet_Uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[691] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[692] = tmpOE__R1_net_0[1]
Removing Lhs of wire \Packet_Uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[693] = \Packet_Uart:BUART:pollcount_1\[669]
Removing Lhs of wire \Packet_Uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[694] = \Packet_Uart:BUART:pollcount_0\[672]
Removing Lhs of wire \Packet_Uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[695] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[696] = tmpOE__R1_net_0[1]
Removing Lhs of wire \Packet_Uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[701] = \Packet_Uart:BUART:pollcount_1\[669]
Removing Lhs of wire \Packet_Uart:BUART:sRX:s23Poll:MODIN3_1\[702] = \Packet_Uart:BUART:pollcount_1\[669]
Removing Lhs of wire \Packet_Uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[703] = \Packet_Uart:BUART:pollcount_0\[672]
Removing Lhs of wire \Packet_Uart:BUART:sRX:s23Poll:MODIN3_0\[704] = \Packet_Uart:BUART:pollcount_0\[672]
Removing Lhs of wire \Packet_Uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[705] = tmpOE__R1_net_0[1]
Removing Lhs of wire \Packet_Uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[706] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[707] = \Packet_Uart:BUART:pollcount_1\[669]
Removing Lhs of wire \Packet_Uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[708] = \Packet_Uart:BUART:pollcount_0\[672]
Removing Lhs of wire \Packet_Uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[709] = tmpOE__R1_net_0[1]
Removing Lhs of wire \Packet_Uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[710] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:rx_status_1\[717] = zero[6]
Removing Rhs of wire \Packet_Uart:BUART:rx_status_2\[718] = \Packet_Uart:BUART:rx_parity_error_status\[719]
Removing Rhs of wire \Packet_Uart:BUART:rx_status_3\[720] = \Packet_Uart:BUART:rx_stop_bit_error\[721]
Removing Lhs of wire \Packet_Uart:BUART:sRX:cmp_vv_vv_MODGEN_4\[731] = \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:lta_0\[779]
Removing Lhs of wire \Packet_Uart:BUART:sRX:cmp_vv_vv_MODGEN_5\[735] = \Packet_Uart:BUART:sRX:MODULE_5:g1:a0:xneq\[801]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:newa_6\[736] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:newa_5\[737] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:newa_4\[738] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:newa_3\[739] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:newa_2\[740] = \Packet_Uart:BUART:sRX:MODIN4_6\[741]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODIN4_6\[741] = \Packet_Uart:BUART:rx_count_6\[658]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:newa_1\[742] = \Packet_Uart:BUART:sRX:MODIN4_5\[743]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODIN4_5\[743] = \Packet_Uart:BUART:rx_count_5\[659]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:newa_0\[744] = \Packet_Uart:BUART:sRX:MODIN4_4\[745]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODIN4_4\[745] = \Packet_Uart:BUART:rx_count_4\[660]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:newb_6\[746] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:newb_5\[747] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:newb_4\[748] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:newb_3\[749] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:newb_2\[750] = tmpOE__R1_net_0[1]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:newb_1\[751] = tmpOE__R1_net_0[1]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:newb_0\[752] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:dataa_6\[753] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:dataa_5\[754] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:dataa_4\[755] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:dataa_3\[756] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:dataa_2\[757] = \Packet_Uart:BUART:rx_count_6\[658]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:dataa_1\[758] = \Packet_Uart:BUART:rx_count_5\[659]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:dataa_0\[759] = \Packet_Uart:BUART:rx_count_4\[660]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:datab_6\[760] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:datab_5\[761] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:datab_4\[762] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:datab_3\[763] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:datab_2\[764] = tmpOE__R1_net_0[1]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:datab_1\[765] = tmpOE__R1_net_0[1]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_4:g2:a0:datab_0\[766] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_5:g1:a0:newa_0\[781] = \Packet_Uart:BUART:rx_postpoll\[616]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_5:g1:a0:newb_0\[782] = \Packet_Uart:BUART:rx_parity_bit\[734]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_5:g1:a0:dataa_0\[783] = \Packet_Uart:BUART:rx_postpoll\[616]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_5:g1:a0:datab_0\[784] = \Packet_Uart:BUART:rx_parity_bit\[734]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[785] = \Packet_Uart:BUART:rx_postpoll\[616]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[786] = \Packet_Uart:BUART:rx_parity_bit\[734]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[788] = tmpOE__R1_net_0[1]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[789] = \Packet_Uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[787]
Removing Lhs of wire \Packet_Uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[790] = \Packet_Uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[787]
Removing Lhs of wire tmpOE__Packet_RX_net_0[812] = tmpOE__R1_net_0[1]
Removing Lhs of wire tmpOE__Packet_TX_net_0[817] = tmpOE__R1_net_0[1]
Removing Lhs of wire Net_130[827] = zero[6]
Removing Rhs of wire Net_154[829] = \tx_sender:Net_55\[830]
Removing Lhs of wire \tx_sender:TimerUDB:ctrl_enable\[846] = \tx_sender:TimerUDB:control_7\[838]
Removing Lhs of wire \tx_sender:TimerUDB:ctrl_cmode_1\[848] = zero[6]
Removing Rhs of wire \tx_sender:TimerUDB:timer_enable\[857] = \tx_sender:TimerUDB:runmode_enable\[869]
Removing Rhs of wire \tx_sender:TimerUDB:run_mode\[858] = \tx_sender:TimerUDB:hwEnable\[859]
Removing Lhs of wire \tx_sender:TimerUDB:run_mode\[858] = \tx_sender:TimerUDB:control_7\[838]
Removing Lhs of wire \tx_sender:TimerUDB:trigger_enable\[861] = tmpOE__R1_net_0[1]
Removing Lhs of wire \tx_sender:TimerUDB:tc_i\[863] = \tx_sender:TimerUDB:status_tc\[860]
Removing Lhs of wire \tx_sender:TimerUDB:capt_fifo_load_int\[868] = \tx_sender:TimerUDB:capt_fifo_load\[856]
Removing Lhs of wire \tx_sender:TimerUDB:status_6\[871] = zero[6]
Removing Lhs of wire \tx_sender:TimerUDB:status_5\[872] = zero[6]
Removing Lhs of wire \tx_sender:TimerUDB:status_4\[873] = zero[6]
Removing Lhs of wire \tx_sender:TimerUDB:status_0\[874] = \tx_sender:TimerUDB:status_tc\[860]
Removing Lhs of wire \tx_sender:TimerUDB:status_1\[875] = \tx_sender:TimerUDB:capt_fifo_load\[856]
Removing Rhs of wire \tx_sender:TimerUDB:status_2\[876] = \tx_sender:TimerUDB:fifo_full\[877]
Removing Rhs of wire \tx_sender:TimerUDB:status_3\[878] = \tx_sender:TimerUDB:fifo_nempty\[879]
Removing Lhs of wire \tx_sender:TimerUDB:cs_addr_2\[881] = zero[6]
Removing Lhs of wire \tx_sender:TimerUDB:cs_addr_1\[882] = \tx_sender:TimerUDB:trig_reg\[870]
Removing Lhs of wire \tx_sender:TimerUDB:cs_addr_0\[883] = \tx_sender:TimerUDB:per_zero\[862]
Removing Lhs of wire \tx_packet_allow:clk\[1013] = zero[6]
Removing Lhs of wire \tx_packet_allow:rst\[1014] = zero[6]
Removing Rhs of wire Net_173[1015] = \tx_packet_allow:control_out_0\[1016]
Removing Rhs of wire Net_173[1015] = \tx_packet_allow:control_0\[1039]
Removing Lhs of wire \emFile_1:SPI0:Net_276\[1041] = \emFile_1:Net_19\[1042]
Removing Rhs of wire \emFile_1:SPI0:BSPIM:load_rx_data\[1045] = \emFile_1:SPI0:BSPIM:dpcounter_one\[1046]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:pol_supprt\[1047] = zero[6]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:miso_to_dp\[1048] = \emFile_1:SPI0:Net_244\[1049]
Removing Lhs of wire \emFile_1:SPI0:Net_244\[1049] = \emFile_1:Net_16\[1142]
Removing Rhs of wire \emFile_1:Net_10\[1053] = \emFile_1:SPI0:BSPIM:mosi_fin\[1054]
Removing Rhs of wire \emFile_1:Net_10\[1053] = \emFile_1:SPI0:BSPIM:mosi_cpha_0\[1055]
Removing Rhs of wire \emFile_1:SPI0:BSPIM:tx_status_1\[1076] = \emFile_1:SPI0:BSPIM:dpMOSI_fifo_empty\[1077]
Removing Rhs of wire \emFile_1:SPI0:BSPIM:tx_status_2\[1078] = \emFile_1:SPI0:BSPIM:dpMOSI_fifo_not_full\[1079]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:tx_status_3\[1080] = \emFile_1:SPI0:BSPIM:load_rx_data\[1045]
Removing Rhs of wire \emFile_1:SPI0:BSPIM:rx_status_4\[1082] = \emFile_1:SPI0:BSPIM:dpMISO_fifo_full\[1083]
Removing Rhs of wire \emFile_1:SPI0:BSPIM:rx_status_5\[1084] = \emFile_1:SPI0:BSPIM:dpMISO_fifo_not_empty\[1085]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:tx_status_6\[1087] = zero[6]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:tx_status_5\[1088] = zero[6]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:rx_status_3\[1089] = zero[6]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:rx_status_2\[1090] = zero[6]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:rx_status_1\[1091] = zero[6]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:rx_status_0\[1092] = zero[6]
Removing Lhs of wire \emFile_1:SPI0:Net_273\[1102] = zero[6]
Removing Lhs of wire \emFile_1:SPI0:Net_274\[1143] = zero[6]
Removing Lhs of wire \emFile_1:tmpOE__mosi0_net_0\[1145] = tmpOE__R1_net_0[1]
Removing Lhs of wire \emFile_1:tmpOE__miso0_net_0\[1152] = tmpOE__R1_net_0[1]
Removing Lhs of wire \emFile_1:tmpOE__sclk0_net_0\[1158] = tmpOE__R1_net_0[1]
Removing Lhs of wire \emFile_1:tmpOE__SPI0_CS_net_0\[1164] = tmpOE__R1_net_0[1]
Removing Lhs of wire \LED_Update_Timer:TimerUDB:capture_last\\D\[1169] = zero[6]
Removing Lhs of wire \LED_Update_Timer:TimerUDB:tc_reg_i\\D\[1170] = \LED_Update_Timer:TimerUDB:status_tc\[145]
Removing Lhs of wire \LED_Update_Timer:TimerUDB:hwEnable_reg\\D\[1171] = \LED_Update_Timer:TimerUDB:control_7\[123]
Removing Lhs of wire \LED_Update_Timer:TimerUDB:capture_out_reg_i\\D\[1172] = \LED_Update_Timer:TimerUDB:capt_fifo_load\[141]
Removing Lhs of wire \Cursor_Update_Timer:TimerUDB:capture_last\\D\[1173] = zero[6]
Removing Lhs of wire \Cursor_Update_Timer:TimerUDB:tc_reg_i\\D\[1174] = \Cursor_Update_Timer:TimerUDB:status_tc\[418]
Removing Lhs of wire \Cursor_Update_Timer:TimerUDB:hwEnable_reg\\D\[1175] = \Cursor_Update_Timer:TimerUDB:control_7\[396]
Removing Lhs of wire \Cursor_Update_Timer:TimerUDB:capture_out_reg_i\\D\[1176] = \Cursor_Update_Timer:TimerUDB:capt_fifo_load\[414]
Removing Lhs of wire \Packet_Uart:BUART:reset_reg\\D\[1177] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:rx_parity_error_pre\\D\[1202] = \Packet_Uart:BUART:rx_parity_error_pre\[729]
Removing Lhs of wire \Packet_Uart:BUART:rx_break_status\\D\[1203] = zero[6]
Removing Lhs of wire \tx_sender:TimerUDB:capture_last\\D\[1207] = zero[6]
Removing Lhs of wire \tx_sender:TimerUDB:tc_reg_i\\D\[1208] = \tx_sender:TimerUDB:status_tc\[860]
Removing Lhs of wire \tx_sender:TimerUDB:hwEnable_reg\\D\[1209] = \tx_sender:TimerUDB:control_7\[838]
Removing Lhs of wire \tx_sender:TimerUDB:capture_out_reg_i\\D\[1210] = \tx_sender:TimerUDB:capt_fifo_load\[856]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:so_send_reg\\D\[1211] = zero[6]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:mosi_reg\\D\[1218] = \emFile_1:SPI0:BSPIM:mosi_pre_reg\[1069]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:dpcounter_one_reg\\D\[1220] = \emFile_1:SPI0:BSPIM:load_rx_data\[1045]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\\D\[1221] = \emFile_1:SPI0:BSPIM:mosi_from_dp\[1059]

------------------------------------------------------
Aliased 0 equations, 247 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__R1_net_0' (cost = 0):
tmpOE__R1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Update_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\LED_Update_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Update_Timer:TimerUDB:timer_enable\' (cost = 0):
\LED_Update_Timer:TimerUDB:timer_enable\ <= (\LED_Update_Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Cursor_Update_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\Cursor_Update_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Cursor_Update_Timer:TimerUDB:timer_enable\' (cost = 0):
\Cursor_Update_Timer:TimerUDB:timer_enable\ <= (\Cursor_Update_Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Packet_Uart:BUART:rx_addressmatch\' (cost = 0):
\Packet_Uart:BUART:rx_addressmatch\ <= (\Packet_Uart:BUART:rx_addressmatch2\
	OR \Packet_Uart:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Packet_Uart:BUART:rx_bitclk_pre\' (cost = 2):
\Packet_Uart:BUART:rx_bitclk_pre\ <= ((not \Packet_Uart:BUART:rx_count_3\ and not \Packet_Uart:BUART:rx_count_2\ and not \Packet_Uart:BUART:rx_count_1\ and not \Packet_Uart:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Packet_Uart:BUART:rx_bitclk_pre16x\' (cost = 2):
\Packet_Uart:BUART:rx_bitclk_pre16x\ <= ((not \Packet_Uart:BUART:rx_count_3\ and \Packet_Uart:BUART:rx_count_2\ and \Packet_Uart:BUART:rx_count_1\ and \Packet_Uart:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Packet_Uart:BUART:rx_poll_bit1\' (cost = 2):
\Packet_Uart:BUART:rx_poll_bit1\ <= ((not \Packet_Uart:BUART:rx_count_3\ and not \Packet_Uart:BUART:rx_count_2\ and not \Packet_Uart:BUART:rx_count_1\ and not \Packet_Uart:BUART:rx_count7_bit8_wire\ and \Packet_Uart:BUART:rx_count_0\)
	OR (not \Packet_Uart:BUART:rx_count_2\ and not \Packet_Uart:BUART:rx_count_1\ and not \Packet_Uart:BUART:rx_count_0\ and \Packet_Uart:BUART:rx_count_3\ and \Packet_Uart:BUART:rx_count7_bit8_wire\));

Note:  Expanding virtual equation for '\Packet_Uart:BUART:rx_poll_bit2\' (cost = 2):
\Packet_Uart:BUART:rx_poll_bit2\ <= ((not \Packet_Uart:BUART:rx_count_3\ and not \Packet_Uart:BUART:rx_count_2\ and not \Packet_Uart:BUART:rx_count_1\ and not \Packet_Uart:BUART:rx_count_0\ and not \Packet_Uart:BUART:rx_count7_bit8_wire\)
	OR (not \Packet_Uart:BUART:rx_count_3\ and \Packet_Uart:BUART:rx_count_2\ and \Packet_Uart:BUART:rx_count_1\ and \Packet_Uart:BUART:rx_count_0\ and \Packet_Uart:BUART:rx_count7_bit8_wire\));

Note:  Expanding virtual equation for '\Packet_Uart:BUART:pollingrange\' (cost = 24):
\Packet_Uart:BUART:pollingrange\ <= ((not \Packet_Uart:BUART:rx_count_3\ and not \Packet_Uart:BUART:rx_count_2\ and not \Packet_Uart:BUART:rx_count_1\ and not \Packet_Uart:BUART:rx_count7_bit8_wire\)
	OR (not \Packet_Uart:BUART:rx_count_3\ and \Packet_Uart:BUART:rx_count_2\ and \Packet_Uart:BUART:rx_count_1\ and \Packet_Uart:BUART:rx_count_0\ and \Packet_Uart:BUART:rx_count7_bit8_wire\)
	OR (not \Packet_Uart:BUART:rx_count_2\ and not \Packet_Uart:BUART:rx_count_1\ and not \Packet_Uart:BUART:rx_count_0\ and \Packet_Uart:BUART:rx_count_3\ and \Packet_Uart:BUART:rx_count7_bit8_wire\));

Note:  Expanding virtual equation for '\Packet_Uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Packet_Uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Packet_Uart:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\Packet_Uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\Packet_Uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \Packet_Uart:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\Packet_Uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\Packet_Uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Packet_Uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\Packet_Uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\Packet_Uart:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Packet_Uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\Packet_Uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \Packet_Uart:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Packet_Uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\Packet_Uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Packet_Uart:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\Packet_Uart:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Packet_Uart:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\Packet_Uart:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Packet_Uart:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\Packet_Uart:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Packet_Uart:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\Packet_Uart:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Packet_Uart:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\Packet_Uart:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Packet_Uart:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\Packet_Uart:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Packet_Uart:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\Packet_Uart:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Packet_Uart:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\Packet_Uart:BUART:sRX:MODULE_4:g2:a0:gta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Packet_Uart:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 0):
\Packet_Uart:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= (not \Packet_Uart:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Packet_Uart:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\Packet_Uart:BUART:sRX:MODULE_4:g2:a0:gta_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\Packet_Uart:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\Packet_Uart:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= (not \Packet_Uart:BUART:rx_count_5\
	OR not \Packet_Uart:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Packet_Uart:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\Packet_Uart:BUART:sRX:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Packet_Uart:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 7):
\Packet_Uart:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= (not \Packet_Uart:BUART:rx_count_5\
	OR not \Packet_Uart:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\tx_sender:TimerUDB:fifo_load_polarized\' (cost = 0):
\tx_sender:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\tx_sender:TimerUDB:timer_enable\' (cost = 0):
\tx_sender:TimerUDB:timer_enable\ <= (\tx_sender:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\emFile_1:SPI0:BSPIM:load_rx_data\' (cost = 1):
\emFile_1:SPI0:BSPIM:load_rx_data\ <= ((not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_2\ and not \emFile_1:SPI0:BSPIM:count_1\ and \emFile_1:SPI0:BSPIM:count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Packet_Uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\Packet_Uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \Packet_Uart:BUART:pollcount_1\ and not \Packet_Uart:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Packet_Uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\Packet_Uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \Packet_Uart:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Packet_Uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 6):
\Packet_Uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \Packet_Uart:BUART:pollcount_0\ and \Packet_Uart:BUART:pollcount_1\)
	OR (not \Packet_Uart:BUART:pollcount_1\ and \Packet_Uart:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Packet_Uart:BUART:rx_postpoll\' (cost = 72):
\Packet_Uart:BUART:rx_postpoll\ <= (\Packet_Uart:BUART:pollcount_1\
	OR (Net_99 and \Packet_Uart:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Packet_Uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Packet_Uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \Packet_Uart:BUART:pollcount_1\ and not Net_99 and not \Packet_Uart:BUART:rx_parity_bit\)
	OR (not \Packet_Uart:BUART:pollcount_1\ and not \Packet_Uart:BUART:pollcount_0\ and not \Packet_Uart:BUART:rx_parity_bit\)
	OR (\Packet_Uart:BUART:pollcount_1\ and \Packet_Uart:BUART:rx_parity_bit\)
	OR (Net_99 and \Packet_Uart:BUART:pollcount_0\ and \Packet_Uart:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Packet_Uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\Packet_Uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \Packet_Uart:BUART:pollcount_1\ and not Net_99 and not \Packet_Uart:BUART:rx_parity_bit\)
	OR (not \Packet_Uart:BUART:pollcount_1\ and not \Packet_Uart:BUART:pollcount_0\ and not \Packet_Uart:BUART:rx_parity_bit\)
	OR (\Packet_Uart:BUART:pollcount_1\ and \Packet_Uart:BUART:rx_parity_bit\)
	OR (Net_99 and \Packet_Uart:BUART:pollcount_0\ and \Packet_Uart:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 40 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LED_Update_Timer:TimerUDB:capt_fifo_load\ to zero
Aliasing \Cursor_Update_Timer:TimerUDB:capt_fifo_load\ to zero
Aliasing \Packet_Uart:BUART:rx_status_0\ to zero
Aliasing \Packet_Uart:BUART:rx_status_6\ to zero
Aliasing \tx_sender:TimerUDB:capt_fifo_load\ to zero
Aliasing \Packet_Uart:BUART:rx_markspace_status\\D\ to zero
Aliasing \Packet_Uart:BUART:rx_parity_error_status\\D\ to zero
Aliasing \Packet_Uart:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \LED_Update_Timer:TimerUDB:capt_fifo_load\[141] = zero[6]
Removing Lhs of wire \LED_Update_Timer:TimerUDB:trig_reg\[155] = \LED_Update_Timer:TimerUDB:control_7\[123]
Removing Lhs of wire \Cursor_Update_Timer:TimerUDB:capt_fifo_load\[414] = zero[6]
Removing Lhs of wire \Cursor_Update_Timer:TimerUDB:trig_reg\[428] = \Cursor_Update_Timer:TimerUDB:control_7\[396]
Removing Rhs of wire \Packet_Uart:BUART:rx_bitclk_enable\[615] = \Packet_Uart:BUART:rx_bitclk\[664]
Removing Lhs of wire \Packet_Uart:BUART:rx_status_0\[715] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:rx_status_6\[724] = zero[6]
Removing Lhs of wire \tx_sender:TimerUDB:capt_fifo_load\[856] = zero[6]
Removing Lhs of wire \tx_sender:TimerUDB:trig_reg\[870] = \tx_sender:TimerUDB:control_7\[838]
Removing Lhs of wire \Packet_Uart:BUART:tx_ctrl_mark_last\\D\[1184] = \Packet_Uart:BUART:tx_ctrl_mark_last\[606]
Removing Lhs of wire \Packet_Uart:BUART:rx_markspace_status\\D\[1197] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:rx_parity_error_status\\D\[1198] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:rx_addr_match_status\\D\[1200] = zero[6]
Removing Lhs of wire \Packet_Uart:BUART:rx_markspace_pre\\D\[1201] = \Packet_Uart:BUART:rx_markspace_pre\[728]
Removing Lhs of wire \Packet_Uart:BUART:rx_parity_bit\\D\[1206] = \Packet_Uart:BUART:rx_parity_bit\[734]

------------------------------------------------------
Aliased 0 equations, 15 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\Packet_Uart:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \Packet_Uart:BUART:rx_parity_bit\ and Net_99 and \Packet_Uart:BUART:pollcount_0\)
	OR (not \Packet_Uart:BUART:pollcount_1\ and not \Packet_Uart:BUART:pollcount_0\ and \Packet_Uart:BUART:rx_parity_bit\)
	OR (not \Packet_Uart:BUART:pollcount_1\ and not Net_99 and \Packet_Uart:BUART:rx_parity_bit\)
	OR (not \Packet_Uart:BUART:rx_parity_bit\ and \Packet_Uart:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\asivanan\Desktop\FinalProject_MinSpec\Othello.cydsn\Othello.cyprj -dcpsoc3 Othello.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.481ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Friday, 02 December 2016 05:21:07
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\asivanan\Desktop\FinalProject_MinSpec\Othello.cydsn\Othello.cyprj -d CY8C5868AXI-LP035 Othello.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \LED_Update_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \LED_Update_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Cursor_Update_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Cursor_Update_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Packet_Uart:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \Packet_Uart:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Packet_Uart:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \Packet_Uart:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Packet_Uart:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \tx_sender:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \tx_sender:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \emFile_1:SPI0:BSPIM:so_send_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'emFile_1_Clock_1'. Fanout=1, Signal=\emFile_1:Net_19\
    Digital Clock 1: Automatic-assigning  clock 'timer_clock'. Fanout=2, Signal=Net_21
    Digital Clock 2: Automatic-assigning  clock 'Packet_Uart_IntClock'. Fanout=1, Signal=\Packet_Uart:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'packet_clock'. Fanout=2, Signal=Net_128
    Digital Clock 4: Automatic-assigning  clock 'cursor_clock'. Fanout=2, Signal=Net_53
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \LED_Update_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \LED_Update_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \Cursor_Update_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: cursor_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: cursor_clock, EnableOut: Constant 1
    UDB Clk/Enable \Cursor_Update_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: cursor_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: cursor_clock, EnableOut: Constant 1
    UDB Clk/Enable \Packet_Uart:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Packet_Uart_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Packet_Uart_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \tx_sender:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: packet_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: packet_clock, EnableOut: Constant 1
    UDB Clk/Enable \tx_sender:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: packet_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: packet_clock, EnableOut: Constant 1
    UDB Clk/Enable \emFile_1:SPI0:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: emFile_1_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: emFile_1_Clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Packet_Uart:BUART:rx_parity_bit\, Duplicate of \Packet_Uart:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Packet_Uart:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Packet_Uart:BUART:rx_parity_bit\ (fanout=0)

    Removing \Packet_Uart:BUART:rx_address_detected\, Duplicate of \Packet_Uart:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Packet_Uart:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Packet_Uart:BUART:rx_address_detected\ (fanout=0)

    Removing \Packet_Uart:BUART:rx_parity_error_pre\, Duplicate of \Packet_Uart:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Packet_Uart:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Packet_Uart:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \Packet_Uart:BUART:rx_markspace_pre\, Duplicate of \Packet_Uart:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Packet_Uart:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Packet_Uart:BUART:rx_markspace_pre\ (fanout=0)

    Removing \Packet_Uart:BUART:rx_state_1\, Duplicate of \Packet_Uart:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Packet_Uart:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Packet_Uart:BUART:rx_state_1\ (fanout=9)

    Removing \Packet_Uart:BUART:tx_parity_bit\, Duplicate of \Packet_Uart:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Packet_Uart:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Packet_Uart:BUART:tx_parity_bit\ (fanout=0)

    Removing \Packet_Uart:BUART:tx_mark\, Duplicate of \Packet_Uart:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Packet_Uart:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Packet_Uart:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = R1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => R1(0)__PA ,
            input => Net_1 ,
            pad => R1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = G1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => G1(0)__PA ,
            input => Net_2 ,
            pad => G1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = B1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => B1(0)__PA ,
            input => Net_3 ,
            pad => B1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A(0)__PA ,
            input => Net_4 ,
            pad => A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => B(0)__PA ,
            input => Net_5 ,
            pad => B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = C(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => C(0)__PA ,
            input => Net_6 ,
            pad => C(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CLK(0)__PA ,
            pad => CLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LAT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LAT(0)__PA ,
            pad => LAT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => OE(0)__PA ,
            pad => OE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = R2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => R2(0)__PA ,
            input => Net_44 ,
            pad => R2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = G2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => G2(0)__PA ,
            input => Net_41 ,
            pad => G2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = B2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => B2(0)__PA ,
            input => Net_42 ,
            pad => B2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Packet_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Packet_RX(0)__PA ,
            fb => Net_99 ,
            pad => Packet_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Packet_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Packet_TX(0)__PA ,
            input => Net_94 ,
            pad => Packet_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \emFile_1:mosi0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile_1:mosi0(0)\__PA ,
            input => \emFile_1:Net_10\ ,
            pad => \emFile_1:mosi0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile_1:miso0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile_1:miso0(0)\__PA ,
            fb => \emFile_1:Net_16\ ,
            pad => \emFile_1:miso0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile_1:sclk0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile_1:sclk0(0)\__PA ,
            input => \emFile_1:Net_22\ ,
            pad => \emFile_1:sclk0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile_1:SPI0_CS(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile_1:SPI0_CS(0)\__PA ,
            pad => \emFile_1:SPI0_CS(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Packet_Uart:BUART:pollcount_1_split\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\Packet_Uart:BUART:rx_count_3\ * 
              !\Packet_Uart:BUART:rx_count_2\ * 
              !\Packet_Uart:BUART:rx_count_1\ * 
              !\Packet_Uart:BUART:rx_count7_bit8_wire\ * 
              !\Packet_Uart:BUART:pollcount_1\ * 
              \Packet_Uart:BUART:pollcount_0\ * Net_99_SYNCOUT
            + !\Packet_Uart:BUART:rx_count_3\ * 
              !\Packet_Uart:BUART:rx_count_2\ * 
              !\Packet_Uart:BUART:rx_count_1\ * 
              !\Packet_Uart:BUART:rx_count7_bit8_wire\ * 
              \Packet_Uart:BUART:pollcount_1\ * !Net_99_SYNCOUT
            + !\Packet_Uart:BUART:rx_count_3\ * 
              \Packet_Uart:BUART:rx_count_2\ * \Packet_Uart:BUART:rx_count_1\ * 
              \Packet_Uart:BUART:rx_count_0\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\ * 
              !\Packet_Uart:BUART:pollcount_1\ * 
              \Packet_Uart:BUART:pollcount_0\ * Net_99_SYNCOUT
            + !\Packet_Uart:BUART:rx_count_3\ * 
              \Packet_Uart:BUART:rx_count_2\ * \Packet_Uart:BUART:rx_count_1\ * 
              \Packet_Uart:BUART:rx_count_0\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\ * 
              \Packet_Uart:BUART:pollcount_1\ * 
              !\Packet_Uart:BUART:pollcount_0\
            + !\Packet_Uart:BUART:rx_count_3\ * 
              \Packet_Uart:BUART:rx_count_2\ * \Packet_Uart:BUART:rx_count_1\ * 
              \Packet_Uart:BUART:rx_count_0\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\ * 
              \Packet_Uart:BUART:pollcount_1\ * !Net_99_SYNCOUT
            + \Packet_Uart:BUART:rx_count_3\ * 
              !\Packet_Uart:BUART:rx_count_2\ * 
              !\Packet_Uart:BUART:rx_count_1\ * 
              !\Packet_Uart:BUART:rx_count_0\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\ * 
              !\Packet_Uart:BUART:pollcount_1\ * 
              \Packet_Uart:BUART:pollcount_0\ * Net_99_SYNCOUT
            + \Packet_Uart:BUART:rx_count_3\ * 
              !\Packet_Uart:BUART:rx_count_2\ * 
              !\Packet_Uart:BUART:rx_count_1\ * 
              !\Packet_Uart:BUART:rx_count_0\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\ * 
              \Packet_Uart:BUART:pollcount_1\ * 
              !\Packet_Uart:BUART:pollcount_0\
            + \Packet_Uart:BUART:rx_count_3\ * 
              !\Packet_Uart:BUART:rx_count_2\ * 
              !\Packet_Uart:BUART:rx_count_1\ * 
              !\Packet_Uart:BUART:rx_count_0\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\ * 
              \Packet_Uart:BUART:pollcount_1\ * !Net_99_SYNCOUT
        );
        Output = \Packet_Uart:BUART:pollcount_1_split\ (fanout=1)

    MacroCell: Name=\LED_Update_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_Update_Timer:TimerUDB:control_7\ * 
              \LED_Update_Timer:TimerUDB:per_zero\
        );
        Output = \LED_Update_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Cursor_Update_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Cursor_Update_Timer:TimerUDB:control_7\ * 
              \Cursor_Update_Timer:TimerUDB:per_zero\
        );
        Output = \Cursor_Update_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_94, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Packet_Uart:BUART:txn\
        );
        Output = Net_94 (fanout=1)

    MacroCell: Name=\Packet_Uart:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Packet_Uart:BUART:tx_state_1\ * 
              !\Packet_Uart:BUART:tx_state_0\ * 
              \Packet_Uart:BUART:tx_bitclk_enable_pre\
            + !\Packet_Uart:BUART:tx_state_1\ * 
              !\Packet_Uart:BUART:tx_state_0\ * 
              !\Packet_Uart:BUART:tx_state_2\
        );
        Output = \Packet_Uart:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\Packet_Uart:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Packet_Uart:BUART:tx_state_1\ * 
              !\Packet_Uart:BUART:tx_state_0\ * 
              \Packet_Uart:BUART:tx_bitclk_enable_pre\ * 
              \Packet_Uart:BUART:tx_fifo_empty\ * 
              \Packet_Uart:BUART:tx_state_2\
        );
        Output = \Packet_Uart:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\Packet_Uart:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Packet_Uart:BUART:tx_fifo_notfull\
        );
        Output = \Packet_Uart:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\Packet_Uart:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              !\Packet_Uart:BUART:rx_state_0\ * 
              !\Packet_Uart:BUART:rx_state_3\ * 
              !\Packet_Uart:BUART:rx_state_2\
        );
        Output = \Packet_Uart:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Packet_Uart:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Packet_Uart:BUART:pollcount_1\
            + \Packet_Uart:BUART:pollcount_0\ * Net_99_SYNCOUT
        );
        Output = \Packet_Uart:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\Packet_Uart:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Packet_Uart:BUART:rx_load_fifo\ * 
              \Packet_Uart:BUART:rx_fifofull\
        );
        Output = \Packet_Uart:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Packet_Uart:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Packet_Uart:BUART:rx_fifonotempty\ * 
              \Packet_Uart:BUART:rx_state_stop1_reg\
        );
        Output = \Packet_Uart:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\tx_sender:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \tx_sender:TimerUDB:control_7\ * \tx_sender:TimerUDB:per_zero\
        );
        Output = \tx_sender:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_188, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_186 * Net_173
        );
        Output = Net_188 (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\
        );
        Output = \emFile_1:SPI0:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\emFile_1:Net_10\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile_1:Net_10\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:rx_status_4\
        );
        Output = \emFile_1:SPI0:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * 
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * 
              !\emFile_1:SPI0:BSPIM:mosi_from_dp\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)

    MacroCell: Name=\Packet_Uart:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Packet_Uart:BUART:txn\ * \Packet_Uart:BUART:tx_state_1\ * 
              !\Packet_Uart:BUART:tx_bitclk\
            + \Packet_Uart:BUART:txn\ * \Packet_Uart:BUART:tx_state_2\
            + !\Packet_Uart:BUART:tx_state_1\ * 
              \Packet_Uart:BUART:tx_state_0\ * 
              !\Packet_Uart:BUART:tx_shift_out\ * 
              !\Packet_Uart:BUART:tx_state_2\
            + !\Packet_Uart:BUART:tx_state_1\ * 
              \Packet_Uart:BUART:tx_state_0\ * 
              !\Packet_Uart:BUART:tx_state_2\ * 
              !\Packet_Uart:BUART:tx_bitclk\
            + \Packet_Uart:BUART:tx_state_1\ * 
              !\Packet_Uart:BUART:tx_state_0\ * 
              !\Packet_Uart:BUART:tx_shift_out\ * 
              !\Packet_Uart:BUART:tx_state_2\ * 
              !\Packet_Uart:BUART:tx_counter_dp\ * 
              \Packet_Uart:BUART:tx_bitclk\
        );
        Output = \Packet_Uart:BUART:txn\ (fanout=2)

    MacroCell: Name=\Packet_Uart:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Packet_Uart:BUART:tx_state_1\ * \Packet_Uart:BUART:tx_state_0\ * 
              \Packet_Uart:BUART:tx_bitclk_enable_pre\ * 
              \Packet_Uart:BUART:tx_state_2\
            + \Packet_Uart:BUART:tx_state_1\ * 
              !\Packet_Uart:BUART:tx_state_2\ * 
              \Packet_Uart:BUART:tx_counter_dp\ * 
              \Packet_Uart:BUART:tx_bitclk\
            + \Packet_Uart:BUART:tx_state_0\ * 
              !\Packet_Uart:BUART:tx_state_2\ * \Packet_Uart:BUART:tx_bitclk\
        );
        Output = \Packet_Uart:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\Packet_Uart:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Packet_Uart:BUART:tx_state_1\ * 
              !\Packet_Uart:BUART:tx_state_0\ * 
              \Packet_Uart:BUART:tx_bitclk_enable_pre\ * 
              !\Packet_Uart:BUART:tx_fifo_empty\
            + !\Packet_Uart:BUART:tx_state_1\ * 
              !\Packet_Uart:BUART:tx_state_0\ * 
              !\Packet_Uart:BUART:tx_fifo_empty\ * 
              !\Packet_Uart:BUART:tx_state_2\
            + \Packet_Uart:BUART:tx_state_1\ * \Packet_Uart:BUART:tx_state_0\ * 
              \Packet_Uart:BUART:tx_bitclk_enable_pre\ * 
              \Packet_Uart:BUART:tx_fifo_empty\ * 
              \Packet_Uart:BUART:tx_state_2\
            + \Packet_Uart:BUART:tx_state_0\ * 
              !\Packet_Uart:BUART:tx_state_2\ * \Packet_Uart:BUART:tx_bitclk\
        );
        Output = \Packet_Uart:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\Packet_Uart:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Packet_Uart:BUART:tx_state_1\ * 
              !\Packet_Uart:BUART:tx_state_0\ * 
              \Packet_Uart:BUART:tx_bitclk_enable_pre\ * 
              \Packet_Uart:BUART:tx_state_2\
            + \Packet_Uart:BUART:tx_state_1\ * \Packet_Uart:BUART:tx_state_0\ * 
              \Packet_Uart:BUART:tx_bitclk_enable_pre\ * 
              \Packet_Uart:BUART:tx_state_2\
            + \Packet_Uart:BUART:tx_state_1\ * \Packet_Uart:BUART:tx_state_0\ * 
              !\Packet_Uart:BUART:tx_state_2\ * \Packet_Uart:BUART:tx_bitclk\
            + \Packet_Uart:BUART:tx_state_1\ * 
              !\Packet_Uart:BUART:tx_state_2\ * 
              \Packet_Uart:BUART:tx_counter_dp\ * 
              \Packet_Uart:BUART:tx_bitclk\
        );
        Output = \Packet_Uart:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\Packet_Uart:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Packet_Uart:BUART:tx_state_1\ * 
              !\Packet_Uart:BUART:tx_state_0\ * 
              \Packet_Uart:BUART:tx_state_2\
            + !\Packet_Uart:BUART:tx_bitclk_enable_pre\
        );
        Output = \Packet_Uart:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\Packet_Uart:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Packet_Uart:BUART:tx_ctrl_mark_last\ (fanout=9)

    MacroCell: Name=\Packet_Uart:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              !\Packet_Uart:BUART:rx_state_0\ * 
              \Packet_Uart:BUART:rx_bitclk_enable\ * 
              !\Packet_Uart:BUART:rx_state_3\ * 
              \Packet_Uart:BUART:rx_state_2\ * 
              !\Packet_Uart:BUART:pollcount_1\ * 
              !\Packet_Uart:BUART:pollcount_0\
            + !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              !\Packet_Uart:BUART:rx_state_0\ * 
              \Packet_Uart:BUART:rx_bitclk_enable\ * 
              !\Packet_Uart:BUART:rx_state_3\ * 
              \Packet_Uart:BUART:rx_state_2\ * 
              !\Packet_Uart:BUART:pollcount_1\ * !Net_99_SYNCOUT
            + !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              \Packet_Uart:BUART:rx_state_0\ * 
              !\Packet_Uart:BUART:rx_state_3\ * 
              !\Packet_Uart:BUART:rx_state_2\ * 
              !\Packet_Uart:BUART:rx_count_6\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\
            + !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              \Packet_Uart:BUART:rx_state_0\ * 
              !\Packet_Uart:BUART:rx_state_3\ * 
              !\Packet_Uart:BUART:rx_state_2\ * 
              !\Packet_Uart:BUART:rx_count_5\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\
        );
        Output = \Packet_Uart:BUART:rx_state_0\ (fanout=9)

    MacroCell: Name=\Packet_Uart:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              !\Packet_Uart:BUART:rx_state_0\ * 
              \Packet_Uart:BUART:rx_bitclk_enable\ * 
              \Packet_Uart:BUART:rx_state_3\ * 
              !\Packet_Uart:BUART:rx_state_2\
            + !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              \Packet_Uart:BUART:rx_state_0\ * 
              !\Packet_Uart:BUART:rx_state_3\ * 
              !\Packet_Uart:BUART:rx_state_2\ * 
              !\Packet_Uart:BUART:rx_count_6\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\
            + !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              \Packet_Uart:BUART:rx_state_0\ * 
              !\Packet_Uart:BUART:rx_state_3\ * 
              !\Packet_Uart:BUART:rx_state_2\ * 
              !\Packet_Uart:BUART:rx_count_5\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\
        );
        Output = \Packet_Uart:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Packet_Uart:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              !\Packet_Uart:BUART:rx_state_0\ * 
              \Packet_Uart:BUART:rx_bitclk_enable\ * 
              \Packet_Uart:BUART:rx_state_3\ * \Packet_Uart:BUART:rx_state_2\
            + !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              \Packet_Uart:BUART:rx_state_0\ * 
              !\Packet_Uart:BUART:rx_state_3\ * 
              !\Packet_Uart:BUART:rx_state_2\ * 
              !\Packet_Uart:BUART:rx_count_6\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\
            + !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              \Packet_Uart:BUART:rx_state_0\ * 
              !\Packet_Uart:BUART:rx_state_3\ * 
              !\Packet_Uart:BUART:rx_state_2\ * 
              !\Packet_Uart:BUART:rx_count_5\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\
        );
        Output = \Packet_Uart:BUART:rx_state_3\ (fanout=8)

    MacroCell: Name=\Packet_Uart:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              !\Packet_Uart:BUART:rx_state_0\ * 
              \Packet_Uart:BUART:rx_bitclk_enable\ * 
              \Packet_Uart:BUART:rx_state_3\
            + !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              !\Packet_Uart:BUART:rx_state_0\ * 
              \Packet_Uart:BUART:rx_bitclk_enable\ * 
              \Packet_Uart:BUART:rx_state_2\
            + !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              !\Packet_Uart:BUART:rx_state_0\ * 
              !\Packet_Uart:BUART:rx_state_3\ * 
              !\Packet_Uart:BUART:rx_state_2\ * \Packet_Uart:BUART:rx_last\ * 
              !Net_99_SYNCOUT
            + !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              \Packet_Uart:BUART:rx_state_0\ * 
              !\Packet_Uart:BUART:rx_state_3\ * 
              !\Packet_Uart:BUART:rx_state_2\ * 
              !\Packet_Uart:BUART:rx_count_6\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\
            + !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              \Packet_Uart:BUART:rx_state_0\ * 
              !\Packet_Uart:BUART:rx_state_3\ * 
              !\Packet_Uart:BUART:rx_state_2\ * 
              !\Packet_Uart:BUART:rx_count_5\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\
        );
        Output = \Packet_Uart:BUART:rx_state_2\ (fanout=8)

    MacroCell: Name=\Packet_Uart:BUART:rx_count7_bit8_wire\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              !\Packet_Uart:BUART:rx_state_0\ * 
              !\Packet_Uart:BUART:rx_state_3\ * 
              !\Packet_Uart:BUART:rx_state_2\
            + !\Packet_Uart:BUART:rx_count7_tc\ * 
              !\Packet_Uart:BUART:rx_count7_bit8_wire\
        );
        Output = \Packet_Uart:BUART:rx_count7_bit8_wire\ (fanout=9)

    MacroCell: Name=\Packet_Uart:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Packet_Uart:BUART:rx_count_3\ * 
              !\Packet_Uart:BUART:rx_count_2\ * 
              !\Packet_Uart:BUART:rx_count_1\ * 
              !\Packet_Uart:BUART:rx_count_0\ * 
              !\Packet_Uart:BUART:rx_count7_bit8_wire\
            + !\Packet_Uart:BUART:rx_count_3\ * 
              \Packet_Uart:BUART:rx_count_2\ * \Packet_Uart:BUART:rx_count_1\ * 
              \Packet_Uart:BUART:rx_count_0\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\
        );
        Output = \Packet_Uart:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\Packet_Uart:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              !\Packet_Uart:BUART:rx_state_0\ * 
              \Packet_Uart:BUART:rx_state_3\ * \Packet_Uart:BUART:rx_state_2\
        );
        Output = \Packet_Uart:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\Packet_Uart:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Packet_Uart:BUART:rx_count_3\ * 
              !\Packet_Uart:BUART:rx_count_2\ * 
              !\Packet_Uart:BUART:rx_count_1\ * 
              !\Packet_Uart:BUART:rx_count7_bit8_wire\ * 
              \Packet_Uart:BUART:pollcount_1\ * 
              !\Packet_Uart:BUART:pollcount_0\
            + \Packet_Uart:BUART:pollcount_1_split\
        );
        Output = \Packet_Uart:BUART:pollcount_1\ (fanout=5)

    MacroCell: Name=\Packet_Uart:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\Packet_Uart:BUART:rx_count_3\ * 
              !\Packet_Uart:BUART:rx_count_2\ * 
              !\Packet_Uart:BUART:rx_count_1\ * 
              !\Packet_Uart:BUART:rx_count7_bit8_wire\ * 
              !\Packet_Uart:BUART:pollcount_0\ * Net_99_SYNCOUT
            + !\Packet_Uart:BUART:rx_count_3\ * 
              !\Packet_Uart:BUART:rx_count_2\ * 
              !\Packet_Uart:BUART:rx_count_1\ * 
              !\Packet_Uart:BUART:rx_count7_bit8_wire\ * 
              \Packet_Uart:BUART:pollcount_0\ * !Net_99_SYNCOUT
            + !\Packet_Uart:BUART:rx_count_3\ * 
              \Packet_Uart:BUART:rx_count_2\ * \Packet_Uart:BUART:rx_count_1\ * 
              \Packet_Uart:BUART:rx_count_0\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\ * 
              !\Packet_Uart:BUART:pollcount_0\ * Net_99_SYNCOUT
            + !\Packet_Uart:BUART:rx_count_3\ * 
              \Packet_Uart:BUART:rx_count_2\ * \Packet_Uart:BUART:rx_count_1\ * 
              \Packet_Uart:BUART:rx_count_0\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\ * 
              \Packet_Uart:BUART:pollcount_0\ * !Net_99_SYNCOUT
            + \Packet_Uart:BUART:rx_count_3\ * 
              !\Packet_Uart:BUART:rx_count_2\ * 
              !\Packet_Uart:BUART:rx_count_1\ * 
              !\Packet_Uart:BUART:rx_count_0\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\ * 
              !\Packet_Uart:BUART:pollcount_0\ * Net_99_SYNCOUT
            + \Packet_Uart:BUART:rx_count_3\ * 
              !\Packet_Uart:BUART:rx_count_2\ * 
              !\Packet_Uart:BUART:rx_count_1\ * 
              !\Packet_Uart:BUART:rx_count_0\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\ * 
              \Packet_Uart:BUART:pollcount_0\ * !Net_99_SYNCOUT
        );
        Output = \Packet_Uart:BUART:pollcount_0\ (fanout=6)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_4\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_3\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_2\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_1\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile_1:SPI0:BSPIM:count_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)

    MacroCell: Name=\Packet_Uart:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              !\Packet_Uart:BUART:rx_state_0\ * 
              \Packet_Uart:BUART:rx_bitclk_enable\ * 
              \Packet_Uart:BUART:rx_state_3\ * \Packet_Uart:BUART:rx_state_2\ * 
              !\Packet_Uart:BUART:pollcount_1\ * 
              !\Packet_Uart:BUART:pollcount_0\
            + !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              !\Packet_Uart:BUART:rx_state_0\ * 
              \Packet_Uart:BUART:rx_bitclk_enable\ * 
              \Packet_Uart:BUART:rx_state_3\ * \Packet_Uart:BUART:rx_state_2\ * 
              !\Packet_Uart:BUART:pollcount_1\ * !Net_99_SYNCOUT
        );
        Output = \Packet_Uart:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Packet_Uart:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_99_SYNCOUT
        );
        Output = \Packet_Uart:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              \emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:tx_status_1\
        );
        Output = \emFile_1:SPI0:BSPIM:state_2\ (fanout=15)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              \emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * \emFile_1:SPI0:BSPIM:count_2\ * 
              \emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:tx_status_1\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:state_1\ (fanout=15)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:tx_status_1\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:state_0\ (fanout=15)

    MacroCell: Name=\emFile_1:Net_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:Net_1\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:Net_1\
        );
        Output = \emFile_1:Net_1\ (fanout=2)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\
            + !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
        );
        Output = \emFile_1:SPI0:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile_1:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:ld_ident\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:ld_ident\ (fanout=6)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:cnt_enable\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:cnt_enable\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:cnt_enable\
        );
        Output = \emFile_1:SPI0:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\emFile_1:Net_22\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:Net_22\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:Net_22\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\LED_Update_Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_21 ,
            cs_addr_1 => \LED_Update_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \LED_Update_Timer:TimerUDB:per_zero\ ,
            chain_out => \LED_Update_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \LED_Update_Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\LED_Update_Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_21 ,
            cs_addr_1 => \LED_Update_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \LED_Update_Timer:TimerUDB:per_zero\ ,
            z0_comb => \LED_Update_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \LED_Update_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \LED_Update_Timer:TimerUDB:status_2\ ,
            chain_in => \LED_Update_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \LED_Update_Timer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Cursor_Update_Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_53 ,
            cs_addr_1 => \Cursor_Update_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Cursor_Update_Timer:TimerUDB:per_zero\ ,
            chain_out => \Cursor_Update_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Cursor_Update_Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Cursor_Update_Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_53 ,
            cs_addr_1 => \Cursor_Update_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Cursor_Update_Timer:TimerUDB:per_zero\ ,
            z0_comb => \Cursor_Update_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Cursor_Update_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Cursor_Update_Timer:TimerUDB:status_2\ ,
            chain_in => \Cursor_Update_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Cursor_Update_Timer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Packet_Uart:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \Packet_Uart:Net_9\ ,
            cs_addr_2 => \Packet_Uart:BUART:tx_state_1\ ,
            cs_addr_1 => \Packet_Uart:BUART:tx_state_0\ ,
            cs_addr_0 => \Packet_Uart:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \Packet_Uart:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \Packet_Uart:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \Packet_Uart:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Packet_Uart:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \Packet_Uart:Net_9\ ,
            cs_addr_0 => \Packet_Uart:BUART:counter_load_not\ ,
            ce0_reg => \Packet_Uart:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \Packet_Uart:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100001111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Packet_Uart:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \Packet_Uart:Net_9\ ,
            cs_addr_2 => \Packet_Uart:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \Packet_Uart:BUART:rx_state_0\ ,
            cs_addr_0 => \Packet_Uart:BUART:rx_bitclk_enable\ ,
            route_si => \Packet_Uart:BUART:rx_postpoll\ ,
            f0_load => \Packet_Uart:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Packet_Uart:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Packet_Uart:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\tx_sender:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => Net_128 ,
            cs_addr_1 => \tx_sender:TimerUDB:control_7\ ,
            cs_addr_0 => \tx_sender:TimerUDB:per_zero\ ,
            chain_out => \tx_sender:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \tx_sender:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\tx_sender:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => Net_128 ,
            cs_addr_1 => \tx_sender:TimerUDB:control_7\ ,
            cs_addr_0 => \tx_sender:TimerUDB:per_zero\ ,
            chain_in => \tx_sender:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \tx_sender:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \tx_sender:TimerUDB:sT24:timerdp:u0\
        Next in chain : \tx_sender:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\tx_sender:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => Net_128 ,
            cs_addr_1 => \tx_sender:TimerUDB:control_7\ ,
            cs_addr_0 => \tx_sender:TimerUDB:per_zero\ ,
            z0_comb => \tx_sender:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \tx_sender:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \tx_sender:TimerUDB:status_2\ ,
            chain_in => \tx_sender:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \tx_sender:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\emFile_1:SPI0:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \emFile_1:Net_19\ ,
            cs_addr_2 => \emFile_1:SPI0:BSPIM:state_2\ ,
            cs_addr_1 => \emFile_1:SPI0:BSPIM:state_1\ ,
            cs_addr_0 => \emFile_1:SPI0:BSPIM:state_0\ ,
            route_si => \emFile_1:Net_16\ ,
            f1_load => \emFile_1:SPI0:BSPIM:load_rx_data\ ,
            so_comb => \emFile_1:SPI0:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \emFile_1:SPI0:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \emFile_1:SPI0:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \emFile_1:SPI0:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \emFile_1:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\LED_Update_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_21 ,
            status_3 => \LED_Update_Timer:TimerUDB:status_3\ ,
            status_2 => \LED_Update_Timer:TimerUDB:status_2\ ,
            status_0 => \LED_Update_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_24 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Cursor_Update_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_53 ,
            status_3 => \Cursor_Update_Timer:TimerUDB:status_3\ ,
            status_2 => \Cursor_Update_Timer:TimerUDB:status_2\ ,
            status_0 => \Cursor_Update_Timer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Packet_Uart:BUART:sTX:TxSts\
        PORT MAP (
            clock => \Packet_Uart:Net_9\ ,
            status_3 => \Packet_Uart:BUART:tx_fifo_notfull\ ,
            status_2 => \Packet_Uart:BUART:tx_status_2\ ,
            status_1 => \Packet_Uart:BUART:tx_fifo_empty\ ,
            status_0 => \Packet_Uart:BUART:tx_status_0\ ,
            interrupt => Net_186 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Packet_Uart:BUART:sRX:RxSts\
        PORT MAP (
            clock => \Packet_Uart:Net_9\ ,
            status_5 => \Packet_Uart:BUART:rx_status_5\ ,
            status_4 => \Packet_Uart:BUART:rx_status_4\ ,
            status_3 => \Packet_Uart:BUART:rx_status_3\ ,
            interrupt => Net_123 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\tx_sender:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_128 ,
            status_3 => \tx_sender:TimerUDB:status_3\ ,
            status_2 => \tx_sender:TimerUDB:status_2\ ,
            status_0 => \tx_sender:TimerUDB:status_tc\ ,
            interrupt => Net_154 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\emFile_1:SPI0:BSPIM:TxStsReg\
        PORT MAP (
            clock => \emFile_1:Net_19\ ,
            status_4 => \emFile_1:SPI0:BSPIM:tx_status_4\ ,
            status_3 => \emFile_1:SPI0:BSPIM:load_rx_data\ ,
            status_2 => \emFile_1:SPI0:BSPIM:tx_status_2\ ,
            status_1 => \emFile_1:SPI0:BSPIM:tx_status_1\ ,
            status_0 => \emFile_1:SPI0:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\emFile_1:SPI0:BSPIM:RxStsReg\
        PORT MAP (
            clock => \emFile_1:Net_19\ ,
            status_6 => \emFile_1:SPI0:BSPIM:rx_status_6\ ,
            status_5 => \emFile_1:SPI0:BSPIM:rx_status_5\ ,
            status_4 => \emFile_1:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Packet_RX(0)_SYNC
        PORT MAP (
            in => Net_99 ,
            out => Net_99_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\RGB_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \RGB_1:control_7\ ,
            control_6 => \RGB_1:control_6\ ,
            control_5 => \RGB_1:control_5\ ,
            control_4 => \RGB_1:control_4\ ,
            control_3 => \RGB_1:control_3\ ,
            control_2 => Net_3 ,
            control_1 => Net_2 ,
            control_0 => Net_1 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\CBA_Row:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \CBA_Row:control_7\ ,
            control_6 => \CBA_Row:control_6\ ,
            control_5 => \CBA_Row:control_5\ ,
            control_4 => \CBA_Row:control_4\ ,
            control_3 => \CBA_Row:control_3\ ,
            control_2 => Net_6 ,
            control_1 => Net_5 ,
            control_0 => Net_4 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LED_Update_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_21 ,
            control_7 => \LED_Update_Timer:TimerUDB:control_7\ ,
            control_6 => \LED_Update_Timer:TimerUDB:control_6\ ,
            control_5 => \LED_Update_Timer:TimerUDB:control_5\ ,
            control_4 => \LED_Update_Timer:TimerUDB:control_4\ ,
            control_3 => \LED_Update_Timer:TimerUDB:control_3\ ,
            control_2 => \LED_Update_Timer:TimerUDB:control_2\ ,
            control_1 => \LED_Update_Timer:TimerUDB:control_1\ ,
            control_0 => \LED_Update_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RGB_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \RGB_2:control_7\ ,
            control_6 => \RGB_2:control_6\ ,
            control_5 => \RGB_2:control_5\ ,
            control_4 => \RGB_2:control_4\ ,
            control_3 => \RGB_2:control_3\ ,
            control_2 => Net_42 ,
            control_1 => Net_41 ,
            control_0 => Net_44 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Cursor_Update_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_53 ,
            control_7 => \Cursor_Update_Timer:TimerUDB:control_7\ ,
            control_6 => \Cursor_Update_Timer:TimerUDB:control_6\ ,
            control_5 => \Cursor_Update_Timer:TimerUDB:control_5\ ,
            control_4 => \Cursor_Update_Timer:TimerUDB:control_4\ ,
            control_3 => \Cursor_Update_Timer:TimerUDB:control_3\ ,
            control_2 => \Cursor_Update_Timer:TimerUDB:control_2\ ,
            control_1 => \Cursor_Update_Timer:TimerUDB:control_1\ ,
            control_0 => \Cursor_Update_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\tx_sender:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_128 ,
            control_7 => \tx_sender:TimerUDB:control_7\ ,
            control_6 => \tx_sender:TimerUDB:control_6\ ,
            control_5 => \tx_sender:TimerUDB:control_5\ ,
            control_4 => \tx_sender:TimerUDB:control_4\ ,
            control_3 => \tx_sender:TimerUDB:control_3\ ,
            control_2 => \tx_sender:TimerUDB:control_2\ ,
            control_1 => \tx_sender:TimerUDB:control_1\ ,
            control_0 => \tx_sender:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\tx_packet_allow:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \tx_packet_allow:control_7\ ,
            control_6 => \tx_packet_allow:control_6\ ,
            control_5 => \tx_packet_allow:control_5\ ,
            control_4 => \tx_packet_allow:control_4\ ,
            control_3 => \tx_packet_allow:control_3\ ,
            control_2 => \tx_packet_allow:control_2\ ,
            control_1 => \tx_packet_allow:control_1\ ,
            control_0 => Net_173 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\Packet_Uart:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \Packet_Uart:Net_9\ ,
            load => \Packet_Uart:BUART:rx_counter_load\ ,
            count_6 => \Packet_Uart:BUART:rx_count_6\ ,
            count_5 => \Packet_Uart:BUART:rx_count_5\ ,
            count_4 => \Packet_Uart:BUART:rx_count_4\ ,
            count_3 => \Packet_Uart:BUART:rx_count_3\ ,
            count_2 => \Packet_Uart:BUART:rx_count_2\ ,
            count_1 => \Packet_Uart:BUART:rx_count_1\ ,
            count_0 => \Packet_Uart:BUART:rx_count_0\ ,
            tc => \Packet_Uart:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110110"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\emFile_1:SPI0:BSPIM:BitCounter\
        PORT MAP (
            clock => \emFile_1:Net_19\ ,
            enable => \emFile_1:SPI0:BSPIM:cnt_enable\ ,
            count_6 => \emFile_1:SPI0:BSPIM:count_6\ ,
            count_5 => \emFile_1:SPI0:BSPIM:count_5\ ,
            count_4 => \emFile_1:SPI0:BSPIM:count_4\ ,
            count_3 => \emFile_1:SPI0:BSPIM:count_3\ ,
            count_2 => \emFile_1:SPI0:BSPIM:count_2\ ,
            count_1 => \emFile_1:SPI0:BSPIM:count_1\ ,
            count_0 => \emFile_1:SPI0:BSPIM:count_0\ ,
            tc => \emFile_1:SPI0:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =timerIsr
        PORT MAP (
            interrupt => Net_24 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ord_int\
        PORT MAP (
            interrupt => \USBUART:Net_95\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_51 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =tx_packet_isr
        PORT MAP (
            interrupt => Net_188 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =rx_packet_isr
        PORT MAP (
            interrupt => Net_123 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =tx_allow_isr
        PORT MAP (
            interrupt => Net_154 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   13 :   19 :   32 : 40.63 %
IO                            :   30 :   42 :   72 : 41.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   48 :  144 :  192 : 25.00 %
  Unique P-terms              :  108 :  276 :  384 : 28.13 %
  Total P-terms               :  124 :      :      :        
  Datapath Cells              :   11 :   13 :   24 : 45.83 %
  Status Cells                :   10 :   14 :   24 : 41.67 %
    StatusI Registers         :    7 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    9 :   15 :   24 : 37.50 %
    Control Registers         :    7 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.070ms
Tech mapping phase: Elapsed time ==> 0s.148ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(0)][IoId=(6)] : A(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : B(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : B1(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : B2(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : C(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : CLK(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : G1(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : G2(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : LAT(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : OE(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Packet_RX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Packet_TX(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : R1(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : R2(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
IO_3@[IOP=(12)][IoId=(3)] : \emFile_1:SPI0_CS(0)\ (fixed)
IO_2@[IOP=(12)][IoId=(2)] : \emFile_1:miso0(0)\ (fixed)
IO_1@[IOP=(12)][IoId=(1)] : \emFile_1:mosi0(0)\ (fixed)
IO_0@[IOP=(12)][IoId=(0)] : \emFile_1:sclk0(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Analog Placement phase: Elapsed time ==> 0s.016ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.355ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   30 :   18 :   48 :  62.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.27
                   Pterms :            4.10
               Macrocells :            1.60
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.129ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 732, final cost is 732 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         18 :       8.83 :       2.67
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\emFile_1:Net_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:Net_1\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:Net_1\
        );
        Output = \emFile_1:Net_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\
            + !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile_1:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\emFile_1:Net_10\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile_1:Net_10\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
        );
        Output = \emFile_1:SPI0:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_188, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_186 * Net_173
        );
        Output = Net_188 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_94, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Packet_Uart:BUART:txn\
        );
        Output = Net_94 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\tx_packet_allow:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \tx_packet_allow:control_7\ ,
        control_6 => \tx_packet_allow:control_6\ ,
        control_5 => \tx_packet_allow:control_5\ ,
        control_4 => \tx_packet_allow:control_4\ ,
        control_3 => \tx_packet_allow:control_3\ ,
        control_2 => \tx_packet_allow:control_2\ ,
        control_1 => \tx_packet_allow:control_1\ ,
        control_0 => Net_173 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:tx_status_1\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:state_0\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              \emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * \emFile_1:SPI0:BSPIM:count_2\ * 
              \emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:tx_status_1\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:state_1\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * 
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * 
              !\emFile_1:SPI0:BSPIM:mosi_from_dp\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:ld_ident\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:ld_ident\ (fanout=6)
        Properties               : 
        {
        }
}

statusicell: Name =\emFile_1:SPI0:BSPIM:TxStsReg\
    PORT MAP (
        clock => \emFile_1:Net_19\ ,
        status_4 => \emFile_1:SPI0:BSPIM:tx_status_4\ ,
        status_3 => \emFile_1:SPI0:BSPIM:load_rx_data\ ,
        status_2 => \emFile_1:SPI0:BSPIM:tx_status_2\ ,
        status_1 => \emFile_1:SPI0:BSPIM:tx_status_1\ ,
        status_0 => \emFile_1:SPI0:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_4\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_3\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_2\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_1\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile_1:SPI0:BSPIM:count_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\
        );
        Output = \emFile_1:SPI0:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:cnt_enable\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:cnt_enable\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:cnt_enable\
        );
        Output = \emFile_1:SPI0:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              \emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:tx_status_1\
        );
        Output = \emFile_1:SPI0:BSPIM:state_2\ (fanout=15)
        Properties               : 
        {
        }
}

count7cell: Name =\emFile_1:SPI0:BSPIM:BitCounter\
    PORT MAP (
        clock => \emFile_1:Net_19\ ,
        enable => \emFile_1:SPI0:BSPIM:cnt_enable\ ,
        count_6 => \emFile_1:SPI0:BSPIM:count_6\ ,
        count_5 => \emFile_1:SPI0:BSPIM:count_5\ ,
        count_4 => \emFile_1:SPI0:BSPIM:count_4\ ,
        count_3 => \emFile_1:SPI0:BSPIM:count_3\ ,
        count_2 => \emFile_1:SPI0:BSPIM:count_2\ ,
        count_1 => \emFile_1:SPI0:BSPIM:count_1\ ,
        count_0 => \emFile_1:SPI0:BSPIM:count_0\ ,
        tc => \emFile_1:SPI0:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=10, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\emFile_1:Net_22\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:Net_22\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:Net_22\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:rx_status_4\
        );
        Output = \emFile_1:SPI0:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Packet_Uart:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\Packet_Uart:BUART:rx_count_3\ * 
              !\Packet_Uart:BUART:rx_count_2\ * 
              !\Packet_Uart:BUART:rx_count_1\ * 
              !\Packet_Uart:BUART:rx_count7_bit8_wire\ * 
              !\Packet_Uart:BUART:pollcount_0\ * Net_99_SYNCOUT
            + !\Packet_Uart:BUART:rx_count_3\ * 
              !\Packet_Uart:BUART:rx_count_2\ * 
              !\Packet_Uart:BUART:rx_count_1\ * 
              !\Packet_Uart:BUART:rx_count7_bit8_wire\ * 
              \Packet_Uart:BUART:pollcount_0\ * !Net_99_SYNCOUT
            + !\Packet_Uart:BUART:rx_count_3\ * 
              \Packet_Uart:BUART:rx_count_2\ * \Packet_Uart:BUART:rx_count_1\ * 
              \Packet_Uart:BUART:rx_count_0\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\ * 
              !\Packet_Uart:BUART:pollcount_0\ * Net_99_SYNCOUT
            + !\Packet_Uart:BUART:rx_count_3\ * 
              \Packet_Uart:BUART:rx_count_2\ * \Packet_Uart:BUART:rx_count_1\ * 
              \Packet_Uart:BUART:rx_count_0\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\ * 
              \Packet_Uart:BUART:pollcount_0\ * !Net_99_SYNCOUT
            + \Packet_Uart:BUART:rx_count_3\ * 
              !\Packet_Uart:BUART:rx_count_2\ * 
              !\Packet_Uart:BUART:rx_count_1\ * 
              !\Packet_Uart:BUART:rx_count_0\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\ * 
              !\Packet_Uart:BUART:pollcount_0\ * Net_99_SYNCOUT
            + \Packet_Uart:BUART:rx_count_3\ * 
              !\Packet_Uart:BUART:rx_count_2\ * 
              !\Packet_Uart:BUART:rx_count_1\ * 
              !\Packet_Uart:BUART:rx_count_0\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\ * 
              \Packet_Uart:BUART:pollcount_0\ * !Net_99_SYNCOUT
        );
        Output = \Packet_Uart:BUART:pollcount_0\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\emFile_1:SPI0:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \emFile_1:Net_19\ ,
        cs_addr_2 => \emFile_1:SPI0:BSPIM:state_2\ ,
        cs_addr_1 => \emFile_1:SPI0:BSPIM:state_1\ ,
        cs_addr_0 => \emFile_1:SPI0:BSPIM:state_0\ ,
        route_si => \emFile_1:Net_16\ ,
        f1_load => \emFile_1:SPI0:BSPIM:load_rx_data\ ,
        so_comb => \emFile_1:SPI0:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \emFile_1:SPI0:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \emFile_1:SPI0:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \emFile_1:SPI0:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \emFile_1:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\emFile_1:SPI0:BSPIM:RxStsReg\
    PORT MAP (
        clock => \emFile_1:Net_19\ ,
        status_6 => \emFile_1:SPI0:BSPIM:rx_status_6\ ,
        status_5 => \emFile_1:SPI0:BSPIM:rx_status_5\ ,
        status_4 => \emFile_1:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Packet_Uart:BUART:txn\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Packet_Uart:BUART:txn\ * \Packet_Uart:BUART:tx_state_1\ * 
              !\Packet_Uart:BUART:tx_bitclk\
            + \Packet_Uart:BUART:txn\ * \Packet_Uart:BUART:tx_state_2\
            + !\Packet_Uart:BUART:tx_state_1\ * 
              \Packet_Uart:BUART:tx_state_0\ * 
              !\Packet_Uart:BUART:tx_shift_out\ * 
              !\Packet_Uart:BUART:tx_state_2\
            + !\Packet_Uart:BUART:tx_state_1\ * 
              \Packet_Uart:BUART:tx_state_0\ * 
              !\Packet_Uart:BUART:tx_state_2\ * 
              !\Packet_Uart:BUART:tx_bitclk\
            + \Packet_Uart:BUART:tx_state_1\ * 
              !\Packet_Uart:BUART:tx_state_0\ * 
              !\Packet_Uart:BUART:tx_shift_out\ * 
              !\Packet_Uart:BUART:tx_state_2\ * 
              !\Packet_Uart:BUART:tx_counter_dp\ * 
              \Packet_Uart:BUART:tx_bitclk\
        );
        Output = \Packet_Uart:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Cursor_Update_Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_53 ,
        cs_addr_1 => \Cursor_Update_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Cursor_Update_Timer:TimerUDB:per_zero\ ,
        chain_out => \Cursor_Update_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Cursor_Update_Timer:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\Cursor_Update_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_53 ,
        control_7 => \Cursor_Update_Timer:TimerUDB:control_7\ ,
        control_6 => \Cursor_Update_Timer:TimerUDB:control_6\ ,
        control_5 => \Cursor_Update_Timer:TimerUDB:control_5\ ,
        control_4 => \Cursor_Update_Timer:TimerUDB:control_4\ ,
        control_3 => \Cursor_Update_Timer:TimerUDB:control_3\ ,
        control_2 => \Cursor_Update_Timer:TimerUDB:control_2\ ,
        control_1 => \Cursor_Update_Timer:TimerUDB:control_1\ ,
        control_0 => \Cursor_Update_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Packet_Uart:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Packet_Uart:BUART:tx_state_1\ * 
              !\Packet_Uart:BUART:tx_state_0\ * 
              \Packet_Uart:BUART:tx_bitclk_enable_pre\ * 
              !\Packet_Uart:BUART:tx_fifo_empty\
            + !\Packet_Uart:BUART:tx_state_1\ * 
              !\Packet_Uart:BUART:tx_state_0\ * 
              !\Packet_Uart:BUART:tx_fifo_empty\ * 
              !\Packet_Uart:BUART:tx_state_2\
            + \Packet_Uart:BUART:tx_state_1\ * \Packet_Uart:BUART:tx_state_0\ * 
              \Packet_Uart:BUART:tx_bitclk_enable_pre\ * 
              \Packet_Uart:BUART:tx_fifo_empty\ * 
              \Packet_Uart:BUART:tx_state_2\
            + \Packet_Uart:BUART:tx_state_0\ * 
              !\Packet_Uart:BUART:tx_state_2\ * \Packet_Uart:BUART:tx_bitclk\
        );
        Output = \Packet_Uart:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Packet_Uart:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Packet_Uart:BUART:tx_state_1\ * 
              !\Packet_Uart:BUART:tx_state_0\ * 
              \Packet_Uart:BUART:tx_bitclk_enable_pre\ * 
              \Packet_Uart:BUART:tx_fifo_empty\ * 
              \Packet_Uart:BUART:tx_state_2\
        );
        Output = \Packet_Uart:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Packet_Uart:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Packet_Uart:BUART:tx_fifo_notfull\
        );
        Output = \Packet_Uart:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Packet_Uart:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \Packet_Uart:Net_9\ ,
        cs_addr_2 => \Packet_Uart:BUART:tx_state_1\ ,
        cs_addr_1 => \Packet_Uart:BUART:tx_state_0\ ,
        cs_addr_0 => \Packet_Uart:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \Packet_Uart:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \Packet_Uart:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \Packet_Uart:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Packet_Uart:BUART:sTX:TxSts\
    PORT MAP (
        clock => \Packet_Uart:Net_9\ ,
        status_3 => \Packet_Uart:BUART:tx_fifo_notfull\ ,
        status_2 => \Packet_Uart:BUART:tx_status_2\ ,
        status_1 => \Packet_Uart:BUART:tx_fifo_empty\ ,
        status_0 => \Packet_Uart:BUART:tx_status_0\ ,
        interrupt => Net_186 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Packet_Uart:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Packet_Uart:BUART:rx_count_3\ * 
              !\Packet_Uart:BUART:rx_count_2\ * 
              !\Packet_Uart:BUART:rx_count_1\ * 
              !\Packet_Uart:BUART:rx_count7_bit8_wire\ * 
              \Packet_Uart:BUART:pollcount_1\ * 
              !\Packet_Uart:BUART:pollcount_0\
            + \Packet_Uart:BUART:pollcount_1_split\
        );
        Output = \Packet_Uart:BUART:pollcount_1\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Packet_Uart:BUART:pollcount_1_split\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\Packet_Uart:BUART:rx_count_3\ * 
              !\Packet_Uart:BUART:rx_count_2\ * 
              !\Packet_Uart:BUART:rx_count_1\ * 
              !\Packet_Uart:BUART:rx_count7_bit8_wire\ * 
              !\Packet_Uart:BUART:pollcount_1\ * 
              \Packet_Uart:BUART:pollcount_0\ * Net_99_SYNCOUT
            + !\Packet_Uart:BUART:rx_count_3\ * 
              !\Packet_Uart:BUART:rx_count_2\ * 
              !\Packet_Uart:BUART:rx_count_1\ * 
              !\Packet_Uart:BUART:rx_count7_bit8_wire\ * 
              \Packet_Uart:BUART:pollcount_1\ * !Net_99_SYNCOUT
            + !\Packet_Uart:BUART:rx_count_3\ * 
              \Packet_Uart:BUART:rx_count_2\ * \Packet_Uart:BUART:rx_count_1\ * 
              \Packet_Uart:BUART:rx_count_0\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\ * 
              !\Packet_Uart:BUART:pollcount_1\ * 
              \Packet_Uart:BUART:pollcount_0\ * Net_99_SYNCOUT
            + !\Packet_Uart:BUART:rx_count_3\ * 
              \Packet_Uart:BUART:rx_count_2\ * \Packet_Uart:BUART:rx_count_1\ * 
              \Packet_Uart:BUART:rx_count_0\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\ * 
              \Packet_Uart:BUART:pollcount_1\ * 
              !\Packet_Uart:BUART:pollcount_0\
            + !\Packet_Uart:BUART:rx_count_3\ * 
              \Packet_Uart:BUART:rx_count_2\ * \Packet_Uart:BUART:rx_count_1\ * 
              \Packet_Uart:BUART:rx_count_0\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\ * 
              \Packet_Uart:BUART:pollcount_1\ * !Net_99_SYNCOUT
            + \Packet_Uart:BUART:rx_count_3\ * 
              !\Packet_Uart:BUART:rx_count_2\ * 
              !\Packet_Uart:BUART:rx_count_1\ * 
              !\Packet_Uart:BUART:rx_count_0\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\ * 
              !\Packet_Uart:BUART:pollcount_1\ * 
              \Packet_Uart:BUART:pollcount_0\ * Net_99_SYNCOUT
            + \Packet_Uart:BUART:rx_count_3\ * 
              !\Packet_Uart:BUART:rx_count_2\ * 
              !\Packet_Uart:BUART:rx_count_1\ * 
              !\Packet_Uart:BUART:rx_count_0\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\ * 
              \Packet_Uart:BUART:pollcount_1\ * 
              !\Packet_Uart:BUART:pollcount_0\
            + \Packet_Uart:BUART:rx_count_3\ * 
              !\Packet_Uart:BUART:rx_count_2\ * 
              !\Packet_Uart:BUART:rx_count_1\ * 
              !\Packet_Uart:BUART:rx_count_0\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\ * 
              \Packet_Uart:BUART:pollcount_1\ * !Net_99_SYNCOUT
        );
        Output = \Packet_Uart:BUART:pollcount_1_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\Packet_Uart:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \Packet_Uart:Net_9\ ,
        load => \Packet_Uart:BUART:rx_counter_load\ ,
        count_6 => \Packet_Uart:BUART:rx_count_6\ ,
        count_5 => \Packet_Uart:BUART:rx_count_5\ ,
        count_4 => \Packet_Uart:BUART:rx_count_4\ ,
        count_3 => \Packet_Uart:BUART:rx_count_3\ ,
        count_2 => \Packet_Uart:BUART:rx_count_2\ ,
        count_1 => \Packet_Uart:BUART:rx_count_1\ ,
        count_0 => \Packet_Uart:BUART:rx_count_0\ ,
        tc => \Packet_Uart:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110110"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Packet_Uart:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              !\Packet_Uart:BUART:rx_state_0\ * 
              !\Packet_Uart:BUART:rx_state_3\ * 
              !\Packet_Uart:BUART:rx_state_2\
        );
        Output = \Packet_Uart:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Packet_Uart:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Packet_Uart:BUART:rx_count_3\ * 
              !\Packet_Uart:BUART:rx_count_2\ * 
              !\Packet_Uart:BUART:rx_count_1\ * 
              !\Packet_Uart:BUART:rx_count_0\ * 
              !\Packet_Uart:BUART:rx_count7_bit8_wire\
            + !\Packet_Uart:BUART:rx_count_3\ * 
              \Packet_Uart:BUART:rx_count_2\ * \Packet_Uart:BUART:rx_count_1\ * 
              \Packet_Uart:BUART:rx_count_0\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\
        );
        Output = \Packet_Uart:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Packet_Uart:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              !\Packet_Uart:BUART:rx_state_0\ * 
              \Packet_Uart:BUART:rx_bitclk_enable\ * 
              \Packet_Uart:BUART:rx_state_3\
            + !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              !\Packet_Uart:BUART:rx_state_0\ * 
              \Packet_Uart:BUART:rx_bitclk_enable\ * 
              \Packet_Uart:BUART:rx_state_2\
            + !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              !\Packet_Uart:BUART:rx_state_0\ * 
              !\Packet_Uart:BUART:rx_state_3\ * 
              !\Packet_Uart:BUART:rx_state_2\ * \Packet_Uart:BUART:rx_last\ * 
              !Net_99_SYNCOUT
            + !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              \Packet_Uart:BUART:rx_state_0\ * 
              !\Packet_Uart:BUART:rx_state_3\ * 
              !\Packet_Uart:BUART:rx_state_2\ * 
              !\Packet_Uart:BUART:rx_count_6\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\
            + !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              \Packet_Uart:BUART:rx_state_0\ * 
              !\Packet_Uart:BUART:rx_state_3\ * 
              !\Packet_Uart:BUART:rx_state_2\ * 
              !\Packet_Uart:BUART:rx_count_5\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\
        );
        Output = \Packet_Uart:BUART:rx_state_2\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Packet_Uart:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_99_SYNCOUT
        );
        Output = \Packet_Uart:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Packet_Uart:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Packet_Uart:BUART:pollcount_1\
            + \Packet_Uart:BUART:pollcount_0\ * Net_99_SYNCOUT
        );
        Output = \Packet_Uart:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\tx_sender:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => Net_128 ,
        cs_addr_1 => \tx_sender:TimerUDB:control_7\ ,
        cs_addr_0 => \tx_sender:TimerUDB:per_zero\ ,
        chain_out => \tx_sender:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \tx_sender:TimerUDB:sT24:timerdp:u1\

synccell: Name =Packet_RX(0)_SYNC
    PORT MAP (
        in => Net_99 ,
        out => Net_99_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=10, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Packet_Uart:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              !\Packet_Uart:BUART:rx_state_0\ * 
              \Packet_Uart:BUART:rx_bitclk_enable\ * 
              \Packet_Uart:BUART:rx_state_3\ * \Packet_Uart:BUART:rx_state_2\ * 
              !\Packet_Uart:BUART:pollcount_1\ * 
              !\Packet_Uart:BUART:pollcount_0\
            + !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              !\Packet_Uart:BUART:rx_state_0\ * 
              \Packet_Uart:BUART:rx_bitclk_enable\ * 
              \Packet_Uart:BUART:rx_state_3\ * \Packet_Uart:BUART:rx_state_2\ * 
              !\Packet_Uart:BUART:pollcount_1\ * !Net_99_SYNCOUT
        );
        Output = \Packet_Uart:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Packet_Uart:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Packet_Uart:BUART:rx_load_fifo\ * 
              \Packet_Uart:BUART:rx_fifofull\
        );
        Output = \Packet_Uart:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=11, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Packet_Uart:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              !\Packet_Uart:BUART:rx_state_0\ * 
              \Packet_Uart:BUART:rx_bitclk_enable\ * 
              !\Packet_Uart:BUART:rx_state_3\ * 
              \Packet_Uart:BUART:rx_state_2\ * 
              !\Packet_Uart:BUART:pollcount_1\ * 
              !\Packet_Uart:BUART:pollcount_0\
            + !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              !\Packet_Uart:BUART:rx_state_0\ * 
              \Packet_Uart:BUART:rx_bitclk_enable\ * 
              !\Packet_Uart:BUART:rx_state_3\ * 
              \Packet_Uart:BUART:rx_state_2\ * 
              !\Packet_Uart:BUART:pollcount_1\ * !Net_99_SYNCOUT
            + !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              \Packet_Uart:BUART:rx_state_0\ * 
              !\Packet_Uart:BUART:rx_state_3\ * 
              !\Packet_Uart:BUART:rx_state_2\ * 
              !\Packet_Uart:BUART:rx_count_6\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\
            + !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              \Packet_Uart:BUART:rx_state_0\ * 
              !\Packet_Uart:BUART:rx_state_3\ * 
              !\Packet_Uart:BUART:rx_state_2\ * 
              !\Packet_Uart:BUART:rx_count_5\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\
        );
        Output = \Packet_Uart:BUART:rx_state_0\ (fanout=9)
        Properties               : 
        {
        }
}

datapathcell: Name =\Packet_Uart:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \Packet_Uart:Net_9\ ,
        cs_addr_2 => \Packet_Uart:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \Packet_Uart:BUART:rx_state_0\ ,
        cs_addr_0 => \Packet_Uart:BUART:rx_bitclk_enable\ ,
        route_si => \Packet_Uart:BUART:rx_postpoll\ ,
        f0_load => \Packet_Uart:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Packet_Uart:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Packet_Uart:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Packet_Uart:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              !\Packet_Uart:BUART:rx_state_0\ * 
              \Packet_Uart:BUART:rx_state_3\ * \Packet_Uart:BUART:rx_state_2\
        );
        Output = \Packet_Uart:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Packet_Uart:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Packet_Uart:BUART:rx_fifonotempty\ * 
              \Packet_Uart:BUART:rx_state_stop1_reg\
        );
        Output = \Packet_Uart:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Packet_Uart:BUART:rx_count7_bit8_wire\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              !\Packet_Uart:BUART:rx_state_0\ * 
              !\Packet_Uart:BUART:rx_state_3\ * 
              !\Packet_Uart:BUART:rx_state_2\
            + !\Packet_Uart:BUART:rx_count7_tc\ * 
              !\Packet_Uart:BUART:rx_count7_bit8_wire\
        );
        Output = \Packet_Uart:BUART:rx_count7_bit8_wire\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\LED_Update_Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_21 ,
        cs_addr_1 => \LED_Update_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \LED_Update_Timer:TimerUDB:per_zero\ ,
        chain_out => \LED_Update_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \LED_Update_Timer:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\Packet_Uart:BUART:sRX:RxSts\
    PORT MAP (
        clock => \Packet_Uart:Net_9\ ,
        status_5 => \Packet_Uart:BUART:rx_status_5\ ,
        status_4 => \Packet_Uart:BUART:rx_status_4\ ,
        status_3 => \Packet_Uart:BUART:rx_status_3\ ,
        interrupt => Net_123 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Cursor_Update_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Cursor_Update_Timer:TimerUDB:control_7\ * 
              \Cursor_Update_Timer:TimerUDB:per_zero\
        );
        Output = \Cursor_Update_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Packet_Uart:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Packet_Uart:BUART:tx_state_1\ * \Packet_Uart:BUART:tx_state_0\ * 
              \Packet_Uart:BUART:tx_bitclk_enable_pre\ * 
              \Packet_Uart:BUART:tx_state_2\
            + \Packet_Uart:BUART:tx_state_1\ * 
              !\Packet_Uart:BUART:tx_state_2\ * 
              \Packet_Uart:BUART:tx_counter_dp\ * 
              \Packet_Uart:BUART:tx_bitclk\
            + \Packet_Uart:BUART:tx_state_0\ * 
              !\Packet_Uart:BUART:tx_state_2\ * \Packet_Uart:BUART:tx_bitclk\
        );
        Output = \Packet_Uart:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Packet_Uart:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Packet_Uart:BUART:tx_state_1\ * 
              !\Packet_Uart:BUART:tx_state_0\ * 
              \Packet_Uart:BUART:tx_bitclk_enable_pre\ * 
              \Packet_Uart:BUART:tx_state_2\
            + \Packet_Uart:BUART:tx_state_1\ * \Packet_Uart:BUART:tx_state_0\ * 
              \Packet_Uart:BUART:tx_bitclk_enable_pre\ * 
              \Packet_Uart:BUART:tx_state_2\
            + \Packet_Uart:BUART:tx_state_1\ * \Packet_Uart:BUART:tx_state_0\ * 
              !\Packet_Uart:BUART:tx_state_2\ * \Packet_Uart:BUART:tx_bitclk\
            + \Packet_Uart:BUART:tx_state_1\ * 
              !\Packet_Uart:BUART:tx_state_2\ * 
              \Packet_Uart:BUART:tx_counter_dp\ * 
              \Packet_Uart:BUART:tx_bitclk\
        );
        Output = \Packet_Uart:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\Cursor_Update_Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_53 ,
        cs_addr_1 => \Cursor_Update_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Cursor_Update_Timer:TimerUDB:per_zero\ ,
        z0_comb => \Cursor_Update_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Cursor_Update_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Cursor_Update_Timer:TimerUDB:status_2\ ,
        chain_in => \Cursor_Update_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Cursor_Update_Timer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Cursor_Update_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_53 ,
        status_3 => \Cursor_Update_Timer:TimerUDB:status_3\ ,
        status_2 => \Cursor_Update_Timer:TimerUDB:status_2\ ,
        status_0 => \Cursor_Update_Timer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RGB_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \RGB_2:control_7\ ,
        control_6 => \RGB_2:control_6\ ,
        control_5 => \RGB_2:control_5\ ,
        control_4 => \RGB_2:control_4\ ,
        control_3 => \RGB_2:control_3\ ,
        control_2 => Net_42 ,
        control_1 => Net_41 ,
        control_0 => Net_44 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Packet_Uart:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Packet_Uart:BUART:tx_state_1\ * 
              !\Packet_Uart:BUART:tx_state_0\ * 
              \Packet_Uart:BUART:tx_state_2\
            + !\Packet_Uart:BUART:tx_bitclk_enable_pre\
        );
        Output = \Packet_Uart:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Packet_Uart:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Packet_Uart:BUART:tx_state_1\ * 
              !\Packet_Uart:BUART:tx_state_0\ * 
              \Packet_Uart:BUART:tx_bitclk_enable_pre\
            + !\Packet_Uart:BUART:tx_state_1\ * 
              !\Packet_Uart:BUART:tx_state_0\ * 
              !\Packet_Uart:BUART:tx_state_2\
        );
        Output = \Packet_Uart:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Packet_Uart:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \Packet_Uart:Net_9\ ,
        cs_addr_0 => \Packet_Uart:BUART:counter_load_not\ ,
        ce0_reg => \Packet_Uart:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \Packet_Uart:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100001111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RGB_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \RGB_1:control_7\ ,
        control_6 => \RGB_1:control_6\ ,
        control_5 => \RGB_1:control_5\ ,
        control_4 => \RGB_1:control_4\ ,
        control_3 => \RGB_1:control_3\ ,
        control_2 => Net_3 ,
        control_1 => Net_2 ,
        control_0 => Net_1 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\tx_sender:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \tx_sender:TimerUDB:control_7\ * \tx_sender:TimerUDB:per_zero\
        );
        Output = \tx_sender:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\tx_sender:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => Net_128 ,
        cs_addr_1 => \tx_sender:TimerUDB:control_7\ ,
        cs_addr_0 => \tx_sender:TimerUDB:per_zero\ ,
        z0_comb => \tx_sender:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \tx_sender:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \tx_sender:TimerUDB:status_2\ ,
        chain_in => \tx_sender:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \tx_sender:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\tx_sender:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_128 ,
        status_3 => \tx_sender:TimerUDB:status_3\ ,
        status_2 => \tx_sender:TimerUDB:status_2\ ,
        status_0 => \tx_sender:TimerUDB:status_tc\ ,
        interrupt => Net_154 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\tx_sender:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_128 ,
        control_7 => \tx_sender:TimerUDB:control_7\ ,
        control_6 => \tx_sender:TimerUDB:control_6\ ,
        control_5 => \tx_sender:TimerUDB:control_5\ ,
        control_4 => \tx_sender:TimerUDB:control_4\ ,
        control_3 => \tx_sender:TimerUDB:control_3\ ,
        control_2 => \tx_sender:TimerUDB:control_2\ ,
        control_1 => \tx_sender:TimerUDB:control_1\ ,
        control_0 => \tx_sender:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Packet_Uart:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              !\Packet_Uart:BUART:rx_state_0\ * 
              \Packet_Uart:BUART:rx_bitclk_enable\ * 
              \Packet_Uart:BUART:rx_state_3\ * \Packet_Uart:BUART:rx_state_2\
            + !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              \Packet_Uart:BUART:rx_state_0\ * 
              !\Packet_Uart:BUART:rx_state_3\ * 
              !\Packet_Uart:BUART:rx_state_2\ * 
              !\Packet_Uart:BUART:rx_count_6\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\
            + !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              \Packet_Uart:BUART:rx_state_0\ * 
              !\Packet_Uart:BUART:rx_state_3\ * 
              !\Packet_Uart:BUART:rx_state_2\ * 
              !\Packet_Uart:BUART:rx_count_5\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\
        );
        Output = \Packet_Uart:BUART:rx_state_3\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\tx_sender:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => Net_128 ,
        cs_addr_1 => \tx_sender:TimerUDB:control_7\ ,
        cs_addr_0 => \tx_sender:TimerUDB:per_zero\ ,
        chain_in => \tx_sender:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \tx_sender:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \tx_sender:TimerUDB:sT24:timerdp:u0\
    Next in chain : \tx_sender:TimerUDB:sT24:timerdp:u2\

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Packet_Uart:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              !\Packet_Uart:BUART:rx_state_0\ * 
              \Packet_Uart:BUART:rx_bitclk_enable\ * 
              \Packet_Uart:BUART:rx_state_3\ * 
              !\Packet_Uart:BUART:rx_state_2\
            + !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              \Packet_Uart:BUART:rx_state_0\ * 
              !\Packet_Uart:BUART:rx_state_3\ * 
              !\Packet_Uart:BUART:rx_state_2\ * 
              !\Packet_Uart:BUART:rx_count_6\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\
            + !\Packet_Uart:BUART:tx_ctrl_mark_last\ * 
              \Packet_Uart:BUART:rx_state_0\ * 
              !\Packet_Uart:BUART:rx_state_3\ * 
              !\Packet_Uart:BUART:rx_state_2\ * 
              !\Packet_Uart:BUART:rx_count_5\ * 
              \Packet_Uart:BUART:rx_count7_bit8_wire\
        );
        Output = \Packet_Uart:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\CBA_Row:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \CBA_Row:control_7\ ,
        control_6 => \CBA_Row:control_6\ ,
        control_5 => \CBA_Row:control_5\ ,
        control_4 => \CBA_Row:control_4\ ,
        control_3 => \CBA_Row:control_3\ ,
        control_2 => Net_6 ,
        control_1 => Net_5 ,
        control_0 => Net_4 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=\Packet_Uart:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Packet_Uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Packet_Uart:BUART:tx_ctrl_mark_last\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\LED_Update_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_Update_Timer:TimerUDB:control_7\ * 
              \LED_Update_Timer:TimerUDB:per_zero\
        );
        Output = \LED_Update_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\LED_Update_Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_21 ,
        cs_addr_1 => \LED_Update_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \LED_Update_Timer:TimerUDB:per_zero\ ,
        z0_comb => \LED_Update_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \LED_Update_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \LED_Update_Timer:TimerUDB:status_2\ ,
        chain_in => \LED_Update_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \LED_Update_Timer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\LED_Update_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_21 ,
        status_3 => \LED_Update_Timer:TimerUDB:status_3\ ,
        status_2 => \LED_Update_Timer:TimerUDB:status_2\ ,
        status_0 => \LED_Update_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_24 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\LED_Update_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_21 ,
        control_7 => \LED_Update_Timer:TimerUDB:control_7\ ,
        control_6 => \LED_Update_Timer:TimerUDB:control_6\ ,
        control_5 => \LED_Update_Timer:TimerUDB:control_5\ ,
        control_4 => \LED_Update_Timer:TimerUDB:control_4\ ,
        control_3 => \LED_Update_Timer:TimerUDB:control_3\ ,
        control_2 => \LED_Update_Timer:TimerUDB:control_2\ ,
        control_1 => \LED_Update_Timer:TimerUDB:control_1\ ,
        control_0 => \LED_Update_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =rx_packet_isr
        PORT MAP (
            interrupt => Net_123 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =timerIsr
        PORT MAP (
            interrupt => Net_24 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =tx_allow_isr
        PORT MAP (
            interrupt => Net_154 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =tx_packet_isr
        PORT MAP (
            interrupt => Net_188 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_51 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(25)] 
    interrupt: Name =\USBUART:ord_int\
        PORT MAP (
            interrupt => \USBUART:Net_95\ );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = OE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => OE(0)__PA ,
        pad => OE(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = CLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CLK(0)__PA ,
        pad => CLK(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = C(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => C(0)__PA ,
        input => Net_6 ,
        pad => C(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => A(0)__PA ,
        input => Net_4 ,
        pad => A(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = B2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => B2(0)__PA ,
        input => Net_42 ,
        pad => B2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = R2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => R2(0)__PA ,
        input => Net_44 ,
        pad => R2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = B1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => B1(0)__PA ,
        input => Net_3 ,
        pad => B1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = R1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => R1(0)__PA ,
        input => Net_1 ,
        pad => R1(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = G1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => G1(0)__PA ,
        input => Net_2 ,
        pad => G1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = G2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => G2(0)__PA ,
        input => Net_41 ,
        pad => G2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => B(0)__PA ,
        input => Net_5 ,
        pad => B(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LAT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LAT(0)__PA ,
        pad => LAT(0)_PAD );
    Properties:
    {
    }

Port 5 is empty
Port 6 is empty
Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = \emFile_1:sclk0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile_1:sclk0(0)\__PA ,
        input => \emFile_1:Net_22\ ,
        pad => \emFile_1:sclk0(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \emFile_1:mosi0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile_1:mosi0(0)\__PA ,
        input => \emFile_1:Net_10\ ,
        pad => \emFile_1:mosi0(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \emFile_1:miso0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile_1:miso0(0)\__PA ,
        fb => \emFile_1:Net_16\ ,
        pad => \emFile_1:miso0(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \emFile_1:SPI0_CS(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile_1:SPI0_CS(0)\__PA ,
        pad => \emFile_1:SPI0_CS(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Packet_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Packet_RX(0)__PA ,
        fb => Net_99 ,
        pad => Packet_RX(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Packet_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Packet_TX(0)__PA ,
        input => Net_94 ,
        pad => Packet_TX(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => tmpOE__R1_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__R1_net_0 ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "c39ef993-d787-4c0c-8ad6-c0c81f866442/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \emFile_1:Net_19\ ,
            dclk_0 => \emFile_1:Net_19_local\ ,
            dclk_glb_1 => Net_21 ,
            dclk_1 => Net_21_local ,
            dclk_glb_2 => \Packet_Uart:Net_9\ ,
            dclk_2 => \Packet_Uart:Net_9_local\ ,
            dclk_glb_3 => Net_128 ,
            dclk_3 => Net_128_local ,
            dclk_glb_4 => Net_53 ,
            dclk_4 => Net_53_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_51 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+---------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |                 OE(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |                CLK(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |                  C(0) | In(Net_6)
     |   6 |     * |      NONE |         CMOS_OUT |                  A(0) | In(Net_4)
-----+-----+-------+-----------+------------------+-----------------------+---------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+-----------------------+---------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |                 B2(0) | In(Net_42)
     |   2 |     * |      NONE |         CMOS_OUT |                 R2(0) | In(Net_44)
     |   4 |     * |      NONE |         CMOS_OUT |                 B1(0) | In(Net_3)
     |   6 |     * |      NONE |         CMOS_OUT |                 R1(0) | In(Net_1)
-----+-----+-------+-----------+------------------+-----------------------+---------------------------
   4 |   0 |     * |      NONE |         CMOS_OUT |                 G1(0) | In(Net_2)
     |   2 |     * |      NONE |         CMOS_OUT |                 G2(0) | In(Net_41)
     |   4 |     * |      NONE |         CMOS_OUT |                  B(0) | In(Net_5)
     |   6 |     * |      NONE |         CMOS_OUT |                LAT(0) | 
-----+-----+-------+-----------+------------------+-----------------------+---------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |   \emFile_1:sclk0(0)\ | In(\emFile_1:Net_22\)
     |   1 |     * |      NONE |         CMOS_OUT |   \emFile_1:mosi0(0)\ | In(\emFile_1:Net_10\)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |   \emFile_1:miso0(0)\ | FB(\emFile_1:Net_16\)
     |   3 |     * |      NONE |         CMOS_OUT | \emFile_1:SPI0_CS(0)\ | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |          Packet_RX(0) | FB(Net_99)
     |   7 |     * |      NONE |         CMOS_OUT |          Packet_TX(0) | In(Net_94)
-----+-----+-------+-----------+------------------+-----------------------+---------------------------
  15 |   6 |     * |   FALLING |      HI_Z_ANALOG |       \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |       \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.005ms
Digital Placement phase: Elapsed time ==> 2s.100ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.226ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.175ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: Othello_timing.html: Warning-1366: Setup time violation found in a path from clock ( emFile_1_Clock_1 ) to clock ( emFile_1_Clock_1 ). (File=C:\Users\asivanan\Desktop\FinalProject_MinSpec\Othello.cydsn\Othello_timing.html)
Timing report is in Othello_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.459ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.198ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.753ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.796ms
API generation phase: Elapsed time ==> 2s.115ms
Dependency generation phase: Elapsed time ==> 0s.014ms
Cleanup phase: Elapsed time ==> 0s.000ms
