I0: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0
i1: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid
p2: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_440_443_444_tree$opN_1$_join_i2630_i412
p3: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_440_443_444_tree$opN_0$_join_i2625_i1905
p4: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_440_443_444_tree$_join_i2631_i2231
p5: op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_4_435_438_i2620_i1096
p6: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_434_452_453_tree$opN_1$opN_0$_join_i2634_i412
p7: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_434_452_453_tree$opN_1$_join_i2638_i412
p8: op_hcompute_blur_unnormalized_stencil$inner_compute$i2599_i2600_i651
p9: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_434_452_453_tree$opN_0$opN_0$_join_i2609_i1905
p10: op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_2_435_436_i2612_i1096
p11: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_434_452_453_tree$opN_0$opN_1$_join_i2616_i412
p12: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_434_452_453_tree$_join_i2639_i1176
p13: op_hcompute_l0_0_stencil$inner_compute$lshr_blur_unnormalized_stencil_2_493_494_i2941_i212
r14: f1_0_stencil$d_reg__U1$reg0
r15: f1_0_stencil$d_reg__U10$reg0
r16: f1_0_stencil$d_reg__U11$reg0
r17: f1_0_stencil$d_reg__U12$reg0
r18: f1_0_stencil$d_reg__U2$reg0
r19: f1_0_stencil$d_reg__U3$reg0
r20: f1_0_stencil$d_reg__U4$reg0
r21: f1_0_stencil$d_reg__U5$reg0
r22: f1_0_stencil$d_reg__U6$reg0
r23: f1_0_stencil$d_reg__U7$reg0
r24: f1_0_stencil$d_reg__U8$reg0
r25: f1_0_stencil$d_reg__U9$reg0
m26: f1_0_stencil$ub_f1_0_stencil_bank_2_garnet
r27: f1_temp_stencil$d_reg__U14$reg0
r28: f1_temp_stencil$d_reg__U15$reg0
r29: f1_temp_stencil$d_reg__U16$reg0
r30: f1_temp_stencil$d_reg__U17$reg0
r31: f1_temp_stencil$d_reg__U18$reg0
r32: f1_temp_stencil$d_reg__U19$reg0
m33: f1_temp_stencil$ub_f1_temp_stencil_bank_2_garnet
p34: op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$add_667_670_671_tree$opN_1$_join_i2876_i412
p35: op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$add_667_670_671_tree$opN_0$_join_i2871_i1905
p36: op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$add_667_670_671_tree$_join_i2877_i2231
p37: op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$mul_f2_temp_stencil_4_662_665_i2866_i1096
p38: op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$add_661_679_680_tree$opN_1$opN_0$_join_i2880_i412
p39: op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$add_661_679_680_tree$opN_1$_join_i2884_i412
p40: op_hcompute_f2_temp_blur_unnormalized_stencil$inner_compute$i2845_i2846_i651
p41: op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$add_661_679_680_tree$opN_0$opN_0$_join_i2855_i1905
p42: op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$mul_f2_temp_stencil_2_662_663_i2858_i1096
p43: op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$add_661_679_680_tree$opN_0$opN_1$_join_i2862_i412
p44: op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$add_661_679_680_tree$_join_i2885_i1176
p45: op_hcompute_l1_up_stencil$inner_compute$lshr_f2_temp_blur_unnormalized_stencil_2_720_721_i2965_i212
p46: op_hcompute_f1_up_stencil_1$inner_compute$add_l1_up_stencil_1_h1_0_stencil_1_728_i2840_i2231
m47: f1_up_stencil$ub_f1_up_stencil_BANK_0_garnet
p48: op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$add_549_552_553_tree$opN_1$_join_i2714_i412
p49: op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$add_549_552_553_tree$opN_0$_join_i2709_i1905
p50: op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$add_549_552_553_tree$_join_i2715_i2231
p51: op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$mul_f1_0_stencil_4_544_547_i2704_i1096
p52: op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$add_543_561_562_tree$opN_1$opN_0$_join_i2718_i412
p53: op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$add_543_561_562_tree$opN_1$_join_i2722_i412
p54: op_hcompute_f1_blur_unnormalized_stencil$inner_compute$i2683_i2684_i651
p55: op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$add_543_561_562_tree$opN_0$opN_0$_join_i2693_i1905
p56: op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$mul_f1_0_stencil_2_544_545_i2696_i1096
p57: op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$add_543_561_562_tree$opN_0$opN_1$_join_i2700_i412
p58: op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$add_543_561_562_tree$_join_i2723_i1176
p59: op_hcompute_l1_0_stencil$inner_compute$lshr_f1_blur_unnormalized_stencil_2_602_603_i2957_i212
m60: f2_0_stencil$ub_f2_0_stencil_BANK_0_garnet
r61: f2_temp_stencil$d_reg__U23$reg0
r62: f2_temp_stencil$d_reg__U24$reg0
r63: f2_temp_stencil$d_reg__U25$reg0
r64: f2_temp_stencil$d_reg__U26$reg0
r65: f2_temp_stencil$d_reg__U27$reg0
r66: f2_temp_stencil$d_reg__U28$reg0
r67: f2_temp_stencil$d_reg__U29$reg0
r68: f2_temp_stencil$d_reg__U30$reg0
r69: f2_temp_stencil$d_reg__U31$reg0
r70: f2_temp_stencil$d_reg__U32$reg0
r71: f2_temp_stencil$d_reg__U33$reg0
r72: f2_temp_stencil$d_reg__U34$reg0
m73: f2_temp_stencil$ub_f2_temp_stencil_bank_2_garnet
p74: op_hcompute_h0_0_stencil$inner_compute$sub_hw_input_global_wrapper_stencil_10_l0_0_stencil_1_501_i2926_i134
m75: h0_0_stencil$ub_h0_0_stencil_BANK_0_garnet
p76: op_hcompute_h1_0_stencil$inner_compute$sub_f1_0_stencil_10_l1_0_stencil_1_610_i2932_i134
m77: h1_0_stencil$ub_h1_0_stencil_BANK_0_garnet
r78: hw_input_global_wrapper_stencil$d_reg__U38$reg0
r79: hw_input_global_wrapper_stencil$d_reg__U39$reg0
r80: hw_input_global_wrapper_stencil$d_reg__U40$reg0
r81: hw_input_global_wrapper_stencil$d_reg__U41$reg0
r82: hw_input_global_wrapper_stencil$d_reg__U42$reg0
r83: hw_input_global_wrapper_stencil$d_reg__U43$reg0
m84: hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_bank_2_garnet
m85: op_hcompute_hw_output_stencil_port_controller_garnet
p86: op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$add_774_777_778_tree$opN_1$_join_i2790_i412
p87: op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$add_774_777_778_tree$opN_0$_join_i2785_i1905
p88: op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$add_774_777_778_tree$_join_i2791_i2231
p89: op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$mul_f1_temp_stencil_4_769_772_i2780_i1096
p90: op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$add_768_786_787_tree$opN_1$opN_0$_join_i2794_i412
p91: op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$add_768_786_787_tree$opN_1$_join_i2798_i412
p92: op_hcompute_f1_temp_blur_unnormalized_stencil$inner_compute$i2759_i2760_i651
p93: op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$add_768_786_787_tree$opN_0$opN_0$_join_i2769_i1905
p94: op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$mul_f1_temp_stencil_2_769_770_i2772_i1096
p95: op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$add_768_786_787_tree$opN_0$opN_1$_join_i2776_i412
p96: op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$add_768_786_787_tree$_join_i2799_i1176
p97: op_hcompute_l0_up_stencil$inner_compute$lshr_f1_temp_blur_unnormalized_stencil_2_827_828_i2949_i212
p98: op_hcompute_f0_up_stencil$inner_compute$add_l0_up_stencil_1_h0_0_stencil_1_833_i2678_i2231
r99: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg0
r100: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg1
I101: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0
r102: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg2
r103: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg3
r104: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg4
r105: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg5
r106: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg6
r107: pnr_pipelining107
r108: pnr_pipelining108
r109: pnr_pipelining109
r110: pnr_pipelining110
r111: pnr_pipelining111
r112: pnr_pipelining112
r113: pnr_pipelining113
r114: pnr_pipelining114
r115: pnr_pipelining115
r116: pnr_pipelining116
r117: pnr_pipelining117
r118: pnr_pipelining118
r119: pnr_pipelining119
r120: pnr_pipelining120
r121: pnr_pipelining121
r122: pnr_pipelining122
r123: pnr_pipelining123
r124: pnr_pipelining124
r125: pnr_pipelining125
r126: pnr_pipelining126
r127: pnr_pipelining127
r128: pnr_pipelining128
r129: pnr_pipelining129
r130: pnr_pipelining130
r131: pnr_pipelining131
r132: pnr_pipelining132
r133: pnr_pipelining133
r134: pnr_pipelining134
r135: pnr_pipelining135
r136: pnr_pipelining136
r137: pnr_pipelining137
r138: pnr_pipelining138
r139: pnr_pipelining139
r140: pnr_pipelining140
r141: pnr_pipelining141
r142: pnr_pipelining142
r143: pnr_pipelining143
r144: pnr_pipelining144
r145: pnr_pipelining145
r146: pnr_pipelining146
r147: pnr_pipelining147
r148: pnr_pipelining148
r149: pnr_pipelining149
