// Seed: 2625017290
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  initial id_1 = 1;
  assign id_4 = id_4;
  wire id_6;
  wire id_7, id_8, id_9;
endmodule
module module_1 (
    output tri   id_0,
    output wire  id_1,
    input  uwire id_2,
    input  wor   id_3,
    input  tri1  id_4
);
  wire id_6;
  wire id_7, id_8, id_9, id_10;
  module_0(
      id_10, id_6, id_8, id_9
  );
endmodule
