Ravishankar Arunachalam , Emrah Acar , Sani R. Nassif, Optimal shielding/spacing metrics for low power design, Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI'03), p.167, February 20-21, 2003
Caignet, F., Delmas-Bendhia, S., and Sicard, E. 2001. The challenge of signal integrity in deep-submicrometer CMOS technology. Proc. IEEE 89, 4, 556--573.
Chunjie Duan , Anup Tirumala, Analysis and Avoidance of Cross-Talk in On-Chip Buses, Proceedings of the The Ninth Symposium on High Performance Interconnects, p.133, August 22-24, 2001
Himanshu Kaul , Dennis Sylvester , David Blaauw, Active shields: a new approach to shielding global wires, Proceedings of the 12th ACM Great Lakes symposium on VLSI, April 18-19, 2002, New York, New York, USA[doi>10.1145/505306.505331]
Khan, Z., Arslan, T., and Erdogan, A. 2004. A dual low power and crosstalk immune encoding scheme for system-on-chip buses. In Proceedings of the 14th International Workshop on Power and Timing Modeling Optimization and Simulation (PATMOS). Lecture Notes in Computer Science. Springer-Verlag, Berlin, Germany, 585--592.
Lin Li , N. Vijaykrishnan , Mahmut Kandemir , Mary Jane Irwin, A Crosstalk Aware Interconnect with Variable Cycle Transmission, Proceedings of the conference on Design, automation and test in Europe, p.10102, February 16-20, 2004
Madhu Mutyam, Selective shielding: a crosstalk-free bus encoding technique, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Madhu Mutyam , Melvin Eze , N. Vijaykrishnan , Yuan Xie, Delay and Energy Efficient Data Transmission for On-Chip Buses, Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, p.355, March 02-03, 2006[doi>10.1109/ISVLSI.2006.33]
K. Najeeb , Vishal Gupta , V. Kamakoti, Delay and peak power minimization for on-chip buses using temporal redundancy, Proceedings of the 16th ACM Great Lakes symposium on VLSI, April 30-May 01, 2006, Philadelphia, PA, USA[doi>10.1145/1127908.1127938]
Dinesh Pamunuwa , Li-Rong Zheng , Hannu Tenhunen, Maximizing throughput over parallel wire structures in the deep submicrometer regime, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.2, p.224-243, April 2003[doi>10.1109/TVLSI.2003.810800]
Ketan N. Patel , Igor L. Markov, Error-correction and crosstalk avoidance in DSM busses, Proceedings of the 2003 international workshop on System-level interconnect prediction, April 05-06, 2003, Monterey, CA, USA[doi>10.1145/639929.639933]
Predictive technology model. http://www.eas.asu.edu/~ptm.
D. Rossi , V. E.  S. van Dijk , R. P. Kleihorst , A. H. Nieuwland , C. Metra, Coding Scheme for Low Energy Consumption Fault-Tolerant Bus, Proceedings of the Proceedings of The Eighth IEEE International On-Line Testing Workshop (IOLTW'02), p.8, July 08-10, 2002
Sotiriadis, P. and Chandrakasan, A. 2000. Low power bus coding techniques considering inter-wire capacitances. In Proceedings of the 22nd Custom Integrated Circuits Conference (CICC). IEEE Computer Society Press, Los Alamitos, CA, 507--510.
Paul P. Sotiriadis , Anantha Chandrakasan, Reducing bus delay in submicron technology using coding, Proceedings of the 2001 Asia and South Pacific Design Automation Conference, p.109-114, January 2001, Yokohama, Japan[doi>10.1145/370155.370294]
Paul P. Sotiriadis , Anantha P. Chandrakasan, A bus energy model for deep submicron technology, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.3, p.341-350, June 2002[doi>10.1109/TVLSI.2002.1043337]
Srinivasa R. Sridhara , Arshad Ahmed , Naresh R. Shanbhag, Area and Energy-Efficient Crosstalk Avoidance Codes for On-Chip Buses, Proceedings of the IEEE International Conference on Computer Design, p.12-17, October 11-13, 2004
Srinivasa R. Sridhara , Naresh R. Shanbhag, Coding for system-on-chip networks: a unified framework, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.6, p.655-667, June 2005[doi>10.1109/TVLSI.2005.848816]
Stan, M. and Burleson, W. 1994. Limited-weight codes for low power I/O. In Proceedings of the International Workshop on Low Power Design. IEEE Computer Society Press, Los Alamitos, CA, 209--214.
P. Subrahmanya , R. Manimegalai , V. Kamakoti , Madhu Mutyam, A Bus Encoding Technique for Power and Cross-talk Minimization, Proceedings of the 17th International Conference on VLSI Design, p.443, January 05-09, 2004
Sylvester, D. and Hu, C. 2001. Analytical modeling and characterization of deep-submicrometer interconnect. Proc. IEEE 89, 5, 634--664.
Tiehan Lv , Jorg Henkel , Haris Lekatsas , Wayne Wolf, Enhancing Signal Integrity through a Low-Overhead Encoding Scheme on Address Buses, Proceedings of the conference on Design, Automation and Test in Europe, p.10542, March 03-07, 2003
Bret Victor , Kurt Keutzer, Bus encoding to prevent crosstalk delay, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
Joon-Seo Yim , Chong-Min Kyung, Reducing cross-coupling among interconnect wires in deep-submicron datapath design, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.485-490, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309984]
