 
set ::env(PROJECT_NAME) Core_Swerv_EL2
set ::env(DESIGN_TOP) el2_swerv
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/Chipalliance/Cores-SweRV-EL2/design/Core
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/Chipalliance/Cores-SweRV-EL2/design/Core/el2_swerv.sv
set ::env(CLOCK_COUNT) 5
set ::env(DOMAIN) digital_design


