$date
	Tue May 16 15:34:51 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter2_tb $end
$var wire 4 ! counter_out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ reset $end
$scope module count $end
$var wire 1 % clk $end
$var wire 1 & enable $end
$var wire 1 ' reset $end
$var reg 4 ( counter_out [3:0] $end
$scope begin COUNTER $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
0'
0&
1%
0$
0#
1"
bx !
$end
#5
0"
0%
1$
1'
#10
1"
1%
#11
b0 (
b0 !
#15
0"
0%
0$
0'
#20
1"
1%
1#
1&
#21
b1 (
b1 !
#25
0"
0%
#30
1"
1%
#31
b10 (
b10 !
#35
0"
0%
#40
1"
1%
#41
b11 (
b11 !
#45
0"
0%
#50
1"
1%
#51
b100 (
b100 !
#55
0"
0%
#60
1"
1%
#61
b101 (
b101 !
#65
0"
0%
#70
1"
1%
#71
b110 (
b110 !
#75
0"
0%
#80
1"
1%
#81
b111 (
b111 !
#85
0"
0%
#90
1"
1%
#91
b1000 (
b1000 !
#95
0"
0%
#100
1"
1%
#101
b1001 (
b1001 !
#105
0"
0%
#110
1"
1%
#111
b1010 (
b1010 !
#115
0"
0%
#120
1"
1%
#121
b1011 (
b1011 !
#125
0"
0%
#130
1"
1%
#131
b1100 (
b1100 !
#135
0"
0%
#140
1"
1%
#141
b1101 (
b1101 !
#145
0"
0%
0#
0&
#150
1"
1%
#155
0"
0%
