/*
 * Copyright (C) 2013 Boundary Devices
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

DATA 4, MX6_MMDC_P0_MDPDC, 0x0002002D
DATA 4, MX6_MMDC_P0_MDSCR, 0x00008000
/*
 * tRFC:0x3f		(160000/2525) = 63.36 = 64(0x40) clocks
 * tXS:0x43		(170000/2525) = 67.32 = 68(0x44) clocks
 * tXP:b'010'		(7500/2525) = 2.97 = 3 clocks
 * tXPDLL:b'1001'	(24000/2525) = 9.505 = 10(0x0a) clocks
 * tFAW:b'10011'	(50000/2525) = 19.80 = 20(0x14) clocks
 * tCL:b'0011'		(13125/2525) = 5.198 = 6 clocks
 */
DATA 4, MX6_MMDC_P0_MDCFG0, 0x3f435333
/*
 * tRCD:b'101'		(13125/2525) = 5.198 = 6 clocks
 * tRP:b'101'		(13125/2525) = 5.198 = 6 clocks
 * tRC:b'10100'		(50625/2525) = 20.049 = 21(0x15) clocks
 * tRAS:b'01110'	(37500/2525) = 14.851 = 15(0x0f) clocks
 * tRPA:b'1'		(tRP[+1]) = 7 clocks
 * b'000'
 * tWR:b'101'		(15000/2525) = 5.940 = 6 clocks
 * tMRD:b'1011'		(max tMRD 4, tMOD 12) = 12(0xc) clocks
 * b'00'
 * tCWL:b'011'		(tCL-1) = 5 clocks
 */
DATA 4, MX6_MMDC_P0_MDCFG1, 0xb68e8b63
/*
 * b'0000000'
 * tDLLK:0x1ff(9 bits), 512(0x200) clocks (Jedec for DDR3)
 * b'0000000'
 * tRTP:b'011'		MAX(4, (7500/2525)) = 2.970 = 4 clocks
 * tWTR:same bank b'011' MAX(4, (7500/2525)) = 2.970 = 4 clocks
 * tRRD:b'011'		MAX(4, (5000/2525)) = 1.980 = 4 clocks
 */
DATA 4, MX6_MMDC_P0_MDCFG2, 0x01ff00db
/*
 * RTW_SAME: 2 cycles,
 * WTR_DIFF: 3 cycles,
 * WTW_DIFF: 3 cycles,
 * RTW_DIFF: 2 cycles,
 * RTR_DIFF: 2 cycles
 */
DATA 4, MX6_MMDC_P0_MDRWD, 0x0f9f26d2
DATA 4, MX6_MMDC_P0_MDOR, 0x00431023
DATA 4, MX6_MMDC_P0_MDOTC, 0x00333030
DATA 4, MX6_MMDC_P0_MDPDC, 0x0002556D
DATA 4, MX6_MMDC_P0_MDASP, 0x00000027
DATA 4, MX6_MMDC_P0_MDCTL, 0x831A0000
DATA 4, MX6_MMDC_P0_MDSCR, 0x04008032
DATA 4, MX6_MMDC_P0_MDSCR, 0x00008033
DATA 4, MX6_MMDC_P0_MDSCR, 0x00048031
/* A12 - 1 dll on(fast exit), tCL 6 */
DATA 4, MX6_MMDC_P0_MDSCR, 0x15208030	/* MR0 FastExit, tWR=6(b'010'), Dll reset, tCL=6*/
DATA 4, MX6_MMDC_P0_MDSCR, 0x04008040	/* ZQ calibration */
DATA 4, MX6_MMDC_P0_MPZQHWCTRL, 0xa1390003
DATA 4, MX6_MMDC_P1_MPZQHWCTRL, 0xa1390003
DATA 4, MX6_MMDC_P0_MDREF, 0x00005800
DATA 4, MX6_MMDC_P0_MPODTCTRL, 0x00022227
DATA 4, MX6_MMDC_P1_MPODTCTRL, 0x00022227

DATA 4, MX6_MMDC_P0_MPDGCTRL0, MX6_MMDC_P0_MPDGCTRL0_VAL
DATA 4, MX6_MMDC_P0_MPDGCTRL1, MX6_MMDC_P0_MPDGCTRL1_VAL
DATA 4, MX6_MMDC_P1_MPDGCTRL0, MX6_MMDC_P1_MPDGCTRL0_VAL
DATA 4, MX6_MMDC_P1_MPDGCTRL1, MX6_MMDC_P1_MPDGCTRL1_VAL
DATA 4, MX6_MMDC_P0_MPRDDLCTL, MX6_MMDC_P0_MPRDDLCTL_VAL
DATA 4, MX6_MMDC_P1_MPRDDLCTL, MX6_MMDC_P1_MPRDDLCTL_VAL
DATA 4, MX6_MMDC_P0_MPWRDLCTL, MX6_MMDC_P0_MPWRDLCTL_VAL
DATA 4, MX6_MMDC_P1_MPWRDLCTL, MX6_MMDC_P1_MPWRDLCTL_VAL
DATA 4, MX6_MMDC_P0_MPWLDECTRL0, MX6_MMDC_P0_MPWLDECTRL0_VAL
DATA 4, MX6_MMDC_P0_MPWLDECTRL1, MX6_MMDC_P0_MPWLDECTRL1_VAL
DATA 4, MX6_MMDC_P1_MPWLDECTRL0, MX6_MMDC_P1_MPWLDECTRL0_VAL
DATA 4, MX6_MMDC_P1_MPWLDECTRL1, MX6_MMDC_P1_MPWLDECTRL1_VAL

DATA 4, MX6_MMDC_P0_MPMUR0, 0x00000800
DATA 4, MX6_MMDC_P1_MPMUR0, 0x00000800
DATA 4, MX6_MMDC_P0_MDSCR, 0x00000000
DATA 4, MX6_MMDC_P0_MAPSR, 0x00011006
