multiline_comment|/*&n; *&n; * BRIEF MODULE DESCRIPTION&n; *      IT8172 IDE controller support&n; *&n; * Copyright 2000 MontaVista Software Inc.&n; * Author: MontaVista Software, Inc.&n; *              stevel@mvista.com or source@mvista.com&n; *&n; *  This program is free software; you can redistribute  it and/or modify it&n; *  under  the terms of  the GNU General  Public License as published by the&n; *  Free Software Foundation;  either version 2 of the  License, or (at your&n; *  option) any later version.&n; *&n; *  THIS  SOFTWARE  IS PROVIDED   ``AS  IS&squot;&squot; AND   ANY  EXPRESS OR IMPLIED&n; *  WARRANTIES,   INCLUDING, BUT NOT  LIMITED  TO, THE IMPLIED WARRANTIES OF&n; *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN&n; *  NO  EVENT  SHALL   THE AUTHOR  BE    LIABLE FOR ANY   DIRECT, INDIRECT,&n; *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT&n; *  NOT LIMITED   TO, PROCUREMENT OF  SUBSTITUTE GOODS  OR SERVICES; LOSS OF&n; *  USE, DATA,  OR PROFITS; OR  BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON&n; *  ANY THEORY OF LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT&n; *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF&n; *  THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.&n; *&n; *  You should have received a copy of the  GNU General Public License along&n; *  with this program; if not, write  to the Free Software Foundation, Inc.,&n; *  675 Mass Ave, Cambridge, MA 02139, USA.&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/ioport.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;linux/hdreg.h&gt;
macro_line|#include &lt;linux/ide.h&gt;
macro_line|#include &lt;linux/delay.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/ide.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/it8172/it8172_int.h&gt;
macro_line|#include &quot;ata-timing.h&quot;
macro_line|#include &quot;pcihost.h&quot;
multiline_comment|/*&n; * Prototypes&n; */
r_static
r_void
id|it8172_tune_drive
(paren
r_struct
id|ata_device
op_star
id|drive
comma
id|byte
id|pio
)paren
suffix:semicolon
macro_line|#if defined(CONFIG_BLK_DEV_IDEDMA) &amp;&amp; defined(CONFIG_IT8172_TUNING)
r_static
id|byte
id|it8172_dma_2_pio
(paren
id|byte
id|xfer_rate
)paren
suffix:semicolon
r_static
r_int
id|it8172_tune_chipset
(paren
r_struct
id|ata_device
op_star
id|drive
comma
id|byte
id|speed
)paren
suffix:semicolon
r_static
r_int
id|it8172_config_chipset_for_dma
(paren
r_struct
id|ata_device
op_star
id|drive
)paren
suffix:semicolon
r_static
r_int
id|it8172_dmaproc
c_func
(paren
id|ide_dma_action_t
id|func
comma
r_struct
id|ata_device
op_star
id|drive
)paren
suffix:semicolon
macro_line|#endif
r_void
id|__init
id|ide_init_it8172
c_func
(paren
r_struct
id|ata_channel
op_star
id|channel
)paren
suffix:semicolon
DECL|function|it8172_tune_drive
r_static
r_void
id|it8172_tune_drive
(paren
r_struct
id|ata_device
op_star
id|drive
comma
id|byte
id|pio
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
id|u16
id|drive_enables
suffix:semicolon
id|u32
id|drive_timing
suffix:semicolon
r_int
id|is_slave
op_assign
(paren
op_amp
id|drive-&gt;channel-&gt;drives
(braket
l_int|1
)braket
op_eq
id|drive
)paren
suffix:semicolon
r_if
c_cond
(paren
id|pio
op_eq
l_int|255
)paren
id|pio
op_assign
id|ata_timing_mode
c_func
(paren
id|drive
comma
id|XFER_PIO
op_or
id|XFER_EPIO
)paren
op_minus
id|XFER_PIO_0
suffix:semicolon
r_else
id|pio
op_assign
id|min_t
c_func
(paren
id|byte
comma
id|pio
comma
l_int|4
)paren
suffix:semicolon
id|pci_read_config_word
c_func
(paren
id|drive-&gt;channel-&gt;pci_dev
comma
id|master_port
comma
op_amp
id|master_data
)paren
suffix:semicolon
id|pci_read_config_dword
c_func
(paren
id|drive-&gt;channel-&gt;pci_dev
comma
id|slave_port
comma
op_amp
id|slave_data
)paren
suffix:semicolon
multiline_comment|/*&n;     * FIX! The DIOR/DIOW pulse width and recovery times in port 0x44&n;     * are being left at the default values of 8 PCI clocks (242 nsec&n;     * for a 33 MHz clock). These can be safely shortened at higher&n;     * PIO modes. The DIOR/DIOW pulse width and recovery times only&n;     * apply to PIO modes, not to the DMA modes.&n;     */
multiline_comment|/*&n;     * Enable port 0x44. The IT8172G spec is confused; it calls&n;     * this register the &quot;Slave IDE Timing Register&quot;, but in fact,&n;     * it controls timing for both master and slave drives.&n;     */
id|drive_enables
op_or_assign
l_int|0x4000
suffix:semicolon
r_if
c_cond
(paren
id|is_slave
)paren
(brace
id|drive_enables
op_and_assign
l_int|0xc006
suffix:semicolon
r_if
c_cond
(paren
id|pio
OG
l_int|1
)paren
multiline_comment|/* enable prefetch and IORDY sample-point */
id|drive_enables
op_or_assign
l_int|0x0060
suffix:semicolon
)brace
r_else
(brace
id|drive_enables
op_and_assign
l_int|0xc060
suffix:semicolon
r_if
c_cond
(paren
id|pio
OG
l_int|1
)paren
multiline_comment|/* enable prefetch and IORDY sample-point */
id|drive_enables
op_or_assign
l_int|0x0006
suffix:semicolon
)brace
id|save_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
id|cli
c_func
(paren
)paren
suffix:semicolon
id|pci_write_config_word
c_func
(paren
id|drive-&gt;channel-&gt;pci_dev
comma
id|master_port
comma
id|master_data
)paren
suffix:semicolon
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
macro_line|#if defined(CONFIG_BLK_DEV_IDEDMA) &amp;&amp; defined(CONFIG_IT8172_TUNING)
multiline_comment|/*&n; *&n; */
DECL|function|it8172_dma_2_pio
r_static
id|byte
id|it8172_dma_2_pio
(paren
id|byte
id|xfer_rate
)paren
(brace
r_switch
c_cond
(paren
id|xfer_rate
)paren
(brace
r_case
id|XFER_UDMA_5
suffix:colon
r_case
id|XFER_UDMA_4
suffix:colon
r_case
id|XFER_UDMA_3
suffix:colon
r_case
id|XFER_UDMA_2
suffix:colon
r_case
id|XFER_UDMA_1
suffix:colon
r_case
id|XFER_UDMA_0
suffix:colon
r_case
id|XFER_MW_DMA_2
suffix:colon
r_case
id|XFER_PIO_4
suffix:colon
r_return
l_int|4
suffix:semicolon
r_case
id|XFER_MW_DMA_1
suffix:colon
r_case
id|XFER_PIO_3
suffix:colon
r_return
l_int|3
suffix:semicolon
r_case
id|XFER_SW_DMA_2
suffix:colon
r_case
id|XFER_PIO_2
suffix:colon
r_return
l_int|2
suffix:semicolon
r_case
id|XFER_MW_DMA_0
suffix:colon
r_case
id|XFER_SW_DMA_1
suffix:colon
r_case
id|XFER_SW_DMA_0
suffix:colon
r_case
id|XFER_PIO_1
suffix:colon
r_case
id|XFER_PIO_0
suffix:colon
r_case
id|XFER_PIO_SLOW
suffix:colon
r_default
suffix:colon
r_return
l_int|0
suffix:semicolon
)brace
)brace
DECL|function|it8172_tune_chipset
r_static
r_int
id|it8172_tune_chipset
(paren
r_struct
id|ata_device
op_star
id|drive
comma
id|byte
id|speed
)paren
(brace
r_struct
id|ata_channel
op_star
id|hwif
op_assign
id|drive-&gt;channel
suffix:semicolon
r_struct
id|pci_dev
op_star
id|dev
op_assign
id|hwif-&gt;pci_dev
suffix:semicolon
r_int
id|a_speed
op_assign
l_int|3
op_lshift
(paren
id|drive-&gt;dn
op_star
l_int|4
)paren
suffix:semicolon
r_int
id|u_flag
op_assign
l_int|1
op_lshift
id|drive-&gt;dn
suffix:semicolon
r_int
id|u_speed
op_assign
l_int|0
suffix:semicolon
r_int
id|err
op_assign
l_int|0
suffix:semicolon
id|byte
id|reg48
comma
id|reg4a
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|dev
comma
l_int|0x48
comma
op_amp
id|reg48
)paren
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|dev
comma
l_int|0x4a
comma
op_amp
id|reg4a
)paren
suffix:semicolon
multiline_comment|/*&n;     * Setting the DMA cycle time to 2 or 3 PCI clocks (60 and 91 nsec&n;     * at 33 MHz PCI clock) seems to cause BadCRC errors during DMA&n;     * transfers on some drives, even though both numbers meet the minimum&n;     * ATAPI-4 spec of 73 and 54 nsec for UDMA 1 and 2 respectively.&n;     * So the faster times are just commented out here. The good news is&n;     * that the slower cycle time has very little affect on transfer&n;     * performance.&n;     */
r_switch
c_cond
(paren
id|speed
)paren
(brace
r_case
id|XFER_UDMA_4
suffix:colon
r_case
id|XFER_UDMA_2
suffix:colon
singleline_comment|//u_speed = 2 &lt;&lt; (drive-&gt;dn * 4); break;
r_case
id|XFER_UDMA_5
suffix:colon
r_case
id|XFER_UDMA_3
suffix:colon
r_case
id|XFER_UDMA_1
suffix:colon
singleline_comment|//u_speed = 1 &lt;&lt; (drive-&gt;dn * 4); break;
r_case
id|XFER_UDMA_0
suffix:colon
id|u_speed
op_assign
l_int|0
op_lshift
(paren
id|drive-&gt;dn
op_star
l_int|4
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|XFER_MW_DMA_2
suffix:colon
r_case
id|XFER_MW_DMA_1
suffix:colon
r_case
id|XFER_MW_DMA_0
suffix:colon
r_case
id|XFER_SW_DMA_2
suffix:colon
r_break
suffix:semicolon
r_default
suffix:colon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
r_if
c_cond
(paren
id|speed
op_ge
id|XFER_UDMA_0
)paren
(brace
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x48
comma
id|reg48
op_or
id|u_flag
)paren
suffix:semicolon
id|reg4a
op_and_assign
op_complement
id|a_speed
suffix:semicolon
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x4a
comma
id|reg4a
op_or
id|u_speed
)paren
suffix:semicolon
)brace
r_else
(brace
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x48
comma
id|reg48
op_amp
op_complement
id|u_flag
)paren
suffix:semicolon
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x4a
comma
id|reg4a
op_amp
op_complement
id|a_speed
)paren
suffix:semicolon
)brace
id|it8172_tune_drive
c_func
(paren
id|drive
comma
id|it8172_dma_2_pio
c_func
(paren
id|speed
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|drive-&gt;init_speed
)paren
id|drive-&gt;init_speed
op_assign
id|speed
suffix:semicolon
id|err
op_assign
id|ide_config_drive_speed
c_func
(paren
id|drive
comma
id|speed
)paren
suffix:semicolon
id|drive-&gt;current_speed
op_assign
id|speed
suffix:semicolon
r_return
id|err
suffix:semicolon
)brace
DECL|function|it8172_config_chipset_for_dma
r_static
r_int
id|it8172_config_chipset_for_dma
c_func
(paren
r_struct
id|ata_device
op_star
id|drive
)paren
(brace
r_struct
id|hd_driveid
op_star
id|id
op_assign
id|drive-&gt;id
suffix:semicolon
id|byte
id|speed
suffix:semicolon
id|speed
op_assign
id|ata_timing_mode
c_func
(paren
id|drive
comma
id|XFER_PIO
op_or
id|XFER_EPIO
op_or
id|XFER_SWDMA
op_or
id|XFER_MWDMA
op_or
id|XFER_UDMA
)paren
suffix:semicolon
(paren
r_void
)paren
id|it8172_tune_chipset
c_func
(paren
id|drive
comma
id|speed
)paren
suffix:semicolon
r_return
(paren
(paren
r_int
)paren
(paren
(paren
id|id-&gt;dma_ultra
op_rshift
l_int|11
)paren
op_amp
l_int|7
)paren
ques
c_cond
id|ide_dma_on
suffix:colon
(paren
(paren
id|id-&gt;dma_ultra
op_rshift
l_int|8
)paren
op_amp
l_int|7
)paren
ques
c_cond
id|ide_dma_on
suffix:colon
(paren
(paren
id|id-&gt;dma_mword
op_rshift
l_int|8
)paren
op_amp
l_int|7
)paren
ques
c_cond
id|ide_dma_on
suffix:colon
(paren
(paren
id|id-&gt;dma_1word
op_rshift
l_int|8
)paren
op_amp
l_int|7
)paren
ques
c_cond
id|ide_dma_on
suffix:colon
id|ide_dma_off_quietly
)paren
suffix:semicolon
)brace
DECL|function|it8172_dmaproc
r_static
r_int
id|it8172_dmaproc
c_func
(paren
id|ide_dma_action_t
id|func
comma
r_struct
id|ata_device
op_star
id|drive
)paren
(brace
r_switch
c_cond
(paren
id|func
)paren
(brace
r_case
id|ide_dma_check
suffix:colon
r_return
id|ide_dmaproc
c_func
(paren
(paren
id|ide_dma_action_t
)paren
id|it8172_config_chipset_for_dma
c_func
(paren
id|drive
)paren
comma
id|drive
)paren
suffix:semicolon
r_default
suffix:colon
r_break
suffix:semicolon
)brace
multiline_comment|/* Other cases are done by generic IDE-DMA code. */
r_return
id|ide_dmaproc
c_func
(paren
id|func
comma
id|drive
)paren
suffix:semicolon
)brace
macro_line|#endif /* defined(CONFIG_BLK_DEV_IDEDMA) &amp;&amp; (CONFIG_IT8172_TUNING) */
DECL|function|pci_init_it8172
r_static
r_int
r_int
id|__init
id|pci_init_it8172
(paren
r_struct
id|pci_dev
op_star
id|dev
)paren
(brace
r_int
r_char
id|progif
suffix:semicolon
multiline_comment|/*&n;     * Place both IDE interfaces into PCI &quot;native&quot; mode&n;     */
(paren
r_void
)paren
id|pci_read_config_byte
c_func
(paren
id|dev
comma
id|PCI_CLASS_PROG
comma
op_amp
id|progif
)paren
suffix:semicolon
(paren
r_void
)paren
id|pci_write_config_byte
c_func
(paren
id|dev
comma
id|PCI_CLASS_PROG
comma
id|progif
op_or
l_int|0x05
)paren
suffix:semicolon
r_return
id|IT8172_IDE_IRQ
suffix:semicolon
)brace
DECL|function|ide_init_it8172
r_static
r_void
id|__init
id|ide_init_it8172
c_func
(paren
r_struct
id|ata_channel
op_star
id|hwif
)paren
(brace
r_struct
id|pci_dev
op_star
id|dev
op_assign
id|hwif-&gt;pci_dev
suffix:semicolon
r_int
r_int
id|cmdBase
comma
id|ctrlBase
suffix:semicolon
id|hwif-&gt;tuneproc
op_assign
op_amp
id|it8172_tune_drive
suffix:semicolon
id|hwif-&gt;drives
(braket
l_int|0
)braket
dot
id|autotune
op_assign
l_int|1
suffix:semicolon
id|hwif-&gt;drives
(braket
l_int|1
)braket
dot
id|autotune
op_assign
l_int|1
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|hwif-&gt;dma_base
)paren
r_return
suffix:semicolon
macro_line|#ifndef CONFIG_BLK_DEV_IDEDMA
id|hwif-&gt;autodma
op_assign
l_int|0
suffix:semicolon
macro_line|#else /* CONFIG_BLK_DEV_IDEDMA */
macro_line|# ifdef CONFIG_IT8172_TUNING
id|hwif-&gt;autodma
op_assign
l_int|1
suffix:semicolon
id|hwif-&gt;dmaproc
op_assign
op_amp
id|it8172_dmaproc
suffix:semicolon
id|hwif-&gt;speedproc
op_assign
op_amp
id|it8172_tune_chipset
suffix:semicolon
macro_line|# endif
macro_line|#endif
id|cmdBase
op_assign
id|dev-&gt;resource
(braket
l_int|0
)braket
dot
id|start
suffix:semicolon
id|ctrlBase
op_assign
id|dev-&gt;resource
(braket
l_int|1
)braket
dot
id|start
suffix:semicolon
id|ide_init_hwif_ports
c_func
(paren
op_amp
id|hwif-&gt;hw
comma
id|cmdBase
comma
id|ctrlBase
op_or
l_int|2
comma
l_int|NULL
)paren
suffix:semicolon
id|memcpy
c_func
(paren
id|hwif-&gt;io_ports
comma
id|hwif-&gt;hw.io_ports
comma
r_sizeof
(paren
id|hwif-&gt;io_ports
)paren
)paren
suffix:semicolon
id|hwif-&gt;noprobe
op_assign
l_int|0
suffix:semicolon
)brace
multiline_comment|/* module data table */
DECL|variable|__initdata
r_static
r_struct
id|ata_pci_device
id|chipset
id|__initdata
op_assign
(brace
id|vendor
suffix:colon
id|PCI_VENDOR_ID_ITE
comma
id|device
suffix:colon
id|PCI_DEVICE_ID_ITE_IT8172G
comma
id|init_chipset
suffix:colon
id|pci_init_it8172
comma
id|init_channel
suffix:colon
id|ide_init_it8172
comma
id|exnablebits
suffix:colon
(brace
(brace
l_int|0x00
comma
l_int|0x00
comma
l_int|0x00
)brace
comma
(brace
l_int|0x40
comma
l_int|0x00
comma
l_int|0x01
)brace
)brace
comma
id|bootable
suffix:colon
id|ON_BOARD
)brace
suffix:semicolon
DECL|function|init_it8172
r_int
id|__init
id|init_it8172
c_func
(paren
r_void
)paren
(brace
id|ata_register_chipset
c_func
(paren
op_amp
id|chipset
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
eof
