<session jtag_chain="USB-Blaster [1-1]" jtag_device="@1: EP3C40/EP4CE(30|40) (0x020F40DD)" sof_file="">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="data horizontal scroll position" value="0"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="1"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="130846"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2018/04/23 02:47:56  #0">
      <clock name="osc25_pad_in" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="256" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="cpu_cntr[0]" tap_mode="classic"/>
          <wire name="cpu_cntr[10]" tap_mode="classic"/>
          <wire name="cpu_cntr[11]" tap_mode="classic"/>
          <wire name="cpu_cntr[12]" tap_mode="classic"/>
          <wire name="cpu_cntr[13]" tap_mode="classic"/>
          <wire name="cpu_cntr[14]" tap_mode="classic"/>
          <wire name="cpu_cntr[15]" tap_mode="classic"/>
          <wire name="cpu_cntr[16]" tap_mode="classic"/>
          <wire name="cpu_cntr[17]" tap_mode="classic"/>
          <wire name="cpu_cntr[18]" tap_mode="classic"/>
          <wire name="cpu_cntr[19]" tap_mode="classic"/>
          <wire name="cpu_cntr[1]" tap_mode="classic"/>
          <wire name="cpu_cntr[20]" tap_mode="classic"/>
          <wire name="cpu_cntr[21]" tap_mode="classic"/>
          <wire name="cpu_cntr[22]" tap_mode="classic"/>
          <wire name="cpu_cntr[23]" tap_mode="classic"/>
          <wire name="cpu_cntr[24]" tap_mode="classic"/>
          <wire name="cpu_cntr[25]" tap_mode="classic"/>
          <wire name="cpu_cntr[2]" tap_mode="classic"/>
          <wire name="cpu_cntr[3]" tap_mode="classic"/>
          <wire name="cpu_cntr[4]" tap_mode="classic"/>
          <wire name="cpu_cntr[5]" tap_mode="classic"/>
          <wire name="cpu_cntr[6]" tap_mode="classic"/>
          <wire name="cpu_cntr[7]" tap_mode="classic"/>
          <wire name="cpu_cntr[8]" tap_mode="classic"/>
          <wire name="cpu_cntr[9]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[0]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[10]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[11]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[12]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[13]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[14]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[15]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[16]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[17]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[18]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[19]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[1]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[20]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[21]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[22]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[23]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[24]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[25]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[26]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[27]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[28]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[29]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[2]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[30]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[31]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[3]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[4]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[5]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[6]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[7]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[8]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[9]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[0]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[10]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[11]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[12]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[13]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[14]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[15]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[16]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[17]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[18]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[19]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[1]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[20]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[21]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[22]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[23]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[24]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[25]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[26]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[27]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[28]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[29]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[2]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[30]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[31]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[3]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[4]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[5]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[6]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[7]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[8]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[9]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pll_areset_export" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pll_locked_export" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pll_phasedone_export" tap_mode="classic"/>
          <wire name="ir_rx" tap_mode="classic"/>
          <wire name="led_b_pad_out" tap_mode="classic"/>
          <wire name="led_g_pad_out" tap_mode="classic"/>
          <wire name="led_r_pad_out" tap_mode="classic"/>
          <wire name="sdram_cntr[0]" tap_mode="classic"/>
          <wire name="sdram_cntr[10]" tap_mode="classic"/>
          <wire name="sdram_cntr[11]" tap_mode="classic"/>
          <wire name="sdram_cntr[12]" tap_mode="classic"/>
          <wire name="sdram_cntr[13]" tap_mode="classic"/>
          <wire name="sdram_cntr[14]" tap_mode="classic"/>
          <wire name="sdram_cntr[15]" tap_mode="classic"/>
          <wire name="sdram_cntr[16]" tap_mode="classic"/>
          <wire name="sdram_cntr[17]" tap_mode="classic"/>
          <wire name="sdram_cntr[18]" tap_mode="classic"/>
          <wire name="sdram_cntr[19]" tap_mode="classic"/>
          <wire name="sdram_cntr[1]" tap_mode="classic"/>
          <wire name="sdram_cntr[20]" tap_mode="classic"/>
          <wire name="sdram_cntr[21]" tap_mode="classic"/>
          <wire name="sdram_cntr[22]" tap_mode="classic"/>
          <wire name="sdram_cntr[23]" tap_mode="classic"/>
          <wire name="sdram_cntr[24]" tap_mode="classic"/>
          <wire name="sdram_cntr[25]" tap_mode="classic"/>
          <wire name="sdram_cntr[2]" tap_mode="classic"/>
          <wire name="sdram_cntr[3]" tap_mode="classic"/>
          <wire name="sdram_cntr[4]" tap_mode="classic"/>
          <wire name="sdram_cntr[5]" tap_mode="classic"/>
          <wire name="sdram_cntr[6]" tap_mode="classic"/>
          <wire name="sdram_cntr[7]" tap_mode="classic"/>
          <wire name="sdram_cntr[8]" tap_mode="classic"/>
          <wire name="sdram_cntr[9]" tap_mode="classic"/>
          <wire name="sii9136_cscl" tap_mode="classic"/>
          <wire name="sii9136_csda" tap_mode="classic"/>
          <wire name="sii9136_de" tap_mode="classic"/>
          <wire name="sii9136_hsync" tap_mode="classic"/>
          <wire name="sii9136_int" tap_mode="classic"/>
          <wire name="sii9136_reset_" tap_mode="classic"/>
          <wire name="sii9136_vsync" tap_mode="classic"/>
          <wire name="sii9233_cscl" tap_mode="classic"/>
          <wire name="sii9233_csda" tap_mode="classic"/>
          <wire name="sii9233_de" tap_mode="classic"/>
          <wire name="sii9233_hsync" tap_mode="classic"/>
          <wire name="sii9233_int" tap_mode="classic"/>
          <wire name="sii9233_vsync" tap_mode="classic"/>
          <wire name="vid_cntr[0]" tap_mode="classic"/>
          <wire name="vid_cntr[10]" tap_mode="classic"/>
          <wire name="vid_cntr[11]" tap_mode="classic"/>
          <wire name="vid_cntr[12]" tap_mode="classic"/>
          <wire name="vid_cntr[13]" tap_mode="classic"/>
          <wire name="vid_cntr[14]" tap_mode="classic"/>
          <wire name="vid_cntr[15]" tap_mode="classic"/>
          <wire name="vid_cntr[16]" tap_mode="classic"/>
          <wire name="vid_cntr[17]" tap_mode="classic"/>
          <wire name="vid_cntr[18]" tap_mode="classic"/>
          <wire name="vid_cntr[19]" tap_mode="classic"/>
          <wire name="vid_cntr[1]" tap_mode="classic"/>
          <wire name="vid_cntr[20]" tap_mode="classic"/>
          <wire name="vid_cntr[21]" tap_mode="classic"/>
          <wire name="vid_cntr[22]" tap_mode="classic"/>
          <wire name="vid_cntr[23]" tap_mode="classic"/>
          <wire name="vid_cntr[24]" tap_mode="classic"/>
          <wire name="vid_cntr[25]" tap_mode="classic"/>
          <wire name="vid_cntr[2]" tap_mode="classic"/>
          <wire name="vid_cntr[3]" tap_mode="classic"/>
          <wire name="vid_cntr[4]" tap_mode="classic"/>
          <wire name="vid_cntr[5]" tap_mode="classic"/>
          <wire name="vid_cntr[6]" tap_mode="classic"/>
          <wire name="vid_cntr[7]" tap_mode="classic"/>
          <wire name="vid_cntr[8]" tap_mode="classic"/>
          <wire name="vid_cntr[9]" tap_mode="classic"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="cpu_cntr[0]" tap_mode="classic"/>
          <wire name="cpu_cntr[10]" tap_mode="classic"/>
          <wire name="cpu_cntr[11]" tap_mode="classic"/>
          <wire name="cpu_cntr[12]" tap_mode="classic"/>
          <wire name="cpu_cntr[13]" tap_mode="classic"/>
          <wire name="cpu_cntr[14]" tap_mode="classic"/>
          <wire name="cpu_cntr[15]" tap_mode="classic"/>
          <wire name="cpu_cntr[16]" tap_mode="classic"/>
          <wire name="cpu_cntr[17]" tap_mode="classic"/>
          <wire name="cpu_cntr[18]" tap_mode="classic"/>
          <wire name="cpu_cntr[19]" tap_mode="classic"/>
          <wire name="cpu_cntr[1]" tap_mode="classic"/>
          <wire name="cpu_cntr[20]" tap_mode="classic"/>
          <wire name="cpu_cntr[21]" tap_mode="classic"/>
          <wire name="cpu_cntr[22]" tap_mode="classic"/>
          <wire name="cpu_cntr[23]" tap_mode="classic"/>
          <wire name="cpu_cntr[24]" tap_mode="classic"/>
          <wire name="cpu_cntr[25]" tap_mode="classic"/>
          <wire name="cpu_cntr[2]" tap_mode="classic"/>
          <wire name="cpu_cntr[3]" tap_mode="classic"/>
          <wire name="cpu_cntr[4]" tap_mode="classic"/>
          <wire name="cpu_cntr[5]" tap_mode="classic"/>
          <wire name="cpu_cntr[6]" tap_mode="classic"/>
          <wire name="cpu_cntr[7]" tap_mode="classic"/>
          <wire name="cpu_cntr[8]" tap_mode="classic"/>
          <wire name="cpu_cntr[9]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[0]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[10]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[11]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[12]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[13]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[14]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[15]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[16]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[17]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[18]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[19]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[1]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[20]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[21]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[22]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[23]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[24]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[25]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[26]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[27]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[28]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[29]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[2]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[30]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[31]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[3]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[4]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[5]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[6]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[7]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[8]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[9]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[0]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[10]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[11]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[12]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[13]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[14]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[15]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[16]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[17]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[18]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[19]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[1]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[20]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[21]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[22]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[23]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[24]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[25]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[26]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[27]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[28]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[29]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[2]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[30]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[31]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[3]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[4]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[5]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[6]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[7]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[8]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[9]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pll_areset_export" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pll_locked_export" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pll_phasedone_export" tap_mode="classic"/>
          <wire name="ir_rx" tap_mode="classic"/>
          <wire name="led_b_pad_out" tap_mode="classic"/>
          <wire name="led_g_pad_out" tap_mode="classic"/>
          <wire name="led_r_pad_out" tap_mode="classic"/>
          <wire name="sdram_cntr[0]" tap_mode="classic"/>
          <wire name="sdram_cntr[10]" tap_mode="classic"/>
          <wire name="sdram_cntr[11]" tap_mode="classic"/>
          <wire name="sdram_cntr[12]" tap_mode="classic"/>
          <wire name="sdram_cntr[13]" tap_mode="classic"/>
          <wire name="sdram_cntr[14]" tap_mode="classic"/>
          <wire name="sdram_cntr[15]" tap_mode="classic"/>
          <wire name="sdram_cntr[16]" tap_mode="classic"/>
          <wire name="sdram_cntr[17]" tap_mode="classic"/>
          <wire name="sdram_cntr[18]" tap_mode="classic"/>
          <wire name="sdram_cntr[19]" tap_mode="classic"/>
          <wire name="sdram_cntr[1]" tap_mode="classic"/>
          <wire name="sdram_cntr[20]" tap_mode="classic"/>
          <wire name="sdram_cntr[21]" tap_mode="classic"/>
          <wire name="sdram_cntr[22]" tap_mode="classic"/>
          <wire name="sdram_cntr[23]" tap_mode="classic"/>
          <wire name="sdram_cntr[24]" tap_mode="classic"/>
          <wire name="sdram_cntr[25]" tap_mode="classic"/>
          <wire name="sdram_cntr[2]" tap_mode="classic"/>
          <wire name="sdram_cntr[3]" tap_mode="classic"/>
          <wire name="sdram_cntr[4]" tap_mode="classic"/>
          <wire name="sdram_cntr[5]" tap_mode="classic"/>
          <wire name="sdram_cntr[6]" tap_mode="classic"/>
          <wire name="sdram_cntr[7]" tap_mode="classic"/>
          <wire name="sdram_cntr[8]" tap_mode="classic"/>
          <wire name="sdram_cntr[9]" tap_mode="classic"/>
          <wire name="sii9136_cscl" tap_mode="classic"/>
          <wire name="sii9136_csda" tap_mode="classic"/>
          <wire name="sii9136_de" tap_mode="classic"/>
          <wire name="sii9136_hsync" tap_mode="classic"/>
          <wire name="sii9136_int" tap_mode="classic"/>
          <wire name="sii9136_reset_" tap_mode="classic"/>
          <wire name="sii9136_vsync" tap_mode="classic"/>
          <wire name="sii9233_cscl" tap_mode="classic"/>
          <wire name="sii9233_csda" tap_mode="classic"/>
          <wire name="sii9233_de" tap_mode="classic"/>
          <wire name="sii9233_hsync" tap_mode="classic"/>
          <wire name="sii9233_int" tap_mode="classic"/>
          <wire name="sii9233_vsync" tap_mode="classic"/>
          <wire name="vid_cntr[0]" tap_mode="classic"/>
          <wire name="vid_cntr[10]" tap_mode="classic"/>
          <wire name="vid_cntr[11]" tap_mode="classic"/>
          <wire name="vid_cntr[12]" tap_mode="classic"/>
          <wire name="vid_cntr[13]" tap_mode="classic"/>
          <wire name="vid_cntr[14]" tap_mode="classic"/>
          <wire name="vid_cntr[15]" tap_mode="classic"/>
          <wire name="vid_cntr[16]" tap_mode="classic"/>
          <wire name="vid_cntr[17]" tap_mode="classic"/>
          <wire name="vid_cntr[18]" tap_mode="classic"/>
          <wire name="vid_cntr[19]" tap_mode="classic"/>
          <wire name="vid_cntr[1]" tap_mode="classic"/>
          <wire name="vid_cntr[20]" tap_mode="classic"/>
          <wire name="vid_cntr[21]" tap_mode="classic"/>
          <wire name="vid_cntr[22]" tap_mode="classic"/>
          <wire name="vid_cntr[23]" tap_mode="classic"/>
          <wire name="vid_cntr[24]" tap_mode="classic"/>
          <wire name="vid_cntr[25]" tap_mode="classic"/>
          <wire name="vid_cntr[2]" tap_mode="classic"/>
          <wire name="vid_cntr[3]" tap_mode="classic"/>
          <wire name="vid_cntr[4]" tap_mode="classic"/>
          <wire name="vid_cntr[5]" tap_mode="classic"/>
          <wire name="vid_cntr[6]" tap_mode="classic"/>
          <wire name="vid_cntr[7]" tap_mode="classic"/>
          <wire name="vid_cntr[8]" tap_mode="classic"/>
          <wire name="vid_cntr[9]" tap_mode="classic"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="cpu_cntr[0]" tap_mode="classic"/>
          <wire name="cpu_cntr[10]" tap_mode="classic"/>
          <wire name="cpu_cntr[11]" tap_mode="classic"/>
          <wire name="cpu_cntr[12]" tap_mode="classic"/>
          <wire name="cpu_cntr[13]" tap_mode="classic"/>
          <wire name="cpu_cntr[14]" tap_mode="classic"/>
          <wire name="cpu_cntr[15]" tap_mode="classic"/>
          <wire name="cpu_cntr[16]" tap_mode="classic"/>
          <wire name="cpu_cntr[17]" tap_mode="classic"/>
          <wire name="cpu_cntr[18]" tap_mode="classic"/>
          <wire name="cpu_cntr[19]" tap_mode="classic"/>
          <wire name="cpu_cntr[1]" tap_mode="classic"/>
          <wire name="cpu_cntr[20]" tap_mode="classic"/>
          <wire name="cpu_cntr[21]" tap_mode="classic"/>
          <wire name="cpu_cntr[22]" tap_mode="classic"/>
          <wire name="cpu_cntr[23]" tap_mode="classic"/>
          <wire name="cpu_cntr[24]" tap_mode="classic"/>
          <wire name="cpu_cntr[25]" tap_mode="classic"/>
          <wire name="cpu_cntr[2]" tap_mode="classic"/>
          <wire name="cpu_cntr[3]" tap_mode="classic"/>
          <wire name="cpu_cntr[4]" tap_mode="classic"/>
          <wire name="cpu_cntr[5]" tap_mode="classic"/>
          <wire name="cpu_cntr[6]" tap_mode="classic"/>
          <wire name="cpu_cntr[7]" tap_mode="classic"/>
          <wire name="cpu_cntr[8]" tap_mode="classic"/>
          <wire name="cpu_cntr[9]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[0]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[10]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[11]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[12]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[13]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[14]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[15]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[16]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[17]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[18]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[19]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[1]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[20]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[21]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[22]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[23]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[24]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[25]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[26]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[27]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[28]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[29]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[2]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[30]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[31]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[3]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[4]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[5]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[6]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[7]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[8]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_in_port[9]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[0]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[10]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[11]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[12]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[13]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[14]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[15]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[16]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[17]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[18]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[19]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[1]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[20]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[21]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[22]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[23]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[24]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[25]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[26]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[27]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[28]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[29]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[2]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[30]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[31]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[3]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[4]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[5]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[6]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[7]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[8]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pio_out_port[9]" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pll_areset_export" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pll_locked_export" tap_mode="classic"/>
          <wire name="cpu_sys:u_cpu_sys|pll_phasedone_export" tap_mode="classic"/>
          <wire name="ir_rx" tap_mode="classic"/>
          <wire name="led_b_pad_out" tap_mode="classic"/>
          <wire name="led_g_pad_out" tap_mode="classic"/>
          <wire name="led_r_pad_out" tap_mode="classic"/>
          <wire name="sdram_cntr[0]" tap_mode="classic"/>
          <wire name="sdram_cntr[10]" tap_mode="classic"/>
          <wire name="sdram_cntr[11]" tap_mode="classic"/>
          <wire name="sdram_cntr[12]" tap_mode="classic"/>
          <wire name="sdram_cntr[13]" tap_mode="classic"/>
          <wire name="sdram_cntr[14]" tap_mode="classic"/>
          <wire name="sdram_cntr[15]" tap_mode="classic"/>
          <wire name="sdram_cntr[16]" tap_mode="classic"/>
          <wire name="sdram_cntr[17]" tap_mode="classic"/>
          <wire name="sdram_cntr[18]" tap_mode="classic"/>
          <wire name="sdram_cntr[19]" tap_mode="classic"/>
          <wire name="sdram_cntr[1]" tap_mode="classic"/>
          <wire name="sdram_cntr[20]" tap_mode="classic"/>
          <wire name="sdram_cntr[21]" tap_mode="classic"/>
          <wire name="sdram_cntr[22]" tap_mode="classic"/>
          <wire name="sdram_cntr[23]" tap_mode="classic"/>
          <wire name="sdram_cntr[24]" tap_mode="classic"/>
          <wire name="sdram_cntr[25]" tap_mode="classic"/>
          <wire name="sdram_cntr[2]" tap_mode="classic"/>
          <wire name="sdram_cntr[3]" tap_mode="classic"/>
          <wire name="sdram_cntr[4]" tap_mode="classic"/>
          <wire name="sdram_cntr[5]" tap_mode="classic"/>
          <wire name="sdram_cntr[6]" tap_mode="classic"/>
          <wire name="sdram_cntr[7]" tap_mode="classic"/>
          <wire name="sdram_cntr[8]" tap_mode="classic"/>
          <wire name="sdram_cntr[9]" tap_mode="classic"/>
          <wire name="sii9136_cscl" tap_mode="classic"/>
          <wire name="sii9136_csda" tap_mode="classic"/>
          <wire name="sii9136_de" tap_mode="classic"/>
          <wire name="sii9136_hsync" tap_mode="classic"/>
          <wire name="sii9136_int" tap_mode="classic"/>
          <wire name="sii9136_reset_" tap_mode="classic"/>
          <wire name="sii9136_vsync" tap_mode="classic"/>
          <wire name="sii9233_cscl" tap_mode="classic"/>
          <wire name="sii9233_csda" tap_mode="classic"/>
          <wire name="sii9233_de" tap_mode="classic"/>
          <wire name="sii9233_hsync" tap_mode="classic"/>
          <wire name="sii9233_int" tap_mode="classic"/>
          <wire name="sii9233_vsync" tap_mode="classic"/>
          <wire name="vid_cntr[0]" tap_mode="classic"/>
          <wire name="vid_cntr[10]" tap_mode="classic"/>
          <wire name="vid_cntr[11]" tap_mode="classic"/>
          <wire name="vid_cntr[12]" tap_mode="classic"/>
          <wire name="vid_cntr[13]" tap_mode="classic"/>
          <wire name="vid_cntr[14]" tap_mode="classic"/>
          <wire name="vid_cntr[15]" tap_mode="classic"/>
          <wire name="vid_cntr[16]" tap_mode="classic"/>
          <wire name="vid_cntr[17]" tap_mode="classic"/>
          <wire name="vid_cntr[18]" tap_mode="classic"/>
          <wire name="vid_cntr[19]" tap_mode="classic"/>
          <wire name="vid_cntr[1]" tap_mode="classic"/>
          <wire name="vid_cntr[20]" tap_mode="classic"/>
          <wire name="vid_cntr[21]" tap_mode="classic"/>
          <wire name="vid_cntr[22]" tap_mode="classic"/>
          <wire name="vid_cntr[23]" tap_mode="classic"/>
          <wire name="vid_cntr[24]" tap_mode="classic"/>
          <wire name="vid_cntr[25]" tap_mode="classic"/>
          <wire name="vid_cntr[2]" tap_mode="classic"/>
          <wire name="vid_cntr[3]" tap_mode="classic"/>
          <wire name="vid_cntr[4]" tap_mode="classic"/>
          <wire name="vid_cntr[5]" tap_mode="classic"/>
          <wire name="vid_cntr[6]" tap_mode="classic"/>
          <wire name="vid_cntr[7]" tap_mode="classic"/>
          <wire name="vid_cntr[8]" tap_mode="classic"/>
          <wire name="vid_cntr[9]" tap_mode="classic"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node data_index="93" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ir_rx" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="93" tap_mode="classic" trigger_index="93" type="input pin"/>
          <node data_index="94" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="led_b_pad_out" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="94" tap_mode="classic" trigger_index="94" type="output pin"/>
          <node data_index="95" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="led_g_pad_out" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="95" tap_mode="classic" trigger_index="95" type="output pin"/>
          <node data_index="96" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="led_r_pad_out" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="96" tap_mode="classic" trigger_index="96" type="output pin"/>
          <node data_index="123" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sii9136_cscl" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="123" tap_mode="classic" trigger_index="123" type="bidir pin"/>
          <node data_index="124" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sii9136_csda" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="124" tap_mode="classic" trigger_index="124" type="bidir pin"/>
          <node data_index="127" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sii9136_int" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="127" tap_mode="classic" trigger_index="127" type="input pin"/>
          <node data_index="128" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sii9136_reset_" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="128" tap_mode="classic" trigger_index="128" type="output pin"/>
          <node data_index="90" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pll_areset_export" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="90" tap_mode="classic" trigger_index="90" type="combinatorial"/>
          <node data_index="91" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pll_locked_export" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="91" tap_mode="classic" trigger_index="91" type="combinatorial"/>
          <node data_index="92" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pll_phasedone_export" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="92" tap_mode="classic" trigger_index="92" type="combinatorial"/>
          <node name="cpu_cntr" order="msb_to_lsb" type="register">
            <node data_index="17" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="17" type="register"/>
            <node data_index="16" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="16" type="register"/>
            <node data_index="15" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="15" type="register"/>
            <node data_index="14" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="14" type="register"/>
            <node data_index="13" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="13" type="register"/>
            <node data_index="12" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="12" type="register"/>
            <node data_index="10" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="register"/>
            <node data_index="9" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="register"/>
            <node data_index="8" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="register"/>
            <node data_index="7" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="register"/>
            <node data_index="6" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="register"/>
            <node data_index="5" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="register"/>
            <node data_index="4" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="register"/>
            <node data_index="3" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="register"/>
            <node data_index="2" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="register"/>
            <node data_index="1" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="register"/>
            <node data_index="25" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="25" type="register"/>
            <node data_index="24" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="24" type="register"/>
            <node data_index="23" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="23" type="register"/>
            <node data_index="22" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="22" type="register"/>
            <node data_index="21" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="21" type="register"/>
            <node data_index="20" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="20" type="register"/>
            <node data_index="19" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" trigger_index="19" type="register"/>
            <node data_index="18" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" trigger_index="18" type="register"/>
            <node data_index="11" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="register"/>
            <node data_index="0" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="register"/>
          </node>
          <node name="sdram_cntr" order="msb_to_lsb" radix="unsigned_dec" type="register">
            <node data_index="114" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="114" tap_mode="classic" trigger_index="114" type="register"/>
            <node data_index="113" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="113" tap_mode="classic" trigger_index="113" type="register"/>
            <node data_index="112" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="112" tap_mode="classic" trigger_index="112" type="register"/>
            <node data_index="111" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="111" tap_mode="classic" trigger_index="111" type="register"/>
            <node data_index="110" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="110" tap_mode="classic" trigger_index="110" type="register"/>
            <node data_index="109" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="109" tap_mode="classic" trigger_index="109" type="register"/>
            <node data_index="107" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="107" tap_mode="classic" trigger_index="107" type="register"/>
            <node data_index="106" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="106" tap_mode="classic" trigger_index="106" type="register"/>
            <node data_index="105" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="105" tap_mode="classic" trigger_index="105" type="register"/>
            <node data_index="104" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="104" tap_mode="classic" trigger_index="104" type="register"/>
            <node data_index="103" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="103" tap_mode="classic" trigger_index="103" type="register"/>
            <node data_index="102" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="102" tap_mode="classic" trigger_index="102" type="register"/>
            <node data_index="101" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="101" tap_mode="classic" trigger_index="101" type="register"/>
            <node data_index="100" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="100" tap_mode="classic" trigger_index="100" type="register"/>
            <node data_index="99" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="99" tap_mode="classic" trigger_index="99" type="register"/>
            <node data_index="98" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="98" tap_mode="classic" trigger_index="98" type="register"/>
            <node data_index="122" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="122" tap_mode="classic" trigger_index="122" type="register"/>
            <node data_index="121" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="121" tap_mode="classic" trigger_index="121" type="register"/>
            <node data_index="120" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="120" tap_mode="classic" trigger_index="120" type="register"/>
            <node data_index="119" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="119" tap_mode="classic" trigger_index="119" type="register"/>
            <node data_index="118" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="118" tap_mode="classic" trigger_index="118" type="register"/>
            <node data_index="117" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="117" tap_mode="classic" trigger_index="117" type="register"/>
            <node data_index="116" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="116" tap_mode="classic" trigger_index="116" type="register"/>
            <node data_index="115" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="115" tap_mode="classic" trigger_index="115" type="register"/>
            <node data_index="108" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="108" tap_mode="classic" trigger_index="108" type="register"/>
            <node data_index="97" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="97" tap_mode="classic" trigger_index="97" type="register"/>
          </node>
          <node name="vid_cntr" order="msb_to_lsb" type="register">
            <node data_index="153" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="153" tap_mode="classic" trigger_index="153" type="register"/>
            <node data_index="152" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="152" tap_mode="classic" trigger_index="152" type="register"/>
            <node data_index="151" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="151" tap_mode="classic" trigger_index="151" type="register"/>
            <node data_index="150" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="150" tap_mode="classic" trigger_index="150" type="register"/>
            <node data_index="149" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="149" tap_mode="classic" trigger_index="149" type="register"/>
            <node data_index="148" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="148" tap_mode="classic" trigger_index="148" type="register"/>
            <node data_index="146" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="146" tap_mode="classic" trigger_index="146" type="register"/>
            <node data_index="145" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="145" tap_mode="classic" trigger_index="145" type="register"/>
            <node data_index="144" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="144" tap_mode="classic" trigger_index="144" type="register"/>
            <node data_index="143" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="143" tap_mode="classic" trigger_index="143" type="register"/>
            <node data_index="142" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="142" tap_mode="classic" trigger_index="142" type="register"/>
            <node data_index="141" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="141" tap_mode="classic" trigger_index="141" type="register"/>
            <node data_index="140" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="140" tap_mode="classic" trigger_index="140" type="register"/>
            <node data_index="139" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="139" tap_mode="classic" trigger_index="139" type="register"/>
            <node data_index="138" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="138" tap_mode="classic" trigger_index="138" type="register"/>
            <node data_index="137" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="137" tap_mode="classic" trigger_index="137" type="register"/>
            <node data_index="161" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="161" tap_mode="classic" trigger_index="161" type="register"/>
            <node data_index="160" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="160" tap_mode="classic" trigger_index="160" type="register"/>
            <node data_index="159" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="159" tap_mode="classic" trigger_index="159" type="register"/>
            <node data_index="158" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="158" tap_mode="classic" trigger_index="158" type="register"/>
            <node data_index="157" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="157" tap_mode="classic" trigger_index="157" type="register"/>
            <node data_index="156" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="156" tap_mode="classic" trigger_index="156" type="register"/>
            <node data_index="155" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="155" tap_mode="classic" trigger_index="155" type="register"/>
            <node data_index="154" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="154" tap_mode="classic" trigger_index="154" type="register"/>
            <node data_index="147" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="147" tap_mode="classic" trigger_index="147" type="register"/>
            <node data_index="136" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="136" tap_mode="classic" trigger_index="136" type="register"/>
          </node>
          <node name="cpu_sys:u_cpu_sys|pio_in_port" order="msb_to_lsb" type="combinatorial">
            <node data_index="50" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[31]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="classic" trigger_index="50" type="combinatorial"/>
            <node data_index="49" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[30]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="classic" trigger_index="49" type="combinatorial"/>
            <node data_index="47" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[29]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="classic" trigger_index="47" type="combinatorial"/>
            <node data_index="46" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[28]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="classic" trigger_index="46" type="combinatorial"/>
            <node data_index="45" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[27]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="classic" trigger_index="45" type="combinatorial"/>
            <node data_index="44" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[26]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="classic" trigger_index="44" type="combinatorial"/>
            <node data_index="43" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[25]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="classic" trigger_index="43" type="combinatorial"/>
            <node data_index="42" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[24]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="classic" trigger_index="42" type="combinatorial"/>
            <node data_index="41" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[23]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="classic" trigger_index="41" type="combinatorial"/>
            <node data_index="40" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[22]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="classic" trigger_index="40" type="combinatorial"/>
            <node data_index="39" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[21]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="classic" trigger_index="39" type="combinatorial"/>
            <node data_index="38" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[20]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="classic" trigger_index="38" type="combinatorial"/>
            <node data_index="36" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[19]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="classic" trigger_index="36" type="combinatorial"/>
            <node data_index="35" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[18]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="classic" trigger_index="35" type="combinatorial"/>
            <node data_index="34" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[17]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="classic" trigger_index="34" type="combinatorial"/>
            <node data_index="33" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[16]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="classic" trigger_index="33" type="combinatorial"/>
            <node data_index="32" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[15]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" trigger_index="32" type="combinatorial"/>
            <node data_index="31" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[14]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" trigger_index="31" type="combinatorial"/>
            <node data_index="30" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[13]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" trigger_index="30" type="combinatorial"/>
            <node data_index="29" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[12]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" trigger_index="29" type="combinatorial"/>
            <node data_index="28" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[11]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" trigger_index="28" type="combinatorial"/>
            <node data_index="27" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[10]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" trigger_index="27" type="combinatorial"/>
            <node data_index="57" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[9]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="classic" trigger_index="57" type="combinatorial"/>
            <node data_index="56" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[8]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="classic" trigger_index="56" type="combinatorial"/>
            <node data_index="55" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[7]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="classic" trigger_index="55" type="combinatorial"/>
            <node data_index="54" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[6]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="classic" trigger_index="54" type="combinatorial"/>
            <node data_index="53" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[5]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="classic" trigger_index="53" type="combinatorial"/>
            <node data_index="52" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[4]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="classic" trigger_index="52" type="combinatorial"/>
            <node data_index="51" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[3]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="classic" trigger_index="51" type="combinatorial"/>
            <node data_index="48" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[2]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="classic" trigger_index="48" type="combinatorial"/>
            <node data_index="37" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[1]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="classic" trigger_index="37" type="combinatorial"/>
            <node data_index="26" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[0]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="26" type="combinatorial"/>
          </node>
          <node name="cpu_sys:u_cpu_sys|pio_out_port" order="msb_to_lsb" type="combinatorial">
            <node data_index="82" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[31]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="82" tap_mode="classic" trigger_index="82" type="combinatorial"/>
            <node data_index="81" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[30]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="81" tap_mode="classic" trigger_index="81" type="combinatorial"/>
            <node data_index="79" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[29]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="79" tap_mode="classic" trigger_index="79" type="combinatorial"/>
            <node data_index="78" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[28]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="78" tap_mode="classic" trigger_index="78" type="combinatorial"/>
            <node data_index="77" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[27]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="77" tap_mode="classic" trigger_index="77" type="combinatorial"/>
            <node data_index="76" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[26]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="76" tap_mode="classic" trigger_index="76" type="combinatorial"/>
            <node data_index="75" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[25]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="75" tap_mode="classic" trigger_index="75" type="combinatorial"/>
            <node data_index="74" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[24]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="74" tap_mode="classic" trigger_index="74" type="combinatorial"/>
            <node data_index="73" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[23]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" tap_mode="classic" trigger_index="73" type="combinatorial"/>
            <node data_index="72" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[22]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" tap_mode="classic" trigger_index="72" type="combinatorial"/>
            <node data_index="71" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[21]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" tap_mode="classic" trigger_index="71" type="combinatorial"/>
            <node data_index="70" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[20]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="70" tap_mode="classic" trigger_index="70" type="combinatorial"/>
            <node data_index="68" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[19]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="classic" trigger_index="68" type="combinatorial"/>
            <node data_index="67" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[18]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="classic" trigger_index="67" type="combinatorial"/>
            <node data_index="66" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[17]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="classic" trigger_index="66" type="combinatorial"/>
            <node data_index="65" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[16]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="classic" trigger_index="65" type="combinatorial"/>
            <node data_index="64" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[15]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="classic" trigger_index="64" type="combinatorial"/>
            <node data_index="63" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[14]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="classic" trigger_index="63" type="combinatorial"/>
            <node data_index="62" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[13]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="classic" trigger_index="62" type="combinatorial"/>
            <node data_index="61" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[12]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="classic" trigger_index="61" type="combinatorial"/>
            <node data_index="60" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[11]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="classic" trigger_index="60" type="combinatorial"/>
            <node data_index="59" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[10]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="classic" trigger_index="59" type="combinatorial"/>
            <node data_index="89" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[9]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="89" tap_mode="classic" trigger_index="89" type="combinatorial"/>
            <node data_index="88" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[8]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="88" tap_mode="classic" trigger_index="88" type="combinatorial"/>
            <node data_index="87" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[7]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="87" tap_mode="classic" trigger_index="87" type="combinatorial"/>
            <node data_index="86" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[6]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="86" tap_mode="classic" trigger_index="86" type="combinatorial"/>
            <node data_index="85" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[5]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="85" tap_mode="classic" trigger_index="85" type="combinatorial"/>
            <node data_index="84" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[4]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="84" tap_mode="classic" trigger_index="84" type="combinatorial"/>
            <node data_index="83" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[3]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="83" tap_mode="classic" trigger_index="83" type="combinatorial"/>
            <node data_index="80" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[2]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="80" tap_mode="classic" trigger_index="80" type="combinatorial"/>
            <node data_index="69" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[1]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="classic" trigger_index="69" type="combinatorial"/>
            <node data_index="58" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[0]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="classic" trigger_index="58" type="combinatorial"/>
          </node>
          <node data_index="130" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sii9233_cscl" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="130" tap_mode="classic" trigger_index="130" type="bidir pin"/>
          <node data_index="131" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sii9233_csda" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="131" tap_mode="classic" trigger_index="131" type="bidir pin"/>
          <node data_index="134" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sii9233_int" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="134" tap_mode="classic" trigger_index="134" type="input pin"/>
          <node data_index="125" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sii9136_de" storage_index="125" tap_mode="classic" trigger_index="125" type="output pin"/>
          <node data_index="126" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sii9136_hsync" storage_index="126" tap_mode="classic" trigger_index="126" type="output pin"/>
          <node data_index="129" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sii9136_vsync" storage_index="129" tap_mode="classic" trigger_index="129" type="output pin"/>
          <node data_index="132" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sii9233_de" storage_index="132" tap_mode="classic" trigger_index="132" type="input pin"/>
          <node data_index="133" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sii9233_hsync" storage_index="133" tap_mode="classic" trigger_index="133" type="input pin"/>
          <node data_index="135" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sii9233_vsync" storage_index="135" tap_mode="classic" trigger_index="135" type="input pin"/>
        </unified_setup_data_view>
        <data_view>
          <net data_index="93" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ir_rx" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="93" tap_mode="classic" trigger_index="93" type="input pin"/>
          <net data_index="94" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="led_b_pad_out" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="94" tap_mode="classic" trigger_index="94" type="output pin"/>
          <net data_index="95" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="led_g_pad_out" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="95" tap_mode="classic" trigger_index="95" type="output pin"/>
          <net data_index="96" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="led_r_pad_out" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="96" tap_mode="classic" trigger_index="96" type="output pin"/>
          <net data_index="123" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sii9136_cscl" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="123" tap_mode="classic" trigger_index="123" type="bidir pin"/>
          <net data_index="124" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sii9136_csda" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="124" tap_mode="classic" trigger_index="124" type="bidir pin"/>
          <net data_index="127" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sii9136_int" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="127" tap_mode="classic" trigger_index="127" type="input pin"/>
          <net data_index="128" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sii9136_reset_" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="128" tap_mode="classic" trigger_index="128" type="output pin"/>
          <net data_index="90" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pll_areset_export" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="90" tap_mode="classic" trigger_index="90" type="combinatorial"/>
          <net data_index="91" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pll_locked_export" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="91" tap_mode="classic" trigger_index="91" type="combinatorial"/>
          <net data_index="92" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pll_phasedone_export" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="92" tap_mode="classic" trigger_index="92" type="combinatorial"/>
          <bus name="cpu_cntr" order="msb_to_lsb" type="register">
            <net data_index="17" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="17" type="register"/>
            <net data_index="16" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="16" type="register"/>
            <net data_index="15" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="15" type="register"/>
            <net data_index="14" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="14" type="register"/>
            <net data_index="13" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="13" type="register"/>
            <net data_index="12" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="12" type="register"/>
            <net data_index="10" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="register"/>
            <net data_index="9" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="register"/>
            <net data_index="8" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="register"/>
            <net data_index="7" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="register"/>
            <net data_index="6" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="register"/>
            <net data_index="5" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="register"/>
            <net data_index="4" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="register"/>
            <net data_index="3" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="register"/>
            <net data_index="2" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="register"/>
            <net data_index="1" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="register"/>
            <net data_index="25" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="25" type="register"/>
            <net data_index="24" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="24" type="register"/>
            <net data_index="23" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="23" type="register"/>
            <net data_index="22" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="22" type="register"/>
            <net data_index="21" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="21" type="register"/>
            <net data_index="20" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="20" type="register"/>
            <net data_index="19" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" trigger_index="19" type="register"/>
            <net data_index="18" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" trigger_index="18" type="register"/>
            <net data_index="11" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="register"/>
            <net data_index="0" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="register"/>
          </bus>
          <bus name="sdram_cntr" order="msb_to_lsb" radix="unsigned_dec" type="register">
            <net data_index="114" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="114" tap_mode="classic" trigger_index="114" type="register"/>
            <net data_index="113" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="113" tap_mode="classic" trigger_index="113" type="register"/>
            <net data_index="112" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="112" tap_mode="classic" trigger_index="112" type="register"/>
            <net data_index="111" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="111" tap_mode="classic" trigger_index="111" type="register"/>
            <net data_index="110" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="110" tap_mode="classic" trigger_index="110" type="register"/>
            <net data_index="109" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="109" tap_mode="classic" trigger_index="109" type="register"/>
            <net data_index="107" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="107" tap_mode="classic" trigger_index="107" type="register"/>
            <net data_index="106" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="106" tap_mode="classic" trigger_index="106" type="register"/>
            <net data_index="105" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="105" tap_mode="classic" trigger_index="105" type="register"/>
            <net data_index="104" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="104" tap_mode="classic" trigger_index="104" type="register"/>
            <net data_index="103" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="103" tap_mode="classic" trigger_index="103" type="register"/>
            <net data_index="102" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="102" tap_mode="classic" trigger_index="102" type="register"/>
            <net data_index="101" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="101" tap_mode="classic" trigger_index="101" type="register"/>
            <net data_index="100" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="100" tap_mode="classic" trigger_index="100" type="register"/>
            <net data_index="99" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="99" tap_mode="classic" trigger_index="99" type="register"/>
            <net data_index="98" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="98" tap_mode="classic" trigger_index="98" type="register"/>
            <net data_index="122" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="122" tap_mode="classic" trigger_index="122" type="register"/>
            <net data_index="121" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="121" tap_mode="classic" trigger_index="121" type="register"/>
            <net data_index="120" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="120" tap_mode="classic" trigger_index="120" type="register"/>
            <net data_index="119" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="119" tap_mode="classic" trigger_index="119" type="register"/>
            <net data_index="118" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="118" tap_mode="classic" trigger_index="118" type="register"/>
            <net data_index="117" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="117" tap_mode="classic" trigger_index="117" type="register"/>
            <net data_index="116" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="116" tap_mode="classic" trigger_index="116" type="register"/>
            <net data_index="115" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="115" tap_mode="classic" trigger_index="115" type="register"/>
            <net data_index="108" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="108" tap_mode="classic" trigger_index="108" type="register"/>
            <net data_index="97" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="97" tap_mode="classic" trigger_index="97" type="register"/>
          </bus>
          <bus name="vid_cntr" order="msb_to_lsb" type="register">
            <net data_index="153" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="153" tap_mode="classic" trigger_index="153" type="register"/>
            <net data_index="152" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="152" tap_mode="classic" trigger_index="152" type="register"/>
            <net data_index="151" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="151" tap_mode="classic" trigger_index="151" type="register"/>
            <net data_index="150" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="150" tap_mode="classic" trigger_index="150" type="register"/>
            <net data_index="149" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="149" tap_mode="classic" trigger_index="149" type="register"/>
            <net data_index="148" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="148" tap_mode="classic" trigger_index="148" type="register"/>
            <net data_index="146" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="146" tap_mode="classic" trigger_index="146" type="register"/>
            <net data_index="145" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="145" tap_mode="classic" trigger_index="145" type="register"/>
            <net data_index="144" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="144" tap_mode="classic" trigger_index="144" type="register"/>
            <net data_index="143" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="143" tap_mode="classic" trigger_index="143" type="register"/>
            <net data_index="142" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="142" tap_mode="classic" trigger_index="142" type="register"/>
            <net data_index="141" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="141" tap_mode="classic" trigger_index="141" type="register"/>
            <net data_index="140" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="140" tap_mode="classic" trigger_index="140" type="register"/>
            <net data_index="139" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="139" tap_mode="classic" trigger_index="139" type="register"/>
            <net data_index="138" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="138" tap_mode="classic" trigger_index="138" type="register"/>
            <net data_index="137" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="137" tap_mode="classic" trigger_index="137" type="register"/>
            <net data_index="161" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="161" tap_mode="classic" trigger_index="161" type="register"/>
            <net data_index="160" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="160" tap_mode="classic" trigger_index="160" type="register"/>
            <net data_index="159" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="159" tap_mode="classic" trigger_index="159" type="register"/>
            <net data_index="158" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="158" tap_mode="classic" trigger_index="158" type="register"/>
            <net data_index="157" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="157" tap_mode="classic" trigger_index="157" type="register"/>
            <net data_index="156" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="156" tap_mode="classic" trigger_index="156" type="register"/>
            <net data_index="155" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="155" tap_mode="classic" trigger_index="155" type="register"/>
            <net data_index="154" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="154" tap_mode="classic" trigger_index="154" type="register"/>
            <net data_index="147" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="147" tap_mode="classic" trigger_index="147" type="register"/>
            <net data_index="136" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="136" tap_mode="classic" trigger_index="136" type="register"/>
          </bus>
          <bus name="cpu_sys:u_cpu_sys|pio_in_port" order="msb_to_lsb" type="combinatorial">
            <net data_index="50" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[31]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="classic" trigger_index="50" type="combinatorial"/>
            <net data_index="49" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[30]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="classic" trigger_index="49" type="combinatorial"/>
            <net data_index="47" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[29]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="classic" trigger_index="47" type="combinatorial"/>
            <net data_index="46" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[28]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="classic" trigger_index="46" type="combinatorial"/>
            <net data_index="45" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[27]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="classic" trigger_index="45" type="combinatorial"/>
            <net data_index="44" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[26]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="classic" trigger_index="44" type="combinatorial"/>
            <net data_index="43" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[25]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="classic" trigger_index="43" type="combinatorial"/>
            <net data_index="42" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[24]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="classic" trigger_index="42" type="combinatorial"/>
            <net data_index="41" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[23]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="classic" trigger_index="41" type="combinatorial"/>
            <net data_index="40" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[22]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="classic" trigger_index="40" type="combinatorial"/>
            <net data_index="39" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[21]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="classic" trigger_index="39" type="combinatorial"/>
            <net data_index="38" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[20]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="classic" trigger_index="38" type="combinatorial"/>
            <net data_index="36" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[19]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="classic" trigger_index="36" type="combinatorial"/>
            <net data_index="35" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[18]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="classic" trigger_index="35" type="combinatorial"/>
            <net data_index="34" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[17]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="classic" trigger_index="34" type="combinatorial"/>
            <net data_index="33" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[16]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="classic" trigger_index="33" type="combinatorial"/>
            <net data_index="32" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[15]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" trigger_index="32" type="combinatorial"/>
            <net data_index="31" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[14]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" trigger_index="31" type="combinatorial"/>
            <net data_index="30" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[13]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" trigger_index="30" type="combinatorial"/>
            <net data_index="29" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[12]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" trigger_index="29" type="combinatorial"/>
            <net data_index="28" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[11]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" trigger_index="28" type="combinatorial"/>
            <net data_index="27" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[10]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" trigger_index="27" type="combinatorial"/>
            <net data_index="57" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[9]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="classic" trigger_index="57" type="combinatorial"/>
            <net data_index="56" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[8]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="classic" trigger_index="56" type="combinatorial"/>
            <net data_index="55" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[7]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="classic" trigger_index="55" type="combinatorial"/>
            <net data_index="54" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[6]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="classic" trigger_index="54" type="combinatorial"/>
            <net data_index="53" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[5]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="classic" trigger_index="53" type="combinatorial"/>
            <net data_index="52" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[4]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="classic" trigger_index="52" type="combinatorial"/>
            <net data_index="51" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[3]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="classic" trigger_index="51" type="combinatorial"/>
            <net data_index="48" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[2]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="classic" trigger_index="48" type="combinatorial"/>
            <net data_index="37" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[1]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="classic" trigger_index="37" type="combinatorial"/>
            <net data_index="26" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[0]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="26" type="combinatorial"/>
          </bus>
          <bus name="cpu_sys:u_cpu_sys|pio_out_port" order="msb_to_lsb" type="combinatorial">
            <net data_index="82" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[31]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="82" tap_mode="classic" trigger_index="82" type="combinatorial"/>
            <net data_index="81" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[30]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="81" tap_mode="classic" trigger_index="81" type="combinatorial"/>
            <net data_index="79" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[29]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="79" tap_mode="classic" trigger_index="79" type="combinatorial"/>
            <net data_index="78" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[28]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="78" tap_mode="classic" trigger_index="78" type="combinatorial"/>
            <net data_index="77" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[27]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="77" tap_mode="classic" trigger_index="77" type="combinatorial"/>
            <net data_index="76" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[26]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="76" tap_mode="classic" trigger_index="76" type="combinatorial"/>
            <net data_index="75" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[25]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="75" tap_mode="classic" trigger_index="75" type="combinatorial"/>
            <net data_index="74" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[24]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="74" tap_mode="classic" trigger_index="74" type="combinatorial"/>
            <net data_index="73" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[23]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" tap_mode="classic" trigger_index="73" type="combinatorial"/>
            <net data_index="72" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[22]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" tap_mode="classic" trigger_index="72" type="combinatorial"/>
            <net data_index="71" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[21]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" tap_mode="classic" trigger_index="71" type="combinatorial"/>
            <net data_index="70" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[20]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="70" tap_mode="classic" trigger_index="70" type="combinatorial"/>
            <net data_index="68" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[19]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="classic" trigger_index="68" type="combinatorial"/>
            <net data_index="67" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[18]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="classic" trigger_index="67" type="combinatorial"/>
            <net data_index="66" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[17]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="classic" trigger_index="66" type="combinatorial"/>
            <net data_index="65" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[16]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="classic" trigger_index="65" type="combinatorial"/>
            <net data_index="64" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[15]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="classic" trigger_index="64" type="combinatorial"/>
            <net data_index="63" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[14]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="classic" trigger_index="63" type="combinatorial"/>
            <net data_index="62" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[13]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="classic" trigger_index="62" type="combinatorial"/>
            <net data_index="61" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[12]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="classic" trigger_index="61" type="combinatorial"/>
            <net data_index="60" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[11]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="classic" trigger_index="60" type="combinatorial"/>
            <net data_index="59" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[10]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="classic" trigger_index="59" type="combinatorial"/>
            <net data_index="89" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[9]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="89" tap_mode="classic" trigger_index="89" type="combinatorial"/>
            <net data_index="88" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[8]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="88" tap_mode="classic" trigger_index="88" type="combinatorial"/>
            <net data_index="87" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[7]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="87" tap_mode="classic" trigger_index="87" type="combinatorial"/>
            <net data_index="86" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[6]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="86" tap_mode="classic" trigger_index="86" type="combinatorial"/>
            <net data_index="85" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[5]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="85" tap_mode="classic" trigger_index="85" type="combinatorial"/>
            <net data_index="84" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[4]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="84" tap_mode="classic" trigger_index="84" type="combinatorial"/>
            <net data_index="83" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[3]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="83" tap_mode="classic" trigger_index="83" type="combinatorial"/>
            <net data_index="80" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[2]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="80" tap_mode="classic" trigger_index="80" type="combinatorial"/>
            <net data_index="69" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[1]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="classic" trigger_index="69" type="combinatorial"/>
            <net data_index="58" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[0]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="classic" trigger_index="58" type="combinatorial"/>
          </bus>
          <net data_index="130" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sii9233_cscl" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="130" tap_mode="classic" trigger_index="130" type="bidir pin"/>
          <net data_index="131" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sii9233_csda" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="131" tap_mode="classic" trigger_index="131" type="bidir pin"/>
          <net data_index="134" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sii9233_int" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="134" tap_mode="classic" trigger_index="134" type="input pin"/>
          <net data_index="125" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sii9136_de" storage_index="125" tap_mode="classic" trigger_index="125" type="output pin"/>
          <net data_index="126" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sii9136_hsync" storage_index="126" tap_mode="classic" trigger_index="126" type="output pin"/>
          <net data_index="129" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sii9136_vsync" storage_index="129" tap_mode="classic" trigger_index="129" type="output pin"/>
          <net data_index="132" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sii9233_de" storage_index="132" tap_mode="classic" trigger_index="132" type="input pin"/>
          <net data_index="133" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sii9233_hsync" storage_index="133" tap_mode="classic" trigger_index="133" type="input pin"/>
          <net data_index="135" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sii9233_vsync" storage_index="135" tap_mode="classic" trigger_index="135" type="input pin"/>
        </data_view>
        <setup_view>
          <net data_index="93" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ir_rx" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="93" tap_mode="classic" trigger_index="93" type="input pin"/>
          <net data_index="94" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="led_b_pad_out" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="94" tap_mode="classic" trigger_index="94" type="output pin"/>
          <net data_index="95" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="led_g_pad_out" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="95" tap_mode="classic" trigger_index="95" type="output pin"/>
          <net data_index="96" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="led_r_pad_out" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="96" tap_mode="classic" trigger_index="96" type="output pin"/>
          <net data_index="123" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sii9136_cscl" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="123" tap_mode="classic" trigger_index="123" type="bidir pin"/>
          <net data_index="124" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sii9136_csda" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="124" tap_mode="classic" trigger_index="124" type="bidir pin"/>
          <net data_index="127" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sii9136_int" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="127" tap_mode="classic" trigger_index="127" type="input pin"/>
          <net data_index="128" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sii9136_reset_" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="128" tap_mode="classic" trigger_index="128" type="output pin"/>
          <net data_index="90" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pll_areset_export" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="90" tap_mode="classic" trigger_index="90" type="combinatorial"/>
          <net data_index="91" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pll_locked_export" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="91" tap_mode="classic" trigger_index="91" type="combinatorial"/>
          <net data_index="92" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pll_phasedone_export" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="92" tap_mode="classic" trigger_index="92" type="combinatorial"/>
          <bus name="cpu_cntr" order="msb_to_lsb" type="register">
            <net data_index="17" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="17" type="register"/>
            <net data_index="16" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="16" type="register"/>
            <net data_index="15" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="15" type="register"/>
            <net data_index="14" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="14" type="register"/>
            <net data_index="13" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="13" type="register"/>
            <net data_index="12" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="12" type="register"/>
            <net data_index="10" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="register"/>
            <net data_index="9" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="register"/>
            <net data_index="8" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="register"/>
            <net data_index="7" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="register"/>
            <net data_index="6" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="register"/>
            <net data_index="5" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="register"/>
            <net data_index="4" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="register"/>
            <net data_index="3" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="register"/>
            <net data_index="2" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="register"/>
            <net data_index="1" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="register"/>
            <net data_index="25" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="25" type="register"/>
            <net data_index="24" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="24" type="register"/>
            <net data_index="23" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="23" type="register"/>
            <net data_index="22" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="22" type="register"/>
            <net data_index="21" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="21" type="register"/>
            <net data_index="20" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="20" type="register"/>
            <net data_index="19" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" trigger_index="19" type="register"/>
            <net data_index="18" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" trigger_index="18" type="register"/>
            <net data_index="11" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="register"/>
            <net data_index="0" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_cntr[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="register"/>
          </bus>
          <bus name="sdram_cntr" order="msb_to_lsb" radix="unsigned_dec" type="register">
            <net data_index="114" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="114" tap_mode="classic" trigger_index="114" type="register"/>
            <net data_index="113" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="113" tap_mode="classic" trigger_index="113" type="register"/>
            <net data_index="112" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="112" tap_mode="classic" trigger_index="112" type="register"/>
            <net data_index="111" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="111" tap_mode="classic" trigger_index="111" type="register"/>
            <net data_index="110" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="110" tap_mode="classic" trigger_index="110" type="register"/>
            <net data_index="109" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="109" tap_mode="classic" trigger_index="109" type="register"/>
            <net data_index="107" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="107" tap_mode="classic" trigger_index="107" type="register"/>
            <net data_index="106" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="106" tap_mode="classic" trigger_index="106" type="register"/>
            <net data_index="105" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="105" tap_mode="classic" trigger_index="105" type="register"/>
            <net data_index="104" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="104" tap_mode="classic" trigger_index="104" type="register"/>
            <net data_index="103" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="103" tap_mode="classic" trigger_index="103" type="register"/>
            <net data_index="102" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="102" tap_mode="classic" trigger_index="102" type="register"/>
            <net data_index="101" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="101" tap_mode="classic" trigger_index="101" type="register"/>
            <net data_index="100" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="100" tap_mode="classic" trigger_index="100" type="register"/>
            <net data_index="99" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="99" tap_mode="classic" trigger_index="99" type="register"/>
            <net data_index="98" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="98" tap_mode="classic" trigger_index="98" type="register"/>
            <net data_index="122" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="122" tap_mode="classic" trigger_index="122" type="register"/>
            <net data_index="121" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="121" tap_mode="classic" trigger_index="121" type="register"/>
            <net data_index="120" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="120" tap_mode="classic" trigger_index="120" type="register"/>
            <net data_index="119" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="119" tap_mode="classic" trigger_index="119" type="register"/>
            <net data_index="118" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="118" tap_mode="classic" trigger_index="118" type="register"/>
            <net data_index="117" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="117" tap_mode="classic" trigger_index="117" type="register"/>
            <net data_index="116" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="116" tap_mode="classic" trigger_index="116" type="register"/>
            <net data_index="115" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="115" tap_mode="classic" trigger_index="115" type="register"/>
            <net data_index="108" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="108" tap_mode="classic" trigger_index="108" type="register"/>
            <net data_index="97" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_cntr[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="97" tap_mode="classic" trigger_index="97" type="register"/>
          </bus>
          <bus name="vid_cntr" order="msb_to_lsb" type="register">
            <net data_index="153" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="153" tap_mode="classic" trigger_index="153" type="register"/>
            <net data_index="152" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="152" tap_mode="classic" trigger_index="152" type="register"/>
            <net data_index="151" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="151" tap_mode="classic" trigger_index="151" type="register"/>
            <net data_index="150" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="150" tap_mode="classic" trigger_index="150" type="register"/>
            <net data_index="149" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="149" tap_mode="classic" trigger_index="149" type="register"/>
            <net data_index="148" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="148" tap_mode="classic" trigger_index="148" type="register"/>
            <net data_index="146" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="146" tap_mode="classic" trigger_index="146" type="register"/>
            <net data_index="145" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="145" tap_mode="classic" trigger_index="145" type="register"/>
            <net data_index="144" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="144" tap_mode="classic" trigger_index="144" type="register"/>
            <net data_index="143" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="143" tap_mode="classic" trigger_index="143" type="register"/>
            <net data_index="142" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="142" tap_mode="classic" trigger_index="142" type="register"/>
            <net data_index="141" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="141" tap_mode="classic" trigger_index="141" type="register"/>
            <net data_index="140" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="140" tap_mode="classic" trigger_index="140" type="register"/>
            <net data_index="139" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="139" tap_mode="classic" trigger_index="139" type="register"/>
            <net data_index="138" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="138" tap_mode="classic" trigger_index="138" type="register"/>
            <net data_index="137" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="137" tap_mode="classic" trigger_index="137" type="register"/>
            <net data_index="161" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="161" tap_mode="classic" trigger_index="161" type="register"/>
            <net data_index="160" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="160" tap_mode="classic" trigger_index="160" type="register"/>
            <net data_index="159" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="159" tap_mode="classic" trigger_index="159" type="register"/>
            <net data_index="158" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="158" tap_mode="classic" trigger_index="158" type="register"/>
            <net data_index="157" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="157" tap_mode="classic" trigger_index="157" type="register"/>
            <net data_index="156" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="156" tap_mode="classic" trigger_index="156" type="register"/>
            <net data_index="155" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="155" tap_mode="classic" trigger_index="155" type="register"/>
            <net data_index="154" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="154" tap_mode="classic" trigger_index="154" type="register"/>
            <net data_index="147" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="147" tap_mode="classic" trigger_index="147" type="register"/>
            <net data_index="136" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vid_cntr[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="136" tap_mode="classic" trigger_index="136" type="register"/>
          </bus>
          <bus name="cpu_sys:u_cpu_sys|pio_in_port" order="msb_to_lsb" type="combinatorial">
            <net data_index="50" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[31]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="classic" trigger_index="50" type="combinatorial"/>
            <net data_index="49" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[30]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="classic" trigger_index="49" type="combinatorial"/>
            <net data_index="47" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[29]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="classic" trigger_index="47" type="combinatorial"/>
            <net data_index="46" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[28]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="classic" trigger_index="46" type="combinatorial"/>
            <net data_index="45" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[27]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="classic" trigger_index="45" type="combinatorial"/>
            <net data_index="44" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[26]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="classic" trigger_index="44" type="combinatorial"/>
            <net data_index="43" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[25]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="classic" trigger_index="43" type="combinatorial"/>
            <net data_index="42" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[24]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="classic" trigger_index="42" type="combinatorial"/>
            <net data_index="41" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[23]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="classic" trigger_index="41" type="combinatorial"/>
            <net data_index="40" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[22]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="classic" trigger_index="40" type="combinatorial"/>
            <net data_index="39" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[21]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="classic" trigger_index="39" type="combinatorial"/>
            <net data_index="38" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[20]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="classic" trigger_index="38" type="combinatorial"/>
            <net data_index="36" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[19]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="classic" trigger_index="36" type="combinatorial"/>
            <net data_index="35" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[18]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="classic" trigger_index="35" type="combinatorial"/>
            <net data_index="34" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[17]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="classic" trigger_index="34" type="combinatorial"/>
            <net data_index="33" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[16]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="classic" trigger_index="33" type="combinatorial"/>
            <net data_index="32" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[15]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" trigger_index="32" type="combinatorial"/>
            <net data_index="31" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[14]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" trigger_index="31" type="combinatorial"/>
            <net data_index="30" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[13]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" trigger_index="30" type="combinatorial"/>
            <net data_index="29" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[12]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" trigger_index="29" type="combinatorial"/>
            <net data_index="28" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[11]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" trigger_index="28" type="combinatorial"/>
            <net data_index="27" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[10]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" trigger_index="27" type="combinatorial"/>
            <net data_index="57" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[9]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="classic" trigger_index="57" type="combinatorial"/>
            <net data_index="56" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[8]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="classic" trigger_index="56" type="combinatorial"/>
            <net data_index="55" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[7]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="classic" trigger_index="55" type="combinatorial"/>
            <net data_index="54" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[6]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="classic" trigger_index="54" type="combinatorial"/>
            <net data_index="53" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[5]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="classic" trigger_index="53" type="combinatorial"/>
            <net data_index="52" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[4]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="classic" trigger_index="52" type="combinatorial"/>
            <net data_index="51" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[3]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="classic" trigger_index="51" type="combinatorial"/>
            <net data_index="48" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[2]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="classic" trigger_index="48" type="combinatorial"/>
            <net data_index="37" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[1]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="classic" trigger_index="37" type="combinatorial"/>
            <net data_index="26" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_in_port[0]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="26" type="combinatorial"/>
          </bus>
          <bus name="cpu_sys:u_cpu_sys|pio_out_port" order="msb_to_lsb" type="combinatorial">
            <net data_index="82" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[31]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="82" tap_mode="classic" trigger_index="82" type="combinatorial"/>
            <net data_index="81" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[30]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="81" tap_mode="classic" trigger_index="81" type="combinatorial"/>
            <net data_index="79" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[29]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="79" tap_mode="classic" trigger_index="79" type="combinatorial"/>
            <net data_index="78" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[28]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="78" tap_mode="classic" trigger_index="78" type="combinatorial"/>
            <net data_index="77" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[27]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="77" tap_mode="classic" trigger_index="77" type="combinatorial"/>
            <net data_index="76" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[26]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="76" tap_mode="classic" trigger_index="76" type="combinatorial"/>
            <net data_index="75" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[25]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="75" tap_mode="classic" trigger_index="75" type="combinatorial"/>
            <net data_index="74" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[24]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="74" tap_mode="classic" trigger_index="74" type="combinatorial"/>
            <net data_index="73" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[23]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" tap_mode="classic" trigger_index="73" type="combinatorial"/>
            <net data_index="72" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[22]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" tap_mode="classic" trigger_index="72" type="combinatorial"/>
            <net data_index="71" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[21]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" tap_mode="classic" trigger_index="71" type="combinatorial"/>
            <net data_index="70" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[20]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="70" tap_mode="classic" trigger_index="70" type="combinatorial"/>
            <net data_index="68" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[19]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="classic" trigger_index="68" type="combinatorial"/>
            <net data_index="67" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[18]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="classic" trigger_index="67" type="combinatorial"/>
            <net data_index="66" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[17]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="classic" trigger_index="66" type="combinatorial"/>
            <net data_index="65" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[16]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="classic" trigger_index="65" type="combinatorial"/>
            <net data_index="64" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[15]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="classic" trigger_index="64" type="combinatorial"/>
            <net data_index="63" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[14]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="classic" trigger_index="63" type="combinatorial"/>
            <net data_index="62" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[13]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="classic" trigger_index="62" type="combinatorial"/>
            <net data_index="61" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[12]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="classic" trigger_index="61" type="combinatorial"/>
            <net data_index="60" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[11]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="classic" trigger_index="60" type="combinatorial"/>
            <net data_index="59" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[10]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="classic" trigger_index="59" type="combinatorial"/>
            <net data_index="89" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[9]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="89" tap_mode="classic" trigger_index="89" type="combinatorial"/>
            <net data_index="88" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[8]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="88" tap_mode="classic" trigger_index="88" type="combinatorial"/>
            <net data_index="87" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[7]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="87" tap_mode="classic" trigger_index="87" type="combinatorial"/>
            <net data_index="86" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[6]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="86" tap_mode="classic" trigger_index="86" type="combinatorial"/>
            <net data_index="85" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[5]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="85" tap_mode="classic" trigger_index="85" type="combinatorial"/>
            <net data_index="84" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[4]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="84" tap_mode="classic" trigger_index="84" type="combinatorial"/>
            <net data_index="83" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[3]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="83" tap_mode="classic" trigger_index="83" type="combinatorial"/>
            <net data_index="80" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[2]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="80" tap_mode="classic" trigger_index="80" type="combinatorial"/>
            <net data_index="69" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[1]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="classic" trigger_index="69" type="combinatorial"/>
            <net data_index="58" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="cpu_sys:u_cpu_sys|pio_out_port[0]" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="classic" trigger_index="58" type="combinatorial"/>
          </bus>
          <net data_index="130" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sii9233_cscl" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="130" tap_mode="classic" trigger_index="130" type="bidir pin"/>
          <net data_index="131" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sii9233_csda" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="131" tap_mode="classic" trigger_index="131" type="bidir pin"/>
          <net data_index="134" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sii9233_int" pwr_level-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="134" tap_mode="classic" trigger_index="134" type="input pin"/>
          <net data_index="125" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sii9136_de" storage_index="125" tap_mode="classic" trigger_index="125" type="output pin"/>
          <net data_index="126" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sii9136_hsync" storage_index="126" tap_mode="classic" trigger_index="126" type="output pin"/>
          <net data_index="129" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sii9136_vsync" storage_index="129" tap_mode="classic" trigger_index="129" type="output pin"/>
          <net data_index="132" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sii9233_de" storage_index="132" tap_mode="classic" trigger_index="132" type="input pin"/>
          <net data_index="133" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sii9233_hsync" storage_index="133" tap_mode="classic" trigger_index="133" type="input pin"/>
          <net data_index="135" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sii9233_vsync" storage_index="135" tap_mode="classic" trigger_index="135" type="input pin"/>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2018/04/23 02:47:56  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="64" storage_mode="conditional" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
          <level editor="basic_or" enabled="yes" name="condition2" type="advanced">
            <power_up enabled="yes">
              <power_up_expression><![CDATA[(mbpm('X',{'cpu_sys:u_cpu_sys|pll_areset_export'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pll_locked_export'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pll_phasedone_export'}) && variable(1)) || (mbpm('X',{'ir_rx'}) && variable(1)) || (mbpm('X',{'led_b_pad_out'}) && variable(1)) || (mbpm('X',{'led_g_pad_out'}) && variable(1)) || (mbpm('X',{'led_r_pad_out'}) && variable(1)) || (mbpm('X',{'sii9136_cscl'}) && variable(1)) || (mbpm('X',{'sii9136_csda'}) && variable(1)) || (mbpm('X',{'sii9136_de'}) && variable(1)) || (mbpm('X',{'sii9136_hsync'}) && variable(1)) || (mbpm('X',{'sii9136_int'}) && variable(1)) || (mbpm('X',{'sii9136_reset_'}) && variable(1)) || (mbpm('X',{'sii9136_vsync'}) && variable(1)) || (mbpm('X',{'sii9233_cscl'}) && variable(1)) || (mbpm('X',{'sii9233_csda'}) && variable(1)) || (mbpm('X',{'sii9233_de'}) && variable(1)) || (mbpm('X',{'sii9233_hsync'}) && variable(1)) || (mbpm('X',{'sii9233_int'}) && variable(1)) || (mbpm('X',{'sii9233_vsync'}) && variable(1)) || (('cpu_cntr':({'cpu_cntr[25]','cpu_cntr[24]','cpu_cntr[23]','cpu_cntr[22]','cpu_cntr[21]','cpu_cntr[20]','cpu_cntr[19]','cpu_cntr[18]','cpu_cntr[17]','cpu_cntr[16]','cpu_cntr[15]','cpu_cntr[14]','cpu_cntr[13]','cpu_cntr[12]','cpu_cntr[11]','cpu_cntr[10]','cpu_cntr[9]','cpu_cntr[8]','cpu_cntr[7]','cpu_cntr[6]','cpu_cntr[5]','cpu_cntr[4]','cpu_cntr[3]','cpu_cntr[2]','cpu_cntr[1]','cpu_cntr[0]'}) == variable(b00000000000000000000000000)) && variable(0)) || (mbpm('X',{'cpu_cntr[25]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[24]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[23]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[22]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[21]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[20]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[19]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[18]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[17]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[16]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[15]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[14]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[13]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[12]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[11]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[10]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[9]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[8]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[7]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[6]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[5]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[4]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[3]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[2]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[1]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[0]'}) && variable(1)) || (('cpu_sys:u_cpu_sys|pio_in_port':({'cpu_sys:u_cpu_sys|pio_in_port[31]','cpu_sys:u_cpu_sys|pio_in_port[30]','cpu_sys:u_cpu_sys|pio_in_port[29]','cpu_sys:u_cpu_sys|pio_in_port[28]','cpu_sys:u_cpu_sys|pio_in_port[27]','cpu_sys:u_cpu_sys|pio_in_port[26]','cpu_sys:u_cpu_sys|pio_in_port[25]','cpu_sys:u_cpu_sys|pio_in_port[24]','cpu_sys:u_cpu_sys|pio_in_port[23]','cpu_sys:u_cpu_sys|pio_in_port[22]','cpu_sys:u_cpu_sys|pio_in_port[21]','cpu_sys:u_cpu_sys|pio_in_port[20]','cpu_sys:u_cpu_sys|pio_in_port[19]','cpu_sys:u_cpu_sys|pio_in_port[18]','cpu_sys:u_cpu_sys|pio_in_port[17]','cpu_sys:u_cpu_sys|pio_in_port[16]','cpu_sys:u_cpu_sys|pio_in_port[15]','cpu_sys:u_cpu_sys|pio_in_port[14]','cpu_sys:u_cpu_sys|pio_in_port[13]','cpu_sys:u_cpu_sys|pio_in_port[12]','cpu_sys:u_cpu_sys|pio_in_port[11]','cpu_sys:u_cpu_sys|pio_in_port[10]','cpu_sys:u_cpu_sys|pio_in_port[9]','cpu_sys:u_cpu_sys|pio_in_port[8]','cpu_sys:u_cpu_sys|pio_in_port[7]','cpu_sys:u_cpu_sys|pio_in_port[6]','cpu_sys:u_cpu_sys|pio_in_port[5]','cpu_sys:u_cpu_sys|pio_in_port[4]','cpu_sys:u_cpu_sys|pio_in_port[3]','cpu_sys:u_cpu_sys|pio_in_port[2]','cpu_sys:u_cpu_sys|pio_in_port[1]','cpu_sys:u_cpu_sys|pio_in_port[0]'}) == variable(b00000000000000000000000000000000)) && variable(0)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[31]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[30]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[29]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[28]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[27]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[26]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[25]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[24]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[23]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[22]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[21]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[20]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[19]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[18]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[17]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[16]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[15]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[14]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[13]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[12]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[11]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[10]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[9]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[8]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[7]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[6]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[5]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[4]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[3]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[2]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[1]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[0]'}) && variable(1)) || (('cpu_sys:u_cpu_sys|pio_out_port':({'cpu_sys:u_cpu_sys|pio_out_port[31]','cpu_sys:u_cpu_sys|pio_out_port[30]','cpu_sys:u_cpu_sys|pio_out_port[29]','cpu_sys:u_cpu_sys|pio_out_port[28]','cpu_sys:u_cpu_sys|pio_out_port[27]','cpu_sys:u_cpu_sys|pio_out_port[26]','cpu_sys:u_cpu_sys|pio_out_port[25]','cpu_sys:u_cpu_sys|pio_out_port[24]','cpu_sys:u_cpu_sys|pio_out_port[23]','cpu_sys:u_cpu_sys|pio_out_port[22]','cpu_sys:u_cpu_sys|pio_out_port[21]','cpu_sys:u_cpu_sys|pio_out_port[20]','cpu_sys:u_cpu_sys|pio_out_port[19]','cpu_sys:u_cpu_sys|pio_out_port[18]','cpu_sys:u_cpu_sys|pio_out_port[17]','cpu_sys:u_cpu_sys|pio_out_port[16]','cpu_sys:u_cpu_sys|pio_out_port[15]','cpu_sys:u_cpu_sys|pio_out_port[14]','cpu_sys:u_cpu_sys|pio_out_port[13]','cpu_sys:u_cpu_sys|pio_out_port[12]','cpu_sys:u_cpu_sys|pio_out_port[11]','cpu_sys:u_cpu_sys|pio_out_port[10]','cpu_sys:u_cpu_sys|pio_out_port[9]','cpu_sys:u_cpu_sys|pio_out_port[8]','cpu_sys:u_cpu_sys|pio_out_port[7]','cpu_sys:u_cpu_sys|pio_out_port[6]','cpu_sys:u_cpu_sys|pio_out_port[5]','cpu_sys:u_cpu_sys|pio_out_port[4]','cpu_sys:u_cpu_sys|pio_out_port[3]','cpu_sys:u_cpu_sys|pio_out_port[2]','cpu_sys:u_cpu_sys|pio_out_port[1]','cpu_sys:u_cpu_sys|pio_out_port[0]'}) == variable(b00000000000000000000000000000000)) && variable(0)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[31]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[30]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[29]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[28]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[27]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[26]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[25]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[24]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[23]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[22]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[21]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[20]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[19]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[18]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[17]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[16]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[15]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[14]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[13]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[12]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[11]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[10]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[9]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[8]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[7]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[6]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[5]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[4]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[3]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[2]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[1]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[0]'}) && variable(1)) || (('sdram_cntr':({'sdram_cntr[25]','sdram_cntr[24]','sdram_cntr[23]','sdram_cntr[22]','sdram_cntr[21]','sdram_cntr[20]','sdram_cntr[19]','sdram_cntr[18]','sdram_cntr[17]','sdram_cntr[16]','sdram_cntr[15]','sdram_cntr[14]','sdram_cntr[13]','sdram_cntr[12]','sdram_cntr[11]','sdram_cntr[10]','sdram_cntr[9]','sdram_cntr[8]','sdram_cntr[7]','sdram_cntr[6]','sdram_cntr[5]','sdram_cntr[4]','sdram_cntr[3]','sdram_cntr[2]','sdram_cntr[1]','sdram_cntr[0]'}) == variable(b00000000000000000000000000)) && variable(0)) || (mbpm('X',{'sdram_cntr[25]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[24]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[23]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[22]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[21]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[20]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[19]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[18]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[17]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[16]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[15]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[14]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[13]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[12]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[11]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[10]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[9]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[8]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[7]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[6]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[5]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[4]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[3]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[2]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[1]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[0]'}) && variable(1)) || (('vid_cntr':({'vid_cntr[25]','vid_cntr[24]','vid_cntr[23]','vid_cntr[22]','vid_cntr[21]','vid_cntr[20]','vid_cntr[19]','vid_cntr[18]','vid_cntr[17]','vid_cntr[16]','vid_cntr[15]','vid_cntr[14]','vid_cntr[13]','vid_cntr[12]','vid_cntr[11]','vid_cntr[10]','vid_cntr[9]','vid_cntr[8]','vid_cntr[7]','vid_cntr[6]','vid_cntr[5]','vid_cntr[4]','vid_cntr[3]','vid_cntr[2]','vid_cntr[1]','vid_cntr[0]'}) == variable(b00000000000000000000000000)) && variable(0)) || (mbpm('X',{'vid_cntr[25]'}) && variable(1)) || (mbpm('X',{'vid_cntr[24]'}) && variable(1)) || (mbpm('X',{'vid_cntr[23]'}) && variable(1)) || (mbpm('X',{'vid_cntr[22]'}) && variable(1)) || (mbpm('X',{'vid_cntr[21]'}) && variable(1)) || (mbpm('X',{'vid_cntr[20]'}) && variable(1)) || (mbpm('X',{'vid_cntr[19]'}) && variable(1)) || (mbpm('X',{'vid_cntr[18]'}) && variable(1)) || (mbpm('X',{'vid_cntr[17]'}) && variable(1)) || (mbpm('X',{'vid_cntr[16]'}) && variable(1)) || (mbpm('X',{'vid_cntr[15]'}) && variable(1)) || (mbpm('X',{'vid_cntr[14]'}) && variable(1)) || (mbpm('X',{'vid_cntr[13]'}) && variable(1)) || (mbpm('X',{'vid_cntr[12]'}) && variable(1)) || (mbpm('X',{'vid_cntr[11]'}) && variable(1)) || (mbpm('X',{'vid_cntr[10]'}) && variable(1)) || (mbpm('X',{'vid_cntr[9]'}) && variable(1)) || (mbpm('X',{'vid_cntr[8]'}) && variable(1)) || (mbpm('X',{'vid_cntr[7]'}) && variable(1)) || (mbpm('X',{'vid_cntr[6]'}) && variable(1)) || (mbpm('X',{'vid_cntr[5]'}) && variable(1)) || (mbpm('X',{'vid_cntr[4]'}) && variable(1)) || (mbpm('X',{'vid_cntr[3]'}) && variable(1)) || (mbpm('X',{'vid_cntr[2]'}) && variable(1)) || (mbpm('X',{'vid_cntr[1]'}) && variable(1)) || (mbpm('X',{'vid_cntr[0]'}) && variable(1))]]>
              </power_up_expression>
            </power_up>
            <expression><![CDATA[(mbpm('X',{'cpu_sys:u_cpu_sys|pll_areset_export'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pll_locked_export'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pll_phasedone_export'}) && variable(1)) || (mbpm('X',{'ir_rx'}) && variable(1)) || (mbpm('X',{'led_b_pad_out'}) && variable(1)) || (mbpm('X',{'led_g_pad_out'}) && variable(1)) || (mbpm('X',{'led_r_pad_out'}) && variable(1)) || (mbpm('X',{'sii9136_cscl'}) && variable(1)) || (mbpm('X',{'sii9136_csda'}) && variable(1)) || (mbpm('X',{'sii9136_de'}) && variable(1)) || (mbpm('X',{'sii9136_hsync'}) && variable(1)) || (mbpm('X',{'sii9136_int'}) && variable(1)) || (mbpm('X',{'sii9136_reset_'}) && variable(1)) || (mbpm('X',{'sii9136_vsync'}) && variable(1)) || (mbpm('X',{'sii9233_cscl'}) && variable(1)) || (mbpm('X',{'sii9233_csda'}) && variable(1)) || (mbpm('X',{'sii9233_de'}) && variable(1)) || (mbpm('X',{'sii9233_hsync'}) && variable(1)) || (mbpm('X',{'sii9233_int'}) && variable(1)) || (mbpm('X',{'sii9233_vsync'}) && variable(1)) || (('cpu_cntr':({'cpu_cntr[25]','cpu_cntr[24]','cpu_cntr[23]','cpu_cntr[22]','cpu_cntr[21]','cpu_cntr[20]','cpu_cntr[19]','cpu_cntr[18]','cpu_cntr[17]','cpu_cntr[16]','cpu_cntr[15]','cpu_cntr[14]','cpu_cntr[13]','cpu_cntr[12]','cpu_cntr[11]','cpu_cntr[10]','cpu_cntr[9]','cpu_cntr[8]','cpu_cntr[7]','cpu_cntr[6]','cpu_cntr[5]','cpu_cntr[4]','cpu_cntr[3]','cpu_cntr[2]','cpu_cntr[1]','cpu_cntr[0]'}) == variable(b00000000000000000000000000)) && variable(0)) || (mbpm('X',{'cpu_cntr[25]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[24]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[23]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[22]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[21]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[20]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[19]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[18]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[17]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[16]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[15]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[14]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[13]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[12]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[11]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[10]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[9]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[8]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[7]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[6]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[5]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[4]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[3]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[2]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[1]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[0]'}) && variable(1)) || (('cpu_sys:u_cpu_sys|pio_in_port':({'cpu_sys:u_cpu_sys|pio_in_port[31]','cpu_sys:u_cpu_sys|pio_in_port[30]','cpu_sys:u_cpu_sys|pio_in_port[29]','cpu_sys:u_cpu_sys|pio_in_port[28]','cpu_sys:u_cpu_sys|pio_in_port[27]','cpu_sys:u_cpu_sys|pio_in_port[26]','cpu_sys:u_cpu_sys|pio_in_port[25]','cpu_sys:u_cpu_sys|pio_in_port[24]','cpu_sys:u_cpu_sys|pio_in_port[23]','cpu_sys:u_cpu_sys|pio_in_port[22]','cpu_sys:u_cpu_sys|pio_in_port[21]','cpu_sys:u_cpu_sys|pio_in_port[20]','cpu_sys:u_cpu_sys|pio_in_port[19]','cpu_sys:u_cpu_sys|pio_in_port[18]','cpu_sys:u_cpu_sys|pio_in_port[17]','cpu_sys:u_cpu_sys|pio_in_port[16]','cpu_sys:u_cpu_sys|pio_in_port[15]','cpu_sys:u_cpu_sys|pio_in_port[14]','cpu_sys:u_cpu_sys|pio_in_port[13]','cpu_sys:u_cpu_sys|pio_in_port[12]','cpu_sys:u_cpu_sys|pio_in_port[11]','cpu_sys:u_cpu_sys|pio_in_port[10]','cpu_sys:u_cpu_sys|pio_in_port[9]','cpu_sys:u_cpu_sys|pio_in_port[8]','cpu_sys:u_cpu_sys|pio_in_port[7]','cpu_sys:u_cpu_sys|pio_in_port[6]','cpu_sys:u_cpu_sys|pio_in_port[5]','cpu_sys:u_cpu_sys|pio_in_port[4]','cpu_sys:u_cpu_sys|pio_in_port[3]','cpu_sys:u_cpu_sys|pio_in_port[2]','cpu_sys:u_cpu_sys|pio_in_port[1]','cpu_sys:u_cpu_sys|pio_in_port[0]'}) == variable(b00000000000000000000000000000000)) && variable(0)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[31]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[30]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[29]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[28]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[27]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[26]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[25]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[24]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[23]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[22]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[21]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[20]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[19]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[18]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[17]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[16]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[15]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[14]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[13]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[12]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[11]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[10]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[9]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[8]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[7]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[6]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[5]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[4]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[3]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[2]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[1]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[0]'}) && variable(1)) || (('cpu_sys:u_cpu_sys|pio_out_port':({'cpu_sys:u_cpu_sys|pio_out_port[31]','cpu_sys:u_cpu_sys|pio_out_port[30]','cpu_sys:u_cpu_sys|pio_out_port[29]','cpu_sys:u_cpu_sys|pio_out_port[28]','cpu_sys:u_cpu_sys|pio_out_port[27]','cpu_sys:u_cpu_sys|pio_out_port[26]','cpu_sys:u_cpu_sys|pio_out_port[25]','cpu_sys:u_cpu_sys|pio_out_port[24]','cpu_sys:u_cpu_sys|pio_out_port[23]','cpu_sys:u_cpu_sys|pio_out_port[22]','cpu_sys:u_cpu_sys|pio_out_port[21]','cpu_sys:u_cpu_sys|pio_out_port[20]','cpu_sys:u_cpu_sys|pio_out_port[19]','cpu_sys:u_cpu_sys|pio_out_port[18]','cpu_sys:u_cpu_sys|pio_out_port[17]','cpu_sys:u_cpu_sys|pio_out_port[16]','cpu_sys:u_cpu_sys|pio_out_port[15]','cpu_sys:u_cpu_sys|pio_out_port[14]','cpu_sys:u_cpu_sys|pio_out_port[13]','cpu_sys:u_cpu_sys|pio_out_port[12]','cpu_sys:u_cpu_sys|pio_out_port[11]','cpu_sys:u_cpu_sys|pio_out_port[10]','cpu_sys:u_cpu_sys|pio_out_port[9]','cpu_sys:u_cpu_sys|pio_out_port[8]','cpu_sys:u_cpu_sys|pio_out_port[7]','cpu_sys:u_cpu_sys|pio_out_port[6]','cpu_sys:u_cpu_sys|pio_out_port[5]','cpu_sys:u_cpu_sys|pio_out_port[4]','cpu_sys:u_cpu_sys|pio_out_port[3]','cpu_sys:u_cpu_sys|pio_out_port[2]','cpu_sys:u_cpu_sys|pio_out_port[1]','cpu_sys:u_cpu_sys|pio_out_port[0]'}) == variable(b00000000000000000000000000000000)) && variable(0)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[31]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[30]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[29]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[28]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[27]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[26]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[25]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[24]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[23]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[22]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[21]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[20]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[19]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[18]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[17]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[16]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[15]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[14]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[13]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[12]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[11]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[10]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[9]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[8]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[7]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[6]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[5]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[4]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[3]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[2]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[1]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[0]'}) && variable(1)) || (('sdram_cntr':({'sdram_cntr[25]','sdram_cntr[24]','sdram_cntr[23]','sdram_cntr[22]','sdram_cntr[21]','sdram_cntr[20]','sdram_cntr[19]','sdram_cntr[18]','sdram_cntr[17]','sdram_cntr[16]','sdram_cntr[15]','sdram_cntr[14]','sdram_cntr[13]','sdram_cntr[12]','sdram_cntr[11]','sdram_cntr[10]','sdram_cntr[9]','sdram_cntr[8]','sdram_cntr[7]','sdram_cntr[6]','sdram_cntr[5]','sdram_cntr[4]','sdram_cntr[3]','sdram_cntr[2]','sdram_cntr[1]','sdram_cntr[0]'}) == variable(b00000000000000000000000000)) && variable(0)) || (mbpm('X',{'sdram_cntr[25]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[24]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[23]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[22]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[21]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[20]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[19]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[18]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[17]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[16]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[15]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[14]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[13]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[12]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[11]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[10]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[9]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[8]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[7]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[6]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[5]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[4]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[3]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[2]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[1]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[0]'}) && variable(1)) || (('vid_cntr':({'vid_cntr[25]','vid_cntr[24]','vid_cntr[23]','vid_cntr[22]','vid_cntr[21]','vid_cntr[20]','vid_cntr[19]','vid_cntr[18]','vid_cntr[17]','vid_cntr[16]','vid_cntr[15]','vid_cntr[14]','vid_cntr[13]','vid_cntr[12]','vid_cntr[11]','vid_cntr[10]','vid_cntr[9]','vid_cntr[8]','vid_cntr[7]','vid_cntr[6]','vid_cntr[5]','vid_cntr[4]','vid_cntr[3]','vid_cntr[2]','vid_cntr[1]','vid_cntr[0]'}) == variable(b00000000000000000000000000)) && variable(0)) || (mbpm('X',{'vid_cntr[25]'}) && variable(1)) || (mbpm('X',{'vid_cntr[24]'}) && variable(1)) || (mbpm('X',{'vid_cntr[23]'}) && variable(1)) || (mbpm('X',{'vid_cntr[22]'}) && variable(1)) || (mbpm('X',{'vid_cntr[21]'}) && variable(1)) || (mbpm('X',{'vid_cntr[20]'}) && variable(1)) || (mbpm('X',{'vid_cntr[19]'}) && variable(1)) || (mbpm('X',{'vid_cntr[18]'}) && variable(1)) || (mbpm('X',{'vid_cntr[17]'}) && variable(1)) || (mbpm('X',{'vid_cntr[16]'}) && variable(1)) || (mbpm('X',{'vid_cntr[15]'}) && variable(1)) || (mbpm('X',{'vid_cntr[14]'}) && variable(1)) || (mbpm('X',{'vid_cntr[13]'}) && variable(1)) || (mbpm('X',{'vid_cntr[12]'}) && variable(1)) || (mbpm('X',{'vid_cntr[11]'}) && variable(1)) || (mbpm('X',{'vid_cntr[10]'}) && variable(1)) || (mbpm('X',{'vid_cntr[9]'}) && variable(1)) || (mbpm('X',{'vid_cntr[8]'}) && variable(1)) || (mbpm('X',{'vid_cntr[7]'}) && variable(1)) || (mbpm('X',{'vid_cntr[6]'}) && variable(1)) || (mbpm('X',{'vid_cntr[5]'}) && variable(1)) || (mbpm('X',{'vid_cntr[4]'}) && variable(1)) || (mbpm('X',{'vid_cntr[3]'}) && variable(1)) || (mbpm('X',{'vid_cntr[2]'}) && variable(1)) || (mbpm('X',{'vid_cntr[1]'}) && variable(1)) || (mbpm('X',{'vid_cntr[0]'}) && variable(1))]]>
            </expression>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
            <pwr_up_transitional>111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level editor="basic_or" type="advanced">
            <power_up>
              <power_up_expression><![CDATA[(mbpm('X',{'cpu_sys:u_cpu_sys|pll_areset_export'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pll_locked_export'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pll_phasedone_export'}) && variable(1)) || (mbpm('X',{'ir_rx'}) && variable(1)) || (mbpm('X',{'led_b_pad_out'}) && variable(1)) || (mbpm('X',{'led_g_pad_out'}) && variable(1)) || (mbpm('X',{'led_r_pad_out'}) && variable(1)) || (mbpm('X',{'sii9136_cscl'}) && variable(1)) || (mbpm('X',{'sii9136_csda'}) && variable(1)) || (mbpm('X',{'sii9136_de'}) && variable(1)) || (mbpm('X',{'sii9136_hsync'}) && variable(1)) || (mbpm('X',{'sii9136_int'}) && variable(1)) || (mbpm('X',{'sii9136_reset_'}) && variable(1)) || (mbpm('X',{'sii9136_vsync'}) && variable(1)) || (mbpm('X',{'sii9233_cscl'}) && variable(1)) || (mbpm('X',{'sii9233_csda'}) && variable(1)) || (mbpm('X',{'sii9233_de'}) && variable(1)) || (mbpm('X',{'sii9233_hsync'}) && variable(1)) || (mbpm('X',{'sii9233_int'}) && variable(1)) || (mbpm('X',{'sii9233_vsync'}) && variable(1)) || (('cpu_cntr':({'cpu_cntr[25]','cpu_cntr[24]','cpu_cntr[23]','cpu_cntr[22]','cpu_cntr[21]','cpu_cntr[20]','cpu_cntr[19]','cpu_cntr[18]','cpu_cntr[17]','cpu_cntr[16]','cpu_cntr[15]','cpu_cntr[14]','cpu_cntr[13]','cpu_cntr[12]','cpu_cntr[11]','cpu_cntr[10]','cpu_cntr[9]','cpu_cntr[8]','cpu_cntr[7]','cpu_cntr[6]','cpu_cntr[5]','cpu_cntr[4]','cpu_cntr[3]','cpu_cntr[2]','cpu_cntr[1]','cpu_cntr[0]'}) == variable(b00000000000000000000000000)) && variable(0)) || (mbpm('X',{'cpu_cntr[25]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[24]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[23]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[22]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[21]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[20]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[19]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[18]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[17]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[16]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[15]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[14]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[13]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[12]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[11]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[10]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[9]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[8]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[7]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[6]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[5]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[4]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[3]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[2]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[1]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[0]'}) && variable(1)) || (('cpu_sys:u_cpu_sys|pio_in_port':({'cpu_sys:u_cpu_sys|pio_in_port[31]','cpu_sys:u_cpu_sys|pio_in_port[30]','cpu_sys:u_cpu_sys|pio_in_port[29]','cpu_sys:u_cpu_sys|pio_in_port[28]','cpu_sys:u_cpu_sys|pio_in_port[27]','cpu_sys:u_cpu_sys|pio_in_port[26]','cpu_sys:u_cpu_sys|pio_in_port[25]','cpu_sys:u_cpu_sys|pio_in_port[24]','cpu_sys:u_cpu_sys|pio_in_port[23]','cpu_sys:u_cpu_sys|pio_in_port[22]','cpu_sys:u_cpu_sys|pio_in_port[21]','cpu_sys:u_cpu_sys|pio_in_port[20]','cpu_sys:u_cpu_sys|pio_in_port[19]','cpu_sys:u_cpu_sys|pio_in_port[18]','cpu_sys:u_cpu_sys|pio_in_port[17]','cpu_sys:u_cpu_sys|pio_in_port[16]','cpu_sys:u_cpu_sys|pio_in_port[15]','cpu_sys:u_cpu_sys|pio_in_port[14]','cpu_sys:u_cpu_sys|pio_in_port[13]','cpu_sys:u_cpu_sys|pio_in_port[12]','cpu_sys:u_cpu_sys|pio_in_port[11]','cpu_sys:u_cpu_sys|pio_in_port[10]','cpu_sys:u_cpu_sys|pio_in_port[9]','cpu_sys:u_cpu_sys|pio_in_port[8]','cpu_sys:u_cpu_sys|pio_in_port[7]','cpu_sys:u_cpu_sys|pio_in_port[6]','cpu_sys:u_cpu_sys|pio_in_port[5]','cpu_sys:u_cpu_sys|pio_in_port[4]','cpu_sys:u_cpu_sys|pio_in_port[3]','cpu_sys:u_cpu_sys|pio_in_port[2]','cpu_sys:u_cpu_sys|pio_in_port[1]','cpu_sys:u_cpu_sys|pio_in_port[0]'}) == variable(b00000000000000000000000000000000)) && variable(0)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[31]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[30]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[29]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[28]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[27]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[26]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[25]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[24]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[23]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[22]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[21]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[20]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[19]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[18]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[17]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[16]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[15]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[14]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[13]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[12]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[11]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[10]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[9]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[8]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[7]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[6]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[5]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[4]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[3]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[2]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[1]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[0]'}) && variable(1)) || (('cpu_sys:u_cpu_sys|pio_out_port':({'cpu_sys:u_cpu_sys|pio_out_port[31]','cpu_sys:u_cpu_sys|pio_out_port[30]','cpu_sys:u_cpu_sys|pio_out_port[29]','cpu_sys:u_cpu_sys|pio_out_port[28]','cpu_sys:u_cpu_sys|pio_out_port[27]','cpu_sys:u_cpu_sys|pio_out_port[26]','cpu_sys:u_cpu_sys|pio_out_port[25]','cpu_sys:u_cpu_sys|pio_out_port[24]','cpu_sys:u_cpu_sys|pio_out_port[23]','cpu_sys:u_cpu_sys|pio_out_port[22]','cpu_sys:u_cpu_sys|pio_out_port[21]','cpu_sys:u_cpu_sys|pio_out_port[20]','cpu_sys:u_cpu_sys|pio_out_port[19]','cpu_sys:u_cpu_sys|pio_out_port[18]','cpu_sys:u_cpu_sys|pio_out_port[17]','cpu_sys:u_cpu_sys|pio_out_port[16]','cpu_sys:u_cpu_sys|pio_out_port[15]','cpu_sys:u_cpu_sys|pio_out_port[14]','cpu_sys:u_cpu_sys|pio_out_port[13]','cpu_sys:u_cpu_sys|pio_out_port[12]','cpu_sys:u_cpu_sys|pio_out_port[11]','cpu_sys:u_cpu_sys|pio_out_port[10]','cpu_sys:u_cpu_sys|pio_out_port[9]','cpu_sys:u_cpu_sys|pio_out_port[8]','cpu_sys:u_cpu_sys|pio_out_port[7]','cpu_sys:u_cpu_sys|pio_out_port[6]','cpu_sys:u_cpu_sys|pio_out_port[5]','cpu_sys:u_cpu_sys|pio_out_port[4]','cpu_sys:u_cpu_sys|pio_out_port[3]','cpu_sys:u_cpu_sys|pio_out_port[2]','cpu_sys:u_cpu_sys|pio_out_port[1]','cpu_sys:u_cpu_sys|pio_out_port[0]'}) == variable(b00000000000000000000000000000000)) && variable(0)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[31]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[30]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[29]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[28]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[27]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[26]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[25]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[24]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[23]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[22]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[21]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[20]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[19]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[18]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[17]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[16]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[15]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[14]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[13]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[12]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[11]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[10]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[9]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[8]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[7]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[6]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[5]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[4]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[3]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[2]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[1]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[0]'}) && variable(1)) || (('sdram_cntr':({'sdram_cntr[25]','sdram_cntr[24]','sdram_cntr[23]','sdram_cntr[22]','sdram_cntr[21]','sdram_cntr[20]','sdram_cntr[19]','sdram_cntr[18]','sdram_cntr[17]','sdram_cntr[16]','sdram_cntr[15]','sdram_cntr[14]','sdram_cntr[13]','sdram_cntr[12]','sdram_cntr[11]','sdram_cntr[10]','sdram_cntr[9]','sdram_cntr[8]','sdram_cntr[7]','sdram_cntr[6]','sdram_cntr[5]','sdram_cntr[4]','sdram_cntr[3]','sdram_cntr[2]','sdram_cntr[1]','sdram_cntr[0]'}) == variable(b00000000000000000000000000)) && variable(0)) || (mbpm('X',{'sdram_cntr[25]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[24]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[23]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[22]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[21]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[20]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[19]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[18]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[17]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[16]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[15]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[14]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[13]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[12]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[11]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[10]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[9]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[8]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[7]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[6]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[5]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[4]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[3]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[2]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[1]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[0]'}) && variable(1)) || (('vid_cntr':({'vid_cntr[25]','vid_cntr[24]','vid_cntr[23]','vid_cntr[22]','vid_cntr[21]','vid_cntr[20]','vid_cntr[19]','vid_cntr[18]','vid_cntr[17]','vid_cntr[16]','vid_cntr[15]','vid_cntr[14]','vid_cntr[13]','vid_cntr[12]','vid_cntr[11]','vid_cntr[10]','vid_cntr[9]','vid_cntr[8]','vid_cntr[7]','vid_cntr[6]','vid_cntr[5]','vid_cntr[4]','vid_cntr[3]','vid_cntr[2]','vid_cntr[1]','vid_cntr[0]'}) == variable(b00000000000000000000000000)) && variable(0)) || (mbpm('X',{'vid_cntr[25]'}) && variable(1)) || (mbpm('X',{'vid_cntr[24]'}) && variable(1)) || (mbpm('X',{'vid_cntr[23]'}) && variable(1)) || (mbpm('X',{'vid_cntr[22]'}) && variable(1)) || (mbpm('X',{'vid_cntr[21]'}) && variable(1)) || (mbpm('X',{'vid_cntr[20]'}) && variable(1)) || (mbpm('X',{'vid_cntr[19]'}) && variable(1)) || (mbpm('X',{'vid_cntr[18]'}) && variable(1)) || (mbpm('X',{'vid_cntr[17]'}) && variable(1)) || (mbpm('X',{'vid_cntr[16]'}) && variable(1)) || (mbpm('X',{'vid_cntr[15]'}) && variable(1)) || (mbpm('X',{'vid_cntr[14]'}) && variable(1)) || (mbpm('X',{'vid_cntr[13]'}) && variable(1)) || (mbpm('X',{'vid_cntr[12]'}) && variable(1)) || (mbpm('X',{'vid_cntr[11]'}) && variable(1)) || (mbpm('X',{'vid_cntr[10]'}) && variable(1)) || (mbpm('X',{'vid_cntr[9]'}) && variable(1)) || (mbpm('X',{'vid_cntr[8]'}) && variable(1)) || (mbpm('X',{'vid_cntr[7]'}) && variable(1)) || (mbpm('X',{'vid_cntr[6]'}) && variable(1)) || (mbpm('X',{'vid_cntr[5]'}) && variable(1)) || (mbpm('X',{'vid_cntr[4]'}) && variable(1)) || (mbpm('X',{'vid_cntr[3]'}) && variable(1)) || (mbpm('X',{'vid_cntr[2]'}) && variable(1)) || (mbpm('X',{'vid_cntr[1]'}) && variable(1)) || (mbpm('X',{'vid_cntr[0]'}) && variable(1))]]>
              </power_up_expression>
            </power_up>
            <expression><![CDATA[(mbpm('X',{'cpu_sys:u_cpu_sys|pll_areset_export'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pll_locked_export'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pll_phasedone_export'}) && variable(1)) || (mbpm('X',{'ir_rx'}) && variable(1)) || (mbpm('X',{'led_b_pad_out'}) && variable(1)) || (mbpm('X',{'led_g_pad_out'}) && variable(1)) || (mbpm('X',{'led_r_pad_out'}) && variable(1)) || (mbpm('X',{'sii9136_cscl'}) && variable(1)) || (mbpm('X',{'sii9136_csda'}) && variable(1)) || (mbpm('X',{'sii9136_de'}) && variable(1)) || (mbpm('X',{'sii9136_hsync'}) && variable(1)) || (mbpm('X',{'sii9136_int'}) && variable(1)) || (mbpm('X',{'sii9136_reset_'}) && variable(1)) || (mbpm('X',{'sii9136_vsync'}) && variable(1)) || (mbpm('X',{'sii9233_cscl'}) && variable(1)) || (mbpm('X',{'sii9233_csda'}) && variable(1)) || (mbpm('X',{'sii9233_de'}) && variable(1)) || (mbpm('X',{'sii9233_hsync'}) && variable(1)) || (mbpm('X',{'sii9233_int'}) && variable(1)) || (mbpm('X',{'sii9233_vsync'}) && variable(1)) || (('cpu_cntr':({'cpu_cntr[25]','cpu_cntr[24]','cpu_cntr[23]','cpu_cntr[22]','cpu_cntr[21]','cpu_cntr[20]','cpu_cntr[19]','cpu_cntr[18]','cpu_cntr[17]','cpu_cntr[16]','cpu_cntr[15]','cpu_cntr[14]','cpu_cntr[13]','cpu_cntr[12]','cpu_cntr[11]','cpu_cntr[10]','cpu_cntr[9]','cpu_cntr[8]','cpu_cntr[7]','cpu_cntr[6]','cpu_cntr[5]','cpu_cntr[4]','cpu_cntr[3]','cpu_cntr[2]','cpu_cntr[1]','cpu_cntr[0]'}) == variable(b00000000000000000000000000)) && variable(0)) || (mbpm('X',{'cpu_cntr[25]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[24]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[23]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[22]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[21]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[20]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[19]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[18]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[17]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[16]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[15]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[14]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[13]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[12]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[11]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[10]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[9]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[8]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[7]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[6]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[5]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[4]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[3]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[2]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[1]'}) && variable(1)) || (mbpm('X',{'cpu_cntr[0]'}) && variable(1)) || (('cpu_sys:u_cpu_sys|pio_in_port':({'cpu_sys:u_cpu_sys|pio_in_port[31]','cpu_sys:u_cpu_sys|pio_in_port[30]','cpu_sys:u_cpu_sys|pio_in_port[29]','cpu_sys:u_cpu_sys|pio_in_port[28]','cpu_sys:u_cpu_sys|pio_in_port[27]','cpu_sys:u_cpu_sys|pio_in_port[26]','cpu_sys:u_cpu_sys|pio_in_port[25]','cpu_sys:u_cpu_sys|pio_in_port[24]','cpu_sys:u_cpu_sys|pio_in_port[23]','cpu_sys:u_cpu_sys|pio_in_port[22]','cpu_sys:u_cpu_sys|pio_in_port[21]','cpu_sys:u_cpu_sys|pio_in_port[20]','cpu_sys:u_cpu_sys|pio_in_port[19]','cpu_sys:u_cpu_sys|pio_in_port[18]','cpu_sys:u_cpu_sys|pio_in_port[17]','cpu_sys:u_cpu_sys|pio_in_port[16]','cpu_sys:u_cpu_sys|pio_in_port[15]','cpu_sys:u_cpu_sys|pio_in_port[14]','cpu_sys:u_cpu_sys|pio_in_port[13]','cpu_sys:u_cpu_sys|pio_in_port[12]','cpu_sys:u_cpu_sys|pio_in_port[11]','cpu_sys:u_cpu_sys|pio_in_port[10]','cpu_sys:u_cpu_sys|pio_in_port[9]','cpu_sys:u_cpu_sys|pio_in_port[8]','cpu_sys:u_cpu_sys|pio_in_port[7]','cpu_sys:u_cpu_sys|pio_in_port[6]','cpu_sys:u_cpu_sys|pio_in_port[5]','cpu_sys:u_cpu_sys|pio_in_port[4]','cpu_sys:u_cpu_sys|pio_in_port[3]','cpu_sys:u_cpu_sys|pio_in_port[2]','cpu_sys:u_cpu_sys|pio_in_port[1]','cpu_sys:u_cpu_sys|pio_in_port[0]'}) == variable(b00000000000000000000000000000000)) && variable(0)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[31]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[30]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[29]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[28]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[27]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[26]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[25]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[24]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[23]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[22]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[21]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[20]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[19]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[18]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[17]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[16]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[15]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[14]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[13]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[12]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[11]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[10]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[9]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[8]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[7]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[6]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[5]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[4]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[3]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[2]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[1]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_in_port[0]'}) && variable(1)) || (('cpu_sys:u_cpu_sys|pio_out_port':({'cpu_sys:u_cpu_sys|pio_out_port[31]','cpu_sys:u_cpu_sys|pio_out_port[30]','cpu_sys:u_cpu_sys|pio_out_port[29]','cpu_sys:u_cpu_sys|pio_out_port[28]','cpu_sys:u_cpu_sys|pio_out_port[27]','cpu_sys:u_cpu_sys|pio_out_port[26]','cpu_sys:u_cpu_sys|pio_out_port[25]','cpu_sys:u_cpu_sys|pio_out_port[24]','cpu_sys:u_cpu_sys|pio_out_port[23]','cpu_sys:u_cpu_sys|pio_out_port[22]','cpu_sys:u_cpu_sys|pio_out_port[21]','cpu_sys:u_cpu_sys|pio_out_port[20]','cpu_sys:u_cpu_sys|pio_out_port[19]','cpu_sys:u_cpu_sys|pio_out_port[18]','cpu_sys:u_cpu_sys|pio_out_port[17]','cpu_sys:u_cpu_sys|pio_out_port[16]','cpu_sys:u_cpu_sys|pio_out_port[15]','cpu_sys:u_cpu_sys|pio_out_port[14]','cpu_sys:u_cpu_sys|pio_out_port[13]','cpu_sys:u_cpu_sys|pio_out_port[12]','cpu_sys:u_cpu_sys|pio_out_port[11]','cpu_sys:u_cpu_sys|pio_out_port[10]','cpu_sys:u_cpu_sys|pio_out_port[9]','cpu_sys:u_cpu_sys|pio_out_port[8]','cpu_sys:u_cpu_sys|pio_out_port[7]','cpu_sys:u_cpu_sys|pio_out_port[6]','cpu_sys:u_cpu_sys|pio_out_port[5]','cpu_sys:u_cpu_sys|pio_out_port[4]','cpu_sys:u_cpu_sys|pio_out_port[3]','cpu_sys:u_cpu_sys|pio_out_port[2]','cpu_sys:u_cpu_sys|pio_out_port[1]','cpu_sys:u_cpu_sys|pio_out_port[0]'}) == variable(b00000000000000000000000000000000)) && variable(0)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[31]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[30]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[29]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[28]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[27]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[26]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[25]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[24]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[23]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[22]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[21]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[20]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[19]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[18]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[17]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[16]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[15]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[14]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[13]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[12]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[11]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[10]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[9]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[8]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[7]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[6]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[5]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[4]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[3]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[2]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[1]'}) && variable(1)) || (mbpm('X',{'cpu_sys:u_cpu_sys|pio_out_port[0]'}) && variable(1)) || (('sdram_cntr':({'sdram_cntr[25]','sdram_cntr[24]','sdram_cntr[23]','sdram_cntr[22]','sdram_cntr[21]','sdram_cntr[20]','sdram_cntr[19]','sdram_cntr[18]','sdram_cntr[17]','sdram_cntr[16]','sdram_cntr[15]','sdram_cntr[14]','sdram_cntr[13]','sdram_cntr[12]','sdram_cntr[11]','sdram_cntr[10]','sdram_cntr[9]','sdram_cntr[8]','sdram_cntr[7]','sdram_cntr[6]','sdram_cntr[5]','sdram_cntr[4]','sdram_cntr[3]','sdram_cntr[2]','sdram_cntr[1]','sdram_cntr[0]'}) == variable(b00000000000000000000000000)) && variable(0)) || (mbpm('X',{'sdram_cntr[25]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[24]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[23]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[22]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[21]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[20]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[19]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[18]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[17]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[16]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[15]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[14]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[13]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[12]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[11]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[10]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[9]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[8]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[7]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[6]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[5]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[4]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[3]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[2]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[1]'}) && variable(1)) || (mbpm('X',{'sdram_cntr[0]'}) && variable(1)) || (('vid_cntr':({'vid_cntr[25]','vid_cntr[24]','vid_cntr[23]','vid_cntr[22]','vid_cntr[21]','vid_cntr[20]','vid_cntr[19]','vid_cntr[18]','vid_cntr[17]','vid_cntr[16]','vid_cntr[15]','vid_cntr[14]','vid_cntr[13]','vid_cntr[12]','vid_cntr[11]','vid_cntr[10]','vid_cntr[9]','vid_cntr[8]','vid_cntr[7]','vid_cntr[6]','vid_cntr[5]','vid_cntr[4]','vid_cntr[3]','vid_cntr[2]','vid_cntr[1]','vid_cntr[0]'}) == variable(b00000000000000000000000000)) && variable(0)) || (mbpm('X',{'vid_cntr[25]'}) && variable(1)) || (mbpm('X',{'vid_cntr[24]'}) && variable(1)) || (mbpm('X',{'vid_cntr[23]'}) && variable(1)) || (mbpm('X',{'vid_cntr[22]'}) && variable(1)) || (mbpm('X',{'vid_cntr[21]'}) && variable(1)) || (mbpm('X',{'vid_cntr[20]'}) && variable(1)) || (mbpm('X',{'vid_cntr[19]'}) && variable(1)) || (mbpm('X',{'vid_cntr[18]'}) && variable(1)) || (mbpm('X',{'vid_cntr[17]'}) && variable(1)) || (mbpm('X',{'vid_cntr[16]'}) && variable(1)) || (mbpm('X',{'vid_cntr[15]'}) && variable(1)) || (mbpm('X',{'vid_cntr[14]'}) && variable(1)) || (mbpm('X',{'vid_cntr[13]'}) && variable(1)) || (mbpm('X',{'vid_cntr[12]'}) && variable(1)) || (mbpm('X',{'vid_cntr[11]'}) && variable(1)) || (mbpm('X',{'vid_cntr[10]'}) && variable(1)) || (mbpm('X',{'vid_cntr[9]'}) && variable(1)) || (mbpm('X',{'vid_cntr[8]'}) && variable(1)) || (mbpm('X',{'vid_cntr[7]'}) && variable(1)) || (mbpm('X',{'vid_cntr[6]'}) && variable(1)) || (mbpm('X',{'vid_cntr[5]'}) && variable(1)) || (mbpm('X',{'vid_cntr[4]'}) && variable(1)) || (mbpm('X',{'vid_cntr[3]'}) && variable(1)) || (mbpm('X',{'vid_cntr[2]'}) && variable(1)) || (mbpm('X',{'vid_cntr[1]'}) && variable(1)) || (mbpm('X',{'vid_cntr[0]'}) && variable(1))]]>
            </expression>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="column width" size="23" value="34,34,241,74,68,70,88,88,98,98,88,88,110,101,101,101,101,101,101,101,101,107,78"/>
    <multi attribute="frame size" size="2" value="1640,908"/>
    <multi attribute="jtag widget size" size="2" value="386,129"/>
  </global_info>
</session>
