Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: my_uart.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "my_uart.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "my_uart"
Output Format                      : NGC
Target Device                      : xc6slx25-3-ftg256

---- Source Options
Top Module Name                    : my_uart
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\Workspace\CompanyProjects\VLC\apollo_rx\uart_tx.v" into library work
Parsing module <uart_tx>.
Analyzing Verilog file "E:\Workspace\CompanyProjects\VLC\apollo_rx\uart_rx.v" into library work
Parsing module <uart_rx>.
Analyzing Verilog file "E:\Workspace\CompanyProjects\VLC\apollo_rx\speed_select.v" into library work
Parsing module <speed_select>.
Analyzing Verilog file "E:\Workspace\CompanyProjects\VLC\apollo_rx\my_uart.v" into library work
Parsing module <my_uart>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "E:\Workspace\CompanyProjects\VLC\apollo_rx\my_uart.v" Line 43: Port rx_int is not connected to this instance

Elaborating module <my_uart>.

Elaborating module <speed_select>.

Elaborating module <uart_rx>.

Elaborating module <uart_tx>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <my_uart>.
    Related source file is "E:\Workspace\CompanyProjects\VLC\apollo_rx\my_uart.v".
INFO:Xst:3210 - "E:\Workspace\CompanyProjects\VLC\apollo_rx\my_uart.v" line 43: Output port <rx_int> of the instance <uart_rx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <my_uart> synthesized.

Synthesizing Unit <speed_select>.
    Related source file is "E:\Workspace\CompanyProjects\VLC\apollo_rx\speed_select.v".
        bps9600 = 5208
        bps19200 = 2604
        bps38400 = 1302
        bps57600 = 868
        bps115200 = 434
        bps9600_2 = 2604
        bps19200_2 = 1302
        bps38400_2 = 651
        bps57600_2 = 434
        bps115200_2 = 217
    Found 13-bit register for signal <cnt>.
    Found 1-bit register for signal <clk_bps_r>.
    Found 13-bit register for signal <bps_para_2>.
    Found 13-bit register for signal <bps_para>.
    Found 13-bit adder for signal <cnt[12]_GND_2_o_add_8_OUT> created at line 85.
    Found 8x26-bit Read Only RAM for signal <_n0040>
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ctrl_r<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ctrl_r<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ctrl_r<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 13-bit comparator greater for signal <cnt[12]_bps_para[12]_LessThan_8_o> created at line 85
    Found 13-bit comparator equal for signal <cnt[12]_bps_para_2[12]_equal_12_o> created at line 90
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   3 Latch(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <speed_select> synthesized.

Synthesizing Unit <uart_rx>.
    Related source file is "E:\Workspace\CompanyProjects\VLC\apollo_rx\uart_rx.v".
    Found 1-bit register for signal <rs232_rx1>.
    Found 1-bit register for signal <rs232_rx2>.
    Found 1-bit register for signal <rs232_rx0>.
    Found 8-bit register for signal <rx_temp_data>.
    Found 8-bit register for signal <rx_data_r>.
    Found 4-bit register for signal <num>.
    Found 1-bit register for signal <bps_start_r_clk_DFF_18_q>.
    Found 1-bit register for signal <rx_int>.
    Found 1-bit register for signal <rx_over_r>.
    Found 1-bit register for signal <neg_rs232_rx_clk_DFF_21>.
    Found 1-bit register for signal <rx_data_shift>.
    Found 4-bit adder for signal <num[3]_GND_6_o_add_1_OUT> created at line 93.
    Found 1-bit tristate buffer for signal <bps_start_r> created at line 55
    Found 4-bit comparator greater for signal <n0022> created at line 98
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <uart_rx> synthesized.

Synthesizing Unit <uart_tx>.
    Related source file is "E:\Workspace\CompanyProjects\VLC\apollo_rx\uart_tx.v".
    Found 1-bit register for signal <rs232_tx_r>.
    Found 8-bit register for signal <tx_data>.
    Found 4-bit register for signal <num>.
    Found 1-bit register for signal <rx_int1>.
    Found 1-bit register for signal <rx_int2>.
    Found 1-bit register for signal <tx_en>.
    Found 1-bit register for signal <neg_rx_int_clk_DFF_40>.
    Found 1-bit register for signal <rx_int0>.
    Found 1-bit register for signal <bps_start_r_clk_DFF_38_q>.
    Found 4-bit adder for signal <num[3]_GND_11_o_add_3_OUT> created at line 85.
    Found 1-bit 12-to-1 multiplexer for signal <num[3]_PWR_4_o_Mux_4_o> created at line 86.
    Found 1-bit tristate buffer for signal <bps_start_r> created at line 56
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <uart_tx> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 8x26-bit single-port Read Only RAM                    : 2
# Adders/Subtractors                                   : 4
 13-bit adder                                          : 2
 4-bit adder                                           : 2
# Registers                                            : 26
 1-bit register                                        : 17
 13-bit register                                       : 2
 26-bit register                                       : 2
 4-bit register                                        : 2
 8-bit register                                        : 3
# Latches                                              : 6
 1-bit latch                                           : 6
# Comparators                                          : 5
 13-bit comparator equal                               : 2
 13-bit comparator greater                             : 2
 4-bit comparator greater                              : 1
# Multiplexers                                         : 10
 1-bit 12-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 4
 13-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <uart_ctrl_r_0> (without init value) has a constant value of 0 in block <speed_rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_ctrl_r_2> (without init value) has a constant value of 1 in block <speed_rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_ctrl_r_1> (without init value) has a constant value of 0 in block <speed_rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_ctrl_r_0> (without init value) has a constant value of 0 in block <speed_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_ctrl_r_2> (without init value) has a constant value of 1 in block <speed_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_ctrl_r_1> (without init value) has a constant value of 0 in block <speed_tx>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <speed_select>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
INFO:Xst:3231 - The small RAM <Mram__n0040> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 26-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <uart_ctrl_r>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <speed_select> synthesized (advanced).

Synthesizing (advanced) Unit <uart_rx>.
The following registers are absorbed into counter <num>: 1 register on signal <num>.
Unit <uart_rx> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx>.
The following registers are absorbed into counter <num>: 1 register on signal <num>.
Unit <uart_tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 8x26-bit single-port distributed Read Only RAM        : 2
# Counters                                             : 4
 13-bit up counter                                     : 2
 4-bit up counter                                      : 2
# Registers                                            : 93
 Flip-Flops                                            : 93
# Comparators                                          : 5
 13-bit comparator equal                               : 2
 13-bit comparator greater                             : 2
 4-bit comparator greater                              : 1
# Multiplexers                                         : 5
 1-bit 12-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <tx_en> in Unit <uart_tx> is equivalent to the following FF/Latch, which will be removed : <neg_rx_int_clk_DFF_40> 
INFO:Xst:2261 - The FF/Latch <rx_int> in Unit <uart_rx> is equivalent to the following FF/Latch, which will be removed : <neg_rs232_rx_clk_DFF_21> 
WARNING:Xst:1293 - FF/Latch <bps_para_2_0> has a constant value of 0 in block <speed_select>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bps_para_12> has a constant value of 0 in block <speed_select>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <bps_para_2_10> in Unit <speed_select> is equivalent to the following FF/Latch, which will be removed : <bps_para_9> 
INFO:Xst:2261 - The FF/Latch <bps_para_2_11> in Unit <speed_select> is equivalent to the following FF/Latch, which will be removed : <bps_para_10> 
INFO:Xst:2261 - The FF/Latch <bps_para_2_12> in Unit <speed_select> is equivalent to the following FF/Latch, which will be removed : <bps_para_11> 
INFO:Xst:2261 - The FF/Latch <bps_para_2_2> in Unit <speed_select> is equivalent to the following FF/Latch, which will be removed : <bps_para_1> 
INFO:Xst:2261 - The FF/Latch <bps_para_2_3> in Unit <speed_select> is equivalent to the following FF/Latch, which will be removed : <bps_para_2> 
INFO:Xst:2261 - The FF/Latch <bps_para_2_8> in Unit <speed_select> is equivalent to the following FF/Latch, which will be removed : <bps_para_7> 
INFO:Xst:2261 - The FF/Latch <bps_para_2_4> in Unit <speed_select> is equivalent to the following FF/Latch, which will be removed : <bps_para_3> 
INFO:Xst:2261 - The FF/Latch <bps_para_2_9> in Unit <speed_select> is equivalent to the following FF/Latch, which will be removed : <bps_para_8> 
INFO:Xst:2261 - The FF/Latch <bps_para_2_5> in Unit <speed_select> is equivalent to the following FF/Latch, which will be removed : <bps_para_4> 
INFO:Xst:2261 - The FF/Latch <bps_para_2_6> in Unit <speed_select> is equivalent to the following FF/Latch, which will be removed : <bps_para_5> 
INFO:Xst:2261 - The FF/Latch <bps_para_2_7> in Unit <speed_select> is equivalent to the following FF/Latch, which will be removed : <bps_para_6> 
INFO:Xst:2261 - The FF/Latch <bps_para_2_1> in Unit <speed_select> is equivalent to the following FF/Latch, which will be removed : <bps_para_0> 
WARNING:Xst:2041 - Unit uart_rx: 1 internal tristate is replaced by logic (pull-up yes): bps_start_r.
WARNING:Xst:2041 - Unit uart_tx: 1 internal tristate is replaced by logic (pull-up yes): bps_start_r.

Optimizing unit <my_uart> ...

Optimizing unit <uart_tx> ...

Optimizing unit <speed_select> ...

Optimizing unit <uart_rx> ...
WARNING:Xst:1426 - The value init of the FF/Latch speed_rx/bps_para_2_1 hinder the constant cleaning in the block my_uart.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch speed_rx/bps_para_2_4 hinder the constant cleaning in the block my_uart.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch speed_rx/bps_para_2_5 hinder the constant cleaning in the block my_uart.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch speed_rx/bps_para_2_7 hinder the constant cleaning in the block my_uart.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch speed_rx/bps_para_2_8 hinder the constant cleaning in the block my_uart.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch speed_tx/bps_para_2_1 hinder the constant cleaning in the block my_uart.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch speed_tx/bps_para_2_4 hinder the constant cleaning in the block my_uart.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch speed_tx/bps_para_2_5 hinder the constant cleaning in the block my_uart.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch speed_tx/bps_para_2_7 hinder the constant cleaning in the block my_uart.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch speed_tx/bps_para_2_8 hinder the constant cleaning in the block my_uart.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <speed_rx/uart_ctrl_r_2> (without init value) has a constant value of 1 in block <my_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <speed_rx/uart_ctrl_r_1> (without init value) has a constant value of 0 in block <my_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <speed_rx/uart_ctrl_r_0> (without init value) has a constant value of 0 in block <my_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_rx/bps_para_2_2> has a constant value of 0 in block <my_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_rx/bps_para_2_3> has a constant value of 0 in block <my_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_rx/bps_para_2_6> has a constant value of 0 in block <my_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_rx/bps_para_2_9> has a constant value of 0 in block <my_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_rx/bps_para_2_10> has a constant value of 0 in block <my_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_rx/bps_para_2_11> has a constant value of 0 in block <my_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_rx/bps_para_2_12> has a constant value of 0 in block <my_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <speed_tx/uart_ctrl_r_2> (without init value) has a constant value of 1 in block <my_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <speed_tx/uart_ctrl_r_1> (without init value) has a constant value of 0 in block <my_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <speed_tx/uart_ctrl_r_0> (without init value) has a constant value of 0 in block <my_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_tx/bps_para_2_2> has a constant value of 0 in block <my_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_tx/bps_para_2_3> has a constant value of 0 in block <my_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_tx/bps_para_2_6> has a constant value of 0 in block <my_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_tx/bps_para_2_9> has a constant value of 0 in block <my_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_tx/bps_para_2_10> has a constant value of 0 in block <my_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_tx/bps_para_2_11> has a constant value of 0 in block <my_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <speed_tx/bps_para_2_12> has a constant value of 0 in block <my_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <speed_tx/cnt_12> (without init value) has a constant value of 0 in block <my_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <speed_tx/cnt_11> (without init value) has a constant value of 0 in block <my_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <speed_tx/cnt_10> (without init value) has a constant value of 0 in block <my_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <speed_tx/cnt_9> (without init value) has a constant value of 0 in block <my_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <speed_rx/cnt_12> (without init value) has a constant value of 0 in block <my_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <speed_rx/cnt_11> (without init value) has a constant value of 0 in block <my_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <speed_rx/cnt_10> (without init value) has a constant value of 0 in block <my_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <speed_rx/cnt_9> (without init value) has a constant value of 0 in block <my_uart>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <speed_tx/bps_para_2_8> in Unit <my_uart> is equivalent to the following 9 FFs/Latches, which will be removed : <speed_tx/bps_para_2_7> <speed_tx/bps_para_2_5> <speed_tx/bps_para_2_4> <speed_tx/bps_para_2_1> <speed_rx/bps_para_2_8> <speed_rx/bps_para_2_7> <speed_rx/bps_para_2_5> <speed_rx/bps_para_2_4> <speed_rx/bps_para_2_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block my_uart, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 66
 Flip-Flops                                            : 66

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : my_uart.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 144
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 8
#      LUT3                        : 22
#      LUT4                        : 38
#      LUT5                        : 4
#      LUT6                        : 8
#      MUXCY                       : 42
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 66
#      FDC                         : 29
#      FDCE                        : 32
#      FDE                         : 1
#      FDP                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 11
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx25ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:              66  out of  30064     0%  
 Number of Slice LUTs:                   82  out of  15032     0%  
    Number used as Logic:                82  out of  15032     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    104
   Number with an unused Flip Flop:      38  out of    104    36%  
   Number with an unused LUT:            22  out of    104    21%  
   Number of fully used LUT-FF pairs:    44  out of    104    42%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    186    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 66    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.947ns (Maximum Frequency: 253.357MHz)
   Minimum input arrival time before clock: 4.120ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.947ns (frequency: 253.357MHz)
  Total number of paths / destination ports: 3237 / 87
-------------------------------------------------------------------------
Delay:               3.947ns (Levels of Logic = 17)
  Source:            speed_tx/bps_para_2_8 (FF)
  Destination:       speed_tx/cnt_8 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: speed_tx/bps_para_2_8 to speed_tx/cnt_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             22   0.447   1.381  speed_tx/bps_para_2_8 (speed_tx/bps_para_2_8)
     LUT4:I0->O            1   0.203   0.000  speed_tx/Mcompar_cnt[12]_bps_para[12]_LessThan_8_o_lut<0> (speed_tx/Mcompar_cnt[12]_bps_para[12]_LessThan_8_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  speed_tx/Mcompar_cnt[12]_bps_para[12]_LessThan_8_o_cy<0> (speed_tx/Mcompar_cnt[12]_bps_para[12]_LessThan_8_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  speed_tx/Mcompar_cnt[12]_bps_para[12]_LessThan_8_o_cy<1> (speed_tx/Mcompar_cnt[12]_bps_para[12]_LessThan_8_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  speed_tx/Mcompar_cnt[12]_bps_para[12]_LessThan_8_o_cy<2> (speed_tx/Mcompar_cnt[12]_bps_para[12]_LessThan_8_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  speed_tx/Mcompar_cnt[12]_bps_para[12]_LessThan_8_o_cy<3> (speed_tx/Mcompar_cnt[12]_bps_para[12]_LessThan_8_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  speed_tx/Mcompar_cnt[12]_bps_para[12]_LessThan_8_o_cy<4> (speed_tx/Mcompar_cnt[12]_bps_para[12]_LessThan_8_o_cy<4>)
     MUXCY:CI->O          10   0.019   0.857  speed_tx/Mcompar_cnt[12]_bps_para[12]_LessThan_8_o_cy<5> (speed_tx/Mcompar_cnt[12]_bps_para[12]_LessThan_8_o_cy<5>)
     LUT4:I3->O            1   0.205   0.000  speed_tx/Mcount_cnt_lut<0> (speed_tx/Mcount_cnt_lut<0>)
     MUXCY:S->O            1   0.172   0.000  speed_tx/Mcount_cnt_cy<0> (speed_tx/Mcount_cnt_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  speed_tx/Mcount_cnt_cy<1> (speed_tx/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  speed_tx/Mcount_cnt_cy<2> (speed_tx/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  speed_tx/Mcount_cnt_cy<3> (speed_tx/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  speed_tx/Mcount_cnt_cy<4> (speed_tx/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  speed_tx/Mcount_cnt_cy<5> (speed_tx/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  speed_tx/Mcount_cnt_cy<6> (speed_tx/Mcount_cnt_cy<6>)
     MUXCY:CI->O           0   0.019   0.000  speed_tx/Mcount_cnt_cy<7> (speed_tx/Mcount_cnt_cy<7>)
     XORCY:CI->O           1   0.180   0.000  speed_tx/Mcount_cnt_xor<8> (speed_tx/Mcount_cnt8)
     FDC:D                     0.102          speed_tx/cnt_8
    ----------------------------------------
    Total                      3.947ns (1.709ns logic, 2.238ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 78 / 77
-------------------------------------------------------------------------
Offset:              4.120ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       uart_tx/num_3 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to uart_tx/num_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             65   0.206   1.646  uart_tx/rst_n_inv1_INV_0 (speed_rx/rst_n_inv)
     FDC:CLR                   0.430          speed_rx/clk_bps_r
    ----------------------------------------
    Total                      4.120ns (1.858ns logic, 2.262ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            uart_tx/rs232_tx_r (FF)
  Destination:       rs232_tx (PAD)
  Source Clock:      clk rising

  Data Path: uart_tx/rs232_tx_r to rs232_tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.447   0.616  uart_tx/rs232_tx_r (uart_tx/rs232_tx_r)
     OBUF:I->O                 2.571          rs232_tx_OBUF (rs232_tx)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.947|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.98 secs
 
--> 

Total memory usage is 279232 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   52 (   0 filtered)
Number of infos    :   17 (   0 filtered)

