#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x565466c294a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x565466d1e0e0 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x565466d4fa30_0 .net "active", 0 0, L_0x565466d6c040;  1 drivers
v0x565466d4faf0_0 .var "clk", 0 0;
v0x565466d4fb90_0 .var "clk_enable", 0 0;
v0x565466d4fc30_0 .net "data_address", 31 0, v0x565466d4c940_0;  1 drivers
v0x565466d4fcd0_0 .net "data_read", 0 0, L_0x565466d6a940;  1 drivers
v0x565466d4fdc0_0 .var "data_readdata", 31 0;
v0x565466d4fe60_0 .net "data_write", 0 0, L_0x565466d69e30;  1 drivers
v0x565466d4ff30_0 .net "data_writedata", 31 0, v0x565466d43300_0;  1 drivers
v0x565466d50020_0 .net "instr_address", 31 0, L_0x565466d6c190;  1 drivers
v0x565466d50150_0 .var "instr_readdata", 31 0;
v0x565466d501f0_0 .net "register_v0", 31 0, L_0x565466d68250;  1 drivers
v0x565466d50290_0 .var "reset", 0 0;
S_0x565466d1d8a0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x565466d1e0e0;
 .timescale 0 0;
v0x565466d21b50_0 .var "ex_imm", 31 0;
v0x565466d27690_0 .var "expected", 31 0;
v0x565466d287a0_0 .var "i", 4 0;
v0x565466d28980_0 .var "imm", 15 0;
v0x565466d2a890_0 .var "imm_instr", 31 0;
v0x565466d2aa50_0 .var "opcode", 5 0;
v0x565466d3fc90_0 .var "rs", 4 0;
v0x565466d3fd70_0 .var "rt", 4 0;
v0x565466d3fe50_0 .var "test", 31 0;
v0x565466d3ff30_0 .var "test_imm", 15 0;
E_0x565466c4b770 .event posedge, v0x565466d43690_0;
S_0x565466d40010 .scope module, "dut" "mips_cpu_harvard" 3 138, 4 1 0, S_0x565466d1e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x565466cd46e0 .functor OR 1, L_0x565466d619e0, L_0x565466d61c60, C4<0>, C4<0>;
L_0x565466d28860 .functor BUFZ 1, L_0x565466d61440, C4<0>, C4<0>, C4<0>;
L_0x565466d2a770 .functor BUFZ 1, L_0x565466d615e0, C4<0>, C4<0>, C4<0>;
L_0x565466d62060 .functor AND 1, L_0x565466d61440, L_0x565466d623b0, C4<1>, C4<1>;
L_0x565466d2a930 .functor OR 1, L_0x565466d62060, L_0x565466d621c0, C4<0>, C4<0>;
L_0x565466cb3f10 .functor OR 1, L_0x565466d2a930, L_0x565466d61f70, C4<0>, C4<0>;
L_0x565466d62680 .functor OR 1, L_0x565466cb3f10, L_0x565466d63eb0, C4<0>, C4<0>;
L_0x565466d62740 .functor OR 1, L_0x565466d62680, L_0x565466d63760, C4<0>, C4<0>;
L_0x565466d63650 .functor AND 1, L_0x565466d62b90, L_0x565466d63410, C4<1>, C4<1>;
L_0x565466d63760 .functor OR 1, L_0x565466d62c80, L_0x565466d63650, C4<0>, C4<0>;
L_0x565466d63eb0 .functor AND 1, L_0x565466d639c0, L_0x565466d63c80, C4<1>, C4<1>;
L_0x565466d64680 .functor OR 1, L_0x565466d64100, L_0x565466d64430, C4<0>, C4<0>;
L_0x565466d65090 .functor OR 1, L_0x565466d64bf0, L_0x565466d64e60, C4<0>, C4<0>;
L_0x565466d651a0 .functor AND 1, L_0x565466d648f0, L_0x565466d65090, C4<1>, C4<1>;
L_0x565466d64790 .functor OR 1, L_0x565466d65420, L_0x565466d656b0, C4<0>, C4<0>;
L_0x565466d65a40 .functor OR 1, L_0x565466d64790, L_0x565466d65840, C4<0>, C4<0>;
L_0x565466d65be0 .functor AND 1, L_0x565466d61440, L_0x565466d65a40, C4<1>, C4<1>;
L_0x565466d65d90 .functor AND 1, L_0x565466d61440, L_0x565466d65ca0, C4<1>, C4<1>;
L_0x565466d66360 .functor AND 1, L_0x565466d61440, L_0x565466d66100, C4<1>, C4<1>;
L_0x565466d66f10 .functor AND 1, v0x565466d4c7c0_0, v0x565466d4f670_0, C4<1>, C4<1>;
L_0x565466d67030 .functor AND 1, L_0x565466d66f10, L_0x565466d62740, C4<1>, C4<1>;
L_0x565466d67190 .functor OR 1, L_0x565466d63760, L_0x565466d63eb0, C4<0>, C4<0>;
L_0x565466d682c0 .functor BUFZ 32, L_0x565466d672c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x565466d68330 .functor BUFZ 32, L_0x565466d68190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x565466d694d0 .functor AND 1, v0x565466d4fb90_0, L_0x565466d65be0, C4<1>, C4<1>;
L_0x565466d69540 .functor AND 1, L_0x565466d694d0, v0x565466d4c7c0_0, C4<1>, C4<1>;
L_0x565466d69ae0 .functor AND 1, L_0x565466d69540, L_0x565466d699a0, C4<1>, C4<1>;
L_0x565466d69cd0 .functor AND 1, v0x565466d4c7c0_0, v0x565466d4f670_0, C4<1>, C4<1>;
L_0x565466d69e30 .functor AND 1, L_0x565466d69cd0, L_0x565466d62980, C4<1>, C4<1>;
L_0x565466d6a350 .functor OR 1, L_0x565466d69f90, L_0x565466d6a260, C4<0>, C4<0>;
L_0x565466d6a880 .functor AND 1, L_0x565466d6a350, L_0x565466d6a560, C4<1>, C4<1>;
L_0x565466d6a940 .functor OR 1, L_0x565466d61f70, L_0x565466d6a880, C4<0>, C4<0>;
L_0x565466d6c040 .functor BUFZ 1, v0x565466d4c7c0_0, C4<0>, C4<0>, C4<0>;
L_0x565466d6c190 .functor BUFZ 32, v0x565466d4c860_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565466d45dc0_0 .net *"_ivl_102", 31 0, L_0x565466d63920;  1 drivers
L_0x7f0669c5e4e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x565466d45ec0_0 .net *"_ivl_105", 25 0, L_0x7f0669c5e4e0;  1 drivers
L_0x7f0669c5e528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x565466d45fa0_0 .net/2u *"_ivl_106", 31 0, L_0x7f0669c5e528;  1 drivers
v0x565466d46060_0 .net *"_ivl_108", 0 0, L_0x565466d639c0;  1 drivers
v0x565466d46120_0 .net *"_ivl_111", 5 0, L_0x565466d63be0;  1 drivers
L_0x7f0669c5e570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x565466d46250_0 .net/2u *"_ivl_112", 5 0, L_0x7f0669c5e570;  1 drivers
v0x565466d46330_0 .net *"_ivl_114", 0 0, L_0x565466d63c80;  1 drivers
v0x565466d463f0_0 .net *"_ivl_118", 31 0, L_0x565466d64010;  1 drivers
L_0x7f0669c5e0a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x565466d464d0_0 .net/2u *"_ivl_12", 5 0, L_0x7f0669c5e0a8;  1 drivers
L_0x7f0669c5e5b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x565466d465b0_0 .net *"_ivl_121", 25 0, L_0x7f0669c5e5b8;  1 drivers
L_0x7f0669c5e600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x565466d46690_0 .net/2u *"_ivl_122", 31 0, L_0x7f0669c5e600;  1 drivers
v0x565466d46770_0 .net *"_ivl_124", 0 0, L_0x565466d64100;  1 drivers
v0x565466d46830_0 .net *"_ivl_126", 31 0, L_0x565466d64340;  1 drivers
L_0x7f0669c5e648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x565466d46910_0 .net *"_ivl_129", 25 0, L_0x7f0669c5e648;  1 drivers
L_0x7f0669c5e690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x565466d469f0_0 .net/2u *"_ivl_130", 31 0, L_0x7f0669c5e690;  1 drivers
v0x565466d46ad0_0 .net *"_ivl_132", 0 0, L_0x565466d64430;  1 drivers
v0x565466d46b90_0 .net *"_ivl_136", 31 0, L_0x565466d64800;  1 drivers
L_0x7f0669c5e6d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x565466d46d80_0 .net *"_ivl_139", 25 0, L_0x7f0669c5e6d8;  1 drivers
L_0x7f0669c5e720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x565466d46e60_0 .net/2u *"_ivl_140", 31 0, L_0x7f0669c5e720;  1 drivers
v0x565466d46f40_0 .net *"_ivl_142", 0 0, L_0x565466d648f0;  1 drivers
v0x565466d47000_0 .net *"_ivl_145", 5 0, L_0x565466d64b50;  1 drivers
L_0x7f0669c5e768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x565466d470e0_0 .net/2u *"_ivl_146", 5 0, L_0x7f0669c5e768;  1 drivers
v0x565466d471c0_0 .net *"_ivl_148", 0 0, L_0x565466d64bf0;  1 drivers
v0x565466d47280_0 .net *"_ivl_151", 5 0, L_0x565466d64a30;  1 drivers
L_0x7f0669c5e7b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x565466d47360_0 .net/2u *"_ivl_152", 5 0, L_0x7f0669c5e7b0;  1 drivers
v0x565466d47440_0 .net *"_ivl_154", 0 0, L_0x565466d64e60;  1 drivers
v0x565466d47500_0 .net *"_ivl_157", 0 0, L_0x565466d65090;  1 drivers
L_0x7f0669c5e0f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x565466d475c0_0 .net/2u *"_ivl_16", 5 0, L_0x7f0669c5e0f0;  1 drivers
v0x565466d476a0_0 .net *"_ivl_161", 1 0, L_0x565466d65330;  1 drivers
L_0x7f0669c5e7f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x565466d47780_0 .net/2u *"_ivl_162", 1 0, L_0x7f0669c5e7f8;  1 drivers
v0x565466d47860_0 .net *"_ivl_164", 0 0, L_0x565466d65420;  1 drivers
L_0x7f0669c5e840 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x565466d47920_0 .net/2u *"_ivl_166", 5 0, L_0x7f0669c5e840;  1 drivers
v0x565466d47a00_0 .net *"_ivl_168", 0 0, L_0x565466d656b0;  1 drivers
v0x565466d47cd0_0 .net *"_ivl_171", 0 0, L_0x565466d64790;  1 drivers
L_0x7f0669c5e888 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x565466d47d90_0 .net/2u *"_ivl_172", 5 0, L_0x7f0669c5e888;  1 drivers
v0x565466d47e70_0 .net *"_ivl_174", 0 0, L_0x565466d65840;  1 drivers
v0x565466d47f30_0 .net *"_ivl_177", 0 0, L_0x565466d65a40;  1 drivers
L_0x7f0669c5e8d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x565466d47ff0_0 .net/2u *"_ivl_180", 5 0, L_0x7f0669c5e8d0;  1 drivers
v0x565466d480d0_0 .net *"_ivl_182", 0 0, L_0x565466d65ca0;  1 drivers
L_0x7f0669c5e918 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x565466d48190_0 .net/2u *"_ivl_186", 5 0, L_0x7f0669c5e918;  1 drivers
v0x565466d48270_0 .net *"_ivl_188", 0 0, L_0x565466d66100;  1 drivers
L_0x7f0669c5e960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x565466d48330_0 .net/2u *"_ivl_196", 4 0, L_0x7f0669c5e960;  1 drivers
v0x565466d48410_0 .net *"_ivl_199", 4 0, L_0x565466d66780;  1 drivers
v0x565466d484f0_0 .net *"_ivl_20", 31 0, L_0x565466d618a0;  1 drivers
v0x565466d485d0_0 .net *"_ivl_201", 4 0, L_0x565466d66820;  1 drivers
v0x565466d486b0_0 .net *"_ivl_202", 4 0, L_0x565466d66a50;  1 drivers
v0x565466d48790_0 .net *"_ivl_207", 0 0, L_0x565466d66f10;  1 drivers
v0x565466d48850_0 .net *"_ivl_211", 0 0, L_0x565466d67190;  1 drivers
L_0x7f0669c5e9a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x565466d48910_0 .net/2u *"_ivl_212", 31 0, L_0x7f0669c5e9a8;  1 drivers
v0x565466d489f0_0 .net *"_ivl_214", 31 0, L_0x565466d65e50;  1 drivers
v0x565466d48ad0_0 .net *"_ivl_216", 31 0, L_0x565466d67330;  1 drivers
v0x565466d48bb0_0 .net *"_ivl_218", 31 0, L_0x565466d67670;  1 drivers
v0x565466d48c90_0 .net *"_ivl_220", 31 0, L_0x565466d67800;  1 drivers
v0x565466d48d70_0 .net *"_ivl_229", 0 0, L_0x565466d694d0;  1 drivers
L_0x7f0669c5e138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x565466d48e30_0 .net *"_ivl_23", 25 0, L_0x7f0669c5e138;  1 drivers
v0x565466d48f10_0 .net *"_ivl_231", 0 0, L_0x565466d69540;  1 drivers
v0x565466d48fd0_0 .net *"_ivl_232", 31 0, L_0x565466d69690;  1 drivers
L_0x7f0669c5eac8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x565466d490b0_0 .net *"_ivl_235", 30 0, L_0x7f0669c5eac8;  1 drivers
L_0x7f0669c5eb10 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x565466d49190_0 .net/2u *"_ivl_236", 31 0, L_0x7f0669c5eb10;  1 drivers
v0x565466d49270_0 .net *"_ivl_238", 0 0, L_0x565466d699a0;  1 drivers
L_0x7f0669c5e180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x565466d49330_0 .net/2u *"_ivl_24", 31 0, L_0x7f0669c5e180;  1 drivers
v0x565466d49410_0 .net *"_ivl_243", 0 0, L_0x565466d69cd0;  1 drivers
L_0x7f0669c5eb58 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x565466d494d0_0 .net/2u *"_ivl_246", 5 0, L_0x7f0669c5eb58;  1 drivers
L_0x7f0669c5eba0 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x565466d495b0_0 .net/2u *"_ivl_250", 5 0, L_0x7f0669c5eba0;  1 drivers
v0x565466d49690_0 .net *"_ivl_257", 0 0, L_0x565466d6a560;  1 drivers
v0x565466d49b60_0 .net *"_ivl_259", 0 0, L_0x565466d6a880;  1 drivers
v0x565466d49c20_0 .net *"_ivl_26", 0 0, L_0x565466d619e0;  1 drivers
L_0x7f0669c5ebe8 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x565466d49ce0_0 .net/2u *"_ivl_262", 5 0, L_0x7f0669c5ebe8;  1 drivers
L_0x7f0669c5ec30 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x565466d49dc0_0 .net/2u *"_ivl_266", 5 0, L_0x7f0669c5ec30;  1 drivers
v0x565466d49ea0_0 .net *"_ivl_271", 15 0, L_0x565466d6b260;  1 drivers
v0x565466d49f80_0 .net *"_ivl_272", 17 0, L_0x565466d6b300;  1 drivers
L_0x7f0669c5ecc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x565466d4a060_0 .net *"_ivl_275", 1 0, L_0x7f0669c5ecc0;  1 drivers
v0x565466d4a140_0 .net *"_ivl_278", 15 0, L_0x565466d6b650;  1 drivers
v0x565466d4a220_0 .net *"_ivl_28", 31 0, L_0x565466d61b70;  1 drivers
L_0x7f0669c5ed08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x565466d4a300_0 .net *"_ivl_280", 1 0, L_0x7f0669c5ed08;  1 drivers
v0x565466d4a3e0_0 .net *"_ivl_283", 0 0, L_0x565466d6baa0;  1 drivers
L_0x7f0669c5ed50 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x565466d4a4c0_0 .net/2u *"_ivl_284", 13 0, L_0x7f0669c5ed50;  1 drivers
L_0x7f0669c5ed98 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x565466d4a5a0_0 .net/2u *"_ivl_286", 13 0, L_0x7f0669c5ed98;  1 drivers
v0x565466d4a680_0 .net *"_ivl_288", 13 0, L_0x565466d6bb90;  1 drivers
L_0x7f0669c5e1c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x565466d4a760_0 .net *"_ivl_31", 25 0, L_0x7f0669c5e1c8;  1 drivers
L_0x7f0669c5e210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x565466d4a840_0 .net/2u *"_ivl_32", 31 0, L_0x7f0669c5e210;  1 drivers
v0x565466d4a920_0 .net *"_ivl_34", 0 0, L_0x565466d61c60;  1 drivers
v0x565466d4a9e0_0 .net *"_ivl_4", 31 0, L_0x565466d51330;  1 drivers
v0x565466d4aac0_0 .net *"_ivl_41", 2 0, L_0x565466d61ed0;  1 drivers
L_0x7f0669c5e258 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x565466d4aba0_0 .net/2u *"_ivl_42", 2 0, L_0x7f0669c5e258;  1 drivers
v0x565466d4ac80_0 .net *"_ivl_49", 2 0, L_0x565466d62120;  1 drivers
L_0x7f0669c5e2a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x565466d4ad60_0 .net/2u *"_ivl_50", 2 0, L_0x7f0669c5e2a0;  1 drivers
v0x565466d4ae40_0 .net *"_ivl_55", 0 0, L_0x565466d623b0;  1 drivers
v0x565466d4af00_0 .net *"_ivl_57", 0 0, L_0x565466d62060;  1 drivers
v0x565466d4afc0_0 .net *"_ivl_59", 0 0, L_0x565466d2a930;  1 drivers
v0x565466d4b080_0 .net *"_ivl_61", 0 0, L_0x565466cb3f10;  1 drivers
v0x565466d4b140_0 .net *"_ivl_63", 0 0, L_0x565466d62680;  1 drivers
v0x565466d4b200_0 .net *"_ivl_67", 2 0, L_0x565466d62850;  1 drivers
L_0x7f0669c5e2e8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x565466d4b2e0_0 .net/2u *"_ivl_68", 2 0, L_0x7f0669c5e2e8;  1 drivers
L_0x7f0669c5e018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x565466d4b3c0_0 .net *"_ivl_7", 25 0, L_0x7f0669c5e018;  1 drivers
v0x565466d4b4a0_0 .net *"_ivl_72", 31 0, L_0x565466d62af0;  1 drivers
L_0x7f0669c5e330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x565466d4b580_0 .net *"_ivl_75", 25 0, L_0x7f0669c5e330;  1 drivers
L_0x7f0669c5e378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x565466d4b660_0 .net/2u *"_ivl_76", 31 0, L_0x7f0669c5e378;  1 drivers
v0x565466d4b740_0 .net *"_ivl_78", 0 0, L_0x565466d62c80;  1 drivers
L_0x7f0669c5e060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x565466d4b800_0 .net/2u *"_ivl_8", 31 0, L_0x7f0669c5e060;  1 drivers
v0x565466d4b8e0_0 .net *"_ivl_80", 31 0, L_0x565466d62df0;  1 drivers
L_0x7f0669c5e3c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x565466d4b9c0_0 .net *"_ivl_83", 25 0, L_0x7f0669c5e3c0;  1 drivers
L_0x7f0669c5e408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x565466d4baa0_0 .net/2u *"_ivl_84", 31 0, L_0x7f0669c5e408;  1 drivers
v0x565466d4bb80_0 .net *"_ivl_86", 0 0, L_0x565466d62b90;  1 drivers
v0x565466d4bc40_0 .net *"_ivl_89", 0 0, L_0x565466d63060;  1 drivers
v0x565466d4bd20_0 .net *"_ivl_90", 31 0, L_0x565466d631c0;  1 drivers
L_0x7f0669c5e450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x565466d4be00_0 .net *"_ivl_93", 30 0, L_0x7f0669c5e450;  1 drivers
L_0x7f0669c5e498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x565466d4bee0_0 .net/2u *"_ivl_94", 31 0, L_0x7f0669c5e498;  1 drivers
v0x565466d4bfc0_0 .net *"_ivl_96", 0 0, L_0x565466d63410;  1 drivers
v0x565466d4c080_0 .net *"_ivl_99", 0 0, L_0x565466d63650;  1 drivers
v0x565466d4c140_0 .net "active", 0 0, L_0x565466d6c040;  alias, 1 drivers
v0x565466d4c200_0 .net "alu_op1", 31 0, L_0x565466d682c0;  1 drivers
v0x565466d4c2c0_0 .net "alu_op2", 31 0, L_0x565466d68330;  1 drivers
v0x565466d4c380_0 .net "alui_instr", 0 0, L_0x565466d621c0;  1 drivers
v0x565466d4c440_0 .net "b_flag", 0 0, v0x565466d40d80_0;  1 drivers
v0x565466d4c4e0_0 .net "b_imm", 17 0, L_0x565466d6b740;  1 drivers
v0x565466d4c5a0_0 .net "b_offset", 31 0, L_0x565466d6bf50;  1 drivers
v0x565466d4c680_0 .net "clk", 0 0, v0x565466d4faf0_0;  1 drivers
v0x565466d4c720_0 .net "clk_enable", 0 0, v0x565466d4fb90_0;  1 drivers
v0x565466d4c7c0_0 .var "cpu_active", 0 0;
v0x565466d4c860_0 .var "curr_addr", 31 0;
v0x565466d4c940_0 .var "data_address", 31 0;
v0x565466d4ca20_0 .net "data_read", 0 0, L_0x565466d6a940;  alias, 1 drivers
v0x565466d4cae0_0 .net "data_readdata", 31 0, v0x565466d4fdc0_0;  1 drivers
v0x565466d4cba0_0 .net "data_write", 0 0, L_0x565466d69e30;  alias, 1 drivers
v0x565466d4cc60_0 .net "data_writedata", 31 0, v0x565466d43300_0;  alias, 1 drivers
v0x565466d4cd20_0 .var "delay_slot", 31 0;
v0x565466d4cde0_0 .net "effective_addr", 31 0, v0x565466d41250_0;  1 drivers
v0x565466d4cea0_0 .net "funct_code", 5 0, L_0x565466d51290;  1 drivers
v0x565466d4d790_0 .net "hi_out", 31 0, v0x565466d43770_0;  1 drivers
v0x565466d4d880_0 .net "hl_reg_enable", 0 0, L_0x565466d69ae0;  1 drivers
v0x565466d4d970_0 .net "instr_address", 31 0, L_0x565466d6c190;  alias, 1 drivers
v0x565466d4da30_0 .net "instr_opcode", 5 0, L_0x565466d510f0;  1 drivers
v0x565466d4daf0_0 .net "instr_readdata", 31 0, v0x565466d50150_0;  1 drivers
v0x565466d4dbe0_0 .net "j_imm", 0 0, L_0x565466d64680;  1 drivers
v0x565466d4dca0_0 .net "j_reg", 0 0, L_0x565466d651a0;  1 drivers
v0x565466d4dd60_0 .net "link_const", 0 0, L_0x565466d63760;  1 drivers
v0x565466d4de20_0 .net "link_reg", 0 0, L_0x565466d63eb0;  1 drivers
v0x565466d4dee0_0 .net "lo_out", 31 0, v0x565466d43fc0_0;  1 drivers
v0x565466d4dfa0_0 .net "load_data", 31 0, v0x565466d42560_0;  1 drivers
v0x565466d4e070_0 .net "load_instr", 0 0, L_0x565466d61f70;  1 drivers
v0x565466d4e110_0 .net "lw", 0 0, L_0x565466d615e0;  1 drivers
v0x565466d4e1d0_0 .net "lwl", 0 0, L_0x565466d6ab60;  1 drivers
v0x565466d4e290_0 .net "lwr", 0 0, L_0x565466d6ac50;  1 drivers
v0x565466d4e350_0 .net "mem_to_reg", 0 0, L_0x565466d2a770;  1 drivers
v0x565466d4e410_0 .net "mfhi", 0 0, L_0x565466d65d90;  1 drivers
v0x565466d4e4d0_0 .net "mflo", 0 0, L_0x565466d66360;  1 drivers
v0x565466d4e590_0 .net "movefrom", 0 0, L_0x565466cd46e0;  1 drivers
v0x565466d4e650_0 .net "muldiv", 0 0, L_0x565466d65be0;  1 drivers
v0x565466d4e710_0 .var "next_delay_slot", 31 0;
v0x565466d4e7f0_0 .net "partial_store", 0 0, L_0x565466d6a350;  1 drivers
v0x565466d4e8b0_0 .net "r_format", 0 0, L_0x565466d61440;  1 drivers
v0x565466d4e970_0 .net "reg_a_read_data", 31 0, L_0x565466d672c0;  1 drivers
v0x565466d4ea60_0 .net "reg_a_read_index", 4 0, L_0x565466d66420;  1 drivers
v0x565466d4eb30_0 .net "reg_b_read_data", 31 0, L_0x565466d68190;  1 drivers
v0x565466d4ec20_0 .net "reg_b_read_index", 4 0, L_0x565466d66510;  1 drivers
v0x565466d4ece0_0 .net "reg_dst", 0 0, L_0x565466d28860;  1 drivers
v0x565466d4ed80_0 .net "reg_write", 0 0, L_0x565466d62740;  1 drivers
v0x565466d4ee40_0 .net "reg_write_data", 31 0, L_0x565466d67b50;  1 drivers
v0x565466d4ef30_0 .net "reg_write_enable", 0 0, L_0x565466d67030;  1 drivers
v0x565466d4f000_0 .net "reg_write_index", 4 0, L_0x565466d66be0;  1 drivers
v0x565466d4f0d0_0 .net "register_v0", 31 0, L_0x565466d68250;  alias, 1 drivers
v0x565466d4f1a0_0 .net "reset", 0 0, v0x565466d50290_0;  1 drivers
v0x565466d4f240_0 .net "result", 31 0, v0x565466d416b0_0;  1 drivers
v0x565466d4f310_0 .net "result_hi", 31 0, v0x565466d40fb0_0;  1 drivers
v0x565466d4f400_0 .net "result_lo", 31 0, v0x565466d41170_0;  1 drivers
v0x565466d4f4f0_0 .net "sb", 0 0, L_0x565466d69f90;  1 drivers
v0x565466d4f5b0_0 .net "sh", 0 0, L_0x565466d6a260;  1 drivers
v0x565466d4f670_0 .var "state", 0 0;
v0x565466d4f730_0 .net "store_instr", 0 0, L_0x565466d62980;  1 drivers
v0x565466d4f7f0_0 .net "sw", 0 0, L_0x565466d61740;  1 drivers
E_0x565466d2d770/0 .event anyedge, v0x565466d40d80_0, v0x565466d4cd20_0, v0x565466d4c5a0_0, v0x565466d4dbe0_0;
E_0x565466d2d770/1 .event anyedge, v0x565466d41090_0, v0x565466d4dca0_0, v0x565466d44db0_0, v0x565466d4c860_0;
E_0x565466d2d770 .event/or E_0x565466d2d770/0, E_0x565466d2d770/1;
E_0x565466d2d500 .event anyedge, v0x565466d4e1d0_0, v0x565466d4e290_0, v0x565466d42f80_0, v0x565466d41250_0;
L_0x565466d510f0 .part v0x565466d50150_0, 26, 6;
L_0x565466d51290 .part v0x565466d50150_0, 0, 6;
L_0x565466d51330 .concat [ 6 26 0 0], L_0x565466d510f0, L_0x7f0669c5e018;
L_0x565466d61440 .cmp/eq 32, L_0x565466d51330, L_0x7f0669c5e060;
L_0x565466d615e0 .cmp/eq 6, L_0x565466d510f0, L_0x7f0669c5e0a8;
L_0x565466d61740 .cmp/eq 6, L_0x565466d510f0, L_0x7f0669c5e0f0;
L_0x565466d618a0 .concat [ 6 26 0 0], L_0x565466d510f0, L_0x7f0669c5e138;
L_0x565466d619e0 .cmp/eq 32, L_0x565466d618a0, L_0x7f0669c5e180;
L_0x565466d61b70 .concat [ 6 26 0 0], L_0x565466d510f0, L_0x7f0669c5e1c8;
L_0x565466d61c60 .cmp/eq 32, L_0x565466d61b70, L_0x7f0669c5e210;
L_0x565466d61ed0 .part L_0x565466d510f0, 3, 3;
L_0x565466d61f70 .cmp/eq 3, L_0x565466d61ed0, L_0x7f0669c5e258;
L_0x565466d62120 .part L_0x565466d510f0, 3, 3;
L_0x565466d621c0 .cmp/eq 3, L_0x565466d62120, L_0x7f0669c5e2a0;
L_0x565466d623b0 .reduce/nor L_0x565466d65be0;
L_0x565466d62850 .part L_0x565466d510f0, 3, 3;
L_0x565466d62980 .cmp/eq 3, L_0x565466d62850, L_0x7f0669c5e2e8;
L_0x565466d62af0 .concat [ 6 26 0 0], L_0x565466d510f0, L_0x7f0669c5e330;
L_0x565466d62c80 .cmp/eq 32, L_0x565466d62af0, L_0x7f0669c5e378;
L_0x565466d62df0 .concat [ 6 26 0 0], L_0x565466d510f0, L_0x7f0669c5e3c0;
L_0x565466d62b90 .cmp/eq 32, L_0x565466d62df0, L_0x7f0669c5e408;
L_0x565466d63060 .part v0x565466d50150_0, 20, 1;
L_0x565466d631c0 .concat [ 1 31 0 0], L_0x565466d63060, L_0x7f0669c5e450;
L_0x565466d63410 .cmp/eq 32, L_0x565466d631c0, L_0x7f0669c5e498;
L_0x565466d63920 .concat [ 6 26 0 0], L_0x565466d510f0, L_0x7f0669c5e4e0;
L_0x565466d639c0 .cmp/eq 32, L_0x565466d63920, L_0x7f0669c5e528;
L_0x565466d63be0 .part v0x565466d50150_0, 0, 6;
L_0x565466d63c80 .cmp/eq 6, L_0x565466d63be0, L_0x7f0669c5e570;
L_0x565466d64010 .concat [ 6 26 0 0], L_0x565466d510f0, L_0x7f0669c5e5b8;
L_0x565466d64100 .cmp/eq 32, L_0x565466d64010, L_0x7f0669c5e600;
L_0x565466d64340 .concat [ 6 26 0 0], L_0x565466d510f0, L_0x7f0669c5e648;
L_0x565466d64430 .cmp/eq 32, L_0x565466d64340, L_0x7f0669c5e690;
L_0x565466d64800 .concat [ 6 26 0 0], L_0x565466d510f0, L_0x7f0669c5e6d8;
L_0x565466d648f0 .cmp/eq 32, L_0x565466d64800, L_0x7f0669c5e720;
L_0x565466d64b50 .part v0x565466d50150_0, 0, 6;
L_0x565466d64bf0 .cmp/eq 6, L_0x565466d64b50, L_0x7f0669c5e768;
L_0x565466d64a30 .part v0x565466d50150_0, 0, 6;
L_0x565466d64e60 .cmp/eq 6, L_0x565466d64a30, L_0x7f0669c5e7b0;
L_0x565466d65330 .part L_0x565466d51290, 3, 2;
L_0x565466d65420 .cmp/eq 2, L_0x565466d65330, L_0x7f0669c5e7f8;
L_0x565466d656b0 .cmp/eq 6, L_0x565466d51290, L_0x7f0669c5e840;
L_0x565466d65840 .cmp/eq 6, L_0x565466d51290, L_0x7f0669c5e888;
L_0x565466d65ca0 .cmp/eq 6, L_0x565466d51290, L_0x7f0669c5e8d0;
L_0x565466d66100 .cmp/eq 6, L_0x565466d51290, L_0x7f0669c5e918;
L_0x565466d66420 .part v0x565466d50150_0, 21, 5;
L_0x565466d66510 .part v0x565466d50150_0, 16, 5;
L_0x565466d66780 .part v0x565466d50150_0, 11, 5;
L_0x565466d66820 .part v0x565466d50150_0, 16, 5;
L_0x565466d66a50 .functor MUXZ 5, L_0x565466d66820, L_0x565466d66780, L_0x565466d28860, C4<>;
L_0x565466d66be0 .functor MUXZ 5, L_0x565466d66a50, L_0x7f0669c5e960, L_0x565466d63760, C4<>;
L_0x565466d65e50 .arith/sum 32, v0x565466d4cd20_0, L_0x7f0669c5e9a8;
L_0x565466d67330 .functor MUXZ 32, v0x565466d416b0_0, v0x565466d42560_0, L_0x565466d2a770, C4<>;
L_0x565466d67670 .functor MUXZ 32, L_0x565466d67330, v0x565466d43fc0_0, L_0x565466d66360, C4<>;
L_0x565466d67800 .functor MUXZ 32, L_0x565466d67670, v0x565466d43770_0, L_0x565466d65d90, C4<>;
L_0x565466d67b50 .functor MUXZ 32, L_0x565466d67800, L_0x565466d65e50, L_0x565466d67190, C4<>;
L_0x565466d69690 .concat [ 1 31 0 0], v0x565466d4f670_0, L_0x7f0669c5eac8;
L_0x565466d699a0 .cmp/eq 32, L_0x565466d69690, L_0x7f0669c5eb10;
L_0x565466d69f90 .cmp/eq 6, L_0x565466d510f0, L_0x7f0669c5eb58;
L_0x565466d6a260 .cmp/eq 6, L_0x565466d510f0, L_0x7f0669c5eba0;
L_0x565466d6a560 .reduce/nor v0x565466d4f670_0;
L_0x565466d6ab60 .cmp/eq 6, L_0x565466d510f0, L_0x7f0669c5ebe8;
L_0x565466d6ac50 .cmp/eq 6, L_0x565466d510f0, L_0x7f0669c5ec30;
L_0x565466d6b260 .part v0x565466d50150_0, 0, 16;
L_0x565466d6b300 .concat [ 16 2 0 0], L_0x565466d6b260, L_0x7f0669c5ecc0;
L_0x565466d6b650 .part L_0x565466d6b300, 0, 16;
L_0x565466d6b740 .concat [ 2 16 0 0], L_0x7f0669c5ed08, L_0x565466d6b650;
L_0x565466d6baa0 .part L_0x565466d6b740, 17, 1;
L_0x565466d6bb90 .functor MUXZ 14, L_0x7f0669c5ed98, L_0x7f0669c5ed50, L_0x565466d6baa0, C4<>;
L_0x565466d6bf50 .concat [ 18 14 0 0], L_0x565466d6b740, L_0x565466d6bb90;
S_0x565466d40370 .scope module, "cpu_alu" "alu" 4 138, 5 1 0, S_0x565466d40010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x565466d40710_0 .net *"_ivl_10", 15 0, L_0x565466d68df0;  1 drivers
L_0x7f0669c5ea80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x565466d40810_0 .net/2u *"_ivl_14", 15 0, L_0x7f0669c5ea80;  1 drivers
v0x565466d408f0_0 .net *"_ivl_17", 15 0, L_0x565466d68fc0;  1 drivers
v0x565466d409b0_0 .net *"_ivl_5", 0 0, L_0x565466d686d0;  1 drivers
v0x565466d40a90_0 .net *"_ivl_6", 15 0, L_0x565466d68980;  1 drivers
v0x565466d40bc0_0 .net *"_ivl_9", 15 0, L_0x565466d68d50;  1 drivers
v0x565466d40ca0_0 .net "addr_rt", 4 0, L_0x565466d692f0;  1 drivers
v0x565466d40d80_0 .var "b_flag", 0 0;
v0x565466d40e40_0 .net "funct", 5 0, L_0x565466d68630;  1 drivers
v0x565466d40fb0_0 .var "hi", 31 0;
v0x565466d41090_0 .net "instructionword", 31 0, v0x565466d50150_0;  alias, 1 drivers
v0x565466d41170_0 .var "lo", 31 0;
v0x565466d41250_0 .var "memaddroffset", 31 0;
v0x565466d41330_0 .var "multresult", 63 0;
v0x565466d41410_0 .net "op1", 31 0, L_0x565466d682c0;  alias, 1 drivers
v0x565466d414f0_0 .net "op2", 31 0, L_0x565466d68330;  alias, 1 drivers
v0x565466d415d0_0 .net "opcode", 5 0, L_0x565466d68590;  1 drivers
v0x565466d416b0_0 .var "result", 31 0;
v0x565466d41790_0 .net "shamt", 4 0, L_0x565466d691f0;  1 drivers
v0x565466d41870_0 .net/s "sign_op1", 31 0, L_0x565466d682c0;  alias, 1 drivers
v0x565466d41930_0 .net/s "sign_op2", 31 0, L_0x565466d68330;  alias, 1 drivers
v0x565466d419d0_0 .net "simmediatedata", 31 0, L_0x565466d68ed0;  1 drivers
v0x565466d41a90_0 .net "simmediatedatas", 31 0, L_0x565466d68ed0;  alias, 1 drivers
v0x565466d41b50_0 .net "uimmediatedata", 31 0, L_0x565466d690b0;  1 drivers
v0x565466d41c10_0 .net "unsign_op1", 31 0, L_0x565466d682c0;  alias, 1 drivers
v0x565466d41cd0_0 .net "unsign_op2", 31 0, L_0x565466d68330;  alias, 1 drivers
v0x565466d41de0_0 .var "unsigned_result", 31 0;
E_0x565466d2d420/0 .event anyedge, v0x565466d415d0_0, v0x565466d40e40_0, v0x565466d414f0_0, v0x565466d41790_0;
E_0x565466d2d420/1 .event anyedge, v0x565466d41410_0, v0x565466d41330_0, v0x565466d40ca0_0, v0x565466d419d0_0;
E_0x565466d2d420/2 .event anyedge, v0x565466d41b50_0, v0x565466d41de0_0;
E_0x565466d2d420 .event/or E_0x565466d2d420/0, E_0x565466d2d420/1, E_0x565466d2d420/2;
L_0x565466d68590 .part v0x565466d50150_0, 26, 6;
L_0x565466d68630 .part v0x565466d50150_0, 0, 6;
L_0x565466d686d0 .part v0x565466d50150_0, 15, 1;
LS_0x565466d68980_0_0 .concat [ 1 1 1 1], L_0x565466d686d0, L_0x565466d686d0, L_0x565466d686d0, L_0x565466d686d0;
LS_0x565466d68980_0_4 .concat [ 1 1 1 1], L_0x565466d686d0, L_0x565466d686d0, L_0x565466d686d0, L_0x565466d686d0;
LS_0x565466d68980_0_8 .concat [ 1 1 1 1], L_0x565466d686d0, L_0x565466d686d0, L_0x565466d686d0, L_0x565466d686d0;
LS_0x565466d68980_0_12 .concat [ 1 1 1 1], L_0x565466d686d0, L_0x565466d686d0, L_0x565466d686d0, L_0x565466d686d0;
L_0x565466d68980 .concat [ 4 4 4 4], LS_0x565466d68980_0_0, LS_0x565466d68980_0_4, LS_0x565466d68980_0_8, LS_0x565466d68980_0_12;
L_0x565466d68d50 .part v0x565466d50150_0, 0, 16;
L_0x565466d68df0 .concat [ 16 0 0 0], L_0x565466d68d50;
L_0x565466d68ed0 .concat [ 16 16 0 0], L_0x565466d68df0, L_0x565466d68980;
L_0x565466d68fc0 .part v0x565466d50150_0, 0, 16;
L_0x565466d690b0 .concat [ 16 16 0 0], L_0x565466d68fc0, L_0x7f0669c5ea80;
L_0x565466d691f0 .part v0x565466d50150_0, 6, 5;
L_0x565466d692f0 .part v0x565466d50150_0, 16, 5;
S_0x565466d42010 .scope module, "cpu_load_block" "load_block" 4 151, 6 1 0, S_0x565466d40010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x565466d42230_0 .net "address", 31 0, v0x565466d41250_0;  alias, 1 drivers
v0x565466d42310_0 .net "datafromMem", 31 0, v0x565466d4fdc0_0;  alias, 1 drivers
v0x565466d423d0_0 .net "instr_word", 31 0, v0x565466d50150_0;  alias, 1 drivers
v0x565466d424a0_0 .net "opcode", 5 0, L_0x565466d69390;  1 drivers
v0x565466d42560_0 .var "out_transformed", 31 0;
v0x565466d42690_0 .net "whichbyte", 1 0, L_0x565466d69430;  1 drivers
E_0x565466d421c0 .event anyedge, v0x565466d424a0_0, v0x565466d42310_0, v0x565466d42690_0, v0x565466d41090_0;
L_0x565466d69390 .part v0x565466d50150_0, 26, 6;
L_0x565466d69430 .part v0x565466d41250_0, 0, 2;
S_0x565466d427f0 .scope module, "dut" "store_block" 4 214, 7 1 0, S_0x565466d40010;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x565466d42a80_0 .net *"_ivl_1", 1 0, L_0x565466d6af40;  1 drivers
L_0x7f0669c5ec78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x565466d42b80_0 .net *"_ivl_5", 0 0, L_0x7f0669c5ec78;  1 drivers
v0x565466d42c60_0 .net "bytenum", 2 0, L_0x565466d6afe0;  1 drivers
v0x565466d42d50_0 .net "dataword", 31 0, v0x565466d4fdc0_0;  alias, 1 drivers
v0x565466d42e40_0 .net "eff_addr", 31 0, v0x565466d41250_0;  alias, 1 drivers
v0x565466d42f80_0 .net "opcode", 5 0, L_0x565466d510f0;  alias, 1 drivers
v0x565466d43060_0 .net "regbyte", 7 0, L_0x565466d6b120;  1 drivers
v0x565466d43140_0 .net "reghalfword", 15 0, L_0x565466d6b1c0;  1 drivers
v0x565466d43220_0 .net "regword", 31 0, L_0x565466d68190;  alias, 1 drivers
v0x565466d43300_0 .var "storedata", 31 0;
E_0x565466d42a00/0 .event anyedge, v0x565466d42f80_0, v0x565466d43220_0, v0x565466d42c60_0, v0x565466d43060_0;
E_0x565466d42a00/1 .event anyedge, v0x565466d42310_0, v0x565466d43140_0;
E_0x565466d42a00 .event/or E_0x565466d42a00/0, E_0x565466d42a00/1;
L_0x565466d6af40 .part v0x565466d41250_0, 0, 2;
L_0x565466d6afe0 .concat [ 2 1 0 0], L_0x565466d6af40, L_0x7f0669c5ec78;
L_0x565466d6b120 .part L_0x565466d68190, 0, 8;
L_0x565466d6b1c0 .part L_0x565466d68190, 0, 16;
S_0x565466d43480 .scope module, "hi" "hl_reg" 4 174, 8 1 0, S_0x565466d40010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x565466d43690_0 .net "clk", 0 0, v0x565466d4faf0_0;  alias, 1 drivers
v0x565466d43770_0 .var "data", 31 0;
v0x565466d43850_0 .net "data_in", 31 0, v0x565466d40fb0_0;  alias, 1 drivers
v0x565466d43920_0 .net "data_out", 31 0, v0x565466d43770_0;  alias, 1 drivers
v0x565466d439e0_0 .net "enable", 0 0, L_0x565466d69ae0;  alias, 1 drivers
v0x565466d43af0_0 .net "reset", 0 0, v0x565466d50290_0;  alias, 1 drivers
S_0x565466d43c50 .scope module, "lo" "hl_reg" 4 166, 8 1 0, S_0x565466d40010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x565466d43f00_0 .net "clk", 0 0, v0x565466d4faf0_0;  alias, 1 drivers
v0x565466d43fc0_0 .var "data", 31 0;
v0x565466d44080_0 .net "data_in", 31 0, v0x565466d41170_0;  alias, 1 drivers
v0x565466d44180_0 .net "data_out", 31 0, v0x565466d43fc0_0;  alias, 1 drivers
v0x565466d44240_0 .net "enable", 0 0, L_0x565466d69ae0;  alias, 1 drivers
v0x565466d44330_0 .net "reset", 0 0, v0x565466d50290_0;  alias, 1 drivers
S_0x565466d44490 .scope module, "register" "regfile" 4 109, 9 1 0, S_0x565466d40010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x565466d672c0 .functor BUFZ 32, L_0x565466d67d30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x565466d68190 .functor BUFZ 32, L_0x565466d67fb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565466d45260_2 .array/port v0x565466d45260, 2;
L_0x565466d68250 .functor BUFZ 32, v0x565466d45260_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565466d44670_0 .net *"_ivl_0", 31 0, L_0x565466d67d30;  1 drivers
v0x565466d44770_0 .net *"_ivl_10", 6 0, L_0x565466d68050;  1 drivers
L_0x7f0669c5ea38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x565466d44850_0 .net *"_ivl_13", 1 0, L_0x7f0669c5ea38;  1 drivers
v0x565466d44910_0 .net *"_ivl_2", 6 0, L_0x565466d67dd0;  1 drivers
L_0x7f0669c5e9f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x565466d449f0_0 .net *"_ivl_5", 1 0, L_0x7f0669c5e9f0;  1 drivers
v0x565466d44b20_0 .net *"_ivl_8", 31 0, L_0x565466d67fb0;  1 drivers
v0x565466d44c00_0 .net "r_clk", 0 0, v0x565466d4faf0_0;  alias, 1 drivers
v0x565466d44cf0_0 .net "r_clk_enable", 0 0, v0x565466d4fb90_0;  alias, 1 drivers
v0x565466d44db0_0 .net "read_data1", 31 0, L_0x565466d672c0;  alias, 1 drivers
v0x565466d44f20_0 .net "read_data2", 31 0, L_0x565466d68190;  alias, 1 drivers
v0x565466d44fe0_0 .net "read_reg1", 4 0, L_0x565466d66420;  alias, 1 drivers
v0x565466d450a0_0 .net "read_reg2", 4 0, L_0x565466d66510;  alias, 1 drivers
v0x565466d45180_0 .net "register_v0", 31 0, L_0x565466d68250;  alias, 1 drivers
v0x565466d45260 .array "registers", 0 31, 31 0;
v0x565466d45830_0 .net "reset", 0 0, v0x565466d50290_0;  alias, 1 drivers
v0x565466d458d0_0 .net "write_control", 0 0, L_0x565466d67030;  alias, 1 drivers
v0x565466d45990_0 .net "write_data", 31 0, L_0x565466d67b50;  alias, 1 drivers
v0x565466d45b80_0 .net "write_reg", 4 0, L_0x565466d66be0;  alias, 1 drivers
L_0x565466d67d30 .array/port v0x565466d45260, L_0x565466d67dd0;
L_0x565466d67dd0 .concat [ 5 2 0 0], L_0x565466d66420, L_0x7f0669c5e9f0;
L_0x565466d67fb0 .array/port v0x565466d45260, L_0x565466d68050;
L_0x565466d68050 .concat [ 5 2 0 0], L_0x565466d66510, L_0x7f0669c5ea38;
S_0x565466d14340 .scope module, "alu_tb" "alu_tb" 10 1;
 .timescale 0 0;
S_0x565466d12790 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x7f0669caa6d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x565466d503c0_0 .net "in", 31 0, o0x7f0669caa6d8;  0 drivers
v0x565466d504c0_0 .var "out", 31 0;
S_0x565466cfec70 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f0669caa798 .functor BUFZ 1, C4<z>; HiZ drive
v0x565466d50600_0 .net "clk", 0 0, o0x7f0669caa798;  0 drivers
o0x7f0669caa7c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x565466d506c0_0 .net "data_address", 31 0, o0x7f0669caa7c8;  0 drivers
o0x7f0669caa7f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x565466d507a0_0 .net "data_read", 0 0, o0x7f0669caa7f8;  0 drivers
v0x565466d50840_0 .var "data_readdata", 31 0;
o0x7f0669caa858 .functor BUFZ 1, C4<z>; HiZ drive
v0x565466d50920_0 .net "data_write", 0 0, o0x7f0669caa858;  0 drivers
o0x7f0669caa888 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x565466d509e0_0 .net "data_writedata", 31 0, o0x7f0669caa888;  0 drivers
S_0x565466d1dcb0 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x7f0669caa9d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x565466d50c00_0 .net "clk", 0 0, o0x7f0669caa9d8;  0 drivers
v0x565466d50ce0_0 .var "curr_addr", 31 0;
o0x7f0669caaa38 .functor BUFZ 1, C4<z>; HiZ drive
v0x565466d50dc0_0 .net "enable", 0 0, o0x7f0669caaa38;  0 drivers
o0x7f0669caaa68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x565466d50e60_0 .net "next_addr", 31 0, o0x7f0669caaa68;  0 drivers
o0x7f0669caaa98 .functor BUFZ 1, C4<z>; HiZ drive
v0x565466d50f40_0 .net "reset", 0 0, o0x7f0669caaa98;  0 drivers
E_0x565466c282d0 .event posedge, v0x565466d50c00_0;
    .scope S_0x565466d44490;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x565466d45260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x565466d45260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x565466d45260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x565466d45260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x565466d45260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x565466d45260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x565466d45260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x565466d45260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x565466d45260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x565466d45260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x565466d45260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x565466d45260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x565466d45260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x565466d45260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x565466d45260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x565466d45260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x565466d45260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x565466d45260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x565466d45260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x565466d45260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x565466d45260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x565466d45260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x565466d45260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x565466d45260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x565466d45260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x565466d45260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x565466d45260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x565466d45260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x565466d45260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x565466d45260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x565466d45260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x565466d45260, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x565466d44490;
T_1 ;
    %wait E_0x565466c4b770;
    %load/vec4 v0x565466d45830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565466d45260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565466d45260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565466d45260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565466d45260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565466d45260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565466d45260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565466d45260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565466d45260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565466d45260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565466d45260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565466d45260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565466d45260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565466d45260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565466d45260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565466d45260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565466d45260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565466d45260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565466d45260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565466d45260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565466d45260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565466d45260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565466d45260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565466d45260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565466d45260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565466d45260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565466d45260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565466d45260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565466d45260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565466d45260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565466d45260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565466d45260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565466d45260, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x565466d44cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x565466d458d0_0;
    %load/vec4 v0x565466d45b80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x565466d45990_0;
    %load/vec4 v0x565466d45b80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565466d45260, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x565466d40370;
T_2 ;
    %wait E_0x565466d2d420;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565466d40d80_0, 0, 1;
    %load/vec4 v0x565466d415d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x565466d40e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x565466d41930_0;
    %ix/getv 4, v0x565466d41790_0;
    %shiftl 4;
    %store/vec4 v0x565466d41de0_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x565466d41930_0;
    %ix/getv 4, v0x565466d41790_0;
    %shiftr 4;
    %store/vec4 v0x565466d41de0_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x565466d41930_0;
    %ix/getv 4, v0x565466d41790_0;
    %shiftr/s 4;
    %store/vec4 v0x565466d41de0_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x565466d41930_0;
    %load/vec4 v0x565466d41c10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x565466d41de0_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x565466d41930_0;
    %load/vec4 v0x565466d41c10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x565466d41de0_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x565466d41930_0;
    %load/vec4 v0x565466d41c10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x565466d41de0_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x565466d41870_0;
    %pad/s 64;
    %load/vec4 v0x565466d41930_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x565466d41330_0, 0, 64;
    %load/vec4 v0x565466d41330_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x565466d40fb0_0, 0, 32;
    %load/vec4 v0x565466d41330_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x565466d41170_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x565466d41c10_0;
    %pad/u 64;
    %load/vec4 v0x565466d41cd0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x565466d41330_0, 0, 64;
    %load/vec4 v0x565466d41330_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x565466d40fb0_0, 0, 32;
    %load/vec4 v0x565466d41330_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x565466d41170_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x565466d41870_0;
    %load/vec4 v0x565466d41930_0;
    %mod/s;
    %store/vec4 v0x565466d40fb0_0, 0, 32;
    %load/vec4 v0x565466d41870_0;
    %load/vec4 v0x565466d41930_0;
    %div/s;
    %store/vec4 v0x565466d41170_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x565466d41c10_0;
    %load/vec4 v0x565466d41cd0_0;
    %mod;
    %store/vec4 v0x565466d40fb0_0, 0, 32;
    %load/vec4 v0x565466d41c10_0;
    %load/vec4 v0x565466d41cd0_0;
    %div;
    %store/vec4 v0x565466d41170_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x565466d41410_0;
    %store/vec4 v0x565466d40fb0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x565466d41410_0;
    %store/vec4 v0x565466d41170_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x565466d41870_0;
    %load/vec4 v0x565466d41930_0;
    %add;
    %store/vec4 v0x565466d41de0_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x565466d41c10_0;
    %load/vec4 v0x565466d41cd0_0;
    %add;
    %store/vec4 v0x565466d41de0_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x565466d41c10_0;
    %load/vec4 v0x565466d41cd0_0;
    %sub;
    %store/vec4 v0x565466d41de0_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x565466d41c10_0;
    %load/vec4 v0x565466d41cd0_0;
    %and;
    %store/vec4 v0x565466d41de0_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x565466d41c10_0;
    %load/vec4 v0x565466d41cd0_0;
    %or;
    %store/vec4 v0x565466d41de0_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x565466d41c10_0;
    %load/vec4 v0x565466d41cd0_0;
    %xor;
    %store/vec4 v0x565466d41de0_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x565466d41c10_0;
    %load/vec4 v0x565466d41cd0_0;
    %or;
    %inv;
    %store/vec4 v0x565466d41de0_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x565466d41870_0;
    %load/vec4 v0x565466d41930_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x565466d41de0_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x565466d41c10_0;
    %load/vec4 v0x565466d41cd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x565466d41de0_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x565466d40ca0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x565466d41870_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565466d40d80_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565466d40d80_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x565466d41870_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565466d40d80_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565466d40d80_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x565466d41870_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565466d40d80_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565466d40d80_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x565466d41870_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565466d40d80_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565466d40d80_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x565466d41870_0;
    %load/vec4 v0x565466d41930_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565466d40d80_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565466d40d80_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x565466d41870_0;
    %load/vec4 v0x565466d414f0_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565466d40d80_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565466d40d80_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x565466d41870_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565466d40d80_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565466d40d80_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x565466d41870_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565466d40d80_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565466d40d80_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x565466d41870_0;
    %load/vec4 v0x565466d419d0_0;
    %add;
    %store/vec4 v0x565466d41de0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x565466d41c10_0;
    %load/vec4 v0x565466d419d0_0;
    %add;
    %store/vec4 v0x565466d41de0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x565466d41870_0;
    %load/vec4 v0x565466d419d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x565466d41de0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x565466d41c10_0;
    %load/vec4 v0x565466d41a90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x565466d41de0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x565466d41c10_0;
    %load/vec4 v0x565466d41b50_0;
    %and;
    %store/vec4 v0x565466d41de0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x565466d41c10_0;
    %load/vec4 v0x565466d41b50_0;
    %or;
    %store/vec4 v0x565466d41de0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x565466d41c10_0;
    %load/vec4 v0x565466d41b50_0;
    %xor;
    %store/vec4 v0x565466d41de0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x565466d41b50_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x565466d41de0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x565466d41870_0;
    %load/vec4 v0x565466d419d0_0;
    %add;
    %store/vec4 v0x565466d41250_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x565466d41870_0;
    %load/vec4 v0x565466d419d0_0;
    %add;
    %store/vec4 v0x565466d41250_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x565466d41870_0;
    %load/vec4 v0x565466d419d0_0;
    %add;
    %store/vec4 v0x565466d41250_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x565466d41870_0;
    %load/vec4 v0x565466d419d0_0;
    %add;
    %store/vec4 v0x565466d41250_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x565466d41870_0;
    %load/vec4 v0x565466d419d0_0;
    %add;
    %store/vec4 v0x565466d41250_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x565466d41870_0;
    %load/vec4 v0x565466d419d0_0;
    %add;
    %store/vec4 v0x565466d41250_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x565466d41870_0;
    %load/vec4 v0x565466d419d0_0;
    %add;
    %store/vec4 v0x565466d41250_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x565466d41870_0;
    %load/vec4 v0x565466d419d0_0;
    %add;
    %store/vec4 v0x565466d41250_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x565466d41de0_0;
    %store/vec4 v0x565466d416b0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x565466d42010;
T_3 ;
    %wait E_0x565466d421c0;
    %load/vec4 v0x565466d424a0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x565466d42310_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x565466d42310_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x565466d42310_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x565466d42310_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565466d42560_0, 0, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x565466d42690_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x565466d42310_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x565466d42310_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565466d42560_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0x565466d42310_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x565466d42310_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565466d42560_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0x565466d42310_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x565466d42310_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565466d42560_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x565466d42310_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x565466d42310_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565466d42560_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x565466d42690_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x565466d42310_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565466d42560_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x565466d42310_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565466d42560_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x565466d42310_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565466d42560_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x565466d42310_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565466d42560_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x565466d42690_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.19;
T_3.17 ;
    %load/vec4 v0x565466d42310_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x565466d42310_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565466d42560_0, 0, 32;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x565466d42310_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x565466d42310_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565466d42560_0, 0, 32;
    %jmp T_3.19;
T_3.19 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x565466d42690_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x565466d42310_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565466d42560_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x565466d42310_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565466d42560_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x565466d423d0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x565466d42560_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x565466d43c50;
T_4 ;
    %wait E_0x565466c4b770;
    %load/vec4 v0x565466d44330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565466d43fc0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x565466d44240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x565466d44080_0;
    %assign/vec4 v0x565466d43fc0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x565466d43480;
T_5 ;
    %wait E_0x565466c4b770;
    %load/vec4 v0x565466d43af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565466d43770_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x565466d439e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x565466d43850_0;
    %assign/vec4 v0x565466d43770_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x565466d427f0;
T_6 ;
    %wait E_0x565466d42a00;
    %load/vec4 v0x565466d42f80_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x565466d43220_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x565466d43300_0, 4, 8;
    %load/vec4 v0x565466d43220_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x565466d43300_0, 4, 8;
    %load/vec4 v0x565466d43220_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x565466d43300_0, 4, 8;
    %load/vec4 v0x565466d43220_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x565466d43300_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x565466d42f80_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x565466d42c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x565466d43060_0;
    %load/vec4 v0x565466d42d50_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565466d43300_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x565466d42d50_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x565466d43060_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x565466d42d50_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x565466d43300_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x565466d42d50_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x565466d43060_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x565466d42d50_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565466d43300_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x565466d42d50_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x565466d43060_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565466d43300_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x565466d42f80_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x565466d42c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x565466d43140_0;
    %load/vec4 v0x565466d42d50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565466d43300_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x565466d42d50_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x565466d43140_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565466d43300_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x565466d40010;
T_7 ;
    %wait E_0x565466d2d500;
    %load/vec4 v0x565466d4e1d0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x565466d4e290_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x565466d4da30_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x565466d4cde0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x565466d4c940_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x565466d40010;
T_8 ;
    %wait E_0x565466d2d770;
    %load/vec4 v0x565466d4c440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x565466d4cd20_0;
    %load/vec4 v0x565466d4c5a0_0;
    %add;
    %store/vec4 v0x565466d4e710_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x565466d4dbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x565466d4cd20_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x565466d4daf0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x565466d4e710_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x565466d4dca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x565466d4e970_0;
    %store/vec4 v0x565466d4e710_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x565466d4c860_0;
    %addi 4, 0, 32;
    %store/vec4 v0x565466d4e710_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x565466d40010;
T_9 ;
    %wait E_0x565466c4b770;
    %load/vec4 v0x565466d4c720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x565466d4f1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x565466d4c860_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x565466d4cd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x565466d4c7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565466d4f670_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x565466d4c7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x565466d4f670_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x565466d4f670_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x565466d4f670_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565466d4f670_0, 0;
    %load/vec4 v0x565466d4cd20_0;
    %assign/vec4 v0x565466d4c860_0, 0;
    %load/vec4 v0x565466d4e710_0;
    %assign/vec4 v0x565466d4cd20_0, 0;
T_9.8 ;
T_9.7 ;
    %load/vec4 v0x565466d4cd20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565466d4c7c0_0, 0;
T_9.10 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x565466d40010;
T_10 ;
    %wait E_0x565466c4b770;
    %vpi_call/w 4 281 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 4 282 "$display", "reset=%h, clk_enable=%h", v0x565466d4f1a0_0, v0x565466d4c720_0 {0 0 0};
    %vpi_call/w 4 283 "$display", "i_word=%b, active=%h, reg_write_enable=%h", v0x565466d4daf0_0, v0x565466d4c140_0, v0x565466d4ef30_0 {0 0 0};
    %vpi_call/w 4 284 "$display", "reg_a_read_index=%h, reg_b_read_index=%h", v0x565466d4ea60_0, v0x565466d4ec20_0 {0 0 0};
    %vpi_call/w 4 285 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x565466d4e970_0, v0x565466d4eb30_0 {0 0 0};
    %vpi_call/w 4 286 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x565466d4ee40_0, v0x565466d4f240_0, v0x565466d4f000_0 {0 0 0};
    %vpi_call/w 4 287 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x565466d4e650_0, v0x565466d4f400_0, v0x565466d4f310_0, v0x565466d4dee0_0, v0x565466d4d790_0 {0 0 0};
    %vpi_call/w 4 288 "$display", "data_read=%h, data_write=%h", v0x565466d4ca20_0, v0x565466d4cba0_0 {0 0 0};
    %vpi_call/w 4 289 "$display", "data_address=%h, data_writedata=%h", v0x565466d4c940_0, v0x565466d4cae0_0 {0 0 0};
    %vpi_call/w 4 290 "$display", "pc=%h, state=%h", v0x565466d4c860_0, v0x565466d4f670_0 {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_0x565466d1e0e0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565466d4faf0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x565466d4faf0_0;
    %inv;
    %store/vec4 v0x565466d4faf0_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x565466d1e0e0;
T_12 ;
    %fork t_1, S_0x565466d1d8a0;
    %jmp t_0;
    .scope S_0x565466d1d8a0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565466d50290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565466d4fb90_0, 0, 1;
    %wait E_0x565466c4b770;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565466d50290_0, 0, 1;
    %wait E_0x565466c4b770;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x565466d287a0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x565466d4fdc0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x565466d2aa50_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x565466d3fc90_0, 0, 5;
    %load/vec4 v0x565466d287a0_0;
    %store/vec4 v0x565466d3fd70_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x565466d28980_0, 0, 16;
    %load/vec4 v0x565466d2aa50_0;
    %load/vec4 v0x565466d3fc90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x565466d3fd70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x565466d28980_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565466d2a890_0, 0, 32;
    %load/vec4 v0x565466d2a890_0;
    %store/vec4 v0x565466d50150_0, 0, 32;
    %load/vec4 v0x565466d4fdc0_0;
    %load/vec4 v0x565466d287a0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x565466d4fdc0_0, 0, 32;
    %wait E_0x565466c4b770;
    %wait E_0x565466c4b770;
    %delay 2, 0;
    %load/vec4 v0x565466d4fe60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 89 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x565466d4fcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 3 90 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x565466d287a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x565466d287a0_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x565466d287a0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x565466d2aa50_0, 0, 6;
    %load/vec4 v0x565466d287a0_0;
    %store/vec4 v0x565466d3fc90_0, 0, 5;
    %load/vec4 v0x565466d287a0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x565466d3fd70_0, 0, 5;
    %load/vec4 v0x565466d287a0_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x565466d28980_0, 0, 16;
    %load/vec4 v0x565466d2aa50_0;
    %load/vec4 v0x565466d3fc90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x565466d3fd70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x565466d28980_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565466d2a890_0, 0, 32;
    %load/vec4 v0x565466d2a890_0;
    %store/vec4 v0x565466d50150_0, 0, 32;
    %wait E_0x565466c4b770;
    %wait E_0x565466c4b770;
    %delay 2, 0;
    %load/vec4 v0x565466d287a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x565466d287a0_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x565466d287a0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x565466d3fe50_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x565466d2aa50_0, 0, 6;
    %load/vec4 v0x565466d287a0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x565466d3fc90_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x565466d3fd70_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x565466d28980_0, 0, 16;
    %load/vec4 v0x565466d2aa50_0;
    %load/vec4 v0x565466d3fc90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x565466d3fd70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x565466d28980_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565466d2a890_0, 0, 32;
    %load/vec4 v0x565466d2a890_0;
    %store/vec4 v0x565466d50150_0, 0, 32;
    %wait E_0x565466c4b770;
    %delay 2, 0;
    %load/vec4 v0x565466d287a0_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x565466d3ff30_0, 0, 16;
    %load/vec4 v0x565466d3ff30_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_12.10, 8;
    %pushi/vec4 65535, 0, 16;
    %jmp/1 T_12.11, 8;
T_12.10 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_12.11, 8;
 ; End of false expr.
    %blend;
T_12.11;
    %load/vec4 v0x565466d3ff30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565466d21b50_0, 0, 32;
    %vpi_call/w 3 129 "$display", "%b", v0x565466d21b50_0 {0 0 0};
    %load/vec4 v0x565466d3fe50_0;
    %load/vec4 v0x565466d287a0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x565466d3fe50_0, 0, 32;
    %load/vec4 v0x565466d3fe50_0;
    %load/vec4 v0x565466d21b50_0;
    %add;
    %store/vec4 v0x565466d27690_0, 0, 32;
    %load/vec4 v0x565466d501f0_0;
    %load/vec4 v0x565466d27690_0;
    %cmp/e;
    %jmp/0xz  T_12.12, 4;
    %jmp T_12.13;
T_12.12 ;
    %vpi_call/w 3 133 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x565466d27690_0, v0x565466d501f0_0 {0 0 0};
T_12.13 ;
    %load/vec4 v0x565466d287a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x565466d287a0_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x565466d1e0e0;
t_0 %join;
    %end;
    .thread T_12;
    .scope S_0x565466d1dcb0;
T_13 ;
    %wait E_0x565466c282d0;
    %load/vec4 v0x565466d50f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x565466d50ce0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x565466d50dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x565466d50e60_0;
    %assign/vec4 v0x565466d50ce0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_2_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
