$date
	Fri May 09 17:20:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_mealy_1101 $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ x $end
$var parameter 2 % id1 $end
$var parameter 2 & id11 $end
$var parameter 2 ' id110 $end
$var parameter 2 ( start $end
$var reg 2 ) current_state [1:0] $end
$var reg 2 * next_state [1:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b0 (
b10 '
b11 &
b1 %
$end
#0
$dumpvars
b0 *
b0 )
0$
0#
0"
0!
$end
#5000
1"
#10000
0"
1#
#15000
1"
#20000
b1 *
0"
1$
#25000
b11 *
b1 )
1"
#30000
0"
#35000
b11 )
1"
#40000
b10 *
0"
0$
#45000
b0 *
b10 )
1"
#50000
1!
b1 *
0"
1$
#55000
b11 *
0!
b1 )
1"
#60000
0"
#65000
b11 )
1"
#70000
b10 *
0"
0$
#75000
b0 *
b10 )
1"
#80000
1!
b1 *
0"
1$
#85000
b11 *
0!
b1 )
1"
#90000
0"
#95000
b11 )
1"
#100000
0"
#105000
1"
#110000
0"
