INFO: [VRFC 10-163] Analyzing VHDL file "D:/DE1-projekt/DE1_projekt/Projekt/Projekt.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DE1-projekt/DE1_projekt/Projekt/Projekt.srcs/sources_1/new/cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt_up_down'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DE1-projekt/DE1_projekt/Projekt/Projekt.srcs/sources_1/new/hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DE1-projekt/DE1_projekt/Projekt/Projekt.srcs/sources_1/new/river_7seg_4digits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'driver_7seg_4digits'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DE1-projekt/DE1_projekt/Projekt/Projekt.srcs/sources_1/new/Door_lock_system.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Door_lock_system'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DE1-projekt/DE1_projekt/Projekt/Projekt.srcs/sim_1/new/tb_door_lock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_door_lock'
