// Seed: 3699404162
module module_0 (
    input  tri0  id_0,
    output tri   id_1,
    input  tri   id_2,
    input  uwire id_3,
    input  wor   id_4,
    output tri1  id_5
);
endmodule
module module_1 #(
    parameter id_0  = 32'd28,
    parameter id_12 = 32'd71
) (
    output supply0 _id_0,
    input wand id_1,
    output supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input uwire id_5
    , id_15,
    output supply0 id_6,
    input wire id_7,
    input wire id_8,
    input supply1 id_9,
    output wand id_10,
    output uwire id_11,
    input wor _id_12,
    input uwire id_13
);
  logic [id_12 : id_0] id_16;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_5,
      id_9,
      id_5,
      id_2
  );
endmodule
