// Seed: 243254919
module module_0 #(
    parameter id_0 = 32'd35,
    parameter id_1 = 32'd86
) (
    input  wor  _id_0#(.id_3(1)),
    output tri1 _id_1
);
  logic [{  id_0  {  id_1  }  } : {  1  ,  -1  }] id_4;
  wire id_5;
endmodule
module module_1 #(
    parameter id_11 = 32'd25
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output reg id_8;
  output wire id_7;
  output wire id_6;
  inout reg id_5;
  output wand id_4;
  input wire id_3;
  input wire id_2;
  output logic [7:0] id_1;
  wire id_10;
  assign id_1[-1 :-1] = 1;
  always @(*);
  parameter id_11 = 1;
  initial begin : LABEL_0
    id_5 <= -1;
  end
  module_0 modCall_1 (
      id_11,
      id_11
  );
  assign modCall_1.id_0 = 0;
  wire id_12;
  for (id_13 = 1'b0 + 1; 1; id_8 = -1) begin : LABEL_1
    logic [-1 : -1] id_14;
    assign id_4 = 1;
    defparam id_11.id_11 = -1;
  end
endmodule
