/*******************************************************************************
**  FILE-NAME: NvM_Cfg.c                                                      **
**                                                                            **
**  MODULE-NAME: AUTOSAR NVRAM Manager Module                                 **
**                                                                            **
**  NOTE: This file is auto generated, do not edit this file manually.        **
**                                                                            **
********************************************************************************

********************************************************************************
**                      Generation Tool Information                           **
********************************************************************************
**  Tool Version: 1.7.0                                                       **
**                                                                            **
**  Change History: Refer log file (use -l option to generate log file)       **
**                                                                            **
********************************************************************************
**                      File Generation Information                           **
*******************************************************************************/
/*
 * INPUT FILE:    Configuration\ECU\Ecud_BswM.arxml
 *                Configuration\ECU\Ecud_Dem.arxml
 *                Configuration\ECU\Ecud_NvM.arxml
 *                Configuration\ECU\Ecud_Os.arxml
 *                Configuration\ECU\Mcal\Ecud_Fee.arxml
 *                Configuration\ECU\Mcal\Ecud_Fls.arxml
 * GENERATED ON: The time-stamp is removed
 */

/*******************************************************************************
**              PRE-JUSTIFICATION BEGIN (MISRA-C RULE CHECKER)                **
*******************************************************************************/
/* polyspace-begin VARIABLE:ALL [Justified:Low] "Not a defect" */
/*
polyspace-begin MISRA-C3:11.4 [Justified:Low] "No Impact of this rule violation (part of the code is verified manually)"
polyspace-begin MISRA-C3:20.1 [Justified:Low] "Implemented according to AUTOSAR specification"
*/

/*******************************************************************************
**                      Include Section                                       **
*******************************************************************************/
#include "NvM_PCTypes.h"
#include "NvM_Cfg.h"
#include "Rte_NvM.h"
#include "Dem_Ram.h"
#include "Mem_Integration.h"
#include "CDD_DataLog.h"
#include "Nml_Integration.h"
#include "Mem_76_Pfls.h"
#include "App_NvM.h"


/*******************************************************************************
**                      Global Data                                           **
*******************************************************************************/
#define NVM_START_SEC_VAR_INIT_8
  #include "MemMap.h"
VAR(uint8, NVM_VAR) NvM_GaaCrcSID[6];
#define NVM_STOP_SEC_VAR_INIT_8
  #include "MemMap.h"

#define NVM_START_SEC_VAR_POWER_ON_CLEARED_8
  #include "MemMap.h"
VAR(uint8, NVM_VAR_POWER_ON_INIT) NvM_GaaDataSetIndex[NVM_NUM_OF_DATASET_BLOCKS];
#define NVM_STOP_SEC_VAR_POWER_ON_CLEARED_8
  #include "MemMap.h"

#define NVM_START_SEC_CONST_16
#include "MemMap.h"

CONST(uint16, NVM_CONST) NvM_GaaReadAll[37] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39};

CONST(uint16, NVM_CONST) NvM_GaaWriteAll[9] = {2, 3, 4, 5, 6, 7, 8, 39, 1};

CONST(uint16, NVM_CONST) NvM_GaaNotReadAll[2] = {10, 11};

CONST(uint16, NVM_CONST) NvM_GaaNotWriteAll[30] = {9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38};
#define NVM_STOP_SEC_CONST_16
#include "MemMap.h"

#define NVM_START_SEC_VAR_NO_INIT_8
#include "MemMap.h"
VAR(uint8, NVM_VAR_NOINIT) NvM_GaaWriteVerificationBuffer[2];
#define NVM_STOP_SEC_VAR_NO_INIT_8
#include "MemMap.h"


#define NVM_START_SEC_CONST_UNSPECIFIED
#include "MemMap.h"

CONST(NvM_BlkDescTbl, NVM_CONST)
          NvM_GaaBlkDescTbl[NVM_TOTAL_NUM_OF_NVRAM_BLOCKS] =
{
  /* NvM 0 - Default_Block_0 */
  {
    /* *pRamBlkData */
    NULL_PTR,

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    NULL_PTR,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x0000,

    /* enBlkMngmntType */
    NVM_BLOCK_NATIVE,

    /* usNvBlkBaseNumber */
    0x0000,

    /* usNvBlkDataLength */
    0x0000,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x0000,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x00,

    /* ucNumOfNvBlks */
    0x00,

    /* ucNumOfRomBlks */
    0x00,

    /* ucMaxNumOfReadRetries */
    0x00,

    /* ucMaxNumOfWriteRetries */
    0x00
  },

  /* NvM 1 - NvMBlock_ConfigID */
  {
    /* *pRamBlkData */
    (void *)&ConfigIDRamBlock,

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    NULL_PTR,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x0001,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x0004,

    /* usNvBlkDataLength */
    0x0002,

    /* usWriteVerificationDataSize */
    0x0002,

    /* usWriteVerificationSteps */
    0x0001,

    /* usBlkParams */
    0x01B1,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x00,

    /* ucMaxNumOfReadRetries */
    0x01,

    /* ucMaxNumOfWriteRetries */
    0x01
  },

  /* NvM 2 - NvMBlock_ManagementBlock */
  {
    /* *pRamBlkData */
    (void *)&Dem_NonVolatileData,

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    NULL_PTR,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x0002,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x0008,

    /* usNvBlkDataLength */
    0x0008,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x00B1,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x00,

    /* ucMaxNumOfReadRetries */
    0x01,

    /* ucMaxNumOfWriteRetries */
    0x01
  },

  /* NvM 3 - NvMBlock_EventStatusNvRamBlock */
  {
    /* *pRamBlkData */
    (void *)&Dem_EventStatusNvRamData,

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    NULL_PTR,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x0003,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x000C,

    /* usNvBlkDataLength */
    0x0001,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x00B1,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x00,

    /* ucMaxNumOfReadRetries */
    0x01,

    /* ucMaxNumOfWriteRetries */
    0x01
  },

  /* NvM 4 - NvMBlock_PrimaryEventMemory0 */
  {
    /* *pRamBlkData */
    (void *)&Dem_PrimaryEventMemory[0],

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    NULL_PTR,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x0004,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x0010,

    /* usNvBlkDataLength */
    0x000C,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x00B1,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x00,

    /* ucMaxNumOfReadRetries */
    0x01,

    /* ucMaxNumOfWriteRetries */
    0x01
  },

  /* NvM 5 - NvMBlock_PrimaryEventMemory1 */
  {
    /* *pRamBlkData */
    (void *)&Dem_PrimaryEventMemory[1],

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    NULL_PTR,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x0005,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x0014,

    /* usNvBlkDataLength */
    0x000C,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x00B1,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x00,

    /* ucMaxNumOfReadRetries */
    0x01,

    /* ucMaxNumOfWriteRetries */
    0x01
  },

  /* NvM 6 - NvMBlock_PrimaryEventMemory2 */
  {
    /* *pRamBlkData */
    (void *)&Dem_PrimaryEventMemory[2],

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    NULL_PTR,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x0006,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x0018,

    /* usNvBlkDataLength */
    0x000C,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x00B1,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x00,

    /* ucMaxNumOfReadRetries */
    0x01,

    /* ucMaxNumOfWriteRetries */
    0x01
  },

  /* NvM 7 - NvMBlock_PrimaryEventMemory3 */
  {
    /* *pRamBlkData */
    (void *)&Dem_PrimaryEventMemory[3],

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    NULL_PTR,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x0007,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x001C,

    /* usNvBlkDataLength */
    0x000C,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x00B1,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x00,

    /* ucMaxNumOfReadRetries */
    0x03,

    /* ucMaxNumOfWriteRetries */
    0x03
  },

  /* NvM 8 - NvMBlock_PrimaryEventMemory4 */
  {
    /* *pRamBlkData */
    (void *)&Dem_PrimaryEventMemory[4],

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    NULL_PTR,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x0008,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x0020,

    /* usNvBlkDataLength */
    0x000C,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x00B1,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x00,

    /* ucMaxNumOfReadRetries */
    0x03,

    /* ucMaxNumOfWriteRetries */
    0x03
  },

  /* NvM 9 - NvMBlock_IntTst_TestBlock1 */
  {
    /* *pRamBlkData */
    (void *)&NvMBlock_IntTst_TestBlock1_Ram_Block,

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    NULL_PTR,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    Rte_Call_NvM_PNJF_NvMBlock_IntTst_TestBlock1_JobFinished,

    /* ddBlockId */
    0x0009,

    /* enBlkMngmntType */
    NVM_BLOCK_NATIVE,

    /* usNvBlkBaseNumber */
    0x0024,

    /* usNvBlkDataLength */
    0x0007,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x0010,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x00,

    /* ucNumOfNvBlks */
    0x01,

    /* ucNumOfRomBlks */
    0x00,

    /* ucMaxNumOfReadRetries */
    0x03,

    /* ucMaxNumOfWriteRetries */
    0x03
  },

  /* NvM 10 - NvMBlock_IntTst_TestBlock2 */
  {
    /* *pRamBlkData */
    NULL_PTR,

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    NULL_PTR,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    Rte_Call_NvM_PNJF_NvMBlock_IntTst_TestBlock2_JobFinished,

    /* ddBlockId */
    0x000A,

    /* enBlkMngmntType */
    NVM_BLOCK_NATIVE,

    /* usNvBlkBaseNumber */
    0x0028,

    /* usNvBlkDataLength */
    0x0007,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x0021,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x01,

    /* ucNumOfRomBlks */
    0x00,

    /* ucMaxNumOfReadRetries */
    0x03,

    /* ucMaxNumOfWriteRetries */
    0x03
  },

  /* NvM 11 - NvMBlock_IntTst_TestBlock3 */
  {
    /* *pRamBlkData */
    NULL_PTR,

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    NULL_PTR,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    Rte_Call_NvM_PNJF_NvMBlock_IntTst_TestBlock3_JobFinished,

    /* ddBlockId */
    0x000B,

    /* enBlkMngmntType */
    NVM_BLOCK_NATIVE,

    /* usNvBlkBaseNumber */
    0x002C,

    /* usNvBlkDataLength */
    0x0002,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x0000,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x00,

    /* ucNumOfNvBlks */
    0x01,

    /* ucNumOfRomBlks */
    0x00,

    /* ucMaxNumOfReadRetries */
    0x03,

    /* ucMaxNumOfWriteRetries */
    0x03
  },

  /* NvM 12 - NvMBlock_ProfileGuestWPCUSM0 */
  {
    /* *pRamBlkData */
    (void *)&NvMBlk_1B_Data[0],

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    (uint8 *)&NvMBlk_1B_Init_0,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x000C,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x0030,

    /* usNvBlkDataLength */
    0x0001,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x0031,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x01,

    /* ucMaxNumOfReadRetries */
    0x03,

    /* ucMaxNumOfWriteRetries */
    0x03
  },

  /* NvM 13 - NvMBlock_ProfileOneWPCUSM0 */
  {
    /* *pRamBlkData */
    (void *)&NvMBlk_1B_Data[1],

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    (uint8 *)&NvMBlk_1B_Init_1,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x000D,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x0034,

    /* usNvBlkDataLength */
    0x0001,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x0031,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x01,

    /* ucMaxNumOfReadRetries */
    0x03,

    /* ucMaxNumOfWriteRetries */
    0x03
  },

  /* NvM 14 - NvMBlock_ProfileTwoWPCUSM0 */
  {
    /* *pRamBlkData */
    (void *)&NvMBlk_1B_Data[2],

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    (uint8 *)&NvMBlk_1B_Init_2,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x000E,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x0038,

    /* usNvBlkDataLength */
    0x0001,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x0031,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x01,

    /* ucMaxNumOfReadRetries */
    0x03,

    /* ucMaxNumOfWriteRetries */
    0x03
  },

  /* NvM 15 - NvMBlock_ProfileThreeWPCUSM0 */
  {
    /* *pRamBlkData */
    (void *)&NvMBlk_1B_Data[3],

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    (uint8 *)&NvMBlk_1B_Init_3,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x000F,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x003C,

    /* usNvBlkDataLength */
    0x0001,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x0031,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x01,

    /* ucMaxNumOfReadRetries */
    0x03,

    /* ucMaxNumOfWriteRetries */
    0x03
  },

  /* NvM 16 - NvMBlock_RWPCUSM0 */
  {
    /* *pRamBlkData */
    (void *)&NvMBlk_1B_Data[4],

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    (uint8 *)&NvMBlk_1B_Init_4,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x0010,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x0040,

    /* usNvBlkDataLength */
    0x0001,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x0031,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x01,

    /* ucMaxNumOfReadRetries */
    0x03,

    /* ucMaxNumOfWriteRetries */
    0x03
  },

  /* NvM 17 - NvMBlock_ProfileGuestWPCUSM1 */
  {
    /* *pRamBlkData */
    (void *)&NvMBlk_1B_Data[5],

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    (uint8 *)&NvMBlk_1B_Init_5,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x0011,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x0044,

    /* usNvBlkDataLength */
    0x0001,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x0031,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x01,

    /* ucMaxNumOfReadRetries */
    0x03,

    /* ucMaxNumOfWriteRetries */
    0x03
  },

  /* NvM 18 - NvMBlock_ProfileOneWPCUSM1 */
  {
    /* *pRamBlkData */
    (void *)&NvMBlk_1B_Data[6],

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    (uint8 *)&NvMBlk_1B_Init_6,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x0012,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x0048,

    /* usNvBlkDataLength */
    0x0001,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x0031,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x01,

    /* ucMaxNumOfReadRetries */
    0x03,

    /* ucMaxNumOfWriteRetries */
    0x03
  },

  /* NvM 19 - NvMBlock_ProfileTwoWPCUSM1 */
  {
    /* *pRamBlkData */
    (void *)&NvMBlk_1B_Data[7],

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    (uint8 *)&NvMBlk_1B_Init_7,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x0013,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x004C,

    /* usNvBlkDataLength */
    0x0001,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x0031,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x01,

    /* ucMaxNumOfReadRetries */
    0x03,

    /* ucMaxNumOfWriteRetries */
    0x03
  },

  /* NvM 20 - NvMBlock_ProfileThreeWPCUSM1 */
  {
    /* *pRamBlkData */
    (void *)&NvMBlk_1B_Data[8],

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    (uint8 *)&NvMBlk_1B_Init_8,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x0014,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x0050,

    /* usNvBlkDataLength */
    0x0001,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x0031,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x01,

    /* ucMaxNumOfReadRetries */
    0x03,

    /* ucMaxNumOfWriteRetries */
    0x03
  },

  /* NvM 21 - NvMBlock_RWPCUSM1 */
  {
    /* *pRamBlkData */
    (void *)&NvMBlk_1B_Data[9],

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    (uint8 *)&NvMBlk_1B_Init_9,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x0015,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x0054,

    /* usNvBlkDataLength */
    0x0001,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x0031,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x01,

    /* ucMaxNumOfReadRetries */
    0x03,

    /* ucMaxNumOfWriteRetries */
    0x03
  },

  /* NvM 22 - NvMBlock_AutoBrightSta */
  {
    /* *pRamBlkData */
    (void *)&NvMBlk_1B_Data[10],

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    (uint8 *)&NvMBlk_1B_Init_10,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x0016,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x0058,

    /* usNvBlkDataLength */
    0x0001,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x0031,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x01,

    /* ucMaxNumOfReadRetries */
    0x03,

    /* ucMaxNumOfWriteRetries */
    0x03
  },

  /* NvM 23 - NvMBlock_PDCReset */
  {
    /* *pRamBlkData */
    (void *)&NvMBlk_1B_Data[11],

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    (uint8 *)&NvMBlk_1B_Init_11,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x0017,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x005C,

    /* usNvBlkDataLength */
    0x0001,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x0031,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x01,

    /* ucMaxNumOfReadRetries */
    0x03,

    /* ucMaxNumOfWriteRetries */
    0x03
  },

  /* NvM 24 - NvMBlock_ANT_Calibration */
  {
    /* *pRamBlkData */
    (void *)&NvMBlk_1B_Data[12],

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    (uint8 *)&NvMBlk_1B_Init_12,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x0018,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x0060,

    /* usNvBlkDataLength */
    0x0001,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x0031,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x01,

    /* ucMaxNumOfReadRetries */
    0x03,

    /* ucMaxNumOfWriteRetries */
    0x03
  },

  /* NvM 25 - NvMBlock_B0BADisableCnt */
  {
    /* *pRamBlkData */
    (void *)&NvMBlk_1B_Data[13],

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    (uint8 *)&NvMBlk_1B_Init_13,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x0019,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x0064,

    /* usNvBlkDataLength */
    0x0001,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x0031,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x01,

    /* ucMaxNumOfReadRetries */
    0x03,

    /* ucMaxNumOfWriteRetries */
    0x03
  },

  /* NvM 26 - NvMBlock_WctReproRequest */
  {
    /* *pRamBlkData */
    (void *)&NvMBlk_1B_Data[14],

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    (uint8 *)&NvMBlk_1B_Init_14,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x001A,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x0068,

    /* usNvBlkDataLength */
    0x0001,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x0031,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x01,

    /* ucMaxNumOfReadRetries */
    0x03,

    /* ucMaxNumOfWriteRetries */
    0x03
  },

  /* NvM 27 - NvMBlock_Flag2 */
  {
    /* *pRamBlkData */
    (void *)&NvMBlk_1B_Data[15],

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    (uint8 *)&NvMBlk_1B_Init_15,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x001B,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x006C,

    /* usNvBlkDataLength */
    0x0001,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x0031,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x01,

    /* ucMaxNumOfReadRetries */
    0x03,

    /* ucMaxNumOfWriteRetries */
    0x03
  },

  /* NvM 28 - NvMBlock_Flag3 */
  {
    /* *pRamBlkData */
    (void *)&NvMBlk_1B_Data[16],

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    (uint8 *)&NvMBlk_1B_Init_16,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x001C,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x0070,

    /* usNvBlkDataLength */
    0x0001,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x0031,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x01,

    /* ucMaxNumOfReadRetries */
    0x03,

    /* ucMaxNumOfWriteRetries */
    0x03
  },

  /* NvM 29 - NvMBlock_Flag4 */
  {
    /* *pRamBlkData */
    (void *)&NvMBlk_1B_Data[17],

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    (uint8 *)&NvMBlk_1B_Init_17,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x001D,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x0074,

    /* usNvBlkDataLength */
    0x0001,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x0031,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x01,

    /* ucMaxNumOfReadRetries */
    0x03,

    /* ucMaxNumOfWriteRetries */
    0x03
  },

  /* NvM 30 - NvMBlock_Flag5 */
  {
    /* *pRamBlkData */
    (void *)&NvMBlk_1B_Data[18],

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    (uint8 *)&NvMBlk_1B_Init_18,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x001E,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x0078,

    /* usNvBlkDataLength */
    0x0001,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x0031,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x01,

    /* ucMaxNumOfReadRetries */
    0x03,

    /* ucMaxNumOfWriteRetries */
    0x03
  },

  /* NvM 31 - NvMBlock_Flag6 */
  {
    /* *pRamBlkData */
    (void *)&NvMBlk_1B_Data[19],

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    (uint8 *)&NvMBlk_1B_Init_19,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x001F,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x007C,

    /* usNvBlkDataLength */
    0x0001,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x0031,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x01,

    /* ucMaxNumOfReadRetries */
    0x03,

    /* ucMaxNumOfWriteRetries */
    0x03
  },

  /* NvM 32 - NvMBlock_ECU_Info */
  {
    /* *pRamBlkData */
    (void *)&NvMBlk_ECU_Info,

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    (uint8 *)&NvMBlkInitSting_ECUINFO,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x0020,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x0080,

    /* usNvBlkDataLength */
    0x0011,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x0031,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x01,

    /* ucMaxNumOfReadRetries */
    0x03,

    /* ucMaxNumOfWriteRetries */
    0x03
  },

  /* NvM 33 - NvMBlock_SerialNum */
  {
    /* *pRamBlkData */
    (void *)&NvMBlk_SerialNum,

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    (uint8 *)&NvMBlkInitSting_SERNUMB,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x0021,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x0084,

    /* usNvBlkDataLength */
    0x000F,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x0031,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x01,

    /* ucMaxNumOfReadRetries */
    0x03,

    /* ucMaxNumOfWriteRetries */
    0x03
  },

  /* NvM 34 - NvMBlock_QRCode */
  {
    /* *pRamBlkData */
    (void *)&NvMBlk_QRCode,

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    (uint8 *)&NvMBlkInitSting_QRCODE,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x0022,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x0088,

    /* usNvBlkDataLength */
    0x0015,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x0031,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x01,

    /* ucMaxNumOfReadRetries */
    0x03,

    /* ucMaxNumOfWriteRetries */
    0x03
  },

  /* NvM 35 - NvMBlock_Array1 */
  {
    /* *pRamBlkData */
    (void *)&NvMBlk_Array1,

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    (uint8 *)&NvMBlkInitSting_Array1,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x0023,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x008C,

    /* usNvBlkDataLength */
    0x0008,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x0031,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x01,

    /* ucMaxNumOfReadRetries */
    0x03,

    /* ucMaxNumOfWriteRetries */
    0x03
  },

  /* NvM 36 - NvMBlock_Array2 */
  {
    /* *pRamBlkData */
    (void *)&NvMBlk_Array2,

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    (uint8 *)&NvMBlkInitSting_Array2,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x0024,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x0090,

    /* usNvBlkDataLength */
    0x0008,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x0031,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x01,

    /* ucMaxNumOfReadRetries */
    0x03,

    /* ucMaxNumOfWriteRetries */
    0x03
  },

  /* NvM 37 - NvMBlock_Array3 */
  {
    /* *pRamBlkData */
    (void *)&NvMBlk_Array3,

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    (uint8 *)&NvMBlkInitSting_Array3,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x0025,

    /* enBlkMngmntType */
    NVM_BLOCK_REDUNDANT,

    /* usNvBlkBaseNumber */
    0x0094,

    /* usNvBlkDataLength */
    0x0008,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x0031,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x02,

    /* ucNumOfRomBlks */
    0x01,

    /* ucMaxNumOfReadRetries */
    0x03,

    /* ucMaxNumOfWriteRetries */
    0x03
  },

  /* NvM 38 - NvMBlock_DataLog */
  {
    /* *pRamBlkData */
    (void *)&DataLog_NvLog,

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    NULL_PTR,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    NULL_PTR,

    /* ddBlockId */
    0x0026,

    /* enBlkMngmntType */
    NVM_BLOCK_NATIVE,

    /* usNvBlkBaseNumber */
    0x0098,

    /* usNvBlkDataLength */
    0x0004,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x0010,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x00,

    /* ucNumOfNvBlks */
    0x01,

    /* ucNumOfRomBlks */
    0x00,

    /* ucMaxNumOfReadRetries */
    0x00,

    /* ucMaxNumOfWriteRetries */
    0x00
  },

  /* NvM 39 - NvMBlock_NmlLog */
  {
    /* *pRamBlkData */
    (void *)&Nml_LogData,

    /* DataSetIndexPos */
    NVM_INVALID_IDX_U8,

    /* *pRomBlkData */
    NULL_PTR,

    /* pNvMInitNotification_BlockId */
    NULL_PTR,

    /* pNvMNotification_BlockId */
    Nml_Callback_Nml_LogData_JobFinished,

    /* ddBlockId */
    0x0027,

    /* enBlkMngmntType */
    NVM_BLOCK_NATIVE,

    /* usNvBlkBaseNumber */
    0x009C,

    /* usNvBlkDataLength */
    0x00C8,

    /* usWriteVerificationDataSize */
    0x0000,

    /* usWriteVerificationSteps */
    0x0000,

    /* usBlkParams */
    0x00B1,

    /* ucNvramDeviceId */
    0x00,

    /* ucCrcLength */
    0x02,

    /* ucNumOfNvBlks */
    0x01,

    /* ucNumOfRomBlks */
    0x00,

    /* ucMaxNumOfReadRetries */
    0x03,

    /* ucMaxNumOfWriteRetries */
    0x03
  }
};

#define NVM_STOP_SEC_CONST_UNSPECIFIED
#include "MemMap.h"


/*******************************************************************************
**                      Function Definitions                                  **
*******************************************************************************/

/*******************************************************************************
**               PRE-JUSTIFICATION END (MISRA-C RULE CHECKER)                 **
*******************************************************************************/
/*
polyspace-end MISRA-C3:11.4 [Justified:Low] "No Impact of this rule violation (part of the code is verified manually)"
polyspace-end MISRA-C3:20.1 [Justified:Low] "Implemented according to AUTOSAR specification"
*/
/* polyspace-end VARIABLE:ALL [Justified:Low] "Not a defect" */

/*******************************************************************************
**                      End of File                                           **
*******************************************************************************/
