<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>asm on Project F</title><link>https://projectf.io/tags/asm/</link><description>Recent content in asm on Project F</description><generator>Hugo -- gohugo.io</generator><language>en-gb</language><lastBuildDate>Mon, 15 Jan 2024 00:00:00 +0000</lastBuildDate><atom:link href="https://projectf.io/tags/asm/index.xml" rel="self" type="application/rss+xml"/><item><title>RISC-V Assembler: Arithmetic</title><link>https://projectf.io/posts/riscv-arithmetic/</link><pubDate>Mon, 15 Jan 2024 00:00:00 +0000</pubDate><guid>https://projectf.io/posts/riscv-arithmetic/</guid><description>&amp;ldquo;RISC architecture is going to change everything.&amp;rdquo; — Acid Burn
In the last few years, we’ve seen an explosion of RISC-V CPU designs, especially on FPGA. Thankfully, RISC-V is also ideal for assembly programming with its compact, easy-to-learn instruction set. This mini-series will help you learn and understand RISC-V instructions and the RISC-V ABI. The first part covers register addition, subtraction, logical operations, shifts, and the often overlooked set instructions.</description></item></channel></rss>