
*** Running vivado
    with args -log system_auto_pc_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_auto_pc_3.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_auto_pc_3.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 285.988 ; gain = 61.434
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 392.953 ; gain = 82.168
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_3' [c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_auto_pc_3/synth/system_auto_pc_3.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_axi_protocol_converter' [c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_axi_protocol_converter' (1#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_3' (2#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_auto_pc_3/synth/system_auto_pc_3.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:01:51 ; elapsed = 00:02:41 . Memory (MB): peak = 512.727 ; gain = 201.941
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:51 ; elapsed = 00:02:43 . Memory (MB): peak = 512.727 ; gain = 201.941
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 636.406 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:16 ; elapsed = 00:03:26 . Memory (MB): peak = 636.406 ; gain = 325.621
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:17 ; elapsed = 00:03:26 . Memory (MB): peak = 636.406 ; gain = 325.621
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:17 ; elapsed = 00:03:26 . Memory (MB): peak = 636.406 ; gain = 325.621
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:17 ; elapsed = 00:03:26 . Memory (MB): peak = 636.406 ; gain = 325.621
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:18 ; elapsed = 00:03:28 . Memory (MB): peak = 636.406 ; gain = 325.621
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:58 ; elapsed = 00:04:10 . Memory (MB): peak = 675.051 ; gain = 364.266
Finished Timing Optimization : Time (s): cpu = 00:02:58 ; elapsed = 00:04:10 . Memory (MB): peak = 676.055 ; gain = 365.270
Finished Technology Mapping : Time (s): cpu = 00:02:58 ; elapsed = 00:04:10 . Memory (MB): peak = 685.195 ; gain = 374.410
Finished IO Insertion : Time (s): cpu = 00:03:00 ; elapsed = 00:04:13 . Memory (MB): peak = 685.195 ; gain = 374.410
Finished Renaming Generated Instances : Time (s): cpu = 00:03:00 ; elapsed = 00:04:13 . Memory (MB): peak = 685.195 ; gain = 374.410
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:00 ; elapsed = 00:04:13 . Memory (MB): peak = 685.195 ; gain = 374.410
Finished Renaming Generated Ports : Time (s): cpu = 00:03:00 ; elapsed = 00:04:13 . Memory (MB): peak = 685.195 ; gain = 374.410
Finished Handling Custom Attributes : Time (s): cpu = 00:03:00 ; elapsed = 00:04:13 . Memory (MB): peak = 685.195 ; gain = 374.410
Finished Renaming Generated Nets : Time (s): cpu = 00:03:00 ; elapsed = 00:04:13 . Memory (MB): peak = 685.195 ; gain = 374.410

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:00 ; elapsed = 00:04:13 . Memory (MB): peak = 685.195 ; gain = 374.410
synth_design: Time (s): cpu = 00:03:04 ; elapsed = 00:04:19 . Memory (MB): peak = 702.789 ; gain = 397.637
