============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.17-s066_1
  Generated on:           Apr 29 2025  03:29:15 pm
  Module:                 alu_wrapper
  Technology libraries:   asap7sc7p5t_AO_LVT_TT_nldm_211120 1.0
                          asap7sc7p5t_INVBUF_LVT_TT_nldm_211120 1.0
                          asap7sc7p5t_OA_LVT_TT_nldm_211120 1.0
                          asap7sc7p5t_SEQ_LVT_TT_nldm_220123 1.0
                          asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120 1.0
                          physical_cells 
                          asap7sc7p5t_AO_LVT_TT_nldm_211120 1.0
                          asap7sc7p5t_INVBUF_LVT_TT_nldm_211120 1.0
                          asap7sc7p5t_OA_LVT_TT_nldm_211120 1.0
                          asap7sc7p5t_SEQ_LVT_TT_nldm_220123 1.0
                          asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120 1.0
                          physical_cells 
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

            Instance                        Module              Cell Count  Cell Area  Net Area   Total Area 
-------------------------------------------------------------------------------------------------------------
alu_wrapper                                                          36854   3067.349     3.990     3071.339 
  alu                           alu                                  36854   3067.349     0.000     3067.349 
    WALLACE_CSA_DUMMY_OP_groupi WALLACE_CSA_DUMMY_OP_group_2           560     46.610     0.000       46.610 
    addinc_add_62_51            add_unsigned_carry                     514     42.781     0.000       42.781 
    bitmanipalu.balu_sll_82_35  shift_left_vlog_unsigned_10508         379     31.545     0.000       31.545 
    sh_srl_83_21                shift_right_vlog_unsigned_978         1838    152.980     0.000      152.980 
