

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>J721E Clock Identifiers &mdash; TISCI User Guide</title>
  

  
  
    <link rel="shortcut icon" href="../../_static/favicon.ico"/>
  

  

  
  
    

  

  
  
    <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  

  
    <link rel="stylesheet" href="../../_static/theme_overrides.css" type="text/css" />
  

  
        <link rel="index" title="Index"
              href="../../genindex.html"/>
        <link rel="search" title="Search" href="../../search.html"/>
    <link rel="top" title="TISCI User Guide" href="../../index.html"/>
        <link rel="up" title="Chapter 5: SoC Family Specific Documentation" href="../index.html"/>
        <link rel="next" title="j721e Board Configuration Resource Assignment Type Descriptions" href="resasg_types.html"/>
        <link rel="prev" title="J721E Devices Descriptions" href="devices.html"/> 

  
  <script src="../../_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav" role="document">
  <header id="tiHeader">
    <div class="top">
      <ul>
        <li id="top_logo">
          <a href="http://www.ti.com">
            <img src="../../_static/img/ti_logo.png"/>
          </a>
        </li>
      </ul>
    </div>
    <div class="nav"></div>
  </header>
  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="../../index.html" class="icon icon-home"> TISCI
          

          
          </a>

          
            
            
              <div class="version">
                19.10.00
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
                <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../1_intro/index.html">Chapter 1: Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../2_tisci_msgs/index.html">Chapter 2: TISCI Message Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../3_boardcfg/index.html">Chapter 3: Board Configuration</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../4_trace/index.html">Chapter 4: Interpreting Trace Data</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Chapter 5: SoC Family Specific Documentation</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../index.html#am6-soc-family">AM6 SoC Family</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../index.html#j721e-soc-family">J721E SoC Family</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="hosts.html">J721E Host Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="devices.html">J721E Devices Descriptions</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">J721E Clock Identifiers</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#clock-for-j721e-device">Clock for J721E Device</a></li>
<li class="toctree-l4"><a class="reference internal" href="#device-wise-clock-id-list-for-j721e-soc">Device wise clock ID list for J721E SoC</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="resasg_types.html">j721e Board Configuration Resource Assignment Type Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="irq_sources.html">j721e Peripheral Interrupt Source Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="irq_dsts.html">j721e Peripheral Interrupt Destination Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="navss.html">j721e Navigator Subsystem Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="sec_proxy.html">J721E Secure Proxy Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="processors.html">J721E Processor Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="firewalls.html">J721E Firewall Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="soc_devgrps.html">J721E Device Group descriptions</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../6_topic_user_guides/index.html">Chapter 6: Topic User Guides</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" role="navigation" aria-label="top navigation">
        <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
        <a href="../../index.html">TISCI</a>
      </nav>


      
      <div class="wy-nav-content">
        <div class="rst-content">
          

 



<div role="navigation" aria-label="breadcrumbs navigation">
  <ul class="wy-breadcrumbs">
    <li><a href="../../index.html">Docs</a> &raquo;</li>
      
          <li><a href="../index.html">Chapter 5: SoC Family Specific Documentation</a> &raquo;</li>
      
    <li>J721E Clock Identifiers</li>
      <li class="wy-breadcrumbs-aside">
        
          
        
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="j721e-clock-identifiers">
<h1>J721E Clock Identifiers<a class="headerlink" href="#j721e-clock-identifiers" title="Permalink to this headline">¶</a></h1>
<div class="section" id="clock-for-j721e-device">
<span id="soc-doc-j721e-public-clks-desc-intro"></span><h2>Clock for J721E Device<a class="headerlink" href="#clock-for-j721e-device" title="Permalink to this headline">¶</a></h2>
<p>This chapter provides information on clock IDs that identify clocks
incoming and outgoing from devices identified via
<a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">device IDs</span></a>
in J721E SoC.</p>
<p>TISCI message Power Management APIs define a device ID and clock ID as
parameters allowing a user to specify granular control of clocks
for a particular SoC subsystem.</p>
</div>
<div class="section" id="device-wise-clock-id-list-for-j721e-soc">
<span id="soc-doc-j721e-public-clks-dev-list"></span><h2>Device wise clock ID list for J721E SoC<a class="headerlink" href="#device-wise-clock-id-list-for-j721e-soc" title="Permalink to this headline">¶</a></h2>
<p>This is an enumerated list of clocks per device ID that can be
controlled via the power management clock APIs</p>
<p>The following table describes functions implemented by clocks</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="73%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Function</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>Input clock</td>
<td>Clock input to the SoC subsystem</td>
</tr>
<tr class="row-odd"><td>Output clock</td>
<td>Clock output from the SoC subsystem</td>
</tr>
<tr class="row-even"><td>Input muxed clock</td>
<td>Clock input to the SoC subsystem, but can choose one of the parent clocks as a clock source</td>
</tr>
<tr class="row-odd"><td>Parent input clock option to XYZ</td>
<td>One of the parent clocks that can be used as a source clock to a input muxed clock</td>
</tr>
</tbody>
</table>
<p>Also note: There are devices which do not have clock information.
These do have chapters in this document associated with them, however, these would be marked as:</p>
<p><strong>This device has no defined clocks.</strong></p>
<p>The chapters corresponding to the devices are organized alphabetically per device name for ease of readability.</p>
<div class="section" id="clocks-for-a72ss0-device">
<span id="soc-doc-j721e-public-clks-a72ss0"></span><h3>Clocks for A72SS0 Device<a class="headerlink" href="#clocks-for-a72ss0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_A72SS0</span></a> (ID = 4)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="49%" />
<col width="27%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_A72SS0_CLUSTER_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-a72ss0-core0-device">
<span id="soc-doc-j721e-public-clks-a72ss0-core0"></span><h3>Clocks for A72SS0_CORE0 Device<a class="headerlink" href="#clocks-for-a72ss0-core0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_A72SS0_CORE0</span></a> (ID = 202)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="55%" />
<col width="23%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_A72SS0_CORE0_PLL_CTRL_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_A72SS0_CORE0_MSMC_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_A72SS0_CORE0_ARM_CLK_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-a72ss0-core1-device">
<span id="soc-doc-j721e-public-clks-a72ss0-core1"></span><h3>Clocks for A72SS0_CORE1 Device<a class="headerlink" href="#clocks-for-a72ss0-core1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_A72SS0_CORE1</span></a> (ID = 203)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="22%" />
<col width="55%" />
<col width="24%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_A72SS0_CORE1_ARM_CLK_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-aasrc0-device">
<span id="soc-doc-j721e-public-clks-aasrc0"></span><h3>Clocks for AASRC0 Device<a class="headerlink" href="#clocks-for-aasrc0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_AASRC0</span></a> (ID = 139)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="50%" />
<col width="40%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_AASRC0_SYS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_AASRC0_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_AASRC0_RX0_SYNC_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_BOARD_0_MCASP0_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_BOARD_0_MCASP1_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_BOARD_0_MCASP2_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_BOARD_0_MCASP3_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_BOARD_0_MCASP4_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_BOARD_0_MCASP5_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_BOARD_0_MCASP6_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_BOARD_0_MCASP7_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_BOARD_0_MCASP8_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_BOARD_0_MCASP9_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_BOARD_0_MCASP10_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>14</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_BOARD_0_MCASP11_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_BOARD_0_MCASP0_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>16</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_BOARD_0_MCASP1_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>17</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_BOARD_0_MCASP2_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>18</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_BOARD_0_MCASP3_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>19</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_BOARD_0_MCASP4_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>20</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_BOARD_0_MCASP5_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>21</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_BOARD_0_MCASP6_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>22</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_BOARD_0_MCASP7_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>23</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_BOARD_0_MCASP8_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>24</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_BOARD_0_MCASP9_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>25</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_BOARD_0_MCASP10_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>26</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_BOARD_0_MCASP11_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>27</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_MCASP_AHCLKO_MUX_OUT0</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>28</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_MCASP_AHCLKO_MUX_OUT1</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>29</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_MCASP_AHCLKO_MUX_OUT2</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>30</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_MCASP_AHCLKO_MUX_OUT3</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>31</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_BOARD_0_MLB0_MLBCLK_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>32</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_BOARD_0_MLB0_MLBCP_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>33</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>34</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>35</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_MCU_ADC_CLK_SEL_OUT0</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>36</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_MCU_ADC_CLK_SEL_OUT1</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>37</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>38</td>
<td>DEV_AASRC0_RX0_SYNC_0_PARENT_BOARD_0_EXT_REFCLK1_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>39</td>
<td>DEV_AASRC0_RX1_SYNC_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>40</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_BOARD_0_MCASP0_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>41</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_BOARD_0_MCASP1_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>42</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_BOARD_0_MCASP2_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>43</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_BOARD_0_MCASP3_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>44</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_BOARD_0_MCASP4_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>45</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_BOARD_0_MCASP5_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>46</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_BOARD_0_MCASP6_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>47</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_BOARD_0_MCASP7_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>48</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_BOARD_0_MCASP8_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>49</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_BOARD_0_MCASP9_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>50</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_BOARD_0_MCASP10_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>51</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_BOARD_0_MCASP11_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>52</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_BOARD_0_MCASP0_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>53</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_BOARD_0_MCASP1_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>54</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_BOARD_0_MCASP2_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>55</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_BOARD_0_MCASP3_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>56</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_BOARD_0_MCASP4_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>57</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_BOARD_0_MCASP5_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>58</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_BOARD_0_MCASP6_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>59</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_BOARD_0_MCASP7_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>60</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_BOARD_0_MCASP8_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>61</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_BOARD_0_MCASP9_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>62</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_BOARD_0_MCASP10_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>63</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_BOARD_0_MCASP11_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>64</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_MCASP_AHCLKO_MUX_OUT0</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>65</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_MCASP_AHCLKO_MUX_OUT1</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>66</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_MCASP_AHCLKO_MUX_OUT2</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>67</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_MCASP_AHCLKO_MUX_OUT3</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>68</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_BOARD_0_MLB0_MLBCLK_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>69</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_BOARD_0_MLB0_MLBCP_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>70</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>71</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>72</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_MCU_ADC_CLK_SEL_OUT0</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>73</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_MCU_ADC_CLK_SEL_OUT1</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>74</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>75</td>
<td>DEV_AASRC0_RX1_SYNC_0_PARENT_BOARD_0_EXT_REFCLK1_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>76</td>
<td>DEV_AASRC0_RX2_SYNC_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>77</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_BOARD_0_MCASP0_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>78</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_BOARD_0_MCASP1_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>79</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_BOARD_0_MCASP2_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>80</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_BOARD_0_MCASP3_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>81</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_BOARD_0_MCASP4_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>82</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_BOARD_0_MCASP5_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>83</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_BOARD_0_MCASP6_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>84</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_BOARD_0_MCASP7_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>85</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_BOARD_0_MCASP8_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>86</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_BOARD_0_MCASP9_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>87</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_BOARD_0_MCASP10_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>88</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_BOARD_0_MCASP11_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>89</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_BOARD_0_MCASP0_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>90</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_BOARD_0_MCASP1_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>91</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_BOARD_0_MCASP2_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>92</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_BOARD_0_MCASP3_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>93</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_BOARD_0_MCASP4_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>94</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_BOARD_0_MCASP5_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>95</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_BOARD_0_MCASP6_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>96</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_BOARD_0_MCASP7_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>97</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_BOARD_0_MCASP8_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>98</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_BOARD_0_MCASP9_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>99</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_BOARD_0_MCASP10_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>100</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_BOARD_0_MCASP11_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>101</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_MCASP_AHCLKO_MUX_OUT0</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>102</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_MCASP_AHCLKO_MUX_OUT1</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>103</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_MCASP_AHCLKO_MUX_OUT2</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>104</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_MCASP_AHCLKO_MUX_OUT3</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>105</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_BOARD_0_MLB0_MLBCLK_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>106</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_BOARD_0_MLB0_MLBCP_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>107</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>108</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>109</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_MCU_ADC_CLK_SEL_OUT0</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>110</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_MCU_ADC_CLK_SEL_OUT1</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>111</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>112</td>
<td>DEV_AASRC0_RX2_SYNC_0_PARENT_BOARD_0_EXT_REFCLK1_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>113</td>
<td>DEV_AASRC0_RX3_SYNC_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>114</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_BOARD_0_MCASP0_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>115</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_BOARD_0_MCASP1_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>116</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_BOARD_0_MCASP2_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>117</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_BOARD_0_MCASP3_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>118</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_BOARD_0_MCASP4_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>119</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_BOARD_0_MCASP5_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>120</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_BOARD_0_MCASP6_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>121</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_BOARD_0_MCASP7_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>122</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_BOARD_0_MCASP8_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>123</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_BOARD_0_MCASP9_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>124</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_BOARD_0_MCASP10_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>125</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_BOARD_0_MCASP11_AFSR_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>126</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_BOARD_0_MCASP0_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>127</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_BOARD_0_MCASP1_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>128</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_BOARD_0_MCASP2_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>129</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_BOARD_0_MCASP3_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>130</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_BOARD_0_MCASP4_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>131</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_BOARD_0_MCASP5_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>132</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_BOARD_0_MCASP6_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>133</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_BOARD_0_MCASP7_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>134</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_BOARD_0_MCASP8_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>135</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_BOARD_0_MCASP9_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>136</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_BOARD_0_MCASP10_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>137</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_BOARD_0_MCASP11_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>138</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_MCASP_AHCLKO_MUX_OUT0</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>139</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_MCASP_AHCLKO_MUX_OUT1</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>140</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_MCASP_AHCLKO_MUX_OUT2</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>141</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_MCASP_AHCLKO_MUX_OUT3</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>142</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_BOARD_0_MLB0_MLBCLK_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>143</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_BOARD_0_MLB0_MLBCP_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>144</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>145</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>146</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_MCU_ADC_CLK_SEL_OUT0</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>147</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_MCU_ADC_CLK_SEL_OUT1</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>148</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>149</td>
<td>DEV_AASRC0_RX3_SYNC_0_PARENT_BOARD_0_EXT_REFCLK1_OUT</td>
<td>Parent input clock option to DEV_AASRC0_RX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>150</td>
<td>DEV_AASRC0_TX0_SYNC_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>151</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_BOARD_0_MCASP0_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>152</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_BOARD_0_MCASP1_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>153</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_BOARD_0_MCASP2_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>154</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_BOARD_0_MCASP3_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>155</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_BOARD_0_MCASP4_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>156</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_BOARD_0_MCASP5_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>157</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_BOARD_0_MCASP6_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>158</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_BOARD_0_MCASP7_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>159</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_BOARD_0_MCASP8_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>160</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_BOARD_0_MCASP9_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>161</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_BOARD_0_MCASP10_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>162</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_BOARD_0_MCASP11_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>163</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_BOARD_0_MCASP0_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>164</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_BOARD_0_MCASP1_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>165</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_BOARD_0_MCASP2_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>166</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_BOARD_0_MCASP3_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>167</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_BOARD_0_MCASP4_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>168</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_BOARD_0_MCASP5_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>169</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_BOARD_0_MCASP6_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>170</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_BOARD_0_MCASP7_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>171</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_BOARD_0_MCASP8_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>172</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_BOARD_0_MCASP9_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>173</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_BOARD_0_MCASP10_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>174</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_BOARD_0_MCASP11_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>175</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_MCASP_AHCLKO_MUX_OUT0</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>176</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_MCASP_AHCLKO_MUX_OUT1</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>177</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_MCASP_AHCLKO_MUX_OUT2</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>178</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_MCASP_AHCLKO_MUX_OUT3</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>179</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_BOARD_0_MLB0_MLBCLK_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>180</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_BOARD_0_MLB0_MLBCP_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>181</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>182</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>183</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_MCU_ADC_CLK_SEL_OUT0</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>184</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_MCU_ADC_CLK_SEL_OUT1</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>185</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-even"><td>186</td>
<td>DEV_AASRC0_TX0_SYNC_0_PARENT_BOARD_0_EXT_REFCLK1_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX0_SYNC_0</td>
</tr>
<tr class="row-odd"><td>187</td>
<td>DEV_AASRC0_TX1_SYNC_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>188</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_BOARD_0_MCASP0_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>189</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_BOARD_0_MCASP1_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>190</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_BOARD_0_MCASP2_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>191</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_BOARD_0_MCASP3_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>192</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_BOARD_0_MCASP4_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>193</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_BOARD_0_MCASP5_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>194</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_BOARD_0_MCASP6_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>195</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_BOARD_0_MCASP7_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>196</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_BOARD_0_MCASP8_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>197</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_BOARD_0_MCASP9_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>198</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_BOARD_0_MCASP10_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>199</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_BOARD_0_MCASP11_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>200</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_BOARD_0_MCASP0_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>201</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_BOARD_0_MCASP1_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>202</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_BOARD_0_MCASP2_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>203</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_BOARD_0_MCASP3_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>204</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_BOARD_0_MCASP4_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>205</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_BOARD_0_MCASP5_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>206</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_BOARD_0_MCASP6_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>207</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_BOARD_0_MCASP7_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>208</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_BOARD_0_MCASP8_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>209</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_BOARD_0_MCASP9_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>210</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_BOARD_0_MCASP10_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>211</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_BOARD_0_MCASP11_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>212</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_MCASP_AHCLKO_MUX_OUT0</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>213</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_MCASP_AHCLKO_MUX_OUT1</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>214</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_MCASP_AHCLKO_MUX_OUT2</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>215</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_MCASP_AHCLKO_MUX_OUT3</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>216</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_BOARD_0_MLB0_MLBCLK_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>217</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_BOARD_0_MLB0_MLBCP_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>218</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>219</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>220</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_MCU_ADC_CLK_SEL_OUT0</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>221</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_MCU_ADC_CLK_SEL_OUT1</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>222</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-odd"><td>223</td>
<td>DEV_AASRC0_TX1_SYNC_0_PARENT_BOARD_0_EXT_REFCLK1_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX1_SYNC_0</td>
</tr>
<tr class="row-even"><td>224</td>
<td>DEV_AASRC0_TX2_SYNC_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>225</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_BOARD_0_MCASP0_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>226</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_BOARD_0_MCASP1_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>227</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_BOARD_0_MCASP2_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>228</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_BOARD_0_MCASP3_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>229</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_BOARD_0_MCASP4_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>230</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_BOARD_0_MCASP5_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>231</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_BOARD_0_MCASP6_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>232</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_BOARD_0_MCASP7_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>233</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_BOARD_0_MCASP8_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>234</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_BOARD_0_MCASP9_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>235</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_BOARD_0_MCASP10_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>236</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_BOARD_0_MCASP11_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>237</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_BOARD_0_MCASP0_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>238</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_BOARD_0_MCASP1_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>239</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_BOARD_0_MCASP2_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>240</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_BOARD_0_MCASP3_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>241</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_BOARD_0_MCASP4_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>242</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_BOARD_0_MCASP5_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>243</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_BOARD_0_MCASP6_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>244</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_BOARD_0_MCASP7_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>245</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_BOARD_0_MCASP8_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>246</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_BOARD_0_MCASP9_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>247</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_BOARD_0_MCASP10_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>248</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_BOARD_0_MCASP11_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>249</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_MCASP_AHCLKO_MUX_OUT0</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>250</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_MCASP_AHCLKO_MUX_OUT1</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>251</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_MCASP_AHCLKO_MUX_OUT2</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>252</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_MCASP_AHCLKO_MUX_OUT3</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>253</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_BOARD_0_MLB0_MLBCLK_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>254</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_BOARD_0_MLB0_MLBCP_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>255</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>256</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>257</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_MCU_ADC_CLK_SEL_OUT0</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>258</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_MCU_ADC_CLK_SEL_OUT1</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>259</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-even"><td>260</td>
<td>DEV_AASRC0_TX2_SYNC_0_PARENT_BOARD_0_EXT_REFCLK1_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX2_SYNC_0</td>
</tr>
<tr class="row-odd"><td>261</td>
<td>DEV_AASRC0_TX3_SYNC_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>262</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_BOARD_0_MCASP0_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>263</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_BOARD_0_MCASP1_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>264</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_BOARD_0_MCASP2_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>265</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_BOARD_0_MCASP3_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>266</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_BOARD_0_MCASP4_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>267</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_BOARD_0_MCASP5_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>268</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_BOARD_0_MCASP6_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>269</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_BOARD_0_MCASP7_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>270</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_BOARD_0_MCASP8_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>271</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_BOARD_0_MCASP9_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>272</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_BOARD_0_MCASP10_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>273</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_BOARD_0_MCASP11_AFSX_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>274</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_BOARD_0_MCASP0_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>275</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_BOARD_0_MCASP1_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>276</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_BOARD_0_MCASP2_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>277</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_BOARD_0_MCASP3_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>278</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_BOARD_0_MCASP4_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>279</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_BOARD_0_MCASP5_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>280</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_BOARD_0_MCASP6_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>281</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_BOARD_0_MCASP7_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>282</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_BOARD_0_MCASP8_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>283</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_BOARD_0_MCASP9_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>284</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_BOARD_0_MCASP10_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>285</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_BOARD_0_MCASP11_AFSX_OUT_DUP0</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>286</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_MCASP_AHCLKO_MUX_OUT0</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>287</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_MCASP_AHCLKO_MUX_OUT1</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>288</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_MCASP_AHCLKO_MUX_OUT2</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>289</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_MCASP_AHCLKO_MUX_OUT3</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>290</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_BOARD_0_MLB0_MLBCLK_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>291</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_BOARD_0_MLB0_MLBCP_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>292</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>293</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>294</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_MCU_ADC_CLK_SEL_OUT0</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>295</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_MCU_ADC_CLK_SEL_OUT1</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-even"><td>296</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
<tr class="row-odd"><td>297</td>
<td>DEV_AASRC0_TX3_SYNC_0_PARENT_BOARD_0_EXT_REFCLK1_OUT</td>
<td>Parent input clock option to DEV_AASRC0_TX3_SYNC_0</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-atl0-device">
<span id="soc-doc-j721e-public-clks-atl0"></span><h3>Clocks for ATL0 Device<a class="headerlink" href="#clocks-for-atl0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_ATL0</span></a> (ID = 2)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="10%" />
<col width="51%" />
<col width="39%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_ATL0_VBUS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_ATL0_ATL_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_ATL0_ATL_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_ATL0_ATL_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_ATL0_ATL_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_ATL0_ATL_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_ATL0_ATL_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_ATL0_ATL_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_ATL0_ATL_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT7_CLK</td>
<td>Parent input clock option to DEV_ATL0_ATL_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_ATL0_ATL_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_ATL0_ATL_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_ATL0_ATL_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</td>
<td>Parent input clock option to DEV_ATL0_ATL_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_ATL0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_ATL0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_ATL0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_ATL0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-board0-device">
<span id="soc-doc-j721e-public-clks-board0"></span><h3>Clocks for BOARD0 Device<a class="headerlink" href="#clocks-for-board0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_BOARD0</span></a> (ID = 157)</p>
<div class="admonition note">
<p class="first admonition-title">Note</p>
<p>BOARD0 is a special device that represents the board on which
the SoC is mounted.</p>
<p>Clocks that are incoming to or outgoing from the SoC are
represented in this section from the <em>perspective of the board</em>.</p>
<p>Function documented here implies:</p>
<table border="1" class="docutils">
<colgroup>
<col width="15%" />
<col width="85%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Function</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>Input clock</td>
<td>Clock is supplied from SoC to the board (It is an output of the SoC)</td>
</tr>
<tr class="row-odd"><td>Output clock</td>
<td>Clock is supplied from board to the SoC (It is an output of the Board and input to the SoC)</td>
</tr>
</tbody>
</table>
<p class="last"><strong>NOTE: Clocks which can be bi-directional are listed as Output clock</strong></p>
</div>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="50%" />
<col width="42%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_BOARD0_SPI0_CLK_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>2</td>
<td>DEV_BOARD0_SPI1_CLK_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_BOARD0_SPI2_CLK_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>6</td>
<td>DEV_BOARD0_SPI3_CLK_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_BOARD0_SPI5_CLK_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>10</td>
<td>DEV_BOARD0_SPI6_CLK_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_BOARD0_SPI7_CLK_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>14</td>
<td>DEV_BOARD0_MCU_SPI0_CLK_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>16</td>
<td>DEV_BOARD0_MCU_SPI1_CLK_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>18</td>
<td>DEV_BOARD0_MCU_OSPI0_CLK_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>19</td>
<td>DEV_BOARD0_MCU_OSPI0_LBCLKO_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>20</td>
<td>DEV_BOARD0_MCU_OSPI0_DQS_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>21</td>
<td>DEV_BOARD0_MCU_OSPI1_CLK_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>22</td>
<td>DEV_BOARD0_MCU_OSPI1_LBCLKO_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>23</td>
<td>DEV_BOARD0_MCU_OSPI1_DQS_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>25</td>
<td>DEV_BOARD0_I2C0_SCL_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>27</td>
<td>DEV_BOARD0_I2C1_SCL_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>29</td>
<td>DEV_BOARD0_I2C2_SCL_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>31</td>
<td>DEV_BOARD0_I2C3_SCL_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>33</td>
<td>DEV_BOARD0_I2C4_SCL_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>35</td>
<td>DEV_BOARD0_I2C5_SCL_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>37</td>
<td>DEV_BOARD0_I2C6_SCL_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>38</td>
<td>DEV_BOARD0_MCU_I2C0_SCL_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>39</td>
<td>DEV_BOARD0_MCU_I2C0_SCL_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>41</td>
<td>DEV_BOARD0_MCU_I2C1_SCL_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>42</td>
<td>DEV_BOARD0_WKUP_I2C0_SCL_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>43</td>
<td>DEV_BOARD0_WKUP_I2C0_SCL_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>44</td>
<td>DEV_BOARD0_I3C0_SCL_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>45</td>
<td>DEV_BOARD0_I3C0_SCL_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>46</td>
<td>DEV_BOARD0_MCU_I3C0_SCL_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>47</td>
<td>DEV_BOARD0_MCU_I3C0_SCL_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>48</td>
<td>DEV_BOARD0_MCU_I3C1_SCL_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>49</td>
<td>DEV_BOARD0_MCU_I3C1_SCL_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>50</td>
<td>DEV_BOARD0_MCU_HYPERBUS0_CK_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>51</td>
<td>DEV_BOARD0_MCU_HYPERBUS0_CKN_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>52</td>
<td>DEV_BOARD0_DSI_TXCLKP_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>53</td>
<td>DEV_BOARD0_DSI_TXCLKN_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>54</td>
<td>DEV_BOARD0_PRG0_MDIO0_MDC_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>55</td>
<td>DEV_BOARD0_PRG0_RGMII1_TXC_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>56</td>
<td>DEV_BOARD0_PRG0_RGMII1_TXC_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>57</td>
<td>DEV_BOARD0_PRG0_RGMII1_RXC_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>58</td>
<td>DEV_BOARD0_PRG0_RGMII2_TXC_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>59</td>
<td>DEV_BOARD0_PRG0_RGMII2_TXC_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>60</td>
<td>DEV_BOARD0_PRG0_RGMII2_RXC_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>61</td>
<td>DEV_BOARD0_PRG1_MDIO0_MDC_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>62</td>
<td>DEV_BOARD0_PRG1_RGMII1_TXC_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>63</td>
<td>DEV_BOARD0_PRG1_RGMII1_TXC_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>64</td>
<td>DEV_BOARD0_PRG1_RGMII1_RXC_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>65</td>
<td>DEV_BOARD0_PRG1_RGMII2_TXC_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>66</td>
<td>DEV_BOARD0_PRG1_RGMII2_TXC_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>67</td>
<td>DEV_BOARD0_PRG1_RGMII2_RXC_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>68</td>
<td>DEV_BOARD0_MDIO0_MDC_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>70</td>
<td>DEV_BOARD0_RGMII3_RXC_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>72</td>
<td>DEV_BOARD0_RGMII4_RXC_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>74</td>
<td>DEV_BOARD0_RGMII5_RXC_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>76</td>
<td>DEV_BOARD0_RGMII6_RXC_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>78</td>
<td>DEV_BOARD0_RGMII7_RXC_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>80</td>
<td>DEV_BOARD0_RGMII8_RXC_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>81</td>
<td>DEV_BOARD0_RMII_REF_CLK_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>82</td>
<td>DEV_BOARD0_CPTS0_RFT_CLK_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>83</td>
<td>DEV_BOARD0_MCU_MDIO0_MDC_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>84</td>
<td>DEV_BOARD0_MCU_RGMII1_TXC_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>85</td>
<td>DEV_BOARD0_MCU_RGMII1_TXC_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>86</td>
<td>DEV_BOARD0_MCU_RGMII1_RXC_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>87</td>
<td>DEV_BOARD0_MCU_RMII1_REF_CLK_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>88</td>
<td>DEV_BOARD0_MCU_CPTS0_RFT_CLK_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>89</td>
<td>DEV_BOARD0_UFS0_REF_CLK_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>91</td>
<td>DEV_BOARD0_DDR0_CK0_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>92</td>
<td>DEV_BOARD0_DDR0_CK0_N_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>99</td>
<td>DEV_BOARD0_MMC0_CLK_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>100</td>
<td>DEV_BOARD0_MMC1_CLK_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>101</td>
<td>DEV_BOARD0_MMC2_CLK_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>102</td>
<td>DEV_BOARD0_GPMC0_CLK_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>103</td>
<td>DEV_BOARD0_GPMC0_CLK_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>104</td>
<td>DEV_BOARD0_GPMC0_FCLK_MUX_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>105</td>
<td>DEV_BOARD0_MLB0_MLBCLK_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>106</td>
<td>DEV_BOARD0_MLB0_MLBCP_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>108</td>
<td>DEV_BOARD0_VPFE0_PCLK_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>109</td>
<td>DEV_BOARD0_VOUT1_PCLK_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>110</td>
<td>DEV_BOARD0_VOUT1_EXTPCLKIN_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>111</td>
<td>DEV_BOARD0_VOUT2_PCLK_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>112</td>
<td>DEV_BOARD0_VOUT2_EXTPCLKIN_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>113</td>
<td>DEV_BOARD0_OBSCLK0_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>114</td>
<td>DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_BOARD0_OBSCLK0_IN</td>
</tr>
<tr class="row-even"><td>115</td>
<td>DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_BOARD0_OBSCLK0_IN</td>
</tr>
<tr class="row-odd"><td>116</td>
<td>DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_BOARD0_OBSCLK0_IN</td>
</tr>
<tr class="row-even"><td>117</td>
<td>DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_BOARD0_OBSCLK0_IN</td>
</tr>
<tr class="row-odd"><td>118</td>
<td>DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_BOARD0_OBSCLK0_IN</td>
</tr>
<tr class="row-even"><td>119</td>
<td>DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV3_16FFT_MAIN_5_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_BOARD0_OBSCLK0_IN</td>
</tr>
<tr class="row-odd"><td>120</td>
<td>DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_6_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_BOARD0_OBSCLK0_IN</td>
</tr>
<tr class="row-even"><td>126</td>
<td>DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_BOARD0_OBSCLK0_IN</td>
</tr>
<tr class="row-odd"><td>127</td>
<td>DEV_BOARD0_OBSCLK0_IN_PARENT_OBSCLK1_MUX_OUT0</td>
<td>Parent input clock option to DEV_BOARD0_OBSCLK0_IN</td>
</tr>
<tr class="row-even"><td>128</td>
<td>DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_BOARD0_OBSCLK0_IN</td>
</tr>
<tr class="row-odd"><td>129</td>
<td>DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_BOARD0_OBSCLK0_IN</td>
</tr>
<tr class="row-even"><td>130</td>
<td>DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_BOARD0_OBSCLK0_IN</td>
</tr>
<tr class="row-odd"><td>131</td>
<td>DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_17_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_BOARD0_OBSCLK0_IN</td>
</tr>
<tr class="row-even"><td>132</td>
<td>DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_18_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_BOARD0_OBSCLK0_IN</td>
</tr>
<tr class="row-odd"><td>133</td>
<td>DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_19_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_BOARD0_OBSCLK0_IN</td>
</tr>
<tr class="row-even"><td>137</td>
<td>DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_23_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_BOARD0_OBSCLK0_IN</td>
</tr>
<tr class="row-odd"><td>138</td>
<td>DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_24_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_BOARD0_OBSCLK0_IN</td>
</tr>
<tr class="row-even"><td>139</td>
<td>DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_25_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_BOARD0_OBSCLK0_IN</td>
</tr>
<tr class="row-odd"><td>140</td>
<td>DEV_BOARD0_OBSCLK0_IN_PARENT_NAVSS512L_MAIN_0_CPTS0_GENF3_0</td>
<td>Parent input clock option to DEV_BOARD0_OBSCLK0_IN</td>
</tr>
<tr class="row-even"><td>141</td>
<td>DEV_BOARD0_OBSCLK0_IN_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK</td>
<td>Parent input clock option to DEV_BOARD0_OBSCLK0_IN</td>
</tr>
<tr class="row-odd"><td>142</td>
<td>DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_LPXOSC_CLKOUT</td>
<td>Parent input clock option to DEV_BOARD0_OBSCLK0_IN</td>
</tr>
<tr class="row-even"><td>143</td>
<td>DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK_DUP0</td>
<td>Parent input clock option to DEV_BOARD0_OBSCLK0_IN</td>
</tr>
<tr class="row-odd"><td>144</td>
<td>DEV_BOARD0_OBSCLK0_IN_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_BOARD0_OBSCLK0_IN</td>
</tr>
<tr class="row-even"><td>145</td>
<td>DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_BOARD0_OBSCLK0_IN</td>
</tr>
<tr class="row-odd"><td>146</td>
<td>DEV_BOARD0_OBSCLK1_IN</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>147</td>
<td>DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV0_16FFT_MAIN_7_HSDIVOUT0_CLK3</td>
<td>Parent input clock option to DEV_BOARD0_OBSCLK1_IN</td>
</tr>
<tr class="row-odd"><td>148</td>
<td>DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV0_16FFT_MAIN_8_HSDIVOUT0_CLK7</td>
<td>Parent input clock option to DEV_BOARD0_OBSCLK1_IN</td>
</tr>
<tr class="row-even"><td>149</td>
<td>DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV3_16FFT_MAIN_13_HSDIVOUT0_CLK3</td>
<td>Parent input clock option to DEV_BOARD0_OBSCLK1_IN</td>
</tr>
<tr class="row-odd"><td>152</td>
<td>DEV_BOARD0_MCU_OBSCLK0_IN</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>153</td>
<td>DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_MCU_OBSCLK_DIV_OUT0</td>
<td>Parent input clock option to DEV_BOARD0_MCU_OBSCLK0_IN</td>
</tr>
<tr class="row-odd"><td>154</td>
<td>DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_BOARD0_MCU_OBSCLK0_IN</td>
</tr>
<tr class="row-even"><td>169</td>
<td>DEV_BOARD0_SYSCLKOUT0_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>170</td>
<td>DEV_BOARD0_MCU_SYSCLKOUT0_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>171</td>
<td>DEV_BOARD0_TRC_CLK_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>172</td>
<td>DEV_BOARD0_CLKOUT_IN</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>173</td>
<td>DEV_BOARD0_CLKOUT_IN_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT0_CLK5</td>
<td>Parent input clock option to DEV_BOARD0_CLKOUT_IN</td>
</tr>
<tr class="row-odd"><td>174</td>
<td>DEV_BOARD0_CLKOUT_IN_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT0_CLK10</td>
<td>Parent input clock option to DEV_BOARD0_CLKOUT_IN</td>
</tr>
<tr class="row-even"><td>175</td>
<td>DEV_BOARD0_MCU_CLKOUT0_IN</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>176</td>
<td>DEV_BOARD0_MCU_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT0_CLK4</td>
<td>Parent input clock option to DEV_BOARD0_MCU_CLKOUT0_IN</td>
</tr>
<tr class="row-even"><td>177</td>
<td>DEV_BOARD0_MCU_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT0_CLK9</td>
<td>Parent input clock option to DEV_BOARD0_MCU_CLKOUT0_IN</td>
</tr>
<tr class="row-odd"><td>178</td>
<td>DEV_BOARD0_LED_CLK_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>179</td>
<td>DEV_BOARD0_EXT_REFCLK1_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>180</td>
<td>DEV_BOARD0_MCU_EXT_REFCLK0_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>181</td>
<td>DEV_BOARD0_HFOSC1_CLK_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>182</td>
<td>DEV_BOARD0_TCK_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>185</td>
<td>DEV_BOARD0_PCIE_REFCLK0P_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>186</td>
<td>DEV_BOARD0_PCIE_REFCLK0N_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>191</td>
<td>DEV_BOARD0_PCIE_REFCLK1P_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>192</td>
<td>DEV_BOARD0_PCIE_REFCLK1N_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>197</td>
<td>DEV_BOARD0_PCIE_REFCLK2P_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>198</td>
<td>DEV_BOARD0_PCIE_REFCLK2N_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>201</td>
<td>DEV_BOARD0_PCIE_REFCLK3P_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>202</td>
<td>DEV_BOARD0_PCIE_REFCLK3N_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>217</td>
<td>DEV_BOARD0_MCASP0_ACLKR_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>218</td>
<td>DEV_BOARD0_MCASP0_ACLKR_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>219</td>
<td>DEV_BOARD0_MCASP0_AFSR_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>220</td>
<td>DEV_BOARD0_MCASP0_ACLKX_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>221</td>
<td>DEV_BOARD0_MCASP0_ACLKX_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>222</td>
<td>DEV_BOARD0_MCASP0_AFSX_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>223</td>
<td>DEV_BOARD0_MCASP1_ACLKR_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>224</td>
<td>DEV_BOARD0_MCASP1_ACLKR_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>225</td>
<td>DEV_BOARD0_MCASP1_AFSR_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>226</td>
<td>DEV_BOARD0_MCASP1_ACLKX_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>227</td>
<td>DEV_BOARD0_MCASP1_ACLKX_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>228</td>
<td>DEV_BOARD0_MCASP1_AFSX_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>229</td>
<td>DEV_BOARD0_MCASP2_ACLKR_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>230</td>
<td>DEV_BOARD0_MCASP2_ACLKR_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>231</td>
<td>DEV_BOARD0_MCASP2_AFSR_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>232</td>
<td>DEV_BOARD0_MCASP2_ACLKX_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>233</td>
<td>DEV_BOARD0_MCASP2_ACLKX_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>234</td>
<td>DEV_BOARD0_MCASP2_AFSX_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>235</td>
<td>DEV_BOARD0_MCASP3_ACLKR_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>236</td>
<td>DEV_BOARD0_MCASP3_ACLKR_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>237</td>
<td>DEV_BOARD0_MCASP3_AFSR_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>238</td>
<td>DEV_BOARD0_MCASP3_ACLKX_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>239</td>
<td>DEV_BOARD0_MCASP3_ACLKX_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>240</td>
<td>DEV_BOARD0_MCASP3_AFSX_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>241</td>
<td>DEV_BOARD0_MCASP4_ACLKR_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>242</td>
<td>DEV_BOARD0_MCASP4_ACLKR_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>243</td>
<td>DEV_BOARD0_MCASP4_AFSR_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>244</td>
<td>DEV_BOARD0_MCASP4_ACLKX_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>245</td>
<td>DEV_BOARD0_MCASP4_ACLKX_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>246</td>
<td>DEV_BOARD0_MCASP4_AFSX_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>247</td>
<td>DEV_BOARD0_MCASP5_ACLKR_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>248</td>
<td>DEV_BOARD0_MCASP5_ACLKR_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>249</td>
<td>DEV_BOARD0_MCASP5_AFSR_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>250</td>
<td>DEV_BOARD0_MCASP5_ACLKX_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>251</td>
<td>DEV_BOARD0_MCASP5_ACLKX_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>252</td>
<td>DEV_BOARD0_MCASP5_AFSX_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>253</td>
<td>DEV_BOARD0_MCASP6_ACLKR_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>254</td>
<td>DEV_BOARD0_MCASP6_ACLKR_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>255</td>
<td>DEV_BOARD0_MCASP6_AFSR_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>256</td>
<td>DEV_BOARD0_MCASP6_ACLKX_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>257</td>
<td>DEV_BOARD0_MCASP6_ACLKX_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>258</td>
<td>DEV_BOARD0_MCASP6_AFSX_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>259</td>
<td>DEV_BOARD0_MCASP7_ACLKR_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>260</td>
<td>DEV_BOARD0_MCASP7_ACLKR_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>261</td>
<td>DEV_BOARD0_MCASP7_AFSR_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>262</td>
<td>DEV_BOARD0_MCASP7_ACLKX_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>263</td>
<td>DEV_BOARD0_MCASP7_ACLKX_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>264</td>
<td>DEV_BOARD0_MCASP7_AFSX_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>265</td>
<td>DEV_BOARD0_MCASP8_ACLKR_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>267</td>
<td>DEV_BOARD0_MCASP8_ACLKR_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>268</td>
<td>DEV_BOARD0_MCASP8_AFSR_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>269</td>
<td>DEV_BOARD0_MCASP8_ACLKX_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>270</td>
<td>DEV_BOARD0_MCASP8_ACLKX_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>271</td>
<td>DEV_BOARD0_MCASP8_AFSX_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>272</td>
<td>DEV_BOARD0_MCASP9_ACLKR_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>273</td>
<td>DEV_BOARD0_MCASP9_ACLKR_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>274</td>
<td>DEV_BOARD0_MCASP9_AFSR_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>275</td>
<td>DEV_BOARD0_MCASP9_ACLKX_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>276</td>
<td>DEV_BOARD0_MCASP9_ACLKX_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>278</td>
<td>DEV_BOARD0_MCASP9_AFSX_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>279</td>
<td>DEV_BOARD0_MCASP10_ACLKR_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>280</td>
<td>DEV_BOARD0_MCASP10_ACLKR_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>281</td>
<td>DEV_BOARD0_MCASP10_AFSR_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>282</td>
<td>DEV_BOARD0_MCASP10_ACLKX_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>283</td>
<td>DEV_BOARD0_MCASP10_ACLKX_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>284</td>
<td>DEV_BOARD0_MCASP10_AFSX_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>285</td>
<td>DEV_BOARD0_MCASP11_ACLKR_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>286</td>
<td>DEV_BOARD0_MCASP11_ACLKR_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>287</td>
<td>DEV_BOARD0_MCASP11_AFSR_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>288</td>
<td>DEV_BOARD0_MCASP11_ACLKX_IN</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>289</td>
<td>DEV_BOARD0_MCASP11_ACLKX_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>290</td>
<td>DEV_BOARD0_MCASP11_AFSX_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>300</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK0_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>301</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>302</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</td>
</tr>
<tr class="row-odd"><td>303</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</td>
</tr>
<tr class="row-even"><td>304</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</td>
</tr>
<tr class="row-odd"><td>305</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_3_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</td>
</tr>
<tr class="row-even"><td>306</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_4_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</td>
</tr>
<tr class="row-odd"><td>307</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_5_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</td>
</tr>
<tr class="row-even"><td>308</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_6_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</td>
</tr>
<tr class="row-odd"><td>309</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_7_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</td>
</tr>
<tr class="row-even"><td>310</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_8_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</td>
</tr>
<tr class="row-odd"><td>311</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_9_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</td>
</tr>
<tr class="row-even"><td>312</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_10_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</td>
</tr>
<tr class="row-odd"><td>313</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_11_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</td>
</tr>
<tr class="row-even"><td>314</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</td>
</tr>
<tr class="row-odd"><td>315</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</td>
</tr>
<tr class="row-even"><td>316</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</td>
</tr>
<tr class="row-odd"><td>317</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_3_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</td>
</tr>
<tr class="row-even"><td>318</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_4_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</td>
</tr>
<tr class="row-odd"><td>319</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_5_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</td>
</tr>
<tr class="row-even"><td>320</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_6_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</td>
</tr>
<tr class="row-odd"><td>321</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_7_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</td>
</tr>
<tr class="row-even"><td>322</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_8_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</td>
</tr>
<tr class="row-odd"><td>323</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_9_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</td>
</tr>
<tr class="row-even"><td>324</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_10_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</td>
</tr>
<tr class="row-odd"><td>325</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_11_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</td>
</tr>
<tr class="row-even"><td>326</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</td>
</tr>
<tr class="row-odd"><td>327</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</td>
</tr>
<tr class="row-even"><td>328</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</td>
</tr>
<tr class="row-odd"><td>329</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</td>
</tr>
<tr class="row-even"><td>330</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</td>
</tr>
<tr class="row-odd"><td>331</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</td>
</tr>
<tr class="row-even"><td>334</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</td>
</tr>
<tr class="row-odd"><td>335</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK1_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>336</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>337</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</td>
</tr>
<tr class="row-even"><td>338</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</td>
</tr>
<tr class="row-odd"><td>339</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</td>
</tr>
<tr class="row-even"><td>340</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_3_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</td>
</tr>
<tr class="row-odd"><td>341</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_4_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</td>
</tr>
<tr class="row-even"><td>342</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_5_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</td>
</tr>
<tr class="row-odd"><td>343</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_6_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</td>
</tr>
<tr class="row-even"><td>344</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_7_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</td>
</tr>
<tr class="row-odd"><td>345</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_8_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</td>
</tr>
<tr class="row-even"><td>346</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_9_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</td>
</tr>
<tr class="row-odd"><td>347</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_10_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</td>
</tr>
<tr class="row-even"><td>348</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_11_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</td>
</tr>
<tr class="row-odd"><td>349</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</td>
</tr>
<tr class="row-even"><td>350</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</td>
</tr>
<tr class="row-odd"><td>351</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</td>
</tr>
<tr class="row-even"><td>352</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_3_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</td>
</tr>
<tr class="row-odd"><td>353</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_4_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</td>
</tr>
<tr class="row-even"><td>354</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_5_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</td>
</tr>
<tr class="row-odd"><td>355</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_6_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</td>
</tr>
<tr class="row-even"><td>356</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_7_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</td>
</tr>
<tr class="row-odd"><td>357</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_8_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</td>
</tr>
<tr class="row-even"><td>358</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_9_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</td>
</tr>
<tr class="row-odd"><td>359</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_10_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</td>
</tr>
<tr class="row-even"><td>360</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_11_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</td>
</tr>
<tr class="row-odd"><td>361</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</td>
</tr>
<tr class="row-even"><td>362</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</td>
</tr>
<tr class="row-odd"><td>363</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</td>
</tr>
<tr class="row-even"><td>364</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</td>
</tr>
<tr class="row-odd"><td>365</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</td>
</tr>
<tr class="row-even"><td>366</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</td>
</tr>
<tr class="row-odd"><td>369</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</td>
</tr>
<tr class="row-even"><td>370</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK2_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>371</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK2_IN</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>372</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK2_IN</td>
</tr>
<tr class="row-odd"><td>373</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK2_IN</td>
</tr>
<tr class="row-even"><td>374</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK2_IN</td>
</tr>
<tr class="row-odd"><td>375</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_3_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK2_IN</td>
</tr>
<tr class="row-even"><td>376</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_4_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK2_IN</td>
</tr>
<tr class="row-odd"><td>377</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_5_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK2_IN</td>
</tr>
<tr class="row-even"><td>378</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_6_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK2_IN</td>
</tr>
<tr class="row-odd"><td>379</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_7_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK2_IN</td>
</tr>
<tr class="row-even"><td>380</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_8_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK2_IN</td>
</tr>
<tr class="row-odd"><td>381</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_9_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK2_IN</td>
</tr>
<tr class="row-even"><td>382</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_10_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK2_IN</td>
</tr>
<tr class="row-odd"><td>383</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_11_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK2_IN</td>
</tr>
<tr class="row-even"><td>384</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK2_IN</td>
</tr>
<tr class="row-odd"><td>385</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK2_IN</td>
</tr>
<tr class="row-even"><td>386</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK2_IN</td>
</tr>
<tr class="row-odd"><td>387</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_3_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK2_IN</td>
</tr>
<tr class="row-even"><td>388</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_4_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK2_IN</td>
</tr>
<tr class="row-odd"><td>389</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_5_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK2_IN</td>
</tr>
<tr class="row-even"><td>390</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_6_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK2_IN</td>
</tr>
<tr class="row-odd"><td>391</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_7_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK2_IN</td>
</tr>
<tr class="row-even"><td>392</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_8_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK2_IN</td>
</tr>
<tr class="row-odd"><td>393</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_9_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK2_IN</td>
</tr>
<tr class="row-even"><td>394</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_10_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK2_IN</td>
</tr>
<tr class="row-odd"><td>395</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_11_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK2_IN</td>
</tr>
<tr class="row-even"><td>396</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK2_IN</td>
</tr>
<tr class="row-odd"><td>397</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK2_IN</td>
</tr>
<tr class="row-even"><td>398</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK2_IN</td>
</tr>
<tr class="row-odd"><td>399</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK2_IN</td>
</tr>
<tr class="row-even"><td>400</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK2_IN</td>
</tr>
<tr class="row-odd"><td>401</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK2_IN</td>
</tr>
<tr class="row-even"><td>404</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK2_IN</td>
</tr>
<tr class="row-odd"><td>405</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK3_OUT</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>406</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK3_IN</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>407</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK3_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK3_IN</td>
</tr>
<tr class="row-even"><td>408</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK3_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK3_IN</td>
</tr>
<tr class="row-odd"><td>409</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK3_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK3_IN</td>
</tr>
<tr class="row-even"><td>410</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK3_IN_PARENT_MCASP_MAIN_3_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK3_IN</td>
</tr>
<tr class="row-odd"><td>411</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK3_IN_PARENT_MCASP_MAIN_4_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK3_IN</td>
</tr>
<tr class="row-even"><td>412</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK3_IN_PARENT_MCASP_MAIN_5_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK3_IN</td>
</tr>
<tr class="row-odd"><td>413</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK3_IN_PARENT_MCASP_MAIN_6_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK3_IN</td>
</tr>
<tr class="row-even"><td>414</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK3_IN_PARENT_MCASP_MAIN_7_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK3_IN</td>
</tr>
<tr class="row-odd"><td>415</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK3_IN_PARENT_MCASP_MAIN_8_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK3_IN</td>
</tr>
<tr class="row-even"><td>416</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK3_IN_PARENT_MCASP_MAIN_9_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK3_IN</td>
</tr>
<tr class="row-odd"><td>417</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK3_IN_PARENT_MCASP_MAIN_10_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK3_IN</td>
</tr>
<tr class="row-even"><td>418</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK3_IN_PARENT_MCASP_MAIN_11_MCASP_AHCLKR_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK3_IN</td>
</tr>
<tr class="row-odd"><td>419</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK3_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK3_IN</td>
</tr>
<tr class="row-even"><td>420</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK3_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK3_IN</td>
</tr>
<tr class="row-odd"><td>421</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK3_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK3_IN</td>
</tr>
<tr class="row-even"><td>422</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK3_IN_PARENT_MCASP_MAIN_3_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK3_IN</td>
</tr>
<tr class="row-odd"><td>423</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK3_IN_PARENT_MCASP_MAIN_4_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK3_IN</td>
</tr>
<tr class="row-even"><td>424</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK3_IN_PARENT_MCASP_MAIN_5_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK3_IN</td>
</tr>
<tr class="row-odd"><td>425</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK3_IN_PARENT_MCASP_MAIN_6_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK3_IN</td>
</tr>
<tr class="row-even"><td>426</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK3_IN_PARENT_MCASP_MAIN_7_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK3_IN</td>
</tr>
<tr class="row-odd"><td>427</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK3_IN_PARENT_MCASP_MAIN_8_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK3_IN</td>
</tr>
<tr class="row-even"><td>428</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK3_IN_PARENT_MCASP_MAIN_9_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK3_IN</td>
</tr>
<tr class="row-odd"><td>429</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK3_IN_PARENT_MCASP_MAIN_10_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK3_IN</td>
</tr>
<tr class="row-even"><td>430</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK3_IN_PARENT_MCASP_MAIN_11_MCASP_AHCLKX_POUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK3_IN</td>
</tr>
<tr class="row-odd"><td>431</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK3_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK3_IN</td>
</tr>
<tr class="row-even"><td>432</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK3_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK3_IN</td>
</tr>
<tr class="row-odd"><td>433</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK3_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK3_IN</td>
</tr>
<tr class="row-even"><td>434</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK3_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK3_IN</td>
</tr>
<tr class="row-odd"><td>435</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK3_IN_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK3_IN</td>
</tr>
<tr class="row-even"><td>436</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK3_IN_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK3_IN</td>
</tr>
<tr class="row-odd"><td>439</td>
<td>DEV_BOARD0_AUDIO_EXT_REFCLK3_IN_PARENT_BOARD_0_AUDIO_EXT_REFCLK3_OUT</td>
<td>Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK3_IN</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-c66ss0-core0-device">
<span id="soc-doc-j721e-public-clks-c66ss0-core0"></span><h3>Clocks for C66SS0_CORE0 Device<a class="headerlink" href="#clocks-for-c66ss0-core0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_C66SS0_CORE0</span></a> (ID = 142)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="20%" />
<col width="57%" />
<col width="23%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_C66SS0_CORE0_GEM_TRC_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_C66SS0_CORE0_GEM_CLK2_OUT_CLK</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-c66ss0-introuter0-device">
<span id="soc-doc-j721e-public-clks-c66ss0-introuter0"></span><h3>Clocks for C66SS0_INTROUTER0 Device<a class="headerlink" href="#clocks-for-c66ss0-introuter0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_C66SS0_INTROUTER0</span></a> (ID = 121)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="56%" />
<col width="23%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_C66SS0_INTROUTER0_INTR_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-c66ss1-core0-device">
<span id="soc-doc-j721e-public-clks-c66ss1-core0"></span><h3>Clocks for C66SS1_CORE0 Device<a class="headerlink" href="#clocks-for-c66ss1-core0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_C66SS1_CORE0</span></a> (ID = 143)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="20%" />
<col width="57%" />
<col width="23%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_C66SS1_CORE0_GEM_TRC_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_C66SS1_CORE0_GEM_CLK2_OUT_CLK</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-c66ss1-introuter0-device">
<span id="soc-doc-j721e-public-clks-c66ss1-introuter0"></span><h3>Clocks for C66SS1_INTROUTER0 Device<a class="headerlink" href="#clocks-for-c66ss1-introuter0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_C66SS1_INTROUTER0</span></a> (ID = 122)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="56%" />
<col width="23%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_C66SS1_INTROUTER0_INTR_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-c71ss0-device">
<span id="soc-doc-j721e-public-clks-c71ss0"></span><h3>Clocks for C71SS0 Device<a class="headerlink" href="#clocks-for-c71ss0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_C71SS0</span></a> (ID = 15)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="50%" />
<col width="26%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_C71SS0_C7X_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_C71SS0_PLL_CTRL_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-c71ss0-mma-device">
<span id="soc-doc-j721e-public-clks-c71ss0-mma"></span><h3>Clocks for C71SS0_MMA Device<a class="headerlink" href="#clocks-for-c71ss0-mma-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_C71SS0_MMA</span></a> (ID = 16)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="22%" />
<col width="54%" />
<col width="24%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_C71SS0_MMA_PLL_CTRL_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_C71SS0_MMA_MMA_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-cmpevent-intrtr0-device">
<span id="soc-doc-j721e-public-clks-cmpevent-intrtr0"></span><h3>Clocks for CMPEVENT_INTRTR0 Device<a class="headerlink" href="#clocks-for-cmpevent-intrtr0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_CMPEVENT_INTRTR0</span></a> (ID = 123)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="55%" />
<col width="23%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_CMPEVENT_INTRTR0_INTR_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-compute-cluster0-cfg-wrap-device">
<span id="soc-doc-j721e-public-clks-compute-cluster0-cfg-wrap"></span><h3>Clocks for COMPUTE_CLUSTER0_CFG_WRAP Device<a class="headerlink" href="#clocks-for-compute-cluster0-cfg-wrap-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_COMPUTE_CLUSTER0_CFG_WRAP</span></a> (ID = 5)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="18%" />
<col width="62%" />
<col width="20%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_COMPUTE_CLUSTER0_CFG_WRAP_CLK4_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-compute-cluster0-clec-device">
<span id="soc-doc-j721e-public-clks-compute-cluster0-clec"></span><h3>Clocks for COMPUTE_CLUSTER0_CLEC Device<a class="headerlink" href="#clocks-for-compute-cluster0-clec-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_COMPUTE_CLUSTER0_CLEC</span></a> (ID = 6)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="20%" />
<col width="59%" />
<col width="21%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_COMPUTE_CLUSTER0_CLEC_CLK4_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_COMPUTE_CLUSTER0_CLEC_CLK1_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-compute-cluster0-core-core-device">
<span id="soc-doc-j721e-public-clks-compute-cluster0-core-core"></span><h3>Clocks for COMPUTE_CLUSTER0_CORE_CORE Device<a class="headerlink" href="#clocks-for-compute-cluster0-core-core-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_COMPUTE_CLUSTER0_CORE_CORE</span></a> (ID = 7)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="17%" />
<col width="65%" />
<col width="18%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_COMPUTE_CLUSTER0_CORE_CORE_PSIL_LEAF_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_COMPUTE_CLUSTER0_CORE_CORE_CLK1_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-compute-cluster0-ddr32ss-emif0-ew-device">
<span id="soc-doc-j721e-public-clks-compute-cluster0-ddr32ss-emif0-ew"></span><h3>Clocks for COMPUTE_CLUSTER0_DDR32SS_EMIF0_EW Device<a class="headerlink" href="#clocks-for-compute-cluster0-ddr32ss-emif0-ew-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_COMPUTE_CLUSTER0_DDR32SS_EMIF0_EW</span></a> (ID = 8)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="15%" />
<col width="70%" />
<col width="16%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_COMPUTE_CLUSTER0_DDR32SS_EMIF0_EW_PLL_CTRL_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_COMPUTE_CLUSTER0_DDR32SS_EMIF0_EW_DDRSS_DDR_PLL_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-compute-cluster0-debug-wrap-device">
<span id="soc-doc-j721e-public-clks-compute-cluster0-debug-wrap"></span><h3>Clocks for COMPUTE_CLUSTER0_DEBUG_WRAP Device<a class="headerlink" href="#clocks-for-compute-cluster0-debug-wrap-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_COMPUTE_CLUSTER0_DEBUG_WRAP</span></a> (ID = 9)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="17%" />
<col width="65%" />
<col width="18%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_COMPUTE_CLUSTER0_DEBUG_WRAP_CLK1_CLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_COMPUTE_CLUSTER0_DEBUG_WRAP_CLK2_CLK_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-compute-cluster0-dmsc-wrap-device">
<span id="soc-doc-j721e-public-clks-compute-cluster0-dmsc-wrap"></span><h3>Clocks for COMPUTE_CLUSTER0_DMSC_WRAP Device<a class="headerlink" href="#clocks-for-compute-cluster0-dmsc-wrap-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_COMPUTE_CLUSTER0_DMSC_WRAP</span></a> (ID = 12)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="17%" />
<col width="64%" />
<col width="19%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_COMPUTE_CLUSTER0_DMSC_WRAP_CLK4_CLK_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-compute-cluster0-en-msmc-domain-device">
<span id="soc-doc-j721e-public-clks-compute-cluster0-en-msmc-domain"></span><h3>Clocks for COMPUTE_CLUSTER0_EN_MSMC_DOMAIN Device<a class="headerlink" href="#clocks-for-compute-cluster0-en-msmc-domain-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_COMPUTE_CLUSTER0_EN_MSMC_DOMAIN</span></a> (ID = 13)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="16%" />
<col width="67%" />
<col width="17%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_COMPUTE_CLUSTER0_EN_MSMC_DOMAIN_MSMC_CLK1_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-compute-cluster0-gic500ss-device">
<span id="soc-doc-j721e-public-clks-compute-cluster0-gic500ss"></span><h3>Clocks for COMPUTE_CLUSTER0_GIC500SS Device<a class="headerlink" href="#clocks-for-compute-cluster0-gic500ss-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_COMPUTE_CLUSTER0_GIC500SS</span></a> (ID = 14)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="18%" />
<col width="62%" />
<col width="20%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_COMPUTE_CLUSTER0_GIC500SS_VCLK_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-compute-cluster0-pbist-wrap-device">
<span id="soc-doc-j721e-public-clks-compute-cluster0-pbist-wrap"></span><h3>Clocks for COMPUTE_CLUSTER0_PBIST_WRAP Device<a class="headerlink" href="#clocks-for-compute-cluster0-pbist-wrap-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_COMPUTE_CLUSTER0_PBIST_WRAP</span></a> (ID = 17)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="16%" />
<col width="67%" />
<col width="17%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_COMPUTE_CLUSTER0_PBIST_WRAP_DIVP_CLK1_CLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_COMPUTE_CLUSTER0_PBIST_WRAP_DIVH_CLK4_CLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_COMPUTE_CLUSTER0_PBIST_WRAP_DIVH_CLK2_CLK_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-compute-cluster-j7es-tb-vdc-main-0-device">
<span id="soc-doc-j721e-public-clks-compute-cluster-j7es-tb-vdc-main-0"></span><h3>Clocks for COMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0 Device<a class="headerlink" href="#clocks-for-compute-cluster-j7es-tb-vdc-main-0-device" title="Permalink to this headline">¶</a></h3>
<p><strong>This device has no defined clocks.</strong></p>
</div>
<div class="section" id="clocks-for-cpsw0-device">
<span id="soc-doc-j721e-public-clks-cpsw0"></span><h3>Clocks for CPSW0 Device<a class="headerlink" href="#clocks-for-cpsw0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_CPSW0</span></a> (ID = 19)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="53%" />
<col width="38%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_CPSW0_GMII3_MT_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_CPSW0_SERDES6_TXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_CPSW0_SERDES8_TXMCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_CPSW0_GMII2_MR_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_CPSW0_SERDES2_TXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_CPSW0_SERDES4_RXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_CPSW0_SERDES7_TXMCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_CPSW0_SERDES7_RXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_CPSW0_SERDES6_REFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_CPSW0_SERDES5_TXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_CPSW0_SERDES5_RXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_CPSW0_GMII4_MT_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_CPSW0_SERDES3_TXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>DEV_CPSW0_SERDES2_REFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>14</td>
<td>DEV_CPSW0_SERDES4_RXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>DEV_CPSW0_SERDES6_RXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>16</td>
<td>DEV_CPSW0_CPTS_RFT_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>17</td>
<td>DEV_CPSW0_CPTS_RFT_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_CPSW0_CPTS_RFT_CLK</td>
</tr>
<tr class="row-even"><td>18</td>
<td>DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK</td>
<td>Parent input clock option to DEV_CPSW0_CPTS_RFT_CLK</td>
</tr>
<tr class="row-odd"><td>19</td>
<td>DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT</td>
<td>Parent input clock option to DEV_CPSW0_CPTS_RFT_CLK</td>
</tr>
<tr class="row-even"><td>20</td>
<td>DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</td>
<td>Parent input clock option to DEV_CPSW0_CPTS_RFT_CLK</td>
</tr>
<tr class="row-odd"><td>21</td>
<td>DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_CPSW0_CPTS_RFT_CLK</td>
</tr>
<tr class="row-even"><td>22</td>
<td>DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</td>
<td>Parent input clock option to DEV_CPSW0_CPTS_RFT_CLK</td>
</tr>
<tr class="row-odd"><td>23</td>
<td>DEV_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B4M4CS_MAIN_0_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_CPSW0_CPTS_RFT_CLK</td>
</tr>
<tr class="row-even"><td>24</td>
<td>DEV_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B4M4CS_MAIN_0_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_CPSW0_CPTS_RFT_CLK</td>
</tr>
<tr class="row-odd"><td>25</td>
<td>DEV_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B4M4CS_MAIN_1_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_CPSW0_CPTS_RFT_CLK</td>
</tr>
<tr class="row-even"><td>26</td>
<td>DEV_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B4M4CS_MAIN_1_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_CPSW0_CPTS_RFT_CLK</td>
</tr>
<tr class="row-odd"><td>27</td>
<td>DEV_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B4M4CS_MAIN_2_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_CPSW0_CPTS_RFT_CLK</td>
</tr>
<tr class="row-even"><td>28</td>
<td>DEV_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B4M4CS_MAIN_2_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_CPSW0_CPTS_RFT_CLK</td>
</tr>
<tr class="row-odd"><td>29</td>
<td>DEV_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B4M4CS_MAIN_3_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_CPSW0_CPTS_RFT_CLK</td>
</tr>
<tr class="row-even"><td>30</td>
<td>DEV_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B4M4CS_MAIN_3_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_CPSW0_CPTS_RFT_CLK</td>
</tr>
<tr class="row-odd"><td>31</td>
<td>DEV_CPSW0_CPTS_RFT_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_CPSW0_CPTS_RFT_CLK</td>
</tr>
<tr class="row-even"><td>32</td>
<td>DEV_CPSW0_CPTS_RFT_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK</td>
<td>Parent input clock option to DEV_CPSW0_CPTS_RFT_CLK</td>
</tr>
<tr class="row-odd"><td>33</td>
<td>DEV_CPSW0_SERDES5_RXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>34</td>
<td>DEV_CPSW0_SERDES5_TXMCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>35</td>
<td>DEV_CPSW0_GMII5_MT_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>36</td>
<td>DEV_CPSW0_SERDES2_RXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>37</td>
<td>DEV_CPSW0_SERDES8_RXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>38</td>
<td>DEV_CPSW0_SERDES1_RXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>39</td>
<td>DEV_CPSW0_SERDES8_RXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>40</td>
<td>DEV_CPSW0_GMII_RFT_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>41</td>
<td>DEV_CPSW0_SERDES3_REFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>42</td>
<td>DEV_CPSW0_RGMII_MHZ_250_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>43</td>
<td>DEV_CPSW0_SERDES7_REFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>44</td>
<td>DEV_CPSW0_GMII6_MT_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>45</td>
<td>DEV_CPSW0_SERDES6_TXMCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>46</td>
<td>DEV_CPSW0_RMII_MHZ_50_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>47</td>
<td>DEV_CPSW0_GMII4_MR_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>48</td>
<td>DEV_CPSW0_SERDES2_TXMCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>49</td>
<td>DEV_CPSW0_RGMII_MHZ_50_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>50</td>
<td>DEV_CPSW0_SERDES4_TXMCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>51</td>
<td>DEV_CPSW0_SERDES3_RXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>52</td>
<td>DEV_CPSW0_GMII8_MT_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>53</td>
<td>DEV_CPSW0_SERDES7_TXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>54</td>
<td>DEV_CPSW0_GMII7_MT_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>55</td>
<td>DEV_CPSW0_GMII7_MR_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>56</td>
<td>DEV_CPSW0_SERDES6_RXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>57</td>
<td>DEV_CPSW0_SERDES3_RXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>58</td>
<td>DEV_CPSW0_SERDES4_REFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>59</td>
<td>DEV_CPSW0_SERDES1_RXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>60</td>
<td>DEV_CPSW0_SERDES1_TXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>61</td>
<td>DEV_CPSW0_GMII6_MR_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>62</td>
<td>DEV_CPSW0_SERDES1_REFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>63</td>
<td>DEV_CPSW0_RGMII_MHZ_5_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>64</td>
<td>DEV_CPSW0_SERDES5_REFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>65</td>
<td>DEV_CPSW0_GMII2_MT_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>66</td>
<td>DEV_CPSW0_SERDES8_TXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>67</td>
<td>DEV_CPSW0_GMII8_MR_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>68</td>
<td>DEV_CPSW0_GMII1_MR_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>69</td>
<td>DEV_CPSW0_SERDES8_REFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>70</td>
<td>DEV_CPSW0_SERDES3_TXMCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>71</td>
<td>DEV_CPSW0_GMII3_MR_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>72</td>
<td>DEV_CPSW0_SERDES1_TXMCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>73</td>
<td>DEV_CPSW0_SERDES7_RXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>74</td>
<td>DEV_CPSW0_GMII5_MR_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>75</td>
<td>DEV_CPSW0_GMII1_MT_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>76</td>
<td>DEV_CPSW0_SERDES2_RXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>77</td>
<td>DEV_CPSW0_SERDES4_TXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>78</td>
<td>DEV_CPSW0_SERDES3_TXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>79</td>
<td>DEV_CPSW0_CPTS_GENF0_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>80</td>
<td>DEV_CPSW0_SERDES5_TXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>81</td>
<td>DEV_CPSW0_SERDES6_TXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>82</td>
<td>DEV_CPSW0_SERDES8_TXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>83</td>
<td>DEV_CPSW0_SERDES1_TXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>84</td>
<td>DEV_CPSW0_SERDES4_TXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>85</td>
<td>DEV_CPSW0_SERDES2_TXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>86</td>
<td>DEV_CPSW0_SERDES7_TXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>87</td>
<td>DEV_CPSW0_MDIO_MDCLK_O_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>89</td>
<td>DEV_CPSW0_CPPI_CLK_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-cpt2-aggr0-device">
<span id="soc-doc-j721e-public-clks-cpt2-aggr0"></span><h3>Clocks for CPT2_AGGR0 Device<a class="headerlink" href="#clocks-for-cpt2-aggr0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_CPT2_AGGR0</span></a> (ID = 20)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="50%" />
<col width="26%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_CPT2_AGGR0_VCLK_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-cpt2-aggr1-device">
<span id="soc-doc-j721e-public-clks-cpt2-aggr1"></span><h3>Clocks for CPT2_AGGR1 Device<a class="headerlink" href="#clocks-for-cpt2-aggr1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_CPT2_AGGR1</span></a> (ID = 21)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="50%" />
<col width="26%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_CPT2_AGGR1_VCLK_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-cpt2-aggr2-device">
<span id="soc-doc-j721e-public-clks-cpt2-aggr2"></span><h3>Clocks for CPT2_AGGR2 Device<a class="headerlink" href="#clocks-for-cpt2-aggr2-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_CPT2_AGGR2</span></a> (ID = 23)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="50%" />
<col width="26%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_CPT2_AGGR2_VCLK_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-csi-psilss0-device">
<span id="soc-doc-j721e-public-clks-csi-psilss0"></span><h3>Clocks for CSI_PSILSS0 Device<a class="headerlink" href="#clocks-for-csi-psilss0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_CSI_PSILSS0</span></a> (ID = 25)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="51%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_CSI_PSILSS0_MAIN_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-csi-rx-if0-device">
<span id="soc-doc-j721e-public-clks-csi-rx-if0"></span><h3>Clocks for CSI_RX_IF0 Device<a class="headerlink" href="#clocks-for-csi-rx-if0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_CSI_RX_IF0</span></a> (ID = 26)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="56%" />
<col width="23%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_CSI_RX_IF0_VBUS_CLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_CSI_RX_IF0_PPI_RX_BYTE_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_CSI_RX_IF0_MAIN_CLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_CSI_RX_IF0_VP_CLK_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-csi-rx-if1-device">
<span id="soc-doc-j721e-public-clks-csi-rx-if1"></span><h3>Clocks for CSI_RX_IF1 Device<a class="headerlink" href="#clocks-for-csi-rx-if1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_CSI_RX_IF1</span></a> (ID = 27)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="56%" />
<col width="23%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_CSI_RX_IF1_VBUS_CLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_CSI_RX_IF1_PPI_RX_BYTE_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_CSI_RX_IF1_MAIN_CLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_CSI_RX_IF1_VP_CLK_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-csi-tx-if0-device">
<span id="soc-doc-j721e-public-clks-csi-tx-if0"></span><h3>Clocks for CSI_TX_IF0 Device<a class="headerlink" href="#clocks-for-csi-tx-if0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_CSI_TX_IF0</span></a> (ID = 28)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="18%" />
<col width="62%" />
<col width="20%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_CSI_TX_IF0_ESC_CLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_CSI_TX_IF0_DPHY_TXBYTECLKHS_CL_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_CSI_TX_IF0_VBUS_CLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_CSI_TX_IF0_MAIN_CLK_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-dcc0-device">
<span id="soc-doc-j721e-public-clks-dcc0"></span><h3>Clocks for DCC0 Device<a class="headerlink" href="#clocks-for-dcc0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_DCC0</span></a> (ID = 30)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="51%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_DCC0_DCC_INPUT10_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_DCC0_DCC_INPUT01_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_DCC0_DCC_CLKSRC2_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_DCC0_DCC_CLKSRC7_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_DCC0_DCC_CLKSRC0_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_DCC0_VBUS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_DCC0_DCC_CLKSRC4_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_DCC0_DCC_CLKSRC1_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_DCC0_DCC_CLKSRC3_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_DCC0_DCC_INPUT00_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_DCC0_DCC_CLKSRC5_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_DCC0_DCC_CLKSRC6_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_DCC0_DCC_INPUT02_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-dcc1-device">
<span id="soc-doc-j721e-public-clks-dcc1"></span><h3>Clocks for DCC1 Device<a class="headerlink" href="#clocks-for-dcc1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_DCC1</span></a> (ID = 31)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="51%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_DCC1_DCC_INPUT10_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_DCC1_DCC_INPUT01_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_DCC1_DCC_CLKSRC2_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_DCC1_DCC_CLKSRC7_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_DCC1_DCC_CLKSRC0_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_DCC1_VBUS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_DCC1_DCC_CLKSRC4_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_DCC1_DCC_CLKSRC1_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_DCC1_DCC_CLKSRC3_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_DCC1_DCC_INPUT00_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_DCC1_DCC_CLKSRC5_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_DCC1_DCC_CLKSRC6_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_DCC1_DCC_INPUT02_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-dcc10-device">
<span id="soc-doc-j721e-public-clks-dcc10"></span><h3>Clocks for DCC10 Device<a class="headerlink" href="#clocks-for-dcc10-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_DCC10</span></a> (ID = 41)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="23%" />
<col width="52%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_DCC10_DCC_INPUT10_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_DCC10_DCC_INPUT01_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_DCC10_DCC_CLKSRC2_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_DCC10_DCC_CLKSRC7_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_DCC10_DCC_CLKSRC0_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_DCC10_VBUS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_DCC10_DCC_CLKSRC4_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_DCC10_DCC_CLKSRC1_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_DCC10_DCC_CLKSRC3_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_DCC10_DCC_INPUT00_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_DCC10_DCC_CLKSRC5_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_DCC10_DCC_CLKSRC6_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_DCC10_DCC_INPUT02_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-dcc11-device">
<span id="soc-doc-j721e-public-clks-dcc11"></span><h3>Clocks for DCC11 Device<a class="headerlink" href="#clocks-for-dcc11-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_DCC11</span></a> (ID = 42)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="23%" />
<col width="52%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_DCC11_DCC_INPUT10_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_DCC11_DCC_INPUT01_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_DCC11_DCC_CLKSRC2_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_DCC11_DCC_CLKSRC7_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_DCC11_DCC_CLKSRC0_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_DCC11_VBUS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_DCC11_DCC_CLKSRC4_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_DCC11_DCC_CLKSRC1_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_DCC11_DCC_CLKSRC3_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_DCC11_DCC_INPUT00_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_DCC11_DCC_CLKSRC5_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_DCC11_DCC_CLKSRC6_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_DCC11_DCC_INPUT02_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-dcc12-device">
<span id="soc-doc-j721e-public-clks-dcc12"></span><h3>Clocks for DCC12 Device<a class="headerlink" href="#clocks-for-dcc12-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_DCC12</span></a> (ID = 43)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="23%" />
<col width="52%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_DCC12_DCC_INPUT10_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_DCC12_DCC_INPUT01_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_DCC12_DCC_CLKSRC2_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_DCC12_DCC_CLKSRC7_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_DCC12_DCC_CLKSRC0_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_DCC12_VBUS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_DCC12_DCC_CLKSRC4_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_DCC12_DCC_CLKSRC1_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_DCC12_DCC_CLKSRC3_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_DCC12_DCC_INPUT00_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_DCC12_DCC_CLKSRC5_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_DCC12_DCC_CLKSRC6_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_DCC12_DCC_INPUT02_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-dcc2-device">
<span id="soc-doc-j721e-public-clks-dcc2"></span><h3>Clocks for DCC2 Device<a class="headerlink" href="#clocks-for-dcc2-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_DCC2</span></a> (ID = 32)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="51%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_DCC2_DCC_INPUT10_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_DCC2_DCC_INPUT01_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_DCC2_DCC_CLKSRC2_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_DCC2_DCC_CLKSRC7_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_DCC2_DCC_CLKSRC0_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_DCC2_VBUS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_DCC2_DCC_CLKSRC4_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_DCC2_DCC_CLKSRC1_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_DCC2_DCC_CLKSRC3_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_DCC2_DCC_INPUT00_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_DCC2_DCC_CLKSRC5_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_DCC2_DCC_CLKSRC6_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_DCC2_DCC_INPUT02_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-dcc3-device">
<span id="soc-doc-j721e-public-clks-dcc3"></span><h3>Clocks for DCC3 Device<a class="headerlink" href="#clocks-for-dcc3-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_DCC3</span></a> (ID = 33)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="51%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_DCC3_DCC_INPUT10_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_DCC3_DCC_INPUT01_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_DCC3_DCC_CLKSRC2_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_DCC3_DCC_CLKSRC7_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_DCC3_DCC_CLKSRC0_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_DCC3_VBUS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_DCC3_DCC_CLKSRC4_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_DCC3_DCC_CLKSRC1_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_DCC3_DCC_CLKSRC3_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_DCC3_DCC_INPUT00_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_DCC3_DCC_CLKSRC5_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_DCC3_DCC_CLKSRC6_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_DCC3_DCC_INPUT02_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-dcc4-device">
<span id="soc-doc-j721e-public-clks-dcc4"></span><h3>Clocks for DCC4 Device<a class="headerlink" href="#clocks-for-dcc4-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_DCC4</span></a> (ID = 34)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="51%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_DCC4_DCC_INPUT10_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_DCC4_DCC_INPUT01_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_DCC4_DCC_CLKSRC2_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_DCC4_DCC_CLKSRC7_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_DCC4_DCC_CLKSRC0_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_DCC4_VBUS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_DCC4_DCC_CLKSRC4_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_DCC4_DCC_CLKSRC1_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_DCC4_DCC_CLKSRC3_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_DCC4_DCC_INPUT00_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_DCC4_DCC_CLKSRC5_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_DCC4_DCC_CLKSRC6_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_DCC4_DCC_INPUT02_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-dcc5-device">
<span id="soc-doc-j721e-public-clks-dcc5"></span><h3>Clocks for DCC5 Device<a class="headerlink" href="#clocks-for-dcc5-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_DCC5</span></a> (ID = 36)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="51%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_DCC5_DCC_INPUT10_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_DCC5_DCC_INPUT01_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_DCC5_DCC_CLKSRC2_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_DCC5_DCC_CLKSRC7_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_DCC5_DCC_CLKSRC0_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_DCC5_VBUS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_DCC5_DCC_CLKSRC4_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_DCC5_DCC_CLKSRC1_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_DCC5_DCC_CLKSRC3_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_DCC5_DCC_INPUT00_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_DCC5_DCC_CLKSRC5_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_DCC5_DCC_CLKSRC6_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_DCC5_DCC_INPUT02_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-dcc6-device">
<span id="soc-doc-j721e-public-clks-dcc6"></span><h3>Clocks for DCC6 Device<a class="headerlink" href="#clocks-for-dcc6-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_DCC6</span></a> (ID = 37)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="51%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_DCC6_DCC_INPUT10_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_DCC6_DCC_INPUT01_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_DCC6_DCC_CLKSRC2_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_DCC6_DCC_CLKSRC7_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_DCC6_DCC_CLKSRC0_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_DCC6_VBUS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_DCC6_DCC_CLKSRC4_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_DCC6_DCC_CLKSRC1_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_DCC6_DCC_CLKSRC3_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_DCC6_DCC_INPUT00_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_DCC6_DCC_CLKSRC5_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_DCC6_DCC_CLKSRC6_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_DCC6_DCC_INPUT02_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-dcc7-device">
<span id="soc-doc-j721e-public-clks-dcc7"></span><h3>Clocks for DCC7 Device<a class="headerlink" href="#clocks-for-dcc7-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_DCC7</span></a> (ID = 38)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="51%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_DCC7_DCC_INPUT10_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_DCC7_DCC_INPUT01_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_DCC7_DCC_CLKSRC2_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_DCC7_DCC_CLKSRC7_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_DCC7_DCC_CLKSRC0_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_DCC7_VBUS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_DCC7_DCC_CLKSRC4_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_DCC7_DCC_CLKSRC1_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_DCC7_DCC_CLKSRC3_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_DCC7_DCC_INPUT00_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_DCC7_DCC_CLKSRC5_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_DCC7_DCC_CLKSRC6_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_DCC7_DCC_INPUT02_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-dcc8-device">
<span id="soc-doc-j721e-public-clks-dcc8"></span><h3>Clocks for DCC8 Device<a class="headerlink" href="#clocks-for-dcc8-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_DCC8</span></a> (ID = 39)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="51%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_DCC8_DCC_INPUT10_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_DCC8_DCC_INPUT01_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_DCC8_DCC_CLKSRC2_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_DCC8_DCC_CLKSRC7_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_DCC8_DCC_CLKSRC0_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_DCC8_VBUS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_DCC8_DCC_CLKSRC4_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_DCC8_DCC_CLKSRC1_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_DCC8_DCC_CLKSRC3_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_DCC8_DCC_INPUT00_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_DCC8_DCC_CLKSRC5_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_DCC8_DCC_CLKSRC6_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_DCC8_DCC_INPUT02_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-dcc9-device">
<span id="soc-doc-j721e-public-clks-dcc9"></span><h3>Clocks for DCC9 Device<a class="headerlink" href="#clocks-for-dcc9-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_DCC9</span></a> (ID = 40)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="51%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_DCC9_DCC_INPUT10_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_DCC9_DCC_INPUT01_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_DCC9_DCC_CLKSRC2_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_DCC9_DCC_CLKSRC7_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_DCC9_DCC_CLKSRC0_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_DCC9_VBUS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_DCC9_DCC_CLKSRC4_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_DCC9_DCC_CLKSRC1_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_DCC9_DCC_CLKSRC3_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_DCC9_DCC_INPUT00_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_DCC9_DCC_CLKSRC5_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_DCC9_DCC_CLKSRC6_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_DCC9_DCC_INPUT02_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-ddr0-device">
<span id="soc-doc-j721e-public-clks-ddr0"></span><h3>Clocks for DDR0 Device<a class="headerlink" href="#clocks-for-ddr0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_DDR0</span></a> (ID = 47)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="22%" />
<col width="52%" />
<col width="26%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_DDR0_DDRSS_VBUS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_DDR0_PLL_CTRL_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_DDR0_DDRSS_DDR_PLL_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_DDR0_DDRSS_CFG_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_DDR0_DDRSS_IO_CK_N_0</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_DDR0_DDRSS_IO_CK_0</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-debugss-wrap0-device">
<span id="soc-doc-j721e-public-clks-debugss-wrap0"></span><h3>Clocks for DEBUGSS_WRAP0 Device<a class="headerlink" href="#clocks-for-debugss-wrap0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_DEBUGSS_WRAP0</span></a> (ID = 304)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="19%" />
<col width="59%" />
<col width="22%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>5</td>
<td>DEV_DEBUGSS_WRAP0_TREXPT_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_DEBUGSS_WRAP0_CORE_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>25</td>
<td>DEV_DEBUGSS_WRAP0_JTAG_TCK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>32</td>
<td>DEV_DEBUGSS_WRAP0_CSTPIU_TRACECLK_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>35</td>
<td>DEV_DEBUGSS_WRAP0_ATB_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-decoder0-device">
<span id="soc-doc-j721e-public-clks-decoder0"></span><h3>Clocks for DECODER0 Device<a class="headerlink" href="#clocks-for-decoder0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_DECODER0</span></a> (ID = 144)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="26%" />
<col width="47%" />
<col width="28%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_DECODER0_SYS_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-dmpac0-sde-0-device">
<span id="soc-doc-j721e-public-clks-dmpac0-sde-0"></span><h3>Clocks for DMPAC0_SDE_0 Device<a class="headerlink" href="#clocks-for-dmpac0-sde-0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_DMPAC0_SDE_0</span></a> (ID = 305)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="26%" />
<col width="47%" />
<col width="28%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_DMPAC0_SDE_0_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-dmpac-top-main-0-device">
<span id="soc-doc-j721e-public-clks-dmpac-top-main-0"></span><h3>Clocks for DMPAC_TOP_MAIN_0 Device<a class="headerlink" href="#clocks-for-dmpac-top-main-0-device" title="Permalink to this headline">¶</a></h3>
<p><strong>This device has no defined clocks.</strong></p>
</div>
<div class="section" id="clocks-for-dmsc-wkup-0-device">
<span id="soc-doc-j721e-public-clks-dmsc-wkup-0"></span><h3>Clocks for DMSC_WKUP_0 Device<a class="headerlink" href="#clocks-for-dmsc-wkup-0-device" title="Permalink to this headline">¶</a></h3>
<p><strong>This device has no defined clocks.</strong></p>
</div>
<div class="section" id="clocks-for-dphy-rx0-device">
<span id="soc-doc-j721e-public-clks-dphy-rx0"></span><h3>Clocks for DPHY_RX0 Device<a class="headerlink" href="#clocks-for-dphy-rx0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_DPHY_RX0</span></a> (ID = 147)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="54%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_DPHY_RX0_MAIN_CLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_DPHY_RX0_PPI_RX_BYTE_CLK</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-dphy-rx1-device">
<span id="soc-doc-j721e-public-clks-dphy-rx1"></span><h3>Clocks for DPHY_RX1 Device<a class="headerlink" href="#clocks-for-dphy-rx1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_DPHY_RX1</span></a> (ID = 148)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="54%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_DPHY_RX1_MAIN_CLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_DPHY_RX1_PPI_RX_BYTE_CLK</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-dphy-tx0-device">
<span id="soc-doc-j721e-public-clks-dphy-tx0"></span><h3>Clocks for DPHY_TX0 Device<a class="headerlink" href="#clocks-for-dphy-tx0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_DPHY_TX0</span></a> (ID = 296)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_DPHY_TX0_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_DPHY_TX0_PSM_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_DPHY_TX0_IP1_PPI_M_TXCLKESC_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_DPHY_TX0_DPHY_REF_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_DPHY_TX0_DPHY_REF_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_DPHY_TX0_DPHY_REF_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_DPHY_TX0_DPHY_REF_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_DPHY_TX0_DPHY_REF_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_DPHY_TX0_DPHY_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_DPHY_TX0_DPHY_REF_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_DPHY_TX0_DPHY_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_DPHY_TX0_DPHY_REF_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_DPHY_TX0_IP1_PPI_TXBYTECLKHS_CL_CLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_DPHY_TX0_IP1_PPI_M_RXCLKESC_CLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_DPHY_TX0_CK_P_0</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_DPHY_TX0_CK_M_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_DPHY_TX0_IP2_PPI_TXBYTECLKHS_CL_CLK</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-dss0-device">
<span id="soc-doc-j721e-public-clks-dss0"></span><h3>Clocks for DSS0 Device<a class="headerlink" href="#clocks-for-dss0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_DSS0</span></a> (ID = 152)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="50%" />
<col width="42%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_DSS0_DSS_FUNC_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_DSS0_DSS_INST0_DPI_0_IN_2X_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_DSS0_DSS_INST0_DPI_0_IN_2X_CLK_PARENT_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_DSS0_DSS_INST0_DPI_0_IN_2X_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_DSS0_DSS_INST0_DPI_0_IN_2X_CLK_PARENT_DPI_1_PCLK_SEL_OUT0</td>
<td>Parent input clock option to DEV_DSS0_DSS_INST0_DPI_0_IN_2X_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_DSS0_DSS_INST0_DPI_1_IN_2X_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_DSS0_DSS_INST0_DPI_1_IN_2X_CLK_PARENT_HSDIV1_16FFT_MAIN_17_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_DSS0_DSS_INST0_DPI_1_IN_2X_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_DSS0_DSS_INST0_DPI_1_IN_2X_CLK_PARENT_DPI0_EXT_CLKSEL_OUT0</td>
<td>Parent input clock option to DEV_DSS0_DSS_INST0_DPI_1_IN_2X_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_DSS0_DSS_INST0_DPI_1_IN_2X_CLK_PARENT_DPI1_EXT_CLKSEL_OUT0</td>
<td>Parent input clock option to DEV_DSS0_DSS_INST0_DPI_1_IN_2X_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_DSS0_DSS_INST0_DPI_1_IN_2X_CLK_PARENT_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_DSS0_DSS_INST0_DPI_1_IN_2X_CLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_DSS0_DSS_INST0_DPI_2_IN_2X_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_DSS0_DSS_INST0_DPI_2_IN_2X_CLK_PARENT_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_DSS0_DSS_INST0_DPI_2_IN_2X_CLK</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_DSS0_DSS_INST0_DPI_2_IN_2X_CLK_PARENT_HSDIV1_16FFT_MAIN_18_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_DSS0_DSS_INST0_DPI_2_IN_2X_CLK</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_DSS0_DSS_INST0_DPI_2_IN_2X_CLK_PARENT_DPI0_EXT_CLKSEL_OUT0</td>
<td>Parent input clock option to DEV_DSS0_DSS_INST0_DPI_2_IN_2X_CLK</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>14</td>
<td>DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK_PARENT_HSDIV1_16FFT_MAIN_16_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK_PARENT_HSDIV1_16FFT_MAIN_17_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK</td>
</tr>
<tr class="row-even"><td>16</td>
<td>DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK_PARENT_HSDIV1_16FFT_MAIN_18_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK</td>
</tr>
<tr class="row-odd"><td>17</td>
<td>DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK_PARENT_DPI0_EXT_CLKSEL_OUT0</td>
<td>Parent input clock option to DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK</td>
</tr>
<tr class="row-even"><td>18</td>
<td>DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK_PARENT_DPI1_EXT_CLKSEL_OUT0</td>
<td>Parent input clock option to DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK</td>
</tr>
<tr class="row-odd"><td>23</td>
<td>DEV_DSS0_DSS_INST0_DPI_0_OUT_CLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>24</td>
<td>DEV_DSS0_DSS_INST0_DPI_0_OUT_2X_CLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>25</td>
<td>DEV_DSS0_DSS_INST0_DPI_1_OUT_CLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>27</td>
<td>DEV_DSS0_DSS_INST0_DPI_2_OUT_CLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>29</td>
<td>DEV_DSS0_DSS_INST0_DPI_3_OUT_CLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>31</td>
<td>DEV_DSS0_DPI0_EXT_CLKSEL</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>32</td>
<td>DEV_DSS0_DPI0_EXT_CLKSEL_PARENT_HSDIV1_16FFT_MAIN_19_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_DSS0_DPI0_EXT_CLKSEL</td>
</tr>
<tr class="row-even"><td>33</td>
<td>DEV_DSS0_DPI0_EXT_CLKSEL_PARENT_BOARD_0_VOUT1_EXTPCLKIN_OUT</td>
<td>Parent input clock option to DEV_DSS0_DPI0_EXT_CLKSEL</td>
</tr>
<tr class="row-odd"><td>34</td>
<td>DEV_DSS0_DPI1_EXT_CLKSEL</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>35</td>
<td>DEV_DSS0_DPI1_EXT_CLKSEL_PARENT_HSDIV1_16FFT_MAIN_23_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_DSS0_DPI1_EXT_CLKSEL</td>
</tr>
<tr class="row-odd"><td>36</td>
<td>DEV_DSS0_DPI1_EXT_CLKSEL_PARENT_BOARD_0_VOUT2_EXTPCLKIN_OUT</td>
<td>Parent input clock option to DEV_DSS0_DPI1_EXT_CLKSEL</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-dss-dsi0-device">
<span id="soc-doc-j721e-public-clks-dss-dsi0"></span><h3>Clocks for DSS_DSI0 Device<a class="headerlink" href="#clocks-for-dss-dsi0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_DSS_DSI0</span></a> (ID = 150)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="19%" />
<col width="61%" />
<col width="20%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_DSS_DSI0_DPHY_0_RX_ESC_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_DSS_DSI0_DPI_0_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_DSS_DSI0_PLL_CTRL_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_DSS_DSI0_PPI_0_TXBYTECLKHS_CL_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_DSS_DSI0_DPHY_0_TX_ESC_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_DSS_DSI0_SYS_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-dss-edp0-device">
<span id="soc-doc-j721e-public-clks-dss-edp0"></span><h3>Clocks for DSS_EDP0 Device<a class="headerlink" href="#clocks-for-dss-edp0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_DSS_EDP0</span></a> (ID = 151)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="22%" />
<col width="53%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_DSS_EDP0_PHY_LN1_TXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_DSS_EDP0_DPI_2_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_DSS_EDP0_PHY_LN2_TXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_DSS_EDP0_PHY_LN0_RXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_DSS_EDP0_PHY_LN2_TXMCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_DSS_EDP0_PHY_LN0_RXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_DSS_EDP0_PHY_LN0_REFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_DSS_EDP0_PHY_LN1_RXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_DSS_EDP0_PHY_LN2_RXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_DSS_EDP0_DPI_4_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_DSS_EDP0_DPI_2_2X_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_DSS_EDP0_PHY_LN0_TXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_DSS_EDP0_PHY_LN2_RXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>DEV_DSS_EDP0_PHY_LN2_REFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>14</td>
<td>DEV_DSS_EDP0_PHY_LN3_REFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>DEV_DSS_EDP0_DPI_5_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>16</td>
<td>DEV_DSS_EDP0_PHY_LN3_RXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>17</td>
<td>DEV_DSS_EDP0_PHY_LN1_REFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>18</td>
<td>DEV_DSS_EDP0_AIF_I2S_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>19</td>
<td>DEV_DSS_EDP0_PHY_LN3_TXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>20</td>
<td>DEV_DSS_EDP0_DPI_3_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>21</td>
<td>DEV_DSS_EDP0_PHY_LN1_RXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>22</td>
<td>DEV_DSS_EDP0_PHY_LN1_TXMCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>23</td>
<td>DEV_DSS_EDP0_PLL_CTRL_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>24</td>
<td>DEV_DSS_EDP0_PHY_LN3_TXMCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>25</td>
<td>DEV_DSS_EDP0_PHY_LN3_RXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>26</td>
<td>DEV_DSS_EDP0_PHY_LN0_TXMCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>27</td>
<td>DEV_DSS_EDP0_PHY_LN2_TXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>28</td>
<td>DEV_DSS_EDP0_PHY_LN3_TXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>29</td>
<td>DEV_DSS_EDP0_PHY_LN0_TXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>30</td>
<td>DEV_DSS_EDP0_PHY_LN1_TXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>36</td>
<td>DEV_DSS_EDP0_DPTX_MOD_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-ecap0-device">
<span id="soc-doc-j721e-public-clks-ecap0"></span><h3>Clocks for ECAP0 Device<a class="headerlink" href="#clocks-for-ecap0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_ECAP0</span></a> (ID = 80)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="44%" />
<col width="29%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_ECAP0_VBUS_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-ecap1-device">
<span id="soc-doc-j721e-public-clks-ecap1"></span><h3>Clocks for ECAP1 Device<a class="headerlink" href="#clocks-for-ecap1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_ECAP1</span></a> (ID = 81)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="44%" />
<col width="29%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_ECAP1_VBUS_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-ecap2-device">
<span id="soc-doc-j721e-public-clks-ecap2"></span><h3>Clocks for ECAP2 Device<a class="headerlink" href="#clocks-for-ecap2-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_ECAP2</span></a> (ID = 82)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="44%" />
<col width="29%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_ECAP2_VBUS_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-ehrpwm0-device">
<span id="soc-doc-j721e-public-clks-ehrpwm0"></span><h3>Clocks for EHRPWM0 Device<a class="headerlink" href="#clocks-for-ehrpwm0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_EHRPWM0</span></a> (ID = 83)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="25%" />
<col width="48%" />
<col width="27%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_EHRPWM0_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-ehrpwm1-device">
<span id="soc-doc-j721e-public-clks-ehrpwm1"></span><h3>Clocks for EHRPWM1 Device<a class="headerlink" href="#clocks-for-ehrpwm1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_EHRPWM1</span></a> (ID = 84)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="25%" />
<col width="48%" />
<col width="27%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_EHRPWM1_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-ehrpwm2-device">
<span id="soc-doc-j721e-public-clks-ehrpwm2"></span><h3>Clocks for EHRPWM2 Device<a class="headerlink" href="#clocks-for-ehrpwm2-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_EHRPWM2</span></a> (ID = 85)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="25%" />
<col width="48%" />
<col width="27%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_EHRPWM2_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-ehrpwm3-device">
<span id="soc-doc-j721e-public-clks-ehrpwm3"></span><h3>Clocks for EHRPWM3 Device<a class="headerlink" href="#clocks-for-ehrpwm3-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_EHRPWM3</span></a> (ID = 86)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="25%" />
<col width="48%" />
<col width="27%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_EHRPWM3_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-ehrpwm4-device">
<span id="soc-doc-j721e-public-clks-ehrpwm4"></span><h3>Clocks for EHRPWM4 Device<a class="headerlink" href="#clocks-for-ehrpwm4-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_EHRPWM4</span></a> (ID = 87)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="25%" />
<col width="48%" />
<col width="27%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_EHRPWM4_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-ehrpwm5-device">
<span id="soc-doc-j721e-public-clks-ehrpwm5"></span><h3>Clocks for EHRPWM5 Device<a class="headerlink" href="#clocks-for-ehrpwm5-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_EHRPWM5</span></a> (ID = 88)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="25%" />
<col width="48%" />
<col width="27%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_EHRPWM5_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-elm0-device">
<span id="soc-doc-j721e-public-clks-elm0"></span><h3>Clocks for ELM0 Device<a class="headerlink" href="#clocks-for-elm0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_ELM0</span></a> (ID = 89)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="44%" />
<col width="29%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_ELM0_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-emif-data-0-vd-device">
<span id="soc-doc-j721e-public-clks-emif-data-0-vd"></span><h3>Clocks for EMIF_DATA_0_VD Device<a class="headerlink" href="#clocks-for-emif-data-0-vd-device" title="Permalink to this headline">¶</a></h3>
<p><strong>This device has no defined clocks.</strong></p>
</div>
<div class="section" id="clocks-for-encoder0-device">
<span id="soc-doc-j721e-public-clks-encoder0"></span><h3>Clocks for ENCODER0 Device<a class="headerlink" href="#clocks-for-encoder0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_ENCODER0</span></a> (ID = 153)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="26%" />
<col width="47%" />
<col width="28%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_ENCODER0_SYS_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-eqep0-device">
<span id="soc-doc-j721e-public-clks-eqep0"></span><h3>Clocks for EQEP0 Device<a class="headerlink" href="#clocks-for-eqep0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_EQEP0</span></a> (ID = 94)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="44%" />
<col width="29%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_EQEP0_VBUS_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-eqep1-device">
<span id="soc-doc-j721e-public-clks-eqep1"></span><h3>Clocks for EQEP1 Device<a class="headerlink" href="#clocks-for-eqep1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_EQEP1</span></a> (ID = 95)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="44%" />
<col width="29%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_EQEP1_VBUS_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-eqep2-device">
<span id="soc-doc-j721e-public-clks-eqep2"></span><h3>Clocks for EQEP2 Device<a class="headerlink" href="#clocks-for-eqep2-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_EQEP2</span></a> (ID = 96)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="44%" />
<col width="29%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_EQEP2_VBUS_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-esm0-device">
<span id="soc-doc-j721e-public-clks-esm0"></span><h3>Clocks for ESM0 Device<a class="headerlink" href="#clocks-for-esm0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_ESM0</span></a> (ID = 97)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="31%" />
<col width="36%" />
<col width="33%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_ESM0_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-fss-mcu-0-device">
<span id="soc-doc-j721e-public-clks-fss-mcu-0"></span><h3>Clocks for FSS_MCU_0 Device<a class="headerlink" href="#clocks-for-fss-mcu-0-device" title="Permalink to this headline">¶</a></h3>
<p><strong>This device has no defined clocks.</strong></p>
</div>
<div class="section" id="clocks-for-gpio0-device">
<span id="soc-doc-j721e-public-clks-gpio0"></span><h3>Clocks for GPIO0 Device<a class="headerlink" href="#clocks-for-gpio0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_GPIO0</span></a> (ID = 105)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="43%" />
<col width="30%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_GPIO0_MMR_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-gpio1-device">
<span id="soc-doc-j721e-public-clks-gpio1"></span><h3>Clocks for GPIO1 Device<a class="headerlink" href="#clocks-for-gpio1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_GPIO1</span></a> (ID = 106)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="43%" />
<col width="30%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_GPIO1_MMR_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-gpio2-device">
<span id="soc-doc-j721e-public-clks-gpio2"></span><h3>Clocks for GPIO2 Device<a class="headerlink" href="#clocks-for-gpio2-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_GPIO2</span></a> (ID = 107)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="43%" />
<col width="30%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_GPIO2_MMR_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-gpio3-device">
<span id="soc-doc-j721e-public-clks-gpio3"></span><h3>Clocks for GPIO3 Device<a class="headerlink" href="#clocks-for-gpio3-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_GPIO3</span></a> (ID = 108)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="43%" />
<col width="30%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_GPIO3_MMR_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-gpio4-device">
<span id="soc-doc-j721e-public-clks-gpio4"></span><h3>Clocks for GPIO4 Device<a class="headerlink" href="#clocks-for-gpio4-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_GPIO4</span></a> (ID = 109)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="43%" />
<col width="30%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_GPIO4_MMR_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-gpio5-device">
<span id="soc-doc-j721e-public-clks-gpio5"></span><h3>Clocks for GPIO5 Device<a class="headerlink" href="#clocks-for-gpio5-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_GPIO5</span></a> (ID = 110)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="43%" />
<col width="30%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_GPIO5_MMR_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-gpio6-device">
<span id="soc-doc-j721e-public-clks-gpio6"></span><h3>Clocks for GPIO6 Device<a class="headerlink" href="#clocks-for-gpio6-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_GPIO6</span></a> (ID = 111)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="43%" />
<col width="30%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_GPIO6_MMR_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-gpio7-device">
<span id="soc-doc-j721e-public-clks-gpio7"></span><h3>Clocks for GPIO7 Device<a class="headerlink" href="#clocks-for-gpio7-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_GPIO7</span></a> (ID = 112)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="43%" />
<col width="30%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_GPIO7_MMR_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-gpiomux-intrtr0-device">
<span id="soc-doc-j721e-public-clks-gpiomux-intrtr0"></span><h3>Clocks for GPIOMUX_INTRTR0 Device<a class="headerlink" href="#clocks-for-gpiomux-intrtr0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_GPIOMUX_INTRTR0</span></a> (ID = 131)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="22%" />
<col width="55%" />
<col width="24%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_GPIOMUX_INTRTR0_INTR_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-gpmc0-device">
<span id="soc-doc-j721e-public-clks-gpmc0"></span><h3>Clocks for GPMC0 Device<a class="headerlink" href="#clocks-for-gpmc0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_GPMC0</span></a> (ID = 115)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="53%" />
<col width="37%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_GPMC0_PI_GPMC_RET_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_GPMC0_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_GPMC0_FUNC_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_GPMC0_FUNC_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_GPMC0_FUNC_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_GPMC0_FUNC_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK5</td>
<td>Parent input clock option to DEV_GPMC0_FUNC_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_GPMC0_FUNC_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK3</td>
<td>Parent input clock option to DEV_GPMC0_FUNC_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_GPMC0_FUNC_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK4</td>
<td>Parent input clock option to DEV_GPMC0_FUNC_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_GPMC0_PO_GPMC_DEV_CLK</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-gpu0-gpucore-0-device">
<span id="soc-doc-j721e-public-clks-gpu0-gpucore-0"></span><h3>Clocks for GPU0_GPUCORE_0 Device<a class="headerlink" href="#clocks-for-gpu0-gpucore-0-device" title="Permalink to this headline">¶</a></h3>
<p><strong>This device has no defined clocks.</strong></p>
</div>
<div class="section" id="clocks-for-gpu0-gpu-0-device">
<span id="soc-doc-j721e-public-clks-gpu0-gpu-0"></span><h3>Clocks for GPU0_GPU_0 Device<a class="headerlink" href="#clocks-for-gpu0-gpu-0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_GPU0_GPU_0</span></a> (ID = 125)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="23%" />
<col width="53%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_GPU0_GPU_0_GPU_PLL_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-gtc0-device">
<span id="soc-doc-j721e-public-clks-gtc0"></span><h3>Clocks for GTC0 Device<a class="headerlink" href="#clocks-for-gtc0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_GTC0</span></a> (ID = 61)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="10%" />
<col width="53%" />
<col width="37%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_GTC0_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_GTC0_GTC_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_GTC0_GTC_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_GTC0_GTC_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_GTC0_GTC_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK</td>
<td>Parent input clock option to DEV_GTC0_GTC_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_GTC0_GTC_CLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT</td>
<td>Parent input clock option to DEV_GTC0_GTC_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_GTC0_GTC_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</td>
<td>Parent input clock option to DEV_GTC0_GTC_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_GTC0_GTC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_GTC0_GTC_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_GTC0_GTC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</td>
<td>Parent input clock option to DEV_GTC0_GTC_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_GTC0_GTC_CLK_PARENT_WIZ16B4M4CS_MAIN_0_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_GTC0_GTC_CLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_GTC0_GTC_CLK_PARENT_WIZ16B4M4CS_MAIN_0_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_GTC0_GTC_CLK</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_GTC0_GTC_CLK_PARENT_WIZ16B4M4CS_MAIN_1_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_GTC0_GTC_CLK</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_GTC0_GTC_CLK_PARENT_WIZ16B4M4CS_MAIN_1_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_GTC0_GTC_CLK</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_GTC0_GTC_CLK_PARENT_WIZ16B4M4CS_MAIN_2_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_GTC0_GTC_CLK</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>DEV_GTC0_GTC_CLK_PARENT_WIZ16B4M4CS_MAIN_2_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_GTC0_GTC_CLK</td>
</tr>
<tr class="row-even"><td>14</td>
<td>DEV_GTC0_GTC_CLK_PARENT_WIZ16B4M4CS_MAIN_3_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_GTC0_GTC_CLK</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>DEV_GTC0_GTC_CLK_PARENT_WIZ16B4M4CS_MAIN_3_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_GTC0_GTC_CLK</td>
</tr>
<tr class="row-even"><td>16</td>
<td>DEV_GTC0_GTC_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_GTC0_GTC_CLK</td>
</tr>
<tr class="row-odd"><td>17</td>
<td>DEV_GTC0_GTC_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK</td>
<td>Parent input clock option to DEV_GTC0_GTC_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-i2c0-device">
<span id="soc-doc-j721e-public-clks-i2c0"></span><h3>Clocks for I2C0 Device<a class="headerlink" href="#clocks-for-i2c0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_I2C0</span></a> (ID = 187)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="44%" />
<col width="29%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_I2C0_PISYS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_I2C0_PISCL_0</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_I2C0_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-i2c1-device">
<span id="soc-doc-j721e-public-clks-i2c1"></span><h3>Clocks for I2C1 Device<a class="headerlink" href="#clocks-for-i2c1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_I2C1</span></a> (ID = 188)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="44%" />
<col width="29%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_I2C1_PISYS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_I2C1_PISCL_0</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_I2C1_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-i2c2-device">
<span id="soc-doc-j721e-public-clks-i2c2"></span><h3>Clocks for I2C2 Device<a class="headerlink" href="#clocks-for-i2c2-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_I2C2</span></a> (ID = 189)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="44%" />
<col width="29%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_I2C2_PISYS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_I2C2_PISCL_0</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_I2C2_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-i2c3-device">
<span id="soc-doc-j721e-public-clks-i2c3"></span><h3>Clocks for I2C3 Device<a class="headerlink" href="#clocks-for-i2c3-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_I2C3</span></a> (ID = 190)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="44%" />
<col width="29%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_I2C3_PISYS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_I2C3_PISCL_0</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_I2C3_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-i2c4-device">
<span id="soc-doc-j721e-public-clks-i2c4"></span><h3>Clocks for I2C4 Device<a class="headerlink" href="#clocks-for-i2c4-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_I2C4</span></a> (ID = 191)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="44%" />
<col width="29%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_I2C4_PISYS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_I2C4_PISCL_0</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_I2C4_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-i2c5-device">
<span id="soc-doc-j721e-public-clks-i2c5"></span><h3>Clocks for I2C5 Device<a class="headerlink" href="#clocks-for-i2c5-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_I2C5</span></a> (ID = 192)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="44%" />
<col width="29%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_I2C5_PISYS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_I2C5_PISCL_0</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_I2C5_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-i2c6-device">
<span id="soc-doc-j721e-public-clks-i2c6"></span><h3>Clocks for I2C6 Device<a class="headerlink" href="#clocks-for-i2c6-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_I2C6</span></a> (ID = 193)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="44%" />
<col width="29%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_I2C6_PISYS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_I2C6_PISCL_0</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_I2C6_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-i3c0-device">
<span id="soc-doc-j721e-public-clks-i3c0"></span><h3>Clocks for I3C0 Device<a class="headerlink" href="#clocks-for-i3c0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_I3C0</span></a> (ID = 116)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="47%" />
<col width="29%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_I3C0_I3C_PCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_I3C0_I3C_SCL_DI</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_I3C0_I3C_SCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_I3C0_I3C_SCL_DO_0</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-j7-lascar-gpu-wrap-main-0-device">
<span id="soc-doc-j721e-public-clks-j7-lascar-gpu-wrap-main-0"></span><h3>Clocks for J7_LASCAR_GPU_WRAP_MAIN_0 Device<a class="headerlink" href="#clocks-for-j7-lascar-gpu-wrap-main-0-device" title="Permalink to this headline">¶</a></h3>
<p><strong>This device has no defined clocks.</strong></p>
</div>
<div class="section" id="clocks-for-k3-c66-corepac-main-0-device">
<span id="soc-doc-j721e-public-clks-k3-c66-corepac-main-0"></span><h3>Clocks for K3_C66_COREPAC_MAIN_0 Device<a class="headerlink" href="#clocks-for-k3-c66-corepac-main-0-device" title="Permalink to this headline">¶</a></h3>
<p><strong>This device has no defined clocks.</strong></p>
</div>
<div class="section" id="clocks-for-k3-c66-corepac-main-1-device">
<span id="soc-doc-j721e-public-clks-k3-c66-corepac-main-1"></span><h3>Clocks for K3_C66_COREPAC_MAIN_1 Device<a class="headerlink" href="#clocks-for-k3-c66-corepac-main-1-device" title="Permalink to this headline">¶</a></h3>
<p><strong>This device has no defined clocks.</strong></p>
</div>
<div class="section" id="clocks-for-led0-device">
<span id="soc-doc-j721e-public-clks-led0"></span><h3>Clocks for LED0 Device<a class="headerlink" href="#clocks-for-led0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_LED0</span></a> (ID = 127)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="43%" />
<col width="30%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_LED0_LED_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_LED0_VBUS_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-main2mcu-lvl-intrtr0-device">
<span id="soc-doc-j721e-public-clks-main2mcu-lvl-intrtr0"></span><h3>Clocks for MAIN2MCU_LVL_INTRTR0 Device<a class="headerlink" href="#clocks-for-main2mcu-lvl-intrtr0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MAIN2MCU_LVL_INTRTR0</span></a> (ID = 128)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="20%" />
<col width="58%" />
<col width="22%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MAIN2MCU_LVL_INTRTR0_INTR_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-main2mcu-pls-intrtr0-device">
<span id="soc-doc-j721e-public-clks-main2mcu-pls-intrtr0"></span><h3>Clocks for MAIN2MCU_PLS_INTRTR0 Device<a class="headerlink" href="#clocks-for-main2mcu-pls-intrtr0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MAIN2MCU_PLS_INTRTR0</span></a> (ID = 130)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="20%" />
<col width="58%" />
<col width="22%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MAIN2MCU_PLS_INTRTR0_INTR_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-main2wkupmcu-vd-device">
<span id="soc-doc-j721e-public-clks-main2wkupmcu-vd"></span><h3>Clocks for MAIN2WKUPMCU_VD Device<a class="headerlink" href="#clocks-for-main2wkupmcu-vd-device" title="Permalink to this headline">¶</a></h3>
<p><strong>This device has no defined clocks.</strong></p>
</div>
<div class="section" id="clocks-for-mcan0-device">
<span id="soc-doc-j721e-public-clks-mcan0"></span><h3>Clocks for MCAN0 Device<a class="headerlink" href="#clocks-for-mcan0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCAN0</span></a> (ID = 156)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCAN0_MCANSS_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCAN0_MCANSS_CCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_MCAN0_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_MCAN0_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCAN0_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCAN0_MCANSS_CCLK_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcan1-device">
<span id="soc-doc-j721e-public-clks-mcan1"></span><h3>Clocks for MCAN1 Device<a class="headerlink" href="#clocks-for-mcan1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCAN1</span></a> (ID = 158)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCAN1_MCANSS_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCAN1_MCANSS_CCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_MCAN1_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_MCAN1_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCAN1_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCAN1_MCANSS_CCLK_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcan10-device">
<span id="soc-doc-j721e-public-clks-mcan10"></span><h3>Clocks for MCAN10 Device<a class="headerlink" href="#clocks-for-mcan10-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCAN10</span></a> (ID = 168)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCAN10_MCANSS_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCAN10_MCANSS_CCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCAN10_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_MCAN10_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCAN10_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_MCAN10_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCAN10_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCAN10_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MCAN10_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCAN10_MCANSS_CCLK_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcan11-device">
<span id="soc-doc-j721e-public-clks-mcan11"></span><h3>Clocks for MCAN11 Device<a class="headerlink" href="#clocks-for-mcan11-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCAN11</span></a> (ID = 169)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCAN11_MCANSS_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCAN11_MCANSS_CCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCAN11_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_MCAN11_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCAN11_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_MCAN11_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCAN11_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCAN11_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MCAN11_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCAN11_MCANSS_CCLK_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcan12-device">
<span id="soc-doc-j721e-public-clks-mcan12"></span><h3>Clocks for MCAN12 Device<a class="headerlink" href="#clocks-for-mcan12-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCAN12</span></a> (ID = 170)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCAN12_MCANSS_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCAN12_MCANSS_CCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCAN12_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_MCAN12_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCAN12_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_MCAN12_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCAN12_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCAN12_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MCAN12_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCAN12_MCANSS_CCLK_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcan13-device">
<span id="soc-doc-j721e-public-clks-mcan13"></span><h3>Clocks for MCAN13 Device<a class="headerlink" href="#clocks-for-mcan13-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCAN13</span></a> (ID = 171)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCAN13_MCANSS_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCAN13_MCANSS_CCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCAN13_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_MCAN13_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCAN13_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_MCAN13_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCAN13_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCAN13_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MCAN13_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCAN13_MCANSS_CCLK_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcan2-device">
<span id="soc-doc-j721e-public-clks-mcan2"></span><h3>Clocks for MCAN2 Device<a class="headerlink" href="#clocks-for-mcan2-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCAN2</span></a> (ID = 160)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCAN2_MCANSS_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCAN2_MCANSS_CCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCAN2_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_MCAN2_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCAN2_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_MCAN2_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCAN2_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCAN2_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MCAN2_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCAN2_MCANSS_CCLK_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcan3-device">
<span id="soc-doc-j721e-public-clks-mcan3"></span><h3>Clocks for MCAN3 Device<a class="headerlink" href="#clocks-for-mcan3-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCAN3</span></a> (ID = 161)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCAN3_MCANSS_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCAN3_MCANSS_CCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCAN3_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_MCAN3_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCAN3_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_MCAN3_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCAN3_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCAN3_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MCAN3_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCAN3_MCANSS_CCLK_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcan4-device">
<span id="soc-doc-j721e-public-clks-mcan4"></span><h3>Clocks for MCAN4 Device<a class="headerlink" href="#clocks-for-mcan4-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCAN4</span></a> (ID = 162)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCAN4_MCANSS_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCAN4_MCANSS_CCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCAN4_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_MCAN4_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCAN4_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_MCAN4_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCAN4_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCAN4_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MCAN4_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCAN4_MCANSS_CCLK_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcan5-device">
<span id="soc-doc-j721e-public-clks-mcan5"></span><h3>Clocks for MCAN5 Device<a class="headerlink" href="#clocks-for-mcan5-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCAN5</span></a> (ID = 163)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCAN5_MCANSS_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCAN5_MCANSS_CCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCAN5_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_MCAN5_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCAN5_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_MCAN5_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCAN5_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCAN5_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MCAN5_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCAN5_MCANSS_CCLK_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcan6-device">
<span id="soc-doc-j721e-public-clks-mcan6"></span><h3>Clocks for MCAN6 Device<a class="headerlink" href="#clocks-for-mcan6-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCAN6</span></a> (ID = 164)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCAN6_MCANSS_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCAN6_MCANSS_CCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCAN6_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_MCAN6_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCAN6_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_MCAN6_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCAN6_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCAN6_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MCAN6_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCAN6_MCANSS_CCLK_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcan7-device">
<span id="soc-doc-j721e-public-clks-mcan7"></span><h3>Clocks for MCAN7 Device<a class="headerlink" href="#clocks-for-mcan7-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCAN7</span></a> (ID = 165)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCAN7_MCANSS_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCAN7_MCANSS_CCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCAN7_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_MCAN7_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCAN7_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_MCAN7_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCAN7_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCAN7_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MCAN7_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCAN7_MCANSS_CCLK_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcan8-device">
<span id="soc-doc-j721e-public-clks-mcan8"></span><h3>Clocks for MCAN8 Device<a class="headerlink" href="#clocks-for-mcan8-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCAN8</span></a> (ID = 166)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCAN8_MCANSS_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCAN8_MCANSS_CCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCAN8_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_MCAN8_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCAN8_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_MCAN8_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCAN8_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCAN8_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MCAN8_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCAN8_MCANSS_CCLK_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcan9-device">
<span id="soc-doc-j721e-public-clks-mcan9"></span><h3>Clocks for MCAN9 Device<a class="headerlink" href="#clocks-for-mcan9-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCAN9</span></a> (ID = 167)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCAN9_MCANSS_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCAN9_MCANSS_CCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCAN9_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_MCAN9_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCAN9_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_MCAN9_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCAN9_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCAN9_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MCAN9_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCAN9_MCANSS_CCLK_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcasp0-device">
<span id="soc-doc-j721e-public-clks-mcasp0"></span><h3>Clocks for MCASP0 Device<a class="headerlink" href="#clocks-for-mcasp0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCASP0</span></a> (ID = 174)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCASP0_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCASP0_AUX_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCASP0_AUX_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_MCASP0_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCASP0_AUX_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_MCASP0_AUX_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCASP0_AUX_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_MCASP0_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>6</td>
<td>DEV_MCASP0_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP0_AUX_CLK</td>
</tr>
<tr class="row-even"><td>7</td>
<td>DEV_MCASP0_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP0_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>8</td>
<td>DEV_MCASP0_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP0_AUX_CLK</td>
</tr>
<tr class="row-even"><td>9</td>
<td>DEV_MCASP0_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP0_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>10</td>
<td>DEV_MCASP0_MCASP_ACLKX_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>11</td>
<td>DEV_MCASP0_MCASP_ACLKX_PIN_0</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>12</td>
<td>DEV_MCASP0_MCASP_ACLKR_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>13</td>
<td>DEV_MCASP0_MCASP_ACLKR_PIN_0</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>14</td>
<td>DEV_MCASP0_MCASP_AHCLKX_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>15</td>
<td>DEV_MCASP0_MCASP_AHCLKX_PIN_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>16</td>
<td>DEV_MCASP0_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCASP0_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>17</td>
<td>DEV_MCASP0_MCASP_AHCLKX_PIN_0_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCASP0_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>18</td>
<td>DEV_MCASP0_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT0</td>
<td>Parent input clock option to DEV_MCASP0_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>19</td>
<td>DEV_MCASP0_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT1</td>
<td>Parent input clock option to DEV_MCASP0_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>20</td>
<td>DEV_MCASP0_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT2</td>
<td>Parent input clock option to DEV_MCASP0_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>21</td>
<td>DEV_MCASP0_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT3</td>
<td>Parent input clock option to DEV_MCASP0_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>22</td>
<td>DEV_MCASP0_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_MLB0_MLBCLK_OUT</td>
<td>Parent input clock option to DEV_MCASP0_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>23</td>
<td>DEV_MCASP0_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_MLB0_MLBCP_OUT</td>
<td>Parent input clock option to DEV_MCASP0_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>24</td>
<td>DEV_MCASP0_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP0_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>25</td>
<td>DEV_MCASP0_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP0_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>26</td>
<td>DEV_MCASP0_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP0_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>27</td>
<td>DEV_MCASP0_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP0_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>28</td>
<td>DEV_MCASP0_MCASP_AHCLKR_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>29</td>
<td>DEV_MCASP0_MCASP_AHCLKR_PIN_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>30</td>
<td>DEV_MCASP0_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCASP0_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>31</td>
<td>DEV_MCASP0_MCASP_AHCLKR_PIN_0_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCASP0_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>32</td>
<td>DEV_MCASP0_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT0</td>
<td>Parent input clock option to DEV_MCASP0_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>33</td>
<td>DEV_MCASP0_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT1</td>
<td>Parent input clock option to DEV_MCASP0_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>34</td>
<td>DEV_MCASP0_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT2</td>
<td>Parent input clock option to DEV_MCASP0_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>35</td>
<td>DEV_MCASP0_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT3</td>
<td>Parent input clock option to DEV_MCASP0_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>36</td>
<td>DEV_MCASP0_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_MLB0_MLBCLK_OUT</td>
<td>Parent input clock option to DEV_MCASP0_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>37</td>
<td>DEV_MCASP0_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_MLB0_MLBCP_OUT</td>
<td>Parent input clock option to DEV_MCASP0_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>38</td>
<td>DEV_MCASP0_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP0_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>39</td>
<td>DEV_MCASP0_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP0_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>40</td>
<td>DEV_MCASP0_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP0_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>41</td>
<td>DEV_MCASP0_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP0_MCASP_AHCLKR_PIN_0</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcasp1-device">
<span id="soc-doc-j721e-public-clks-mcasp1"></span><h3>Clocks for MCASP1 Device<a class="headerlink" href="#clocks-for-mcasp1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCASP1</span></a> (ID = 175)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCASP1_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCASP1_AUX_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCASP1_AUX_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_MCASP1_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCASP1_AUX_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_MCASP1_AUX_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCASP1_AUX_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_MCASP1_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>6</td>
<td>DEV_MCASP1_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP1_AUX_CLK</td>
</tr>
<tr class="row-even"><td>7</td>
<td>DEV_MCASP1_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP1_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>8</td>
<td>DEV_MCASP1_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP1_AUX_CLK</td>
</tr>
<tr class="row-even"><td>9</td>
<td>DEV_MCASP1_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP1_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>10</td>
<td>DEV_MCASP1_MCASP_ACLKX_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>11</td>
<td>DEV_MCASP1_MCASP_ACLKX_PIN_0</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>12</td>
<td>DEV_MCASP1_MCASP_ACLKR_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>13</td>
<td>DEV_MCASP1_MCASP_ACLKR_PIN_0</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>14</td>
<td>DEV_MCASP1_MCASP_AHCLKX_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>15</td>
<td>DEV_MCASP1_MCASP_AHCLKX_PIN_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>16</td>
<td>DEV_MCASP1_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCASP1_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>17</td>
<td>DEV_MCASP1_MCASP_AHCLKX_PIN_0_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCASP1_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>18</td>
<td>DEV_MCASP1_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT0</td>
<td>Parent input clock option to DEV_MCASP1_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>19</td>
<td>DEV_MCASP1_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT1</td>
<td>Parent input clock option to DEV_MCASP1_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>20</td>
<td>DEV_MCASP1_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT2</td>
<td>Parent input clock option to DEV_MCASP1_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>21</td>
<td>DEV_MCASP1_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT3</td>
<td>Parent input clock option to DEV_MCASP1_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>22</td>
<td>DEV_MCASP1_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_MLB0_MLBCLK_OUT</td>
<td>Parent input clock option to DEV_MCASP1_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>23</td>
<td>DEV_MCASP1_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_MLB0_MLBCP_OUT</td>
<td>Parent input clock option to DEV_MCASP1_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>24</td>
<td>DEV_MCASP1_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP1_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>25</td>
<td>DEV_MCASP1_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP1_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>26</td>
<td>DEV_MCASP1_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP1_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>27</td>
<td>DEV_MCASP1_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP1_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>28</td>
<td>DEV_MCASP1_MCASP_AHCLKR_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>29</td>
<td>DEV_MCASP1_MCASP_AHCLKR_PIN_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>30</td>
<td>DEV_MCASP1_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCASP1_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>31</td>
<td>DEV_MCASP1_MCASP_AHCLKR_PIN_0_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCASP1_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>32</td>
<td>DEV_MCASP1_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT0</td>
<td>Parent input clock option to DEV_MCASP1_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>33</td>
<td>DEV_MCASP1_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT1</td>
<td>Parent input clock option to DEV_MCASP1_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>34</td>
<td>DEV_MCASP1_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT2</td>
<td>Parent input clock option to DEV_MCASP1_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>35</td>
<td>DEV_MCASP1_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT3</td>
<td>Parent input clock option to DEV_MCASP1_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>36</td>
<td>DEV_MCASP1_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_MLB0_MLBCLK_OUT</td>
<td>Parent input clock option to DEV_MCASP1_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>37</td>
<td>DEV_MCASP1_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_MLB0_MLBCP_OUT</td>
<td>Parent input clock option to DEV_MCASP1_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>38</td>
<td>DEV_MCASP1_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP1_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>39</td>
<td>DEV_MCASP1_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP1_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>40</td>
<td>DEV_MCASP1_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP1_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>41</td>
<td>DEV_MCASP1_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP1_MCASP_AHCLKR_PIN_0</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcasp10-device">
<span id="soc-doc-j721e-public-clks-mcasp10"></span><h3>Clocks for MCASP10 Device<a class="headerlink" href="#clocks-for-mcasp10-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCASP10</span></a> (ID = 184)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCASP10_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCASP10_AUX_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCASP10_AUX_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_MCASP10_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCASP10_AUX_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_MCASP10_AUX_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCASP10_AUX_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_MCASP10_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>6</td>
<td>DEV_MCASP10_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP10_AUX_CLK</td>
</tr>
<tr class="row-even"><td>7</td>
<td>DEV_MCASP10_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP10_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>8</td>
<td>DEV_MCASP10_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP10_AUX_CLK</td>
</tr>
<tr class="row-even"><td>9</td>
<td>DEV_MCASP10_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP10_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>10</td>
<td>DEV_MCASP10_MCASP_ACLKX_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>11</td>
<td>DEV_MCASP10_MCASP_ACLKX_PIN_0</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>12</td>
<td>DEV_MCASP10_MCASP_ACLKR_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>13</td>
<td>DEV_MCASP10_MCASP_ACLKR_PIN_0</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>14</td>
<td>DEV_MCASP10_MCASP_AHCLKX_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>15</td>
<td>DEV_MCASP10_MCASP_AHCLKX_PIN_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>16</td>
<td>DEV_MCASP10_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCASP10_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>17</td>
<td>DEV_MCASP10_MCASP_AHCLKX_PIN_0_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCASP10_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>18</td>
<td>DEV_MCASP10_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT0</td>
<td>Parent input clock option to DEV_MCASP10_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>19</td>
<td>DEV_MCASP10_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT1</td>
<td>Parent input clock option to DEV_MCASP10_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>20</td>
<td>DEV_MCASP10_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT2</td>
<td>Parent input clock option to DEV_MCASP10_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>21</td>
<td>DEV_MCASP10_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT3</td>
<td>Parent input clock option to DEV_MCASP10_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>22</td>
<td>DEV_MCASP10_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_MLB0_MLBCLK_OUT</td>
<td>Parent input clock option to DEV_MCASP10_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>23</td>
<td>DEV_MCASP10_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_MLB0_MLBCP_OUT</td>
<td>Parent input clock option to DEV_MCASP10_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>24</td>
<td>DEV_MCASP10_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP10_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>25</td>
<td>DEV_MCASP10_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP10_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>26</td>
<td>DEV_MCASP10_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP10_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>27</td>
<td>DEV_MCASP10_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP10_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>28</td>
<td>DEV_MCASP10_MCASP_AHCLKR_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>29</td>
<td>DEV_MCASP10_MCASP_AHCLKR_PIN_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>30</td>
<td>DEV_MCASP10_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCASP10_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>31</td>
<td>DEV_MCASP10_MCASP_AHCLKR_PIN_0_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCASP10_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>32</td>
<td>DEV_MCASP10_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT0</td>
<td>Parent input clock option to DEV_MCASP10_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>33</td>
<td>DEV_MCASP10_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT1</td>
<td>Parent input clock option to DEV_MCASP10_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>34</td>
<td>DEV_MCASP10_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT2</td>
<td>Parent input clock option to DEV_MCASP10_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>35</td>
<td>DEV_MCASP10_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT3</td>
<td>Parent input clock option to DEV_MCASP10_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>36</td>
<td>DEV_MCASP10_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_MLB0_MLBCLK_OUT</td>
<td>Parent input clock option to DEV_MCASP10_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>37</td>
<td>DEV_MCASP10_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_MLB0_MLBCP_OUT</td>
<td>Parent input clock option to DEV_MCASP10_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>38</td>
<td>DEV_MCASP10_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP10_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>39</td>
<td>DEV_MCASP10_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP10_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>40</td>
<td>DEV_MCASP10_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP10_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>41</td>
<td>DEV_MCASP10_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP10_MCASP_AHCLKR_PIN_0</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcasp11-device">
<span id="soc-doc-j721e-public-clks-mcasp11"></span><h3>Clocks for MCASP11 Device<a class="headerlink" href="#clocks-for-mcasp11-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCASP11</span></a> (ID = 185)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCASP11_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCASP11_AUX_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCASP11_AUX_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_MCASP11_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCASP11_AUX_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_MCASP11_AUX_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCASP11_AUX_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_MCASP11_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>6</td>
<td>DEV_MCASP11_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP11_AUX_CLK</td>
</tr>
<tr class="row-even"><td>7</td>
<td>DEV_MCASP11_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP11_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>8</td>
<td>DEV_MCASP11_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP11_AUX_CLK</td>
</tr>
<tr class="row-even"><td>9</td>
<td>DEV_MCASP11_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP11_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>10</td>
<td>DEV_MCASP11_MCASP_ACLKX_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>11</td>
<td>DEV_MCASP11_MCASP_ACLKX_PIN_0</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>12</td>
<td>DEV_MCASP11_MCASP_ACLKR_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>13</td>
<td>DEV_MCASP11_MCASP_ACLKR_PIN_0</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>14</td>
<td>DEV_MCASP11_MCASP_AHCLKX_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>15</td>
<td>DEV_MCASP11_MCASP_AHCLKX_PIN_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>16</td>
<td>DEV_MCASP11_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCASP11_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>17</td>
<td>DEV_MCASP11_MCASP_AHCLKX_PIN_0_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCASP11_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>18</td>
<td>DEV_MCASP11_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT0</td>
<td>Parent input clock option to DEV_MCASP11_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>19</td>
<td>DEV_MCASP11_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT1</td>
<td>Parent input clock option to DEV_MCASP11_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>20</td>
<td>DEV_MCASP11_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT2</td>
<td>Parent input clock option to DEV_MCASP11_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>21</td>
<td>DEV_MCASP11_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT3</td>
<td>Parent input clock option to DEV_MCASP11_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>22</td>
<td>DEV_MCASP11_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_MLB0_MLBCLK_OUT</td>
<td>Parent input clock option to DEV_MCASP11_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>23</td>
<td>DEV_MCASP11_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_MLB0_MLBCP_OUT</td>
<td>Parent input clock option to DEV_MCASP11_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>24</td>
<td>DEV_MCASP11_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP11_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>25</td>
<td>DEV_MCASP11_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP11_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>26</td>
<td>DEV_MCASP11_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP11_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>27</td>
<td>DEV_MCASP11_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP11_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>28</td>
<td>DEV_MCASP11_MCASP_AHCLKR_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>29</td>
<td>DEV_MCASP11_MCASP_AHCLKR_PIN_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>30</td>
<td>DEV_MCASP11_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCASP11_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>31</td>
<td>DEV_MCASP11_MCASP_AHCLKR_PIN_0_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCASP11_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>32</td>
<td>DEV_MCASP11_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT0</td>
<td>Parent input clock option to DEV_MCASP11_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>33</td>
<td>DEV_MCASP11_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT1</td>
<td>Parent input clock option to DEV_MCASP11_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>34</td>
<td>DEV_MCASP11_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT2</td>
<td>Parent input clock option to DEV_MCASP11_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>35</td>
<td>DEV_MCASP11_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT3</td>
<td>Parent input clock option to DEV_MCASP11_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>36</td>
<td>DEV_MCASP11_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_MLB0_MLBCLK_OUT</td>
<td>Parent input clock option to DEV_MCASP11_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>37</td>
<td>DEV_MCASP11_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_MLB0_MLBCP_OUT</td>
<td>Parent input clock option to DEV_MCASP11_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>38</td>
<td>DEV_MCASP11_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP11_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>39</td>
<td>DEV_MCASP11_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP11_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>40</td>
<td>DEV_MCASP11_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP11_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>41</td>
<td>DEV_MCASP11_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP11_MCASP_AHCLKR_PIN_0</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcasp2-device">
<span id="soc-doc-j721e-public-clks-mcasp2"></span><h3>Clocks for MCASP2 Device<a class="headerlink" href="#clocks-for-mcasp2-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCASP2</span></a> (ID = 176)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCASP2_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCASP2_AUX_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCASP2_AUX_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_MCASP2_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCASP2_AUX_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_MCASP2_AUX_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCASP2_AUX_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_MCASP2_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>6</td>
<td>DEV_MCASP2_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP2_AUX_CLK</td>
</tr>
<tr class="row-even"><td>7</td>
<td>DEV_MCASP2_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP2_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>8</td>
<td>DEV_MCASP2_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP2_AUX_CLK</td>
</tr>
<tr class="row-even"><td>9</td>
<td>DEV_MCASP2_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP2_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>10</td>
<td>DEV_MCASP2_MCASP_ACLKX_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>11</td>
<td>DEV_MCASP2_MCASP_ACLKX_PIN_0</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>12</td>
<td>DEV_MCASP2_MCASP_ACLKR_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>13</td>
<td>DEV_MCASP2_MCASP_ACLKR_PIN_0</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>14</td>
<td>DEV_MCASP2_MCASP_AHCLKX_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>15</td>
<td>DEV_MCASP2_MCASP_AHCLKX_PIN_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>16</td>
<td>DEV_MCASP2_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCASP2_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>17</td>
<td>DEV_MCASP2_MCASP_AHCLKX_PIN_0_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCASP2_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>18</td>
<td>DEV_MCASP2_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT0</td>
<td>Parent input clock option to DEV_MCASP2_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>19</td>
<td>DEV_MCASP2_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT1</td>
<td>Parent input clock option to DEV_MCASP2_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>20</td>
<td>DEV_MCASP2_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT2</td>
<td>Parent input clock option to DEV_MCASP2_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>21</td>
<td>DEV_MCASP2_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT3</td>
<td>Parent input clock option to DEV_MCASP2_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>22</td>
<td>DEV_MCASP2_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_MLB0_MLBCLK_OUT</td>
<td>Parent input clock option to DEV_MCASP2_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>23</td>
<td>DEV_MCASP2_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_MLB0_MLBCP_OUT</td>
<td>Parent input clock option to DEV_MCASP2_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>24</td>
<td>DEV_MCASP2_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP2_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>25</td>
<td>DEV_MCASP2_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP2_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>26</td>
<td>DEV_MCASP2_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP2_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>27</td>
<td>DEV_MCASP2_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP2_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>28</td>
<td>DEV_MCASP2_MCASP_AHCLKR_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>29</td>
<td>DEV_MCASP2_MCASP_AHCLKR_PIN_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>30</td>
<td>DEV_MCASP2_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCASP2_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>31</td>
<td>DEV_MCASP2_MCASP_AHCLKR_PIN_0_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCASP2_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>32</td>
<td>DEV_MCASP2_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT0</td>
<td>Parent input clock option to DEV_MCASP2_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>33</td>
<td>DEV_MCASP2_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT1</td>
<td>Parent input clock option to DEV_MCASP2_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>34</td>
<td>DEV_MCASP2_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT2</td>
<td>Parent input clock option to DEV_MCASP2_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>35</td>
<td>DEV_MCASP2_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT3</td>
<td>Parent input clock option to DEV_MCASP2_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>36</td>
<td>DEV_MCASP2_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_MLB0_MLBCLK_OUT</td>
<td>Parent input clock option to DEV_MCASP2_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>37</td>
<td>DEV_MCASP2_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_MLB0_MLBCP_OUT</td>
<td>Parent input clock option to DEV_MCASP2_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>38</td>
<td>DEV_MCASP2_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP2_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>39</td>
<td>DEV_MCASP2_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP2_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>40</td>
<td>DEV_MCASP2_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP2_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>41</td>
<td>DEV_MCASP2_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP2_MCASP_AHCLKR_PIN_0</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcasp3-device">
<span id="soc-doc-j721e-public-clks-mcasp3"></span><h3>Clocks for MCASP3 Device<a class="headerlink" href="#clocks-for-mcasp3-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCASP3</span></a> (ID = 177)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCASP3_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCASP3_AUX_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCASP3_AUX_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_MCASP3_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCASP3_AUX_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_MCASP3_AUX_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCASP3_AUX_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_MCASP3_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>6</td>
<td>DEV_MCASP3_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP3_AUX_CLK</td>
</tr>
<tr class="row-even"><td>7</td>
<td>DEV_MCASP3_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP3_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>8</td>
<td>DEV_MCASP3_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP3_AUX_CLK</td>
</tr>
<tr class="row-even"><td>9</td>
<td>DEV_MCASP3_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP3_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>10</td>
<td>DEV_MCASP3_MCASP_ACLKX_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>11</td>
<td>DEV_MCASP3_MCASP_ACLKX_PIN_0</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>12</td>
<td>DEV_MCASP3_MCASP_ACLKR_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>13</td>
<td>DEV_MCASP3_MCASP_ACLKR_PIN_0</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>14</td>
<td>DEV_MCASP3_MCASP_AHCLKX_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>15</td>
<td>DEV_MCASP3_MCASP_AHCLKX_PIN_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>16</td>
<td>DEV_MCASP3_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCASP3_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>17</td>
<td>DEV_MCASP3_MCASP_AHCLKX_PIN_0_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCASP3_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>18</td>
<td>DEV_MCASP3_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT0</td>
<td>Parent input clock option to DEV_MCASP3_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>19</td>
<td>DEV_MCASP3_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT1</td>
<td>Parent input clock option to DEV_MCASP3_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>20</td>
<td>DEV_MCASP3_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT2</td>
<td>Parent input clock option to DEV_MCASP3_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>21</td>
<td>DEV_MCASP3_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT3</td>
<td>Parent input clock option to DEV_MCASP3_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>22</td>
<td>DEV_MCASP3_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_MLB0_MLBCLK_OUT</td>
<td>Parent input clock option to DEV_MCASP3_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>23</td>
<td>DEV_MCASP3_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_MLB0_MLBCP_OUT</td>
<td>Parent input clock option to DEV_MCASP3_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>24</td>
<td>DEV_MCASP3_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP3_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>25</td>
<td>DEV_MCASP3_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP3_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>26</td>
<td>DEV_MCASP3_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP3_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>27</td>
<td>DEV_MCASP3_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP3_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>28</td>
<td>DEV_MCASP3_MCASP_AHCLKR_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>29</td>
<td>DEV_MCASP3_MCASP_AHCLKR_PIN_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>30</td>
<td>DEV_MCASP3_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCASP3_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>31</td>
<td>DEV_MCASP3_MCASP_AHCLKR_PIN_0_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCASP3_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>32</td>
<td>DEV_MCASP3_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT0</td>
<td>Parent input clock option to DEV_MCASP3_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>33</td>
<td>DEV_MCASP3_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT1</td>
<td>Parent input clock option to DEV_MCASP3_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>34</td>
<td>DEV_MCASP3_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT2</td>
<td>Parent input clock option to DEV_MCASP3_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>35</td>
<td>DEV_MCASP3_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT3</td>
<td>Parent input clock option to DEV_MCASP3_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>36</td>
<td>DEV_MCASP3_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_MLB0_MLBCLK_OUT</td>
<td>Parent input clock option to DEV_MCASP3_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>37</td>
<td>DEV_MCASP3_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_MLB0_MLBCP_OUT</td>
<td>Parent input clock option to DEV_MCASP3_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>38</td>
<td>DEV_MCASP3_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP3_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>39</td>
<td>DEV_MCASP3_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP3_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>40</td>
<td>DEV_MCASP3_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP3_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>41</td>
<td>DEV_MCASP3_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP3_MCASP_AHCLKR_PIN_0</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcasp4-device">
<span id="soc-doc-j721e-public-clks-mcasp4"></span><h3>Clocks for MCASP4 Device<a class="headerlink" href="#clocks-for-mcasp4-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCASP4</span></a> (ID = 178)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCASP4_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCASP4_AUX_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCASP4_AUX_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_MCASP4_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCASP4_AUX_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_MCASP4_AUX_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCASP4_AUX_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_MCASP4_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>6</td>
<td>DEV_MCASP4_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP4_AUX_CLK</td>
</tr>
<tr class="row-even"><td>7</td>
<td>DEV_MCASP4_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP4_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>8</td>
<td>DEV_MCASP4_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP4_AUX_CLK</td>
</tr>
<tr class="row-even"><td>9</td>
<td>DEV_MCASP4_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP4_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>10</td>
<td>DEV_MCASP4_MCASP_ACLKX_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>11</td>
<td>DEV_MCASP4_MCASP_ACLKX_PIN_0</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>12</td>
<td>DEV_MCASP4_MCASP_ACLKR_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>13</td>
<td>DEV_MCASP4_MCASP_ACLKR_PIN_0</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>14</td>
<td>DEV_MCASP4_MCASP_AHCLKX_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>15</td>
<td>DEV_MCASP4_MCASP_AHCLKX_PIN_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>16</td>
<td>DEV_MCASP4_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCASP4_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>17</td>
<td>DEV_MCASP4_MCASP_AHCLKX_PIN_0_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCASP4_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>18</td>
<td>DEV_MCASP4_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT0</td>
<td>Parent input clock option to DEV_MCASP4_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>19</td>
<td>DEV_MCASP4_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT1</td>
<td>Parent input clock option to DEV_MCASP4_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>20</td>
<td>DEV_MCASP4_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT2</td>
<td>Parent input clock option to DEV_MCASP4_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>21</td>
<td>DEV_MCASP4_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT3</td>
<td>Parent input clock option to DEV_MCASP4_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>22</td>
<td>DEV_MCASP4_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_MLB0_MLBCLK_OUT</td>
<td>Parent input clock option to DEV_MCASP4_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>23</td>
<td>DEV_MCASP4_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_MLB0_MLBCP_OUT</td>
<td>Parent input clock option to DEV_MCASP4_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>24</td>
<td>DEV_MCASP4_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP4_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>25</td>
<td>DEV_MCASP4_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP4_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>26</td>
<td>DEV_MCASP4_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP4_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>27</td>
<td>DEV_MCASP4_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP4_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>28</td>
<td>DEV_MCASP4_MCASP_AHCLKR_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>29</td>
<td>DEV_MCASP4_MCASP_AHCLKR_PIN_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>30</td>
<td>DEV_MCASP4_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCASP4_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>31</td>
<td>DEV_MCASP4_MCASP_AHCLKR_PIN_0_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCASP4_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>32</td>
<td>DEV_MCASP4_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT0</td>
<td>Parent input clock option to DEV_MCASP4_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>33</td>
<td>DEV_MCASP4_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT1</td>
<td>Parent input clock option to DEV_MCASP4_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>34</td>
<td>DEV_MCASP4_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT2</td>
<td>Parent input clock option to DEV_MCASP4_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>35</td>
<td>DEV_MCASP4_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT3</td>
<td>Parent input clock option to DEV_MCASP4_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>36</td>
<td>DEV_MCASP4_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_MLB0_MLBCLK_OUT</td>
<td>Parent input clock option to DEV_MCASP4_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>37</td>
<td>DEV_MCASP4_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_MLB0_MLBCP_OUT</td>
<td>Parent input clock option to DEV_MCASP4_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>38</td>
<td>DEV_MCASP4_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP4_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>39</td>
<td>DEV_MCASP4_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP4_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>40</td>
<td>DEV_MCASP4_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP4_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>41</td>
<td>DEV_MCASP4_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP4_MCASP_AHCLKR_PIN_0</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcasp5-device">
<span id="soc-doc-j721e-public-clks-mcasp5"></span><h3>Clocks for MCASP5 Device<a class="headerlink" href="#clocks-for-mcasp5-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCASP5</span></a> (ID = 179)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCASP5_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCASP5_AUX_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCASP5_AUX_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_MCASP5_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCASP5_AUX_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_MCASP5_AUX_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCASP5_AUX_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_MCASP5_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>6</td>
<td>DEV_MCASP5_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP5_AUX_CLK</td>
</tr>
<tr class="row-even"><td>7</td>
<td>DEV_MCASP5_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP5_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>8</td>
<td>DEV_MCASP5_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP5_AUX_CLK</td>
</tr>
<tr class="row-even"><td>9</td>
<td>DEV_MCASP5_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP5_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>10</td>
<td>DEV_MCASP5_MCASP_ACLKX_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>11</td>
<td>DEV_MCASP5_MCASP_ACLKX_PIN_0</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>12</td>
<td>DEV_MCASP5_MCASP_ACLKR_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>13</td>
<td>DEV_MCASP5_MCASP_ACLKR_PIN_0</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>14</td>
<td>DEV_MCASP5_MCASP_AHCLKX_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>15</td>
<td>DEV_MCASP5_MCASP_AHCLKX_PIN_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>16</td>
<td>DEV_MCASP5_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCASP5_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>17</td>
<td>DEV_MCASP5_MCASP_AHCLKX_PIN_0_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCASP5_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>18</td>
<td>DEV_MCASP5_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT0</td>
<td>Parent input clock option to DEV_MCASP5_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>19</td>
<td>DEV_MCASP5_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT1</td>
<td>Parent input clock option to DEV_MCASP5_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>20</td>
<td>DEV_MCASP5_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT2</td>
<td>Parent input clock option to DEV_MCASP5_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>21</td>
<td>DEV_MCASP5_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT3</td>
<td>Parent input clock option to DEV_MCASP5_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>22</td>
<td>DEV_MCASP5_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_MLB0_MLBCLK_OUT</td>
<td>Parent input clock option to DEV_MCASP5_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>23</td>
<td>DEV_MCASP5_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_MLB0_MLBCP_OUT</td>
<td>Parent input clock option to DEV_MCASP5_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>24</td>
<td>DEV_MCASP5_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP5_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>25</td>
<td>DEV_MCASP5_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP5_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>26</td>
<td>DEV_MCASP5_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP5_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>27</td>
<td>DEV_MCASP5_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP5_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>28</td>
<td>DEV_MCASP5_MCASP_AHCLKR_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>29</td>
<td>DEV_MCASP5_MCASP_AHCLKR_PIN_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>30</td>
<td>DEV_MCASP5_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCASP5_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>31</td>
<td>DEV_MCASP5_MCASP_AHCLKR_PIN_0_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCASP5_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>32</td>
<td>DEV_MCASP5_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT0</td>
<td>Parent input clock option to DEV_MCASP5_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>33</td>
<td>DEV_MCASP5_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT1</td>
<td>Parent input clock option to DEV_MCASP5_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>34</td>
<td>DEV_MCASP5_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT2</td>
<td>Parent input clock option to DEV_MCASP5_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>35</td>
<td>DEV_MCASP5_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT3</td>
<td>Parent input clock option to DEV_MCASP5_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>36</td>
<td>DEV_MCASP5_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_MLB0_MLBCLK_OUT</td>
<td>Parent input clock option to DEV_MCASP5_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>37</td>
<td>DEV_MCASP5_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_MLB0_MLBCP_OUT</td>
<td>Parent input clock option to DEV_MCASP5_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>38</td>
<td>DEV_MCASP5_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP5_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>39</td>
<td>DEV_MCASP5_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP5_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>40</td>
<td>DEV_MCASP5_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP5_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>41</td>
<td>DEV_MCASP5_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP5_MCASP_AHCLKR_PIN_0</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcasp6-device">
<span id="soc-doc-j721e-public-clks-mcasp6"></span><h3>Clocks for MCASP6 Device<a class="headerlink" href="#clocks-for-mcasp6-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCASP6</span></a> (ID = 180)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCASP6_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCASP6_AUX_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCASP6_AUX_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_MCASP6_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCASP6_AUX_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_MCASP6_AUX_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCASP6_AUX_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_MCASP6_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>6</td>
<td>DEV_MCASP6_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP6_AUX_CLK</td>
</tr>
<tr class="row-even"><td>7</td>
<td>DEV_MCASP6_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP6_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>8</td>
<td>DEV_MCASP6_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP6_AUX_CLK</td>
</tr>
<tr class="row-even"><td>9</td>
<td>DEV_MCASP6_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP6_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>10</td>
<td>DEV_MCASP6_MCASP_ACLKX_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>11</td>
<td>DEV_MCASP6_MCASP_ACLKX_PIN_0</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>12</td>
<td>DEV_MCASP6_MCASP_ACLKR_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>13</td>
<td>DEV_MCASP6_MCASP_ACLKR_PIN_0</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>14</td>
<td>DEV_MCASP6_MCASP_AHCLKX_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>15</td>
<td>DEV_MCASP6_MCASP_AHCLKX_PIN_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>16</td>
<td>DEV_MCASP6_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCASP6_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>17</td>
<td>DEV_MCASP6_MCASP_AHCLKX_PIN_0_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCASP6_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>18</td>
<td>DEV_MCASP6_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT0</td>
<td>Parent input clock option to DEV_MCASP6_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>19</td>
<td>DEV_MCASP6_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT1</td>
<td>Parent input clock option to DEV_MCASP6_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>20</td>
<td>DEV_MCASP6_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT2</td>
<td>Parent input clock option to DEV_MCASP6_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>21</td>
<td>DEV_MCASP6_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT3</td>
<td>Parent input clock option to DEV_MCASP6_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>22</td>
<td>DEV_MCASP6_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_MLB0_MLBCLK_OUT</td>
<td>Parent input clock option to DEV_MCASP6_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>23</td>
<td>DEV_MCASP6_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_MLB0_MLBCP_OUT</td>
<td>Parent input clock option to DEV_MCASP6_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>24</td>
<td>DEV_MCASP6_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP6_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>25</td>
<td>DEV_MCASP6_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP6_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>26</td>
<td>DEV_MCASP6_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP6_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>27</td>
<td>DEV_MCASP6_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP6_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>28</td>
<td>DEV_MCASP6_MCASP_AHCLKR_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>29</td>
<td>DEV_MCASP6_MCASP_AHCLKR_PIN_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>30</td>
<td>DEV_MCASP6_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCASP6_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>31</td>
<td>DEV_MCASP6_MCASP_AHCLKR_PIN_0_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCASP6_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>32</td>
<td>DEV_MCASP6_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT0</td>
<td>Parent input clock option to DEV_MCASP6_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>33</td>
<td>DEV_MCASP6_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT1</td>
<td>Parent input clock option to DEV_MCASP6_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>34</td>
<td>DEV_MCASP6_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT2</td>
<td>Parent input clock option to DEV_MCASP6_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>35</td>
<td>DEV_MCASP6_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT3</td>
<td>Parent input clock option to DEV_MCASP6_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>36</td>
<td>DEV_MCASP6_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_MLB0_MLBCLK_OUT</td>
<td>Parent input clock option to DEV_MCASP6_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>37</td>
<td>DEV_MCASP6_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_MLB0_MLBCP_OUT</td>
<td>Parent input clock option to DEV_MCASP6_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>38</td>
<td>DEV_MCASP6_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP6_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>39</td>
<td>DEV_MCASP6_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP6_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>40</td>
<td>DEV_MCASP6_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP6_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>41</td>
<td>DEV_MCASP6_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP6_MCASP_AHCLKR_PIN_0</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcasp7-device">
<span id="soc-doc-j721e-public-clks-mcasp7"></span><h3>Clocks for MCASP7 Device<a class="headerlink" href="#clocks-for-mcasp7-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCASP7</span></a> (ID = 181)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCASP7_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCASP7_AUX_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCASP7_AUX_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_MCASP7_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCASP7_AUX_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_MCASP7_AUX_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCASP7_AUX_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_MCASP7_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>6</td>
<td>DEV_MCASP7_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP7_AUX_CLK</td>
</tr>
<tr class="row-even"><td>7</td>
<td>DEV_MCASP7_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP7_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>8</td>
<td>DEV_MCASP7_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP7_AUX_CLK</td>
</tr>
<tr class="row-even"><td>9</td>
<td>DEV_MCASP7_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP7_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>10</td>
<td>DEV_MCASP7_MCASP_ACLKX_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>11</td>
<td>DEV_MCASP7_MCASP_ACLKX_PIN_0</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>12</td>
<td>DEV_MCASP7_MCASP_ACLKR_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>13</td>
<td>DEV_MCASP7_MCASP_ACLKR_PIN_0</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>14</td>
<td>DEV_MCASP7_MCASP_AHCLKX_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>15</td>
<td>DEV_MCASP7_MCASP_AHCLKX_PIN_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>16</td>
<td>DEV_MCASP7_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCASP7_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>17</td>
<td>DEV_MCASP7_MCASP_AHCLKX_PIN_0_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCASP7_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>18</td>
<td>DEV_MCASP7_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT0</td>
<td>Parent input clock option to DEV_MCASP7_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>19</td>
<td>DEV_MCASP7_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT1</td>
<td>Parent input clock option to DEV_MCASP7_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>20</td>
<td>DEV_MCASP7_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT2</td>
<td>Parent input clock option to DEV_MCASP7_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>21</td>
<td>DEV_MCASP7_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT3</td>
<td>Parent input clock option to DEV_MCASP7_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>22</td>
<td>DEV_MCASP7_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_MLB0_MLBCLK_OUT</td>
<td>Parent input clock option to DEV_MCASP7_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>23</td>
<td>DEV_MCASP7_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_MLB0_MLBCP_OUT</td>
<td>Parent input clock option to DEV_MCASP7_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>24</td>
<td>DEV_MCASP7_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP7_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>25</td>
<td>DEV_MCASP7_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP7_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>26</td>
<td>DEV_MCASP7_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP7_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>27</td>
<td>DEV_MCASP7_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP7_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>28</td>
<td>DEV_MCASP7_MCASP_AHCLKR_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>29</td>
<td>DEV_MCASP7_MCASP_AHCLKR_PIN_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>30</td>
<td>DEV_MCASP7_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCASP7_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>31</td>
<td>DEV_MCASP7_MCASP_AHCLKR_PIN_0_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCASP7_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>32</td>
<td>DEV_MCASP7_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT0</td>
<td>Parent input clock option to DEV_MCASP7_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>33</td>
<td>DEV_MCASP7_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT1</td>
<td>Parent input clock option to DEV_MCASP7_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>34</td>
<td>DEV_MCASP7_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT2</td>
<td>Parent input clock option to DEV_MCASP7_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>35</td>
<td>DEV_MCASP7_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT3</td>
<td>Parent input clock option to DEV_MCASP7_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>36</td>
<td>DEV_MCASP7_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_MLB0_MLBCLK_OUT</td>
<td>Parent input clock option to DEV_MCASP7_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>37</td>
<td>DEV_MCASP7_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_MLB0_MLBCP_OUT</td>
<td>Parent input clock option to DEV_MCASP7_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>38</td>
<td>DEV_MCASP7_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP7_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>39</td>
<td>DEV_MCASP7_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP7_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>40</td>
<td>DEV_MCASP7_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP7_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>41</td>
<td>DEV_MCASP7_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP7_MCASP_AHCLKR_PIN_0</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcasp8-device">
<span id="soc-doc-j721e-public-clks-mcasp8"></span><h3>Clocks for MCASP8 Device<a class="headerlink" href="#clocks-for-mcasp8-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCASP8</span></a> (ID = 182)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCASP8_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCASP8_AUX_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCASP8_AUX_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_MCASP8_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCASP8_AUX_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_MCASP8_AUX_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCASP8_AUX_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_MCASP8_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>6</td>
<td>DEV_MCASP8_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP8_AUX_CLK</td>
</tr>
<tr class="row-even"><td>7</td>
<td>DEV_MCASP8_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP8_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>8</td>
<td>DEV_MCASP8_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP8_AUX_CLK</td>
</tr>
<tr class="row-even"><td>9</td>
<td>DEV_MCASP8_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP8_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>10</td>
<td>DEV_MCASP8_MCASP_ACLKX_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>11</td>
<td>DEV_MCASP8_MCASP_ACLKX_PIN_0</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>12</td>
<td>DEV_MCASP8_MCASP_ACLKR_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>13</td>
<td>DEV_MCASP8_MCASP_ACLKR_PIN_0</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>14</td>
<td>DEV_MCASP8_MCASP_AHCLKX_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>15</td>
<td>DEV_MCASP8_MCASP_AHCLKX_PIN_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>16</td>
<td>DEV_MCASP8_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCASP8_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>17</td>
<td>DEV_MCASP8_MCASP_AHCLKX_PIN_0_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCASP8_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>18</td>
<td>DEV_MCASP8_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT0</td>
<td>Parent input clock option to DEV_MCASP8_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>19</td>
<td>DEV_MCASP8_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT1</td>
<td>Parent input clock option to DEV_MCASP8_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>20</td>
<td>DEV_MCASP8_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT2</td>
<td>Parent input clock option to DEV_MCASP8_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>21</td>
<td>DEV_MCASP8_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT3</td>
<td>Parent input clock option to DEV_MCASP8_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>22</td>
<td>DEV_MCASP8_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_MLB0_MLBCLK_OUT</td>
<td>Parent input clock option to DEV_MCASP8_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>23</td>
<td>DEV_MCASP8_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_MLB0_MLBCP_OUT</td>
<td>Parent input clock option to DEV_MCASP8_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>24</td>
<td>DEV_MCASP8_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP8_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>25</td>
<td>DEV_MCASP8_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP8_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>26</td>
<td>DEV_MCASP8_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP8_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>27</td>
<td>DEV_MCASP8_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP8_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>28</td>
<td>DEV_MCASP8_MCASP_AHCLKR_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>29</td>
<td>DEV_MCASP8_MCASP_AHCLKR_PIN_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>30</td>
<td>DEV_MCASP8_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCASP8_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>31</td>
<td>DEV_MCASP8_MCASP_AHCLKR_PIN_0_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCASP8_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>32</td>
<td>DEV_MCASP8_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT0</td>
<td>Parent input clock option to DEV_MCASP8_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>33</td>
<td>DEV_MCASP8_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT1</td>
<td>Parent input clock option to DEV_MCASP8_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>34</td>
<td>DEV_MCASP8_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT2</td>
<td>Parent input clock option to DEV_MCASP8_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>35</td>
<td>DEV_MCASP8_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT3</td>
<td>Parent input clock option to DEV_MCASP8_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>36</td>
<td>DEV_MCASP8_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_MLB0_MLBCLK_OUT</td>
<td>Parent input clock option to DEV_MCASP8_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>37</td>
<td>DEV_MCASP8_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_MLB0_MLBCP_OUT</td>
<td>Parent input clock option to DEV_MCASP8_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>38</td>
<td>DEV_MCASP8_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP8_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>39</td>
<td>DEV_MCASP8_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP8_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>40</td>
<td>DEV_MCASP8_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP8_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>41</td>
<td>DEV_MCASP8_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP8_MCASP_AHCLKR_PIN_0</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcasp9-device">
<span id="soc-doc-j721e-public-clks-mcasp9"></span><h3>Clocks for MCASP9 Device<a class="headerlink" href="#clocks-for-mcasp9-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCASP9</span></a> (ID = 183)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCASP9_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCASP9_AUX_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCASP9_AUX_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_MCASP9_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCASP9_AUX_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_MCASP9_AUX_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCASP9_AUX_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_MCASP9_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>6</td>
<td>DEV_MCASP9_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP9_AUX_CLK</td>
</tr>
<tr class="row-even"><td>7</td>
<td>DEV_MCASP9_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP9_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>8</td>
<td>DEV_MCASP9_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP9_AUX_CLK</td>
</tr>
<tr class="row-even"><td>9</td>
<td>DEV_MCASP9_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP9_AUX_CLK</td>
</tr>
<tr class="row-odd"><td>10</td>
<td>DEV_MCASP9_MCASP_ACLKX_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>11</td>
<td>DEV_MCASP9_MCASP_ACLKX_PIN_0</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>12</td>
<td>DEV_MCASP9_MCASP_ACLKR_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>13</td>
<td>DEV_MCASP9_MCASP_ACLKR_PIN_0</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>14</td>
<td>DEV_MCASP9_MCASP_AHCLKX_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>15</td>
<td>DEV_MCASP9_MCASP_AHCLKX_PIN_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>16</td>
<td>DEV_MCASP9_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCASP9_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>17</td>
<td>DEV_MCASP9_MCASP_AHCLKX_PIN_0_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCASP9_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>18</td>
<td>DEV_MCASP9_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT0</td>
<td>Parent input clock option to DEV_MCASP9_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>19</td>
<td>DEV_MCASP9_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT1</td>
<td>Parent input clock option to DEV_MCASP9_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>20</td>
<td>DEV_MCASP9_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT2</td>
<td>Parent input clock option to DEV_MCASP9_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>21</td>
<td>DEV_MCASP9_MCASP_AHCLKX_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT3</td>
<td>Parent input clock option to DEV_MCASP9_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>22</td>
<td>DEV_MCASP9_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_MLB0_MLBCLK_OUT</td>
<td>Parent input clock option to DEV_MCASP9_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>23</td>
<td>DEV_MCASP9_MCASP_AHCLKX_PIN_0_PARENT_BOARD_0_MLB0_MLBCP_OUT</td>
<td>Parent input clock option to DEV_MCASP9_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>24</td>
<td>DEV_MCASP9_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP9_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>25</td>
<td>DEV_MCASP9_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP9_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>26</td>
<td>DEV_MCASP9_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP9_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-even"><td>27</td>
<td>DEV_MCASP9_MCASP_AHCLKX_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP9_MCASP_AHCLKX_PIN_0</td>
</tr>
<tr class="row-odd"><td>28</td>
<td>DEV_MCASP9_MCASP_AHCLKR_POUT_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>29</td>
<td>DEV_MCASP9_MCASP_AHCLKR_PIN_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>30</td>
<td>DEV_MCASP9_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_MCASP9_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>31</td>
<td>DEV_MCASP9_MCASP_AHCLKR_PIN_0_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCASP9_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>32</td>
<td>DEV_MCASP9_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT0</td>
<td>Parent input clock option to DEV_MCASP9_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>33</td>
<td>DEV_MCASP9_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT1</td>
<td>Parent input clock option to DEV_MCASP9_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>34</td>
<td>DEV_MCASP9_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT2</td>
<td>Parent input clock option to DEV_MCASP9_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>35</td>
<td>DEV_MCASP9_MCASP_AHCLKR_PIN_0_PARENT_MCASP_AHCLKO_MUX_OUT3</td>
<td>Parent input clock option to DEV_MCASP9_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>36</td>
<td>DEV_MCASP9_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_MLB0_MLBCLK_OUT</td>
<td>Parent input clock option to DEV_MCASP9_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>37</td>
<td>DEV_MCASP9_MCASP_AHCLKR_PIN_0_PARENT_BOARD_0_MLB0_MLBCP_OUT</td>
<td>Parent input clock option to DEV_MCASP9_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>38</td>
<td>DEV_MCASP9_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_0</td>
<td>Parent input clock option to DEV_MCASP9_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>39</td>
<td>DEV_MCASP9_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1</td>
<td>Parent input clock option to DEV_MCASP9_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-odd"><td>40</td>
<td>DEV_MCASP9_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2</td>
<td>Parent input clock option to DEV_MCASP9_MCASP_AHCLKR_PIN_0</td>
</tr>
<tr class="row-even"><td>41</td>
<td>DEV_MCASP9_MCASP_AHCLKR_PIN_0_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3</td>
<td>Parent input clock option to DEV_MCASP9_MCASP_AHCLKR_PIN_0</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcspi0-device">
<span id="soc-doc-j721e-public-clks-mcspi0"></span><h3>Clocks for MCSPI0 Device<a class="headerlink" href="#clocks-for-mcspi0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCSPI0</span></a> (ID = 266)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="23%" />
<col width="51%" />
<col width="26%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCSPI0_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCSPI0_CLKSPIREF_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCSPI0_IO_CLKSPIO_CLK</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcspi1-device">
<span id="soc-doc-j721e-public-clks-mcspi1"></span><h3>Clocks for MCSPI1 Device<a class="headerlink" href="#clocks-for-mcspi1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCSPI1</span></a> (ID = 267)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="23%" />
<col width="51%" />
<col width="26%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCSPI1_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCSPI1_CLKSPIREF_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCSPI1_IO_CLKSPIO_CLK</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcspi2-device">
<span id="soc-doc-j721e-public-clks-mcspi2"></span><h3>Clocks for MCSPI2 Device<a class="headerlink" href="#clocks-for-mcspi2-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCSPI2</span></a> (ID = 268)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="23%" />
<col width="51%" />
<col width="26%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCSPI2_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCSPI2_CLKSPIREF_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCSPI2_IO_CLKSPIO_CLK</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcspi3-device">
<span id="soc-doc-j721e-public-clks-mcspi3"></span><h3>Clocks for MCSPI3 Device<a class="headerlink" href="#clocks-for-mcspi3-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCSPI3</span></a> (ID = 269)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="47%" />
<col width="44%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCSPI3_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCSPI3_CLKSPIREF_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCSPI3_IO_CLKSPII_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCSPI3_IO_CLKSPII_CLK_PARENT_SPI_MAIN_3_IO_CLKSPIO_CLK</td>
<td>Parent input clock option to DEV_MCSPI3_IO_CLKSPII_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCSPI3_IO_CLKSPIO_CLK</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcspi4-device">
<span id="soc-doc-j721e-public-clks-mcspi4"></span><h3>Clocks for MCSPI4 Device<a class="headerlink" href="#clocks-for-mcspi4-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCSPI4</span></a> (ID = 270)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="23%" />
<col width="51%" />
<col width="26%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCSPI4_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCSPI4_CLKSPIREF_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCSPI4_IO_CLKSPII_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCSPI4_IO_CLKSPIO_CLK</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcspi5-device">
<span id="soc-doc-j721e-public-clks-mcspi5"></span><h3>Clocks for MCSPI5 Device<a class="headerlink" href="#clocks-for-mcspi5-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCSPI5</span></a> (ID = 271)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="23%" />
<col width="51%" />
<col width="26%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCSPI5_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCSPI5_CLKSPIREF_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCSPI5_IO_CLKSPIO_CLK</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcspi6-device">
<span id="soc-doc-j721e-public-clks-mcspi6"></span><h3>Clocks for MCSPI6 Device<a class="headerlink" href="#clocks-for-mcspi6-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCSPI6</span></a> (ID = 272)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="23%" />
<col width="51%" />
<col width="26%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCSPI6_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCSPI6_CLKSPIREF_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCSPI6_IO_CLKSPIO_CLK</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcspi7-device">
<span id="soc-doc-j721e-public-clks-mcspi7"></span><h3>Clocks for MCSPI7 Device<a class="headerlink" href="#clocks-for-mcspi7-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCSPI7</span></a> (ID = 273)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="23%" />
<col width="51%" />
<col width="26%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCSPI7_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCSPI7_CLKSPIREF_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCSPI7_IO_CLKSPIO_CLK</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-adc0-device">
<span id="soc-doc-j721e-public-clks-mcu-adc0"></span><h3>Clocks for MCU_ADC0 Device<a class="headerlink" href="#clocks-for-mcu-adc0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_ADC0</span></a> (ID = 0)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="10%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_ADC0_SYS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_ADC0_ADC_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_ADC0_ADC_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCU_ADC0_ADC_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCU_ADC0_ADC_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_MCU_ADC0_ADC_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCU_ADC0_ADC_CLK_PARENT_HSDIV1_16FFT_MCU_0_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_MCU_ADC0_ADC_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MCU_ADC0_ADC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_MCU_ADC0_ADC_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_MCU_ADC0_VBUS_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-adc1-device">
<span id="soc-doc-j721e-public-clks-mcu-adc1"></span><h3>Clocks for MCU_ADC1 Device<a class="headerlink" href="#clocks-for-mcu-adc1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_ADC1</span></a> (ID = 1)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="10%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_ADC1_SYS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_ADC1_ADC_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_ADC1_ADC_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCU_ADC1_ADC_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCU_ADC1_ADC_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_MCU_ADC1_ADC_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCU_ADC1_ADC_CLK_PARENT_HSDIV1_16FFT_MCU_0_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_MCU_ADC1_ADC_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MCU_ADC1_ADC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_MCU_ADC1_ADC_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_MCU_ADC1_VBUS_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-cpsw0-device">
<span id="soc-doc-j721e-public-clks-mcu-cpsw0"></span><h3>Clocks for MCU_CPSW0 Device<a class="headerlink" href="#clocks-for-mcu-cpsw0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_CPSW0</span></a> (ID = 18)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="53%" />
<col width="39%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_CPSW0_RGMII1_RXC_I</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_CPSW0_RGMII_MHZ_250_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_CPSW0_CPTS_RFT_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_MCU_CPSW0_CPTS_RFT_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK</td>
<td>Parent input clock option to DEV_MCU_CPSW0_CPTS_RFT_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT</td>
<td>Parent input clock option to DEV_MCU_CPSW0_CPTS_RFT_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</td>
<td>Parent input clock option to DEV_MCU_CPSW0_CPTS_RFT_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_MCU_CPSW0_CPTS_RFT_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</td>
<td>Parent input clock option to DEV_MCU_CPSW0_CPTS_RFT_CLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B4M4CS_MAIN_0_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_MCU_CPSW0_CPTS_RFT_CLK</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B4M4CS_MAIN_0_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_MCU_CPSW0_CPTS_RFT_CLK</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B4M4CS_MAIN_1_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_MCU_CPSW0_CPTS_RFT_CLK</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B4M4CS_MAIN_1_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_MCU_CPSW0_CPTS_RFT_CLK</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B4M4CS_MAIN_2_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_MCU_CPSW0_CPTS_RFT_CLK</td>
</tr>
<tr class="row-even"><td>14</td>
<td>DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B4M4CS_MAIN_2_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_MCU_CPSW0_CPTS_RFT_CLK</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B4M4CS_MAIN_3_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_MCU_CPSW0_CPTS_RFT_CLK</td>
</tr>
<tr class="row-even"><td>16</td>
<td>DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B4M4CS_MAIN_3_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_MCU_CPSW0_CPTS_RFT_CLK</td>
</tr>
<tr class="row-odd"><td>17</td>
<td>DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_MCU_CPSW0_CPTS_RFT_CLK</td>
</tr>
<tr class="row-even"><td>18</td>
<td>DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK2</td>
<td>Parent input clock option to DEV_MCU_CPSW0_CPTS_RFT_CLK</td>
</tr>
<tr class="row-odd"><td>19</td>
<td>DEV_MCU_CPSW0_GMII_RFT_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>20</td>
<td>DEV_MCU_CPSW0_RMII_MHZ_50_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>21</td>
<td>DEV_MCU_CPSW0_RGMII_MHZ_50_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>22</td>
<td>DEV_MCU_CPSW0_CPPI_CLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>23</td>
<td>DEV_MCU_CPSW0_RGMII_MHZ_5_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>24</td>
<td>DEV_MCU_CPSW0_GMII1_MR_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>25</td>
<td>DEV_MCU_CPSW0_GMII1_MT_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>26</td>
<td>DEV_MCU_CPSW0_RGMII1_TXC_I</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>27</td>
<td>DEV_MCU_CPSW0_RGMII1_TXC_O</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>28</td>
<td>DEV_MCU_CPSW0_CPTS_GENF0_0</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>29</td>
<td>DEV_MCU_CPSW0_MDIO_MDCLK_O_0</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-cpt2-aggr0-device">
<span id="soc-doc-j721e-public-clks-mcu-cpt2-aggr0"></span><h3>Clocks for MCU_CPT2_AGGR0 Device<a class="headerlink" href="#clocks-for-mcu-cpt2-aggr0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_CPT2_AGGR0</span></a> (ID = 24)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="22%" />
<col width="54%" />
<col width="24%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_CPT2_AGGR0_VCLK_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-dcc0-device">
<span id="soc-doc-j721e-public-clks-mcu-dcc0"></span><h3>Clocks for MCU_DCC0 Device<a class="headerlink" href="#clocks-for-mcu-dcc0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_DCC0</span></a> (ID = 44)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="22%" />
<col width="55%" />
<col width="24%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_DCC0_DCC_INPUT10_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_DCC0_DCC_INPUT01_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_DCC0_DCC_CLKSRC2_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCU_DCC0_DCC_CLKSRC7_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCU_DCC0_DCC_CLKSRC0_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MCU_DCC0_VBUS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_MCU_DCC0_DCC_CLKSRC4_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_MCU_DCC0_DCC_CLKSRC1_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_MCU_DCC0_DCC_CLKSRC3_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_MCU_DCC0_DCC_INPUT00_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_MCU_DCC0_DCC_CLKSRC5_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_MCU_DCC0_DCC_CLKSRC6_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_MCU_DCC0_DCC_INPUT02_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-dcc1-device">
<span id="soc-doc-j721e-public-clks-mcu-dcc1"></span><h3>Clocks for MCU_DCC1 Device<a class="headerlink" href="#clocks-for-mcu-dcc1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_DCC1</span></a> (ID = 45)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="22%" />
<col width="55%" />
<col width="24%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_DCC1_DCC_INPUT10_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_DCC1_DCC_INPUT01_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_DCC1_DCC_CLKSRC2_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCU_DCC1_DCC_CLKSRC7_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCU_DCC1_DCC_CLKSRC0_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MCU_DCC1_VBUS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_MCU_DCC1_DCC_CLKSRC4_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_MCU_DCC1_DCC_CLKSRC1_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_MCU_DCC1_DCC_CLKSRC3_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_MCU_DCC1_DCC_INPUT00_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_MCU_DCC1_DCC_CLKSRC5_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_MCU_DCC1_DCC_CLKSRC6_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_MCU_DCC1_DCC_INPUT02_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-dcc2-device">
<span id="soc-doc-j721e-public-clks-mcu-dcc2"></span><h3>Clocks for MCU_DCC2 Device<a class="headerlink" href="#clocks-for-mcu-dcc2-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_DCC2</span></a> (ID = 46)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="22%" />
<col width="55%" />
<col width="24%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_DCC2_DCC_INPUT10_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_DCC2_DCC_INPUT01_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_DCC2_DCC_CLKSRC7_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCU_DCC2_DCC_CLKSRC0_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCU_DCC2_VBUS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MCU_DCC2_DCC_CLKSRC4_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_MCU_DCC2_DCC_CLKSRC1_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_MCU_DCC2_DCC_CLKSRC3_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_MCU_DCC2_DCC_INPUT00_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_MCU_DCC2_DCC_CLKSRC6_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_MCU_DCC2_DCC_INPUT02_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-esm0-device">
<span id="soc-doc-j721e-public-clks-mcu-esm0"></span><h3>Clocks for MCU_ESM0 Device<a class="headerlink" href="#clocks-for-mcu-esm0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_ESM0</span></a> (ID = 98)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="28%" />
<col width="42%" />
<col width="30%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_ESM0_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-fss0-fsas-0-device">
<span id="soc-doc-j721e-public-clks-mcu-fss0-fsas-0"></span><h3>Clocks for MCU_FSS0_FSAS_0 Device<a class="headerlink" href="#clocks-for-mcu-fss0-fsas-0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_FSS0_FSAS_0</span></a> (ID = 101)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="51%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_FSS0_FSAS_0_GCLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-fss0-hyperbus1p0-0-device">
<span id="soc-doc-j721e-public-clks-mcu-fss0-hyperbus1p0-0"></span><h3>Clocks for MCU_FSS0_HYPERBUS1P0_0 Device<a class="headerlink" href="#clocks-for-mcu-fss0-hyperbus1p0-0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_FSS0_HYPERBUS1P0_0</span></a> (ID = 102)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="17%" />
<col width="64%" />
<col width="19%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_FSS0_HYPERBUS1P0_0_HPB_CLKX2_INV_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_FSS0_HYPERBUS1P0_0_HPB_CLKX1_INV_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_FSS0_HYPERBUS1P0_0_CBA_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCU_FSS0_HYPERBUS1P0_0_HPB_CLKX2_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCU_FSS0_HYPERBUS1P0_0_HPB_CLKX1_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MCU_FSS0_HYPERBUS1P0_0_HPB_OUT_CLK_N</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_MCU_FSS0_HYPERBUS1P0_0_HPB_OUT_CLK_P</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-fss0-ospi-0-device">
<span id="soc-doc-j721e-public-clks-mcu-fss0-ospi-0"></span><h3>Clocks for MCU_FSS0_OSPI_0 Device<a class="headerlink" href="#clocks-for-mcu-fss0-ospi-0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_FSS0_OSPI_0</span></a> (ID = 103)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="50%" />
<col width="42%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_FSS0_OSPI_0_OSPI_RCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_MCU_FSS0_OSPI_0_OSPI_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_MCU_FSS0_OSPI_0_OSPI_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCU_FSS0_OSPI_0_OSPI_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCU_FSS0_OSPI_0_OSPI_ICLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MCU_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_MCU_OSPI0_DQS_OUT</td>
<td>Parent input clock option to DEV_MCU_FSS0_OSPI_0_OSPI_ICLK_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_MCU_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_FSS_MCU_0_OSPI_0_OSPI_OCLK_CLK</td>
<td>Parent input clock option to DEV_MCU_FSS0_OSPI_0_OSPI_ICLK_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_MCU_FSS0_OSPI_0_OSPI_PCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_MCU_FSS0_OSPI_0_OSPI_DQS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_MCU_FSS0_OSPI_0_OSPI_OCLK_CLK</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-fss0-ospi-1-device">
<span id="soc-doc-j721e-public-clks-mcu-fss0-ospi-1"></span><h3>Clocks for MCU_FSS0_OSPI_1 Device<a class="headerlink" href="#clocks-for-mcu-fss0-ospi-1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_FSS0_OSPI_1</span></a> (ID = 104)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="50%" />
<col width="42%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_FSS0_OSPI_1_OSPI_RCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_FSS0_OSPI_1_OSPI_RCLK_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_MCU_FSS0_OSPI_1_OSPI_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_FSS0_OSPI_1_OSPI_RCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_MCU_FSS0_OSPI_1_OSPI_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCU_FSS0_OSPI_1_OSPI_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCU_FSS0_OSPI_1_OSPI_ICLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MCU_FSS0_OSPI_1_OSPI_ICLK_CLK_PARENT_BOARD_0_MCU_OSPI1_DQS_OUT</td>
<td>Parent input clock option to DEV_MCU_FSS0_OSPI_1_OSPI_ICLK_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_MCU_FSS0_OSPI_1_OSPI_ICLK_CLK_PARENT_FSS_MCU_0_OSPI_1_OSPI_OCLK_CLK</td>
<td>Parent input clock option to DEV_MCU_FSS0_OSPI_1_OSPI_ICLK_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_MCU_FSS0_OSPI_1_OSPI_PCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_MCU_FSS0_OSPI_1_OSPI_DQS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_MCU_FSS0_OSPI_1_OSPI_OCLK_CLK</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-i2c0-device">
<span id="soc-doc-j721e-public-clks-mcu-i2c0"></span><h3>Clocks for MCU_I2C0 Device<a class="headerlink" href="#clocks-for-mcu-i2c0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_I2C0</span></a> (ID = 194)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="48%" />
<col width="28%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_I2C0_PISYS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_I2C0_PISCL_0</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_I2C0_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCU_I2C0_PORSCL_0</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-i2c1-device">
<span id="soc-doc-j721e-public-clks-mcu-i2c1"></span><h3>Clocks for MCU_I2C1 Device<a class="headerlink" href="#clocks-for-mcu-i2c1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_I2C1</span></a> (ID = 195)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="49%" />
<col width="27%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_I2C1_PISYS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_I2C1_PISCL_0</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_I2C1_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-i3c0-device">
<span id="soc-doc-j721e-public-clks-mcu-i3c0"></span><h3>Clocks for MCU_I3C0 Device<a class="headerlink" href="#clocks-for-mcu-i3c0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_I3C0</span></a> (ID = 117)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="23%" />
<col width="51%" />
<col width="26%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_I3C0_I3C_PCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_I3C0_I3C_SCL_DI</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_I3C0_I3C_SCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCU_I3C0_I3C_SCL_DO_0</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-i3c1-device">
<span id="soc-doc-j721e-public-clks-mcu-i3c1"></span><h3>Clocks for MCU_I3C1 Device<a class="headerlink" href="#clocks-for-mcu-i3c1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_I3C1</span></a> (ID = 118)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="23%" />
<col width="51%" />
<col width="26%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_I3C1_I3C_PCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_I3C1_I3C_SCL_DI</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_I3C1_I3C_SCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCU_I3C1_I3C_SCL_DO_0</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-mcan0-device">
<span id="soc-doc-j721e-public-clks-mcu-mcan0"></span><h3>Clocks for MCU_MCAN0 Device<a class="headerlink" href="#clocks-for-mcu-mcan0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_MCAN0</span></a> (ID = 172)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="50%" />
<col width="42%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_MCAN0_MCANSS_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_MCAN0_MCANSS_CCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_MCU_MCAN0_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_MCU_MCAN0_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_MCU_MCAN0_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCU_MCAN0_MCANSS_CCLK_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-mcan1-device">
<span id="soc-doc-j721e-public-clks-mcu-mcan1"></span><h3>Clocks for MCU_MCAN1 Device<a class="headerlink" href="#clocks-for-mcu-mcan1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_MCAN1</span></a> (ID = 173)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="50%" />
<col width="42%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_MCAN1_MCANSS_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_MCAN1_MCANSS_CCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_MCU_MCAN1_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_MCU_MCAN1_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_MCU_MCAN1_MCANSS_CCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCU_MCAN1_MCANSS_CCLK_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-mcspi0-device">
<span id="soc-doc-j721e-public-clks-mcu-mcspi0"></span><h3>Clocks for MCU_MCSPI0 Device<a class="headerlink" href="#clocks-for-mcu-mcspi0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_MCSPI0</span></a> (ID = 274)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="54%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_MCSPI0_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_MCSPI0_CLKSPIREF_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_MCSPI0_IO_CLKSPIO_CLK</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-mcspi1-device">
<span id="soc-doc-j721e-public-clks-mcu-mcspi1"></span><h3>Clocks for MCU_MCSPI1 Device<a class="headerlink" href="#clocks-for-mcu-mcspi1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_MCSPI1</span></a> (ID = 275)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="47%" />
<col width="44%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_MCSPI1_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_MCSPI1_CLKSPIREF_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_MCSPI1_IO_CLKSPII_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MAIN_3_IO_CLKSPIO_CLK</td>
<td>Parent input clock option to DEV_MCU_MCSPI1_IO_CLKSPII_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCU_MCSPI1_IO_CLKSPIO_CLK</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-mcspi2-device">
<span id="soc-doc-j721e-public-clks-mcu-mcspi2"></span><h3>Clocks for MCU_MCSPI2 Device<a class="headerlink" href="#clocks-for-mcu-mcspi2-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_MCSPI2</span></a> (ID = 276)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="54%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_MCSPI2_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_MCSPI2_CLKSPIREF_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_MCSPI2_IO_CLKSPII_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCU_MCSPI2_IO_CLKSPIO_CLK</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-navss0-intaggr-0-device">
<span id="soc-doc-j721e-public-clks-mcu-navss0-intaggr-0"></span><h3>Clocks for MCU_NAVSS0_INTAGGR_0 Device<a class="headerlink" href="#clocks-for-mcu-navss0-intaggr-0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_NAVSS0_INTAGGR_0</span></a> (ID = 233)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="20%" />
<col width="58%" />
<col width="22%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_NAVSS0_INTAGGR_0_SYS_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-navss0-intr-router-0-device">
<span id="soc-doc-j721e-public-clks-mcu-navss0-intr-router-0"></span><h3>Clocks for MCU_NAVSS0_INTR_ROUTER_0 Device<a class="headerlink" href="#clocks-for-mcu-navss0-intr-router-0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_NAVSS0_INTR_ROUTER_0</span></a> (ID = 237)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="19%" />
<col width="61%" />
<col width="20%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_NAVSS0_INTR_ROUTER_0_INTR_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-navss0-mcrc-0-device">
<span id="soc-doc-j721e-public-clks-mcu-navss0-mcrc-0"></span><h3>Clocks for MCU_NAVSS0_MCRC_0 Device<a class="headerlink" href="#clocks-for-mcu-navss0-mcrc-0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_NAVSS0_MCRC_0</span></a> (ID = 238)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="23%" />
<col width="52%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_NAVSS0_MCRC_0_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-navss0-modss-device">
<span id="soc-doc-j721e-public-clks-mcu-navss0-modss"></span><h3>Clocks for MCU_NAVSS0_MODSS Device<a class="headerlink" href="#clocks-for-mcu-navss0-modss-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_NAVSS0_MODSS</span></a> (ID = 302)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="22%" />
<col width="54%" />
<col width="24%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_NAVSS0_MODSS_VD2CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-navss0-proxy-0-device">
<span id="soc-doc-j721e-public-clks-mcu-navss0-proxy-0"></span><h3>Clocks for MCU_NAVSS0_PROXY_0 Device<a class="headerlink" href="#clocks-for-mcu-navss0-proxy-0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_NAVSS0_PROXY_0</span></a> (ID = 234)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="56%" />
<col width="23%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_NAVSS0_PROXY_0_CLK_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-navss0-ringacc-0-device">
<span id="soc-doc-j721e-public-clks-mcu-navss0-ringacc-0"></span><h3>Clocks for MCU_NAVSS0_RINGACC_0 Device<a class="headerlink" href="#clocks-for-mcu-navss0-ringacc-0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_NAVSS0_RINGACC_0</span></a> (ID = 235)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="20%" />
<col width="58%" />
<col width="22%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_NAVSS0_RINGACC_0_SYS_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-navss0-udmap-0-device">
<span id="soc-doc-j721e-public-clks-mcu-navss0-udmap-0"></span><h3>Clocks for MCU_NAVSS0_UDMAP_0 Device<a class="headerlink" href="#clocks-for-mcu-navss0-udmap-0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_NAVSS0_UDMAP_0</span></a> (ID = 236)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="56%" />
<col width="23%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_NAVSS0_UDMAP_0_SYS_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-navss0-udmass-device">
<span id="soc-doc-j721e-public-clks-mcu-navss0-udmass"></span><h3>Clocks for MCU_NAVSS0_UDMASS Device<a class="headerlink" href="#clocks-for-mcu-navss0-udmass-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_NAVSS0_UDMASS</span></a> (ID = 303)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="22%" />
<col width="55%" />
<col width="24%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_NAVSS0_UDMASS_VD2CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-r5fss0-core0-device">
<span id="soc-doc-j721e-public-clks-mcu-r5fss0-core0"></span><h3>Clocks for MCU_R5FSS0_CORE0 Device<a class="headerlink" href="#clocks-for-mcu-r5fss0-core0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_R5FSS0_CORE0</span></a> (ID = 250)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="53%" />
<col width="39%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_R5FSS0_CORE0_CPU_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_R5FSS0_CORE0_CPU_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK</td>
<td>Parent input clock option to DEV_MCU_R5FSS0_CORE0_CPU_CLK</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_R5FSS0_CORE0_CPU_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK2</td>
<td>Parent input clock option to DEV_MCU_R5FSS0_CORE0_CPU_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCU_R5FSS0_CORE0_INTERFACE_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-r5fss0-core1-device">
<span id="soc-doc-j721e-public-clks-mcu-r5fss0-core1"></span><h3>Clocks for MCU_R5FSS0_CORE1 Device<a class="headerlink" href="#clocks-for-mcu-r5fss0-core1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_R5FSS0_CORE1</span></a> (ID = 251)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="53%" />
<col width="39%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_R5FSS0_CORE1_CPU_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_R5FSS0_CORE1_CPU_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK</td>
<td>Parent input clock option to DEV_MCU_R5FSS0_CORE1_CPU_CLK</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_R5FSS0_CORE1_CPU_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK2</td>
<td>Parent input clock option to DEV_MCU_R5FSS0_CORE1_CPU_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCU_R5FSS0_CORE1_INTERFACE_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-rti0-device">
<span id="soc-doc-j721e-public-clks-mcu-rti0"></span><h3>Clocks for MCU_RTI0 Device<a class="headerlink" href="#clocks-for-mcu-rti0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_RTI0</span></a> (ID = 262)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="53%" />
<col width="38%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_RTI0_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_RTI0_RTI_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCU_RTI0_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT</td>
<td>Parent input clock option to DEV_MCU_RTI0_RTI_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCU_RTI0_RTI_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK</td>
<td>Parent input clock option to DEV_MCU_RTI0_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MCU_RTI0_RTI_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK</td>
<td>Parent input clock option to DEV_MCU_RTI0_RTI_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-rti1-device">
<span id="soc-doc-j721e-public-clks-mcu-rti1"></span><h3>Clocks for MCU_RTI1 Device<a class="headerlink" href="#clocks-for-mcu-rti1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_RTI1</span></a> (ID = 263)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="53%" />
<col width="38%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_RTI1_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_RTI1_RTI_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_RTI1_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCU_RTI1_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCU_RTI1_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT</td>
<td>Parent input clock option to DEV_MCU_RTI1_RTI_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCU_RTI1_RTI_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK</td>
<td>Parent input clock option to DEV_MCU_RTI1_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MCU_RTI1_RTI_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK</td>
<td>Parent input clock option to DEV_MCU_RTI1_RTI_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-sa2-ul0-device">
<span id="soc-doc-j721e-public-clks-mcu-sa2-ul0"></span><h3>Clocks for MCU_SA2_UL0 Device<a class="headerlink" href="#clocks-for-mcu-sa2-ul0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_SA2_UL0</span></a> (ID = 265)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="23%" />
<col width="53%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_SA2_UL0_X2_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_SA2_UL0_PKA_IN_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_SA2_UL0_X1_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-timer0-device">
<span id="soc-doc-j721e-public-clks-mcu-timer0"></span><h3>Clocks for MCU_TIMER0 Device<a class="headerlink" href="#clocks-for-mcu-timer0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_TIMER0</span></a> (ID = 35)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="53%" />
<col width="39%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_TIMER0_TIMER_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_TIMER0_TIMER_TCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCU_TIMER0_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK5</td>
<td>Parent input clock option to DEV_MCU_TIMER0_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK</td>
<td>Parent input clock option to DEV_MCU_TIMER0_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_MCU_TIMER0_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_MCU_TIMER0_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT</td>
<td>Parent input clock option to DEV_MCU_TIMER0_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MCU_0_CPTS_GENF0_0</td>
<td>Parent input clock option to DEV_MCU_TIMER0_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK</td>
<td>Parent input clock option to DEV_MCU_TIMER0_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_MCU_TIMER0_TIMER_PWM_0</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-timer1-device">
<span id="soc-doc-j721e-public-clks-mcu-timer1"></span><h3>Clocks for MCU_TIMER1 Device<a class="headerlink" href="#clocks-for-mcu-timer1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_TIMER1</span></a> (ID = 71)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="50%" />
<col width="42%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_TIMER1_TIMER_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_TIMER1_TIMER_TCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_MCU_TIMER_CLKSEL_OUT1</td>
<td>Parent input clock option to DEV_MCU_TIMER1_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MCU_0_TIMER_PWM_0</td>
<td>Parent input clock option to DEV_MCU_TIMER1_TIMER_TCLK_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-timer2-device">
<span id="soc-doc-j721e-public-clks-mcu-timer2"></span><h3>Clocks for MCU_TIMER2 Device<a class="headerlink" href="#clocks-for-mcu-timer2-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_TIMER2</span></a> (ID = 72)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="53%" />
<col width="39%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_TIMER2_TIMER_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_TIMER2_TIMER_TCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCU_TIMER2_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK5</td>
<td>Parent input clock option to DEV_MCU_TIMER2_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK</td>
<td>Parent input clock option to DEV_MCU_TIMER2_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_MCU_TIMER2_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_MCU_TIMER2_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT</td>
<td>Parent input clock option to DEV_MCU_TIMER2_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MCU_0_CPTS_GENF0_0</td>
<td>Parent input clock option to DEV_MCU_TIMER2_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK</td>
<td>Parent input clock option to DEV_MCU_TIMER2_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_MCU_TIMER2_TIMER_PWM_0</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-timer3-device">
<span id="soc-doc-j721e-public-clks-mcu-timer3"></span><h3>Clocks for MCU_TIMER3 Device<a class="headerlink" href="#clocks-for-mcu-timer3-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_TIMER3</span></a> (ID = 73)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="50%" />
<col width="42%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_TIMER3_TIMER_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_TIMER3_TIMER_TCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_MCU_TIMER_CLKSEL_OUT3</td>
<td>Parent input clock option to DEV_MCU_TIMER3_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MCU_2_TIMER_PWM_0</td>
<td>Parent input clock option to DEV_MCU_TIMER3_TIMER_TCLK_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-timer4-device">
<span id="soc-doc-j721e-public-clks-mcu-timer4"></span><h3>Clocks for MCU_TIMER4 Device<a class="headerlink" href="#clocks-for-mcu-timer4-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_TIMER4</span></a> (ID = 74)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="53%" />
<col width="39%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_TIMER4_TIMER_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_TIMER4_TIMER_TCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCU_TIMER4_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK5</td>
<td>Parent input clock option to DEV_MCU_TIMER4_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK</td>
<td>Parent input clock option to DEV_MCU_TIMER4_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_MCU_TIMER4_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_MCU_TIMER4_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT</td>
<td>Parent input clock option to DEV_MCU_TIMER4_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MCU_0_CPTS_GENF0_0</td>
<td>Parent input clock option to DEV_MCU_TIMER4_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK</td>
<td>Parent input clock option to DEV_MCU_TIMER4_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_MCU_TIMER4_TIMER_PWM_0</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-timer5-device">
<span id="soc-doc-j721e-public-clks-mcu-timer5"></span><h3>Clocks for MCU_TIMER5 Device<a class="headerlink" href="#clocks-for-mcu-timer5-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_TIMER5</span></a> (ID = 75)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="50%" />
<col width="42%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_TIMER5_TIMER_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_TIMER5_TIMER_TCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_TIMER5_TIMER_TCLK_CLK_PARENT_MCU_TIMER_CLKSEL_OUT5</td>
<td>Parent input clock option to DEV_MCU_TIMER5_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCU_TIMER5_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MCU_4_TIMER_PWM_0</td>
<td>Parent input clock option to DEV_MCU_TIMER5_TIMER_TCLK_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-timer6-device">
<span id="soc-doc-j721e-public-clks-mcu-timer6"></span><h3>Clocks for MCU_TIMER6 Device<a class="headerlink" href="#clocks-for-mcu-timer6-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_TIMER6</span></a> (ID = 76)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="53%" />
<col width="39%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_TIMER6_TIMER_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_TIMER6_TIMER_TCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCU_TIMER6_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK5</td>
<td>Parent input clock option to DEV_MCU_TIMER6_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK</td>
<td>Parent input clock option to DEV_MCU_TIMER6_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_MCU_TIMER6_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_MCU_TIMER6_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT</td>
<td>Parent input clock option to DEV_MCU_TIMER6_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MCU_0_CPTS_GENF0_0</td>
<td>Parent input clock option to DEV_MCU_TIMER6_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK</td>
<td>Parent input clock option to DEV_MCU_TIMER6_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_MCU_TIMER6_TIMER_PWM_0</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-timer7-device">
<span id="soc-doc-j721e-public-clks-mcu-timer7"></span><h3>Clocks for MCU_TIMER7 Device<a class="headerlink" href="#clocks-for-mcu-timer7-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_TIMER7</span></a> (ID = 77)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="50%" />
<col width="42%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_TIMER7_TIMER_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_TIMER7_TIMER_TCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_TIMER7_TIMER_TCLK_CLK_PARENT_MCU_TIMER_CLKSEL_OUT7</td>
<td>Parent input clock option to DEV_MCU_TIMER7_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCU_TIMER7_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MCU_6_TIMER_PWM_0</td>
<td>Parent input clock option to DEV_MCU_TIMER7_TIMER_TCLK_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-timer8-device">
<span id="soc-doc-j721e-public-clks-mcu-timer8"></span><h3>Clocks for MCU_TIMER8 Device<a class="headerlink" href="#clocks-for-mcu-timer8-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_TIMER8</span></a> (ID = 78)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="53%" />
<col width="39%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_TIMER8_TIMER_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_TIMER8_TIMER_TCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_MCU_TIMER8_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK5</td>
<td>Parent input clock option to DEV_MCU_TIMER8_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK</td>
<td>Parent input clock option to DEV_MCU_TIMER8_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_MCU_TIMER8_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_MCU_TIMER8_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT</td>
<td>Parent input clock option to DEV_MCU_TIMER8_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MCU_0_CPTS_GENF0_0</td>
<td>Parent input clock option to DEV_MCU_TIMER8_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK</td>
<td>Parent input clock option to DEV_MCU_TIMER8_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_MCU_TIMER8_TIMER_PWM_0</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-timer9-device">
<span id="soc-doc-j721e-public-clks-mcu-timer9"></span><h3>Clocks for MCU_TIMER9 Device<a class="headerlink" href="#clocks-for-mcu-timer9-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_TIMER9</span></a> (ID = 79)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="50%" />
<col width="42%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_TIMER9_TIMER_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_TIMER9_TIMER_TCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_TIMER9_TIMER_TCLK_CLK_PARENT_MCU_TIMER_CLKSEL_OUT9</td>
<td>Parent input clock option to DEV_MCU_TIMER9_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCU_TIMER9_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MCU_8_TIMER_PWM_0</td>
<td>Parent input clock option to DEV_MCU_TIMER9_TIMER_TCLK_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mcu-uart0-device">
<span id="soc-doc-j721e-public-clks-mcu-uart0"></span><h3>Clocks for MCU_UART0 Device<a class="headerlink" href="#clocks-for-mcu-uart0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MCU_UART0</span></a> (ID = 149)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="51%" />
<col width="40%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MCU_UART0_FCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MCU_UART0_FCLK_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_MCU_UART0_FCLK_CLK</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MCU_UART0_FCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_1_HSDIVOUT5_CLK</td>
<td>Parent input clock option to DEV_MCU_UART0_FCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MCU_UART0_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mlb0-device">
<span id="soc-doc-j721e-public-clks-mlb0"></span><h3>Clocks for MLB0 Device<a class="headerlink" href="#clocks-for-mlb0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MLB0</span></a> (ID = 186)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="50%" />
<col width="26%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MLB0_MLBSS_MLB_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MLB0_MLBSS_SCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MLB0_MLBSS_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MLB0_MLBSS_PCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MLB0_MLBSS_AMLB_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mmcsd0-device">
<span id="soc-doc-j721e-public-clks-mmcsd0"></span><h3>Clocks for MMCSD0 Device<a class="headerlink" href="#clocks-for-mmcsd0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MMCSD0</span></a> (ID = 91)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MMCSD0_EMMCSS_VBUS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MMCSD0_EMMCSS_XIN_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_MMCSD0_EMMCSS_XIN_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_MMCSD0_EMMCSS_XIN_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_MMCSD0_EMMCSS_XIN_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_MMCSD0_EMMCSS_XIN_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_MMCSD0_EMMCSS_IO_CLK_0</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mmcsd1-device">
<span id="soc-doc-j721e-public-clks-mmcsd1"></span><h3>Clocks for MMCSD1 Device<a class="headerlink" href="#clocks-for-mmcsd1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MMCSD1</span></a> (ID = 92)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MMCSD1_EMMCSDSS_XIN_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_MMCSD1_EMMCSDSS_XIN_CLK</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_MMCSD1_EMMCSDSS_XIN_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_MMCSD1_EMMCSDSS_XIN_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_MMCSD1_EMMCSDSS_XIN_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MMCSD1_EMMCSDSS_VBUS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_MMCSD1_EMMCSDSS_IO_CLK_I_0</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_MMCSD1_EMMCSDSS_IO_CLK_O_0</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-mmcsd2-device">
<span id="soc-doc-j721e-public-clks-mmcsd2"></span><h3>Clocks for MMCSD2 Device<a class="headerlink" href="#clocks-for-mmcsd2-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_MMCSD2</span></a> (ID = 93)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_MMCSD2_EMMCSDSS_XIN_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_MMCSD2_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_MMCSD2_EMMCSDSS_XIN_CLK</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_MMCSD2_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_MMCSD2_EMMCSDSS_XIN_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_MMCSD2_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_MMCSD2_EMMCSDSS_XIN_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_MMCSD2_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_MMCSD2_EMMCSDSS_XIN_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_MMCSD2_EMMCSDSS_VBUS_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_MMCSD2_EMMCSDSS_IO_CLK_I_0</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_MMCSD2_EMMCSDSS_IO_CLK_O_0</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-navss0-cpts-0-device">
<span id="soc-doc-j721e-public-clks-navss0-cpts-0"></span><h3>Clocks for NAVSS0_CPTS_0 Device<a class="headerlink" href="#clocks-for-navss0-cpts-0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_NAVSS0_CPTS_0</span></a> (ID = 201)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="53%" />
<col width="38%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_NAVSS0_CPTS_0_VBUSP_GCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_NAVSS0_CPTS_0_RCLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_NAVSS0_CPTS_0_RCLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_NAVSS0_CPTS_0_RCLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_NAVSS0_CPTS_0_RCLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK</td>
<td>Parent input clock option to DEV_NAVSS0_CPTS_0_RCLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_NAVSS0_CPTS_0_RCLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT</td>
<td>Parent input clock option to DEV_NAVSS0_CPTS_0_RCLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_NAVSS0_CPTS_0_RCLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</td>
<td>Parent input clock option to DEV_NAVSS0_CPTS_0_RCLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_NAVSS0_CPTS_0_RCLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_NAVSS0_CPTS_0_RCLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_NAVSS0_CPTS_0_RCLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</td>
<td>Parent input clock option to DEV_NAVSS0_CPTS_0_RCLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_NAVSS0_CPTS_0_RCLK_PARENT_WIZ16B4M4CS_MAIN_0_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_NAVSS0_CPTS_0_RCLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_NAVSS0_CPTS_0_RCLK_PARENT_WIZ16B4M4CS_MAIN_0_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_NAVSS0_CPTS_0_RCLK</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_NAVSS0_CPTS_0_RCLK_PARENT_WIZ16B4M4CS_MAIN_1_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_NAVSS0_CPTS_0_RCLK</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_NAVSS0_CPTS_0_RCLK_PARENT_WIZ16B4M4CS_MAIN_1_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_NAVSS0_CPTS_0_RCLK</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_NAVSS0_CPTS_0_RCLK_PARENT_WIZ16B4M4CS_MAIN_2_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_NAVSS0_CPTS_0_RCLK</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>DEV_NAVSS0_CPTS_0_RCLK_PARENT_WIZ16B4M4CS_MAIN_2_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_NAVSS0_CPTS_0_RCLK</td>
</tr>
<tr class="row-even"><td>14</td>
<td>DEV_NAVSS0_CPTS_0_RCLK_PARENT_WIZ16B4M4CS_MAIN_3_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_NAVSS0_CPTS_0_RCLK</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>DEV_NAVSS0_CPTS_0_RCLK_PARENT_WIZ16B4M4CS_MAIN_3_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_NAVSS0_CPTS_0_RCLK</td>
</tr>
<tr class="row-even"><td>16</td>
<td>DEV_NAVSS0_CPTS_0_RCLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_NAVSS0_CPTS_0_RCLK</td>
</tr>
<tr class="row-odd"><td>17</td>
<td>DEV_NAVSS0_CPTS_0_RCLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK</td>
<td>Parent input clock option to DEV_NAVSS0_CPTS_0_RCLK</td>
</tr>
<tr class="row-even"><td>18</td>
<td>DEV_NAVSS0_CPTS_0_TS_GENF0</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>19</td>
<td>DEV_NAVSS0_CPTS_0_TS_GENF1</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-navss0-dti-0-device">
<span id="soc-doc-j721e-public-clks-navss0-dti-0"></span><h3>Clocks for NAVSS0_DTI_0 Device<a class="headerlink" href="#clocks-for-navss0-dti-0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_NAVSS0_DTI_0</span></a> (ID = 206)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="20%" />
<col width="58%" />
<col width="22%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_NAVSS0_DTI_0_CLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_NAVSS0_DTI_0_EXT0_DTI_CLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_NAVSS0_DTI_0_EXT3_DTI_CLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_NAVSS0_DTI_0_EXT1_DTI_CLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_NAVSS0_DTI_0_EXT2_DTI_CLK_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-navss0-intr-router-0-device">
<span id="soc-doc-j721e-public-clks-navss0-intr-router-0"></span><h3>Clocks for NAVSS0_INTR_ROUTER_0 Device<a class="headerlink" href="#clocks-for-navss0-intr-router-0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_NAVSS0_INTR_ROUTER_0</span></a> (ID = 213)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="20%" />
<col width="58%" />
<col width="22%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_NAVSS0_INTR_ROUTER_0_INTR_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-navss0-mailbox-0-device">
<span id="soc-doc-j721e-public-clks-navss0-mailbox-0"></span><h3>Clocks for NAVSS0_MAILBOX_0 Device<a class="headerlink" href="#clocks-for-navss0-mailbox-0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_NAVSS0_MAILBOX_0</span></a> (ID = 214)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="55%" />
<col width="23%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_NAVSS0_MAILBOX_0_VCLK_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-navss0-mailbox-1-device">
<span id="soc-doc-j721e-public-clks-navss0-mailbox-1"></span><h3>Clocks for NAVSS0_MAILBOX_1 Device<a class="headerlink" href="#clocks-for-navss0-mailbox-1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_NAVSS0_MAILBOX_1</span></a> (ID = 215)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="55%" />
<col width="23%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_NAVSS0_MAILBOX_1_VCLK_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-navss0-mailbox-10-device">
<span id="soc-doc-j721e-public-clks-navss0-mailbox-10"></span><h3>Clocks for NAVSS0_MAILBOX_10 Device<a class="headerlink" href="#clocks-for-navss0-mailbox-10-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_NAVSS0_MAILBOX_10</span></a> (ID = 224)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="56%" />
<col width="23%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_NAVSS0_MAILBOX_10_VCLK_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-navss0-mailbox-11-device">
<span id="soc-doc-j721e-public-clks-navss0-mailbox-11"></span><h3>Clocks for NAVSS0_MAILBOX_11 Device<a class="headerlink" href="#clocks-for-navss0-mailbox-11-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_NAVSS0_MAILBOX_11</span></a> (ID = 225)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="56%" />
<col width="23%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_NAVSS0_MAILBOX_11_VCLK_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-navss0-mailbox-2-device">
<span id="soc-doc-j721e-public-clks-navss0-mailbox-2"></span><h3>Clocks for NAVSS0_MAILBOX_2 Device<a class="headerlink" href="#clocks-for-navss0-mailbox-2-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_NAVSS0_MAILBOX_2</span></a> (ID = 216)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="55%" />
<col width="23%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_NAVSS0_MAILBOX_2_VCLK_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-navss0-mailbox-3-device">
<span id="soc-doc-j721e-public-clks-navss0-mailbox-3"></span><h3>Clocks for NAVSS0_MAILBOX_3 Device<a class="headerlink" href="#clocks-for-navss0-mailbox-3-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_NAVSS0_MAILBOX_3</span></a> (ID = 217)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="55%" />
<col width="23%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_NAVSS0_MAILBOX_3_VCLK_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-navss0-mailbox-4-device">
<span id="soc-doc-j721e-public-clks-navss0-mailbox-4"></span><h3>Clocks for NAVSS0_MAILBOX_4 Device<a class="headerlink" href="#clocks-for-navss0-mailbox-4-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_NAVSS0_MAILBOX_4</span></a> (ID = 218)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="55%" />
<col width="23%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_NAVSS0_MAILBOX_4_VCLK_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-navss0-mailbox-5-device">
<span id="soc-doc-j721e-public-clks-navss0-mailbox-5"></span><h3>Clocks for NAVSS0_MAILBOX_5 Device<a class="headerlink" href="#clocks-for-navss0-mailbox-5-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_NAVSS0_MAILBOX_5</span></a> (ID = 219)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="55%" />
<col width="23%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_NAVSS0_MAILBOX_5_VCLK_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-navss0-mailbox-6-device">
<span id="soc-doc-j721e-public-clks-navss0-mailbox-6"></span><h3>Clocks for NAVSS0_MAILBOX_6 Device<a class="headerlink" href="#clocks-for-navss0-mailbox-6-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_NAVSS0_MAILBOX_6</span></a> (ID = 220)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="55%" />
<col width="23%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_NAVSS0_MAILBOX_6_VCLK_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-navss0-mailbox-7-device">
<span id="soc-doc-j721e-public-clks-navss0-mailbox-7"></span><h3>Clocks for NAVSS0_MAILBOX_7 Device<a class="headerlink" href="#clocks-for-navss0-mailbox-7-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_NAVSS0_MAILBOX_7</span></a> (ID = 221)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="55%" />
<col width="23%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_NAVSS0_MAILBOX_7_VCLK_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-navss0-mailbox-8-device">
<span id="soc-doc-j721e-public-clks-navss0-mailbox-8"></span><h3>Clocks for NAVSS0_MAILBOX_8 Device<a class="headerlink" href="#clocks-for-navss0-mailbox-8-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_NAVSS0_MAILBOX_8</span></a> (ID = 222)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="55%" />
<col width="23%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_NAVSS0_MAILBOX_8_VCLK_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-navss0-mailbox-9-device">
<span id="soc-doc-j721e-public-clks-navss0-mailbox-9"></span><h3>Clocks for NAVSS0_MAILBOX_9 Device<a class="headerlink" href="#clocks-for-navss0-mailbox-9-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_NAVSS0_MAILBOX_9</span></a> (ID = 223)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="55%" />
<col width="23%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_NAVSS0_MAILBOX_9_VCLK_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-navss0-mcrc-0-device">
<span id="soc-doc-j721e-public-clks-navss0-mcrc-0"></span><h3>Clocks for NAVSS0_MCRC_0 Device<a class="headerlink" href="#clocks-for-navss0-mcrc-0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_NAVSS0_MCRC_0</span></a> (ID = 227)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="25%" />
<col width="48%" />
<col width="27%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_NAVSS0_MCRC_0_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-navss0-modss-device">
<span id="soc-doc-j721e-public-clks-navss0-modss"></span><h3>Clocks for NAVSS0_MODSS Device<a class="headerlink" href="#clocks-for-navss0-modss-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_NAVSS0_MODSS</span></a> (ID = 299)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="50%" />
<col width="26%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_NAVSS0_MODSS_VD2CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-navss0-modss-intaggr-0-device">
<span id="soc-doc-j721e-public-clks-navss0-modss-intaggr-0"></span><h3>Clocks for NAVSS0_MODSS_INTAGGR_0 Device<a class="headerlink" href="#clocks-for-navss0-modss-intaggr-0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_NAVSS0_MODSS_INTAGGR_0</span></a> (ID = 207)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="20%" />
<col width="59%" />
<col width="21%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_NAVSS0_MODSS_INTAGGR_0_SYS_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-navss0-modss-intaggr-1-device">
<span id="soc-doc-j721e-public-clks-navss0-modss-intaggr-1"></span><h3>Clocks for NAVSS0_MODSS_INTAGGR_1 Device<a class="headerlink" href="#clocks-for-navss0-modss-intaggr-1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_NAVSS0_MODSS_INTAGGR_1</span></a> (ID = 208)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="20%" />
<col width="59%" />
<col width="21%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_NAVSS0_MODSS_INTAGGR_1_SYS_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-navss0-proxy-0-device">
<span id="soc-doc-j721e-public-clks-navss0-proxy-0"></span><h3>Clocks for NAVSS0_PROXY_0 Device<a class="headerlink" href="#clocks-for-navss0-proxy-0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_NAVSS0_PROXY_0</span></a> (ID = 210)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="23%" />
<col width="53%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_NAVSS0_PROXY_0_CLK_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-navss0-ringacc-0-device">
<span id="soc-doc-j721e-public-clks-navss0-ringacc-0"></span><h3>Clocks for NAVSS0_RINGACC_0 Device<a class="headerlink" href="#clocks-for-navss0-ringacc-0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_NAVSS0_RINGACC_0</span></a> (ID = 211)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="22%" />
<col width="55%" />
<col width="24%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_NAVSS0_RINGACC_0_SYS_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-navss0-spinlock-0-device">
<span id="soc-doc-j721e-public-clks-navss0-spinlock-0"></span><h3>Clocks for NAVSS0_SPINLOCK_0 Device<a class="headerlink" href="#clocks-for-navss0-spinlock-0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_NAVSS0_SPINLOCK_0</span></a> (ID = 226)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="23%" />
<col width="52%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_NAVSS0_SPINLOCK_0_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-navss0-tbu-0-device">
<span id="soc-doc-j721e-public-clks-navss0-tbu-0"></span><h3>Clocks for NAVSS0_TBU_0 Device<a class="headerlink" href="#clocks-for-navss0-tbu-0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_NAVSS0_TBU_0</span></a> (ID = 228)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="51%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_NAVSS0_TBU_0_CLK_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-navss0-tcu-0-device">
<span id="soc-doc-j721e-public-clks-navss0-tcu-0"></span><h3>Clocks for NAVSS0_TCU_0 Device<a class="headerlink" href="#clocks-for-navss0-tcu-0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_NAVSS0_TCU_0</span></a> (ID = 229)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="51%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_NAVSS0_TCU_0_CLK_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-navss0-timermgr-0-device">
<span id="soc-doc-j721e-public-clks-navss0-timermgr-0"></span><h3>Clocks for NAVSS0_TIMERMGR_0 Device<a class="headerlink" href="#clocks-for-navss0-timermgr-0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_NAVSS0_TIMERMGR_0</span></a> (ID = 230)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="20%" />
<col width="59%" />
<col width="21%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_NAVSS0_TIMERMGR_0_VCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_NAVSS0_TIMERMGR_0_EON_TICK_EVT</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-navss0-timermgr-1-device">
<span id="soc-doc-j721e-public-clks-navss0-timermgr-1"></span><h3>Clocks for NAVSS0_TIMERMGR_1 Device<a class="headerlink" href="#clocks-for-navss0-timermgr-1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_NAVSS0_TIMERMGR_1</span></a> (ID = 231)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="20%" />
<col width="59%" />
<col width="21%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_NAVSS0_TIMERMGR_1_VCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_NAVSS0_TIMERMGR_1_EON_TICK_EVT</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-navss0-udmap-0-device">
<span id="soc-doc-j721e-public-clks-navss0-udmap-0"></span><h3>Clocks for NAVSS0_UDMAP_0 Device<a class="headerlink" href="#clocks-for-navss0-udmap-0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_NAVSS0_UDMAP_0</span></a> (ID = 212)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="23%" />
<col width="53%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_NAVSS0_UDMAP_0_SYS_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-navss0-udmass-device">
<span id="soc-doc-j721e-public-clks-navss0-udmass"></span><h3>Clocks for NAVSS0_UDMASS Device<a class="headerlink" href="#clocks-for-navss0-udmass-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_NAVSS0_UDMASS</span></a> (ID = 300)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="51%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_NAVSS0_UDMASS_VD2CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-navss0-udmass-intaggr-0-device">
<span id="soc-doc-j721e-public-clks-navss0-udmass-intaggr-0"></span><h3>Clocks for NAVSS0_UDMASS_INTAGGR_0 Device<a class="headerlink" href="#clocks-for-navss0-udmass-intaggr-0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_NAVSS0_UDMASS_INTAGGR_0</span></a> (ID = 209)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="19%" />
<col width="60%" />
<col width="21%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_NAVSS0_UDMASS_INTAGGR_0_SYS_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-navss0-virtss-device">
<span id="soc-doc-j721e-public-clks-navss0-virtss"></span><h3>Clocks for NAVSS0_VIRTSS Device<a class="headerlink" href="#clocks-for-navss0-virtss-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_NAVSS0_VIRTSS</span></a> (ID = 301)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="51%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_NAVSS0_VIRTSS_VD2CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-navss512l-main-0-device">
<span id="soc-doc-j721e-public-clks-navss512l-main-0"></span><h3>Clocks for NAVSS512L_MAIN_0 Device<a class="headerlink" href="#clocks-for-navss512l-main-0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_NAVSS512L_MAIN_0</span></a> (ID = 199)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="19%" />
<col width="58%" />
<col width="23%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_NAVSS512L_MAIN_0_CPTS0_GENF3_0</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_NAVSS512L_MAIN_0_CPTS0_GENF2_0</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-navss-mcu-j7-mcu-0-device">
<span id="soc-doc-j721e-public-clks-navss-mcu-j7-mcu-0"></span><h3>Clocks for NAVSS_MCU_J7_MCU_0 Device<a class="headerlink" href="#clocks-for-navss-mcu-j7-mcu-0-device" title="Permalink to this headline">¶</a></h3>
<p><strong>This device has no defined clocks.</strong></p>
</div>
<div class="section" id="clocks-for-pcie0-device">
<span id="soc-doc-j721e-public-clks-pcie0"></span><h3>Clocks for PCIE0 Device<a class="headerlink" href="#clocks-for-pcie0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_PCIE0</span></a> (ID = 239)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="53%" />
<col width="39%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_PCIE0_PCIE_LANE1_TXMCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_PCIE0_PCIE_CBA_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_PCIE0_PCIE_LANE1_RXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_PCIE0_PCIE_CPTS_RCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_PCIE0_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK</td>
<td>Parent input clock option to DEV_PCIE0_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT</td>
<td>Parent input clock option to DEV_PCIE0_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</td>
<td>Parent input clock option to DEV_PCIE0_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_PCIE0_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</td>
<td>Parent input clock option to DEV_PCIE0_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B4M4CS_MAIN_0_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_PCIE0_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B4M4CS_MAIN_0_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_PCIE0_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B4M4CS_MAIN_1_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_PCIE0_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B4M4CS_MAIN_1_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_PCIE0_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>14</td>
<td>DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B4M4CS_MAIN_2_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_PCIE0_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B4M4CS_MAIN_2_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_PCIE0_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>16</td>
<td>DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B4M4CS_MAIN_2_IP2_LN0_TXMCLK_DUP0</td>
<td>Parent input clock option to DEV_PCIE0_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>17</td>
<td>DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B4M4CS_MAIN_2_IP2_LN1_TXMCLK_DUP0</td>
<td>Parent input clock option to DEV_PCIE0_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>18</td>
<td>DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_PCIE0_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>19</td>
<td>DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK</td>
<td>Parent input clock option to DEV_PCIE0_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>20</td>
<td>DEV_PCIE0_PCIE_LANE1_TXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>21</td>
<td>DEV_PCIE0_PCIE_LANE1_REFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>22</td>
<td>DEV_PCIE0_PCIE_LANE0_REFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>23</td>
<td>DEV_PCIE0_PCIE_LANE0_TXMCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>24</td>
<td>DEV_PCIE0_PCIE_LANE0_TXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>25</td>
<td>DEV_PCIE0_PCIE_PM_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>26</td>
<td>DEV_PCIE0_PCIE_LANE0_RXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>27</td>
<td>DEV_PCIE0_PCIE_LANE1_RXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>28</td>
<td>DEV_PCIE0_PCIE_LANE0_RXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>29</td>
<td>DEV_PCIE0_PCIE_LANE1_TXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>30</td>
<td>DEV_PCIE0_PCIE_LANE0_TXCLK</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-pcie1-device">
<span id="soc-doc-j721e-public-clks-pcie1"></span><h3>Clocks for PCIE1 Device<a class="headerlink" href="#clocks-for-pcie1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_PCIE1</span></a> (ID = 240)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="53%" />
<col width="39%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_PCIE1_PCIE_LANE1_TXMCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_PCIE1_PCIE_CBA_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_PCIE1_PCIE_LANE1_RXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_PCIE1_PCIE_CPTS_RCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_PCIE1_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK</td>
<td>Parent input clock option to DEV_PCIE1_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT</td>
<td>Parent input clock option to DEV_PCIE1_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</td>
<td>Parent input clock option to DEV_PCIE1_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_PCIE1_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</td>
<td>Parent input clock option to DEV_PCIE1_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B4M4CS_MAIN_0_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_PCIE1_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B4M4CS_MAIN_0_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_PCIE1_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B4M4CS_MAIN_1_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_PCIE1_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B4M4CS_MAIN_1_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_PCIE1_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>14</td>
<td>DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B4M4CS_MAIN_2_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_PCIE1_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B4M4CS_MAIN_2_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_PCIE1_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>16</td>
<td>DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B4M4CS_MAIN_2_IP2_LN0_TXMCLK_DUP0</td>
<td>Parent input clock option to DEV_PCIE1_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>17</td>
<td>DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B4M4CS_MAIN_2_IP2_LN1_TXMCLK_DUP0</td>
<td>Parent input clock option to DEV_PCIE1_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>18</td>
<td>DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_PCIE1_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>19</td>
<td>DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK</td>
<td>Parent input clock option to DEV_PCIE1_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>20</td>
<td>DEV_PCIE1_PCIE_LANE1_TXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>21</td>
<td>DEV_PCIE1_PCIE_LANE1_REFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>22</td>
<td>DEV_PCIE1_PCIE_LANE0_REFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>23</td>
<td>DEV_PCIE1_PCIE_LANE0_TXMCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>24</td>
<td>DEV_PCIE1_PCIE_LANE0_TXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>25</td>
<td>DEV_PCIE1_PCIE_PM_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>26</td>
<td>DEV_PCIE1_PCIE_LANE0_RXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>27</td>
<td>DEV_PCIE1_PCIE_LANE1_RXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>28</td>
<td>DEV_PCIE1_PCIE_LANE0_RXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>29</td>
<td>DEV_PCIE1_PCIE_LANE1_TXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>30</td>
<td>DEV_PCIE1_PCIE_LANE0_TXCLK</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-pcie2-device">
<span id="soc-doc-j721e-public-clks-pcie2"></span><h3>Clocks for PCIE2 Device<a class="headerlink" href="#clocks-for-pcie2-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_PCIE2</span></a> (ID = 241)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="53%" />
<col width="39%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_PCIE2_PCIE_LANE1_TXMCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_PCIE2_PCIE_CBA_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_PCIE2_PCIE_LANE1_RXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_PCIE2_PCIE_CPTS_RCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_PCIE2_PCIE_CPTS_RCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_PCIE2_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_PCIE2_PCIE_CPTS_RCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK</td>
<td>Parent input clock option to DEV_PCIE2_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_PCIE2_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT</td>
<td>Parent input clock option to DEV_PCIE2_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_PCIE2_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</td>
<td>Parent input clock option to DEV_PCIE2_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_PCIE2_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_PCIE2_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_PCIE2_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</td>
<td>Parent input clock option to DEV_PCIE2_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_PCIE2_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B4M4CS_MAIN_0_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_PCIE2_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_PCIE2_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B4M4CS_MAIN_0_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_PCIE2_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_PCIE2_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B4M4CS_MAIN_1_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_PCIE2_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>DEV_PCIE2_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B4M4CS_MAIN_1_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_PCIE2_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>14</td>
<td>DEV_PCIE2_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B4M4CS_MAIN_2_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_PCIE2_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>DEV_PCIE2_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B4M4CS_MAIN_2_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_PCIE2_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>16</td>
<td>DEV_PCIE2_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B4M4CS_MAIN_2_IP2_LN0_TXMCLK_DUP0</td>
<td>Parent input clock option to DEV_PCIE2_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>17</td>
<td>DEV_PCIE2_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B4M4CS_MAIN_2_IP2_LN1_TXMCLK_DUP0</td>
<td>Parent input clock option to DEV_PCIE2_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>18</td>
<td>DEV_PCIE2_PCIE_CPTS_RCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_PCIE2_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>19</td>
<td>DEV_PCIE2_PCIE_CPTS_RCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK</td>
<td>Parent input clock option to DEV_PCIE2_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>20</td>
<td>DEV_PCIE2_PCIE_LANE1_TXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>21</td>
<td>DEV_PCIE2_PCIE_LANE1_REFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>22</td>
<td>DEV_PCIE2_PCIE_LANE0_REFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>23</td>
<td>DEV_PCIE2_PCIE_LANE0_TXMCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>24</td>
<td>DEV_PCIE2_PCIE_LANE0_TXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>25</td>
<td>DEV_PCIE2_PCIE_PM_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>26</td>
<td>DEV_PCIE2_PCIE_LANE0_RXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>27</td>
<td>DEV_PCIE2_PCIE_LANE1_RXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>28</td>
<td>DEV_PCIE2_PCIE_LANE0_RXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>29</td>
<td>DEV_PCIE2_PCIE_LANE1_TXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>30</td>
<td>DEV_PCIE2_PCIE_LANE0_TXCLK</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-pcie3-device">
<span id="soc-doc-j721e-public-clks-pcie3"></span><h3>Clocks for PCIE3 Device<a class="headerlink" href="#clocks-for-pcie3-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_PCIE3</span></a> (ID = 242)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="53%" />
<col width="39%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_PCIE3_PCIE_LANE1_TXMCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_PCIE3_PCIE_CBA_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_PCIE3_PCIE_LANE1_RXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_PCIE3_PCIE_CPTS_RCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_PCIE3_PCIE_CPTS_RCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_PCIE3_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_PCIE3_PCIE_CPTS_RCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK</td>
<td>Parent input clock option to DEV_PCIE3_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_PCIE3_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT</td>
<td>Parent input clock option to DEV_PCIE3_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_PCIE3_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</td>
<td>Parent input clock option to DEV_PCIE3_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_PCIE3_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_PCIE3_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_PCIE3_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</td>
<td>Parent input clock option to DEV_PCIE3_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_PCIE3_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B4M4CS_MAIN_0_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_PCIE3_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_PCIE3_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B4M4CS_MAIN_0_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_PCIE3_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_PCIE3_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B4M4CS_MAIN_1_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_PCIE3_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>DEV_PCIE3_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B4M4CS_MAIN_1_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_PCIE3_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>14</td>
<td>DEV_PCIE3_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B4M4CS_MAIN_2_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_PCIE3_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>DEV_PCIE3_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B4M4CS_MAIN_2_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_PCIE3_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>16</td>
<td>DEV_PCIE3_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B4M4CS_MAIN_2_IP2_LN0_TXMCLK_DUP0</td>
<td>Parent input clock option to DEV_PCIE3_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>17</td>
<td>DEV_PCIE3_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B4M4CS_MAIN_2_IP2_LN1_TXMCLK_DUP0</td>
<td>Parent input clock option to DEV_PCIE3_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>18</td>
<td>DEV_PCIE3_PCIE_CPTS_RCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_PCIE3_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-odd"><td>19</td>
<td>DEV_PCIE3_PCIE_CPTS_RCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK</td>
<td>Parent input clock option to DEV_PCIE3_PCIE_CPTS_RCLK_CLK</td>
</tr>
<tr class="row-even"><td>20</td>
<td>DEV_PCIE3_PCIE_LANE1_TXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>21</td>
<td>DEV_PCIE3_PCIE_LANE1_REFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>22</td>
<td>DEV_PCIE3_PCIE_LANE0_REFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>23</td>
<td>DEV_PCIE3_PCIE_LANE0_TXMCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>24</td>
<td>DEV_PCIE3_PCIE_LANE0_TXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>25</td>
<td>DEV_PCIE3_PCIE_PM_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>26</td>
<td>DEV_PCIE3_PCIE_LANE0_RXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>27</td>
<td>DEV_PCIE3_PCIE_LANE1_RXFCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>28</td>
<td>DEV_PCIE3_PCIE_LANE0_RXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>29</td>
<td>DEV_PCIE3_PCIE_LANE1_TXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>30</td>
<td>DEV_PCIE3_PCIE_LANE0_TXCLK</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-pru-icssg0-device">
<span id="soc-doc-j721e-public-clks-pru-icssg0"></span><h3>Clocks for PRU_ICSSG0 Device<a class="headerlink" href="#clocks-for-pru-icssg0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_PRU_ICSSG0</span></a> (ID = 119)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="53%" />
<col width="39%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_PRU_ICSSG0_PR1_RGMII0_RXC_I_0</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_PRU_ICSSG0_VCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_PRU_ICSSG0_PR1_RGMII1_TXC_I_0</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_PRU_ICSSG0_IEP_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_PRU_ICSSG0_IEP_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG0_IEP_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_PRU_ICSSG0_IEP_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG0_IEP_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_PRU_ICSSG0_IEP_CLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT</td>
<td>Parent input clock option to DEV_PRU_ICSSG0_IEP_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_PRU_ICSSG0_IEP_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</td>
<td>Parent input clock option to DEV_PRU_ICSSG0_IEP_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_PRU_ICSSG0_IEP_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_PRU_ICSSG0_IEP_CLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_PRU_ICSSG0_IEP_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</td>
<td>Parent input clock option to DEV_PRU_ICSSG0_IEP_CLK</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_PRU_ICSSG0_IEP_CLK_PARENT_WIZ16B4M4CS_MAIN_0_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG0_IEP_CLK</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_PRU_ICSSG0_IEP_CLK_PARENT_WIZ16B4M4CS_MAIN_0_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG0_IEP_CLK</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_PRU_ICSSG0_IEP_CLK_PARENT_WIZ16B4M4CS_MAIN_1_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG0_IEP_CLK</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>DEV_PRU_ICSSG0_IEP_CLK_PARENT_WIZ16B4M4CS_MAIN_1_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG0_IEP_CLK</td>
</tr>
<tr class="row-even"><td>14</td>
<td>DEV_PRU_ICSSG0_IEP_CLK_PARENT_WIZ16B4M4CS_MAIN_2_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG0_IEP_CLK</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>DEV_PRU_ICSSG0_IEP_CLK_PARENT_WIZ16B4M4CS_MAIN_2_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG0_IEP_CLK</td>
</tr>
<tr class="row-even"><td>16</td>
<td>DEV_PRU_ICSSG0_IEP_CLK_PARENT_WIZ16B4M4CS_MAIN_3_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG0_IEP_CLK</td>
</tr>
<tr class="row-odd"><td>17</td>
<td>DEV_PRU_ICSSG0_IEP_CLK_PARENT_WIZ16B4M4CS_MAIN_3_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG0_IEP_CLK</td>
</tr>
<tr class="row-even"><td>18</td>
<td>DEV_PRU_ICSSG0_IEP_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG0_IEP_CLK</td>
</tr>
<tr class="row-odd"><td>19</td>
<td>DEV_PRU_ICSSG0_IEP_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG0_IEP_CLK</td>
</tr>
<tr class="row-even"><td>20</td>
<td>DEV_PRU_ICSSG0_RGMII_MHZ_5_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>21</td>
<td>DEV_PRU_ICSSG0_PR1_RGMII1_RXC_I_0</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>22</td>
<td>DEV_PRU_ICSSG0_UCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>23</td>
<td>DEV_PRU_ICSSG0_PR1_RGMII0_TXC_I_0</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>24</td>
<td>DEV_PRU_ICSSG0_CORE_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>25</td>
<td>DEV_PRU_ICSSG0_CORE_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG0_CORE_CLK</td>
</tr>
<tr class="row-even"><td>26</td>
<td>DEV_PRU_ICSSG0_CORE_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG0_CORE_CLK</td>
</tr>
<tr class="row-odd"><td>27</td>
<td>DEV_PRU_ICSSG0_RGMII_MHZ_250_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>28</td>
<td>DEV_PRU_ICSSG0_RGMII_MHZ_50_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>29</td>
<td>DEV_PRU_ICSSG0_PR1_RGMII1_TXC_O_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>30</td>
<td>DEV_PRU_ICSSG0_PR1_MDIO_MDCLK_O_0</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>31</td>
<td>DEV_PRU_ICSSG0_PR1_RGMII0_TXC_O_0</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-pru-icssg1-device">
<span id="soc-doc-j721e-public-clks-pru-icssg1"></span><h3>Clocks for PRU_ICSSG1 Device<a class="headerlink" href="#clocks-for-pru-icssg1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_PRU_ICSSG1</span></a> (ID = 120)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_PRU_ICSSG1_SERDES0_RXCLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_PRU_ICSSG1_SERDES0_RXCLK_PARENT_WIZ16B4M4CS_MAIN_1_IP4_LN0_RXCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_SERDES0_RXCLK</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_PRU_ICSSG1_SERDES0_RXCLK_PARENT_WIZ16B4M4CS_MAIN_2_IP4_LN0_RXCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_SERDES0_RXCLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_PRU_ICSSG1_PR1_RGMII0_RXC_I_0</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_PRU_ICSSG1_VCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_PRU_ICSSG1_PR1_RGMII1_TXC_I_0</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_PRU_ICSSG1_SERDES0_RXFCLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_PRU_ICSSG1_SERDES0_RXFCLK_PARENT_WIZ16B4M4CS_MAIN_1_IP4_LN0_RXFCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_SERDES0_RXFCLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_PRU_ICSSG1_SERDES0_RXFCLK_PARENT_WIZ16B4M4CS_MAIN_2_IP4_LN0_RXFCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_SERDES0_RXFCLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_PRU_ICSSG1_IEP_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_PRU_ICSSG1_IEP_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_IEP_CLK</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_PRU_ICSSG1_IEP_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_IEP_CLK</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_PRU_ICSSG1_IEP_CLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_IEP_CLK</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>DEV_PRU_ICSSG1_IEP_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_IEP_CLK</td>
</tr>
<tr class="row-even"><td>14</td>
<td>DEV_PRU_ICSSG1_IEP_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_IEP_CLK</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>DEV_PRU_ICSSG1_IEP_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_IEP_CLK</td>
</tr>
<tr class="row-even"><td>16</td>
<td>DEV_PRU_ICSSG1_IEP_CLK_PARENT_WIZ16B4M4CS_MAIN_0_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_IEP_CLK</td>
</tr>
<tr class="row-odd"><td>17</td>
<td>DEV_PRU_ICSSG1_IEP_CLK_PARENT_WIZ16B4M4CS_MAIN_0_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_IEP_CLK</td>
</tr>
<tr class="row-even"><td>18</td>
<td>DEV_PRU_ICSSG1_IEP_CLK_PARENT_WIZ16B4M4CS_MAIN_1_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_IEP_CLK</td>
</tr>
<tr class="row-odd"><td>19</td>
<td>DEV_PRU_ICSSG1_IEP_CLK_PARENT_WIZ16B4M4CS_MAIN_1_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_IEP_CLK</td>
</tr>
<tr class="row-even"><td>20</td>
<td>DEV_PRU_ICSSG1_IEP_CLK_PARENT_WIZ16B4M4CS_MAIN_2_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_IEP_CLK</td>
</tr>
<tr class="row-odd"><td>21</td>
<td>DEV_PRU_ICSSG1_IEP_CLK_PARENT_WIZ16B4M4CS_MAIN_2_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_IEP_CLK</td>
</tr>
<tr class="row-even"><td>22</td>
<td>DEV_PRU_ICSSG1_IEP_CLK_PARENT_WIZ16B4M4CS_MAIN_3_IP2_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_IEP_CLK</td>
</tr>
<tr class="row-odd"><td>23</td>
<td>DEV_PRU_ICSSG1_IEP_CLK_PARENT_WIZ16B4M4CS_MAIN_3_IP2_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_IEP_CLK</td>
</tr>
<tr class="row-even"><td>24</td>
<td>DEV_PRU_ICSSG1_IEP_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_IEP_CLK</td>
</tr>
<tr class="row-odd"><td>25</td>
<td>DEV_PRU_ICSSG1_IEP_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_IEP_CLK</td>
</tr>
<tr class="row-even"><td>26</td>
<td>DEV_PRU_ICSSG1_RGMII_MHZ_5_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>27</td>
<td>DEV_PRU_ICSSG1_SERDES0_TXMCLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>28</td>
<td>DEV_PRU_ICSSG1_SERDES0_TXMCLK_PARENT_WIZ16B4M4CS_MAIN_1_IP4_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_SERDES0_TXMCLK</td>
</tr>
<tr class="row-odd"><td>29</td>
<td>DEV_PRU_ICSSG1_SERDES0_TXMCLK_PARENT_WIZ16B4M4CS_MAIN_2_IP4_LN0_TXMCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_SERDES0_TXMCLK</td>
</tr>
<tr class="row-even"><td>30</td>
<td>DEV_PRU_ICSSG1_SERDES0_REFCLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>31</td>
<td>DEV_PRU_ICSSG1_SERDES0_REFCLK_PARENT_WIZ16B4M4CS_MAIN_1_IP4_LN0_REFCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_SERDES0_REFCLK</td>
</tr>
<tr class="row-even"><td>32</td>
<td>DEV_PRU_ICSSG1_SERDES0_REFCLK_PARENT_WIZ16B4M4CS_MAIN_2_IP4_LN0_REFCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_SERDES0_REFCLK</td>
</tr>
<tr class="row-odd"><td>33</td>
<td>DEV_PRU_ICSSG1_SERDES1_RXFCLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>34</td>
<td>DEV_PRU_ICSSG1_SERDES1_RXFCLK_PARENT_WIZ16B4M4CS_MAIN_1_IP4_LN1_RXFCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_SERDES1_RXFCLK</td>
</tr>
<tr class="row-odd"><td>35</td>
<td>DEV_PRU_ICSSG1_SERDES1_RXFCLK_PARENT_WIZ16B4M4CS_MAIN_2_IP4_LN1_RXFCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_SERDES1_RXFCLK</td>
</tr>
<tr class="row-even"><td>36</td>
<td>DEV_PRU_ICSSG1_PR1_RGMII1_RXC_I_0</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>37</td>
<td>DEV_PRU_ICSSG1_SERDES1_RXCLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>38</td>
<td>DEV_PRU_ICSSG1_SERDES1_RXCLK_PARENT_WIZ16B4M4CS_MAIN_1_IP4_LN1_RXCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_SERDES1_RXCLK</td>
</tr>
<tr class="row-odd"><td>39</td>
<td>DEV_PRU_ICSSG1_SERDES1_RXCLK_PARENT_WIZ16B4M4CS_MAIN_2_IP4_LN1_RXCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_SERDES1_RXCLK</td>
</tr>
<tr class="row-even"><td>40</td>
<td>DEV_PRU_ICSSG1_SERDES1_TXFCLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>41</td>
<td>DEV_PRU_ICSSG1_SERDES1_TXFCLK_PARENT_WIZ16B4M4CS_MAIN_1_IP4_LN1_TXFCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_SERDES1_TXFCLK</td>
</tr>
<tr class="row-even"><td>42</td>
<td>DEV_PRU_ICSSG1_SERDES1_TXFCLK_PARENT_WIZ16B4M4CS_MAIN_2_IP4_LN1_TXFCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_SERDES1_TXFCLK</td>
</tr>
<tr class="row-odd"><td>43</td>
<td>DEV_PRU_ICSSG1_SERDES1_TXMCLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>44</td>
<td>DEV_PRU_ICSSG1_SERDES1_TXMCLK_PARENT_WIZ16B4M4CS_MAIN_1_IP4_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_SERDES1_TXMCLK</td>
</tr>
<tr class="row-odd"><td>45</td>
<td>DEV_PRU_ICSSG1_SERDES1_TXMCLK_PARENT_WIZ16B4M4CS_MAIN_2_IP4_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_SERDES1_TXMCLK</td>
</tr>
<tr class="row-even"><td>46</td>
<td>DEV_PRU_ICSSG1_SERDES0_TXFCLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>47</td>
<td>DEV_PRU_ICSSG1_SERDES0_TXFCLK_PARENT_WIZ16B4M4CS_MAIN_1_IP4_LN0_TXFCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_SERDES0_TXFCLK</td>
</tr>
<tr class="row-even"><td>48</td>
<td>DEV_PRU_ICSSG1_SERDES0_TXFCLK_PARENT_WIZ16B4M4CS_MAIN_2_IP4_LN0_TXFCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_SERDES0_TXFCLK</td>
</tr>
<tr class="row-odd"><td>49</td>
<td>DEV_PRU_ICSSG1_UCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>50</td>
<td>DEV_PRU_ICSSG1_PR1_RGMII0_TXC_I_0</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>51</td>
<td>DEV_PRU_ICSSG1_SERDES1_REFCLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>52</td>
<td>DEV_PRU_ICSSG1_SERDES1_REFCLK_PARENT_WIZ16B4M4CS_MAIN_1_IP4_LN1_REFCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_SERDES1_REFCLK</td>
</tr>
<tr class="row-odd"><td>53</td>
<td>DEV_PRU_ICSSG1_SERDES1_REFCLK_PARENT_WIZ16B4M4CS_MAIN_2_IP4_LN1_REFCLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_SERDES1_REFCLK</td>
</tr>
<tr class="row-even"><td>54</td>
<td>DEV_PRU_ICSSG1_CORE_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>55</td>
<td>DEV_PRU_ICSSG1_CORE_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_CORE_CLK</td>
</tr>
<tr class="row-even"><td>56</td>
<td>DEV_PRU_ICSSG1_CORE_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_PRU_ICSSG1_CORE_CLK</td>
</tr>
<tr class="row-odd"><td>57</td>
<td>DEV_PRU_ICSSG1_RGMII_MHZ_250_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>58</td>
<td>DEV_PRU_ICSSG1_RGMII_MHZ_50_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>59</td>
<td>DEV_PRU_ICSSG1_PR1_RGMII1_TXC_O_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>60</td>
<td>DEV_PRU_ICSSG1_PR1_MDIO_MDCLK_O_0</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>61</td>
<td>DEV_PRU_ICSSG1_PR1_RGMII0_TXC_O_0</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>62</td>
<td>DEV_PRU_ICSSG1_SERDES0_TXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>63</td>
<td>DEV_PRU_ICSSG1_SERDES1_TXCLK</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-psc0-device">
<span id="soc-doc-j721e-public-clks-psc0"></span><h3>Clocks for PSC0 Device<a class="headerlink" href="#clocks-for-psc0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_PSC0</span></a> (ID = 133)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="43%" />
<col width="30%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_PSC0_SLOW_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_PSC0_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-pulsar-sl-main-0-device">
<span id="soc-doc-j721e-public-clks-pulsar-sl-main-0"></span><h3>Clocks for PULSAR_SL_MAIN_0 Device<a class="headerlink" href="#clocks-for-pulsar-sl-main-0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_PULSAR_SL_MAIN_0</span></a> (ID = 243)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="18%" />
<col width="62%" />
<col width="20%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_PULSAR_SL_MAIN_0_INTERFACE0_PHASE_0</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_PULSAR_SL_MAIN_0_INTERFACE1_PHASE_0</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-pulsar-sl-main-1-device">
<span id="soc-doc-j721e-public-clks-pulsar-sl-main-1"></span><h3>Clocks for PULSAR_SL_MAIN_1 Device<a class="headerlink" href="#clocks-for-pulsar-sl-main-1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_PULSAR_SL_MAIN_1</span></a> (ID = 244)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="18%" />
<col width="62%" />
<col width="20%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_PULSAR_SL_MAIN_1_INTERFACE0_PHASE_0</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_PULSAR_SL_MAIN_1_INTERFACE1_PHASE_0</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-pulsar-sl-mcu-0-device">
<span id="soc-doc-j721e-public-clks-pulsar-sl-mcu-0"></span><h3>Clocks for PULSAR_SL_MCU_0 Device<a class="headerlink" href="#clocks-for-pulsar-sl-mcu-0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_PULSAR_SL_MCU_0</span></a> (ID = 249)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="7%" />
<col width="53%" />
<col width="40%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_PULSAR_SL_MCU_0_INTERFACE0_PHASE_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_PULSAR_SL_MCU_0_INTERFACE0_PHASE_0_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK2</td>
<td>Parent input clock option to DEV_PULSAR_SL_MCU_0_INTERFACE0_PHASE_0</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_PULSAR_SL_MCU_0_INTERFACE1_PHASE_0</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_PULSAR_SL_MCU_0_INTERFACE1_PHASE_0_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK2</td>
<td>Parent input clock option to DEV_PULSAR_SL_MCU_0_INTERFACE1_PHASE_0</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-r5fss0-core0-device">
<span id="soc-doc-j721e-public-clks-r5fss0-core0"></span><h3>Clocks for R5FSS0_CORE0 Device<a class="headerlink" href="#clocks-for-r5fss0-core0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_R5FSS0_CORE0</span></a> (ID = 245)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="56%" />
<col width="23%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_R5FSS0_CORE0_CPU_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_R5FSS0_CORE0_INTERFACE_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-r5fss0-core1-device">
<span id="soc-doc-j721e-public-clks-r5fss0-core1"></span><h3>Clocks for R5FSS0_CORE1 Device<a class="headerlink" href="#clocks-for-r5fss0-core1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_R5FSS0_CORE1</span></a> (ID = 246)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="56%" />
<col width="23%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_R5FSS0_CORE1_CPU_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_R5FSS0_CORE1_INTERFACE_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-r5fss0-introuter0-device">
<span id="soc-doc-j721e-public-clks-r5fss0-introuter0"></span><h3>Clocks for R5FSS0_INTROUTER0 Device<a class="headerlink" href="#clocks-for-r5fss0-introuter0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_R5FSS0_INTROUTER0</span></a> (ID = 134)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="56%" />
<col width="23%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_R5FSS0_INTROUTER0_INTR_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-r5fss1-core0-device">
<span id="soc-doc-j721e-public-clks-r5fss1-core0"></span><h3>Clocks for R5FSS1_CORE0 Device<a class="headerlink" href="#clocks-for-r5fss1-core0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_R5FSS1_CORE0</span></a> (ID = 247)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="56%" />
<col width="23%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_R5FSS1_CORE0_CPU_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_R5FSS1_CORE0_INTERFACE_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-r5fss1-core1-device">
<span id="soc-doc-j721e-public-clks-r5fss1-core1"></span><h3>Clocks for R5FSS1_CORE1 Device<a class="headerlink" href="#clocks-for-r5fss1-core1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_R5FSS1_CORE1</span></a> (ID = 248)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="56%" />
<col width="23%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_R5FSS1_CORE1_CPU_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_R5FSS1_CORE1_INTERFACE_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-r5fss1-introuter0-device">
<span id="soc-doc-j721e-public-clks-r5fss1-introuter0"></span><h3>Clocks for R5FSS1_INTROUTER0 Device<a class="headerlink" href="#clocks-for-r5fss1-introuter0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_R5FSS1_INTROUTER0</span></a> (ID = 135)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="56%" />
<col width="23%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_R5FSS1_INTROUTER0_INTR_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-rti0-device">
<span id="soc-doc-j721e-public-clks-rti0"></span><h3>Clocks for RTI0 Device<a class="headerlink" href="#clocks-for-rti0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_RTI0</span></a> (ID = 252)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="54%" />
<col width="37%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_RTI0_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_RTI0_RTI_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_RTI0_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT</td>
<td>Parent input clock option to DEV_RTI0_RTI_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_RTI0_RTI_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK</td>
<td>Parent input clock option to DEV_RTI0_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_RTI0_RTI_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK</td>
<td>Parent input clock option to DEV_RTI0_RTI_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_RTI0_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_RTI0_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_RTI0_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0</td>
<td>Parent input clock option to DEV_RTI0_RTI_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_RTI0_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1</td>
<td>Parent input clock option to DEV_RTI0_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_RTI0_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2</td>
<td>Parent input clock option to DEV_RTI0_RTI_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-rti1-device">
<span id="soc-doc-j721e-public-clks-rti1"></span><h3>Clocks for RTI1 Device<a class="headerlink" href="#clocks-for-rti1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_RTI1</span></a> (ID = 253)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="54%" />
<col width="37%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_RTI1_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_RTI1_RTI_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_RTI1_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT</td>
<td>Parent input clock option to DEV_RTI1_RTI_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_RTI1_RTI_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK</td>
<td>Parent input clock option to DEV_RTI1_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_RTI1_RTI_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK</td>
<td>Parent input clock option to DEV_RTI1_RTI_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_RTI1_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_RTI1_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_RTI1_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0</td>
<td>Parent input clock option to DEV_RTI1_RTI_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_RTI1_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1</td>
<td>Parent input clock option to DEV_RTI1_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_RTI1_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2</td>
<td>Parent input clock option to DEV_RTI1_RTI_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-rti15-device">
<span id="soc-doc-j721e-public-clks-rti15"></span><h3>Clocks for RTI15 Device<a class="headerlink" href="#clocks-for-rti15-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_RTI15</span></a> (ID = 257)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="53%" />
<col width="37%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_RTI15_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_RTI15_RTI_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_RTI15_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_RTI15_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_RTI15_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT</td>
<td>Parent input clock option to DEV_RTI15_RTI_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_RTI15_RTI_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK</td>
<td>Parent input clock option to DEV_RTI15_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_RTI15_RTI_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK</td>
<td>Parent input clock option to DEV_RTI15_RTI_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_RTI15_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_RTI15_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_RTI15_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0</td>
<td>Parent input clock option to DEV_RTI15_RTI_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_RTI15_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1</td>
<td>Parent input clock option to DEV_RTI15_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_RTI15_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2</td>
<td>Parent input clock option to DEV_RTI15_RTI_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-rti16-device">
<span id="soc-doc-j721e-public-clks-rti16"></span><h3>Clocks for RTI16 Device<a class="headerlink" href="#clocks-for-rti16-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_RTI16</span></a> (ID = 256)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="53%" />
<col width="37%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_RTI16_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_RTI16_RTI_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_RTI16_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_RTI16_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_RTI16_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT</td>
<td>Parent input clock option to DEV_RTI16_RTI_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_RTI16_RTI_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK</td>
<td>Parent input clock option to DEV_RTI16_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_RTI16_RTI_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK</td>
<td>Parent input clock option to DEV_RTI16_RTI_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_RTI16_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_RTI16_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_RTI16_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0</td>
<td>Parent input clock option to DEV_RTI16_RTI_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_RTI16_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1</td>
<td>Parent input clock option to DEV_RTI16_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_RTI16_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2</td>
<td>Parent input clock option to DEV_RTI16_RTI_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-rti24-device">
<span id="soc-doc-j721e-public-clks-rti24"></span><h3>Clocks for RTI24 Device<a class="headerlink" href="#clocks-for-rti24-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_RTI24</span></a> (ID = 254)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="53%" />
<col width="37%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_RTI24_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_RTI24_RTI_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_RTI24_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_RTI24_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_RTI24_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT</td>
<td>Parent input clock option to DEV_RTI24_RTI_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_RTI24_RTI_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK</td>
<td>Parent input clock option to DEV_RTI24_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_RTI24_RTI_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK</td>
<td>Parent input clock option to DEV_RTI24_RTI_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_RTI24_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_RTI24_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_RTI24_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0</td>
<td>Parent input clock option to DEV_RTI24_RTI_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_RTI24_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1</td>
<td>Parent input clock option to DEV_RTI24_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_RTI24_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2</td>
<td>Parent input clock option to DEV_RTI24_RTI_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-rti25-device">
<span id="soc-doc-j721e-public-clks-rti25"></span><h3>Clocks for RTI25 Device<a class="headerlink" href="#clocks-for-rti25-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_RTI25</span></a> (ID = 255)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="53%" />
<col width="37%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_RTI25_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_RTI25_RTI_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_RTI25_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_RTI25_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_RTI25_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT</td>
<td>Parent input clock option to DEV_RTI25_RTI_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_RTI25_RTI_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK</td>
<td>Parent input clock option to DEV_RTI25_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_RTI25_RTI_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK</td>
<td>Parent input clock option to DEV_RTI25_RTI_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_RTI25_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_RTI25_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_RTI25_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0</td>
<td>Parent input clock option to DEV_RTI25_RTI_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_RTI25_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1</td>
<td>Parent input clock option to DEV_RTI25_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_RTI25_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2</td>
<td>Parent input clock option to DEV_RTI25_RTI_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-rti28-device">
<span id="soc-doc-j721e-public-clks-rti28"></span><h3>Clocks for RTI28 Device<a class="headerlink" href="#clocks-for-rti28-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_RTI28</span></a> (ID = 258)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="53%" />
<col width="37%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_RTI28_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_RTI28_RTI_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_RTI28_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_RTI28_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_RTI28_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT</td>
<td>Parent input clock option to DEV_RTI28_RTI_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_RTI28_RTI_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK</td>
<td>Parent input clock option to DEV_RTI28_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_RTI28_RTI_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK</td>
<td>Parent input clock option to DEV_RTI28_RTI_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_RTI28_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_RTI28_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_RTI28_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0</td>
<td>Parent input clock option to DEV_RTI28_RTI_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_RTI28_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1</td>
<td>Parent input clock option to DEV_RTI28_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_RTI28_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2</td>
<td>Parent input clock option to DEV_RTI28_RTI_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-rti29-device">
<span id="soc-doc-j721e-public-clks-rti29"></span><h3>Clocks for RTI29 Device<a class="headerlink" href="#clocks-for-rti29-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_RTI29</span></a> (ID = 259)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="53%" />
<col width="37%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_RTI29_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_RTI29_RTI_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_RTI29_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_RTI29_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_RTI29_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT</td>
<td>Parent input clock option to DEV_RTI29_RTI_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_RTI29_RTI_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK</td>
<td>Parent input clock option to DEV_RTI29_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_RTI29_RTI_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK</td>
<td>Parent input clock option to DEV_RTI29_RTI_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_RTI29_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_RTI29_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_RTI29_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0</td>
<td>Parent input clock option to DEV_RTI29_RTI_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_RTI29_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1</td>
<td>Parent input clock option to DEV_RTI29_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_RTI29_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2</td>
<td>Parent input clock option to DEV_RTI29_RTI_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-rti30-device">
<span id="soc-doc-j721e-public-clks-rti30"></span><h3>Clocks for RTI30 Device<a class="headerlink" href="#clocks-for-rti30-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_RTI30</span></a> (ID = 260)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="53%" />
<col width="37%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_RTI30_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_RTI30_RTI_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_RTI30_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_RTI30_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_RTI30_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT</td>
<td>Parent input clock option to DEV_RTI30_RTI_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_RTI30_RTI_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK</td>
<td>Parent input clock option to DEV_RTI30_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_RTI30_RTI_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK</td>
<td>Parent input clock option to DEV_RTI30_RTI_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_RTI30_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_RTI30_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_RTI30_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0</td>
<td>Parent input clock option to DEV_RTI30_RTI_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_RTI30_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1</td>
<td>Parent input clock option to DEV_RTI30_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_RTI30_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2</td>
<td>Parent input clock option to DEV_RTI30_RTI_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-rti31-device">
<span id="soc-doc-j721e-public-clks-rti31"></span><h3>Clocks for RTI31 Device<a class="headerlink" href="#clocks-for-rti31-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_RTI31</span></a> (ID = 261)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="53%" />
<col width="37%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_RTI31_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_RTI31_RTI_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_RTI31_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_RTI31_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_RTI31_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT</td>
<td>Parent input clock option to DEV_RTI31_RTI_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_RTI31_RTI_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK</td>
<td>Parent input clock option to DEV_RTI31_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_RTI31_RTI_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK</td>
<td>Parent input clock option to DEV_RTI31_RTI_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_RTI31_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_RTI31_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_RTI31_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0</td>
<td>Parent input clock option to DEV_RTI31_RTI_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_RTI31_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1</td>
<td>Parent input clock option to DEV_RTI31_RTI_CLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_RTI31_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2</td>
<td>Parent input clock option to DEV_RTI31_RTI_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-sa2-ul0-device">
<span id="soc-doc-j721e-public-clks-sa2-ul0"></span><h3>Clocks for SA2_UL0 Device<a class="headerlink" href="#clocks-for-sa2-ul0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_SA2_UL0</span></a> (ID = 264)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="49%" />
<col width="27%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_SA2_UL0_X2_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_SA2_UL0_PKA_IN_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_SA2_UL0_X1_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-serdes-10g0-device">
<span id="soc-doc-j721e-public-clks-serdes-10g0"></span><h3>Clocks for SERDES_10G0 Device<a class="headerlink" href="#clocks-for-serdes-10g0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_SERDES_10G0</span></a> (ID = 297)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="50%" />
<col width="42%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_SERDES_10G0_IP1_LN3_TXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_SERDES_10G0_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_SERDES_10G0_IP3_LN2_TXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_SERDES_10G0_IP1_LN2_TXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_SERDES_10G0_IP1_LN0_TXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_SERDES_10G0_IP3_LN1_TXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_SERDES_10G0_IP3_LN3_TXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_SERDES_10G0_IP3_LN0_TXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_SERDES_10G0_IP1_LN1_TXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_SERDES_10G0_CORE_REF_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_SERDES_10G0_CORE_REF_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_SERDES_10G0_CORE_REF_CLK</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_SERDES_10G0_CORE_REF_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_SERDES_10G0_CORE_REF_CLK</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_SERDES_10G0_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_SERDES_10G0_CORE_REF_CLK</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>DEV_SERDES_10G0_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_SERDES_10G0_CORE_REF_CLK</td>
</tr>
<tr class="row-even"><td>14</td>
<td>DEV_SERDES_10G0_IP1_LN1_REFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>DEV_SERDES_10G0_IP1_LN2_RXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>16</td>
<td>DEV_SERDES_10G0_IP3_LN1_TXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>17</td>
<td>DEV_SERDES_10G0_IP1_LN0_RXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>18</td>
<td>DEV_SERDES_10G0_IP1_LN3_RXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>19</td>
<td>DEV_SERDES_10G0_IP3_LN3_RXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>20</td>
<td>DEV_SERDES_10G0_IP3_LN1_TXMCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>21</td>
<td>DEV_SERDES_10G0_IP3_LN3_RXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>22</td>
<td>DEV_SERDES_10G0_IP3_LN3_REFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>23</td>
<td>DEV_SERDES_10G0_IP3_LN2_RXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>24</td>
<td>DEV_SERDES_10G0_IP1_LN0_TXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>25</td>
<td>DEV_SERDES_10G0_IP3_LN3_TXMCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>26</td>
<td>DEV_SERDES_10G0_IP3_LN1_RXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>27</td>
<td>DEV_SERDES_10G0_IP3_LN0_RXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>28</td>
<td>DEV_SERDES_10G0_IP1_LN1_TXMCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>29</td>
<td>DEV_SERDES_10G0_IP1_LN1_RXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>30</td>
<td>DEV_SERDES_10G0_IP3_LN3_TXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>31</td>
<td>DEV_SERDES_10G0_IP1_LN3_TXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>32</td>
<td>DEV_SERDES_10G0_IP1_LN3_TXMCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>33</td>
<td>DEV_SERDES_10G0_IP3_LN1_REFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>34</td>
<td>DEV_SERDES_10G0_IP3_LN0_REFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>35</td>
<td>DEV_SERDES_10G0_IP1_LN3_REFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>36</td>
<td>DEV_SERDES_10G0_IP3_LN0_RXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>37</td>
<td>DEV_SERDES_10G0_IP3_LN2_REFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>38</td>
<td>DEV_SERDES_10G0_IP1_LN0_RXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>39</td>
<td>DEV_SERDES_10G0_IP1_LN0_REFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>40</td>
<td>DEV_SERDES_10G0_IP1_LN2_RXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>41</td>
<td>DEV_SERDES_10G0_IP1_LN1_TXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>42</td>
<td>DEV_SERDES_10G0_IP3_LN0_TXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>43</td>
<td>DEV_SERDES_10G0_REF_OUT_CLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>44</td>
<td>DEV_SERDES_10G0_IP3_LN1_RXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>45</td>
<td>DEV_SERDES_10G0_IP1_LN2_TXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>46</td>
<td>DEV_SERDES_10G0_IP1_LN0_TXMCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>47</td>
<td>DEV_SERDES_10G0_IP3_LN2_RXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>48</td>
<td>DEV_SERDES_10G0_IP1_LN2_TXMCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>49</td>
<td>DEV_SERDES_10G0_IP3_LN2_TXMCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>50</td>
<td>DEV_SERDES_10G0_IP1_LN2_REFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>51</td>
<td>DEV_SERDES_10G0_IP3_LN2_TXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>52</td>
<td>DEV_SERDES_10G0_IP3_LN0_TXMCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>53</td>
<td>DEV_SERDES_10G0_IP1_LN3_RXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>54</td>
<td>DEV_SERDES_10G0_IP1_LN1_RXCLK</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-serdes-16g0-device">
<span id="soc-doc-j721e-public-clks-serdes-16g0"></span><h3>Clocks for SERDES_16G0 Device<a class="headerlink" href="#clocks-for-serdes-16g0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_SERDES_16G0</span></a> (ID = 292)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="50%" />
<col width="42%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_SERDES_16G0_CORE_REF1_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_SERDES_16G0_CORE_REF1_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_SERDES_16G0_CORE_REF1_CLK</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_SERDES_16G0_CORE_REF1_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_SERDES_16G0_CORE_REF1_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_SERDES_16G0_CORE_REF1_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_SERDES_16G0_CORE_REF1_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_SERDES_16G0_CORE_REF1_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_SERDES_16G0_CORE_REF1_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_SERDES_16G0_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_SERDES_16G0_IP1_LN0_TXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_SERDES_16G0_IP2_LN1_TXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_SERDES_16G0_IP3_LN1_TXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_SERDES_16G0_IP2_LN0_TXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_SERDES_16G0_IP1_LN1_TXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_SERDES_16G0_CORE_REF_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_SERDES_16G0_CORE_REF_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_SERDES_16G0_CORE_REF_CLK</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>DEV_SERDES_16G0_CORE_REF_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_SERDES_16G0_CORE_REF_CLK</td>
</tr>
<tr class="row-even"><td>14</td>
<td>DEV_SERDES_16G0_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_SERDES_16G0_CORE_REF_CLK</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>DEV_SERDES_16G0_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_SERDES_16G0_CORE_REF_CLK</td>
</tr>
<tr class="row-even"><td>16</td>
<td>DEV_SERDES_16G0_IP2_LN0_TXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>17</td>
<td>DEV_SERDES_16G0_IP1_LN1_REFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>18</td>
<td>DEV_SERDES_16G0_IP3_LN1_TXMCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>19</td>
<td>DEV_SERDES_16G0_IP3_LN1_TXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>20</td>
<td>DEV_SERDES_16G0_IP1_LN0_RXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>21</td>
<td>DEV_SERDES_16G0_IP2_LN1_REFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>22</td>
<td>DEV_SERDES_16G0_IP2_LN1_TXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>24</td>
<td>DEV_SERDES_16G0_IP1_LN0_TXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>25</td>
<td>DEV_SERDES_16G0_IP3_LN1_RXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>26</td>
<td>DEV_SERDES_16G0_IP1_LN1_TXMCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>27</td>
<td>DEV_SERDES_16G0_IP1_LN1_RXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>28</td>
<td>DEV_SERDES_16G0_IP3_LN1_RXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>29</td>
<td>DEV_SERDES_16G0_IP3_LN1_REFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>30</td>
<td>DEV_SERDES_16G0_IP2_LN1_RXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>31</td>
<td>DEV_SERDES_16G0_IP2_LN0_RXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>32</td>
<td>DEV_SERDES_16G0_IP1_LN0_RXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>33</td>
<td>DEV_SERDES_16G0_REF_OUT_CLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>34</td>
<td>DEV_SERDES_16G0_REF1_OUT_CLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>35</td>
<td>DEV_SERDES_16G0_IP1_LN0_REFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>36</td>
<td>DEV_SERDES_16G0_IP1_LN0_TXMCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>37</td>
<td>DEV_SERDES_16G0_IP2_LN1_RXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>38</td>
<td>DEV_SERDES_16G0_IP2_LN1_TXMCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>39</td>
<td>DEV_SERDES_16G0_IP2_LN0_REFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>40</td>
<td>DEV_SERDES_16G0_IP2_LN0_TXMCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>41</td>
<td>DEV_SERDES_16G0_IP1_LN1_TXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>42</td>
<td>DEV_SERDES_16G0_IP2_LN0_RXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>43</td>
<td>DEV_SERDES_16G0_IP1_LN1_RXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>49</td>
<td>DEV_SERDES_16G0_CMN_REFCLK1_M_0</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>57</td>
<td>DEV_SERDES_16G0_CMN_REFCLK1_P_0</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-serdes-16g1-device">
<span id="soc-doc-j721e-public-clks-serdes-16g1"></span><h3>Clocks for SERDES_16G1 Device<a class="headerlink" href="#clocks-for-serdes-16g1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_SERDES_16G1</span></a> (ID = 293)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="50%" />
<col width="42%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_SERDES_16G1_CORE_REF1_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_SERDES_16G1_CORE_REF1_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_SERDES_16G1_CORE_REF1_CLK</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_SERDES_16G1_CORE_REF1_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_SERDES_16G1_CORE_REF1_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_SERDES_16G1_CORE_REF1_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_SERDES_16G1_CORE_REF1_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_SERDES_16G1_CORE_REF1_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_SERDES_16G1_CORE_REF1_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_SERDES_16G1_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_SERDES_16G1_IP1_LN0_TXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_SERDES_16G1_IP2_LN1_TXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_SERDES_16G1_IP4_LN1_TXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_SERDES_16G1_IP4_LN0_TXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_SERDES_16G1_IP3_LN1_TXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_SERDES_16G1_IP2_LN0_TXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_SERDES_16G1_IP1_LN1_TXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>DEV_SERDES_16G1_CORE_REF_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>14</td>
<td>DEV_SERDES_16G1_CORE_REF_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_SERDES_16G1_CORE_REF_CLK</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>DEV_SERDES_16G1_CORE_REF_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_SERDES_16G1_CORE_REF_CLK</td>
</tr>
<tr class="row-even"><td>16</td>
<td>DEV_SERDES_16G1_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_SERDES_16G1_CORE_REF_CLK</td>
</tr>
<tr class="row-odd"><td>17</td>
<td>DEV_SERDES_16G1_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_SERDES_16G1_CORE_REF_CLK</td>
</tr>
<tr class="row-even"><td>18</td>
<td>DEV_SERDES_16G1_IP2_LN0_TXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>19</td>
<td>DEV_SERDES_16G1_IP1_LN1_REFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>20</td>
<td>DEV_SERDES_16G1_IP4_LN1_RXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>21</td>
<td>DEV_SERDES_16G1_IP3_LN1_TXMCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>22</td>
<td>DEV_SERDES_16G1_IP3_LN1_TXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>23</td>
<td>DEV_SERDES_16G1_IP1_LN0_RXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>24</td>
<td>DEV_SERDES_16G1_IP2_LN1_REFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>25</td>
<td>DEV_SERDES_16G1_IP2_LN1_TXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>27</td>
<td>DEV_SERDES_16G1_IP1_LN0_TXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>28</td>
<td>DEV_SERDES_16G1_IP3_LN1_RXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>29</td>
<td>DEV_SERDES_16G1_IP1_LN1_TXMCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>30</td>
<td>DEV_SERDES_16G1_IP1_LN1_RXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>31</td>
<td>DEV_SERDES_16G1_IP4_LN1_REFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>32</td>
<td>DEV_SERDES_16G1_IP3_LN1_RXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>33</td>
<td>DEV_SERDES_16G1_IP4_LN1_TXMCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>34</td>
<td>DEV_SERDES_16G1_IP3_LN1_REFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>35</td>
<td>DEV_SERDES_16G1_IP4_LN0_REFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>36</td>
<td>DEV_SERDES_16G1_IP2_LN1_RXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>37</td>
<td>DEV_SERDES_16G1_IP2_LN0_RXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>38</td>
<td>DEV_SERDES_16G1_IP1_LN0_RXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>39</td>
<td>DEV_SERDES_16G1_REF_OUT_CLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>40</td>
<td>DEV_SERDES_16G1_REF1_OUT_CLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>41</td>
<td>DEV_SERDES_16G1_IP4_LN1_RXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>42</td>
<td>DEV_SERDES_16G1_IP1_LN0_REFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>43</td>
<td>DEV_SERDES_16G1_IP1_LN0_TXMCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>44</td>
<td>DEV_SERDES_16G1_IP4_LN0_TXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>45</td>
<td>DEV_SERDES_16G1_IP4_LN0_RXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>46</td>
<td>DEV_SERDES_16G1_IP2_LN1_RXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>47</td>
<td>DEV_SERDES_16G1_IP2_LN1_TXMCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>48</td>
<td>DEV_SERDES_16G1_IP4_LN0_RXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>49</td>
<td>DEV_SERDES_16G1_IP2_LN0_REFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>50</td>
<td>DEV_SERDES_16G1_IP2_LN0_TXMCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>51</td>
<td>DEV_SERDES_16G1_IP1_LN1_TXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>52</td>
<td>DEV_SERDES_16G1_IP2_LN0_RXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>53</td>
<td>DEV_SERDES_16G1_IP4_LN0_TXMCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>54</td>
<td>DEV_SERDES_16G1_IP1_LN1_RXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>55</td>
<td>DEV_SERDES_16G1_IP4_LN1_TXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>60</td>
<td>DEV_SERDES_16G1_CMN_REFCLK1_M_0</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>67</td>
<td>DEV_SERDES_16G1_CMN_REFCLK1_P_0</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-serdes-16g2-device">
<span id="soc-doc-j721e-public-clks-serdes-16g2"></span><h3>Clocks for SERDES_16G2 Device<a class="headerlink" href="#clocks-for-serdes-16g2-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_SERDES_16G2</span></a> (ID = 294)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="50%" />
<col width="42%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_SERDES_16G2_CORE_REF1_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_SERDES_16G2_CORE_REF1_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_SERDES_16G2_CORE_REF1_CLK</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_SERDES_16G2_CORE_REF1_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_SERDES_16G2_CORE_REF1_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_SERDES_16G2_CORE_REF1_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_SERDES_16G2_CORE_REF1_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_SERDES_16G2_CORE_REF1_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_SERDES_16G2_CORE_REF1_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_SERDES_16G2_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_SERDES_16G2_IP2_LN1_TXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_SERDES_16G2_IP4_LN1_TXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_SERDES_16G2_IP4_LN0_TXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_SERDES_16G2_IP3_LN1_TXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_SERDES_16G2_IP2_LN0_TXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_SERDES_16G2_CORE_REF_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_SERDES_16G2_CORE_REF_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_SERDES_16G2_CORE_REF_CLK</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>DEV_SERDES_16G2_CORE_REF_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_SERDES_16G2_CORE_REF_CLK</td>
</tr>
<tr class="row-even"><td>14</td>
<td>DEV_SERDES_16G2_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_SERDES_16G2_CORE_REF_CLK</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>DEV_SERDES_16G2_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_SERDES_16G2_CORE_REF_CLK</td>
</tr>
<tr class="row-even"><td>16</td>
<td>DEV_SERDES_16G2_IP2_LN0_TXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>17</td>
<td>DEV_SERDES_16G2_IP4_LN1_RXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>18</td>
<td>DEV_SERDES_16G2_IP3_LN1_TXMCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>19</td>
<td>DEV_SERDES_16G2_IP3_LN1_TXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>20</td>
<td>DEV_SERDES_16G2_IP2_LN1_REFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>21</td>
<td>DEV_SERDES_16G2_IP2_LN1_TXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>23</td>
<td>DEV_SERDES_16G2_IP3_LN1_RXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>24</td>
<td>DEV_SERDES_16G2_IP4_LN1_REFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>25</td>
<td>DEV_SERDES_16G2_IP3_LN1_RXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>26</td>
<td>DEV_SERDES_16G2_IP4_LN1_TXMCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>27</td>
<td>DEV_SERDES_16G2_IP3_LN1_REFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>28</td>
<td>DEV_SERDES_16G2_IP4_LN0_REFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>29</td>
<td>DEV_SERDES_16G2_IP2_LN1_RXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>30</td>
<td>DEV_SERDES_16G2_IP2_LN0_RXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>31</td>
<td>DEV_SERDES_16G2_REF_OUT_CLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>32</td>
<td>DEV_SERDES_16G2_REF1_OUT_CLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>33</td>
<td>DEV_SERDES_16G2_IP4_LN1_RXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>34</td>
<td>DEV_SERDES_16G2_IP4_LN0_TXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>35</td>
<td>DEV_SERDES_16G2_IP4_LN0_RXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>36</td>
<td>DEV_SERDES_16G2_IP2_LN1_RXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>37</td>
<td>DEV_SERDES_16G2_IP2_LN1_TXMCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>38</td>
<td>DEV_SERDES_16G2_IP4_LN0_RXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>39</td>
<td>DEV_SERDES_16G2_IP2_LN0_REFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>40</td>
<td>DEV_SERDES_16G2_IP2_LN0_TXMCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>41</td>
<td>DEV_SERDES_16G2_IP2_LN0_RXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>42</td>
<td>DEV_SERDES_16G2_IP4_LN0_TXMCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>43</td>
<td>DEV_SERDES_16G2_IP4_LN1_TXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>51</td>
<td>DEV_SERDES_16G2_CMN_REFCLK1_M_0</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>61</td>
<td>DEV_SERDES_16G2_CMN_REFCLK1_P_0</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-serdes-16g3-device">
<span id="soc-doc-j721e-public-clks-serdes-16g3"></span><h3>Clocks for SERDES_16G3 Device<a class="headerlink" href="#clocks-for-serdes-16g3-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_SERDES_16G3</span></a> (ID = 295)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="50%" />
<col width="42%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_SERDES_16G3_CORE_REF1_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_SERDES_16G3_CORE_REF1_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_SERDES_16G3_CORE_REF1_CLK</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_SERDES_16G3_CORE_REF1_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_SERDES_16G3_CORE_REF1_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_SERDES_16G3_CORE_REF1_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_SERDES_16G3_CORE_REF1_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_SERDES_16G3_CORE_REF1_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_SERDES_16G3_CORE_REF1_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_SERDES_16G3_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_SERDES_16G3_IP2_LN1_TXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_SERDES_16G3_IP3_LN1_TXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_SERDES_16G3_IP2_LN0_TXCLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_SERDES_16G3_CORE_REF_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_SERDES_16G3_CORE_REF_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_SERDES_16G3_CORE_REF_CLK</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_SERDES_16G3_CORE_REF_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_SERDES_16G3_CORE_REF_CLK</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_SERDES_16G3_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_SERDES_16G3_CORE_REF_CLK</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>DEV_SERDES_16G3_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK</td>
<td>Parent input clock option to DEV_SERDES_16G3_CORE_REF_CLK</td>
</tr>
<tr class="row-even"><td>14</td>
<td>DEV_SERDES_16G3_IP2_LN0_TXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>DEV_SERDES_16G3_IP3_LN1_TXMCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>16</td>
<td>DEV_SERDES_16G3_IP3_LN1_TXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>17</td>
<td>DEV_SERDES_16G3_IP2_LN1_REFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>18</td>
<td>DEV_SERDES_16G3_IP2_LN1_TXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>20</td>
<td>DEV_SERDES_16G3_IP3_LN1_RXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>21</td>
<td>DEV_SERDES_16G3_IP3_LN1_RXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>22</td>
<td>DEV_SERDES_16G3_IP3_LN1_REFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>23</td>
<td>DEV_SERDES_16G3_IP2_LN1_RXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>24</td>
<td>DEV_SERDES_16G3_IP2_LN0_RXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>25</td>
<td>DEV_SERDES_16G3_REF_OUT_CLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>26</td>
<td>DEV_SERDES_16G3_REF1_OUT_CLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>27</td>
<td>DEV_SERDES_16G3_IP2_LN1_RXFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>28</td>
<td>DEV_SERDES_16G3_IP2_LN1_TXMCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>29</td>
<td>DEV_SERDES_16G3_IP2_LN0_REFCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>30</td>
<td>DEV_SERDES_16G3_IP2_LN0_TXMCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-even"><td>31</td>
<td>DEV_SERDES_16G3_IP2_LN0_RXCLK</td>
<td>Output clock</td>
</tr>
<tr class="row-odd"><td>40</td>
<td>DEV_SERDES_16G3_CMN_REFCLK1_M_0</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>51</td>
<td>DEV_SERDES_16G3_CMN_REFCLK1_P_0</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-stm0-device">
<span id="soc-doc-j721e-public-clks-stm0"></span><h3>Clocks for STM0 Device<a class="headerlink" href="#clocks-for-stm0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_STM0</span></a> (ID = 29)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="44%" />
<col width="29%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_STM0_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_STM0_CORE_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_STM0_ATB_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-timer0-device">
<span id="soc-doc-j721e-public-clks-timer0"></span><h3>Clocks for TIMER0 Device<a class="headerlink" href="#clocks-for-timer0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_TIMER0</span></a> (ID = 49)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="53%" />
<col width="39%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_TIMER0_TIMER_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_TIMER0_TIMER_TCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_TIMER0_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_TIMER0_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_TIMER0_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_TIMER0_TIMER_TCLK_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK</td>
<td>Parent input clock option to DEV_TIMER0_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_TIMER0_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_TIMER0_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</td>
<td>Parent input clock option to DEV_TIMER0_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT</td>
<td>Parent input clock option to DEV_TIMER0_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</td>
<td>Parent input clock option to DEV_TIMER0_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_TIMER0_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK</td>
<td>Parent input clock option to DEV_TIMER0_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_TIMER0_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>14</td>
<td>DEV_TIMER0_TIMER_TCLK_CLK_PARENT_NAVSS512L_MAIN_0_CPTS0_GENF2_0</td>
<td>Parent input clock option to DEV_TIMER0_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>DEV_TIMER0_TIMER_TCLK_CLK_PARENT_NAVSS512L_MAIN_0_CPTS0_GENF3_0</td>
<td>Parent input clock option to DEV_TIMER0_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>16</td>
<td>DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_9XUSS_MAIN_0_CPTS_GENF0_0</td>
<td>Parent input clock option to DEV_TIMER0_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>17</td>
<td>DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_TIMER0_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>18</td>
<td>DEV_TIMER0_TIMER_PWM_0</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-timer1-device">
<span id="soc-doc-j721e-public-clks-timer1"></span><h3>Clocks for TIMER1 Device<a class="headerlink" href="#clocks-for-timer1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_TIMER1</span></a> (ID = 50)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_TIMER1_TIMER_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_TIMER1_TIMER_TCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_TIMER1_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT1</td>
<td>Parent input clock option to DEV_TIMER1_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_TIMER1_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_0_TIMER_PWM_0</td>
<td>Parent input clock option to DEV_TIMER1_TIMER_TCLK_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-timer10-device">
<span id="soc-doc-j721e-public-clks-timer10"></span><h3>Clocks for TIMER10 Device<a class="headerlink" href="#clocks-for-timer10-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_TIMER10</span></a> (ID = 60)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="53%" />
<col width="39%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_TIMER10_TIMER_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_TIMER10_TIMER_TCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_TIMER10_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_TIMER10_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_TIMER10_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_TIMER10_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_TIMER10_TIMER_TCLK_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK</td>
<td>Parent input clock option to DEV_TIMER10_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_TIMER10_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_TIMER10_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</td>
<td>Parent input clock option to DEV_TIMER10_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_TIMER10_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT</td>
<td>Parent input clock option to DEV_TIMER10_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</td>
<td>Parent input clock option to DEV_TIMER10_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_TIMER10_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_TIMER10_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK</td>
<td>Parent input clock option to DEV_TIMER10_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_TIMER10_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>14</td>
<td>DEV_TIMER10_TIMER_TCLK_CLK_PARENT_NAVSS512L_MAIN_0_CPTS0_GENF2_0</td>
<td>Parent input clock option to DEV_TIMER10_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>DEV_TIMER10_TIMER_TCLK_CLK_PARENT_NAVSS512L_MAIN_0_CPTS0_GENF3_0</td>
<td>Parent input clock option to DEV_TIMER10_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>16</td>
<td>DEV_TIMER10_TIMER_TCLK_CLK_PARENT_CPSW_9XUSS_MAIN_0_CPTS_GENF0_0</td>
<td>Parent input clock option to DEV_TIMER10_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>17</td>
<td>DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_TIMER10_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>18</td>
<td>DEV_TIMER10_TIMER_PWM_0</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-timer11-device">
<span id="soc-doc-j721e-public-clks-timer11"></span><h3>Clocks for TIMER11 Device<a class="headerlink" href="#clocks-for-timer11-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_TIMER11</span></a> (ID = 62)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_TIMER11_TIMER_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_TIMER11_TIMER_TCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_TIMER11_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT11</td>
<td>Parent input clock option to DEV_TIMER11_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_TIMER11_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_10_TIMER_PWM_0</td>
<td>Parent input clock option to DEV_TIMER11_TIMER_TCLK_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-timer12-device">
<span id="soc-doc-j721e-public-clks-timer12"></span><h3>Clocks for TIMER12 Device<a class="headerlink" href="#clocks-for-timer12-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_TIMER12</span></a> (ID = 63)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="53%" />
<col width="39%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_TIMER12_TIMER_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_TIMER12_TIMER_TCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_TIMER12_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_TIMER12_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_TIMER12_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_TIMER12_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_TIMER12_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_TIMER12_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_TIMER12_TIMER_TCLK_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK</td>
<td>Parent input clock option to DEV_TIMER12_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_TIMER12_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_TIMER12_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_TIMER12_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_TIMER12_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_TIMER12_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</td>
<td>Parent input clock option to DEV_TIMER12_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_TIMER12_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT</td>
<td>Parent input clock option to DEV_TIMER12_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_TIMER12_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</td>
<td>Parent input clock option to DEV_TIMER12_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_TIMER12_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_TIMER12_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_TIMER12_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK</td>
<td>Parent input clock option to DEV_TIMER12_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>DEV_TIMER12_TIMER_TCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_TIMER12_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>14</td>
<td>DEV_TIMER12_TIMER_TCLK_CLK_PARENT_NAVSS512L_MAIN_0_CPTS0_GENF2_0</td>
<td>Parent input clock option to DEV_TIMER12_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>DEV_TIMER12_TIMER_TCLK_CLK_PARENT_NAVSS512L_MAIN_0_CPTS0_GENF3_0</td>
<td>Parent input clock option to DEV_TIMER12_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>16</td>
<td>DEV_TIMER12_TIMER_TCLK_CLK_PARENT_CPSW_9XUSS_MAIN_0_CPTS_GENF0_0</td>
<td>Parent input clock option to DEV_TIMER12_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>17</td>
<td>DEV_TIMER12_TIMER_TCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_TIMER12_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>18</td>
<td>DEV_TIMER12_TIMER_PWM_0</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-timer13-device">
<span id="soc-doc-j721e-public-clks-timer13"></span><h3>Clocks for TIMER13 Device<a class="headerlink" href="#clocks-for-timer13-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_TIMER13</span></a> (ID = 64)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_TIMER13_TIMER_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_TIMER13_TIMER_TCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_TIMER13_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT13</td>
<td>Parent input clock option to DEV_TIMER13_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_TIMER13_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_12_TIMER_PWM_0</td>
<td>Parent input clock option to DEV_TIMER13_TIMER_TCLK_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-timer14-device">
<span id="soc-doc-j721e-public-clks-timer14"></span><h3>Clocks for TIMER14 Device<a class="headerlink" href="#clocks-for-timer14-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_TIMER14</span></a> (ID = 65)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="53%" />
<col width="39%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_TIMER14_TIMER_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_TIMER14_TIMER_TCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_TIMER14_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_TIMER14_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_TIMER14_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_TIMER14_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_TIMER14_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_TIMER14_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_TIMER14_TIMER_TCLK_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK</td>
<td>Parent input clock option to DEV_TIMER14_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_TIMER14_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_TIMER14_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_TIMER14_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_TIMER14_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_TIMER14_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</td>
<td>Parent input clock option to DEV_TIMER14_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_TIMER14_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT</td>
<td>Parent input clock option to DEV_TIMER14_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_TIMER14_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</td>
<td>Parent input clock option to DEV_TIMER14_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_TIMER14_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_TIMER14_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_TIMER14_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK</td>
<td>Parent input clock option to DEV_TIMER14_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>DEV_TIMER14_TIMER_TCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_TIMER14_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>14</td>
<td>DEV_TIMER14_TIMER_TCLK_CLK_PARENT_NAVSS512L_MAIN_0_CPTS0_GENF2_0</td>
<td>Parent input clock option to DEV_TIMER14_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>DEV_TIMER14_TIMER_TCLK_CLK_PARENT_NAVSS512L_MAIN_0_CPTS0_GENF3_0</td>
<td>Parent input clock option to DEV_TIMER14_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>16</td>
<td>DEV_TIMER14_TIMER_TCLK_CLK_PARENT_CPSW_9XUSS_MAIN_0_CPTS_GENF0_0</td>
<td>Parent input clock option to DEV_TIMER14_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>17</td>
<td>DEV_TIMER14_TIMER_TCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_TIMER14_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>18</td>
<td>DEV_TIMER14_TIMER_PWM_0</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-timer15-device">
<span id="soc-doc-j721e-public-clks-timer15"></span><h3>Clocks for TIMER15 Device<a class="headerlink" href="#clocks-for-timer15-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_TIMER15</span></a> (ID = 66)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_TIMER15_TIMER_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_TIMER15_TIMER_TCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_TIMER15_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT15</td>
<td>Parent input clock option to DEV_TIMER15_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_TIMER15_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_14_TIMER_PWM_0</td>
<td>Parent input clock option to DEV_TIMER15_TIMER_TCLK_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-timer16-device">
<span id="soc-doc-j721e-public-clks-timer16"></span><h3>Clocks for TIMER16 Device<a class="headerlink" href="#clocks-for-timer16-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_TIMER16</span></a> (ID = 67)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="53%" />
<col width="39%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_TIMER16_TIMER_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_TIMER16_TIMER_TCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_TIMER16_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_TIMER16_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_TIMER16_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_TIMER16_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_TIMER16_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_TIMER16_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_TIMER16_TIMER_TCLK_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK</td>
<td>Parent input clock option to DEV_TIMER16_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_TIMER16_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_TIMER16_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_TIMER16_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_TIMER16_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_TIMER16_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</td>
<td>Parent input clock option to DEV_TIMER16_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_TIMER16_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT</td>
<td>Parent input clock option to DEV_TIMER16_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_TIMER16_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</td>
<td>Parent input clock option to DEV_TIMER16_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_TIMER16_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_TIMER16_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_TIMER16_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK</td>
<td>Parent input clock option to DEV_TIMER16_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>DEV_TIMER16_TIMER_TCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_TIMER16_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>14</td>
<td>DEV_TIMER16_TIMER_TCLK_CLK_PARENT_NAVSS512L_MAIN_0_CPTS0_GENF2_0</td>
<td>Parent input clock option to DEV_TIMER16_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>DEV_TIMER16_TIMER_TCLK_CLK_PARENT_NAVSS512L_MAIN_0_CPTS0_GENF3_0</td>
<td>Parent input clock option to DEV_TIMER16_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>16</td>
<td>DEV_TIMER16_TIMER_TCLK_CLK_PARENT_CPSW_9XUSS_MAIN_0_CPTS_GENF0_0</td>
<td>Parent input clock option to DEV_TIMER16_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>17</td>
<td>DEV_TIMER16_TIMER_TCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_TIMER16_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>18</td>
<td>DEV_TIMER16_TIMER_PWM_0</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-timer17-device">
<span id="soc-doc-j721e-public-clks-timer17"></span><h3>Clocks for TIMER17 Device<a class="headerlink" href="#clocks-for-timer17-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_TIMER17</span></a> (ID = 68)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_TIMER17_TIMER_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_TIMER17_TIMER_TCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_TIMER17_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT17</td>
<td>Parent input clock option to DEV_TIMER17_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_TIMER17_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_16_TIMER_PWM_0</td>
<td>Parent input clock option to DEV_TIMER17_TIMER_TCLK_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-timer18-device">
<span id="soc-doc-j721e-public-clks-timer18"></span><h3>Clocks for TIMER18 Device<a class="headerlink" href="#clocks-for-timer18-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_TIMER18</span></a> (ID = 69)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="53%" />
<col width="39%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_TIMER18_TIMER_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_TIMER18_TIMER_TCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_TIMER18_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_TIMER18_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_TIMER18_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_TIMER18_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_TIMER18_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_TIMER18_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_TIMER18_TIMER_TCLK_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK</td>
<td>Parent input clock option to DEV_TIMER18_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_TIMER18_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_TIMER18_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_TIMER18_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_TIMER18_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_TIMER18_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</td>
<td>Parent input clock option to DEV_TIMER18_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_TIMER18_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT</td>
<td>Parent input clock option to DEV_TIMER18_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_TIMER18_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</td>
<td>Parent input clock option to DEV_TIMER18_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_TIMER18_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_TIMER18_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_TIMER18_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK</td>
<td>Parent input clock option to DEV_TIMER18_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>DEV_TIMER18_TIMER_TCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_TIMER18_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>14</td>
<td>DEV_TIMER18_TIMER_TCLK_CLK_PARENT_NAVSS512L_MAIN_0_CPTS0_GENF2_0</td>
<td>Parent input clock option to DEV_TIMER18_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>DEV_TIMER18_TIMER_TCLK_CLK_PARENT_NAVSS512L_MAIN_0_CPTS0_GENF3_0</td>
<td>Parent input clock option to DEV_TIMER18_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>16</td>
<td>DEV_TIMER18_TIMER_TCLK_CLK_PARENT_CPSW_9XUSS_MAIN_0_CPTS_GENF0_0</td>
<td>Parent input clock option to DEV_TIMER18_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>17</td>
<td>DEV_TIMER18_TIMER_TCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_TIMER18_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>18</td>
<td>DEV_TIMER18_TIMER_PWM_0</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-timer19-device">
<span id="soc-doc-j721e-public-clks-timer19"></span><h3>Clocks for TIMER19 Device<a class="headerlink" href="#clocks-for-timer19-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_TIMER19</span></a> (ID = 70)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_TIMER19_TIMER_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_TIMER19_TIMER_TCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_TIMER19_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT19</td>
<td>Parent input clock option to DEV_TIMER19_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_TIMER19_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_18_TIMER_PWM_0</td>
<td>Parent input clock option to DEV_TIMER19_TIMER_TCLK_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-timer2-device">
<span id="soc-doc-j721e-public-clks-timer2"></span><h3>Clocks for TIMER2 Device<a class="headerlink" href="#clocks-for-timer2-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_TIMER2</span></a> (ID = 51)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="53%" />
<col width="39%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_TIMER2_TIMER_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_TIMER2_TIMER_TCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_TIMER2_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_TIMER2_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_TIMER2_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_TIMER2_TIMER_TCLK_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK</td>
<td>Parent input clock option to DEV_TIMER2_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_TIMER2_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_TIMER2_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</td>
<td>Parent input clock option to DEV_TIMER2_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT</td>
<td>Parent input clock option to DEV_TIMER2_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</td>
<td>Parent input clock option to DEV_TIMER2_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_TIMER2_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK</td>
<td>Parent input clock option to DEV_TIMER2_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_TIMER2_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>14</td>
<td>DEV_TIMER2_TIMER_TCLK_CLK_PARENT_NAVSS512L_MAIN_0_CPTS0_GENF2_0</td>
<td>Parent input clock option to DEV_TIMER2_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>DEV_TIMER2_TIMER_TCLK_CLK_PARENT_NAVSS512L_MAIN_0_CPTS0_GENF3_0</td>
<td>Parent input clock option to DEV_TIMER2_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>16</td>
<td>DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_9XUSS_MAIN_0_CPTS_GENF0_0</td>
<td>Parent input clock option to DEV_TIMER2_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>17</td>
<td>DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_TIMER2_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>18</td>
<td>DEV_TIMER2_TIMER_PWM_0</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-timer3-device">
<span id="soc-doc-j721e-public-clks-timer3"></span><h3>Clocks for TIMER3 Device<a class="headerlink" href="#clocks-for-timer3-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_TIMER3</span></a> (ID = 52)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_TIMER3_TIMER_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_TIMER3_TIMER_TCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_TIMER3_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT3</td>
<td>Parent input clock option to DEV_TIMER3_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_TIMER3_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_2_TIMER_PWM_0</td>
<td>Parent input clock option to DEV_TIMER3_TIMER_TCLK_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-timer4-device">
<span id="soc-doc-j721e-public-clks-timer4"></span><h3>Clocks for TIMER4 Device<a class="headerlink" href="#clocks-for-timer4-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_TIMER4</span></a> (ID = 53)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="53%" />
<col width="39%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_TIMER4_TIMER_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_TIMER4_TIMER_TCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_TIMER4_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_TIMER4_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_TIMER4_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_TIMER4_TIMER_TCLK_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK</td>
<td>Parent input clock option to DEV_TIMER4_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_TIMER4_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_TIMER4_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</td>
<td>Parent input clock option to DEV_TIMER4_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT</td>
<td>Parent input clock option to DEV_TIMER4_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</td>
<td>Parent input clock option to DEV_TIMER4_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_TIMER4_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK</td>
<td>Parent input clock option to DEV_TIMER4_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_TIMER4_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>14</td>
<td>DEV_TIMER4_TIMER_TCLK_CLK_PARENT_NAVSS512L_MAIN_0_CPTS0_GENF2_0</td>
<td>Parent input clock option to DEV_TIMER4_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>DEV_TIMER4_TIMER_TCLK_CLK_PARENT_NAVSS512L_MAIN_0_CPTS0_GENF3_0</td>
<td>Parent input clock option to DEV_TIMER4_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>16</td>
<td>DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_9XUSS_MAIN_0_CPTS_GENF0_0</td>
<td>Parent input clock option to DEV_TIMER4_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>17</td>
<td>DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_TIMER4_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>18</td>
<td>DEV_TIMER4_TIMER_PWM_0</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-timer5-device">
<span id="soc-doc-j721e-public-clks-timer5"></span><h3>Clocks for TIMER5 Device<a class="headerlink" href="#clocks-for-timer5-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_TIMER5</span></a> (ID = 54)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_TIMER5_TIMER_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_TIMER5_TIMER_TCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_TIMER5_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT5</td>
<td>Parent input clock option to DEV_TIMER5_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_TIMER5_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_4_TIMER_PWM_0</td>
<td>Parent input clock option to DEV_TIMER5_TIMER_TCLK_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-timer6-device">
<span id="soc-doc-j721e-public-clks-timer6"></span><h3>Clocks for TIMER6 Device<a class="headerlink" href="#clocks-for-timer6-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_TIMER6</span></a> (ID = 55)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="53%" />
<col width="39%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_TIMER6_TIMER_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_TIMER6_TIMER_TCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_TIMER6_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_TIMER6_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_TIMER6_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_TIMER6_TIMER_TCLK_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK</td>
<td>Parent input clock option to DEV_TIMER6_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_TIMER6_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_TIMER6_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</td>
<td>Parent input clock option to DEV_TIMER6_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT</td>
<td>Parent input clock option to DEV_TIMER6_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</td>
<td>Parent input clock option to DEV_TIMER6_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_TIMER6_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK</td>
<td>Parent input clock option to DEV_TIMER6_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_TIMER6_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>14</td>
<td>DEV_TIMER6_TIMER_TCLK_CLK_PARENT_NAVSS512L_MAIN_0_CPTS0_GENF2_0</td>
<td>Parent input clock option to DEV_TIMER6_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>DEV_TIMER6_TIMER_TCLK_CLK_PARENT_NAVSS512L_MAIN_0_CPTS0_GENF3_0</td>
<td>Parent input clock option to DEV_TIMER6_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>16</td>
<td>DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_9XUSS_MAIN_0_CPTS_GENF0_0</td>
<td>Parent input clock option to DEV_TIMER6_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>17</td>
<td>DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_TIMER6_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>18</td>
<td>DEV_TIMER6_TIMER_PWM_0</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-timer7-device">
<span id="soc-doc-j721e-public-clks-timer7"></span><h3>Clocks for TIMER7 Device<a class="headerlink" href="#clocks-for-timer7-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_TIMER7</span></a> (ID = 57)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_TIMER7_TIMER_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_TIMER7_TIMER_TCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_TIMER7_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT7</td>
<td>Parent input clock option to DEV_TIMER7_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_TIMER7_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_6_TIMER_PWM_0</td>
<td>Parent input clock option to DEV_TIMER7_TIMER_TCLK_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-timer8-device">
<span id="soc-doc-j721e-public-clks-timer8"></span><h3>Clocks for TIMER8 Device<a class="headerlink" href="#clocks-for-timer8-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_TIMER8</span></a> (ID = 58)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="53%" />
<col width="39%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_TIMER8_TIMER_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_TIMER8_TIMER_TCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_TIMER8_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_TIMER8_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK</td>
<td>Parent input clock option to DEV_TIMER8_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_TIMER8_TIMER_TCLK_CLK_PARENT_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK</td>
<td>Parent input clock option to DEV_TIMER8_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_TIMER8_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</td>
<td>Parent input clock option to DEV_TIMER8_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</td>
<td>Parent input clock option to DEV_TIMER8_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT</td>
<td>Parent input clock option to DEV_TIMER8_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</td>
<td>Parent input clock option to DEV_TIMER8_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_TIMER8_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_TIMER8_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK</td>
<td>Parent input clock option to DEV_TIMER8_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_TIMER8_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>14</td>
<td>DEV_TIMER8_TIMER_TCLK_CLK_PARENT_NAVSS512L_MAIN_0_CPTS0_GENF2_0</td>
<td>Parent input clock option to DEV_TIMER8_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>DEV_TIMER8_TIMER_TCLK_CLK_PARENT_NAVSS512L_MAIN_0_CPTS0_GENF3_0</td>
<td>Parent input clock option to DEV_TIMER8_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>16</td>
<td>DEV_TIMER8_TIMER_TCLK_CLK_PARENT_CPSW_9XUSS_MAIN_0_CPTS_GENF0_0</td>
<td>Parent input clock option to DEV_TIMER8_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>17</td>
<td>DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT2_CLK</td>
<td>Parent input clock option to DEV_TIMER8_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-even"><td>18</td>
<td>DEV_TIMER8_TIMER_PWM_0</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-timer9-device">
<span id="soc-doc-j721e-public-clks-timer9"></span><h3>Clocks for TIMER9 Device<a class="headerlink" href="#clocks-for-timer9-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_TIMER9</span></a> (ID = 59)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_TIMER9_TIMER_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_TIMER9_TIMER_TCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_TIMER9_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT9</td>
<td>Parent input clock option to DEV_TIMER9_TIMER_TCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_TIMER9_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_8_TIMER_PWM_0</td>
<td>Parent input clock option to DEV_TIMER9_TIMER_TCLK_CLK</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-timesync-intrtr0-device">
<span id="soc-doc-j721e-public-clks-timesync-intrtr0"></span><h3>Clocks for TIMESYNC_INTRTR0 Device<a class="headerlink" href="#clocks-for-timesync-intrtr0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_TIMESYNC_INTRTR0</span></a> (ID = 136)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="55%" />
<col width="23%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_TIMESYNC_INTRTR0_INTR_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-uart0-device">
<span id="soc-doc-j721e-public-clks-uart0"></span><h3>Clocks for UART0 Device<a class="headerlink" href="#clocks-for-uart0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_UART0</span></a> (ID = 146)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="26%" />
<col width="46%" />
<col width="28%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_UART0_FCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_UART0_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-uart1-device">
<span id="soc-doc-j721e-public-clks-uart1"></span><h3>Clocks for UART1 Device<a class="headerlink" href="#clocks-for-uart1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_UART1</span></a> (ID = 278)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="26%" />
<col width="46%" />
<col width="28%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_UART1_FCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_UART1_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-uart2-device">
<span id="soc-doc-j721e-public-clks-uart2"></span><h3>Clocks for UART2 Device<a class="headerlink" href="#clocks-for-uart2-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_UART2</span></a> (ID = 279)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="26%" />
<col width="46%" />
<col width="28%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_UART2_FCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_UART2_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-uart3-device">
<span id="soc-doc-j721e-public-clks-uart3"></span><h3>Clocks for UART3 Device<a class="headerlink" href="#clocks-for-uart3-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_UART3</span></a> (ID = 280)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="26%" />
<col width="46%" />
<col width="28%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_UART3_FCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_UART3_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-uart4-device">
<span id="soc-doc-j721e-public-clks-uart4"></span><h3>Clocks for UART4 Device<a class="headerlink" href="#clocks-for-uart4-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_UART4</span></a> (ID = 281)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="26%" />
<col width="46%" />
<col width="28%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_UART4_FCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_UART4_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-uart5-device">
<span id="soc-doc-j721e-public-clks-uart5"></span><h3>Clocks for UART5 Device<a class="headerlink" href="#clocks-for-uart5-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_UART5</span></a> (ID = 282)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="26%" />
<col width="46%" />
<col width="28%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_UART5_FCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_UART5_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-uart6-device">
<span id="soc-doc-j721e-public-clks-uart6"></span><h3>Clocks for UART6 Device<a class="headerlink" href="#clocks-for-uart6-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_UART6</span></a> (ID = 283)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="26%" />
<col width="46%" />
<col width="28%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_UART6_FCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_UART6_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-uart7-device">
<span id="soc-doc-j721e-public-clks-uart7"></span><h3>Clocks for UART7 Device<a class="headerlink" href="#clocks-for-uart7-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_UART7</span></a> (ID = 284)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="26%" />
<col width="46%" />
<col width="28%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_UART7_FCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_UART7_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-uart8-device">
<span id="soc-doc-j721e-public-clks-uart8"></span><h3>Clocks for UART8 Device<a class="headerlink" href="#clocks-for-uart8-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_UART8</span></a> (ID = 285)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="26%" />
<col width="46%" />
<col width="28%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_UART8_FCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_UART8_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-uart9-device">
<span id="soc-doc-j721e-public-clks-uart9"></span><h3>Clocks for UART9 Device<a class="headerlink" href="#clocks-for-uart9-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_UART9</span></a> (ID = 286)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="26%" />
<col width="46%" />
<col width="28%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_UART9_FCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_UART9_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-ufs0-device">
<span id="soc-doc-j721e-public-clks-ufs0"></span><h3>Clocks for UFS0 Device<a class="headerlink" href="#clocks-for-ufs0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_UFS0</span></a> (ID = 277)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="51%" />
<col width="40%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_UFS0_UFSHCI_HCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_UFS0_UFSHCI_MCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_UFS0_UFSHCI_MCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_UFS0_UFSHCI_MCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_UFS0_UFSHCI_MCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_UFS0_UFSHCI_MCLK_CLK</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_UFS0_UFSHCI_MCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_1_HSDIVOUT6_CLK</td>
<td>Parent input clock option to DEV_UFS0_UFSHCI_MCLK_CLK</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_UFS0_UFSHCI_MCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</td>
<td>Parent input clock option to DEV_UFS0_UFSHCI_MCLK_CLK</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_UFS0_UFSHCI_MPHY_REFCLK_0</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-usb0-device">
<span id="soc-doc-j721e-public-clks-usb0"></span><h3>Clocks for USB0 Device<a class="headerlink" href="#clocks-for-usb0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_USB0</span></a> (ID = 288)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="48%" />
<col width="43%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_USB0_PIPE_REFCLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_USB0_PIPE_REFCLK_PARENT_WIZ16B4M4CS_MAIN_0_IP3_LN1_REFCLK</td>
<td>Parent input clock option to DEV_USB0_PIPE_REFCLK</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_USB0_PIPE_REFCLK_PARENT_WIZ16B4M4CS_MAIN_3_IP3_LN1_REFCLK</td>
<td>Parent input clock option to DEV_USB0_PIPE_REFCLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_USB0_CLK_LPM_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_USB0_BUF_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_USB0_USB2_APB_PCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_USB0_PIPE_RXCLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_USB0_PIPE_RXCLK_PARENT_WIZ16B4M4CS_MAIN_0_IP3_LN1_RXCLK</td>
<td>Parent input clock option to DEV_USB0_PIPE_RXCLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_USB0_PIPE_RXCLK_PARENT_WIZ16B4M4CS_MAIN_3_IP3_LN1_RXCLK</td>
<td>Parent input clock option to DEV_USB0_PIPE_RXCLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_USB0_PIPE_TXMCLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_USB0_PIPE_TXMCLK_PARENT_WIZ16B4M4CS_MAIN_0_IP3_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_USB0_PIPE_TXMCLK</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_USB0_PIPE_TXMCLK_PARENT_WIZ16B4M4CS_MAIN_3_IP3_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_USB0_PIPE_TXMCLK</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_USB0_PIPE_RXFCLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>DEV_USB0_PIPE_RXFCLK_PARENT_WIZ16B4M4CS_MAIN_0_IP3_LN1_RXFCLK</td>
<td>Parent input clock option to DEV_USB0_PIPE_RXFCLK</td>
</tr>
<tr class="row-even"><td>14</td>
<td>DEV_USB0_PIPE_RXFCLK_PARENT_WIZ16B4M4CS_MAIN_3_IP3_LN1_RXFCLK</td>
<td>Parent input clock option to DEV_USB0_PIPE_RXFCLK</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>DEV_USB0_USB2_REFCLOCK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>16</td>
<td>DEV_USB0_USB2_REFCLOCK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_USB0_USB2_REFCLOCK_CLK</td>
</tr>
<tr class="row-odd"><td>17</td>
<td>DEV_USB0_USB2_REFCLOCK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_USB0_USB2_REFCLOCK_CLK</td>
</tr>
<tr class="row-even"><td>18</td>
<td>DEV_USB0_PCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>19</td>
<td>DEV_USB0_ACLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>20</td>
<td>DEV_USB0_PIPE_TXFCLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>21</td>
<td>DEV_USB0_PIPE_TXFCLK_PARENT_WIZ16B4M4CS_MAIN_0_IP3_LN1_TXFCLK</td>
<td>Parent input clock option to DEV_USB0_PIPE_TXFCLK</td>
</tr>
<tr class="row-even"><td>22</td>
<td>DEV_USB0_PIPE_TXFCLK_PARENT_WIZ16B4M4CS_MAIN_3_IP3_LN1_TXFCLK</td>
<td>Parent input clock option to DEV_USB0_PIPE_TXFCLK</td>
</tr>
<tr class="row-odd"><td>23</td>
<td>DEV_USB0_PIPE_TXCLK</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-usb1-device">
<span id="soc-doc-j721e-public-clks-usb1"></span><h3>Clocks for USB1 Device<a class="headerlink" href="#clocks-for-usb1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_USB1</span></a> (ID = 289)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="48%" />
<col width="43%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_USB1_PIPE_REFCLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_USB1_PIPE_REFCLK_PARENT_WIZ16B4M4CS_MAIN_1_IP3_LN1_REFCLK</td>
<td>Parent input clock option to DEV_USB1_PIPE_REFCLK</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_USB1_PIPE_REFCLK_PARENT_WIZ16B4M4CS_MAIN_2_IP3_LN1_REFCLK</td>
<td>Parent input clock option to DEV_USB1_PIPE_REFCLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_USB1_CLK_LPM_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_USB1_BUF_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_USB1_USB2_APB_PCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>6</td>
<td>DEV_USB1_PIPE_RXCLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>DEV_USB1_PIPE_RXCLK_PARENT_WIZ16B4M4CS_MAIN_1_IP3_LN1_RXCLK</td>
<td>Parent input clock option to DEV_USB1_PIPE_RXCLK</td>
</tr>
<tr class="row-even"><td>8</td>
<td>DEV_USB1_PIPE_RXCLK_PARENT_WIZ16B4M4CS_MAIN_2_IP3_LN1_RXCLK</td>
<td>Parent input clock option to DEV_USB1_PIPE_RXCLK</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>DEV_USB1_PIPE_TXMCLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>10</td>
<td>DEV_USB1_PIPE_TXMCLK_PARENT_WIZ16B4M4CS_MAIN_1_IP3_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_USB1_PIPE_TXMCLK</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>DEV_USB1_PIPE_TXMCLK_PARENT_WIZ16B4M4CS_MAIN_2_IP3_LN1_TXMCLK</td>
<td>Parent input clock option to DEV_USB1_PIPE_TXMCLK</td>
</tr>
<tr class="row-even"><td>12</td>
<td>DEV_USB1_PIPE_RXFCLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>DEV_USB1_PIPE_RXFCLK_PARENT_WIZ16B4M4CS_MAIN_1_IP3_LN1_RXFCLK</td>
<td>Parent input clock option to DEV_USB1_PIPE_RXFCLK</td>
</tr>
<tr class="row-even"><td>14</td>
<td>DEV_USB1_PIPE_RXFCLK_PARENT_WIZ16B4M4CS_MAIN_2_IP3_LN1_RXFCLK</td>
<td>Parent input clock option to DEV_USB1_PIPE_RXFCLK</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>DEV_USB1_USB2_REFCLOCK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-even"><td>16</td>
<td>DEV_USB1_USB2_REFCLOCK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_USB1_USB2_REFCLOCK_CLK</td>
</tr>
<tr class="row-odd"><td>17</td>
<td>DEV_USB1_USB2_REFCLOCK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT</td>
<td>Parent input clock option to DEV_USB1_USB2_REFCLOCK_CLK</td>
</tr>
<tr class="row-even"><td>18</td>
<td>DEV_USB1_PCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>19</td>
<td>DEV_USB1_ACLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>20</td>
<td>DEV_USB1_PIPE_TXFCLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>21</td>
<td>DEV_USB1_PIPE_TXFCLK_PARENT_WIZ16B4M4CS_MAIN_1_IP3_LN1_TXFCLK</td>
<td>Parent input clock option to DEV_USB1_PIPE_TXFCLK</td>
</tr>
<tr class="row-even"><td>22</td>
<td>DEV_USB1_PIPE_TXFCLK_PARENT_WIZ16B4M4CS_MAIN_2_IP3_LN1_TXFCLK</td>
<td>Parent input clock option to DEV_USB1_PIPE_TXFCLK</td>
</tr>
<tr class="row-odd"><td>23</td>
<td>DEV_USB1_PIPE_TXCLK</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-vpac-top-main-0-device">
<span id="soc-doc-j721e-public-clks-vpac-top-main-0"></span><h3>Clocks for VPAC_TOP_MAIN_0 Device<a class="headerlink" href="#clocks-for-vpac-top-main-0-device" title="Permalink to this headline">¶</a></h3>
<p><strong>This device has no defined clocks.</strong></p>
</div>
<div class="section" id="clocks-for-vpfe0-device">
<span id="soc-doc-j721e-public-clks-vpfe0"></span><h3>Clocks for VPFE0 Device<a class="headerlink" href="#clocks-for-vpfe0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_VPFE0</span></a> (ID = 291)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="49%" />
<col width="27%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_VPFE0_CCD_PCLK_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_VPFE0_VPFE_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-wkupmcu2main-vd-device">
<span id="soc-doc-j721e-public-clks-wkupmcu2main-vd"></span><h3>Clocks for WKUPMCU2MAIN_VD Device<a class="headerlink" href="#clocks-for-wkupmcu2main-vd-device" title="Permalink to this headline">¶</a></h3>
<p><strong>This device has no defined clocks.</strong></p>
</div>
<div class="section" id="clocks-for-wkup-ddpa0-device">
<span id="soc-doc-j721e-public-clks-wkup-ddpa0"></span><h3>Clocks for WKUP_DDPA0 Device<a class="headerlink" href="#clocks-for-wkup-ddpa0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_WKUP_DDPA0</span></a> (ID = 145)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="50%" />
<col width="26%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_WKUP_DDPA0_DDPA_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-wkup-esm0-device">
<span id="soc-doc-j721e-public-clks-wkup-esm0"></span><h3>Clocks for WKUP_ESM0 Device<a class="headerlink" href="#clocks-for-wkup-esm0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_WKUP_ESM0</span></a> (ID = 99)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="43%" />
<col width="30%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_WKUP_ESM0_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-wkup-gpio0-device">
<span id="soc-doc-j721e-public-clks-wkup-gpio0"></span><h3>Clocks for WKUP_GPIO0 Device<a class="headerlink" href="#clocks-for-wkup-gpio0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_WKUP_GPIO0</span></a> (ID = 113)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="49%" />
<col width="27%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_WKUP_GPIO0_MMR_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-wkup-gpio1-device">
<span id="soc-doc-j721e-public-clks-wkup-gpio1"></span><h3>Clocks for WKUP_GPIO1 Device<a class="headerlink" href="#clocks-for-wkup-gpio1-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_WKUP_GPIO1</span></a> (ID = 114)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="49%" />
<col width="27%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_WKUP_GPIO1_MMR_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-wkup-gpiomux-intrtr0-device">
<span id="soc-doc-j721e-public-clks-wkup-gpiomux-intrtr0"></span><h3>Clocks for WKUP_GPIOMUX_INTRTR0 Device<a class="headerlink" href="#clocks-for-wkup-gpiomux-intrtr0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_WKUP_GPIOMUX_INTRTR0</span></a> (ID = 137)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="20%" />
<col width="58%" />
<col width="22%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_WKUP_GPIOMUX_INTRTR0_INTR_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-wkup-i2c0-device">
<span id="soc-doc-j721e-public-clks-wkup-i2c0"></span><h3>Clocks for WKUP_I2C0 Device<a class="headerlink" href="#clocks-for-wkup-i2c0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_WKUP_I2C0</span></a> (ID = 197)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="50%" />
<col width="41%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_WKUP_I2C0_PISYS_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_WKUP_I2C0_PISYS_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT3_CLK</td>
<td>Parent input clock option to DEV_WKUP_I2C0_PISYS_CLK</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_WKUP_I2C0_PISYS_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_WKUP_I2C0_PISYS_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_WKUP_I2C0_PISCL_0</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>4</td>
<td>DEV_WKUP_I2C0_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>DEV_WKUP_I2C0_PORSCL_0</td>
<td>Output clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-wkup-porz-sync0-device">
<span id="soc-doc-j721e-public-clks-wkup-porz-sync0"></span><h3>Clocks for WKUP_PORZ_SYNC0 Device<a class="headerlink" href="#clocks-for-wkup-porz-sync0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_WKUP_PORZ_SYNC0</span></a> (ID = 132)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="20%" />
<col width="59%" />
<col width="21%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_WKUP_PORZ_SYNC0_CLK_12M_RC_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-wkup-psc0-device">
<span id="soc-doc-j721e-public-clks-wkup-psc0"></span><h3>Clocks for WKUP_PSC0 Device<a class="headerlink" href="#clocks-for-wkup-psc0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_WKUP_PSC0</span></a> (ID = 138)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="49%" />
<col width="27%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_WKUP_PSC0_SLOW_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_WKUP_PSC0_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-wkup-uart0-device">
<span id="soc-doc-j721e-public-clks-wkup-uart0"></span><h3>Clocks for WKUP_UART0 Device<a class="headerlink" href="#clocks-for-wkup-uart0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_WKUP_UART0</span></a> (ID = 287)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="10%" />
<col width="46%" />
<col width="44%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_WKUP_UART0_FCLK_CLK</td>
<td>Input muxed clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_WKUP_UART0_FCLK_CLK_PARENT_WKUPUSART_CLK_SEL_OUT0</td>
<td>Parent input clock option to DEV_WKUP_UART0_FCLK_CLK</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_WKUP_UART0_FCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</td>
<td>Parent input clock option to DEV_WKUP_UART0_FCLK_CLK</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>DEV_WKUP_UART0_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="clocks-for-wkup-vtm0-device">
<span id="soc-doc-j721e-public-clks-wkup-vtm0"></span><h3>Clocks for WKUP_VTM0 Device<a class="headerlink" href="#clocks-for-wkup-vtm0-device" title="Permalink to this headline">¶</a></h3>
<p>Device: <a class="reference internal" href="devices.html#soc-doc-j721e-public-devices-desc-device-list"><span class="std std-ref">J721E_DEV_WKUP_VTM0</span></a> (ID = 154)</p>
<p>Following is a mapping of Clocks IDs to function:</p>
<table border="1" class="docutils">
<colgroup>
<col width="23%" />
<col width="53%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Clock ID</th>
<th class="head">Name</th>
<th class="head">Function</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>DEV_WKUP_VTM0_FIX_REF2_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DEV_WKUP_VTM0_VBUSP_CLK</td>
<td>Input clock</td>
</tr>
<tr class="row-even"><td>2</td>
<td>DEV_WKUP_VTM0_FIX_REF_CLK</td>
<td>Input clock</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>


           </div>
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="resasg_types.html" class="btn btn-neutral float-right" title="j721e Board Configuration Resource Assignment Type Descriptions" accesskey="n">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="devices.html" class="btn btn-neutral" title="J721E Devices Descriptions" accesskey="p"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
      <a href="http://www.ti.com/corp/docs/legal/copyright.shtml">&copy; Copyright 2016-2019</a>, Texas Instruments Incorporated. All rights reserved. <br>
      <a href="http://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="http://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="http://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="http://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>

    </p>
  </div> 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    <script type="text/javascript">
        var DOCUMENTATION_OPTIONS = {
            URL_ROOT:'../../',
            VERSION:'19.10.00',
            COLLAPSE_INDEX:false,
            FILE_SUFFIX:'.html',
            HAS_SOURCE:  true
        };
    </script>
      <script type="text/javascript" src="../../_static/jquery.js"></script>
      <script type="text/javascript" src="../../_static/underscore.js"></script>
      <script type="text/javascript" src="../../_static/doctools.js"></script>
      <script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>

    <script src="http://www.ti.com/assets/js/headerfooter/analytics.js" type="text/javascript" charset="utf-8"></script>

  

  
  
    <script type="text/javascript" src="../../_static/js/theme.js"></script>
  

  
  
  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.StickyNav.enable();
        });

      var menuHeight = window.innerHeight;

      var contentOffset = $(".wy-nav-content-wrap").offset();
      var contentHeight = $(".wy-nav-content-wrap").height();
      var contentBottom = contentOffset.top + contentHeight;

      function setNavbarTop() {
          var scrollTop = $(window).scrollTop();
          var maxTop = scrollTop + menuHeight;

          // If past the header
          if (scrollTop > contentOffset.top && maxTop < contentBottom) {
            stickyTop = scrollTop - contentOffset.top;
          } else if (maxTop > contentBottom) {
            stickyTop = scrollTop - contentOffset.top - (maxTop - contentBottom);
          } else {
            stickyTop = 0;
          }

          $(".wy-nav-side").css("top", stickyTop);
      }

      $(document).ready(function() {
        setNavbarTop();
        $(window).scroll(function () {
          setNavbarTop();
        });

        $('body').on("mousewheel", function () {
            // Remove default behavior
            event.preventDefault();
            // Scroll without smoothing
            var wheelDelta = event.wheelDelta;
            var currentScrollPosition = window.pageYOffset;
            window.scrollTo(0, currentScrollPosition - wheelDelta);
        });
      });
  </script>
   

</body>
</html>