$date
	Sat Sep 12 17:17:59 2020
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module pargen_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var reg 1 ! pout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
x#
x"
x!
$end
#100
1!
0$
0#
0"
#200
0!
1$
#300
0$
1#
#400
1!
1$
#500
0!
0$
0#
1"
#600
1!
1$
#700
0$
1#
#800
0!
1$
#900
