
TestFreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005164  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  08005304  08005304  00006304  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080053ac  080053ac  00007060  2**0
                  CONTENTS
  4 .ARM          00000000  080053ac  080053ac  00007060  2**0
                  CONTENTS
  5 .preinit_array 00000000  080053ac  080053ac  00007060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080053ac  080053ac  000063ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080053b0  080053b0  000063b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080053b4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00007060  2**0
                  CONTENTS
 10 .bss          00001b94  20000060  20000060  00007060  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20001bf4  20001bf4  00007060  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007060  2**0
                  CONTENTS, READONLY
 13 .debug_info   000140b6  00000000  00000000  00007090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002c38  00000000  00000000  0001b146  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010e8  00000000  00000000  0001dd80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d0e  00000000  00000000  0001ee68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002952  00000000  00000000  0001fb76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013bd6  00000000  00000000  000224c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ce6e3  00000000  00000000  0003609e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00104781  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004978  00000000  00000000  001047c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000080  00000000  00000000  0010913c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080052ec 	.word	0x080052ec

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	080052ec 	.word	0x080052ec

080001e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001e4:	f000 f9cc 	bl	8000580 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001e8:	f000 f824 	bl	8000234 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001ec:	f000 f85e 	bl	80002ac <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80001f0:	f002 f9e2 	bl	80025b8 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of blink1 */
  blink1Handle = osThreadNew(StartBlink1, NULL, &blink1_attributes);
 80001f4:	4a09      	ldr	r2, [pc, #36]	@ (800021c <main+0x3c>)
 80001f6:	2100      	movs	r1, #0
 80001f8:	4809      	ldr	r0, [pc, #36]	@ (8000220 <main+0x40>)
 80001fa:	f002 fa45 	bl	8002688 <osThreadNew>
 80001fe:	4603      	mov	r3, r0
 8000200:	4a08      	ldr	r2, [pc, #32]	@ (8000224 <main+0x44>)
 8000202:	6013      	str	r3, [r2, #0]

  /* creation of blink2 */
  blink2Handle = osThreadNew(StartBlink2, NULL, &blink2_attributes);
 8000204:	4a08      	ldr	r2, [pc, #32]	@ (8000228 <main+0x48>)
 8000206:	2100      	movs	r1, #0
 8000208:	4808      	ldr	r0, [pc, #32]	@ (800022c <main+0x4c>)
 800020a:	f002 fa3d 	bl	8002688 <osThreadNew>
 800020e:	4603      	mov	r3, r0
 8000210:	4a07      	ldr	r2, [pc, #28]	@ (8000230 <main+0x50>)
 8000212:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000214:	f002 fa04 	bl	8002620 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000218:	bf00      	nop
 800021a:	e7fd      	b.n	8000218 <main+0x38>
 800021c:	0800532c 	.word	0x0800532c
 8000220:	0800030d 	.word	0x0800030d
 8000224:	2000007c 	.word	0x2000007c
 8000228:	08005350 	.word	0x08005350
 800022c:	0800032b 	.word	0x0800032b
 8000230:	20000080 	.word	0x20000080

08000234 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b090      	sub	sp, #64	@ 0x40
 8000238:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800023a:	f107 0318 	add.w	r3, r7, #24
 800023e:	2228      	movs	r2, #40	@ 0x28
 8000240:	2100      	movs	r1, #0
 8000242:	4618      	mov	r0, r3
 8000244:	f004 ff6a 	bl	800511c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000248:	1d3b      	adds	r3, r7, #4
 800024a:	2200      	movs	r2, #0
 800024c:	601a      	str	r2, [r3, #0]
 800024e:	605a      	str	r2, [r3, #4]
 8000250:	609a      	str	r2, [r3, #8]
 8000252:	60da      	str	r2, [r3, #12]
 8000254:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000256:	2302      	movs	r3, #2
 8000258:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800025a:	2301      	movs	r3, #1
 800025c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800025e:	2310      	movs	r3, #16
 8000260:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000262:	2300      	movs	r3, #0
 8000264:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000266:	f107 0318 	add.w	r3, r7, #24
 800026a:	4618      	mov	r0, r3
 800026c:	f000 fc5c 	bl	8000b28 <HAL_RCC_OscConfig>
 8000270:	4603      	mov	r3, r0
 8000272:	2b00      	cmp	r3, #0
 8000274:	d001      	beq.n	800027a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000276:	f000 f879 	bl	800036c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800027a:	230f      	movs	r3, #15
 800027c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800027e:	2300      	movs	r3, #0
 8000280:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000282:	2300      	movs	r3, #0
 8000284:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000286:	2300      	movs	r3, #0
 8000288:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800028a:	2300      	movs	r3, #0
 800028c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800028e:	1d3b      	adds	r3, r7, #4
 8000290:	2100      	movs	r1, #0
 8000292:	4618      	mov	r0, r3
 8000294:	f001 fc9c 	bl	8001bd0 <HAL_RCC_ClockConfig>
 8000298:	4603      	mov	r3, r0
 800029a:	2b00      	cmp	r3, #0
 800029c:	d001      	beq.n	80002a2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800029e:	f000 f865 	bl	800036c <Error_Handler>
  }
}
 80002a2:	bf00      	nop
 80002a4:	3740      	adds	r7, #64	@ 0x40
 80002a6:	46bd      	mov	sp, r7
 80002a8:	bd80      	pop	{r7, pc}
	...

080002ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b086      	sub	sp, #24
 80002b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002b2:	1d3b      	adds	r3, r7, #4
 80002b4:	2200      	movs	r2, #0
 80002b6:	601a      	str	r2, [r3, #0]
 80002b8:	605a      	str	r2, [r3, #4]
 80002ba:	609a      	str	r2, [r3, #8]
 80002bc:	60da      	str	r2, [r3, #12]
 80002be:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002c0:	4b11      	ldr	r3, [pc, #68]	@ (8000308 <MX_GPIO_Init+0x5c>)
 80002c2:	695b      	ldr	r3, [r3, #20]
 80002c4:	4a10      	ldr	r2, [pc, #64]	@ (8000308 <MX_GPIO_Init+0x5c>)
 80002c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80002ca:	6153      	str	r3, [r2, #20]
 80002cc:	4b0e      	ldr	r3, [pc, #56]	@ (8000308 <MX_GPIO_Init+0x5c>)
 80002ce:	695b      	ldr	r3, [r3, #20]
 80002d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80002d4:	603b      	str	r3, [r7, #0]
 80002d6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80002d8:	2200      	movs	r2, #0
 80002da:	2120      	movs	r1, #32
 80002dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002e0:	f000 fbf0 	bl	8000ac4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80002e4:	2320      	movs	r3, #32
 80002e6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002e8:	2301      	movs	r3, #1
 80002ea:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002ec:	2300      	movs	r3, #0
 80002ee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002f0:	2300      	movs	r3, #0
 80002f2:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80002f4:	1d3b      	adds	r3, r7, #4
 80002f6:	4619      	mov	r1, r3
 80002f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002fc:	f000 fa58 	bl	80007b0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000300:	bf00      	nop
 8000302:	3718      	adds	r7, #24
 8000304:	46bd      	mov	sp, r7
 8000306:	bd80      	pop	{r7, pc}
 8000308:	40021000 	.word	0x40021000

0800030c <StartBlink1>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartBlink1 */
void StartBlink1(void *argument)
{
 800030c:	b580      	push	{r7, lr}
 800030e:	b082      	sub	sp, #8
 8000310:	af00      	add	r7, sp, #0
 8000312:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000314:	2120      	movs	r1, #32
 8000316:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800031a:	f000 fbeb 	bl	8000af4 <HAL_GPIO_TogglePin>
    osDelay(500);
 800031e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000322:	f002 fa5b 	bl	80027dc <osDelay>
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000326:	bf00      	nop
 8000328:	e7f4      	b.n	8000314 <StartBlink1+0x8>

0800032a <StartBlink2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBlink2 */
void StartBlink2(void *argument)
{
 800032a:	b580      	push	{r7, lr}
 800032c:	b082      	sub	sp, #8
 800032e:	af00      	add	r7, sp, #0
 8000330:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBlink2 */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000332:	2120      	movs	r1, #32
 8000334:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000338:	f000 fbdc 	bl	8000af4 <HAL_GPIO_TogglePin>
    osDelay(600);
 800033c:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8000340:	f002 fa4c 	bl	80027dc <osDelay>
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000344:	bf00      	nop
 8000346:	e7f4      	b.n	8000332 <StartBlink2+0x8>

08000348 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	b082      	sub	sp, #8
 800034c:	af00      	add	r7, sp, #0
 800034e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	4a04      	ldr	r2, [pc, #16]	@ (8000368 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000356:	4293      	cmp	r3, r2
 8000358:	d101      	bne.n	800035e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800035a:	f000 f927 	bl	80005ac <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800035e:	bf00      	nop
 8000360:	3708      	adds	r7, #8
 8000362:	46bd      	mov	sp, r7
 8000364:	bd80      	pop	{r7, pc}
 8000366:	bf00      	nop
 8000368:	40001000 	.word	0x40001000

0800036c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800036c:	b480      	push	{r7}
 800036e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000370:	b672      	cpsid	i
}
 8000372:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000374:	bf00      	nop
 8000376:	e7fd      	b.n	8000374 <Error_Handler+0x8>

08000378 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000378:	b580      	push	{r7, lr}
 800037a:	b082      	sub	sp, #8
 800037c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800037e:	4b11      	ldr	r3, [pc, #68]	@ (80003c4 <HAL_MspInit+0x4c>)
 8000380:	699b      	ldr	r3, [r3, #24]
 8000382:	4a10      	ldr	r2, [pc, #64]	@ (80003c4 <HAL_MspInit+0x4c>)
 8000384:	f043 0301 	orr.w	r3, r3, #1
 8000388:	6193      	str	r3, [r2, #24]
 800038a:	4b0e      	ldr	r3, [pc, #56]	@ (80003c4 <HAL_MspInit+0x4c>)
 800038c:	699b      	ldr	r3, [r3, #24]
 800038e:	f003 0301 	and.w	r3, r3, #1
 8000392:	607b      	str	r3, [r7, #4]
 8000394:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000396:	4b0b      	ldr	r3, [pc, #44]	@ (80003c4 <HAL_MspInit+0x4c>)
 8000398:	69db      	ldr	r3, [r3, #28]
 800039a:	4a0a      	ldr	r2, [pc, #40]	@ (80003c4 <HAL_MspInit+0x4c>)
 800039c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80003a0:	61d3      	str	r3, [r2, #28]
 80003a2:	4b08      	ldr	r3, [pc, #32]	@ (80003c4 <HAL_MspInit+0x4c>)
 80003a4:	69db      	ldr	r3, [r3, #28]
 80003a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80003aa:	603b      	str	r3, [r7, #0]
 80003ac:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80003ae:	2200      	movs	r2, #0
 80003b0:	210f      	movs	r1, #15
 80003b2:	f06f 0001 	mvn.w	r0, #1
 80003b6:	f000 f9d1 	bl	800075c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003ba:	bf00      	nop
 80003bc:	3708      	adds	r7, #8
 80003be:	46bd      	mov	sp, r7
 80003c0:	bd80      	pop	{r7, pc}
 80003c2:	bf00      	nop
 80003c4:	40021000 	.word	0x40021000

080003c8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b08e      	sub	sp, #56	@ 0x38
 80003cc:	af00      	add	r7, sp, #0
 80003ce:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80003d0:	2300      	movs	r3, #0
 80003d2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80003d4:	2300      	movs	r3, #0
 80003d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80003d8:	4b33      	ldr	r3, [pc, #204]	@ (80004a8 <HAL_InitTick+0xe0>)
 80003da:	69db      	ldr	r3, [r3, #28]
 80003dc:	4a32      	ldr	r2, [pc, #200]	@ (80004a8 <HAL_InitTick+0xe0>)
 80003de:	f043 0310 	orr.w	r3, r3, #16
 80003e2:	61d3      	str	r3, [r2, #28]
 80003e4:	4b30      	ldr	r3, [pc, #192]	@ (80004a8 <HAL_InitTick+0xe0>)
 80003e6:	69db      	ldr	r3, [r3, #28]
 80003e8:	f003 0310 	and.w	r3, r3, #16
 80003ec:	60fb      	str	r3, [r7, #12]
 80003ee:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80003f0:	f107 0210 	add.w	r2, r7, #16
 80003f4:	f107 0314 	add.w	r3, r7, #20
 80003f8:	4611      	mov	r1, r2
 80003fa:	4618      	mov	r0, r3
 80003fc:	f001 fde6 	bl	8001fcc <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000400:	6a3b      	ldr	r3, [r7, #32]
 8000402:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000404:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000406:	2b00      	cmp	r3, #0
 8000408:	d103      	bne.n	8000412 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800040a:	f001 fdbd 	bl	8001f88 <HAL_RCC_GetPCLK1Freq>
 800040e:	6378      	str	r0, [r7, #52]	@ 0x34
 8000410:	e004      	b.n	800041c <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000412:	f001 fdb9 	bl	8001f88 <HAL_RCC_GetPCLK1Freq>
 8000416:	4603      	mov	r3, r0
 8000418:	005b      	lsls	r3, r3, #1
 800041a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800041c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800041e:	4a23      	ldr	r2, [pc, #140]	@ (80004ac <HAL_InitTick+0xe4>)
 8000420:	fba2 2303 	umull	r2, r3, r2, r3
 8000424:	0c9b      	lsrs	r3, r3, #18
 8000426:	3b01      	subs	r3, #1
 8000428:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800042a:	4b21      	ldr	r3, [pc, #132]	@ (80004b0 <HAL_InitTick+0xe8>)
 800042c:	4a21      	ldr	r2, [pc, #132]	@ (80004b4 <HAL_InitTick+0xec>)
 800042e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000430:	4b1f      	ldr	r3, [pc, #124]	@ (80004b0 <HAL_InitTick+0xe8>)
 8000432:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000436:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000438:	4a1d      	ldr	r2, [pc, #116]	@ (80004b0 <HAL_InitTick+0xe8>)
 800043a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800043c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800043e:	4b1c      	ldr	r3, [pc, #112]	@ (80004b0 <HAL_InitTick+0xe8>)
 8000440:	2200      	movs	r2, #0
 8000442:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000444:	4b1a      	ldr	r3, [pc, #104]	@ (80004b0 <HAL_InitTick+0xe8>)
 8000446:	2200      	movs	r2, #0
 8000448:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800044a:	4b19      	ldr	r3, [pc, #100]	@ (80004b0 <HAL_InitTick+0xe8>)
 800044c:	2200      	movs	r2, #0
 800044e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000450:	4817      	ldr	r0, [pc, #92]	@ (80004b0 <HAL_InitTick+0xe8>)
 8000452:	f001 fded 	bl	8002030 <HAL_TIM_Base_Init>
 8000456:	4603      	mov	r3, r0
 8000458:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800045c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000460:	2b00      	cmp	r3, #0
 8000462:	d11b      	bne.n	800049c <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000464:	4812      	ldr	r0, [pc, #72]	@ (80004b0 <HAL_InitTick+0xe8>)
 8000466:	f001 fe45 	bl	80020f4 <HAL_TIM_Base_Start_IT>
 800046a:	4603      	mov	r3, r0
 800046c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000470:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000474:	2b00      	cmp	r3, #0
 8000476:	d111      	bne.n	800049c <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000478:	2036      	movs	r0, #54	@ 0x36
 800047a:	f000 f98b 	bl	8000794 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	2b0f      	cmp	r3, #15
 8000482:	d808      	bhi.n	8000496 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000484:	2200      	movs	r2, #0
 8000486:	6879      	ldr	r1, [r7, #4]
 8000488:	2036      	movs	r0, #54	@ 0x36
 800048a:	f000 f967 	bl	800075c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800048e:	4a0a      	ldr	r2, [pc, #40]	@ (80004b8 <HAL_InitTick+0xf0>)
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	6013      	str	r3, [r2, #0]
 8000494:	e002      	b.n	800049c <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8000496:	2301      	movs	r3, #1
 8000498:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800049c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80004a0:	4618      	mov	r0, r3
 80004a2:	3738      	adds	r7, #56	@ 0x38
 80004a4:	46bd      	mov	sp, r7
 80004a6:	bd80      	pop	{r7, pc}
 80004a8:	40021000 	.word	0x40021000
 80004ac:	431bde83 	.word	0x431bde83
 80004b0:	20000084 	.word	0x20000084
 80004b4:	40001000 	.word	0x40001000
 80004b8:	20000004 	.word	0x20000004

080004bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004bc:	b480      	push	{r7}
 80004be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80004c0:	bf00      	nop
 80004c2:	e7fd      	b.n	80004c0 <NMI_Handler+0x4>

080004c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004c4:	b480      	push	{r7}
 80004c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004c8:	bf00      	nop
 80004ca:	e7fd      	b.n	80004c8 <HardFault_Handler+0x4>

080004cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004cc:	b480      	push	{r7}
 80004ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004d0:	bf00      	nop
 80004d2:	e7fd      	b.n	80004d0 <MemManage_Handler+0x4>

080004d4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004d4:	b480      	push	{r7}
 80004d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004d8:	bf00      	nop
 80004da:	e7fd      	b.n	80004d8 <BusFault_Handler+0x4>

080004dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004dc:	b480      	push	{r7}
 80004de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004e0:	bf00      	nop
 80004e2:	e7fd      	b.n	80004e0 <UsageFault_Handler+0x4>

080004e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004e4:	b480      	push	{r7}
 80004e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004e8:	bf00      	nop
 80004ea:	46bd      	mov	sp, r7
 80004ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f0:	4770      	bx	lr
	...

080004f4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1 underrun interrupt.
  */
void TIM6_DAC_IRQHandler(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80004f8:	4802      	ldr	r0, [pc, #8]	@ (8000504 <TIM6_DAC_IRQHandler+0x10>)
 80004fa:	f001 fe6b 	bl	80021d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80004fe:	bf00      	nop
 8000500:	bd80      	pop	{r7, pc}
 8000502:	bf00      	nop
 8000504:	20000084 	.word	0x20000084

08000508 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000508:	b480      	push	{r7}
 800050a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800050c:	4b06      	ldr	r3, [pc, #24]	@ (8000528 <SystemInit+0x20>)
 800050e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000512:	4a05      	ldr	r2, [pc, #20]	@ (8000528 <SystemInit+0x20>)
 8000514:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000518:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800051c:	bf00      	nop
 800051e:	46bd      	mov	sp, r7
 8000520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop
 8000528:	e000ed00 	.word	0xe000ed00

0800052c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800052c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000564 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000530:	f7ff ffea 	bl	8000508 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000534:	480c      	ldr	r0, [pc, #48]	@ (8000568 <LoopForever+0x6>)
  ldr r1, =_edata
 8000536:	490d      	ldr	r1, [pc, #52]	@ (800056c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000538:	4a0d      	ldr	r2, [pc, #52]	@ (8000570 <LoopForever+0xe>)
  movs r3, #0
 800053a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800053c:	e002      	b.n	8000544 <LoopCopyDataInit>

0800053e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800053e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000540:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000542:	3304      	adds	r3, #4

08000544 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000544:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000546:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000548:	d3f9      	bcc.n	800053e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800054a:	4a0a      	ldr	r2, [pc, #40]	@ (8000574 <LoopForever+0x12>)
  ldr r4, =_ebss
 800054c:	4c0a      	ldr	r4, [pc, #40]	@ (8000578 <LoopForever+0x16>)
  movs r3, #0
 800054e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000550:	e001      	b.n	8000556 <LoopFillZerobss>

08000552 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000552:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000554:	3204      	adds	r2, #4

08000556 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000556:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000558:	d3fb      	bcc.n	8000552 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800055a:	f004 fe3d 	bl	80051d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800055e:	f7ff fe3f 	bl	80001e0 <main>

08000562 <LoopForever>:

LoopForever:
    b LoopForever
 8000562:	e7fe      	b.n	8000562 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000564:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000568:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800056c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000570:	080053b4 	.word	0x080053b4
  ldr r2, =_sbss
 8000574:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000578:	20001bf4 	.word	0x20001bf4

0800057c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800057c:	e7fe      	b.n	800057c <ADC1_2_IRQHandler>
	...

08000580 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000584:	4b08      	ldr	r3, [pc, #32]	@ (80005a8 <HAL_Init+0x28>)
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	4a07      	ldr	r2, [pc, #28]	@ (80005a8 <HAL_Init+0x28>)
 800058a:	f043 0310 	orr.w	r3, r3, #16
 800058e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000590:	2003      	movs	r0, #3
 8000592:	f000 f8d8 	bl	8000746 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000596:	200f      	movs	r0, #15
 8000598:	f7ff ff16 	bl	80003c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800059c:	f7ff feec 	bl	8000378 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005a0:	2300      	movs	r3, #0
}
 80005a2:	4618      	mov	r0, r3
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	40022000 	.word	0x40022000

080005ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005ac:	b480      	push	{r7}
 80005ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80005b0:	4b06      	ldr	r3, [pc, #24]	@ (80005cc <HAL_IncTick+0x20>)
 80005b2:	781b      	ldrb	r3, [r3, #0]
 80005b4:	461a      	mov	r2, r3
 80005b6:	4b06      	ldr	r3, [pc, #24]	@ (80005d0 <HAL_IncTick+0x24>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	4413      	add	r3, r2
 80005bc:	4a04      	ldr	r2, [pc, #16]	@ (80005d0 <HAL_IncTick+0x24>)
 80005be:	6013      	str	r3, [r2, #0]
}
 80005c0:	bf00      	nop
 80005c2:	46bd      	mov	sp, r7
 80005c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop
 80005cc:	20000008 	.word	0x20000008
 80005d0:	200000d0 	.word	0x200000d0

080005d4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0
  return uwTick;  
 80005d8:	4b03      	ldr	r3, [pc, #12]	@ (80005e8 <HAL_GetTick+0x14>)
 80005da:	681b      	ldr	r3, [r3, #0]
}
 80005dc:	4618      	mov	r0, r3
 80005de:	46bd      	mov	sp, r7
 80005e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	200000d0 	.word	0x200000d0

080005ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005ec:	b480      	push	{r7}
 80005ee:	b085      	sub	sp, #20
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	f003 0307 	and.w	r3, r3, #7
 80005fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005fc:	4b0c      	ldr	r3, [pc, #48]	@ (8000630 <__NVIC_SetPriorityGrouping+0x44>)
 80005fe:	68db      	ldr	r3, [r3, #12]
 8000600:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000602:	68ba      	ldr	r2, [r7, #8]
 8000604:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000608:	4013      	ands	r3, r2
 800060a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000610:	68bb      	ldr	r3, [r7, #8]
 8000612:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000614:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000618:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800061c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800061e:	4a04      	ldr	r2, [pc, #16]	@ (8000630 <__NVIC_SetPriorityGrouping+0x44>)
 8000620:	68bb      	ldr	r3, [r7, #8]
 8000622:	60d3      	str	r3, [r2, #12]
}
 8000624:	bf00      	nop
 8000626:	3714      	adds	r7, #20
 8000628:	46bd      	mov	sp, r7
 800062a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062e:	4770      	bx	lr
 8000630:	e000ed00 	.word	0xe000ed00

08000634 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000638:	4b04      	ldr	r3, [pc, #16]	@ (800064c <__NVIC_GetPriorityGrouping+0x18>)
 800063a:	68db      	ldr	r3, [r3, #12]
 800063c:	0a1b      	lsrs	r3, r3, #8
 800063e:	f003 0307 	and.w	r3, r3, #7
}
 8000642:	4618      	mov	r0, r3
 8000644:	46bd      	mov	sp, r7
 8000646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064a:	4770      	bx	lr
 800064c:	e000ed00 	.word	0xe000ed00

08000650 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000650:	b480      	push	{r7}
 8000652:	b083      	sub	sp, #12
 8000654:	af00      	add	r7, sp, #0
 8000656:	4603      	mov	r3, r0
 8000658:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800065a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800065e:	2b00      	cmp	r3, #0
 8000660:	db0b      	blt.n	800067a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000662:	79fb      	ldrb	r3, [r7, #7]
 8000664:	f003 021f 	and.w	r2, r3, #31
 8000668:	4907      	ldr	r1, [pc, #28]	@ (8000688 <__NVIC_EnableIRQ+0x38>)
 800066a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800066e:	095b      	lsrs	r3, r3, #5
 8000670:	2001      	movs	r0, #1
 8000672:	fa00 f202 	lsl.w	r2, r0, r2
 8000676:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800067a:	bf00      	nop
 800067c:	370c      	adds	r7, #12
 800067e:	46bd      	mov	sp, r7
 8000680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop
 8000688:	e000e100 	.word	0xe000e100

0800068c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800068c:	b480      	push	{r7}
 800068e:	b083      	sub	sp, #12
 8000690:	af00      	add	r7, sp, #0
 8000692:	4603      	mov	r3, r0
 8000694:	6039      	str	r1, [r7, #0]
 8000696:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000698:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800069c:	2b00      	cmp	r3, #0
 800069e:	db0a      	blt.n	80006b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006a0:	683b      	ldr	r3, [r7, #0]
 80006a2:	b2da      	uxtb	r2, r3
 80006a4:	490c      	ldr	r1, [pc, #48]	@ (80006d8 <__NVIC_SetPriority+0x4c>)
 80006a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006aa:	0112      	lsls	r2, r2, #4
 80006ac:	b2d2      	uxtb	r2, r2
 80006ae:	440b      	add	r3, r1
 80006b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006b4:	e00a      	b.n	80006cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006b6:	683b      	ldr	r3, [r7, #0]
 80006b8:	b2da      	uxtb	r2, r3
 80006ba:	4908      	ldr	r1, [pc, #32]	@ (80006dc <__NVIC_SetPriority+0x50>)
 80006bc:	79fb      	ldrb	r3, [r7, #7]
 80006be:	f003 030f 	and.w	r3, r3, #15
 80006c2:	3b04      	subs	r3, #4
 80006c4:	0112      	lsls	r2, r2, #4
 80006c6:	b2d2      	uxtb	r2, r2
 80006c8:	440b      	add	r3, r1
 80006ca:	761a      	strb	r2, [r3, #24]
}
 80006cc:	bf00      	nop
 80006ce:	370c      	adds	r7, #12
 80006d0:	46bd      	mov	sp, r7
 80006d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d6:	4770      	bx	lr
 80006d8:	e000e100 	.word	0xe000e100
 80006dc:	e000ed00 	.word	0xe000ed00

080006e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b089      	sub	sp, #36	@ 0x24
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	60f8      	str	r0, [r7, #12]
 80006e8:	60b9      	str	r1, [r7, #8]
 80006ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006ec:	68fb      	ldr	r3, [r7, #12]
 80006ee:	f003 0307 	and.w	r3, r3, #7
 80006f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006f4:	69fb      	ldr	r3, [r7, #28]
 80006f6:	f1c3 0307 	rsb	r3, r3, #7
 80006fa:	2b04      	cmp	r3, #4
 80006fc:	bf28      	it	cs
 80006fe:	2304      	movcs	r3, #4
 8000700:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000702:	69fb      	ldr	r3, [r7, #28]
 8000704:	3304      	adds	r3, #4
 8000706:	2b06      	cmp	r3, #6
 8000708:	d902      	bls.n	8000710 <NVIC_EncodePriority+0x30>
 800070a:	69fb      	ldr	r3, [r7, #28]
 800070c:	3b03      	subs	r3, #3
 800070e:	e000      	b.n	8000712 <NVIC_EncodePriority+0x32>
 8000710:	2300      	movs	r3, #0
 8000712:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000714:	f04f 32ff 	mov.w	r2, #4294967295
 8000718:	69bb      	ldr	r3, [r7, #24]
 800071a:	fa02 f303 	lsl.w	r3, r2, r3
 800071e:	43da      	mvns	r2, r3
 8000720:	68bb      	ldr	r3, [r7, #8]
 8000722:	401a      	ands	r2, r3
 8000724:	697b      	ldr	r3, [r7, #20]
 8000726:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000728:	f04f 31ff 	mov.w	r1, #4294967295
 800072c:	697b      	ldr	r3, [r7, #20]
 800072e:	fa01 f303 	lsl.w	r3, r1, r3
 8000732:	43d9      	mvns	r1, r3
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000738:	4313      	orrs	r3, r2
         );
}
 800073a:	4618      	mov	r0, r3
 800073c:	3724      	adds	r7, #36	@ 0x24
 800073e:	46bd      	mov	sp, r7
 8000740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000744:	4770      	bx	lr

08000746 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000746:	b580      	push	{r7, lr}
 8000748:	b082      	sub	sp, #8
 800074a:	af00      	add	r7, sp, #0
 800074c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800074e:	6878      	ldr	r0, [r7, #4]
 8000750:	f7ff ff4c 	bl	80005ec <__NVIC_SetPriorityGrouping>
}
 8000754:	bf00      	nop
 8000756:	3708      	adds	r7, #8
 8000758:	46bd      	mov	sp, r7
 800075a:	bd80      	pop	{r7, pc}

0800075c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b086      	sub	sp, #24
 8000760:	af00      	add	r7, sp, #0
 8000762:	4603      	mov	r3, r0
 8000764:	60b9      	str	r1, [r7, #8]
 8000766:	607a      	str	r2, [r7, #4]
 8000768:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800076a:	2300      	movs	r3, #0
 800076c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800076e:	f7ff ff61 	bl	8000634 <__NVIC_GetPriorityGrouping>
 8000772:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000774:	687a      	ldr	r2, [r7, #4]
 8000776:	68b9      	ldr	r1, [r7, #8]
 8000778:	6978      	ldr	r0, [r7, #20]
 800077a:	f7ff ffb1 	bl	80006e0 <NVIC_EncodePriority>
 800077e:	4602      	mov	r2, r0
 8000780:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000784:	4611      	mov	r1, r2
 8000786:	4618      	mov	r0, r3
 8000788:	f7ff ff80 	bl	800068c <__NVIC_SetPriority>
}
 800078c:	bf00      	nop
 800078e:	3718      	adds	r7, #24
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}

08000794 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b082      	sub	sp, #8
 8000798:	af00      	add	r7, sp, #0
 800079a:	4603      	mov	r3, r0
 800079c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800079e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007a2:	4618      	mov	r0, r3
 80007a4:	f7ff ff54 	bl	8000650 <__NVIC_EnableIRQ>
}
 80007a8:	bf00      	nop
 80007aa:	3708      	adds	r7, #8
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}

080007b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007b0:	b480      	push	{r7}
 80007b2:	b087      	sub	sp, #28
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
 80007b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80007ba:	2300      	movs	r3, #0
 80007bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007be:	e160      	b.n	8000a82 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	681a      	ldr	r2, [r3, #0]
 80007c4:	2101      	movs	r1, #1
 80007c6:	697b      	ldr	r3, [r7, #20]
 80007c8:	fa01 f303 	lsl.w	r3, r1, r3
 80007cc:	4013      	ands	r3, r2
 80007ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	f000 8152 	beq.w	8000a7c <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80007d8:	683b      	ldr	r3, [r7, #0]
 80007da:	685b      	ldr	r3, [r3, #4]
 80007dc:	f003 0303 	and.w	r3, r3, #3
 80007e0:	2b01      	cmp	r3, #1
 80007e2:	d005      	beq.n	80007f0 <HAL_GPIO_Init+0x40>
 80007e4:	683b      	ldr	r3, [r7, #0]
 80007e6:	685b      	ldr	r3, [r3, #4]
 80007e8:	f003 0303 	and.w	r3, r3, #3
 80007ec:	2b02      	cmp	r3, #2
 80007ee:	d130      	bne.n	8000852 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	689b      	ldr	r3, [r3, #8]
 80007f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80007f6:	697b      	ldr	r3, [r7, #20]
 80007f8:	005b      	lsls	r3, r3, #1
 80007fa:	2203      	movs	r2, #3
 80007fc:	fa02 f303 	lsl.w	r3, r2, r3
 8000800:	43db      	mvns	r3, r3
 8000802:	693a      	ldr	r2, [r7, #16]
 8000804:	4013      	ands	r3, r2
 8000806:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000808:	683b      	ldr	r3, [r7, #0]
 800080a:	68da      	ldr	r2, [r3, #12]
 800080c:	697b      	ldr	r3, [r7, #20]
 800080e:	005b      	lsls	r3, r3, #1
 8000810:	fa02 f303 	lsl.w	r3, r2, r3
 8000814:	693a      	ldr	r2, [r7, #16]
 8000816:	4313      	orrs	r3, r2
 8000818:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	693a      	ldr	r2, [r7, #16]
 800081e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	685b      	ldr	r3, [r3, #4]
 8000824:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000826:	2201      	movs	r2, #1
 8000828:	697b      	ldr	r3, [r7, #20]
 800082a:	fa02 f303 	lsl.w	r3, r2, r3
 800082e:	43db      	mvns	r3, r3
 8000830:	693a      	ldr	r2, [r7, #16]
 8000832:	4013      	ands	r3, r2
 8000834:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000836:	683b      	ldr	r3, [r7, #0]
 8000838:	685b      	ldr	r3, [r3, #4]
 800083a:	091b      	lsrs	r3, r3, #4
 800083c:	f003 0201 	and.w	r2, r3, #1
 8000840:	697b      	ldr	r3, [r7, #20]
 8000842:	fa02 f303 	lsl.w	r3, r2, r3
 8000846:	693a      	ldr	r2, [r7, #16]
 8000848:	4313      	orrs	r3, r2
 800084a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	693a      	ldr	r2, [r7, #16]
 8000850:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000852:	683b      	ldr	r3, [r7, #0]
 8000854:	685b      	ldr	r3, [r3, #4]
 8000856:	f003 0303 	and.w	r3, r3, #3
 800085a:	2b03      	cmp	r3, #3
 800085c:	d017      	beq.n	800088e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	68db      	ldr	r3, [r3, #12]
 8000862:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000864:	697b      	ldr	r3, [r7, #20]
 8000866:	005b      	lsls	r3, r3, #1
 8000868:	2203      	movs	r2, #3
 800086a:	fa02 f303 	lsl.w	r3, r2, r3
 800086e:	43db      	mvns	r3, r3
 8000870:	693a      	ldr	r2, [r7, #16]
 8000872:	4013      	ands	r3, r2
 8000874:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000876:	683b      	ldr	r3, [r7, #0]
 8000878:	689a      	ldr	r2, [r3, #8]
 800087a:	697b      	ldr	r3, [r7, #20]
 800087c:	005b      	lsls	r3, r3, #1
 800087e:	fa02 f303 	lsl.w	r3, r2, r3
 8000882:	693a      	ldr	r2, [r7, #16]
 8000884:	4313      	orrs	r3, r2
 8000886:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	693a      	ldr	r2, [r7, #16]
 800088c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800088e:	683b      	ldr	r3, [r7, #0]
 8000890:	685b      	ldr	r3, [r3, #4]
 8000892:	f003 0303 	and.w	r3, r3, #3
 8000896:	2b02      	cmp	r3, #2
 8000898:	d123      	bne.n	80008e2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800089a:	697b      	ldr	r3, [r7, #20]
 800089c:	08da      	lsrs	r2, r3, #3
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	3208      	adds	r2, #8
 80008a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80008a8:	697b      	ldr	r3, [r7, #20]
 80008aa:	f003 0307 	and.w	r3, r3, #7
 80008ae:	009b      	lsls	r3, r3, #2
 80008b0:	220f      	movs	r2, #15
 80008b2:	fa02 f303 	lsl.w	r3, r2, r3
 80008b6:	43db      	mvns	r3, r3
 80008b8:	693a      	ldr	r2, [r7, #16]
 80008ba:	4013      	ands	r3, r2
 80008bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80008be:	683b      	ldr	r3, [r7, #0]
 80008c0:	691a      	ldr	r2, [r3, #16]
 80008c2:	697b      	ldr	r3, [r7, #20]
 80008c4:	f003 0307 	and.w	r3, r3, #7
 80008c8:	009b      	lsls	r3, r3, #2
 80008ca:	fa02 f303 	lsl.w	r3, r2, r3
 80008ce:	693a      	ldr	r2, [r7, #16]
 80008d0:	4313      	orrs	r3, r2
 80008d2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80008d4:	697b      	ldr	r3, [r7, #20]
 80008d6:	08da      	lsrs	r2, r3, #3
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	3208      	adds	r2, #8
 80008dc:	6939      	ldr	r1, [r7, #16]
 80008de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80008e8:	697b      	ldr	r3, [r7, #20]
 80008ea:	005b      	lsls	r3, r3, #1
 80008ec:	2203      	movs	r2, #3
 80008ee:	fa02 f303 	lsl.w	r3, r2, r3
 80008f2:	43db      	mvns	r3, r3
 80008f4:	693a      	ldr	r2, [r7, #16]
 80008f6:	4013      	ands	r3, r2
 80008f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80008fa:	683b      	ldr	r3, [r7, #0]
 80008fc:	685b      	ldr	r3, [r3, #4]
 80008fe:	f003 0203 	and.w	r2, r3, #3
 8000902:	697b      	ldr	r3, [r7, #20]
 8000904:	005b      	lsls	r3, r3, #1
 8000906:	fa02 f303 	lsl.w	r3, r2, r3
 800090a:	693a      	ldr	r2, [r7, #16]
 800090c:	4313      	orrs	r3, r2
 800090e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	693a      	ldr	r2, [r7, #16]
 8000914:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000916:	683b      	ldr	r3, [r7, #0]
 8000918:	685b      	ldr	r3, [r3, #4]
 800091a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800091e:	2b00      	cmp	r3, #0
 8000920:	f000 80ac 	beq.w	8000a7c <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000924:	4b5e      	ldr	r3, [pc, #376]	@ (8000aa0 <HAL_GPIO_Init+0x2f0>)
 8000926:	699b      	ldr	r3, [r3, #24]
 8000928:	4a5d      	ldr	r2, [pc, #372]	@ (8000aa0 <HAL_GPIO_Init+0x2f0>)
 800092a:	f043 0301 	orr.w	r3, r3, #1
 800092e:	6193      	str	r3, [r2, #24]
 8000930:	4b5b      	ldr	r3, [pc, #364]	@ (8000aa0 <HAL_GPIO_Init+0x2f0>)
 8000932:	699b      	ldr	r3, [r3, #24]
 8000934:	f003 0301 	and.w	r3, r3, #1
 8000938:	60bb      	str	r3, [r7, #8]
 800093a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800093c:	4a59      	ldr	r2, [pc, #356]	@ (8000aa4 <HAL_GPIO_Init+0x2f4>)
 800093e:	697b      	ldr	r3, [r7, #20]
 8000940:	089b      	lsrs	r3, r3, #2
 8000942:	3302      	adds	r3, #2
 8000944:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000948:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800094a:	697b      	ldr	r3, [r7, #20]
 800094c:	f003 0303 	and.w	r3, r3, #3
 8000950:	009b      	lsls	r3, r3, #2
 8000952:	220f      	movs	r2, #15
 8000954:	fa02 f303 	lsl.w	r3, r2, r3
 8000958:	43db      	mvns	r3, r3
 800095a:	693a      	ldr	r2, [r7, #16]
 800095c:	4013      	ands	r3, r2
 800095e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000966:	d025      	beq.n	80009b4 <HAL_GPIO_Init+0x204>
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	4a4f      	ldr	r2, [pc, #316]	@ (8000aa8 <HAL_GPIO_Init+0x2f8>)
 800096c:	4293      	cmp	r3, r2
 800096e:	d01f      	beq.n	80009b0 <HAL_GPIO_Init+0x200>
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	4a4e      	ldr	r2, [pc, #312]	@ (8000aac <HAL_GPIO_Init+0x2fc>)
 8000974:	4293      	cmp	r3, r2
 8000976:	d019      	beq.n	80009ac <HAL_GPIO_Init+0x1fc>
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	4a4d      	ldr	r2, [pc, #308]	@ (8000ab0 <HAL_GPIO_Init+0x300>)
 800097c:	4293      	cmp	r3, r2
 800097e:	d013      	beq.n	80009a8 <HAL_GPIO_Init+0x1f8>
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	4a4c      	ldr	r2, [pc, #304]	@ (8000ab4 <HAL_GPIO_Init+0x304>)
 8000984:	4293      	cmp	r3, r2
 8000986:	d00d      	beq.n	80009a4 <HAL_GPIO_Init+0x1f4>
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	4a4b      	ldr	r2, [pc, #300]	@ (8000ab8 <HAL_GPIO_Init+0x308>)
 800098c:	4293      	cmp	r3, r2
 800098e:	d007      	beq.n	80009a0 <HAL_GPIO_Init+0x1f0>
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	4a4a      	ldr	r2, [pc, #296]	@ (8000abc <HAL_GPIO_Init+0x30c>)
 8000994:	4293      	cmp	r3, r2
 8000996:	d101      	bne.n	800099c <HAL_GPIO_Init+0x1ec>
 8000998:	2306      	movs	r3, #6
 800099a:	e00c      	b.n	80009b6 <HAL_GPIO_Init+0x206>
 800099c:	2307      	movs	r3, #7
 800099e:	e00a      	b.n	80009b6 <HAL_GPIO_Init+0x206>
 80009a0:	2305      	movs	r3, #5
 80009a2:	e008      	b.n	80009b6 <HAL_GPIO_Init+0x206>
 80009a4:	2304      	movs	r3, #4
 80009a6:	e006      	b.n	80009b6 <HAL_GPIO_Init+0x206>
 80009a8:	2303      	movs	r3, #3
 80009aa:	e004      	b.n	80009b6 <HAL_GPIO_Init+0x206>
 80009ac:	2302      	movs	r3, #2
 80009ae:	e002      	b.n	80009b6 <HAL_GPIO_Init+0x206>
 80009b0:	2301      	movs	r3, #1
 80009b2:	e000      	b.n	80009b6 <HAL_GPIO_Init+0x206>
 80009b4:	2300      	movs	r3, #0
 80009b6:	697a      	ldr	r2, [r7, #20]
 80009b8:	f002 0203 	and.w	r2, r2, #3
 80009bc:	0092      	lsls	r2, r2, #2
 80009be:	4093      	lsls	r3, r2
 80009c0:	693a      	ldr	r2, [r7, #16]
 80009c2:	4313      	orrs	r3, r2
 80009c4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80009c6:	4937      	ldr	r1, [pc, #220]	@ (8000aa4 <HAL_GPIO_Init+0x2f4>)
 80009c8:	697b      	ldr	r3, [r7, #20]
 80009ca:	089b      	lsrs	r3, r3, #2
 80009cc:	3302      	adds	r3, #2
 80009ce:	693a      	ldr	r2, [r7, #16]
 80009d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80009d4:	4b3a      	ldr	r3, [pc, #232]	@ (8000ac0 <HAL_GPIO_Init+0x310>)
 80009d6:	689b      	ldr	r3, [r3, #8]
 80009d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009da:	68fb      	ldr	r3, [r7, #12]
 80009dc:	43db      	mvns	r3, r3
 80009de:	693a      	ldr	r2, [r7, #16]
 80009e0:	4013      	ands	r3, r2
 80009e2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80009e4:	683b      	ldr	r3, [r7, #0]
 80009e6:	685b      	ldr	r3, [r3, #4]
 80009e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d003      	beq.n	80009f8 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 80009f0:	693a      	ldr	r2, [r7, #16]
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	4313      	orrs	r3, r2
 80009f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80009f8:	4a31      	ldr	r2, [pc, #196]	@ (8000ac0 <HAL_GPIO_Init+0x310>)
 80009fa:	693b      	ldr	r3, [r7, #16]
 80009fc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80009fe:	4b30      	ldr	r3, [pc, #192]	@ (8000ac0 <HAL_GPIO_Init+0x310>)
 8000a00:	68db      	ldr	r3, [r3, #12]
 8000a02:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	43db      	mvns	r3, r3
 8000a08:	693a      	ldr	r2, [r7, #16]
 8000a0a:	4013      	ands	r3, r2
 8000a0c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000a0e:	683b      	ldr	r3, [r7, #0]
 8000a10:	685b      	ldr	r3, [r3, #4]
 8000a12:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d003      	beq.n	8000a22 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8000a1a:	693a      	ldr	r2, [r7, #16]
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	4313      	orrs	r3, r2
 8000a20:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000a22:	4a27      	ldr	r2, [pc, #156]	@ (8000ac0 <HAL_GPIO_Init+0x310>)
 8000a24:	693b      	ldr	r3, [r7, #16]
 8000a26:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000a28:	4b25      	ldr	r3, [pc, #148]	@ (8000ac0 <HAL_GPIO_Init+0x310>)
 8000a2a:	685b      	ldr	r3, [r3, #4]
 8000a2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a2e:	68fb      	ldr	r3, [r7, #12]
 8000a30:	43db      	mvns	r3, r3
 8000a32:	693a      	ldr	r2, [r7, #16]
 8000a34:	4013      	ands	r3, r2
 8000a36:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	685b      	ldr	r3, [r3, #4]
 8000a3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d003      	beq.n	8000a4c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8000a44:	693a      	ldr	r2, [r7, #16]
 8000a46:	68fb      	ldr	r3, [r7, #12]
 8000a48:	4313      	orrs	r3, r2
 8000a4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000a4c:	4a1c      	ldr	r2, [pc, #112]	@ (8000ac0 <HAL_GPIO_Init+0x310>)
 8000a4e:	693b      	ldr	r3, [r7, #16]
 8000a50:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a52:	4b1b      	ldr	r3, [pc, #108]	@ (8000ac0 <HAL_GPIO_Init+0x310>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	43db      	mvns	r3, r3
 8000a5c:	693a      	ldr	r2, [r7, #16]
 8000a5e:	4013      	ands	r3, r2
 8000a60:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000a62:	683b      	ldr	r3, [r7, #0]
 8000a64:	685b      	ldr	r3, [r3, #4]
 8000a66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d003      	beq.n	8000a76 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8000a6e:	693a      	ldr	r2, [r7, #16]
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	4313      	orrs	r3, r2
 8000a74:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000a76:	4a12      	ldr	r2, [pc, #72]	@ (8000ac0 <HAL_GPIO_Init+0x310>)
 8000a78:	693b      	ldr	r3, [r7, #16]
 8000a7a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000a7c:	697b      	ldr	r3, [r7, #20]
 8000a7e:	3301      	adds	r3, #1
 8000a80:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a82:	683b      	ldr	r3, [r7, #0]
 8000a84:	681a      	ldr	r2, [r3, #0]
 8000a86:	697b      	ldr	r3, [r7, #20]
 8000a88:	fa22 f303 	lsr.w	r3, r2, r3
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	f47f ae97 	bne.w	80007c0 <HAL_GPIO_Init+0x10>
  }
}
 8000a92:	bf00      	nop
 8000a94:	bf00      	nop
 8000a96:	371c      	adds	r7, #28
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9e:	4770      	bx	lr
 8000aa0:	40021000 	.word	0x40021000
 8000aa4:	40010000 	.word	0x40010000
 8000aa8:	48000400 	.word	0x48000400
 8000aac:	48000800 	.word	0x48000800
 8000ab0:	48000c00 	.word	0x48000c00
 8000ab4:	48001000 	.word	0x48001000
 8000ab8:	48001400 	.word	0x48001400
 8000abc:	48001800 	.word	0x48001800
 8000ac0:	40010400 	.word	0x40010400

08000ac4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	b083      	sub	sp, #12
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
 8000acc:	460b      	mov	r3, r1
 8000ace:	807b      	strh	r3, [r7, #2]
 8000ad0:	4613      	mov	r3, r2
 8000ad2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000ad4:	787b      	ldrb	r3, [r7, #1]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d003      	beq.n	8000ae2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000ada:	887a      	ldrh	r2, [r7, #2]
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000ae0:	e002      	b.n	8000ae8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000ae2:	887a      	ldrh	r2, [r7, #2]
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000ae8:	bf00      	nop
 8000aea:	370c      	adds	r7, #12
 8000aec:	46bd      	mov	sp, r7
 8000aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af2:	4770      	bx	lr

08000af4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000af4:	b480      	push	{r7}
 8000af6:	b085      	sub	sp, #20
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
 8000afc:	460b      	mov	r3, r1
 8000afe:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	695b      	ldr	r3, [r3, #20]
 8000b04:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000b06:	887a      	ldrh	r2, [r7, #2]
 8000b08:	68fb      	ldr	r3, [r7, #12]
 8000b0a:	4013      	ands	r3, r2
 8000b0c:	041a      	lsls	r2, r3, #16
 8000b0e:	68fb      	ldr	r3, [r7, #12]
 8000b10:	43d9      	mvns	r1, r3
 8000b12:	887b      	ldrh	r3, [r7, #2]
 8000b14:	400b      	ands	r3, r1
 8000b16:	431a      	orrs	r2, r3
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	619a      	str	r2, [r3, #24]
}
 8000b1c:	bf00      	nop
 8000b1e:	3714      	adds	r7, #20
 8000b20:	46bd      	mov	sp, r7
 8000b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b26:	4770      	bx	lr

08000b28 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8000b2e:	af00      	add	r7, sp, #0
 8000b30:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000b34:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000b38:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000b3a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000b3e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d102      	bne.n	8000b4e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000b48:	2301      	movs	r3, #1
 8000b4a:	f001 b83a 	b.w	8001bc2 <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b4e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000b52:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	f003 0301 	and.w	r3, r3, #1
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	f000 816f 	beq.w	8000e42 <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000b64:	4bb5      	ldr	r3, [pc, #724]	@ (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000b66:	685b      	ldr	r3, [r3, #4]
 8000b68:	f003 030c 	and.w	r3, r3, #12
 8000b6c:	2b04      	cmp	r3, #4
 8000b6e:	d00c      	beq.n	8000b8a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b70:	4bb2      	ldr	r3, [pc, #712]	@ (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000b72:	685b      	ldr	r3, [r3, #4]
 8000b74:	f003 030c 	and.w	r3, r3, #12
 8000b78:	2b08      	cmp	r3, #8
 8000b7a:	d15c      	bne.n	8000c36 <HAL_RCC_OscConfig+0x10e>
 8000b7c:	4baf      	ldr	r3, [pc, #700]	@ (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000b7e:	685b      	ldr	r3, [r3, #4]
 8000b80:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8000b84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000b88:	d155      	bne.n	8000c36 <HAL_RCC_OscConfig+0x10e>
 8000b8a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000b8e:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b92:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000b96:	fa93 f3a3 	rbit	r3, r3
 8000b9a:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000b9e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ba2:	fab3 f383 	clz	r3, r3
 8000ba6:	b2db      	uxtb	r3, r3
 8000ba8:	095b      	lsrs	r3, r3, #5
 8000baa:	b2db      	uxtb	r3, r3
 8000bac:	f043 0301 	orr.w	r3, r3, #1
 8000bb0:	b2db      	uxtb	r3, r3
 8000bb2:	2b01      	cmp	r3, #1
 8000bb4:	d102      	bne.n	8000bbc <HAL_RCC_OscConfig+0x94>
 8000bb6:	4ba1      	ldr	r3, [pc, #644]	@ (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	e015      	b.n	8000be8 <HAL_RCC_OscConfig+0xc0>
 8000bbc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000bc0:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bc4:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8000bc8:	fa93 f3a3 	rbit	r3, r3
 8000bcc:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8000bd0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000bd4:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8000bd8:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8000bdc:	fa93 f3a3 	rbit	r3, r3
 8000be0:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8000be4:	4b95      	ldr	r3, [pc, #596]	@ (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000be8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000bec:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8000bf0:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8000bf4:	fa92 f2a2 	rbit	r2, r2
 8000bf8:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8000bfc:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8000c00:	fab2 f282 	clz	r2, r2
 8000c04:	b2d2      	uxtb	r2, r2
 8000c06:	f042 0220 	orr.w	r2, r2, #32
 8000c0a:	b2d2      	uxtb	r2, r2
 8000c0c:	f002 021f 	and.w	r2, r2, #31
 8000c10:	2101      	movs	r1, #1
 8000c12:	fa01 f202 	lsl.w	r2, r1, r2
 8000c16:	4013      	ands	r3, r2
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	f000 8111 	beq.w	8000e40 <HAL_RCC_OscConfig+0x318>
 8000c1e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000c22:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	f040 8108 	bne.w	8000e40 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8000c30:	2301      	movs	r3, #1
 8000c32:	f000 bfc6 	b.w	8001bc2 <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c36:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000c3a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	685b      	ldr	r3, [r3, #4]
 8000c42:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c46:	d106      	bne.n	8000c56 <HAL_RCC_OscConfig+0x12e>
 8000c48:	4b7c      	ldr	r3, [pc, #496]	@ (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	4a7b      	ldr	r2, [pc, #492]	@ (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000c4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c52:	6013      	str	r3, [r2, #0]
 8000c54:	e036      	b.n	8000cc4 <HAL_RCC_OscConfig+0x19c>
 8000c56:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000c5a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	685b      	ldr	r3, [r3, #4]
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d10c      	bne.n	8000c80 <HAL_RCC_OscConfig+0x158>
 8000c66:	4b75      	ldr	r3, [pc, #468]	@ (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	4a74      	ldr	r2, [pc, #464]	@ (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000c6c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000c70:	6013      	str	r3, [r2, #0]
 8000c72:	4b72      	ldr	r3, [pc, #456]	@ (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	4a71      	ldr	r2, [pc, #452]	@ (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000c78:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000c7c:	6013      	str	r3, [r2, #0]
 8000c7e:	e021      	b.n	8000cc4 <HAL_RCC_OscConfig+0x19c>
 8000c80:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000c84:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	685b      	ldr	r3, [r3, #4]
 8000c8c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000c90:	d10c      	bne.n	8000cac <HAL_RCC_OscConfig+0x184>
 8000c92:	4b6a      	ldr	r3, [pc, #424]	@ (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	4a69      	ldr	r2, [pc, #420]	@ (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000c98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c9c:	6013      	str	r3, [r2, #0]
 8000c9e:	4b67      	ldr	r3, [pc, #412]	@ (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	4a66      	ldr	r2, [pc, #408]	@ (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000ca4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ca8:	6013      	str	r3, [r2, #0]
 8000caa:	e00b      	b.n	8000cc4 <HAL_RCC_OscConfig+0x19c>
 8000cac:	4b63      	ldr	r3, [pc, #396]	@ (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a62      	ldr	r2, [pc, #392]	@ (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000cb2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000cb6:	6013      	str	r3, [r2, #0]
 8000cb8:	4b60      	ldr	r3, [pc, #384]	@ (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a5f      	ldr	r2, [pc, #380]	@ (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000cbe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000cc2:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000cc4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000cc8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	685b      	ldr	r3, [r3, #4]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d059      	beq.n	8000d88 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cd4:	f7ff fc7e 	bl	80005d4 <HAL_GetTick>
 8000cd8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cdc:	e00a      	b.n	8000cf4 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000cde:	f7ff fc79 	bl	80005d4 <HAL_GetTick>
 8000ce2:	4602      	mov	r2, r0
 8000ce4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8000ce8:	1ad3      	subs	r3, r2, r3
 8000cea:	2b64      	cmp	r3, #100	@ 0x64
 8000cec:	d902      	bls.n	8000cf4 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8000cee:	2303      	movs	r3, #3
 8000cf0:	f000 bf67 	b.w	8001bc2 <HAL_RCC_OscConfig+0x109a>
 8000cf4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000cf8:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cfc:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000d00:	fa93 f3a3 	rbit	r3, r3
 8000d04:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8000d08:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d0c:	fab3 f383 	clz	r3, r3
 8000d10:	b2db      	uxtb	r3, r3
 8000d12:	095b      	lsrs	r3, r3, #5
 8000d14:	b2db      	uxtb	r3, r3
 8000d16:	f043 0301 	orr.w	r3, r3, #1
 8000d1a:	b2db      	uxtb	r3, r3
 8000d1c:	2b01      	cmp	r3, #1
 8000d1e:	d102      	bne.n	8000d26 <HAL_RCC_OscConfig+0x1fe>
 8000d20:	4b46      	ldr	r3, [pc, #280]	@ (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	e015      	b.n	8000d52 <HAL_RCC_OscConfig+0x22a>
 8000d26:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000d2a:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d2e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8000d32:	fa93 f3a3 	rbit	r3, r3
 8000d36:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8000d3a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000d3e:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8000d42:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8000d46:	fa93 f3a3 	rbit	r3, r3
 8000d4a:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8000d4e:	4b3b      	ldr	r3, [pc, #236]	@ (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d52:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000d56:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8000d5a:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8000d5e:	fa92 f2a2 	rbit	r2, r2
 8000d62:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 8000d66:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8000d6a:	fab2 f282 	clz	r2, r2
 8000d6e:	b2d2      	uxtb	r2, r2
 8000d70:	f042 0220 	orr.w	r2, r2, #32
 8000d74:	b2d2      	uxtb	r2, r2
 8000d76:	f002 021f 	and.w	r2, r2, #31
 8000d7a:	2101      	movs	r1, #1
 8000d7c:	fa01 f202 	lsl.w	r2, r1, r2
 8000d80:	4013      	ands	r3, r2
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d0ab      	beq.n	8000cde <HAL_RCC_OscConfig+0x1b6>
 8000d86:	e05c      	b.n	8000e42 <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d88:	f7ff fc24 	bl	80005d4 <HAL_GetTick>
 8000d8c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d90:	e00a      	b.n	8000da8 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d92:	f7ff fc1f 	bl	80005d4 <HAL_GetTick>
 8000d96:	4602      	mov	r2, r0
 8000d98:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8000d9c:	1ad3      	subs	r3, r2, r3
 8000d9e:	2b64      	cmp	r3, #100	@ 0x64
 8000da0:	d902      	bls.n	8000da8 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 8000da2:	2303      	movs	r3, #3
 8000da4:	f000 bf0d 	b.w	8001bc2 <HAL_RCC_OscConfig+0x109a>
 8000da8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000dac:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000db0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8000db4:	fa93 f3a3 	rbit	r3, r3
 8000db8:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8000dbc:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dc0:	fab3 f383 	clz	r3, r3
 8000dc4:	b2db      	uxtb	r3, r3
 8000dc6:	095b      	lsrs	r3, r3, #5
 8000dc8:	b2db      	uxtb	r3, r3
 8000dca:	f043 0301 	orr.w	r3, r3, #1
 8000dce:	b2db      	uxtb	r3, r3
 8000dd0:	2b01      	cmp	r3, #1
 8000dd2:	d102      	bne.n	8000dda <HAL_RCC_OscConfig+0x2b2>
 8000dd4:	4b19      	ldr	r3, [pc, #100]	@ (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	e015      	b.n	8000e06 <HAL_RCC_OscConfig+0x2de>
 8000dda:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000dde:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000de2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8000de6:	fa93 f3a3 	rbit	r3, r3
 8000dea:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8000dee:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000df2:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8000df6:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8000dfa:	fa93 f3a3 	rbit	r3, r3
 8000dfe:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8000e02:	4b0e      	ldr	r3, [pc, #56]	@ (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e06:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000e0a:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8000e0e:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8000e12:	fa92 f2a2 	rbit	r2, r2
 8000e16:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 8000e1a:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8000e1e:	fab2 f282 	clz	r2, r2
 8000e22:	b2d2      	uxtb	r2, r2
 8000e24:	f042 0220 	orr.w	r2, r2, #32
 8000e28:	b2d2      	uxtb	r2, r2
 8000e2a:	f002 021f 	and.w	r2, r2, #31
 8000e2e:	2101      	movs	r1, #1
 8000e30:	fa01 f202 	lsl.w	r2, r1, r2
 8000e34:	4013      	ands	r3, r2
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d1ab      	bne.n	8000d92 <HAL_RCC_OscConfig+0x26a>
 8000e3a:	e002      	b.n	8000e42 <HAL_RCC_OscConfig+0x31a>
 8000e3c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e42:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000e46:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	f003 0302 	and.w	r3, r3, #2
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	f000 817f 	beq.w	8001156 <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000e58:	4ba7      	ldr	r3, [pc, #668]	@ (80010f8 <HAL_RCC_OscConfig+0x5d0>)
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	f003 030c 	and.w	r3, r3, #12
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d00c      	beq.n	8000e7e <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000e64:	4ba4      	ldr	r3, [pc, #656]	@ (80010f8 <HAL_RCC_OscConfig+0x5d0>)
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	f003 030c 	and.w	r3, r3, #12
 8000e6c:	2b08      	cmp	r3, #8
 8000e6e:	d173      	bne.n	8000f58 <HAL_RCC_OscConfig+0x430>
 8000e70:	4ba1      	ldr	r3, [pc, #644]	@ (80010f8 <HAL_RCC_OscConfig+0x5d0>)
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8000e78:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000e7c:	d16c      	bne.n	8000f58 <HAL_RCC_OscConfig+0x430>
 8000e7e:	2302      	movs	r3, #2
 8000e80:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e84:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8000e88:	fa93 f3a3 	rbit	r3, r3
 8000e8c:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8000e90:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e94:	fab3 f383 	clz	r3, r3
 8000e98:	b2db      	uxtb	r3, r3
 8000e9a:	095b      	lsrs	r3, r3, #5
 8000e9c:	b2db      	uxtb	r3, r3
 8000e9e:	f043 0301 	orr.w	r3, r3, #1
 8000ea2:	b2db      	uxtb	r3, r3
 8000ea4:	2b01      	cmp	r3, #1
 8000ea6:	d102      	bne.n	8000eae <HAL_RCC_OscConfig+0x386>
 8000ea8:	4b93      	ldr	r3, [pc, #588]	@ (80010f8 <HAL_RCC_OscConfig+0x5d0>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	e013      	b.n	8000ed6 <HAL_RCC_OscConfig+0x3ae>
 8000eae:	2302      	movs	r3, #2
 8000eb0:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000eb4:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8000eb8:	fa93 f3a3 	rbit	r3, r3
 8000ebc:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8000ec0:	2302      	movs	r3, #2
 8000ec2:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8000ec6:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8000eca:	fa93 f3a3 	rbit	r3, r3
 8000ece:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8000ed2:	4b89      	ldr	r3, [pc, #548]	@ (80010f8 <HAL_RCC_OscConfig+0x5d0>)
 8000ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ed6:	2202      	movs	r2, #2
 8000ed8:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8000edc:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8000ee0:	fa92 f2a2 	rbit	r2, r2
 8000ee4:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 8000ee8:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8000eec:	fab2 f282 	clz	r2, r2
 8000ef0:	b2d2      	uxtb	r2, r2
 8000ef2:	f042 0220 	orr.w	r2, r2, #32
 8000ef6:	b2d2      	uxtb	r2, r2
 8000ef8:	f002 021f 	and.w	r2, r2, #31
 8000efc:	2101      	movs	r1, #1
 8000efe:	fa01 f202 	lsl.w	r2, r1, r2
 8000f02:	4013      	ands	r3, r2
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d00a      	beq.n	8000f1e <HAL_RCC_OscConfig+0x3f6>
 8000f08:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000f0c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	68db      	ldr	r3, [r3, #12]
 8000f14:	2b01      	cmp	r3, #1
 8000f16:	d002      	beq.n	8000f1e <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8000f18:	2301      	movs	r3, #1
 8000f1a:	f000 be52 	b.w	8001bc2 <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f1e:	4b76      	ldr	r3, [pc, #472]	@ (80010f8 <HAL_RCC_OscConfig+0x5d0>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000f26:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000f2a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	691b      	ldr	r3, [r3, #16]
 8000f32:	21f8      	movs	r1, #248	@ 0xf8
 8000f34:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f38:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8000f3c:	fa91 f1a1 	rbit	r1, r1
 8000f40:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 8000f44:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8000f48:	fab1 f181 	clz	r1, r1
 8000f4c:	b2c9      	uxtb	r1, r1
 8000f4e:	408b      	lsls	r3, r1
 8000f50:	4969      	ldr	r1, [pc, #420]	@ (80010f8 <HAL_RCC_OscConfig+0x5d0>)
 8000f52:	4313      	orrs	r3, r2
 8000f54:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f56:	e0fe      	b.n	8001156 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f58:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000f5c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	68db      	ldr	r3, [r3, #12]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	f000 8088 	beq.w	800107a <HAL_RCC_OscConfig+0x552>
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f70:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8000f74:	fa93 f3a3 	rbit	r3, r3
 8000f78:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8000f7c:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f80:	fab3 f383 	clz	r3, r3
 8000f84:	b2db      	uxtb	r3, r3
 8000f86:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8000f8a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8000f8e:	009b      	lsls	r3, r3, #2
 8000f90:	461a      	mov	r2, r3
 8000f92:	2301      	movs	r3, #1
 8000f94:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f96:	f7ff fb1d 	bl	80005d4 <HAL_GetTick>
 8000f9a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f9e:	e00a      	b.n	8000fb6 <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fa0:	f7ff fb18 	bl	80005d4 <HAL_GetTick>
 8000fa4:	4602      	mov	r2, r0
 8000fa6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8000faa:	1ad3      	subs	r3, r2, r3
 8000fac:	2b02      	cmp	r3, #2
 8000fae:	d902      	bls.n	8000fb6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8000fb0:	2303      	movs	r3, #3
 8000fb2:	f000 be06 	b.w	8001bc2 <HAL_RCC_OscConfig+0x109a>
 8000fb6:	2302      	movs	r3, #2
 8000fb8:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fbc:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8000fc0:	fa93 f3a3 	rbit	r3, r3
 8000fc4:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 8000fc8:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fcc:	fab3 f383 	clz	r3, r3
 8000fd0:	b2db      	uxtb	r3, r3
 8000fd2:	095b      	lsrs	r3, r3, #5
 8000fd4:	b2db      	uxtb	r3, r3
 8000fd6:	f043 0301 	orr.w	r3, r3, #1
 8000fda:	b2db      	uxtb	r3, r3
 8000fdc:	2b01      	cmp	r3, #1
 8000fde:	d102      	bne.n	8000fe6 <HAL_RCC_OscConfig+0x4be>
 8000fe0:	4b45      	ldr	r3, [pc, #276]	@ (80010f8 <HAL_RCC_OscConfig+0x5d0>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	e013      	b.n	800100e <HAL_RCC_OscConfig+0x4e6>
 8000fe6:	2302      	movs	r3, #2
 8000fe8:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fec:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8000ff0:	fa93 f3a3 	rbit	r3, r3
 8000ff4:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8000ffe:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8001002:	fa93 f3a3 	rbit	r3, r3
 8001006:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 800100a:	4b3b      	ldr	r3, [pc, #236]	@ (80010f8 <HAL_RCC_OscConfig+0x5d0>)
 800100c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800100e:	2202      	movs	r2, #2
 8001010:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8001014:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8001018:	fa92 f2a2 	rbit	r2, r2
 800101c:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8001020:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8001024:	fab2 f282 	clz	r2, r2
 8001028:	b2d2      	uxtb	r2, r2
 800102a:	f042 0220 	orr.w	r2, r2, #32
 800102e:	b2d2      	uxtb	r2, r2
 8001030:	f002 021f 	and.w	r2, r2, #31
 8001034:	2101      	movs	r1, #1
 8001036:	fa01 f202 	lsl.w	r2, r1, r2
 800103a:	4013      	ands	r3, r2
 800103c:	2b00      	cmp	r3, #0
 800103e:	d0af      	beq.n	8000fa0 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001040:	4b2d      	ldr	r3, [pc, #180]	@ (80010f8 <HAL_RCC_OscConfig+0x5d0>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001048:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800104c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	691b      	ldr	r3, [r3, #16]
 8001054:	21f8      	movs	r1, #248	@ 0xf8
 8001056:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800105a:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 800105e:	fa91 f1a1 	rbit	r1, r1
 8001062:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 8001066:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800106a:	fab1 f181 	clz	r1, r1
 800106e:	b2c9      	uxtb	r1, r1
 8001070:	408b      	lsls	r3, r1
 8001072:	4921      	ldr	r1, [pc, #132]	@ (80010f8 <HAL_RCC_OscConfig+0x5d0>)
 8001074:	4313      	orrs	r3, r2
 8001076:	600b      	str	r3, [r1, #0]
 8001078:	e06d      	b.n	8001156 <HAL_RCC_OscConfig+0x62e>
 800107a:	2301      	movs	r3, #1
 800107c:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001080:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001084:	fa93 f3a3 	rbit	r3, r3
 8001088:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 800108c:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001090:	fab3 f383 	clz	r3, r3
 8001094:	b2db      	uxtb	r3, r3
 8001096:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800109a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800109e:	009b      	lsls	r3, r3, #2
 80010a0:	461a      	mov	r2, r3
 80010a2:	2300      	movs	r3, #0
 80010a4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010a6:	f7ff fa95 	bl	80005d4 <HAL_GetTick>
 80010aa:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010ae:	e00a      	b.n	80010c6 <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010b0:	f7ff fa90 	bl	80005d4 <HAL_GetTick>
 80010b4:	4602      	mov	r2, r0
 80010b6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80010ba:	1ad3      	subs	r3, r2, r3
 80010bc:	2b02      	cmp	r3, #2
 80010be:	d902      	bls.n	80010c6 <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 80010c0:	2303      	movs	r3, #3
 80010c2:	f000 bd7e 	b.w	8001bc2 <HAL_RCC_OscConfig+0x109a>
 80010c6:	2302      	movs	r3, #2
 80010c8:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010cc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80010d0:	fa93 f3a3 	rbit	r3, r3
 80010d4:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 80010d8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010dc:	fab3 f383 	clz	r3, r3
 80010e0:	b2db      	uxtb	r3, r3
 80010e2:	095b      	lsrs	r3, r3, #5
 80010e4:	b2db      	uxtb	r3, r3
 80010e6:	f043 0301 	orr.w	r3, r3, #1
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	2b01      	cmp	r3, #1
 80010ee:	d105      	bne.n	80010fc <HAL_RCC_OscConfig+0x5d4>
 80010f0:	4b01      	ldr	r3, [pc, #4]	@ (80010f8 <HAL_RCC_OscConfig+0x5d0>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	e016      	b.n	8001124 <HAL_RCC_OscConfig+0x5fc>
 80010f6:	bf00      	nop
 80010f8:	40021000 	.word	0x40021000
 80010fc:	2302      	movs	r3, #2
 80010fe:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001102:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001106:	fa93 f3a3 	rbit	r3, r3
 800110a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 800110e:	2302      	movs	r3, #2
 8001110:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8001114:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001118:	fa93 f3a3 	rbit	r3, r3
 800111c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001120:	4bbf      	ldr	r3, [pc, #764]	@ (8001420 <HAL_RCC_OscConfig+0x8f8>)
 8001122:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001124:	2202      	movs	r2, #2
 8001126:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 800112a:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 800112e:	fa92 f2a2 	rbit	r2, r2
 8001132:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 8001136:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800113a:	fab2 f282 	clz	r2, r2
 800113e:	b2d2      	uxtb	r2, r2
 8001140:	f042 0220 	orr.w	r2, r2, #32
 8001144:	b2d2      	uxtb	r2, r2
 8001146:	f002 021f 	and.w	r2, r2, #31
 800114a:	2101      	movs	r1, #1
 800114c:	fa01 f202 	lsl.w	r2, r1, r2
 8001150:	4013      	ands	r3, r2
 8001152:	2b00      	cmp	r3, #0
 8001154:	d1ac      	bne.n	80010b0 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001156:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800115a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f003 0308 	and.w	r3, r3, #8
 8001166:	2b00      	cmp	r3, #0
 8001168:	f000 8113 	beq.w	8001392 <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800116c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001170:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	695b      	ldr	r3, [r3, #20]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d07c      	beq.n	8001276 <HAL_RCC_OscConfig+0x74e>
 800117c:	2301      	movs	r3, #1
 800117e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001182:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001186:	fa93 f3a3 	rbit	r3, r3
 800118a:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 800118e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001192:	fab3 f383 	clz	r3, r3
 8001196:	b2db      	uxtb	r3, r3
 8001198:	461a      	mov	r2, r3
 800119a:	4ba2      	ldr	r3, [pc, #648]	@ (8001424 <HAL_RCC_OscConfig+0x8fc>)
 800119c:	4413      	add	r3, r2
 800119e:	009b      	lsls	r3, r3, #2
 80011a0:	461a      	mov	r2, r3
 80011a2:	2301      	movs	r3, #1
 80011a4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011a6:	f7ff fa15 	bl	80005d4 <HAL_GetTick>
 80011aa:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011ae:	e00a      	b.n	80011c6 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011b0:	f7ff fa10 	bl	80005d4 <HAL_GetTick>
 80011b4:	4602      	mov	r2, r0
 80011b6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80011ba:	1ad3      	subs	r3, r2, r3
 80011bc:	2b02      	cmp	r3, #2
 80011be:	d902      	bls.n	80011c6 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 80011c0:	2303      	movs	r3, #3
 80011c2:	f000 bcfe 	b.w	8001bc2 <HAL_RCC_OscConfig+0x109a>
 80011c6:	2302      	movs	r3, #2
 80011c8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80011d0:	fa93 f2a3 	rbit	r2, r3
 80011d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80011d8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80011dc:	601a      	str	r2, [r3, #0]
 80011de:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80011e2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80011e6:	2202      	movs	r2, #2
 80011e8:	601a      	str	r2, [r3, #0]
 80011ea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80011ee:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	fa93 f2a3 	rbit	r2, r3
 80011f8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80011fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001200:	601a      	str	r2, [r3, #0]
 8001202:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001206:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800120a:	2202      	movs	r2, #2
 800120c:	601a      	str	r2, [r3, #0]
 800120e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001212:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	fa93 f2a3 	rbit	r2, r3
 800121c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001220:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001224:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001226:	4b7e      	ldr	r3, [pc, #504]	@ (8001420 <HAL_RCC_OscConfig+0x8f8>)
 8001228:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800122a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800122e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001232:	2102      	movs	r1, #2
 8001234:	6019      	str	r1, [r3, #0]
 8001236:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800123a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	fa93 f1a3 	rbit	r1, r3
 8001244:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001248:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800124c:	6019      	str	r1, [r3, #0]
  return result;
 800124e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001252:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	fab3 f383 	clz	r3, r3
 800125c:	b2db      	uxtb	r3, r3
 800125e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001262:	b2db      	uxtb	r3, r3
 8001264:	f003 031f 	and.w	r3, r3, #31
 8001268:	2101      	movs	r1, #1
 800126a:	fa01 f303 	lsl.w	r3, r1, r3
 800126e:	4013      	ands	r3, r2
 8001270:	2b00      	cmp	r3, #0
 8001272:	d09d      	beq.n	80011b0 <HAL_RCC_OscConfig+0x688>
 8001274:	e08d      	b.n	8001392 <HAL_RCC_OscConfig+0x86a>
 8001276:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800127a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800127e:	2201      	movs	r2, #1
 8001280:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001282:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001286:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	fa93 f2a3 	rbit	r2, r3
 8001290:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001294:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001298:	601a      	str	r2, [r3, #0]
  return result;
 800129a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800129e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80012a2:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012a4:	fab3 f383 	clz	r3, r3
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	461a      	mov	r2, r3
 80012ac:	4b5d      	ldr	r3, [pc, #372]	@ (8001424 <HAL_RCC_OscConfig+0x8fc>)
 80012ae:	4413      	add	r3, r2
 80012b0:	009b      	lsls	r3, r3, #2
 80012b2:	461a      	mov	r2, r3
 80012b4:	2300      	movs	r3, #0
 80012b6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012b8:	f7ff f98c 	bl	80005d4 <HAL_GetTick>
 80012bc:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012c0:	e00a      	b.n	80012d8 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012c2:	f7ff f987 	bl	80005d4 <HAL_GetTick>
 80012c6:	4602      	mov	r2, r0
 80012c8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80012cc:	1ad3      	subs	r3, r2, r3
 80012ce:	2b02      	cmp	r3, #2
 80012d0:	d902      	bls.n	80012d8 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 80012d2:	2303      	movs	r3, #3
 80012d4:	f000 bc75 	b.w	8001bc2 <HAL_RCC_OscConfig+0x109a>
 80012d8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80012dc:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80012e0:	2202      	movs	r2, #2
 80012e2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012e4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80012e8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	fa93 f2a3 	rbit	r2, r3
 80012f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80012f6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80012fa:	601a      	str	r2, [r3, #0]
 80012fc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001300:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001304:	2202      	movs	r2, #2
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800130c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	fa93 f2a3 	rbit	r2, r3
 8001316:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800131a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800131e:	601a      	str	r2, [r3, #0]
 8001320:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001324:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001328:	2202      	movs	r2, #2
 800132a:	601a      	str	r2, [r3, #0]
 800132c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001330:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	fa93 f2a3 	rbit	r2, r3
 800133a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800133e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001342:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001344:	4b36      	ldr	r3, [pc, #216]	@ (8001420 <HAL_RCC_OscConfig+0x8f8>)
 8001346:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001348:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800134c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001350:	2102      	movs	r1, #2
 8001352:	6019      	str	r1, [r3, #0]
 8001354:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001358:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	fa93 f1a3 	rbit	r1, r3
 8001362:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001366:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800136a:	6019      	str	r1, [r3, #0]
  return result;
 800136c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001370:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	fab3 f383 	clz	r3, r3
 800137a:	b2db      	uxtb	r3, r3
 800137c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001380:	b2db      	uxtb	r3, r3
 8001382:	f003 031f 	and.w	r3, r3, #31
 8001386:	2101      	movs	r1, #1
 8001388:	fa01 f303 	lsl.w	r3, r1, r3
 800138c:	4013      	ands	r3, r2
 800138e:	2b00      	cmp	r3, #0
 8001390:	d197      	bne.n	80012c2 <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001392:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001396:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f003 0304 	and.w	r3, r3, #4
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	f000 81a5 	beq.w	80016f2 <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013a8:	2300      	movs	r3, #0
 80013aa:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013ae:	4b1c      	ldr	r3, [pc, #112]	@ (8001420 <HAL_RCC_OscConfig+0x8f8>)
 80013b0:	69db      	ldr	r3, [r3, #28]
 80013b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d116      	bne.n	80013e8 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013ba:	4b19      	ldr	r3, [pc, #100]	@ (8001420 <HAL_RCC_OscConfig+0x8f8>)
 80013bc:	69db      	ldr	r3, [r3, #28]
 80013be:	4a18      	ldr	r2, [pc, #96]	@ (8001420 <HAL_RCC_OscConfig+0x8f8>)
 80013c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013c4:	61d3      	str	r3, [r2, #28]
 80013c6:	4b16      	ldr	r3, [pc, #88]	@ (8001420 <HAL_RCC_OscConfig+0x8f8>)
 80013c8:	69db      	ldr	r3, [r3, #28]
 80013ca:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80013ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80013d2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80013d6:	601a      	str	r2, [r3, #0]
 80013d8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80013dc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80013e0:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80013e2:	2301      	movs	r3, #1
 80013e4:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001428 <HAL_RCC_OscConfig+0x900>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d121      	bne.n	8001438 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001428 <HAL_RCC_OscConfig+0x900>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4a0b      	ldr	r2, [pc, #44]	@ (8001428 <HAL_RCC_OscConfig+0x900>)
 80013fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013fe:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001400:	f7ff f8e8 	bl	80005d4 <HAL_GetTick>
 8001404:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001408:	e010      	b.n	800142c <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800140a:	f7ff f8e3 	bl	80005d4 <HAL_GetTick>
 800140e:	4602      	mov	r2, r0
 8001410:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001414:	1ad3      	subs	r3, r2, r3
 8001416:	2b64      	cmp	r3, #100	@ 0x64
 8001418:	d908      	bls.n	800142c <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 800141a:	2303      	movs	r3, #3
 800141c:	e3d1      	b.n	8001bc2 <HAL_RCC_OscConfig+0x109a>
 800141e:	bf00      	nop
 8001420:	40021000 	.word	0x40021000
 8001424:	10908120 	.word	0x10908120
 8001428:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800142c:	4b8d      	ldr	r3, [pc, #564]	@ (8001664 <HAL_RCC_OscConfig+0xb3c>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001434:	2b00      	cmp	r3, #0
 8001436:	d0e8      	beq.n	800140a <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001438:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800143c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	689b      	ldr	r3, [r3, #8]
 8001444:	2b01      	cmp	r3, #1
 8001446:	d106      	bne.n	8001456 <HAL_RCC_OscConfig+0x92e>
 8001448:	4b87      	ldr	r3, [pc, #540]	@ (8001668 <HAL_RCC_OscConfig+0xb40>)
 800144a:	6a1b      	ldr	r3, [r3, #32]
 800144c:	4a86      	ldr	r2, [pc, #536]	@ (8001668 <HAL_RCC_OscConfig+0xb40>)
 800144e:	f043 0301 	orr.w	r3, r3, #1
 8001452:	6213      	str	r3, [r2, #32]
 8001454:	e035      	b.n	80014c2 <HAL_RCC_OscConfig+0x99a>
 8001456:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800145a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	689b      	ldr	r3, [r3, #8]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d10c      	bne.n	8001480 <HAL_RCC_OscConfig+0x958>
 8001466:	4b80      	ldr	r3, [pc, #512]	@ (8001668 <HAL_RCC_OscConfig+0xb40>)
 8001468:	6a1b      	ldr	r3, [r3, #32]
 800146a:	4a7f      	ldr	r2, [pc, #508]	@ (8001668 <HAL_RCC_OscConfig+0xb40>)
 800146c:	f023 0301 	bic.w	r3, r3, #1
 8001470:	6213      	str	r3, [r2, #32]
 8001472:	4b7d      	ldr	r3, [pc, #500]	@ (8001668 <HAL_RCC_OscConfig+0xb40>)
 8001474:	6a1b      	ldr	r3, [r3, #32]
 8001476:	4a7c      	ldr	r2, [pc, #496]	@ (8001668 <HAL_RCC_OscConfig+0xb40>)
 8001478:	f023 0304 	bic.w	r3, r3, #4
 800147c:	6213      	str	r3, [r2, #32]
 800147e:	e020      	b.n	80014c2 <HAL_RCC_OscConfig+0x99a>
 8001480:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001484:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	689b      	ldr	r3, [r3, #8]
 800148c:	2b05      	cmp	r3, #5
 800148e:	d10c      	bne.n	80014aa <HAL_RCC_OscConfig+0x982>
 8001490:	4b75      	ldr	r3, [pc, #468]	@ (8001668 <HAL_RCC_OscConfig+0xb40>)
 8001492:	6a1b      	ldr	r3, [r3, #32]
 8001494:	4a74      	ldr	r2, [pc, #464]	@ (8001668 <HAL_RCC_OscConfig+0xb40>)
 8001496:	f043 0304 	orr.w	r3, r3, #4
 800149a:	6213      	str	r3, [r2, #32]
 800149c:	4b72      	ldr	r3, [pc, #456]	@ (8001668 <HAL_RCC_OscConfig+0xb40>)
 800149e:	6a1b      	ldr	r3, [r3, #32]
 80014a0:	4a71      	ldr	r2, [pc, #452]	@ (8001668 <HAL_RCC_OscConfig+0xb40>)
 80014a2:	f043 0301 	orr.w	r3, r3, #1
 80014a6:	6213      	str	r3, [r2, #32]
 80014a8:	e00b      	b.n	80014c2 <HAL_RCC_OscConfig+0x99a>
 80014aa:	4b6f      	ldr	r3, [pc, #444]	@ (8001668 <HAL_RCC_OscConfig+0xb40>)
 80014ac:	6a1b      	ldr	r3, [r3, #32]
 80014ae:	4a6e      	ldr	r2, [pc, #440]	@ (8001668 <HAL_RCC_OscConfig+0xb40>)
 80014b0:	f023 0301 	bic.w	r3, r3, #1
 80014b4:	6213      	str	r3, [r2, #32]
 80014b6:	4b6c      	ldr	r3, [pc, #432]	@ (8001668 <HAL_RCC_OscConfig+0xb40>)
 80014b8:	6a1b      	ldr	r3, [r3, #32]
 80014ba:	4a6b      	ldr	r2, [pc, #428]	@ (8001668 <HAL_RCC_OscConfig+0xb40>)
 80014bc:	f023 0304 	bic.w	r3, r3, #4
 80014c0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014c6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	689b      	ldr	r3, [r3, #8]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	f000 8081 	beq.w	80015d6 <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014d4:	f7ff f87e 	bl	80005d4 <HAL_GetTick>
 80014d8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014dc:	e00b      	b.n	80014f6 <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014de:	f7ff f879 	bl	80005d4 <HAL_GetTick>
 80014e2:	4602      	mov	r2, r0
 80014e4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80014e8:	1ad3      	subs	r3, r2, r3
 80014ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d901      	bls.n	80014f6 <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 80014f2:	2303      	movs	r3, #3
 80014f4:	e365      	b.n	8001bc2 <HAL_RCC_OscConfig+0x109a>
 80014f6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014fa:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80014fe:	2202      	movs	r2, #2
 8001500:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001502:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001506:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	fa93 f2a3 	rbit	r2, r3
 8001510:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001514:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001518:	601a      	str	r2, [r3, #0]
 800151a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800151e:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001522:	2202      	movs	r2, #2
 8001524:	601a      	str	r2, [r3, #0]
 8001526:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800152a:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	fa93 f2a3 	rbit	r2, r3
 8001534:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001538:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800153c:	601a      	str	r2, [r3, #0]
  return result;
 800153e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001542:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001546:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001548:	fab3 f383 	clz	r3, r3
 800154c:	b2db      	uxtb	r3, r3
 800154e:	095b      	lsrs	r3, r3, #5
 8001550:	b2db      	uxtb	r3, r3
 8001552:	f043 0302 	orr.w	r3, r3, #2
 8001556:	b2db      	uxtb	r3, r3
 8001558:	2b02      	cmp	r3, #2
 800155a:	d102      	bne.n	8001562 <HAL_RCC_OscConfig+0xa3a>
 800155c:	4b42      	ldr	r3, [pc, #264]	@ (8001668 <HAL_RCC_OscConfig+0xb40>)
 800155e:	6a1b      	ldr	r3, [r3, #32]
 8001560:	e013      	b.n	800158a <HAL_RCC_OscConfig+0xa62>
 8001562:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001566:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800156a:	2202      	movs	r2, #2
 800156c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800156e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001572:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	fa93 f2a3 	rbit	r2, r3
 800157c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001580:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8001584:	601a      	str	r2, [r3, #0]
 8001586:	4b38      	ldr	r3, [pc, #224]	@ (8001668 <HAL_RCC_OscConfig+0xb40>)
 8001588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800158a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800158e:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001592:	2102      	movs	r1, #2
 8001594:	6011      	str	r1, [r2, #0]
 8001596:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800159a:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800159e:	6812      	ldr	r2, [r2, #0]
 80015a0:	fa92 f1a2 	rbit	r1, r2
 80015a4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80015a8:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 80015ac:	6011      	str	r1, [r2, #0]
  return result;
 80015ae:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80015b2:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 80015b6:	6812      	ldr	r2, [r2, #0]
 80015b8:	fab2 f282 	clz	r2, r2
 80015bc:	b2d2      	uxtb	r2, r2
 80015be:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80015c2:	b2d2      	uxtb	r2, r2
 80015c4:	f002 021f 	and.w	r2, r2, #31
 80015c8:	2101      	movs	r1, #1
 80015ca:	fa01 f202 	lsl.w	r2, r1, r2
 80015ce:	4013      	ands	r3, r2
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d084      	beq.n	80014de <HAL_RCC_OscConfig+0x9b6>
 80015d4:	e083      	b.n	80016de <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015d6:	f7fe fffd 	bl	80005d4 <HAL_GetTick>
 80015da:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015de:	e00b      	b.n	80015f8 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015e0:	f7fe fff8 	bl	80005d4 <HAL_GetTick>
 80015e4:	4602      	mov	r2, r0
 80015e6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80015ea:	1ad3      	subs	r3, r2, r3
 80015ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d901      	bls.n	80015f8 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 80015f4:	2303      	movs	r3, #3
 80015f6:	e2e4      	b.n	8001bc2 <HAL_RCC_OscConfig+0x109a>
 80015f8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015fc:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001600:	2202      	movs	r2, #2
 8001602:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001604:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001608:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	fa93 f2a3 	rbit	r2, r3
 8001612:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001616:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800161a:	601a      	str	r2, [r3, #0]
 800161c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001620:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001624:	2202      	movs	r2, #2
 8001626:	601a      	str	r2, [r3, #0]
 8001628:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800162c:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	fa93 f2a3 	rbit	r2, r3
 8001636:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800163a:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800163e:	601a      	str	r2, [r3, #0]
  return result;
 8001640:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001644:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001648:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800164a:	fab3 f383 	clz	r3, r3
 800164e:	b2db      	uxtb	r3, r3
 8001650:	095b      	lsrs	r3, r3, #5
 8001652:	b2db      	uxtb	r3, r3
 8001654:	f043 0302 	orr.w	r3, r3, #2
 8001658:	b2db      	uxtb	r3, r3
 800165a:	2b02      	cmp	r3, #2
 800165c:	d106      	bne.n	800166c <HAL_RCC_OscConfig+0xb44>
 800165e:	4b02      	ldr	r3, [pc, #8]	@ (8001668 <HAL_RCC_OscConfig+0xb40>)
 8001660:	6a1b      	ldr	r3, [r3, #32]
 8001662:	e017      	b.n	8001694 <HAL_RCC_OscConfig+0xb6c>
 8001664:	40007000 	.word	0x40007000
 8001668:	40021000 	.word	0x40021000
 800166c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001670:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001674:	2202      	movs	r2, #2
 8001676:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001678:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800167c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	fa93 f2a3 	rbit	r2, r3
 8001686:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800168a:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 800168e:	601a      	str	r2, [r3, #0]
 8001690:	4bb3      	ldr	r3, [pc, #716]	@ (8001960 <HAL_RCC_OscConfig+0xe38>)
 8001692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001694:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001698:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800169c:	2102      	movs	r1, #2
 800169e:	6011      	str	r1, [r2, #0]
 80016a0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80016a4:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80016a8:	6812      	ldr	r2, [r2, #0]
 80016aa:	fa92 f1a2 	rbit	r1, r2
 80016ae:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80016b2:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 80016b6:	6011      	str	r1, [r2, #0]
  return result;
 80016b8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80016bc:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 80016c0:	6812      	ldr	r2, [r2, #0]
 80016c2:	fab2 f282 	clz	r2, r2
 80016c6:	b2d2      	uxtb	r2, r2
 80016c8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80016cc:	b2d2      	uxtb	r2, r2
 80016ce:	f002 021f 	and.w	r2, r2, #31
 80016d2:	2101      	movs	r1, #1
 80016d4:	fa01 f202 	lsl.w	r2, r1, r2
 80016d8:	4013      	ands	r3, r2
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d180      	bne.n	80015e0 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80016de:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 80016e2:	2b01      	cmp	r3, #1
 80016e4:	d105      	bne.n	80016f2 <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016e6:	4b9e      	ldr	r3, [pc, #632]	@ (8001960 <HAL_RCC_OscConfig+0xe38>)
 80016e8:	69db      	ldr	r3, [r3, #28]
 80016ea:	4a9d      	ldr	r2, [pc, #628]	@ (8001960 <HAL_RCC_OscConfig+0xe38>)
 80016ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80016f0:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016f6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	699b      	ldr	r3, [r3, #24]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	f000 825e 	beq.w	8001bc0 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001704:	4b96      	ldr	r3, [pc, #600]	@ (8001960 <HAL_RCC_OscConfig+0xe38>)
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	f003 030c 	and.w	r3, r3, #12
 800170c:	2b08      	cmp	r3, #8
 800170e:	f000 821f 	beq.w	8001b50 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001712:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001716:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	699b      	ldr	r3, [r3, #24]
 800171e:	2b02      	cmp	r3, #2
 8001720:	f040 8170 	bne.w	8001a04 <HAL_RCC_OscConfig+0xedc>
 8001724:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001728:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800172c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001730:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001732:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001736:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	fa93 f2a3 	rbit	r2, r3
 8001740:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001744:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001748:	601a      	str	r2, [r3, #0]
  return result;
 800174a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800174e:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001752:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001754:	fab3 f383 	clz	r3, r3
 8001758:	b2db      	uxtb	r3, r3
 800175a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800175e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001762:	009b      	lsls	r3, r3, #2
 8001764:	461a      	mov	r2, r3
 8001766:	2300      	movs	r3, #0
 8001768:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800176a:	f7fe ff33 	bl	80005d4 <HAL_GetTick>
 800176e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001772:	e009      	b.n	8001788 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001774:	f7fe ff2e 	bl	80005d4 <HAL_GetTick>
 8001778:	4602      	mov	r2, r0
 800177a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800177e:	1ad3      	subs	r3, r2, r3
 8001780:	2b02      	cmp	r3, #2
 8001782:	d901      	bls.n	8001788 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8001784:	2303      	movs	r3, #3
 8001786:	e21c      	b.n	8001bc2 <HAL_RCC_OscConfig+0x109a>
 8001788:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800178c:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001790:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001794:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001796:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800179a:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	fa93 f2a3 	rbit	r2, r3
 80017a4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017a8:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80017ac:	601a      	str	r2, [r3, #0]
  return result;
 80017ae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017b2:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80017b6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017b8:	fab3 f383 	clz	r3, r3
 80017bc:	b2db      	uxtb	r3, r3
 80017be:	095b      	lsrs	r3, r3, #5
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	f043 0301 	orr.w	r3, r3, #1
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	2b01      	cmp	r3, #1
 80017ca:	d102      	bne.n	80017d2 <HAL_RCC_OscConfig+0xcaa>
 80017cc:	4b64      	ldr	r3, [pc, #400]	@ (8001960 <HAL_RCC_OscConfig+0xe38>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	e027      	b.n	8001822 <HAL_RCC_OscConfig+0xcfa>
 80017d2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017d6:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80017da:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80017de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017e4:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	fa93 f2a3 	rbit	r2, r3
 80017ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017f2:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80017f6:	601a      	str	r2, [r3, #0]
 80017f8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017fc:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001800:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001804:	601a      	str	r2, [r3, #0]
 8001806:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800180a:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	fa93 f2a3 	rbit	r2, r3
 8001814:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001818:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800181c:	601a      	str	r2, [r3, #0]
 800181e:	4b50      	ldr	r3, [pc, #320]	@ (8001960 <HAL_RCC_OscConfig+0xe38>)
 8001820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001822:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001826:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800182a:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800182e:	6011      	str	r1, [r2, #0]
 8001830:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001834:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001838:	6812      	ldr	r2, [r2, #0]
 800183a:	fa92 f1a2 	rbit	r1, r2
 800183e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001842:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8001846:	6011      	str	r1, [r2, #0]
  return result;
 8001848:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800184c:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8001850:	6812      	ldr	r2, [r2, #0]
 8001852:	fab2 f282 	clz	r2, r2
 8001856:	b2d2      	uxtb	r2, r2
 8001858:	f042 0220 	orr.w	r2, r2, #32
 800185c:	b2d2      	uxtb	r2, r2
 800185e:	f002 021f 	and.w	r2, r2, #31
 8001862:	2101      	movs	r1, #1
 8001864:	fa01 f202 	lsl.w	r2, r1, r2
 8001868:	4013      	ands	r3, r2
 800186a:	2b00      	cmp	r3, #0
 800186c:	d182      	bne.n	8001774 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800186e:	4b3c      	ldr	r3, [pc, #240]	@ (8001960 <HAL_RCC_OscConfig+0xe38>)
 8001870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001872:	f023 020f 	bic.w	r2, r3, #15
 8001876:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800187a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001882:	4937      	ldr	r1, [pc, #220]	@ (8001960 <HAL_RCC_OscConfig+0xe38>)
 8001884:	4313      	orrs	r3, r2
 8001886:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8001888:	4b35      	ldr	r3, [pc, #212]	@ (8001960 <HAL_RCC_OscConfig+0xe38>)
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8001890:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001894:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	6a19      	ldr	r1, [r3, #32]
 800189c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018a0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	69db      	ldr	r3, [r3, #28]
 80018a8:	430b      	orrs	r3, r1
 80018aa:	492d      	ldr	r1, [pc, #180]	@ (8001960 <HAL_RCC_OscConfig+0xe38>)
 80018ac:	4313      	orrs	r3, r2
 80018ae:	604b      	str	r3, [r1, #4]
 80018b0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018b4:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80018b8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80018bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018c2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	fa93 f2a3 	rbit	r2, r3
 80018cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018d0:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80018d4:	601a      	str	r2, [r3, #0]
  return result;
 80018d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018da:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80018de:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018e0:	fab3 f383 	clz	r3, r3
 80018e4:	b2db      	uxtb	r3, r3
 80018e6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80018ea:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80018ee:	009b      	lsls	r3, r3, #2
 80018f0:	461a      	mov	r2, r3
 80018f2:	2301      	movs	r3, #1
 80018f4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018f6:	f7fe fe6d 	bl	80005d4 <HAL_GetTick>
 80018fa:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018fe:	e009      	b.n	8001914 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001900:	f7fe fe68 	bl	80005d4 <HAL_GetTick>
 8001904:	4602      	mov	r2, r0
 8001906:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800190a:	1ad3      	subs	r3, r2, r3
 800190c:	2b02      	cmp	r3, #2
 800190e:	d901      	bls.n	8001914 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8001910:	2303      	movs	r3, #3
 8001912:	e156      	b.n	8001bc2 <HAL_RCC_OscConfig+0x109a>
 8001914:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001918:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800191c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001920:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001922:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001926:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	fa93 f2a3 	rbit	r2, r3
 8001930:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001934:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001938:	601a      	str	r2, [r3, #0]
  return result;
 800193a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800193e:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001942:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001944:	fab3 f383 	clz	r3, r3
 8001948:	b2db      	uxtb	r3, r3
 800194a:	095b      	lsrs	r3, r3, #5
 800194c:	b2db      	uxtb	r3, r3
 800194e:	f043 0301 	orr.w	r3, r3, #1
 8001952:	b2db      	uxtb	r3, r3
 8001954:	2b01      	cmp	r3, #1
 8001956:	d105      	bne.n	8001964 <HAL_RCC_OscConfig+0xe3c>
 8001958:	4b01      	ldr	r3, [pc, #4]	@ (8001960 <HAL_RCC_OscConfig+0xe38>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	e02a      	b.n	80019b4 <HAL_RCC_OscConfig+0xe8c>
 800195e:	bf00      	nop
 8001960:	40021000 	.word	0x40021000
 8001964:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001968:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800196c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001970:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001972:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001976:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	fa93 f2a3 	rbit	r2, r3
 8001980:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001984:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001988:	601a      	str	r2, [r3, #0]
 800198a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800198e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001992:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001996:	601a      	str	r2, [r3, #0]
 8001998:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800199c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	fa93 f2a3 	rbit	r2, r3
 80019a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019aa:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 80019ae:	601a      	str	r2, [r3, #0]
 80019b0:	4b86      	ldr	r3, [pc, #536]	@ (8001bcc <HAL_RCC_OscConfig+0x10a4>)
 80019b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019b4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80019b8:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80019bc:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80019c0:	6011      	str	r1, [r2, #0]
 80019c2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80019c6:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80019ca:	6812      	ldr	r2, [r2, #0]
 80019cc:	fa92 f1a2 	rbit	r1, r2
 80019d0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80019d4:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 80019d8:	6011      	str	r1, [r2, #0]
  return result;
 80019da:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80019de:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 80019e2:	6812      	ldr	r2, [r2, #0]
 80019e4:	fab2 f282 	clz	r2, r2
 80019e8:	b2d2      	uxtb	r2, r2
 80019ea:	f042 0220 	orr.w	r2, r2, #32
 80019ee:	b2d2      	uxtb	r2, r2
 80019f0:	f002 021f 	and.w	r2, r2, #31
 80019f4:	2101      	movs	r1, #1
 80019f6:	fa01 f202 	lsl.w	r2, r1, r2
 80019fa:	4013      	ands	r3, r2
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	f43f af7f 	beq.w	8001900 <HAL_RCC_OscConfig+0xdd8>
 8001a02:	e0dd      	b.n	8001bc0 <HAL_RCC_OscConfig+0x1098>
 8001a04:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a08:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001a0c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001a10:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a12:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a16:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	fa93 f2a3 	rbit	r2, r3
 8001a20:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a24:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001a28:	601a      	str	r2, [r3, #0]
  return result;
 8001a2a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a2e:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001a32:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a34:	fab3 f383 	clz	r3, r3
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001a3e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001a42:	009b      	lsls	r3, r3, #2
 8001a44:	461a      	mov	r2, r3
 8001a46:	2300      	movs	r3, #0
 8001a48:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a4a:	f7fe fdc3 	bl	80005d4 <HAL_GetTick>
 8001a4e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a52:	e009      	b.n	8001a68 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a54:	f7fe fdbe 	bl	80005d4 <HAL_GetTick>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001a5e:	1ad3      	subs	r3, r2, r3
 8001a60:	2b02      	cmp	r3, #2
 8001a62:	d901      	bls.n	8001a68 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8001a64:	2303      	movs	r3, #3
 8001a66:	e0ac      	b.n	8001bc2 <HAL_RCC_OscConfig+0x109a>
 8001a68:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a6c:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001a70:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001a74:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a76:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a7a:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	fa93 f2a3 	rbit	r2, r3
 8001a84:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a88:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001a8c:	601a      	str	r2, [r3, #0]
  return result;
 8001a8e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a92:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001a96:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a98:	fab3 f383 	clz	r3, r3
 8001a9c:	b2db      	uxtb	r3, r3
 8001a9e:	095b      	lsrs	r3, r3, #5
 8001aa0:	b2db      	uxtb	r3, r3
 8001aa2:	f043 0301 	orr.w	r3, r3, #1
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	2b01      	cmp	r3, #1
 8001aaa:	d102      	bne.n	8001ab2 <HAL_RCC_OscConfig+0xf8a>
 8001aac:	4b47      	ldr	r3, [pc, #284]	@ (8001bcc <HAL_RCC_OscConfig+0x10a4>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	e027      	b.n	8001b02 <HAL_RCC_OscConfig+0xfda>
 8001ab2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ab6:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001aba:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001abe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ac0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ac4:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	fa93 f2a3 	rbit	r2, r3
 8001ace:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ad2:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001ad6:	601a      	str	r2, [r3, #0]
 8001ad8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001adc:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8001ae0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ae4:	601a      	str	r2, [r3, #0]
 8001ae6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001aea:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	fa93 f2a3 	rbit	r2, r3
 8001af4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001af8:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8001afc:	601a      	str	r2, [r3, #0]
 8001afe:	4b33      	ldr	r3, [pc, #204]	@ (8001bcc <HAL_RCC_OscConfig+0x10a4>)
 8001b00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b02:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001b06:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001b0a:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001b0e:	6011      	str	r1, [r2, #0]
 8001b10:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001b14:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001b18:	6812      	ldr	r2, [r2, #0]
 8001b1a:	fa92 f1a2 	rbit	r1, r2
 8001b1e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001b22:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8001b26:	6011      	str	r1, [r2, #0]
  return result;
 8001b28:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001b2c:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8001b30:	6812      	ldr	r2, [r2, #0]
 8001b32:	fab2 f282 	clz	r2, r2
 8001b36:	b2d2      	uxtb	r2, r2
 8001b38:	f042 0220 	orr.w	r2, r2, #32
 8001b3c:	b2d2      	uxtb	r2, r2
 8001b3e:	f002 021f 	and.w	r2, r2, #31
 8001b42:	2101      	movs	r1, #1
 8001b44:	fa01 f202 	lsl.w	r2, r1, r2
 8001b48:	4013      	ands	r3, r2
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d182      	bne.n	8001a54 <HAL_RCC_OscConfig+0xf2c>
 8001b4e:	e037      	b.n	8001bc0 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b50:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b54:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	699b      	ldr	r3, [r3, #24]
 8001b5c:	2b01      	cmp	r3, #1
 8001b5e:	d101      	bne.n	8001b64 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8001b60:	2301      	movs	r3, #1
 8001b62:	e02e      	b.n	8001bc2 <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b64:	4b19      	ldr	r3, [pc, #100]	@ (8001bcc <HAL_RCC_OscConfig+0x10a4>)
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8001b6c:	4b17      	ldr	r3, [pc, #92]	@ (8001bcc <HAL_RCC_OscConfig+0x10a4>)
 8001b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b70:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001b74:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001b78:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8001b7c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b80:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	69db      	ldr	r3, [r3, #28]
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	d117      	bne.n	8001bbc <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001b8c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001b90:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001b94:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b98:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001ba0:	429a      	cmp	r2, r3
 8001ba2:	d10b      	bne.n	8001bbc <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8001ba4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001ba8:	f003 020f 	and.w	r2, r3, #15
 8001bac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bb0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d001      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	e000      	b.n	8001bc2 <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 8001bc0:	2300      	movs	r3, #0
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	40021000 	.word	0x40021000

08001bd0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b09e      	sub	sp, #120	@ 0x78
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
 8001bd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d101      	bne.n	8001be8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001be4:	2301      	movs	r3, #1
 8001be6:	e162      	b.n	8001eae <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001be8:	4b90      	ldr	r3, [pc, #576]	@ (8001e2c <HAL_RCC_ClockConfig+0x25c>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f003 0307 	and.w	r3, r3, #7
 8001bf0:	683a      	ldr	r2, [r7, #0]
 8001bf2:	429a      	cmp	r2, r3
 8001bf4:	d910      	bls.n	8001c18 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bf6:	4b8d      	ldr	r3, [pc, #564]	@ (8001e2c <HAL_RCC_ClockConfig+0x25c>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f023 0207 	bic.w	r2, r3, #7
 8001bfe:	498b      	ldr	r1, [pc, #556]	@ (8001e2c <HAL_RCC_ClockConfig+0x25c>)
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	4313      	orrs	r3, r2
 8001c04:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c06:	4b89      	ldr	r3, [pc, #548]	@ (8001e2c <HAL_RCC_ClockConfig+0x25c>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f003 0307 	and.w	r3, r3, #7
 8001c0e:	683a      	ldr	r2, [r7, #0]
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d001      	beq.n	8001c18 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001c14:	2301      	movs	r3, #1
 8001c16:	e14a      	b.n	8001eae <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f003 0302 	and.w	r3, r3, #2
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d008      	beq.n	8001c36 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c24:	4b82      	ldr	r3, [pc, #520]	@ (8001e30 <HAL_RCC_ClockConfig+0x260>)
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	497f      	ldr	r1, [pc, #508]	@ (8001e30 <HAL_RCC_ClockConfig+0x260>)
 8001c32:	4313      	orrs	r3, r2
 8001c34:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 0301 	and.w	r3, r3, #1
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	f000 80dc 	beq.w	8001dfc <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	2b01      	cmp	r3, #1
 8001c4a:	d13c      	bne.n	8001cc6 <HAL_RCC_ClockConfig+0xf6>
 8001c4c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001c50:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c52:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001c54:	fa93 f3a3 	rbit	r3, r3
 8001c58:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8001c5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c5c:	fab3 f383 	clz	r3, r3
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	095b      	lsrs	r3, r3, #5
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	f043 0301 	orr.w	r3, r3, #1
 8001c6a:	b2db      	uxtb	r3, r3
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d102      	bne.n	8001c76 <HAL_RCC_ClockConfig+0xa6>
 8001c70:	4b6f      	ldr	r3, [pc, #444]	@ (8001e30 <HAL_RCC_ClockConfig+0x260>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	e00f      	b.n	8001c96 <HAL_RCC_ClockConfig+0xc6>
 8001c76:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001c7a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c7c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001c7e:	fa93 f3a3 	rbit	r3, r3
 8001c82:	667b      	str	r3, [r7, #100]	@ 0x64
 8001c84:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001c88:	663b      	str	r3, [r7, #96]	@ 0x60
 8001c8a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001c8c:	fa93 f3a3 	rbit	r3, r3
 8001c90:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001c92:	4b67      	ldr	r3, [pc, #412]	@ (8001e30 <HAL_RCC_ClockConfig+0x260>)
 8001c94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c96:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001c9a:	65ba      	str	r2, [r7, #88]	@ 0x58
 8001c9c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001c9e:	fa92 f2a2 	rbit	r2, r2
 8001ca2:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8001ca4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001ca6:	fab2 f282 	clz	r2, r2
 8001caa:	b2d2      	uxtb	r2, r2
 8001cac:	f042 0220 	orr.w	r2, r2, #32
 8001cb0:	b2d2      	uxtb	r2, r2
 8001cb2:	f002 021f 	and.w	r2, r2, #31
 8001cb6:	2101      	movs	r1, #1
 8001cb8:	fa01 f202 	lsl.w	r2, r1, r2
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d17b      	bne.n	8001dba <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	e0f3      	b.n	8001eae <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	d13c      	bne.n	8001d48 <HAL_RCC_ClockConfig+0x178>
 8001cce:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001cd2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cd4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001cd6:	fa93 f3a3 	rbit	r3, r3
 8001cda:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001cdc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cde:	fab3 f383 	clz	r3, r3
 8001ce2:	b2db      	uxtb	r3, r3
 8001ce4:	095b      	lsrs	r3, r3, #5
 8001ce6:	b2db      	uxtb	r3, r3
 8001ce8:	f043 0301 	orr.w	r3, r3, #1
 8001cec:	b2db      	uxtb	r3, r3
 8001cee:	2b01      	cmp	r3, #1
 8001cf0:	d102      	bne.n	8001cf8 <HAL_RCC_ClockConfig+0x128>
 8001cf2:	4b4f      	ldr	r3, [pc, #316]	@ (8001e30 <HAL_RCC_ClockConfig+0x260>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	e00f      	b.n	8001d18 <HAL_RCC_ClockConfig+0x148>
 8001cf8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001cfc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cfe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001d00:	fa93 f3a3 	rbit	r3, r3
 8001d04:	647b      	str	r3, [r7, #68]	@ 0x44
 8001d06:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d0a:	643b      	str	r3, [r7, #64]	@ 0x40
 8001d0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d0e:	fa93 f3a3 	rbit	r3, r3
 8001d12:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001d14:	4b46      	ldr	r3, [pc, #280]	@ (8001e30 <HAL_RCC_ClockConfig+0x260>)
 8001d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d18:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001d1c:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001d1e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001d20:	fa92 f2a2 	rbit	r2, r2
 8001d24:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8001d26:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001d28:	fab2 f282 	clz	r2, r2
 8001d2c:	b2d2      	uxtb	r2, r2
 8001d2e:	f042 0220 	orr.w	r2, r2, #32
 8001d32:	b2d2      	uxtb	r2, r2
 8001d34:	f002 021f 	and.w	r2, r2, #31
 8001d38:	2101      	movs	r1, #1
 8001d3a:	fa01 f202 	lsl.w	r2, r1, r2
 8001d3e:	4013      	ands	r3, r2
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d13a      	bne.n	8001dba <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	e0b2      	b.n	8001eae <HAL_RCC_ClockConfig+0x2de>
 8001d48:	2302      	movs	r3, #2
 8001d4a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d4e:	fa93 f3a3 	rbit	r3, r3
 8001d52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8001d54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d56:	fab3 f383 	clz	r3, r3
 8001d5a:	b2db      	uxtb	r3, r3
 8001d5c:	095b      	lsrs	r3, r3, #5
 8001d5e:	b2db      	uxtb	r3, r3
 8001d60:	f043 0301 	orr.w	r3, r3, #1
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	2b01      	cmp	r3, #1
 8001d68:	d102      	bne.n	8001d70 <HAL_RCC_ClockConfig+0x1a0>
 8001d6a:	4b31      	ldr	r3, [pc, #196]	@ (8001e30 <HAL_RCC_ClockConfig+0x260>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	e00d      	b.n	8001d8c <HAL_RCC_ClockConfig+0x1bc>
 8001d70:	2302      	movs	r3, #2
 8001d72:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d76:	fa93 f3a3 	rbit	r3, r3
 8001d7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d7c:	2302      	movs	r3, #2
 8001d7e:	623b      	str	r3, [r7, #32]
 8001d80:	6a3b      	ldr	r3, [r7, #32]
 8001d82:	fa93 f3a3 	rbit	r3, r3
 8001d86:	61fb      	str	r3, [r7, #28]
 8001d88:	4b29      	ldr	r3, [pc, #164]	@ (8001e30 <HAL_RCC_ClockConfig+0x260>)
 8001d8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d8c:	2202      	movs	r2, #2
 8001d8e:	61ba      	str	r2, [r7, #24]
 8001d90:	69ba      	ldr	r2, [r7, #24]
 8001d92:	fa92 f2a2 	rbit	r2, r2
 8001d96:	617a      	str	r2, [r7, #20]
  return result;
 8001d98:	697a      	ldr	r2, [r7, #20]
 8001d9a:	fab2 f282 	clz	r2, r2
 8001d9e:	b2d2      	uxtb	r2, r2
 8001da0:	f042 0220 	orr.w	r2, r2, #32
 8001da4:	b2d2      	uxtb	r2, r2
 8001da6:	f002 021f 	and.w	r2, r2, #31
 8001daa:	2101      	movs	r1, #1
 8001dac:	fa01 f202 	lsl.w	r2, r1, r2
 8001db0:	4013      	ands	r3, r2
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d101      	bne.n	8001dba <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	e079      	b.n	8001eae <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001dba:	4b1d      	ldr	r3, [pc, #116]	@ (8001e30 <HAL_RCC_ClockConfig+0x260>)
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	f023 0203 	bic.w	r2, r3, #3
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	491a      	ldr	r1, [pc, #104]	@ (8001e30 <HAL_RCC_ClockConfig+0x260>)
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001dcc:	f7fe fc02 	bl	80005d4 <HAL_GetTick>
 8001dd0:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dd2:	e00a      	b.n	8001dea <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dd4:	f7fe fbfe 	bl	80005d4 <HAL_GetTick>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001ddc:	1ad3      	subs	r3, r2, r3
 8001dde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d901      	bls.n	8001dea <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001de6:	2303      	movs	r3, #3
 8001de8:	e061      	b.n	8001eae <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dea:	4b11      	ldr	r3, [pc, #68]	@ (8001e30 <HAL_RCC_ClockConfig+0x260>)
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	f003 020c 	and.w	r2, r3, #12
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	009b      	lsls	r3, r3, #2
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d1eb      	bne.n	8001dd4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001dfc:	4b0b      	ldr	r3, [pc, #44]	@ (8001e2c <HAL_RCC_ClockConfig+0x25c>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f003 0307 	and.w	r3, r3, #7
 8001e04:	683a      	ldr	r2, [r7, #0]
 8001e06:	429a      	cmp	r2, r3
 8001e08:	d214      	bcs.n	8001e34 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e0a:	4b08      	ldr	r3, [pc, #32]	@ (8001e2c <HAL_RCC_ClockConfig+0x25c>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f023 0207 	bic.w	r2, r3, #7
 8001e12:	4906      	ldr	r1, [pc, #24]	@ (8001e2c <HAL_RCC_ClockConfig+0x25c>)
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	4313      	orrs	r3, r2
 8001e18:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e1a:	4b04      	ldr	r3, [pc, #16]	@ (8001e2c <HAL_RCC_ClockConfig+0x25c>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f003 0307 	and.w	r3, r3, #7
 8001e22:	683a      	ldr	r2, [r7, #0]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d005      	beq.n	8001e34 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	e040      	b.n	8001eae <HAL_RCC_ClockConfig+0x2de>
 8001e2c:	40022000 	.word	0x40022000
 8001e30:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f003 0304 	and.w	r3, r3, #4
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d008      	beq.n	8001e52 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e40:	4b1d      	ldr	r3, [pc, #116]	@ (8001eb8 <HAL_RCC_ClockConfig+0x2e8>)
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	68db      	ldr	r3, [r3, #12]
 8001e4c:	491a      	ldr	r1, [pc, #104]	@ (8001eb8 <HAL_RCC_ClockConfig+0x2e8>)
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 0308 	and.w	r3, r3, #8
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d009      	beq.n	8001e72 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e5e:	4b16      	ldr	r3, [pc, #88]	@ (8001eb8 <HAL_RCC_ClockConfig+0x2e8>)
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	691b      	ldr	r3, [r3, #16]
 8001e6a:	00db      	lsls	r3, r3, #3
 8001e6c:	4912      	ldr	r1, [pc, #72]	@ (8001eb8 <HAL_RCC_ClockConfig+0x2e8>)
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001e72:	f000 f829 	bl	8001ec8 <HAL_RCC_GetSysClockFreq>
 8001e76:	4601      	mov	r1, r0
 8001e78:	4b0f      	ldr	r3, [pc, #60]	@ (8001eb8 <HAL_RCC_ClockConfig+0x2e8>)
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001e80:	22f0      	movs	r2, #240	@ 0xf0
 8001e82:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e84:	693a      	ldr	r2, [r7, #16]
 8001e86:	fa92 f2a2 	rbit	r2, r2
 8001e8a:	60fa      	str	r2, [r7, #12]
  return result;
 8001e8c:	68fa      	ldr	r2, [r7, #12]
 8001e8e:	fab2 f282 	clz	r2, r2
 8001e92:	b2d2      	uxtb	r2, r2
 8001e94:	40d3      	lsrs	r3, r2
 8001e96:	4a09      	ldr	r2, [pc, #36]	@ (8001ebc <HAL_RCC_ClockConfig+0x2ec>)
 8001e98:	5cd3      	ldrb	r3, [r2, r3]
 8001e9a:	fa21 f303 	lsr.w	r3, r1, r3
 8001e9e:	4a08      	ldr	r2, [pc, #32]	@ (8001ec0 <HAL_RCC_ClockConfig+0x2f0>)
 8001ea0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001ea2:	4b08      	ldr	r3, [pc, #32]	@ (8001ec4 <HAL_RCC_ClockConfig+0x2f4>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f7fe fa8e 	bl	80003c8 <HAL_InitTick>
  
  return HAL_OK;
 8001eac:	2300      	movs	r3, #0
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3778      	adds	r7, #120	@ 0x78
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	40021000 	.word	0x40021000
 8001ebc:	08005374 	.word	0x08005374
 8001ec0:	20000000 	.word	0x20000000
 8001ec4:	20000004 	.word	0x20000004

08001ec8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b087      	sub	sp, #28
 8001ecc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	60fb      	str	r3, [r7, #12]
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	60bb      	str	r3, [r7, #8]
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	617b      	str	r3, [r7, #20]
 8001eda:	2300      	movs	r3, #0
 8001edc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001ee2:	4b1f      	ldr	r3, [pc, #124]	@ (8001f60 <HAL_RCC_GetSysClockFreq+0x98>)
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	f003 030c 	and.w	r3, r3, #12
 8001eee:	2b04      	cmp	r3, #4
 8001ef0:	d002      	beq.n	8001ef8 <HAL_RCC_GetSysClockFreq+0x30>
 8001ef2:	2b08      	cmp	r3, #8
 8001ef4:	d003      	beq.n	8001efe <HAL_RCC_GetSysClockFreq+0x36>
 8001ef6:	e029      	b.n	8001f4c <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ef8:	4b1a      	ldr	r3, [pc, #104]	@ (8001f64 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001efa:	613b      	str	r3, [r7, #16]
      break;
 8001efc:	e029      	b.n	8001f52 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	0c9b      	lsrs	r3, r3, #18
 8001f02:	f003 030f 	and.w	r3, r3, #15
 8001f06:	4a18      	ldr	r2, [pc, #96]	@ (8001f68 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001f08:	5cd3      	ldrb	r3, [r2, r3]
 8001f0a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8001f0c:	4b14      	ldr	r3, [pc, #80]	@ (8001f60 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f10:	f003 030f 	and.w	r3, r3, #15
 8001f14:	4a15      	ldr	r2, [pc, #84]	@ (8001f6c <HAL_RCC_GetSysClockFreq+0xa4>)
 8001f16:	5cd3      	ldrb	r3, [r2, r3]
 8001f18:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d008      	beq.n	8001f36 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001f24:	4a0f      	ldr	r2, [pc, #60]	@ (8001f64 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001f26:	68bb      	ldr	r3, [r7, #8]
 8001f28:	fbb2 f2f3 	udiv	r2, r2, r3
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	fb02 f303 	mul.w	r3, r2, r3
 8001f32:	617b      	str	r3, [r7, #20]
 8001f34:	e007      	b.n	8001f46 <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001f36:	4a0b      	ldr	r2, [pc, #44]	@ (8001f64 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001f38:	68bb      	ldr	r3, [r7, #8]
 8001f3a:	fbb2 f2f3 	udiv	r2, r2, r3
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	fb02 f303 	mul.w	r3, r2, r3
 8001f44:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	613b      	str	r3, [r7, #16]
      break;
 8001f4a:	e002      	b.n	8001f52 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f4c:	4b05      	ldr	r3, [pc, #20]	@ (8001f64 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001f4e:	613b      	str	r3, [r7, #16]
      break;
 8001f50:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f52:	693b      	ldr	r3, [r7, #16]
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	371c      	adds	r7, #28
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr
 8001f60:	40021000 	.word	0x40021000
 8001f64:	007a1200 	.word	0x007a1200
 8001f68:	0800538c 	.word	0x0800538c
 8001f6c:	0800539c 	.word	0x0800539c

08001f70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f74:	4b03      	ldr	r3, [pc, #12]	@ (8001f84 <HAL_RCC_GetHCLKFreq+0x14>)
 8001f76:	681b      	ldr	r3, [r3, #0]
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr
 8001f82:	bf00      	nop
 8001f84:	20000000 	.word	0x20000000

08001f88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b082      	sub	sp, #8
 8001f8c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001f8e:	f7ff ffef 	bl	8001f70 <HAL_RCC_GetHCLKFreq>
 8001f92:	4601      	mov	r1, r0
 8001f94:	4b0b      	ldr	r3, [pc, #44]	@ (8001fc4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001f9c:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001fa0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fa2:	687a      	ldr	r2, [r7, #4]
 8001fa4:	fa92 f2a2 	rbit	r2, r2
 8001fa8:	603a      	str	r2, [r7, #0]
  return result;
 8001faa:	683a      	ldr	r2, [r7, #0]
 8001fac:	fab2 f282 	clz	r2, r2
 8001fb0:	b2d2      	uxtb	r2, r2
 8001fb2:	40d3      	lsrs	r3, r2
 8001fb4:	4a04      	ldr	r2, [pc, #16]	@ (8001fc8 <HAL_RCC_GetPCLK1Freq+0x40>)
 8001fb6:	5cd3      	ldrb	r3, [r2, r3]
 8001fb8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	3708      	adds	r7, #8
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	40021000 	.word	0x40021000
 8001fc8:	08005384 	.word	0x08005384

08001fcc <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
 8001fd4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	220f      	movs	r2, #15
 8001fda:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001fdc:	4b12      	ldr	r3, [pc, #72]	@ (8002028 <HAL_RCC_GetClockConfig+0x5c>)
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f003 0203 	and.w	r2, r3, #3
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8001fe8:	4b0f      	ldr	r3, [pc, #60]	@ (8002028 <HAL_RCC_GetClockConfig+0x5c>)
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8001ff4:	4b0c      	ldr	r3, [pc, #48]	@ (8002028 <HAL_RCC_GetClockConfig+0x5c>)
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002000:	4b09      	ldr	r3, [pc, #36]	@ (8002028 <HAL_RCC_GetClockConfig+0x5c>)
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	08db      	lsrs	r3, r3, #3
 8002006:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 800200e:	4b07      	ldr	r3, [pc, #28]	@ (800202c <HAL_RCC_GetClockConfig+0x60>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0207 	and.w	r2, r3, #7
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	601a      	str	r2, [r3, #0]
}
 800201a:	bf00      	nop
 800201c:	370c      	adds	r7, #12
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr
 8002026:	bf00      	nop
 8002028:	40021000 	.word	0x40021000
 800202c:	40022000 	.word	0x40022000

08002030 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d101      	bne.n	8002042 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800203e:	2301      	movs	r3, #1
 8002040:	e049      	b.n	80020d6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002048:	b2db      	uxtb	r3, r3
 800204a:	2b00      	cmp	r3, #0
 800204c:	d106      	bne.n	800205c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2200      	movs	r2, #0
 8002052:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002056:	6878      	ldr	r0, [r7, #4]
 8002058:	f000 f841 	bl	80020de <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2202      	movs	r2, #2
 8002060:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	3304      	adds	r3, #4
 800206c:	4619      	mov	r1, r3
 800206e:	4610      	mov	r0, r2
 8002070:	f000 f9da 	bl	8002428 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2201      	movs	r2, #1
 8002078:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2201      	movs	r2, #1
 8002080:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2201      	movs	r2, #1
 8002088:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2201      	movs	r2, #1
 8002090:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2201      	movs	r2, #1
 8002098:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2201      	movs	r2, #1
 80020a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2201      	movs	r2, #1
 80020a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2201      	movs	r2, #1
 80020b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2201      	movs	r2, #1
 80020b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2201      	movs	r2, #1
 80020c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2201      	movs	r2, #1
 80020c8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2201      	movs	r2, #1
 80020d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80020d4:	2300      	movs	r3, #0
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	3708      	adds	r7, #8
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}

080020de <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80020de:	b480      	push	{r7}
 80020e0:	b083      	sub	sp, #12
 80020e2:	af00      	add	r7, sp, #0
 80020e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80020e6:	bf00      	nop
 80020e8:	370c      	adds	r7, #12
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr
	...

080020f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b085      	sub	sp, #20
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002102:	b2db      	uxtb	r3, r3
 8002104:	2b01      	cmp	r3, #1
 8002106:	d001      	beq.n	800210c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002108:	2301      	movs	r3, #1
 800210a:	e04f      	b.n	80021ac <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2202      	movs	r2, #2
 8002110:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	68da      	ldr	r2, [r3, #12]
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f042 0201 	orr.w	r2, r2, #1
 8002122:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a23      	ldr	r2, [pc, #140]	@ (80021b8 <HAL_TIM_Base_Start_IT+0xc4>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d01d      	beq.n	800216a <HAL_TIM_Base_Start_IT+0x76>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002136:	d018      	beq.n	800216a <HAL_TIM_Base_Start_IT+0x76>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a1f      	ldr	r2, [pc, #124]	@ (80021bc <HAL_TIM_Base_Start_IT+0xc8>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d013      	beq.n	800216a <HAL_TIM_Base_Start_IT+0x76>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4a1e      	ldr	r2, [pc, #120]	@ (80021c0 <HAL_TIM_Base_Start_IT+0xcc>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d00e      	beq.n	800216a <HAL_TIM_Base_Start_IT+0x76>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a1c      	ldr	r2, [pc, #112]	@ (80021c4 <HAL_TIM_Base_Start_IT+0xd0>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d009      	beq.n	800216a <HAL_TIM_Base_Start_IT+0x76>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4a1b      	ldr	r2, [pc, #108]	@ (80021c8 <HAL_TIM_Base_Start_IT+0xd4>)
 800215c:	4293      	cmp	r3, r2
 800215e:	d004      	beq.n	800216a <HAL_TIM_Base_Start_IT+0x76>
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a19      	ldr	r2, [pc, #100]	@ (80021cc <HAL_TIM_Base_Start_IT+0xd8>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d115      	bne.n	8002196 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	689a      	ldr	r2, [r3, #8]
 8002170:	4b17      	ldr	r3, [pc, #92]	@ (80021d0 <HAL_TIM_Base_Start_IT+0xdc>)
 8002172:	4013      	ands	r3, r2
 8002174:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	2b06      	cmp	r3, #6
 800217a:	d015      	beq.n	80021a8 <HAL_TIM_Base_Start_IT+0xb4>
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002182:	d011      	beq.n	80021a8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f042 0201 	orr.w	r2, r2, #1
 8002192:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002194:	e008      	b.n	80021a8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	681a      	ldr	r2, [r3, #0]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f042 0201 	orr.w	r2, r2, #1
 80021a4:	601a      	str	r2, [r3, #0]
 80021a6:	e000      	b.n	80021aa <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021a8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80021aa:	2300      	movs	r3, #0
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	3714      	adds	r7, #20
 80021b0:	46bd      	mov	sp, r7
 80021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b6:	4770      	bx	lr
 80021b8:	40012c00 	.word	0x40012c00
 80021bc:	40000400 	.word	0x40000400
 80021c0:	40000800 	.word	0x40000800
 80021c4:	40013400 	.word	0x40013400
 80021c8:	40014000 	.word	0x40014000
 80021cc:	40015000 	.word	0x40015000
 80021d0:	00010007 	.word	0x00010007

080021d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b084      	sub	sp, #16
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	68db      	ldr	r3, [r3, #12]
 80021e2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	691b      	ldr	r3, [r3, #16]
 80021ea:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	f003 0302 	and.w	r3, r3, #2
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d020      	beq.n	8002238 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	f003 0302 	and.w	r3, r3, #2
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d01b      	beq.n	8002238 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f06f 0202 	mvn.w	r2, #2
 8002208:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2201      	movs	r2, #1
 800220e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	699b      	ldr	r3, [r3, #24]
 8002216:	f003 0303 	and.w	r3, r3, #3
 800221a:	2b00      	cmp	r3, #0
 800221c:	d003      	beq.n	8002226 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f000 f8e4 	bl	80023ec <HAL_TIM_IC_CaptureCallback>
 8002224:	e005      	b.n	8002232 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002226:	6878      	ldr	r0, [r7, #4]
 8002228:	f000 f8d6 	bl	80023d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800222c:	6878      	ldr	r0, [r7, #4]
 800222e:	f000 f8e7 	bl	8002400 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2200      	movs	r2, #0
 8002236:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002238:	68bb      	ldr	r3, [r7, #8]
 800223a:	f003 0304 	and.w	r3, r3, #4
 800223e:	2b00      	cmp	r3, #0
 8002240:	d020      	beq.n	8002284 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	f003 0304 	and.w	r3, r3, #4
 8002248:	2b00      	cmp	r3, #0
 800224a:	d01b      	beq.n	8002284 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f06f 0204 	mvn.w	r2, #4
 8002254:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2202      	movs	r2, #2
 800225a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	699b      	ldr	r3, [r3, #24]
 8002262:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002266:	2b00      	cmp	r3, #0
 8002268:	d003      	beq.n	8002272 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800226a:	6878      	ldr	r0, [r7, #4]
 800226c:	f000 f8be 	bl	80023ec <HAL_TIM_IC_CaptureCallback>
 8002270:	e005      	b.n	800227e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002272:	6878      	ldr	r0, [r7, #4]
 8002274:	f000 f8b0 	bl	80023d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002278:	6878      	ldr	r0, [r7, #4]
 800227a:	f000 f8c1 	bl	8002400 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2200      	movs	r2, #0
 8002282:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	f003 0308 	and.w	r3, r3, #8
 800228a:	2b00      	cmp	r3, #0
 800228c:	d020      	beq.n	80022d0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	f003 0308 	and.w	r3, r3, #8
 8002294:	2b00      	cmp	r3, #0
 8002296:	d01b      	beq.n	80022d0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f06f 0208 	mvn.w	r2, #8
 80022a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2204      	movs	r2, #4
 80022a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	69db      	ldr	r3, [r3, #28]
 80022ae:	f003 0303 	and.w	r3, r3, #3
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d003      	beq.n	80022be <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	f000 f898 	bl	80023ec <HAL_TIM_IC_CaptureCallback>
 80022bc:	e005      	b.n	80022ca <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	f000 f88a 	bl	80023d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022c4:	6878      	ldr	r0, [r7, #4]
 80022c6:	f000 f89b 	bl	8002400 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2200      	movs	r2, #0
 80022ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	f003 0310 	and.w	r3, r3, #16
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d020      	beq.n	800231c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	f003 0310 	and.w	r3, r3, #16
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d01b      	beq.n	800231c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f06f 0210 	mvn.w	r2, #16
 80022ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2208      	movs	r2, #8
 80022f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	69db      	ldr	r3, [r3, #28]
 80022fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d003      	beq.n	800230a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f000 f872 	bl	80023ec <HAL_TIM_IC_CaptureCallback>
 8002308:	e005      	b.n	8002316 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800230a:	6878      	ldr	r0, [r7, #4]
 800230c:	f000 f864 	bl	80023d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002310:	6878      	ldr	r0, [r7, #4]
 8002312:	f000 f875 	bl	8002400 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2200      	movs	r2, #0
 800231a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	f003 0301 	and.w	r3, r3, #1
 8002322:	2b00      	cmp	r3, #0
 8002324:	d00c      	beq.n	8002340 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	f003 0301 	and.w	r3, r3, #1
 800232c:	2b00      	cmp	r3, #0
 800232e:	d007      	beq.n	8002340 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f06f 0201 	mvn.w	r2, #1
 8002338:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800233a:	6878      	ldr	r0, [r7, #4]
 800233c:	f7fe f804 	bl	8000348 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002346:	2b00      	cmp	r3, #0
 8002348:	d00c      	beq.n	8002364 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002350:	2b00      	cmp	r3, #0
 8002352:	d007      	beq.n	8002364 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800235c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800235e:	6878      	ldr	r0, [r7, #4]
 8002360:	f000 f916 	bl	8002590 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800236a:	2b00      	cmp	r3, #0
 800236c:	d00c      	beq.n	8002388 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002374:	2b00      	cmp	r3, #0
 8002376:	d007      	beq.n	8002388 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002380:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002382:	6878      	ldr	r0, [r7, #4]
 8002384:	f000 f90e 	bl	80025a4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800238e:	2b00      	cmp	r3, #0
 8002390:	d00c      	beq.n	80023ac <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002398:	2b00      	cmp	r3, #0
 800239a:	d007      	beq.n	80023ac <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80023a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80023a6:	6878      	ldr	r0, [r7, #4]
 80023a8:	f000 f834 	bl	8002414 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80023ac:	68bb      	ldr	r3, [r7, #8]
 80023ae:	f003 0320 	and.w	r3, r3, #32
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d00c      	beq.n	80023d0 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	f003 0320 	and.w	r3, r3, #32
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d007      	beq.n	80023d0 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f06f 0220 	mvn.w	r2, #32
 80023c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80023ca:	6878      	ldr	r0, [r7, #4]
 80023cc:	f000 f8d6 	bl	800257c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80023d0:	bf00      	nop
 80023d2:	3710      	adds	r7, #16
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}

080023d8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80023d8:	b480      	push	{r7}
 80023da:	b083      	sub	sp, #12
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80023e0:	bf00      	nop
 80023e2:	370c      	adds	r7, #12
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr

080023ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b083      	sub	sp, #12
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80023f4:	bf00      	nop
 80023f6:	370c      	adds	r7, #12
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr

08002400 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002400:	b480      	push	{r7}
 8002402:	b083      	sub	sp, #12
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002408:	bf00      	nop
 800240a:	370c      	adds	r7, #12
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr

08002414 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002414:	b480      	push	{r7}
 8002416:	b083      	sub	sp, #12
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800241c:	bf00      	nop
 800241e:	370c      	adds	r7, #12
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr

08002428 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002428:	b480      	push	{r7}
 800242a:	b085      	sub	sp, #20
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
 8002430:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	4a48      	ldr	r2, [pc, #288]	@ (800255c <TIM_Base_SetConfig+0x134>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d013      	beq.n	8002468 <TIM_Base_SetConfig+0x40>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002446:	d00f      	beq.n	8002468 <TIM_Base_SetConfig+0x40>
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	4a45      	ldr	r2, [pc, #276]	@ (8002560 <TIM_Base_SetConfig+0x138>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d00b      	beq.n	8002468 <TIM_Base_SetConfig+0x40>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	4a44      	ldr	r2, [pc, #272]	@ (8002564 <TIM_Base_SetConfig+0x13c>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d007      	beq.n	8002468 <TIM_Base_SetConfig+0x40>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	4a43      	ldr	r2, [pc, #268]	@ (8002568 <TIM_Base_SetConfig+0x140>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d003      	beq.n	8002468 <TIM_Base_SetConfig+0x40>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	4a42      	ldr	r2, [pc, #264]	@ (800256c <TIM_Base_SetConfig+0x144>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d108      	bne.n	800247a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800246e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	68fa      	ldr	r2, [r7, #12]
 8002476:	4313      	orrs	r3, r2
 8002478:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	4a37      	ldr	r2, [pc, #220]	@ (800255c <TIM_Base_SetConfig+0x134>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d01f      	beq.n	80024c2 <TIM_Base_SetConfig+0x9a>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002488:	d01b      	beq.n	80024c2 <TIM_Base_SetConfig+0x9a>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	4a34      	ldr	r2, [pc, #208]	@ (8002560 <TIM_Base_SetConfig+0x138>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d017      	beq.n	80024c2 <TIM_Base_SetConfig+0x9a>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4a33      	ldr	r2, [pc, #204]	@ (8002564 <TIM_Base_SetConfig+0x13c>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d013      	beq.n	80024c2 <TIM_Base_SetConfig+0x9a>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	4a32      	ldr	r2, [pc, #200]	@ (8002568 <TIM_Base_SetConfig+0x140>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d00f      	beq.n	80024c2 <TIM_Base_SetConfig+0x9a>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	4a32      	ldr	r2, [pc, #200]	@ (8002570 <TIM_Base_SetConfig+0x148>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d00b      	beq.n	80024c2 <TIM_Base_SetConfig+0x9a>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	4a31      	ldr	r2, [pc, #196]	@ (8002574 <TIM_Base_SetConfig+0x14c>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d007      	beq.n	80024c2 <TIM_Base_SetConfig+0x9a>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	4a30      	ldr	r2, [pc, #192]	@ (8002578 <TIM_Base_SetConfig+0x150>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d003      	beq.n	80024c2 <TIM_Base_SetConfig+0x9a>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	4a2b      	ldr	r2, [pc, #172]	@ (800256c <TIM_Base_SetConfig+0x144>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d108      	bne.n	80024d4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80024c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	68db      	ldr	r3, [r3, #12]
 80024ce:	68fa      	ldr	r2, [r7, #12]
 80024d0:	4313      	orrs	r3, r2
 80024d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	695b      	ldr	r3, [r3, #20]
 80024de:	4313      	orrs	r3, r2
 80024e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	68fa      	ldr	r2, [r7, #12]
 80024e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	689a      	ldr	r2, [r3, #8]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	4a18      	ldr	r2, [pc, #96]	@ (800255c <TIM_Base_SetConfig+0x134>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d013      	beq.n	8002528 <TIM_Base_SetConfig+0x100>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	4a19      	ldr	r2, [pc, #100]	@ (8002568 <TIM_Base_SetConfig+0x140>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d00f      	beq.n	8002528 <TIM_Base_SetConfig+0x100>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	4a19      	ldr	r2, [pc, #100]	@ (8002570 <TIM_Base_SetConfig+0x148>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d00b      	beq.n	8002528 <TIM_Base_SetConfig+0x100>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	4a18      	ldr	r2, [pc, #96]	@ (8002574 <TIM_Base_SetConfig+0x14c>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d007      	beq.n	8002528 <TIM_Base_SetConfig+0x100>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	4a17      	ldr	r2, [pc, #92]	@ (8002578 <TIM_Base_SetConfig+0x150>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d003      	beq.n	8002528 <TIM_Base_SetConfig+0x100>
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	4a12      	ldr	r2, [pc, #72]	@ (800256c <TIM_Base_SetConfig+0x144>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d103      	bne.n	8002530 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	691a      	ldr	r2, [r3, #16]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2201      	movs	r2, #1
 8002534:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	691b      	ldr	r3, [r3, #16]
 800253a:	f003 0301 	and.w	r3, r3, #1
 800253e:	2b01      	cmp	r3, #1
 8002540:	d105      	bne.n	800254e <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	691b      	ldr	r3, [r3, #16]
 8002546:	f023 0201 	bic.w	r2, r3, #1
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	611a      	str	r2, [r3, #16]
  }
}
 800254e:	bf00      	nop
 8002550:	3714      	adds	r7, #20
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr
 800255a:	bf00      	nop
 800255c:	40012c00 	.word	0x40012c00
 8002560:	40000400 	.word	0x40000400
 8002564:	40000800 	.word	0x40000800
 8002568:	40013400 	.word	0x40013400
 800256c:	40015000 	.word	0x40015000
 8002570:	40014000 	.word	0x40014000
 8002574:	40014400 	.word	0x40014400
 8002578:	40014800 	.word	0x40014800

0800257c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800257c:	b480      	push	{r7}
 800257e:	b083      	sub	sp, #12
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002584:	bf00      	nop
 8002586:	370c      	adds	r7, #12
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr

08002590 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002598:	bf00      	nop
 800259a:	370c      	adds	r7, #12
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr

080025a4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80025ac:	bf00      	nop
 80025ae:	370c      	adds	r7, #12
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr

080025b8 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80025b8:	b480      	push	{r7}
 80025ba:	b085      	sub	sp, #20
 80025bc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80025be:	f3ef 8305 	mrs	r3, IPSR
 80025c2:	60bb      	str	r3, [r7, #8]
  return(result);
 80025c4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d10f      	bne.n	80025ea <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025ca:	f3ef 8310 	mrs	r3, PRIMASK
 80025ce:	607b      	str	r3, [r7, #4]
  return(result);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d109      	bne.n	80025ea <osKernelInitialize+0x32>
 80025d6:	4b11      	ldr	r3, [pc, #68]	@ (800261c <osKernelInitialize+0x64>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	2b02      	cmp	r3, #2
 80025dc:	d109      	bne.n	80025f2 <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80025de:	f3ef 8311 	mrs	r3, BASEPRI
 80025e2:	603b      	str	r3, [r7, #0]
  return(result);
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d003      	beq.n	80025f2 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80025ea:	f06f 0305 	mvn.w	r3, #5
 80025ee:	60fb      	str	r3, [r7, #12]
 80025f0:	e00c      	b.n	800260c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80025f2:	4b0a      	ldr	r3, [pc, #40]	@ (800261c <osKernelInitialize+0x64>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d105      	bne.n	8002606 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 80025fa:	4b08      	ldr	r3, [pc, #32]	@ (800261c <osKernelInitialize+0x64>)
 80025fc:	2201      	movs	r2, #1
 80025fe:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8002600:	2300      	movs	r3, #0
 8002602:	60fb      	str	r3, [r7, #12]
 8002604:	e002      	b.n	800260c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8002606:	f04f 33ff 	mov.w	r3, #4294967295
 800260a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800260c:	68fb      	ldr	r3, [r7, #12]
}
 800260e:	4618      	mov	r0, r3
 8002610:	3714      	adds	r7, #20
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr
 800261a:	bf00      	nop
 800261c:	200000d4 	.word	0x200000d4

08002620 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002620:	b580      	push	{r7, lr}
 8002622:	b084      	sub	sp, #16
 8002624:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002626:	f3ef 8305 	mrs	r3, IPSR
 800262a:	60bb      	str	r3, [r7, #8]
  return(result);
 800262c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800262e:	2b00      	cmp	r3, #0
 8002630:	d10f      	bne.n	8002652 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002632:	f3ef 8310 	mrs	r3, PRIMASK
 8002636:	607b      	str	r3, [r7, #4]
  return(result);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d109      	bne.n	8002652 <osKernelStart+0x32>
 800263e:	4b11      	ldr	r3, [pc, #68]	@ (8002684 <osKernelStart+0x64>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	2b02      	cmp	r3, #2
 8002644:	d109      	bne.n	800265a <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002646:	f3ef 8311 	mrs	r3, BASEPRI
 800264a:	603b      	str	r3, [r7, #0]
  return(result);
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d003      	beq.n	800265a <osKernelStart+0x3a>
    stat = osErrorISR;
 8002652:	f06f 0305 	mvn.w	r3, #5
 8002656:	60fb      	str	r3, [r7, #12]
 8002658:	e00e      	b.n	8002678 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 800265a:	4b0a      	ldr	r3, [pc, #40]	@ (8002684 <osKernelStart+0x64>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	2b01      	cmp	r3, #1
 8002660:	d107      	bne.n	8002672 <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8002662:	4b08      	ldr	r3, [pc, #32]	@ (8002684 <osKernelStart+0x64>)
 8002664:	2202      	movs	r2, #2
 8002666:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8002668:	f001 f8b0 	bl	80037cc <vTaskStartScheduler>
      stat = osOK;
 800266c:	2300      	movs	r3, #0
 800266e:	60fb      	str	r3, [r7, #12]
 8002670:	e002      	b.n	8002678 <osKernelStart+0x58>
    } else {
      stat = osError;
 8002672:	f04f 33ff 	mov.w	r3, #4294967295
 8002676:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8002678:	68fb      	ldr	r3, [r7, #12]
}
 800267a:	4618      	mov	r0, r3
 800267c:	3710      	adds	r7, #16
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	200000d4 	.word	0x200000d4

08002688 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002688:	b580      	push	{r7, lr}
 800268a:	b092      	sub	sp, #72	@ 0x48
 800268c:	af04      	add	r7, sp, #16
 800268e:	60f8      	str	r0, [r7, #12]
 8002690:	60b9      	str	r1, [r7, #8]
 8002692:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8002694:	2300      	movs	r3, #0
 8002696:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002698:	f3ef 8305 	mrs	r3, IPSR
 800269c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800269e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

  if (!IS_IRQ() && (func != NULL)) {
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	f040 8094 	bne.w	80027ce <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026a6:	f3ef 8310 	mrs	r3, PRIMASK
 80026aa:	623b      	str	r3, [r7, #32]
  return(result);
 80026ac:	6a3b      	ldr	r3, [r7, #32]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	f040 808d 	bne.w	80027ce <osThreadNew+0x146>
 80026b4:	4b48      	ldr	r3, [pc, #288]	@ (80027d8 <osThreadNew+0x150>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	2b02      	cmp	r3, #2
 80026ba:	d106      	bne.n	80026ca <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80026bc:	f3ef 8311 	mrs	r3, BASEPRI
 80026c0:	61fb      	str	r3, [r7, #28]
  return(result);
 80026c2:	69fb      	ldr	r3, [r7, #28]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	f040 8082 	bne.w	80027ce <osThreadNew+0x146>
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d07e      	beq.n	80027ce <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 80026d0:	2380      	movs	r3, #128	@ 0x80
 80026d2:	633b      	str	r3, [r7, #48]	@ 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 80026d4:	2318      	movs	r3, #24
 80026d6:	62fb      	str	r3, [r7, #44]	@ 0x2c

    empty = '\0';
 80026d8:	2300      	movs	r3, #0
 80026da:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 80026dc:	f107 031b 	add.w	r3, r7, #27
 80026e0:	637b      	str	r3, [r7, #52]	@ 0x34
    mem   = -1;
 80026e2:	f04f 33ff 	mov.w	r3, #4294967295
 80026e6:	62bb      	str	r3, [r7, #40]	@ 0x28

    if (attr != NULL) {
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d045      	beq.n	800277a <osThreadNew+0xf2>
      if (attr->name != NULL) {
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d002      	beq.n	80026fc <osThreadNew+0x74>
        name = attr->name;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      if (attr->priority != osPriorityNone) {
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	699b      	ldr	r3, [r3, #24]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d002      	beq.n	800270a <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	699b      	ldr	r3, [r3, #24]
 8002708:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800270a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800270c:	2b00      	cmp	r3, #0
 800270e:	d008      	beq.n	8002722 <osThreadNew+0x9a>
 8002710:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002712:	2b38      	cmp	r3, #56	@ 0x38
 8002714:	d805      	bhi.n	8002722 <osThreadNew+0x9a>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	f003 0301 	and.w	r3, r3, #1
 800271e:	2b00      	cmp	r3, #0
 8002720:	d001      	beq.n	8002726 <osThreadNew+0x9e>
        return (NULL);
 8002722:	2300      	movs	r3, #0
 8002724:	e054      	b.n	80027d0 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	695b      	ldr	r3, [r3, #20]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d003      	beq.n	8002736 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	695b      	ldr	r3, [r3, #20]
 8002732:	089b      	lsrs	r3, r3, #2
 8002734:	633b      	str	r3, [r7, #48]	@ 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d00e      	beq.n	800275c <osThreadNew+0xd4>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	68db      	ldr	r3, [r3, #12]
 8002742:	2ba7      	cmp	r3, #167	@ 0xa7
 8002744:	d90a      	bls.n	800275c <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800274a:	2b00      	cmp	r3, #0
 800274c:	d006      	beq.n	800275c <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	695b      	ldr	r3, [r3, #20]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d002      	beq.n	800275c <osThreadNew+0xd4>
        mem = 1;
 8002756:	2301      	movs	r3, #1
 8002758:	62bb      	str	r3, [r7, #40]	@ 0x28
 800275a:	e010      	b.n	800277e <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d10c      	bne.n	800277e <osThreadNew+0xf6>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	68db      	ldr	r3, [r3, #12]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d108      	bne.n	800277e <osThreadNew+0xf6>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	691b      	ldr	r3, [r3, #16]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d104      	bne.n	800277e <osThreadNew+0xf6>
          mem = 0;
 8002774:	2300      	movs	r3, #0
 8002776:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002778:	e001      	b.n	800277e <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 800277a:	2300      	movs	r3, #0
 800277c:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    if (mem == 1) {
 800277e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002780:	2b01      	cmp	r3, #1
 8002782:	d110      	bne.n	80027a6 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8002788:	687a      	ldr	r2, [r7, #4]
 800278a:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800278c:	9202      	str	r2, [sp, #8]
 800278e:	9301      	str	r3, [sp, #4]
 8002790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002792:	9300      	str	r3, [sp, #0]
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002798:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800279a:	68f8      	ldr	r0, [r7, #12]
 800279c:	f000 fe2c 	bl	80033f8 <xTaskCreateStatic>
 80027a0:	4603      	mov	r3, r0
 80027a2:	617b      	str	r3, [r7, #20]
 80027a4:	e013      	b.n	80027ce <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 80027a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d110      	bne.n	80027ce <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80027ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027ae:	b29a      	uxth	r2, r3
 80027b0:	f107 0314 	add.w	r3, r7, #20
 80027b4:	9301      	str	r3, [sp, #4]
 80027b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027b8:	9300      	str	r3, [sp, #0]
 80027ba:	68bb      	ldr	r3, [r7, #8]
 80027bc:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80027be:	68f8      	ldr	r0, [r7, #12]
 80027c0:	f000 fe79 	bl	80034b6 <xTaskCreate>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b01      	cmp	r3, #1
 80027c8:	d001      	beq.n	80027ce <osThreadNew+0x146>
          hTask = NULL;
 80027ca:	2300      	movs	r3, #0
 80027cc:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80027ce:	697b      	ldr	r3, [r7, #20]
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	3738      	adds	r7, #56	@ 0x38
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	200000d4 	.word	0x200000d4

080027dc <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80027dc:	b580      	push	{r7, lr}
 80027de:	b086      	sub	sp, #24
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80027e4:	f3ef 8305 	mrs	r3, IPSR
 80027e8:	613b      	str	r3, [r7, #16]
  return(result);
 80027ea:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d10f      	bne.n	8002810 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80027f0:	f3ef 8310 	mrs	r3, PRIMASK
 80027f4:	60fb      	str	r3, [r7, #12]
  return(result);
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d109      	bne.n	8002810 <osDelay+0x34>
 80027fc:	4b0d      	ldr	r3, [pc, #52]	@ (8002834 <osDelay+0x58>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	2b02      	cmp	r3, #2
 8002802:	d109      	bne.n	8002818 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002804:	f3ef 8311 	mrs	r3, BASEPRI
 8002808:	60bb      	str	r3, [r7, #8]
  return(result);
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d003      	beq.n	8002818 <osDelay+0x3c>
    stat = osErrorISR;
 8002810:	f06f 0305 	mvn.w	r3, #5
 8002814:	617b      	str	r3, [r7, #20]
 8002816:	e007      	b.n	8002828 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8002818:	2300      	movs	r3, #0
 800281a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d002      	beq.n	8002828 <osDelay+0x4c>
      vTaskDelay(ticks);
 8002822:	6878      	ldr	r0, [r7, #4]
 8002824:	f000 ff9c 	bl	8003760 <vTaskDelay>
    }
  }

  return (stat);
 8002828:	697b      	ldr	r3, [r7, #20]
}
 800282a:	4618      	mov	r0, r3
 800282c:	3718      	adds	r7, #24
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	200000d4 	.word	0x200000d4

08002838 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002838:	b480      	push	{r7}
 800283a:	b085      	sub	sp, #20
 800283c:	af00      	add	r7, sp, #0
 800283e:	60f8      	str	r0, [r7, #12]
 8002840:	60b9      	str	r1, [r7, #8]
 8002842:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	4a07      	ldr	r2, [pc, #28]	@ (8002864 <vApplicationGetIdleTaskMemory+0x2c>)
 8002848:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800284a:	68bb      	ldr	r3, [r7, #8]
 800284c:	4a06      	ldr	r2, [pc, #24]	@ (8002868 <vApplicationGetIdleTaskMemory+0x30>)
 800284e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2280      	movs	r2, #128	@ 0x80
 8002854:	601a      	str	r2, [r3, #0]
}
 8002856:	bf00      	nop
 8002858:	3714      	adds	r7, #20
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr
 8002862:	bf00      	nop
 8002864:	200000d8 	.word	0x200000d8
 8002868:	20000180 	.word	0x20000180

0800286c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800286c:	b480      	push	{r7}
 800286e:	b085      	sub	sp, #20
 8002870:	af00      	add	r7, sp, #0
 8002872:	60f8      	str	r0, [r7, #12]
 8002874:	60b9      	str	r1, [r7, #8]
 8002876:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	4a07      	ldr	r2, [pc, #28]	@ (8002898 <vApplicationGetTimerTaskMemory+0x2c>)
 800287c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800287e:	68bb      	ldr	r3, [r7, #8]
 8002880:	4a06      	ldr	r2, [pc, #24]	@ (800289c <vApplicationGetTimerTaskMemory+0x30>)
 8002882:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800288a:	601a      	str	r2, [r3, #0]
}
 800288c:	bf00      	nop
 800288e:	3714      	adds	r7, #20
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr
 8002898:	20000380 	.word	0x20000380
 800289c:	20000428 	.word	0x20000428

080028a0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	f103 0208 	add.w	r2, r3, #8
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	f04f 32ff 	mov.w	r2, #4294967295
 80028b8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	f103 0208 	add.w	r2, r3, #8
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	f103 0208 	add.w	r2, r3, #8
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2200      	movs	r2, #0
 80028d2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80028d4:	bf00      	nop
 80028d6:	370c      	adds	r7, #12
 80028d8:	46bd      	mov	sp, r7
 80028da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028de:	4770      	bx	lr

080028e0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80028e0:	b480      	push	{r7}
 80028e2:	b083      	sub	sp, #12
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2200      	movs	r2, #0
 80028ec:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80028ee:	bf00      	nop
 80028f0:	370c      	adds	r7, #12
 80028f2:	46bd      	mov	sp, r7
 80028f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f8:	4770      	bx	lr

080028fa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80028fa:	b480      	push	{r7}
 80028fc:	b085      	sub	sp, #20
 80028fe:	af00      	add	r7, sp, #0
 8002900:	6078      	str	r0, [r7, #4]
 8002902:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	68fa      	ldr	r2, [r7, #12]
 800290e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	689a      	ldr	r2, [r3, #8]
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	683a      	ldr	r2, [r7, #0]
 800291e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	683a      	ldr	r2, [r7, #0]
 8002924:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	687a      	ldr	r2, [r7, #4]
 800292a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	1c5a      	adds	r2, r3, #1
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	601a      	str	r2, [r3, #0]
}
 8002936:	bf00      	nop
 8002938:	3714      	adds	r7, #20
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr

08002942 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002942:	b480      	push	{r7}
 8002944:	b085      	sub	sp, #20
 8002946:	af00      	add	r7, sp, #0
 8002948:	6078      	str	r0, [r7, #4]
 800294a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002958:	d103      	bne.n	8002962 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	691b      	ldr	r3, [r3, #16]
 800295e:	60fb      	str	r3, [r7, #12]
 8002960:	e00c      	b.n	800297c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	3308      	adds	r3, #8
 8002966:	60fb      	str	r3, [r7, #12]
 8002968:	e002      	b.n	8002970 <vListInsert+0x2e>
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	60fb      	str	r3, [r7, #12]
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	68ba      	ldr	r2, [r7, #8]
 8002978:	429a      	cmp	r2, r3
 800297a:	d2f6      	bcs.n	800296a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	685a      	ldr	r2, [r3, #4]
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	683a      	ldr	r2, [r7, #0]
 800298a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	68fa      	ldr	r2, [r7, #12]
 8002990:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	683a      	ldr	r2, [r7, #0]
 8002996:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	687a      	ldr	r2, [r7, #4]
 800299c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	1c5a      	adds	r2, r3, #1
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	601a      	str	r2, [r3, #0]
}
 80029a8:	bf00      	nop
 80029aa:	3714      	adds	r7, #20
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr

080029b4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80029b4:	b480      	push	{r7}
 80029b6:	b085      	sub	sp, #20
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	691b      	ldr	r3, [r3, #16]
 80029c0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	687a      	ldr	r2, [r7, #4]
 80029c8:	6892      	ldr	r2, [r2, #8]
 80029ca:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	687a      	ldr	r2, [r7, #4]
 80029d2:	6852      	ldr	r2, [r2, #4]
 80029d4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	687a      	ldr	r2, [r7, #4]
 80029dc:	429a      	cmp	r2, r3
 80029de:	d103      	bne.n	80029e8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	689a      	ldr	r2, [r3, #8]
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2200      	movs	r2, #0
 80029ec:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	1e5a      	subs	r2, r3, #1
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	3714      	adds	r7, #20
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr

08002a08 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b084      	sub	sp, #16
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
 8002a10:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d10b      	bne.n	8002a34 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002a1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a20:	f383 8811 	msr	BASEPRI, r3
 8002a24:	f3bf 8f6f 	isb	sy
 8002a28:	f3bf 8f4f 	dsb	sy
 8002a2c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002a2e:	bf00      	nop
 8002a30:	bf00      	nop
 8002a32:	e7fd      	b.n	8002a30 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002a34:	f002 f870 	bl	8004b18 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a40:	68f9      	ldr	r1, [r7, #12]
 8002a42:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002a44:	fb01 f303 	mul.w	r3, r1, r3
 8002a48:	441a      	add	r2, r3
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	2200      	movs	r2, #0
 8002a52:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a64:	3b01      	subs	r3, #1
 8002a66:	68f9      	ldr	r1, [r7, #12]
 8002a68:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002a6a:	fb01 f303 	mul.w	r3, r1, r3
 8002a6e:	441a      	add	r2, r3
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	22ff      	movs	r2, #255	@ 0xff
 8002a78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	22ff      	movs	r2, #255	@ 0xff
 8002a80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d114      	bne.n	8002ab4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	691b      	ldr	r3, [r3, #16]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d01a      	beq.n	8002ac8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	3310      	adds	r3, #16
 8002a96:	4618      	mov	r0, r3
 8002a98:	f001 f93c 	bl	8003d14 <xTaskRemoveFromEventList>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d012      	beq.n	8002ac8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002aa2:	4b0d      	ldr	r3, [pc, #52]	@ (8002ad8 <xQueueGenericReset+0xd0>)
 8002aa4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002aa8:	601a      	str	r2, [r3, #0]
 8002aaa:	f3bf 8f4f 	dsb	sy
 8002aae:	f3bf 8f6f 	isb	sy
 8002ab2:	e009      	b.n	8002ac8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	3310      	adds	r3, #16
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f7ff fef1 	bl	80028a0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	3324      	adds	r3, #36	@ 0x24
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f7ff feec 	bl	80028a0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002ac8:	f002 f858 	bl	8004b7c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002acc:	2301      	movs	r3, #1
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	3710      	adds	r7, #16
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	bf00      	nop
 8002ad8:	e000ed04 	.word	0xe000ed04

08002adc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b08e      	sub	sp, #56	@ 0x38
 8002ae0:	af02      	add	r7, sp, #8
 8002ae2:	60f8      	str	r0, [r7, #12]
 8002ae4:	60b9      	str	r1, [r7, #8]
 8002ae6:	607a      	str	r2, [r7, #4]
 8002ae8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d10b      	bne.n	8002b08 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8002af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002af4:	f383 8811 	msr	BASEPRI, r3
 8002af8:	f3bf 8f6f 	isb	sy
 8002afc:	f3bf 8f4f 	dsb	sy
 8002b00:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002b02:	bf00      	nop
 8002b04:	bf00      	nop
 8002b06:	e7fd      	b.n	8002b04 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d10b      	bne.n	8002b26 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8002b0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b12:	f383 8811 	msr	BASEPRI, r3
 8002b16:	f3bf 8f6f 	isb	sy
 8002b1a:	f3bf 8f4f 	dsb	sy
 8002b1e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002b20:	bf00      	nop
 8002b22:	bf00      	nop
 8002b24:	e7fd      	b.n	8002b22 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d002      	beq.n	8002b32 <xQueueGenericCreateStatic+0x56>
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d001      	beq.n	8002b36 <xQueueGenericCreateStatic+0x5a>
 8002b32:	2301      	movs	r3, #1
 8002b34:	e000      	b.n	8002b38 <xQueueGenericCreateStatic+0x5c>
 8002b36:	2300      	movs	r3, #0
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d10b      	bne.n	8002b54 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8002b3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b40:	f383 8811 	msr	BASEPRI, r3
 8002b44:	f3bf 8f6f 	isb	sy
 8002b48:	f3bf 8f4f 	dsb	sy
 8002b4c:	623b      	str	r3, [r7, #32]
}
 8002b4e:	bf00      	nop
 8002b50:	bf00      	nop
 8002b52:	e7fd      	b.n	8002b50 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d102      	bne.n	8002b60 <xQueueGenericCreateStatic+0x84>
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d101      	bne.n	8002b64 <xQueueGenericCreateStatic+0x88>
 8002b60:	2301      	movs	r3, #1
 8002b62:	e000      	b.n	8002b66 <xQueueGenericCreateStatic+0x8a>
 8002b64:	2300      	movs	r3, #0
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d10b      	bne.n	8002b82 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8002b6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b6e:	f383 8811 	msr	BASEPRI, r3
 8002b72:	f3bf 8f6f 	isb	sy
 8002b76:	f3bf 8f4f 	dsb	sy
 8002b7a:	61fb      	str	r3, [r7, #28]
}
 8002b7c:	bf00      	nop
 8002b7e:	bf00      	nop
 8002b80:	e7fd      	b.n	8002b7e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002b82:	2350      	movs	r3, #80	@ 0x50
 8002b84:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	2b50      	cmp	r3, #80	@ 0x50
 8002b8a:	d00b      	beq.n	8002ba4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8002b8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b90:	f383 8811 	msr	BASEPRI, r3
 8002b94:	f3bf 8f6f 	isb	sy
 8002b98:	f3bf 8f4f 	dsb	sy
 8002b9c:	61bb      	str	r3, [r7, #24]
}
 8002b9e:	bf00      	nop
 8002ba0:	bf00      	nop
 8002ba2:	e7fd      	b.n	8002ba0 <xQueueGenericCreateStatic+0xc4>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8002ba8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d00d      	beq.n	8002bca <xQueueGenericCreateStatic+0xee>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002bae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002bb6:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8002bba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bbc:	9300      	str	r3, [sp, #0]
 8002bbe:	4613      	mov	r3, r2
 8002bc0:	687a      	ldr	r2, [r7, #4]
 8002bc2:	68b9      	ldr	r1, [r7, #8]
 8002bc4:	68f8      	ldr	r0, [r7, #12]
 8002bc6:	f000 f805 	bl	8002bd4 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8002bca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	3730      	adds	r7, #48	@ 0x30
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}

08002bd4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b084      	sub	sp, #16
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	60f8      	str	r0, [r7, #12]
 8002bdc:	60b9      	str	r1, [r7, #8]
 8002bde:	607a      	str	r2, [r7, #4]
 8002be0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002be2:	68bb      	ldr	r3, [r7, #8]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d103      	bne.n	8002bf0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002be8:	69bb      	ldr	r3, [r7, #24]
 8002bea:	69ba      	ldr	r2, [r7, #24]
 8002bec:	601a      	str	r2, [r3, #0]
 8002bee:	e002      	b.n	8002bf6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002bf0:	69bb      	ldr	r3, [r7, #24]
 8002bf2:	687a      	ldr	r2, [r7, #4]
 8002bf4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002bf6:	69bb      	ldr	r3, [r7, #24]
 8002bf8:	68fa      	ldr	r2, [r7, #12]
 8002bfa:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002bfc:	69bb      	ldr	r3, [r7, #24]
 8002bfe:	68ba      	ldr	r2, [r7, #8]
 8002c00:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002c02:	2101      	movs	r1, #1
 8002c04:	69b8      	ldr	r0, [r7, #24]
 8002c06:	f7ff feff 	bl	8002a08 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002c0a:	69bb      	ldr	r3, [r7, #24]
 8002c0c:	78fa      	ldrb	r2, [r7, #3]
 8002c0e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002c12:	bf00      	nop
 8002c14:	3710      	adds	r7, #16
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}
	...

08002c1c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b08e      	sub	sp, #56	@ 0x38
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	60f8      	str	r0, [r7, #12]
 8002c24:	60b9      	str	r1, [r7, #8]
 8002c26:	607a      	str	r2, [r7, #4]
 8002c28:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8002c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d10b      	bne.n	8002c50 <xQueueGenericSend+0x34>
	__asm volatile
 8002c38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c3c:	f383 8811 	msr	BASEPRI, r3
 8002c40:	f3bf 8f6f 	isb	sy
 8002c44:	f3bf 8f4f 	dsb	sy
 8002c48:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002c4a:	bf00      	nop
 8002c4c:	bf00      	nop
 8002c4e:	e7fd      	b.n	8002c4c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d103      	bne.n	8002c5e <xQueueGenericSend+0x42>
 8002c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d101      	bne.n	8002c62 <xQueueGenericSend+0x46>
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e000      	b.n	8002c64 <xQueueGenericSend+0x48>
 8002c62:	2300      	movs	r3, #0
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d10b      	bne.n	8002c80 <xQueueGenericSend+0x64>
	__asm volatile
 8002c68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c6c:	f383 8811 	msr	BASEPRI, r3
 8002c70:	f3bf 8f6f 	isb	sy
 8002c74:	f3bf 8f4f 	dsb	sy
 8002c78:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002c7a:	bf00      	nop
 8002c7c:	bf00      	nop
 8002c7e:	e7fd      	b.n	8002c7c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	2b02      	cmp	r3, #2
 8002c84:	d103      	bne.n	8002c8e <xQueueGenericSend+0x72>
 8002c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c8a:	2b01      	cmp	r3, #1
 8002c8c:	d101      	bne.n	8002c92 <xQueueGenericSend+0x76>
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e000      	b.n	8002c94 <xQueueGenericSend+0x78>
 8002c92:	2300      	movs	r3, #0
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d10b      	bne.n	8002cb0 <xQueueGenericSend+0x94>
	__asm volatile
 8002c98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c9c:	f383 8811 	msr	BASEPRI, r3
 8002ca0:	f3bf 8f6f 	isb	sy
 8002ca4:	f3bf 8f4f 	dsb	sy
 8002ca8:	623b      	str	r3, [r7, #32]
}
 8002caa:	bf00      	nop
 8002cac:	bf00      	nop
 8002cae:	e7fd      	b.n	8002cac <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002cb0:	f001 f9fc 	bl	80040ac <xTaskGetSchedulerState>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d102      	bne.n	8002cc0 <xQueueGenericSend+0xa4>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d101      	bne.n	8002cc4 <xQueueGenericSend+0xa8>
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	e000      	b.n	8002cc6 <xQueueGenericSend+0xaa>
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d10b      	bne.n	8002ce2 <xQueueGenericSend+0xc6>
	__asm volatile
 8002cca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cce:	f383 8811 	msr	BASEPRI, r3
 8002cd2:	f3bf 8f6f 	isb	sy
 8002cd6:	f3bf 8f4f 	dsb	sy
 8002cda:	61fb      	str	r3, [r7, #28]
}
 8002cdc:	bf00      	nop
 8002cde:	bf00      	nop
 8002ce0:	e7fd      	b.n	8002cde <xQueueGenericSend+0xc2>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002ce2:	f001 ff19 	bl	8004b18 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ce8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d302      	bcc.n	8002cf8 <xQueueGenericSend+0xdc>
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	2b02      	cmp	r3, #2
 8002cf6:	d129      	bne.n	8002d4c <xQueueGenericSend+0x130>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002cf8:	683a      	ldr	r2, [r7, #0]
 8002cfa:	68b9      	ldr	r1, [r7, #8]
 8002cfc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002cfe:	f000 fa0d 	bl	800311c <prvCopyDataToQueue>
 8002d02:	62f8      	str	r0, [r7, #44]	@ 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002d04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d010      	beq.n	8002d2e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002d0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d0e:	3324      	adds	r3, #36	@ 0x24
 8002d10:	4618      	mov	r0, r3
 8002d12:	f000 ffff 	bl	8003d14 <xTaskRemoveFromEventList>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d013      	beq.n	8002d44 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002d1c:	4b3f      	ldr	r3, [pc, #252]	@ (8002e1c <xQueueGenericSend+0x200>)
 8002d1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002d22:	601a      	str	r2, [r3, #0]
 8002d24:	f3bf 8f4f 	dsb	sy
 8002d28:	f3bf 8f6f 	isb	sy
 8002d2c:	e00a      	b.n	8002d44 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002d2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d007      	beq.n	8002d44 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002d34:	4b39      	ldr	r3, [pc, #228]	@ (8002e1c <xQueueGenericSend+0x200>)
 8002d36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002d3a:	601a      	str	r2, [r3, #0]
 8002d3c:	f3bf 8f4f 	dsb	sy
 8002d40:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002d44:	f001 ff1a 	bl	8004b7c <vPortExitCritical>
				return pdPASS;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e063      	b.n	8002e14 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d103      	bne.n	8002d5a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002d52:	f001 ff13 	bl	8004b7c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002d56:	2300      	movs	r3, #0
 8002d58:	e05c      	b.n	8002e14 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002d5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d106      	bne.n	8002d6e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002d60:	f107 0314 	add.w	r3, r7, #20
 8002d64:	4618      	mov	r0, r3
 8002d66:	f001 f839 	bl	8003ddc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002d6e:	f001 ff05 	bl	8004b7c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002d72:	f000 fd9b 	bl	80038ac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002d76:	f001 fecf 	bl	8004b18 <vPortEnterCritical>
 8002d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d7c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002d80:	b25b      	sxtb	r3, r3
 8002d82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d86:	d103      	bne.n	8002d90 <xQueueGenericSend+0x174>
 8002d88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d92:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002d96:	b25b      	sxtb	r3, r3
 8002d98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d9c:	d103      	bne.n	8002da6 <xQueueGenericSend+0x18a>
 8002d9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002da0:	2200      	movs	r2, #0
 8002da2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002da6:	f001 fee9 	bl	8004b7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002daa:	1d3a      	adds	r2, r7, #4
 8002dac:	f107 0314 	add.w	r3, r7, #20
 8002db0:	4611      	mov	r1, r2
 8002db2:	4618      	mov	r0, r3
 8002db4:	f001 f828 	bl	8003e08 <xTaskCheckForTimeOut>
 8002db8:	4603      	mov	r3, r0
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d124      	bne.n	8002e08 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002dbe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002dc0:	f000 faa4 	bl	800330c <prvIsQueueFull>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d018      	beq.n	8002dfc <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002dca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dcc:	3310      	adds	r3, #16
 8002dce:	687a      	ldr	r2, [r7, #4]
 8002dd0:	4611      	mov	r1, r2
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f000 ff4c 	bl	8003c70 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002dd8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002dda:	f000 fa2f 	bl	800323c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002dde:	f000 fd73 	bl	80038c8 <xTaskResumeAll>
 8002de2:	4603      	mov	r3, r0
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	f47f af7c 	bne.w	8002ce2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8002dea:	4b0c      	ldr	r3, [pc, #48]	@ (8002e1c <xQueueGenericSend+0x200>)
 8002dec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002df0:	601a      	str	r2, [r3, #0]
 8002df2:	f3bf 8f4f 	dsb	sy
 8002df6:	f3bf 8f6f 	isb	sy
 8002dfa:	e772      	b.n	8002ce2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002dfc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002dfe:	f000 fa1d 	bl	800323c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002e02:	f000 fd61 	bl	80038c8 <xTaskResumeAll>
 8002e06:	e76c      	b.n	8002ce2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002e08:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002e0a:	f000 fa17 	bl	800323c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002e0e:	f000 fd5b 	bl	80038c8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002e12:	2300      	movs	r3, #0
		}
	}
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	3738      	adds	r7, #56	@ 0x38
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}
 8002e1c:	e000ed04 	.word	0xe000ed04

08002e20 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b08e      	sub	sp, #56	@ 0x38
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	60f8      	str	r0, [r7, #12]
 8002e28:	60b9      	str	r1, [r7, #8]
 8002e2a:	607a      	str	r2, [r7, #4]
 8002e2c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8002e32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d10b      	bne.n	8002e50 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8002e38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e3c:	f383 8811 	msr	BASEPRI, r3
 8002e40:	f3bf 8f6f 	isb	sy
 8002e44:	f3bf 8f4f 	dsb	sy
 8002e48:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002e4a:	bf00      	nop
 8002e4c:	bf00      	nop
 8002e4e:	e7fd      	b.n	8002e4c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d103      	bne.n	8002e5e <xQueueGenericSendFromISR+0x3e>
 8002e56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d101      	bne.n	8002e62 <xQueueGenericSendFromISR+0x42>
 8002e5e:	2301      	movs	r3, #1
 8002e60:	e000      	b.n	8002e64 <xQueueGenericSendFromISR+0x44>
 8002e62:	2300      	movs	r3, #0
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d10b      	bne.n	8002e80 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8002e68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e6c:	f383 8811 	msr	BASEPRI, r3
 8002e70:	f3bf 8f6f 	isb	sy
 8002e74:	f3bf 8f4f 	dsb	sy
 8002e78:	623b      	str	r3, [r7, #32]
}
 8002e7a:	bf00      	nop
 8002e7c:	bf00      	nop
 8002e7e:	e7fd      	b.n	8002e7c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	2b02      	cmp	r3, #2
 8002e84:	d103      	bne.n	8002e8e <xQueueGenericSendFromISR+0x6e>
 8002e86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e8a:	2b01      	cmp	r3, #1
 8002e8c:	d101      	bne.n	8002e92 <xQueueGenericSendFromISR+0x72>
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e000      	b.n	8002e94 <xQueueGenericSendFromISR+0x74>
 8002e92:	2300      	movs	r3, #0
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d10b      	bne.n	8002eb0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8002e98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e9c:	f383 8811 	msr	BASEPRI, r3
 8002ea0:	f3bf 8f6f 	isb	sy
 8002ea4:	f3bf 8f4f 	dsb	sy
 8002ea8:	61fb      	str	r3, [r7, #28]
}
 8002eaa:	bf00      	nop
 8002eac:	bf00      	nop
 8002eae:	e7fd      	b.n	8002eac <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002eb0:	f001 ff12 	bl	8004cd8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002eb4:	f3ef 8211 	mrs	r2, BASEPRI
 8002eb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ebc:	f383 8811 	msr	BASEPRI, r3
 8002ec0:	f3bf 8f6f 	isb	sy
 8002ec4:	f3bf 8f4f 	dsb	sy
 8002ec8:	61ba      	str	r2, [r7, #24]
 8002eca:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002ecc:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002ece:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002ed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ed2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002ed4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ed6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ed8:	429a      	cmp	r2, r3
 8002eda:	d302      	bcc.n	8002ee2 <xQueueGenericSendFromISR+0xc2>
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	2b02      	cmp	r3, #2
 8002ee0:	d12c      	bne.n	8002f3c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002ee2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ee4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002ee8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002eec:	683a      	ldr	r2, [r7, #0]
 8002eee:	68b9      	ldr	r1, [r7, #8]
 8002ef0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002ef2:	f000 f913 	bl	800311c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002ef6:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8002efa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002efe:	d112      	bne.n	8002f26 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002f00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d016      	beq.n	8002f36 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002f08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f0a:	3324      	adds	r3, #36	@ 0x24
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f000 ff01 	bl	8003d14 <xTaskRemoveFromEventList>
 8002f12:	4603      	mov	r3, r0
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d00e      	beq.n	8002f36 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d00b      	beq.n	8002f36 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2201      	movs	r2, #1
 8002f22:	601a      	str	r2, [r3, #0]
 8002f24:	e007      	b.n	8002f36 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002f26:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002f2a:	3301      	adds	r3, #1
 8002f2c:	b2db      	uxtb	r3, r3
 8002f2e:	b25a      	sxtb	r2, r3
 8002f30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f32:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8002f36:	2301      	movs	r3, #1
 8002f38:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8002f3a:	e001      	b.n	8002f40 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f42:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002f44:	693b      	ldr	r3, [r7, #16]
 8002f46:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002f4a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002f4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3738      	adds	r7, #56	@ 0x38
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
	...

08002f58 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b08c      	sub	sp, #48	@ 0x30
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	60f8      	str	r0, [r7, #12]
 8002f60:	60b9      	str	r1, [r7, #8]
 8002f62:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002f64:	2300      	movs	r3, #0
 8002f66:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002f6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d10b      	bne.n	8002f8a <xQueueReceive+0x32>
	__asm volatile
 8002f72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f76:	f383 8811 	msr	BASEPRI, r3
 8002f7a:	f3bf 8f6f 	isb	sy
 8002f7e:	f3bf 8f4f 	dsb	sy
 8002f82:	623b      	str	r3, [r7, #32]
}
 8002f84:	bf00      	nop
 8002f86:	bf00      	nop
 8002f88:	e7fd      	b.n	8002f86 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d103      	bne.n	8002f98 <xQueueReceive+0x40>
 8002f90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d101      	bne.n	8002f9c <xQueueReceive+0x44>
 8002f98:	2301      	movs	r3, #1
 8002f9a:	e000      	b.n	8002f9e <xQueueReceive+0x46>
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d10b      	bne.n	8002fba <xQueueReceive+0x62>
	__asm volatile
 8002fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fa6:	f383 8811 	msr	BASEPRI, r3
 8002faa:	f3bf 8f6f 	isb	sy
 8002fae:	f3bf 8f4f 	dsb	sy
 8002fb2:	61fb      	str	r3, [r7, #28]
}
 8002fb4:	bf00      	nop
 8002fb6:	bf00      	nop
 8002fb8:	e7fd      	b.n	8002fb6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002fba:	f001 f877 	bl	80040ac <xTaskGetSchedulerState>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d102      	bne.n	8002fca <xQueueReceive+0x72>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d101      	bne.n	8002fce <xQueueReceive+0x76>
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e000      	b.n	8002fd0 <xQueueReceive+0x78>
 8002fce:	2300      	movs	r3, #0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d10b      	bne.n	8002fec <xQueueReceive+0x94>
	__asm volatile
 8002fd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fd8:	f383 8811 	msr	BASEPRI, r3
 8002fdc:	f3bf 8f6f 	isb	sy
 8002fe0:	f3bf 8f4f 	dsb	sy
 8002fe4:	61bb      	str	r3, [r7, #24]
}
 8002fe6:	bf00      	nop
 8002fe8:	bf00      	nop
 8002fea:	e7fd      	b.n	8002fe8 <xQueueReceive+0x90>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8002fec:	f001 fd94 	bl	8004b18 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002ff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ff4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d01f      	beq.n	800303c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002ffc:	68b9      	ldr	r1, [r7, #8]
 8002ffe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003000:	f000 f8f6 	bl	80031f0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003006:	1e5a      	subs	r2, r3, #1
 8003008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800300a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800300c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800300e:	691b      	ldr	r3, [r3, #16]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d00f      	beq.n	8003034 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003016:	3310      	adds	r3, #16
 8003018:	4618      	mov	r0, r3
 800301a:	f000 fe7b 	bl	8003d14 <xTaskRemoveFromEventList>
 800301e:	4603      	mov	r3, r0
 8003020:	2b00      	cmp	r3, #0
 8003022:	d007      	beq.n	8003034 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003024:	4b3c      	ldr	r3, [pc, #240]	@ (8003118 <xQueueReceive+0x1c0>)
 8003026:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800302a:	601a      	str	r2, [r3, #0]
 800302c:	f3bf 8f4f 	dsb	sy
 8003030:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003034:	f001 fda2 	bl	8004b7c <vPortExitCritical>
				return pdPASS;
 8003038:	2301      	movs	r3, #1
 800303a:	e069      	b.n	8003110 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d103      	bne.n	800304a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003042:	f001 fd9b 	bl	8004b7c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003046:	2300      	movs	r3, #0
 8003048:	e062      	b.n	8003110 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800304a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800304c:	2b00      	cmp	r3, #0
 800304e:	d106      	bne.n	800305e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003050:	f107 0310 	add.w	r3, r7, #16
 8003054:	4618      	mov	r0, r3
 8003056:	f000 fec1 	bl	8003ddc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800305a:	2301      	movs	r3, #1
 800305c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800305e:	f001 fd8d 	bl	8004b7c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003062:	f000 fc23 	bl	80038ac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003066:	f001 fd57 	bl	8004b18 <vPortEnterCritical>
 800306a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800306c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003070:	b25b      	sxtb	r3, r3
 8003072:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003076:	d103      	bne.n	8003080 <xQueueReceive+0x128>
 8003078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800307a:	2200      	movs	r2, #0
 800307c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003080:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003082:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003086:	b25b      	sxtb	r3, r3
 8003088:	f1b3 3fff 	cmp.w	r3, #4294967295
 800308c:	d103      	bne.n	8003096 <xQueueReceive+0x13e>
 800308e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003090:	2200      	movs	r2, #0
 8003092:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003096:	f001 fd71 	bl	8004b7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800309a:	1d3a      	adds	r2, r7, #4
 800309c:	f107 0310 	add.w	r3, r7, #16
 80030a0:	4611      	mov	r1, r2
 80030a2:	4618      	mov	r0, r3
 80030a4:	f000 feb0 	bl	8003e08 <xTaskCheckForTimeOut>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d123      	bne.n	80030f6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80030ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80030b0:	f000 f916 	bl	80032e0 <prvIsQueueEmpty>
 80030b4:	4603      	mov	r3, r0
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d017      	beq.n	80030ea <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80030ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030bc:	3324      	adds	r3, #36	@ 0x24
 80030be:	687a      	ldr	r2, [r7, #4]
 80030c0:	4611      	mov	r1, r2
 80030c2:	4618      	mov	r0, r3
 80030c4:	f000 fdd4 	bl	8003c70 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80030c8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80030ca:	f000 f8b7 	bl	800323c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80030ce:	f000 fbfb 	bl	80038c8 <xTaskResumeAll>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d189      	bne.n	8002fec <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80030d8:	4b0f      	ldr	r3, [pc, #60]	@ (8003118 <xQueueReceive+0x1c0>)
 80030da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80030de:	601a      	str	r2, [r3, #0]
 80030e0:	f3bf 8f4f 	dsb	sy
 80030e4:	f3bf 8f6f 	isb	sy
 80030e8:	e780      	b.n	8002fec <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80030ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80030ec:	f000 f8a6 	bl	800323c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80030f0:	f000 fbea 	bl	80038c8 <xTaskResumeAll>
 80030f4:	e77a      	b.n	8002fec <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80030f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80030f8:	f000 f8a0 	bl	800323c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80030fc:	f000 fbe4 	bl	80038c8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003100:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003102:	f000 f8ed 	bl	80032e0 <prvIsQueueEmpty>
 8003106:	4603      	mov	r3, r0
 8003108:	2b00      	cmp	r3, #0
 800310a:	f43f af6f 	beq.w	8002fec <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800310e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8003110:	4618      	mov	r0, r3
 8003112:	3730      	adds	r7, #48	@ 0x30
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}
 8003118:	e000ed04 	.word	0xe000ed04

0800311c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b086      	sub	sp, #24
 8003120:	af00      	add	r7, sp, #0
 8003122:	60f8      	str	r0, [r7, #12]
 8003124:	60b9      	str	r1, [r7, #8]
 8003126:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003128:	2300      	movs	r3, #0
 800312a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003130:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003136:	2b00      	cmp	r3, #0
 8003138:	d10d      	bne.n	8003156 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d14d      	bne.n	80031de <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	4618      	mov	r0, r3
 8003148:	f000 ffce 	bl	80040e8 <xTaskPriorityDisinherit>
 800314c:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	2200      	movs	r2, #0
 8003152:	605a      	str	r2, [r3, #4]
 8003154:	e043      	b.n	80031de <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d119      	bne.n	8003190 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	6898      	ldr	r0, [r3, #8]
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003164:	461a      	mov	r2, r3
 8003166:	68b9      	ldr	r1, [r7, #8]
 8003168:	f002 f85c 	bl	8005224 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	689a      	ldr	r2, [r3, #8]
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003174:	441a      	add	r2, r3
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	689a      	ldr	r2, [r3, #8]
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	429a      	cmp	r2, r3
 8003184:	d32b      	bcc.n	80031de <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	609a      	str	r2, [r3, #8]
 800318e:	e026      	b.n	80031de <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	68d8      	ldr	r0, [r3, #12]
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003198:	461a      	mov	r2, r3
 800319a:	68b9      	ldr	r1, [r7, #8]
 800319c:	f002 f842 	bl	8005224 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	68da      	ldr	r2, [r3, #12]
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031a8:	425b      	negs	r3, r3
 80031aa:	441a      	add	r2, r3
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	68da      	ldr	r2, [r3, #12]
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	429a      	cmp	r2, r3
 80031ba:	d207      	bcs.n	80031cc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	685a      	ldr	r2, [r3, #4]
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c4:	425b      	negs	r3, r3
 80031c6:	441a      	add	r2, r3
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2b02      	cmp	r3, #2
 80031d0:	d105      	bne.n	80031de <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d002      	beq.n	80031de <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	3b01      	subs	r3, #1
 80031dc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	1c5a      	adds	r2, r3, #1
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80031e6:	697b      	ldr	r3, [r7, #20]
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	3718      	adds	r7, #24
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}

080031f0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b082      	sub	sp, #8
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
 80031f8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d018      	beq.n	8003234 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	68da      	ldr	r2, [r3, #12]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800320a:	441a      	add	r2, r3
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	68da      	ldr	r2, [r3, #12]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	429a      	cmp	r2, r3
 800321a:	d303      	bcc.n	8003224 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	68d9      	ldr	r1, [r3, #12]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800322c:	461a      	mov	r2, r3
 800322e:	6838      	ldr	r0, [r7, #0]
 8003230:	f001 fff8 	bl	8005224 <memcpy>
	}
}
 8003234:	bf00      	nop
 8003236:	3708      	adds	r7, #8
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}

0800323c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b084      	sub	sp, #16
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003244:	f001 fc68 	bl	8004b18 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800324e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003250:	e011      	b.n	8003276 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003256:	2b00      	cmp	r3, #0
 8003258:	d012      	beq.n	8003280 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	3324      	adds	r3, #36	@ 0x24
 800325e:	4618      	mov	r0, r3
 8003260:	f000 fd58 	bl	8003d14 <xTaskRemoveFromEventList>
 8003264:	4603      	mov	r3, r0
 8003266:	2b00      	cmp	r3, #0
 8003268:	d001      	beq.n	800326e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800326a:	f000 fe31 	bl	8003ed0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800326e:	7bfb      	ldrb	r3, [r7, #15]
 8003270:	3b01      	subs	r3, #1
 8003272:	b2db      	uxtb	r3, r3
 8003274:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003276:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800327a:	2b00      	cmp	r3, #0
 800327c:	dce9      	bgt.n	8003252 <prvUnlockQueue+0x16>
 800327e:	e000      	b.n	8003282 <prvUnlockQueue+0x46>
					break;
 8003280:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	22ff      	movs	r2, #255	@ 0xff
 8003286:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800328a:	f001 fc77 	bl	8004b7c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800328e:	f001 fc43 	bl	8004b18 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003298:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800329a:	e011      	b.n	80032c0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	691b      	ldr	r3, [r3, #16]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d012      	beq.n	80032ca <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	3310      	adds	r3, #16
 80032a8:	4618      	mov	r0, r3
 80032aa:	f000 fd33 	bl	8003d14 <xTaskRemoveFromEventList>
 80032ae:	4603      	mov	r3, r0
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d001      	beq.n	80032b8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80032b4:	f000 fe0c 	bl	8003ed0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80032b8:	7bbb      	ldrb	r3, [r7, #14]
 80032ba:	3b01      	subs	r3, #1
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80032c0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	dce9      	bgt.n	800329c <prvUnlockQueue+0x60>
 80032c8:	e000      	b.n	80032cc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80032ca:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	22ff      	movs	r2, #255	@ 0xff
 80032d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80032d4:	f001 fc52 	bl	8004b7c <vPortExitCritical>
}
 80032d8:	bf00      	nop
 80032da:	3710      	adds	r7, #16
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}

080032e0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b084      	sub	sp, #16
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80032e8:	f001 fc16 	bl	8004b18 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d102      	bne.n	80032fa <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80032f4:	2301      	movs	r3, #1
 80032f6:	60fb      	str	r3, [r7, #12]
 80032f8:	e001      	b.n	80032fe <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80032fa:	2300      	movs	r3, #0
 80032fc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80032fe:	f001 fc3d 	bl	8004b7c <vPortExitCritical>

	return xReturn;
 8003302:	68fb      	ldr	r3, [r7, #12]
}
 8003304:	4618      	mov	r0, r3
 8003306:	3710      	adds	r7, #16
 8003308:	46bd      	mov	sp, r7
 800330a:	bd80      	pop	{r7, pc}

0800330c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b084      	sub	sp, #16
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003314:	f001 fc00 	bl	8004b18 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003320:	429a      	cmp	r2, r3
 8003322:	d102      	bne.n	800332a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003324:	2301      	movs	r3, #1
 8003326:	60fb      	str	r3, [r7, #12]
 8003328:	e001      	b.n	800332e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800332a:	2300      	movs	r3, #0
 800332c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800332e:	f001 fc25 	bl	8004b7c <vPortExitCritical>

	return xReturn;
 8003332:	68fb      	ldr	r3, [r7, #12]
}
 8003334:	4618      	mov	r0, r3
 8003336:	3710      	adds	r7, #16
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}

0800333c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800333c:	b480      	push	{r7}
 800333e:	b085      	sub	sp, #20
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
 8003344:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003346:	2300      	movs	r3, #0
 8003348:	60fb      	str	r3, [r7, #12]
 800334a:	e014      	b.n	8003376 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800334c:	4a0f      	ldr	r2, [pc, #60]	@ (800338c <vQueueAddToRegistry+0x50>)
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d10b      	bne.n	8003370 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003358:	490c      	ldr	r1, [pc, #48]	@ (800338c <vQueueAddToRegistry+0x50>)
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	683a      	ldr	r2, [r7, #0]
 800335e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003362:	4a0a      	ldr	r2, [pc, #40]	@ (800338c <vQueueAddToRegistry+0x50>)
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	00db      	lsls	r3, r3, #3
 8003368:	4413      	add	r3, r2
 800336a:	687a      	ldr	r2, [r7, #4]
 800336c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800336e:	e006      	b.n	800337e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	3301      	adds	r3, #1
 8003374:	60fb      	str	r3, [r7, #12]
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2b07      	cmp	r3, #7
 800337a:	d9e7      	bls.n	800334c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800337c:	bf00      	nop
 800337e:	bf00      	nop
 8003380:	3714      	adds	r7, #20
 8003382:	46bd      	mov	sp, r7
 8003384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003388:	4770      	bx	lr
 800338a:	bf00      	nop
 800338c:	20000828 	.word	0x20000828

08003390 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003390:	b580      	push	{r7, lr}
 8003392:	b086      	sub	sp, #24
 8003394:	af00      	add	r7, sp, #0
 8003396:	60f8      	str	r0, [r7, #12]
 8003398:	60b9      	str	r1, [r7, #8]
 800339a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80033a0:	f001 fbba 	bl	8004b18 <vPortEnterCritical>
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80033aa:	b25b      	sxtb	r3, r3
 80033ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033b0:	d103      	bne.n	80033ba <vQueueWaitForMessageRestricted+0x2a>
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	2200      	movs	r2, #0
 80033b6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80033c0:	b25b      	sxtb	r3, r3
 80033c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033c6:	d103      	bne.n	80033d0 <vQueueWaitForMessageRestricted+0x40>
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	2200      	movs	r2, #0
 80033cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80033d0:	f001 fbd4 	bl	8004b7c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d106      	bne.n	80033ea <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80033dc:	697b      	ldr	r3, [r7, #20]
 80033de:	3324      	adds	r3, #36	@ 0x24
 80033e0:	687a      	ldr	r2, [r7, #4]
 80033e2:	68b9      	ldr	r1, [r7, #8]
 80033e4:	4618      	mov	r0, r3
 80033e6:	f000 fc69 	bl	8003cbc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80033ea:	6978      	ldr	r0, [r7, #20]
 80033ec:	f7ff ff26 	bl	800323c <prvUnlockQueue>
	}
 80033f0:	bf00      	nop
 80033f2:	3718      	adds	r7, #24
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}

080033f8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b08e      	sub	sp, #56	@ 0x38
 80033fc:	af04      	add	r7, sp, #16
 80033fe:	60f8      	str	r0, [r7, #12]
 8003400:	60b9      	str	r1, [r7, #8]
 8003402:	607a      	str	r2, [r7, #4]
 8003404:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003406:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003408:	2b00      	cmp	r3, #0
 800340a:	d10b      	bne.n	8003424 <xTaskCreateStatic+0x2c>
	__asm volatile
 800340c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003410:	f383 8811 	msr	BASEPRI, r3
 8003414:	f3bf 8f6f 	isb	sy
 8003418:	f3bf 8f4f 	dsb	sy
 800341c:	623b      	str	r3, [r7, #32]
}
 800341e:	bf00      	nop
 8003420:	bf00      	nop
 8003422:	e7fd      	b.n	8003420 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003424:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003426:	2b00      	cmp	r3, #0
 8003428:	d10b      	bne.n	8003442 <xTaskCreateStatic+0x4a>
	__asm volatile
 800342a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800342e:	f383 8811 	msr	BASEPRI, r3
 8003432:	f3bf 8f6f 	isb	sy
 8003436:	f3bf 8f4f 	dsb	sy
 800343a:	61fb      	str	r3, [r7, #28]
}
 800343c:	bf00      	nop
 800343e:	bf00      	nop
 8003440:	e7fd      	b.n	800343e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003442:	23a8      	movs	r3, #168	@ 0xa8
 8003444:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	2ba8      	cmp	r3, #168	@ 0xa8
 800344a:	d00b      	beq.n	8003464 <xTaskCreateStatic+0x6c>
	__asm volatile
 800344c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003450:	f383 8811 	msr	BASEPRI, r3
 8003454:	f3bf 8f6f 	isb	sy
 8003458:	f3bf 8f4f 	dsb	sy
 800345c:	61bb      	str	r3, [r7, #24]
}
 800345e:	bf00      	nop
 8003460:	bf00      	nop
 8003462:	e7fd      	b.n	8003460 <xTaskCreateStatic+0x68>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003464:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003466:	2b00      	cmp	r3, #0
 8003468:	d01e      	beq.n	80034a8 <xTaskCreateStatic+0xb0>
 800346a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800346c:	2b00      	cmp	r3, #0
 800346e:	d01b      	beq.n	80034a8 <xTaskCreateStatic+0xb0>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003470:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003472:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003476:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003478:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800347a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800347c:	2202      	movs	r2, #2
 800347e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003482:	2300      	movs	r3, #0
 8003484:	9303      	str	r3, [sp, #12]
 8003486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003488:	9302      	str	r3, [sp, #8]
 800348a:	f107 0314 	add.w	r3, r7, #20
 800348e:	9301      	str	r3, [sp, #4]
 8003490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003492:	9300      	str	r3, [sp, #0]
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	687a      	ldr	r2, [r7, #4]
 8003498:	68b9      	ldr	r1, [r7, #8]
 800349a:	68f8      	ldr	r0, [r7, #12]
 800349c:	f000 f850 	bl	8003540 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80034a0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80034a2:	f000 f8ed 	bl	8003680 <prvAddNewTaskToReadyList>
 80034a6:	e001      	b.n	80034ac <xTaskCreateStatic+0xb4>
		}
		else
		{
			xReturn = NULL;
 80034a8:	2300      	movs	r3, #0
 80034aa:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80034ac:	697b      	ldr	r3, [r7, #20]
	}
 80034ae:	4618      	mov	r0, r3
 80034b0:	3728      	adds	r7, #40	@ 0x28
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bd80      	pop	{r7, pc}

080034b6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80034b6:	b580      	push	{r7, lr}
 80034b8:	b08c      	sub	sp, #48	@ 0x30
 80034ba:	af04      	add	r7, sp, #16
 80034bc:	60f8      	str	r0, [r7, #12]
 80034be:	60b9      	str	r1, [r7, #8]
 80034c0:	603b      	str	r3, [r7, #0]
 80034c2:	4613      	mov	r3, r2
 80034c4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80034c6:	88fb      	ldrh	r3, [r7, #6]
 80034c8:	009b      	lsls	r3, r3, #2
 80034ca:	4618      	mov	r0, r3
 80034cc:	f001 fc46 	bl	8004d5c <pvPortMalloc>
 80034d0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d00e      	beq.n	80034f6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80034d8:	20a8      	movs	r0, #168	@ 0xa8
 80034da:	f001 fc3f 	bl	8004d5c <pvPortMalloc>
 80034de:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80034e0:	69fb      	ldr	r3, [r7, #28]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d003      	beq.n	80034ee <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	697a      	ldr	r2, [r7, #20]
 80034ea:	631a      	str	r2, [r3, #48]	@ 0x30
 80034ec:	e005      	b.n	80034fa <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80034ee:	6978      	ldr	r0, [r7, #20]
 80034f0:	f001 fcfc 	bl	8004eec <vPortFree>
 80034f4:	e001      	b.n	80034fa <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80034f6:	2300      	movs	r3, #0
 80034f8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80034fa:	69fb      	ldr	r3, [r7, #28]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d017      	beq.n	8003530 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003500:	69fb      	ldr	r3, [r7, #28]
 8003502:	2200      	movs	r2, #0
 8003504:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003508:	88fa      	ldrh	r2, [r7, #6]
 800350a:	2300      	movs	r3, #0
 800350c:	9303      	str	r3, [sp, #12]
 800350e:	69fb      	ldr	r3, [r7, #28]
 8003510:	9302      	str	r3, [sp, #8]
 8003512:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003514:	9301      	str	r3, [sp, #4]
 8003516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003518:	9300      	str	r3, [sp, #0]
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	68b9      	ldr	r1, [r7, #8]
 800351e:	68f8      	ldr	r0, [r7, #12]
 8003520:	f000 f80e 	bl	8003540 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003524:	69f8      	ldr	r0, [r7, #28]
 8003526:	f000 f8ab 	bl	8003680 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800352a:	2301      	movs	r3, #1
 800352c:	61bb      	str	r3, [r7, #24]
 800352e:	e002      	b.n	8003536 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003530:	f04f 33ff 	mov.w	r3, #4294967295
 8003534:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003536:	69bb      	ldr	r3, [r7, #24]
	}
 8003538:	4618      	mov	r0, r3
 800353a:	3720      	adds	r7, #32
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}

08003540 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b088      	sub	sp, #32
 8003544:	af00      	add	r7, sp, #0
 8003546:	60f8      	str	r0, [r7, #12]
 8003548:	60b9      	str	r1, [r7, #8]
 800354a:	607a      	str	r2, [r7, #4]
 800354c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800354e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003550:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	009b      	lsls	r3, r3, #2
 8003556:	461a      	mov	r2, r3
 8003558:	21a5      	movs	r1, #165	@ 0xa5
 800355a:	f001 fddf 	bl	800511c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800355e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003560:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003568:	3b01      	subs	r3, #1
 800356a:	009b      	lsls	r3, r3, #2
 800356c:	4413      	add	r3, r2
 800356e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003570:	69bb      	ldr	r3, [r7, #24]
 8003572:	f023 0307 	bic.w	r3, r3, #7
 8003576:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003578:	69bb      	ldr	r3, [r7, #24]
 800357a:	f003 0307 	and.w	r3, r3, #7
 800357e:	2b00      	cmp	r3, #0
 8003580:	d00b      	beq.n	800359a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8003582:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003586:	f383 8811 	msr	BASEPRI, r3
 800358a:	f3bf 8f6f 	isb	sy
 800358e:	f3bf 8f4f 	dsb	sy
 8003592:	617b      	str	r3, [r7, #20]
}
 8003594:	bf00      	nop
 8003596:	bf00      	nop
 8003598:	e7fd      	b.n	8003596 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800359a:	2300      	movs	r3, #0
 800359c:	61fb      	str	r3, [r7, #28]
 800359e:	e012      	b.n	80035c6 <prvInitialiseNewTask+0x86>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80035a0:	68ba      	ldr	r2, [r7, #8]
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	4413      	add	r3, r2
 80035a6:	7819      	ldrb	r1, [r3, #0]
 80035a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80035aa:	69fb      	ldr	r3, [r7, #28]
 80035ac:	4413      	add	r3, r2
 80035ae:	3334      	adds	r3, #52	@ 0x34
 80035b0:	460a      	mov	r2, r1
 80035b2:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80035b4:	68ba      	ldr	r2, [r7, #8]
 80035b6:	69fb      	ldr	r3, [r7, #28]
 80035b8:	4413      	add	r3, r2
 80035ba:	781b      	ldrb	r3, [r3, #0]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d006      	beq.n	80035ce <prvInitialiseNewTask+0x8e>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80035c0:	69fb      	ldr	r3, [r7, #28]
 80035c2:	3301      	adds	r3, #1
 80035c4:	61fb      	str	r3, [r7, #28]
 80035c6:	69fb      	ldr	r3, [r7, #28]
 80035c8:	2b0f      	cmp	r3, #15
 80035ca:	d9e9      	bls.n	80035a0 <prvInitialiseNewTask+0x60>
 80035cc:	e000      	b.n	80035d0 <prvInitialiseNewTask+0x90>
		{
			break;
 80035ce:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80035d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035d2:	2200      	movs	r2, #0
 80035d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80035d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035da:	2b37      	cmp	r3, #55	@ 0x37
 80035dc:	d901      	bls.n	80035e2 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80035de:	2337      	movs	r3, #55	@ 0x37
 80035e0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80035e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80035e6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80035e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035ea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80035ec:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80035ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035f0:	2200      	movs	r2, #0
 80035f2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80035f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035f6:	3304      	adds	r3, #4
 80035f8:	4618      	mov	r0, r3
 80035fa:	f7ff f971 	bl	80028e0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80035fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003600:	3318      	adds	r3, #24
 8003602:	4618      	mov	r0, r3
 8003604:	f7ff f96c 	bl	80028e0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003608:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800360a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800360c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800360e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003610:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8003614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003616:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800361a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800361c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800361e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003620:	2200      	movs	r2, #0
 8003622:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003626:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003628:	2200      	movs	r2, #0
 800362a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800362e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003630:	3354      	adds	r3, #84	@ 0x54
 8003632:	224c      	movs	r2, #76	@ 0x4c
 8003634:	2100      	movs	r1, #0
 8003636:	4618      	mov	r0, r3
 8003638:	f001 fd70 	bl	800511c <memset>
 800363c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800363e:	4a0d      	ldr	r2, [pc, #52]	@ (8003674 <prvInitialiseNewTask+0x134>)
 8003640:	659a      	str	r2, [r3, #88]	@ 0x58
 8003642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003644:	4a0c      	ldr	r2, [pc, #48]	@ (8003678 <prvInitialiseNewTask+0x138>)
 8003646:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800364a:	4a0c      	ldr	r2, [pc, #48]	@ (800367c <prvInitialiseNewTask+0x13c>)
 800364c:	661a      	str	r2, [r3, #96]	@ 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800364e:	683a      	ldr	r2, [r7, #0]
 8003650:	68f9      	ldr	r1, [r7, #12]
 8003652:	69b8      	ldr	r0, [r7, #24]
 8003654:	f001 f92c 	bl	80048b0 <pxPortInitialiseStack>
 8003658:	4602      	mov	r2, r0
 800365a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800365c:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800365e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003660:	2b00      	cmp	r3, #0
 8003662:	d002      	beq.n	800366a <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003664:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003666:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003668:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800366a:	bf00      	nop
 800366c:	3720      	adds	r7, #32
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}
 8003672:	bf00      	nop
 8003674:	20001ab4 	.word	0x20001ab4
 8003678:	20001b1c 	.word	0x20001b1c
 800367c:	20001b84 	.word	0x20001b84

08003680 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b082      	sub	sp, #8
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003688:	f001 fa46 	bl	8004b18 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800368c:	4b2d      	ldr	r3, [pc, #180]	@ (8003744 <prvAddNewTaskToReadyList+0xc4>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	3301      	adds	r3, #1
 8003692:	4a2c      	ldr	r2, [pc, #176]	@ (8003744 <prvAddNewTaskToReadyList+0xc4>)
 8003694:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003696:	4b2c      	ldr	r3, [pc, #176]	@ (8003748 <prvAddNewTaskToReadyList+0xc8>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d109      	bne.n	80036b2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800369e:	4a2a      	ldr	r2, [pc, #168]	@ (8003748 <prvAddNewTaskToReadyList+0xc8>)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80036a4:	4b27      	ldr	r3, [pc, #156]	@ (8003744 <prvAddNewTaskToReadyList+0xc4>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	2b01      	cmp	r3, #1
 80036aa:	d110      	bne.n	80036ce <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80036ac:	f000 fc34 	bl	8003f18 <prvInitialiseTaskLists>
 80036b0:	e00d      	b.n	80036ce <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80036b2:	4b26      	ldr	r3, [pc, #152]	@ (800374c <prvAddNewTaskToReadyList+0xcc>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d109      	bne.n	80036ce <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80036ba:	4b23      	ldr	r3, [pc, #140]	@ (8003748 <prvAddNewTaskToReadyList+0xc8>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036c4:	429a      	cmp	r2, r3
 80036c6:	d802      	bhi.n	80036ce <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80036c8:	4a1f      	ldr	r2, [pc, #124]	@ (8003748 <prvAddNewTaskToReadyList+0xc8>)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80036ce:	4b20      	ldr	r3, [pc, #128]	@ (8003750 <prvAddNewTaskToReadyList+0xd0>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	3301      	adds	r3, #1
 80036d4:	4a1e      	ldr	r2, [pc, #120]	@ (8003750 <prvAddNewTaskToReadyList+0xd0>)
 80036d6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80036d8:	4b1d      	ldr	r3, [pc, #116]	@ (8003750 <prvAddNewTaskToReadyList+0xd0>)
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036e4:	4b1b      	ldr	r3, [pc, #108]	@ (8003754 <prvAddNewTaskToReadyList+0xd4>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d903      	bls.n	80036f4 <prvAddNewTaskToReadyList+0x74>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036f0:	4a18      	ldr	r2, [pc, #96]	@ (8003754 <prvAddNewTaskToReadyList+0xd4>)
 80036f2:	6013      	str	r3, [r2, #0]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036f8:	4613      	mov	r3, r2
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	4413      	add	r3, r2
 80036fe:	009b      	lsls	r3, r3, #2
 8003700:	4a15      	ldr	r2, [pc, #84]	@ (8003758 <prvAddNewTaskToReadyList+0xd8>)
 8003702:	441a      	add	r2, r3
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	3304      	adds	r3, #4
 8003708:	4619      	mov	r1, r3
 800370a:	4610      	mov	r0, r2
 800370c:	f7ff f8f5 	bl	80028fa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003710:	f001 fa34 	bl	8004b7c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003714:	4b0d      	ldr	r3, [pc, #52]	@ (800374c <prvAddNewTaskToReadyList+0xcc>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d00e      	beq.n	800373a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800371c:	4b0a      	ldr	r3, [pc, #40]	@ (8003748 <prvAddNewTaskToReadyList+0xc8>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003726:	429a      	cmp	r2, r3
 8003728:	d207      	bcs.n	800373a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800372a:	4b0c      	ldr	r3, [pc, #48]	@ (800375c <prvAddNewTaskToReadyList+0xdc>)
 800372c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003730:	601a      	str	r2, [r3, #0]
 8003732:	f3bf 8f4f 	dsb	sy
 8003736:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800373a:	bf00      	nop
 800373c:	3708      	adds	r7, #8
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}
 8003742:	bf00      	nop
 8003744:	20000d3c 	.word	0x20000d3c
 8003748:	20000868 	.word	0x20000868
 800374c:	20000d48 	.word	0x20000d48
 8003750:	20000d58 	.word	0x20000d58
 8003754:	20000d44 	.word	0x20000d44
 8003758:	2000086c 	.word	0x2000086c
 800375c:	e000ed04 	.word	0xe000ed04

08003760 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003760:	b580      	push	{r7, lr}
 8003762:	b084      	sub	sp, #16
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003768:	2300      	movs	r3, #0
 800376a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d018      	beq.n	80037a4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003772:	4b14      	ldr	r3, [pc, #80]	@ (80037c4 <vTaskDelay+0x64>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d00b      	beq.n	8003792 <vTaskDelay+0x32>
	__asm volatile
 800377a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800377e:	f383 8811 	msr	BASEPRI, r3
 8003782:	f3bf 8f6f 	isb	sy
 8003786:	f3bf 8f4f 	dsb	sy
 800378a:	60bb      	str	r3, [r7, #8]
}
 800378c:	bf00      	nop
 800378e:	bf00      	nop
 8003790:	e7fd      	b.n	800378e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003792:	f000 f88b 	bl	80038ac <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003796:	2100      	movs	r1, #0
 8003798:	6878      	ldr	r0, [r7, #4]
 800379a:	f000 fd15 	bl	80041c8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800379e:	f000 f893 	bl	80038c8 <xTaskResumeAll>
 80037a2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d107      	bne.n	80037ba <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80037aa:	4b07      	ldr	r3, [pc, #28]	@ (80037c8 <vTaskDelay+0x68>)
 80037ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80037b0:	601a      	str	r2, [r3, #0]
 80037b2:	f3bf 8f4f 	dsb	sy
 80037b6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80037ba:	bf00      	nop
 80037bc:	3710      	adds	r7, #16
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}
 80037c2:	bf00      	nop
 80037c4:	20000d64 	.word	0x20000d64
 80037c8:	e000ed04 	.word	0xe000ed04

080037cc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b08a      	sub	sp, #40	@ 0x28
 80037d0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80037d2:	2300      	movs	r3, #0
 80037d4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80037d6:	2300      	movs	r3, #0
 80037d8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80037da:	463a      	mov	r2, r7
 80037dc:	1d39      	adds	r1, r7, #4
 80037de:	f107 0308 	add.w	r3, r7, #8
 80037e2:	4618      	mov	r0, r3
 80037e4:	f7ff f828 	bl	8002838 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80037e8:	6839      	ldr	r1, [r7, #0]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	68ba      	ldr	r2, [r7, #8]
 80037ee:	9202      	str	r2, [sp, #8]
 80037f0:	9301      	str	r3, [sp, #4]
 80037f2:	2300      	movs	r3, #0
 80037f4:	9300      	str	r3, [sp, #0]
 80037f6:	2300      	movs	r3, #0
 80037f8:	460a      	mov	r2, r1
 80037fa:	4924      	ldr	r1, [pc, #144]	@ (800388c <vTaskStartScheduler+0xc0>)
 80037fc:	4824      	ldr	r0, [pc, #144]	@ (8003890 <vTaskStartScheduler+0xc4>)
 80037fe:	f7ff fdfb 	bl	80033f8 <xTaskCreateStatic>
 8003802:	4603      	mov	r3, r0
 8003804:	4a23      	ldr	r2, [pc, #140]	@ (8003894 <vTaskStartScheduler+0xc8>)
 8003806:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003808:	4b22      	ldr	r3, [pc, #136]	@ (8003894 <vTaskStartScheduler+0xc8>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d002      	beq.n	8003816 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003810:	2301      	movs	r3, #1
 8003812:	617b      	str	r3, [r7, #20]
 8003814:	e001      	b.n	800381a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003816:	2300      	movs	r3, #0
 8003818:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800381a:	697b      	ldr	r3, [r7, #20]
 800381c:	2b01      	cmp	r3, #1
 800381e:	d102      	bne.n	8003826 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003820:	f000 fd26 	bl	8004270 <xTimerCreateTimerTask>
 8003824:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003826:	697b      	ldr	r3, [r7, #20]
 8003828:	2b01      	cmp	r3, #1
 800382a:	d11b      	bne.n	8003864 <vTaskStartScheduler+0x98>
	__asm volatile
 800382c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003830:	f383 8811 	msr	BASEPRI, r3
 8003834:	f3bf 8f6f 	isb	sy
 8003838:	f3bf 8f4f 	dsb	sy
 800383c:	613b      	str	r3, [r7, #16]
}
 800383e:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003840:	4b15      	ldr	r3, [pc, #84]	@ (8003898 <vTaskStartScheduler+0xcc>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	3354      	adds	r3, #84	@ 0x54
 8003846:	4a15      	ldr	r2, [pc, #84]	@ (800389c <vTaskStartScheduler+0xd0>)
 8003848:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800384a:	4b15      	ldr	r3, [pc, #84]	@ (80038a0 <vTaskStartScheduler+0xd4>)
 800384c:	f04f 32ff 	mov.w	r2, #4294967295
 8003850:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003852:	4b14      	ldr	r3, [pc, #80]	@ (80038a4 <vTaskStartScheduler+0xd8>)
 8003854:	2201      	movs	r2, #1
 8003856:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8003858:	4b13      	ldr	r3, [pc, #76]	@ (80038a8 <vTaskStartScheduler+0xdc>)
 800385a:	2200      	movs	r2, #0
 800385c:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800385e:	f001 f8b7 	bl	80049d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003862:	e00f      	b.n	8003884 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	f1b3 3fff 	cmp.w	r3, #4294967295
 800386a:	d10b      	bne.n	8003884 <vTaskStartScheduler+0xb8>
	__asm volatile
 800386c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003870:	f383 8811 	msr	BASEPRI, r3
 8003874:	f3bf 8f6f 	isb	sy
 8003878:	f3bf 8f4f 	dsb	sy
 800387c:	60fb      	str	r3, [r7, #12]
}
 800387e:	bf00      	nop
 8003880:	bf00      	nop
 8003882:	e7fd      	b.n	8003880 <vTaskStartScheduler+0xb4>
}
 8003884:	bf00      	nop
 8003886:	3718      	adds	r7, #24
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}
 800388c:	08005314 	.word	0x08005314
 8003890:	08003ee9 	.word	0x08003ee9
 8003894:	20000d60 	.word	0x20000d60
 8003898:	20000868 	.word	0x20000868
 800389c:	20000010 	.word	0x20000010
 80038a0:	20000d5c 	.word	0x20000d5c
 80038a4:	20000d48 	.word	0x20000d48
 80038a8:	20000d40 	.word	0x20000d40

080038ac <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80038ac:	b480      	push	{r7}
 80038ae:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80038b0:	4b04      	ldr	r3, [pc, #16]	@ (80038c4 <vTaskSuspendAll+0x18>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	3301      	adds	r3, #1
 80038b6:	4a03      	ldr	r2, [pc, #12]	@ (80038c4 <vTaskSuspendAll+0x18>)
 80038b8:	6013      	str	r3, [r2, #0]
}
 80038ba:	bf00      	nop
 80038bc:	46bd      	mov	sp, r7
 80038be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c2:	4770      	bx	lr
 80038c4:	20000d64 	.word	0x20000d64

080038c8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b084      	sub	sp, #16
 80038cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80038ce:	2300      	movs	r3, #0
 80038d0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80038d2:	2300      	movs	r3, #0
 80038d4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80038d6:	4b42      	ldr	r3, [pc, #264]	@ (80039e0 <xTaskResumeAll+0x118>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d10b      	bne.n	80038f6 <xTaskResumeAll+0x2e>
	__asm volatile
 80038de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038e2:	f383 8811 	msr	BASEPRI, r3
 80038e6:	f3bf 8f6f 	isb	sy
 80038ea:	f3bf 8f4f 	dsb	sy
 80038ee:	603b      	str	r3, [r7, #0]
}
 80038f0:	bf00      	nop
 80038f2:	bf00      	nop
 80038f4:	e7fd      	b.n	80038f2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80038f6:	f001 f90f 	bl	8004b18 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80038fa:	4b39      	ldr	r3, [pc, #228]	@ (80039e0 <xTaskResumeAll+0x118>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	3b01      	subs	r3, #1
 8003900:	4a37      	ldr	r2, [pc, #220]	@ (80039e0 <xTaskResumeAll+0x118>)
 8003902:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003904:	4b36      	ldr	r3, [pc, #216]	@ (80039e0 <xTaskResumeAll+0x118>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d162      	bne.n	80039d2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800390c:	4b35      	ldr	r3, [pc, #212]	@ (80039e4 <xTaskResumeAll+0x11c>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d05e      	beq.n	80039d2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003914:	e02f      	b.n	8003976 <xTaskResumeAll+0xae>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003916:	4b34      	ldr	r3, [pc, #208]	@ (80039e8 <xTaskResumeAll+0x120>)
 8003918:	68db      	ldr	r3, [r3, #12]
 800391a:	68db      	ldr	r3, [r3, #12]
 800391c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	3318      	adds	r3, #24
 8003922:	4618      	mov	r0, r3
 8003924:	f7ff f846 	bl	80029b4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	3304      	adds	r3, #4
 800392c:	4618      	mov	r0, r3
 800392e:	f7ff f841 	bl	80029b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003936:	4b2d      	ldr	r3, [pc, #180]	@ (80039ec <xTaskResumeAll+0x124>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	429a      	cmp	r2, r3
 800393c:	d903      	bls.n	8003946 <xTaskResumeAll+0x7e>
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003942:	4a2a      	ldr	r2, [pc, #168]	@ (80039ec <xTaskResumeAll+0x124>)
 8003944:	6013      	str	r3, [r2, #0]
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800394a:	4613      	mov	r3, r2
 800394c:	009b      	lsls	r3, r3, #2
 800394e:	4413      	add	r3, r2
 8003950:	009b      	lsls	r3, r3, #2
 8003952:	4a27      	ldr	r2, [pc, #156]	@ (80039f0 <xTaskResumeAll+0x128>)
 8003954:	441a      	add	r2, r3
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	3304      	adds	r3, #4
 800395a:	4619      	mov	r1, r3
 800395c:	4610      	mov	r0, r2
 800395e:	f7fe ffcc 	bl	80028fa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003966:	4b23      	ldr	r3, [pc, #140]	@ (80039f4 <xTaskResumeAll+0x12c>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800396c:	429a      	cmp	r2, r3
 800396e:	d302      	bcc.n	8003976 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8003970:	4b21      	ldr	r3, [pc, #132]	@ (80039f8 <xTaskResumeAll+0x130>)
 8003972:	2201      	movs	r2, #1
 8003974:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003976:	4b1c      	ldr	r3, [pc, #112]	@ (80039e8 <xTaskResumeAll+0x120>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d1cb      	bne.n	8003916 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d001      	beq.n	8003988 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003984:	f000 fb6c 	bl	8004060 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003988:	4b1c      	ldr	r3, [pc, #112]	@ (80039fc <xTaskResumeAll+0x134>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d010      	beq.n	80039b6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003994:	f000 f846 	bl	8003a24 <xTaskIncrementTick>
 8003998:	4603      	mov	r3, r0
 800399a:	2b00      	cmp	r3, #0
 800399c:	d002      	beq.n	80039a4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800399e:	4b16      	ldr	r3, [pc, #88]	@ (80039f8 <xTaskResumeAll+0x130>)
 80039a0:	2201      	movs	r2, #1
 80039a2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	3b01      	subs	r3, #1
 80039a8:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d1f1      	bne.n	8003994 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 80039b0:	4b12      	ldr	r3, [pc, #72]	@ (80039fc <xTaskResumeAll+0x134>)
 80039b2:	2200      	movs	r2, #0
 80039b4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80039b6:	4b10      	ldr	r3, [pc, #64]	@ (80039f8 <xTaskResumeAll+0x130>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d009      	beq.n	80039d2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80039be:	2301      	movs	r3, #1
 80039c0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80039c2:	4b0f      	ldr	r3, [pc, #60]	@ (8003a00 <xTaskResumeAll+0x138>)
 80039c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80039c8:	601a      	str	r2, [r3, #0]
 80039ca:	f3bf 8f4f 	dsb	sy
 80039ce:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80039d2:	f001 f8d3 	bl	8004b7c <vPortExitCritical>

	return xAlreadyYielded;
 80039d6:	68bb      	ldr	r3, [r7, #8]
}
 80039d8:	4618      	mov	r0, r3
 80039da:	3710      	adds	r7, #16
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}
 80039e0:	20000d64 	.word	0x20000d64
 80039e4:	20000d3c 	.word	0x20000d3c
 80039e8:	20000cfc 	.word	0x20000cfc
 80039ec:	20000d44 	.word	0x20000d44
 80039f0:	2000086c 	.word	0x2000086c
 80039f4:	20000868 	.word	0x20000868
 80039f8:	20000d50 	.word	0x20000d50
 80039fc:	20000d4c 	.word	0x20000d4c
 8003a00:	e000ed04 	.word	0xe000ed04

08003a04 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003a04:	b480      	push	{r7}
 8003a06:	b083      	sub	sp, #12
 8003a08:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003a0a:	4b05      	ldr	r3, [pc, #20]	@ (8003a20 <xTaskGetTickCount+0x1c>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003a10:	687b      	ldr	r3, [r7, #4]
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	370c      	adds	r7, #12
 8003a16:	46bd      	mov	sp, r7
 8003a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1c:	4770      	bx	lr
 8003a1e:	bf00      	nop
 8003a20:	20000d40 	.word	0x20000d40

08003a24 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b086      	sub	sp, #24
 8003a28:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003a2e:	4b52      	ldr	r3, [pc, #328]	@ (8003b78 <xTaskIncrementTick+0x154>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	f040 808f 	bne.w	8003b56 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003a38:	4b50      	ldr	r3, [pc, #320]	@ (8003b7c <xTaskIncrementTick+0x158>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	3301      	adds	r3, #1
 8003a3e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003a40:	4a4e      	ldr	r2, [pc, #312]	@ (8003b7c <xTaskIncrementTick+0x158>)
 8003a42:	693b      	ldr	r3, [r7, #16]
 8003a44:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d121      	bne.n	8003a90 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003a4c:	4b4c      	ldr	r3, [pc, #304]	@ (8003b80 <xTaskIncrementTick+0x15c>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d00b      	beq.n	8003a6e <xTaskIncrementTick+0x4a>
	__asm volatile
 8003a56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a5a:	f383 8811 	msr	BASEPRI, r3
 8003a5e:	f3bf 8f6f 	isb	sy
 8003a62:	f3bf 8f4f 	dsb	sy
 8003a66:	603b      	str	r3, [r7, #0]
}
 8003a68:	bf00      	nop
 8003a6a:	bf00      	nop
 8003a6c:	e7fd      	b.n	8003a6a <xTaskIncrementTick+0x46>
 8003a6e:	4b44      	ldr	r3, [pc, #272]	@ (8003b80 <xTaskIncrementTick+0x15c>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	60fb      	str	r3, [r7, #12]
 8003a74:	4b43      	ldr	r3, [pc, #268]	@ (8003b84 <xTaskIncrementTick+0x160>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a41      	ldr	r2, [pc, #260]	@ (8003b80 <xTaskIncrementTick+0x15c>)
 8003a7a:	6013      	str	r3, [r2, #0]
 8003a7c:	4a41      	ldr	r2, [pc, #260]	@ (8003b84 <xTaskIncrementTick+0x160>)
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	6013      	str	r3, [r2, #0]
 8003a82:	4b41      	ldr	r3, [pc, #260]	@ (8003b88 <xTaskIncrementTick+0x164>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	3301      	adds	r3, #1
 8003a88:	4a3f      	ldr	r2, [pc, #252]	@ (8003b88 <xTaskIncrementTick+0x164>)
 8003a8a:	6013      	str	r3, [r2, #0]
 8003a8c:	f000 fae8 	bl	8004060 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003a90:	4b3e      	ldr	r3, [pc, #248]	@ (8003b8c <xTaskIncrementTick+0x168>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	693a      	ldr	r2, [r7, #16]
 8003a96:	429a      	cmp	r2, r3
 8003a98:	d34e      	bcc.n	8003b38 <xTaskIncrementTick+0x114>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003a9a:	4b39      	ldr	r3, [pc, #228]	@ (8003b80 <xTaskIncrementTick+0x15c>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d101      	bne.n	8003aa8 <xTaskIncrementTick+0x84>
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	e000      	b.n	8003aaa <xTaskIncrementTick+0x86>
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d004      	beq.n	8003ab8 <xTaskIncrementTick+0x94>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003aae:	4b37      	ldr	r3, [pc, #220]	@ (8003b8c <xTaskIncrementTick+0x168>)
 8003ab0:	f04f 32ff 	mov.w	r2, #4294967295
 8003ab4:	601a      	str	r2, [r3, #0]
					break;
 8003ab6:	e03f      	b.n	8003b38 <xTaskIncrementTick+0x114>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003ab8:	4b31      	ldr	r3, [pc, #196]	@ (8003b80 <xTaskIncrementTick+0x15c>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	68db      	ldr	r3, [r3, #12]
 8003abe:	68db      	ldr	r3, [r3, #12]
 8003ac0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003ac8:	693a      	ldr	r2, [r7, #16]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	429a      	cmp	r2, r3
 8003ace:	d203      	bcs.n	8003ad8 <xTaskIncrementTick+0xb4>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003ad0:	4a2e      	ldr	r2, [pc, #184]	@ (8003b8c <xTaskIncrementTick+0x168>)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6013      	str	r3, [r2, #0]
						break;
 8003ad6:	e02f      	b.n	8003b38 <xTaskIncrementTick+0x114>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	3304      	adds	r3, #4
 8003adc:	4618      	mov	r0, r3
 8003ade:	f7fe ff69 	bl	80029b4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d004      	beq.n	8003af4 <xTaskIncrementTick+0xd0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003aea:	68bb      	ldr	r3, [r7, #8]
 8003aec:	3318      	adds	r3, #24
 8003aee:	4618      	mov	r0, r3
 8003af0:	f7fe ff60 	bl	80029b4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003af8:	4b25      	ldr	r3, [pc, #148]	@ (8003b90 <xTaskIncrementTick+0x16c>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d903      	bls.n	8003b08 <xTaskIncrementTick+0xe4>
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b04:	4a22      	ldr	r2, [pc, #136]	@ (8003b90 <xTaskIncrementTick+0x16c>)
 8003b06:	6013      	str	r3, [r2, #0]
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b0c:	4613      	mov	r3, r2
 8003b0e:	009b      	lsls	r3, r3, #2
 8003b10:	4413      	add	r3, r2
 8003b12:	009b      	lsls	r3, r3, #2
 8003b14:	4a1f      	ldr	r2, [pc, #124]	@ (8003b94 <xTaskIncrementTick+0x170>)
 8003b16:	441a      	add	r2, r3
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	3304      	adds	r3, #4
 8003b1c:	4619      	mov	r1, r3
 8003b1e:	4610      	mov	r0, r2
 8003b20:	f7fe feeb 	bl	80028fa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b28:	4b1b      	ldr	r3, [pc, #108]	@ (8003b98 <xTaskIncrementTick+0x174>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b2e:	429a      	cmp	r2, r3
 8003b30:	d3b3      	bcc.n	8003a9a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003b32:	2301      	movs	r3, #1
 8003b34:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003b36:	e7b0      	b.n	8003a9a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003b38:	4b17      	ldr	r3, [pc, #92]	@ (8003b98 <xTaskIncrementTick+0x174>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b3e:	4915      	ldr	r1, [pc, #84]	@ (8003b94 <xTaskIncrementTick+0x170>)
 8003b40:	4613      	mov	r3, r2
 8003b42:	009b      	lsls	r3, r3, #2
 8003b44:	4413      	add	r3, r2
 8003b46:	009b      	lsls	r3, r3, #2
 8003b48:	440b      	add	r3, r1
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	2b01      	cmp	r3, #1
 8003b4e:	d907      	bls.n	8003b60 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003b50:	2301      	movs	r3, #1
 8003b52:	617b      	str	r3, [r7, #20]
 8003b54:	e004      	b.n	8003b60 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8003b56:	4b11      	ldr	r3, [pc, #68]	@ (8003b9c <xTaskIncrementTick+0x178>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	3301      	adds	r3, #1
 8003b5c:	4a0f      	ldr	r2, [pc, #60]	@ (8003b9c <xTaskIncrementTick+0x178>)
 8003b5e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8003b60:	4b0f      	ldr	r3, [pc, #60]	@ (8003ba0 <xTaskIncrementTick+0x17c>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d001      	beq.n	8003b6c <xTaskIncrementTick+0x148>
		{
			xSwitchRequired = pdTRUE;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8003b6c:	697b      	ldr	r3, [r7, #20]
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	3718      	adds	r7, #24
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}
 8003b76:	bf00      	nop
 8003b78:	20000d64 	.word	0x20000d64
 8003b7c:	20000d40 	.word	0x20000d40
 8003b80:	20000cf4 	.word	0x20000cf4
 8003b84:	20000cf8 	.word	0x20000cf8
 8003b88:	20000d54 	.word	0x20000d54
 8003b8c:	20000d5c 	.word	0x20000d5c
 8003b90:	20000d44 	.word	0x20000d44
 8003b94:	2000086c 	.word	0x2000086c
 8003b98:	20000868 	.word	0x20000868
 8003b9c:	20000d4c 	.word	0x20000d4c
 8003ba0:	20000d50 	.word	0x20000d50

08003ba4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b085      	sub	sp, #20
 8003ba8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003baa:	4b2b      	ldr	r3, [pc, #172]	@ (8003c58 <vTaskSwitchContext+0xb4>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d003      	beq.n	8003bba <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003bb2:	4b2a      	ldr	r3, [pc, #168]	@ (8003c5c <vTaskSwitchContext+0xb8>)
 8003bb4:	2201      	movs	r2, #1
 8003bb6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003bb8:	e047      	b.n	8003c4a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8003bba:	4b28      	ldr	r3, [pc, #160]	@ (8003c5c <vTaskSwitchContext+0xb8>)
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003bc0:	4b27      	ldr	r3, [pc, #156]	@ (8003c60 <vTaskSwitchContext+0xbc>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	60fb      	str	r3, [r7, #12]
 8003bc6:	e011      	b.n	8003bec <vTaskSwitchContext+0x48>
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d10b      	bne.n	8003be6 <vTaskSwitchContext+0x42>
	__asm volatile
 8003bce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bd2:	f383 8811 	msr	BASEPRI, r3
 8003bd6:	f3bf 8f6f 	isb	sy
 8003bda:	f3bf 8f4f 	dsb	sy
 8003bde:	607b      	str	r3, [r7, #4]
}
 8003be0:	bf00      	nop
 8003be2:	bf00      	nop
 8003be4:	e7fd      	b.n	8003be2 <vTaskSwitchContext+0x3e>
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	3b01      	subs	r3, #1
 8003bea:	60fb      	str	r3, [r7, #12]
 8003bec:	491d      	ldr	r1, [pc, #116]	@ (8003c64 <vTaskSwitchContext+0xc0>)
 8003bee:	68fa      	ldr	r2, [r7, #12]
 8003bf0:	4613      	mov	r3, r2
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	4413      	add	r3, r2
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	440b      	add	r3, r1
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d0e3      	beq.n	8003bc8 <vTaskSwitchContext+0x24>
 8003c00:	68fa      	ldr	r2, [r7, #12]
 8003c02:	4613      	mov	r3, r2
 8003c04:	009b      	lsls	r3, r3, #2
 8003c06:	4413      	add	r3, r2
 8003c08:	009b      	lsls	r3, r3, #2
 8003c0a:	4a16      	ldr	r2, [pc, #88]	@ (8003c64 <vTaskSwitchContext+0xc0>)
 8003c0c:	4413      	add	r3, r2
 8003c0e:	60bb      	str	r3, [r7, #8]
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	685a      	ldr	r2, [r3, #4]
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	605a      	str	r2, [r3, #4]
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	685a      	ldr	r2, [r3, #4]
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	3308      	adds	r3, #8
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d104      	bne.n	8003c30 <vTaskSwitchContext+0x8c>
 8003c26:	68bb      	ldr	r3, [r7, #8]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	685a      	ldr	r2, [r3, #4]
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	605a      	str	r2, [r3, #4]
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	68db      	ldr	r3, [r3, #12]
 8003c36:	4a0c      	ldr	r2, [pc, #48]	@ (8003c68 <vTaskSwitchContext+0xc4>)
 8003c38:	6013      	str	r3, [r2, #0]
 8003c3a:	4a09      	ldr	r2, [pc, #36]	@ (8003c60 <vTaskSwitchContext+0xbc>)
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003c40:	4b09      	ldr	r3, [pc, #36]	@ (8003c68 <vTaskSwitchContext+0xc4>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	3354      	adds	r3, #84	@ 0x54
 8003c46:	4a09      	ldr	r2, [pc, #36]	@ (8003c6c <vTaskSwitchContext+0xc8>)
 8003c48:	6013      	str	r3, [r2, #0]
}
 8003c4a:	bf00      	nop
 8003c4c:	3714      	adds	r7, #20
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c54:	4770      	bx	lr
 8003c56:	bf00      	nop
 8003c58:	20000d64 	.word	0x20000d64
 8003c5c:	20000d50 	.word	0x20000d50
 8003c60:	20000d44 	.word	0x20000d44
 8003c64:	2000086c 	.word	0x2000086c
 8003c68:	20000868 	.word	0x20000868
 8003c6c:	20000010 	.word	0x20000010

08003c70 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b084      	sub	sp, #16
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
 8003c78:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d10b      	bne.n	8003c98 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8003c80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c84:	f383 8811 	msr	BASEPRI, r3
 8003c88:	f3bf 8f6f 	isb	sy
 8003c8c:	f3bf 8f4f 	dsb	sy
 8003c90:	60fb      	str	r3, [r7, #12]
}
 8003c92:	bf00      	nop
 8003c94:	bf00      	nop
 8003c96:	e7fd      	b.n	8003c94 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003c98:	4b07      	ldr	r3, [pc, #28]	@ (8003cb8 <vTaskPlaceOnEventList+0x48>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	3318      	adds	r3, #24
 8003c9e:	4619      	mov	r1, r3
 8003ca0:	6878      	ldr	r0, [r7, #4]
 8003ca2:	f7fe fe4e 	bl	8002942 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003ca6:	2101      	movs	r1, #1
 8003ca8:	6838      	ldr	r0, [r7, #0]
 8003caa:	f000 fa8d 	bl	80041c8 <prvAddCurrentTaskToDelayedList>
}
 8003cae:	bf00      	nop
 8003cb0:	3710      	adds	r7, #16
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}
 8003cb6:	bf00      	nop
 8003cb8:	20000868 	.word	0x20000868

08003cbc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b086      	sub	sp, #24
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	60f8      	str	r0, [r7, #12]
 8003cc4:	60b9      	str	r1, [r7, #8]
 8003cc6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d10b      	bne.n	8003ce6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8003cce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cd2:	f383 8811 	msr	BASEPRI, r3
 8003cd6:	f3bf 8f6f 	isb	sy
 8003cda:	f3bf 8f4f 	dsb	sy
 8003cde:	617b      	str	r3, [r7, #20]
}
 8003ce0:	bf00      	nop
 8003ce2:	bf00      	nop
 8003ce4:	e7fd      	b.n	8003ce2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003ce6:	4b0a      	ldr	r3, [pc, #40]	@ (8003d10 <vTaskPlaceOnEventListRestricted+0x54>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	3318      	adds	r3, #24
 8003cec:	4619      	mov	r1, r3
 8003cee:	68f8      	ldr	r0, [r7, #12]
 8003cf0:	f7fe fe03 	bl	80028fa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d002      	beq.n	8003d00 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8003cfa:	f04f 33ff 	mov.w	r3, #4294967295
 8003cfe:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003d00:	6879      	ldr	r1, [r7, #4]
 8003d02:	68b8      	ldr	r0, [r7, #8]
 8003d04:	f000 fa60 	bl	80041c8 <prvAddCurrentTaskToDelayedList>
	}
 8003d08:	bf00      	nop
 8003d0a:	3718      	adds	r7, #24
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}
 8003d10:	20000868 	.word	0x20000868

08003d14 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b086      	sub	sp, #24
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	68db      	ldr	r3, [r3, #12]
 8003d20:	68db      	ldr	r3, [r3, #12]
 8003d22:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d10b      	bne.n	8003d42 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8003d2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d2e:	f383 8811 	msr	BASEPRI, r3
 8003d32:	f3bf 8f6f 	isb	sy
 8003d36:	f3bf 8f4f 	dsb	sy
 8003d3a:	60fb      	str	r3, [r7, #12]
}
 8003d3c:	bf00      	nop
 8003d3e:	bf00      	nop
 8003d40:	e7fd      	b.n	8003d3e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	3318      	adds	r3, #24
 8003d46:	4618      	mov	r0, r3
 8003d48:	f7fe fe34 	bl	80029b4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003d4c:	4b1d      	ldr	r3, [pc, #116]	@ (8003dc4 <xTaskRemoveFromEventList+0xb0>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d11d      	bne.n	8003d90 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003d54:	693b      	ldr	r3, [r7, #16]
 8003d56:	3304      	adds	r3, #4
 8003d58:	4618      	mov	r0, r3
 8003d5a:	f7fe fe2b 	bl	80029b4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d62:	4b19      	ldr	r3, [pc, #100]	@ (8003dc8 <xTaskRemoveFromEventList+0xb4>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	429a      	cmp	r2, r3
 8003d68:	d903      	bls.n	8003d72 <xTaskRemoveFromEventList+0x5e>
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d6e:	4a16      	ldr	r2, [pc, #88]	@ (8003dc8 <xTaskRemoveFromEventList+0xb4>)
 8003d70:	6013      	str	r3, [r2, #0]
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d76:	4613      	mov	r3, r2
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	4413      	add	r3, r2
 8003d7c:	009b      	lsls	r3, r3, #2
 8003d7e:	4a13      	ldr	r2, [pc, #76]	@ (8003dcc <xTaskRemoveFromEventList+0xb8>)
 8003d80:	441a      	add	r2, r3
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	3304      	adds	r3, #4
 8003d86:	4619      	mov	r1, r3
 8003d88:	4610      	mov	r0, r2
 8003d8a:	f7fe fdb6 	bl	80028fa <vListInsertEnd>
 8003d8e:	e005      	b.n	8003d9c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	3318      	adds	r3, #24
 8003d94:	4619      	mov	r1, r3
 8003d96:	480e      	ldr	r0, [pc, #56]	@ (8003dd0 <xTaskRemoveFromEventList+0xbc>)
 8003d98:	f7fe fdaf 	bl	80028fa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003da0:	4b0c      	ldr	r3, [pc, #48]	@ (8003dd4 <xTaskRemoveFromEventList+0xc0>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003da6:	429a      	cmp	r2, r3
 8003da8:	d905      	bls.n	8003db6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003daa:	2301      	movs	r3, #1
 8003dac:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003dae:	4b0a      	ldr	r3, [pc, #40]	@ (8003dd8 <xTaskRemoveFromEventList+0xc4>)
 8003db0:	2201      	movs	r2, #1
 8003db2:	601a      	str	r2, [r3, #0]
 8003db4:	e001      	b.n	8003dba <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8003db6:	2300      	movs	r3, #0
 8003db8:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8003dba:	697b      	ldr	r3, [r7, #20]
}
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	3718      	adds	r7, #24
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bd80      	pop	{r7, pc}
 8003dc4:	20000d64 	.word	0x20000d64
 8003dc8:	20000d44 	.word	0x20000d44
 8003dcc:	2000086c 	.word	0x2000086c
 8003dd0:	20000cfc 	.word	0x20000cfc
 8003dd4:	20000868 	.word	0x20000868
 8003dd8:	20000d50 	.word	0x20000d50

08003ddc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003ddc:	b480      	push	{r7}
 8003dde:	b083      	sub	sp, #12
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003de4:	4b06      	ldr	r3, [pc, #24]	@ (8003e00 <vTaskInternalSetTimeOutState+0x24>)
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003dec:	4b05      	ldr	r3, [pc, #20]	@ (8003e04 <vTaskInternalSetTimeOutState+0x28>)
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	605a      	str	r2, [r3, #4]
}
 8003df4:	bf00      	nop
 8003df6:	370c      	adds	r7, #12
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfe:	4770      	bx	lr
 8003e00:	20000d54 	.word	0x20000d54
 8003e04:	20000d40 	.word	0x20000d40

08003e08 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b088      	sub	sp, #32
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
 8003e10:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d10b      	bne.n	8003e30 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8003e18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e1c:	f383 8811 	msr	BASEPRI, r3
 8003e20:	f3bf 8f6f 	isb	sy
 8003e24:	f3bf 8f4f 	dsb	sy
 8003e28:	613b      	str	r3, [r7, #16]
}
 8003e2a:	bf00      	nop
 8003e2c:	bf00      	nop
 8003e2e:	e7fd      	b.n	8003e2c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d10b      	bne.n	8003e4e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8003e36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e3a:	f383 8811 	msr	BASEPRI, r3
 8003e3e:	f3bf 8f6f 	isb	sy
 8003e42:	f3bf 8f4f 	dsb	sy
 8003e46:	60fb      	str	r3, [r7, #12]
}
 8003e48:	bf00      	nop
 8003e4a:	bf00      	nop
 8003e4c:	e7fd      	b.n	8003e4a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8003e4e:	f000 fe63 	bl	8004b18 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003e52:	4b1d      	ldr	r3, [pc, #116]	@ (8003ec8 <xTaskCheckForTimeOut+0xc0>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	69ba      	ldr	r2, [r7, #24]
 8003e5e:	1ad3      	subs	r3, r2, r3
 8003e60:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e6a:	d102      	bne.n	8003e72 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	61fb      	str	r3, [r7, #28]
 8003e70:	e023      	b.n	8003eba <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681a      	ldr	r2, [r3, #0]
 8003e76:	4b15      	ldr	r3, [pc, #84]	@ (8003ecc <xTaskCheckForTimeOut+0xc4>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	429a      	cmp	r2, r3
 8003e7c:	d007      	beq.n	8003e8e <xTaskCheckForTimeOut+0x86>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	69ba      	ldr	r2, [r7, #24]
 8003e84:	429a      	cmp	r2, r3
 8003e86:	d302      	bcc.n	8003e8e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	61fb      	str	r3, [r7, #28]
 8003e8c:	e015      	b.n	8003eba <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	697a      	ldr	r2, [r7, #20]
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d20b      	bcs.n	8003eb0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	1ad2      	subs	r2, r2, r3
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003ea4:	6878      	ldr	r0, [r7, #4]
 8003ea6:	f7ff ff99 	bl	8003ddc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	61fb      	str	r3, [r7, #28]
 8003eae:	e004      	b.n	8003eba <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003eba:	f000 fe5f 	bl	8004b7c <vPortExitCritical>

	return xReturn;
 8003ebe:	69fb      	ldr	r3, [r7, #28]
}
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	3720      	adds	r7, #32
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bd80      	pop	{r7, pc}
 8003ec8:	20000d40 	.word	0x20000d40
 8003ecc:	20000d54 	.word	0x20000d54

08003ed0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003ed4:	4b03      	ldr	r3, [pc, #12]	@ (8003ee4 <vTaskMissedYield+0x14>)
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	601a      	str	r2, [r3, #0]
}
 8003eda:	bf00      	nop
 8003edc:	46bd      	mov	sp, r7
 8003ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee2:	4770      	bx	lr
 8003ee4:	20000d50 	.word	0x20000d50

08003ee8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b082      	sub	sp, #8
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003ef0:	f000 f852 	bl	8003f98 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003ef4:	4b06      	ldr	r3, [pc, #24]	@ (8003f10 <prvIdleTask+0x28>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	2b01      	cmp	r3, #1
 8003efa:	d9f9      	bls.n	8003ef0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003efc:	4b05      	ldr	r3, [pc, #20]	@ (8003f14 <prvIdleTask+0x2c>)
 8003efe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f02:	601a      	str	r2, [r3, #0]
 8003f04:	f3bf 8f4f 	dsb	sy
 8003f08:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003f0c:	e7f0      	b.n	8003ef0 <prvIdleTask+0x8>
 8003f0e:	bf00      	nop
 8003f10:	2000086c 	.word	0x2000086c
 8003f14:	e000ed04 	.word	0xe000ed04

08003f18 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b082      	sub	sp, #8
 8003f1c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003f1e:	2300      	movs	r3, #0
 8003f20:	607b      	str	r3, [r7, #4]
 8003f22:	e00c      	b.n	8003f3e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003f24:	687a      	ldr	r2, [r7, #4]
 8003f26:	4613      	mov	r3, r2
 8003f28:	009b      	lsls	r3, r3, #2
 8003f2a:	4413      	add	r3, r2
 8003f2c:	009b      	lsls	r3, r3, #2
 8003f2e:	4a12      	ldr	r2, [pc, #72]	@ (8003f78 <prvInitialiseTaskLists+0x60>)
 8003f30:	4413      	add	r3, r2
 8003f32:	4618      	mov	r0, r3
 8003f34:	f7fe fcb4 	bl	80028a0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	3301      	adds	r3, #1
 8003f3c:	607b      	str	r3, [r7, #4]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2b37      	cmp	r3, #55	@ 0x37
 8003f42:	d9ef      	bls.n	8003f24 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003f44:	480d      	ldr	r0, [pc, #52]	@ (8003f7c <prvInitialiseTaskLists+0x64>)
 8003f46:	f7fe fcab 	bl	80028a0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003f4a:	480d      	ldr	r0, [pc, #52]	@ (8003f80 <prvInitialiseTaskLists+0x68>)
 8003f4c:	f7fe fca8 	bl	80028a0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003f50:	480c      	ldr	r0, [pc, #48]	@ (8003f84 <prvInitialiseTaskLists+0x6c>)
 8003f52:	f7fe fca5 	bl	80028a0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003f56:	480c      	ldr	r0, [pc, #48]	@ (8003f88 <prvInitialiseTaskLists+0x70>)
 8003f58:	f7fe fca2 	bl	80028a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003f5c:	480b      	ldr	r0, [pc, #44]	@ (8003f8c <prvInitialiseTaskLists+0x74>)
 8003f5e:	f7fe fc9f 	bl	80028a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003f62:	4b0b      	ldr	r3, [pc, #44]	@ (8003f90 <prvInitialiseTaskLists+0x78>)
 8003f64:	4a05      	ldr	r2, [pc, #20]	@ (8003f7c <prvInitialiseTaskLists+0x64>)
 8003f66:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003f68:	4b0a      	ldr	r3, [pc, #40]	@ (8003f94 <prvInitialiseTaskLists+0x7c>)
 8003f6a:	4a05      	ldr	r2, [pc, #20]	@ (8003f80 <prvInitialiseTaskLists+0x68>)
 8003f6c:	601a      	str	r2, [r3, #0]
}
 8003f6e:	bf00      	nop
 8003f70:	3708      	adds	r7, #8
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}
 8003f76:	bf00      	nop
 8003f78:	2000086c 	.word	0x2000086c
 8003f7c:	20000ccc 	.word	0x20000ccc
 8003f80:	20000ce0 	.word	0x20000ce0
 8003f84:	20000cfc 	.word	0x20000cfc
 8003f88:	20000d10 	.word	0x20000d10
 8003f8c:	20000d28 	.word	0x20000d28
 8003f90:	20000cf4 	.word	0x20000cf4
 8003f94:	20000cf8 	.word	0x20000cf8

08003f98 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b082      	sub	sp, #8
 8003f9c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003f9e:	e019      	b.n	8003fd4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003fa0:	f000 fdba 	bl	8004b18 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003fa4:	4b10      	ldr	r3, [pc, #64]	@ (8003fe8 <prvCheckTasksWaitingTermination+0x50>)
 8003fa6:	68db      	ldr	r3, [r3, #12]
 8003fa8:	68db      	ldr	r3, [r3, #12]
 8003faa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	3304      	adds	r3, #4
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f7fe fcff 	bl	80029b4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003fb6:	4b0d      	ldr	r3, [pc, #52]	@ (8003fec <prvCheckTasksWaitingTermination+0x54>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	3b01      	subs	r3, #1
 8003fbc:	4a0b      	ldr	r2, [pc, #44]	@ (8003fec <prvCheckTasksWaitingTermination+0x54>)
 8003fbe:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003fc0:	4b0b      	ldr	r3, [pc, #44]	@ (8003ff0 <prvCheckTasksWaitingTermination+0x58>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	3b01      	subs	r3, #1
 8003fc6:	4a0a      	ldr	r2, [pc, #40]	@ (8003ff0 <prvCheckTasksWaitingTermination+0x58>)
 8003fc8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003fca:	f000 fdd7 	bl	8004b7c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f000 f810 	bl	8003ff4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003fd4:	4b06      	ldr	r3, [pc, #24]	@ (8003ff0 <prvCheckTasksWaitingTermination+0x58>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d1e1      	bne.n	8003fa0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003fdc:	bf00      	nop
 8003fde:	bf00      	nop
 8003fe0:	3708      	adds	r7, #8
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}
 8003fe6:	bf00      	nop
 8003fe8:	20000d10 	.word	0x20000d10
 8003fec:	20000d3c 	.word	0x20000d3c
 8003ff0:	20000d24 	.word	0x20000d24

08003ff4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b084      	sub	sp, #16
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	3354      	adds	r3, #84	@ 0x54
 8004000:	4618      	mov	r0, r3
 8004002:	f001 f893 	bl	800512c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800400c:	2b00      	cmp	r3, #0
 800400e:	d108      	bne.n	8004022 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004014:	4618      	mov	r0, r3
 8004016:	f000 ff69 	bl	8004eec <vPortFree>
				vPortFree( pxTCB );
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f000 ff66 	bl	8004eec <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004020:	e019      	b.n	8004056 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004028:	2b01      	cmp	r3, #1
 800402a:	d103      	bne.n	8004034 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800402c:	6878      	ldr	r0, [r7, #4]
 800402e:	f000 ff5d 	bl	8004eec <vPortFree>
	}
 8004032:	e010      	b.n	8004056 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800403a:	2b02      	cmp	r3, #2
 800403c:	d00b      	beq.n	8004056 <prvDeleteTCB+0x62>
	__asm volatile
 800403e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004042:	f383 8811 	msr	BASEPRI, r3
 8004046:	f3bf 8f6f 	isb	sy
 800404a:	f3bf 8f4f 	dsb	sy
 800404e:	60fb      	str	r3, [r7, #12]
}
 8004050:	bf00      	nop
 8004052:	bf00      	nop
 8004054:	e7fd      	b.n	8004052 <prvDeleteTCB+0x5e>
	}
 8004056:	bf00      	nop
 8004058:	3710      	adds	r7, #16
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}
	...

08004060 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004060:	b480      	push	{r7}
 8004062:	b083      	sub	sp, #12
 8004064:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004066:	4b0f      	ldr	r3, [pc, #60]	@ (80040a4 <prvResetNextTaskUnblockTime+0x44>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d101      	bne.n	8004074 <prvResetNextTaskUnblockTime+0x14>
 8004070:	2301      	movs	r3, #1
 8004072:	e000      	b.n	8004076 <prvResetNextTaskUnblockTime+0x16>
 8004074:	2300      	movs	r3, #0
 8004076:	2b00      	cmp	r3, #0
 8004078:	d004      	beq.n	8004084 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800407a:	4b0b      	ldr	r3, [pc, #44]	@ (80040a8 <prvResetNextTaskUnblockTime+0x48>)
 800407c:	f04f 32ff 	mov.w	r2, #4294967295
 8004080:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004082:	e008      	b.n	8004096 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004084:	4b07      	ldr	r3, [pc, #28]	@ (80040a4 <prvResetNextTaskUnblockTime+0x44>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	68db      	ldr	r3, [r3, #12]
 800408a:	68db      	ldr	r3, [r3, #12]
 800408c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	4a05      	ldr	r2, [pc, #20]	@ (80040a8 <prvResetNextTaskUnblockTime+0x48>)
 8004094:	6013      	str	r3, [r2, #0]
}
 8004096:	bf00      	nop
 8004098:	370c      	adds	r7, #12
 800409a:	46bd      	mov	sp, r7
 800409c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a0:	4770      	bx	lr
 80040a2:	bf00      	nop
 80040a4:	20000cf4 	.word	0x20000cf4
 80040a8:	20000d5c 	.word	0x20000d5c

080040ac <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80040ac:	b480      	push	{r7}
 80040ae:	b083      	sub	sp, #12
 80040b0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80040b2:	4b0b      	ldr	r3, [pc, #44]	@ (80040e0 <xTaskGetSchedulerState+0x34>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d102      	bne.n	80040c0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80040ba:	2301      	movs	r3, #1
 80040bc:	607b      	str	r3, [r7, #4]
 80040be:	e008      	b.n	80040d2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80040c0:	4b08      	ldr	r3, [pc, #32]	@ (80040e4 <xTaskGetSchedulerState+0x38>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d102      	bne.n	80040ce <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80040c8:	2302      	movs	r3, #2
 80040ca:	607b      	str	r3, [r7, #4]
 80040cc:	e001      	b.n	80040d2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80040ce:	2300      	movs	r3, #0
 80040d0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80040d2:	687b      	ldr	r3, [r7, #4]
	}
 80040d4:	4618      	mov	r0, r3
 80040d6:	370c      	adds	r7, #12
 80040d8:	46bd      	mov	sp, r7
 80040da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040de:	4770      	bx	lr
 80040e0:	20000d48 	.word	0x20000d48
 80040e4:	20000d64 	.word	0x20000d64

080040e8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b086      	sub	sp, #24
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80040f4:	2300      	movs	r3, #0
 80040f6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d058      	beq.n	80041b0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80040fe:	4b2f      	ldr	r3, [pc, #188]	@ (80041bc <xTaskPriorityDisinherit+0xd4>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	693a      	ldr	r2, [r7, #16]
 8004104:	429a      	cmp	r2, r3
 8004106:	d00b      	beq.n	8004120 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004108:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800410c:	f383 8811 	msr	BASEPRI, r3
 8004110:	f3bf 8f6f 	isb	sy
 8004114:	f3bf 8f4f 	dsb	sy
 8004118:	60fb      	str	r3, [r7, #12]
}
 800411a:	bf00      	nop
 800411c:	bf00      	nop
 800411e:	e7fd      	b.n	800411c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004124:	2b00      	cmp	r3, #0
 8004126:	d10b      	bne.n	8004140 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8004128:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800412c:	f383 8811 	msr	BASEPRI, r3
 8004130:	f3bf 8f6f 	isb	sy
 8004134:	f3bf 8f4f 	dsb	sy
 8004138:	60bb      	str	r3, [r7, #8]
}
 800413a:	bf00      	nop
 800413c:	bf00      	nop
 800413e:	e7fd      	b.n	800413c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004144:	1e5a      	subs	r2, r3, #1
 8004146:	693b      	ldr	r3, [r7, #16]
 8004148:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004152:	429a      	cmp	r2, r3
 8004154:	d02c      	beq.n	80041b0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800415a:	2b00      	cmp	r3, #0
 800415c:	d128      	bne.n	80041b0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800415e:	693b      	ldr	r3, [r7, #16]
 8004160:	3304      	adds	r3, #4
 8004162:	4618      	mov	r0, r3
 8004164:	f7fe fc26 	bl	80029b4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004174:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004180:	4b0f      	ldr	r3, [pc, #60]	@ (80041c0 <xTaskPriorityDisinherit+0xd8>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	429a      	cmp	r2, r3
 8004186:	d903      	bls.n	8004190 <xTaskPriorityDisinherit+0xa8>
 8004188:	693b      	ldr	r3, [r7, #16]
 800418a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800418c:	4a0c      	ldr	r2, [pc, #48]	@ (80041c0 <xTaskPriorityDisinherit+0xd8>)
 800418e:	6013      	str	r3, [r2, #0]
 8004190:	693b      	ldr	r3, [r7, #16]
 8004192:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004194:	4613      	mov	r3, r2
 8004196:	009b      	lsls	r3, r3, #2
 8004198:	4413      	add	r3, r2
 800419a:	009b      	lsls	r3, r3, #2
 800419c:	4a09      	ldr	r2, [pc, #36]	@ (80041c4 <xTaskPriorityDisinherit+0xdc>)
 800419e:	441a      	add	r2, r3
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	3304      	adds	r3, #4
 80041a4:	4619      	mov	r1, r3
 80041a6:	4610      	mov	r0, r2
 80041a8:	f7fe fba7 	bl	80028fa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80041ac:	2301      	movs	r3, #1
 80041ae:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80041b0:	697b      	ldr	r3, [r7, #20]
	}
 80041b2:	4618      	mov	r0, r3
 80041b4:	3718      	adds	r7, #24
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}
 80041ba:	bf00      	nop
 80041bc:	20000868 	.word	0x20000868
 80041c0:	20000d44 	.word	0x20000d44
 80041c4:	2000086c 	.word	0x2000086c

080041c8 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b084      	sub	sp, #16
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
 80041d0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80041d2:	4b21      	ldr	r3, [pc, #132]	@ (8004258 <prvAddCurrentTaskToDelayedList+0x90>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80041d8:	4b20      	ldr	r3, [pc, #128]	@ (800425c <prvAddCurrentTaskToDelayedList+0x94>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	3304      	adds	r3, #4
 80041de:	4618      	mov	r0, r3
 80041e0:	f7fe fbe8 	bl	80029b4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041ea:	d10a      	bne.n	8004202 <prvAddCurrentTaskToDelayedList+0x3a>
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d007      	beq.n	8004202 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80041f2:	4b1a      	ldr	r3, [pc, #104]	@ (800425c <prvAddCurrentTaskToDelayedList+0x94>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	3304      	adds	r3, #4
 80041f8:	4619      	mov	r1, r3
 80041fa:	4819      	ldr	r0, [pc, #100]	@ (8004260 <prvAddCurrentTaskToDelayedList+0x98>)
 80041fc:	f7fe fb7d 	bl	80028fa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004200:	e026      	b.n	8004250 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004202:	68fa      	ldr	r2, [r7, #12]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	4413      	add	r3, r2
 8004208:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800420a:	4b14      	ldr	r3, [pc, #80]	@ (800425c <prvAddCurrentTaskToDelayedList+0x94>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	68ba      	ldr	r2, [r7, #8]
 8004210:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004212:	68ba      	ldr	r2, [r7, #8]
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	429a      	cmp	r2, r3
 8004218:	d209      	bcs.n	800422e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800421a:	4b12      	ldr	r3, [pc, #72]	@ (8004264 <prvAddCurrentTaskToDelayedList+0x9c>)
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	4b0f      	ldr	r3, [pc, #60]	@ (800425c <prvAddCurrentTaskToDelayedList+0x94>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	3304      	adds	r3, #4
 8004224:	4619      	mov	r1, r3
 8004226:	4610      	mov	r0, r2
 8004228:	f7fe fb8b 	bl	8002942 <vListInsert>
}
 800422c:	e010      	b.n	8004250 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800422e:	4b0e      	ldr	r3, [pc, #56]	@ (8004268 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004230:	681a      	ldr	r2, [r3, #0]
 8004232:	4b0a      	ldr	r3, [pc, #40]	@ (800425c <prvAddCurrentTaskToDelayedList+0x94>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	3304      	adds	r3, #4
 8004238:	4619      	mov	r1, r3
 800423a:	4610      	mov	r0, r2
 800423c:	f7fe fb81 	bl	8002942 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004240:	4b0a      	ldr	r3, [pc, #40]	@ (800426c <prvAddCurrentTaskToDelayedList+0xa4>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	68ba      	ldr	r2, [r7, #8]
 8004246:	429a      	cmp	r2, r3
 8004248:	d202      	bcs.n	8004250 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800424a:	4a08      	ldr	r2, [pc, #32]	@ (800426c <prvAddCurrentTaskToDelayedList+0xa4>)
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	6013      	str	r3, [r2, #0]
}
 8004250:	bf00      	nop
 8004252:	3710      	adds	r7, #16
 8004254:	46bd      	mov	sp, r7
 8004256:	bd80      	pop	{r7, pc}
 8004258:	20000d40 	.word	0x20000d40
 800425c:	20000868 	.word	0x20000868
 8004260:	20000d28 	.word	0x20000d28
 8004264:	20000cf8 	.word	0x20000cf8
 8004268:	20000cf4 	.word	0x20000cf4
 800426c:	20000d5c 	.word	0x20000d5c

08004270 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b08a      	sub	sp, #40	@ 0x28
 8004274:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004276:	2300      	movs	r3, #0
 8004278:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800427a:	f000 fad9 	bl	8004830 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800427e:	4b1d      	ldr	r3, [pc, #116]	@ (80042f4 <xTimerCreateTimerTask+0x84>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d021      	beq.n	80042ca <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004286:	2300      	movs	r3, #0
 8004288:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800428a:	2300      	movs	r3, #0
 800428c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800428e:	1d3a      	adds	r2, r7, #4
 8004290:	f107 0108 	add.w	r1, r7, #8
 8004294:	f107 030c 	add.w	r3, r7, #12
 8004298:	4618      	mov	r0, r3
 800429a:	f7fe fae7 	bl	800286c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800429e:	6879      	ldr	r1, [r7, #4]
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	68fa      	ldr	r2, [r7, #12]
 80042a4:	9202      	str	r2, [sp, #8]
 80042a6:	9301      	str	r3, [sp, #4]
 80042a8:	2302      	movs	r3, #2
 80042aa:	9300      	str	r3, [sp, #0]
 80042ac:	2300      	movs	r3, #0
 80042ae:	460a      	mov	r2, r1
 80042b0:	4911      	ldr	r1, [pc, #68]	@ (80042f8 <xTimerCreateTimerTask+0x88>)
 80042b2:	4812      	ldr	r0, [pc, #72]	@ (80042fc <xTimerCreateTimerTask+0x8c>)
 80042b4:	f7ff f8a0 	bl	80033f8 <xTaskCreateStatic>
 80042b8:	4603      	mov	r3, r0
 80042ba:	4a11      	ldr	r2, [pc, #68]	@ (8004300 <xTimerCreateTimerTask+0x90>)
 80042bc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80042be:	4b10      	ldr	r3, [pc, #64]	@ (8004300 <xTimerCreateTimerTask+0x90>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d001      	beq.n	80042ca <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80042c6:	2301      	movs	r3, #1
 80042c8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d10b      	bne.n	80042e8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80042d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042d4:	f383 8811 	msr	BASEPRI, r3
 80042d8:	f3bf 8f6f 	isb	sy
 80042dc:	f3bf 8f4f 	dsb	sy
 80042e0:	613b      	str	r3, [r7, #16]
}
 80042e2:	bf00      	nop
 80042e4:	bf00      	nop
 80042e6:	e7fd      	b.n	80042e4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80042e8:	697b      	ldr	r3, [r7, #20]
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3718      	adds	r7, #24
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}
 80042f2:	bf00      	nop
 80042f4:	20000d98 	.word	0x20000d98
 80042f8:	0800531c 	.word	0x0800531c
 80042fc:	08004425 	.word	0x08004425
 8004300:	20000d9c 	.word	0x20000d9c

08004304 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b08a      	sub	sp, #40	@ 0x28
 8004308:	af00      	add	r7, sp, #0
 800430a:	60f8      	str	r0, [r7, #12]
 800430c:	60b9      	str	r1, [r7, #8]
 800430e:	607a      	str	r2, [r7, #4]
 8004310:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004312:	2300      	movs	r3, #0
 8004314:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d10b      	bne.n	8004334 <xTimerGenericCommand+0x30>
	__asm volatile
 800431c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004320:	f383 8811 	msr	BASEPRI, r3
 8004324:	f3bf 8f6f 	isb	sy
 8004328:	f3bf 8f4f 	dsb	sy
 800432c:	623b      	str	r3, [r7, #32]
}
 800432e:	bf00      	nop
 8004330:	bf00      	nop
 8004332:	e7fd      	b.n	8004330 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004334:	4b19      	ldr	r3, [pc, #100]	@ (800439c <xTimerGenericCommand+0x98>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d02a      	beq.n	8004392 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	2b05      	cmp	r3, #5
 800434c:	dc18      	bgt.n	8004380 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800434e:	f7ff fead 	bl	80040ac <xTaskGetSchedulerState>
 8004352:	4603      	mov	r3, r0
 8004354:	2b02      	cmp	r3, #2
 8004356:	d109      	bne.n	800436c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004358:	4b10      	ldr	r3, [pc, #64]	@ (800439c <xTimerGenericCommand+0x98>)
 800435a:	6818      	ldr	r0, [r3, #0]
 800435c:	f107 0110 	add.w	r1, r7, #16
 8004360:	2300      	movs	r3, #0
 8004362:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004364:	f7fe fc5a 	bl	8002c1c <xQueueGenericSend>
 8004368:	6278      	str	r0, [r7, #36]	@ 0x24
 800436a:	e012      	b.n	8004392 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800436c:	4b0b      	ldr	r3, [pc, #44]	@ (800439c <xTimerGenericCommand+0x98>)
 800436e:	6818      	ldr	r0, [r3, #0]
 8004370:	f107 0110 	add.w	r1, r7, #16
 8004374:	2300      	movs	r3, #0
 8004376:	2200      	movs	r2, #0
 8004378:	f7fe fc50 	bl	8002c1c <xQueueGenericSend>
 800437c:	6278      	str	r0, [r7, #36]	@ 0x24
 800437e:	e008      	b.n	8004392 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004380:	4b06      	ldr	r3, [pc, #24]	@ (800439c <xTimerGenericCommand+0x98>)
 8004382:	6818      	ldr	r0, [r3, #0]
 8004384:	f107 0110 	add.w	r1, r7, #16
 8004388:	2300      	movs	r3, #0
 800438a:	683a      	ldr	r2, [r7, #0]
 800438c:	f7fe fd48 	bl	8002e20 <xQueueGenericSendFromISR>
 8004390:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004394:	4618      	mov	r0, r3
 8004396:	3728      	adds	r7, #40	@ 0x28
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}
 800439c:	20000d98 	.word	0x20000d98

080043a0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b088      	sub	sp, #32
 80043a4:	af02      	add	r7, sp, #8
 80043a6:	6078      	str	r0, [r7, #4]
 80043a8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80043aa:	4b1d      	ldr	r3, [pc, #116]	@ (8004420 <prvProcessExpiredTimer+0x80>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	68db      	ldr	r3, [r3, #12]
 80043b0:	68db      	ldr	r3, [r3, #12]
 80043b2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80043b4:	697b      	ldr	r3, [r7, #20]
 80043b6:	3304      	adds	r3, #4
 80043b8:	4618      	mov	r0, r3
 80043ba:	f7fe fafb 	bl	80029b4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	69db      	ldr	r3, [r3, #28]
 80043c2:	2b01      	cmp	r3, #1
 80043c4:	d123      	bne.n	800440e <prvProcessExpiredTimer+0x6e>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80043c6:	697b      	ldr	r3, [r7, #20]
 80043c8:	699a      	ldr	r2, [r3, #24]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	18d1      	adds	r1, r2, r3
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	683a      	ldr	r2, [r7, #0]
 80043d2:	6978      	ldr	r0, [r7, #20]
 80043d4:	f000 f8cc 	bl	8004570 <prvInsertTimerInActiveList>
 80043d8:	4603      	mov	r3, r0
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d017      	beq.n	800440e <prvProcessExpiredTimer+0x6e>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80043de:	2300      	movs	r3, #0
 80043e0:	9300      	str	r3, [sp, #0]
 80043e2:	2300      	movs	r3, #0
 80043e4:	687a      	ldr	r2, [r7, #4]
 80043e6:	2100      	movs	r1, #0
 80043e8:	6978      	ldr	r0, [r7, #20]
 80043ea:	f7ff ff8b 	bl	8004304 <xTimerGenericCommand>
 80043ee:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d10b      	bne.n	800440e <prvProcessExpiredTimer+0x6e>
	__asm volatile
 80043f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043fa:	f383 8811 	msr	BASEPRI, r3
 80043fe:	f3bf 8f6f 	isb	sy
 8004402:	f3bf 8f4f 	dsb	sy
 8004406:	60fb      	str	r3, [r7, #12]
}
 8004408:	bf00      	nop
 800440a:	bf00      	nop
 800440c:	e7fd      	b.n	800440a <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004412:	6978      	ldr	r0, [r7, #20]
 8004414:	4798      	blx	r3
}
 8004416:	bf00      	nop
 8004418:	3718      	adds	r7, #24
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}
 800441e:	bf00      	nop
 8004420:	20000d90 	.word	0x20000d90

08004424 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b084      	sub	sp, #16
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800442c:	f107 0308 	add.w	r3, r7, #8
 8004430:	4618      	mov	r0, r3
 8004432:	f000 f859 	bl	80044e8 <prvGetNextExpireTime>
 8004436:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	4619      	mov	r1, r3
 800443c:	68f8      	ldr	r0, [r7, #12]
 800443e:	f000 f805 	bl	800444c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004442:	f000 f8d7 	bl	80045f4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004446:	bf00      	nop
 8004448:	e7f0      	b.n	800442c <prvTimerTask+0x8>
	...

0800444c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b084      	sub	sp, #16
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
 8004454:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004456:	f7ff fa29 	bl	80038ac <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800445a:	f107 0308 	add.w	r3, r7, #8
 800445e:	4618      	mov	r0, r3
 8004460:	f000 f866 	bl	8004530 <prvSampleTimeNow>
 8004464:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004466:	68bb      	ldr	r3, [r7, #8]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d130      	bne.n	80044ce <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d10a      	bne.n	8004488 <prvProcessTimerOrBlockTask+0x3c>
 8004472:	687a      	ldr	r2, [r7, #4]
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	429a      	cmp	r2, r3
 8004478:	d806      	bhi.n	8004488 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800447a:	f7ff fa25 	bl	80038c8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800447e:	68f9      	ldr	r1, [r7, #12]
 8004480:	6878      	ldr	r0, [r7, #4]
 8004482:	f7ff ff8d 	bl	80043a0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004486:	e024      	b.n	80044d2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d008      	beq.n	80044a0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800448e:	4b13      	ldr	r3, [pc, #76]	@ (80044dc <prvProcessTimerOrBlockTask+0x90>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	2b00      	cmp	r3, #0
 8004496:	bf0c      	ite	eq
 8004498:	2301      	moveq	r3, #1
 800449a:	2300      	movne	r3, #0
 800449c:	b2db      	uxtb	r3, r3
 800449e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80044a0:	4b0f      	ldr	r3, [pc, #60]	@ (80044e0 <prvProcessTimerOrBlockTask+0x94>)
 80044a2:	6818      	ldr	r0, [r3, #0]
 80044a4:	687a      	ldr	r2, [r7, #4]
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	1ad3      	subs	r3, r2, r3
 80044aa:	683a      	ldr	r2, [r7, #0]
 80044ac:	4619      	mov	r1, r3
 80044ae:	f7fe ff6f 	bl	8003390 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80044b2:	f7ff fa09 	bl	80038c8 <xTaskResumeAll>
 80044b6:	4603      	mov	r3, r0
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d10a      	bne.n	80044d2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80044bc:	4b09      	ldr	r3, [pc, #36]	@ (80044e4 <prvProcessTimerOrBlockTask+0x98>)
 80044be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80044c2:	601a      	str	r2, [r3, #0]
 80044c4:	f3bf 8f4f 	dsb	sy
 80044c8:	f3bf 8f6f 	isb	sy
}
 80044cc:	e001      	b.n	80044d2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80044ce:	f7ff f9fb 	bl	80038c8 <xTaskResumeAll>
}
 80044d2:	bf00      	nop
 80044d4:	3710      	adds	r7, #16
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}
 80044da:	bf00      	nop
 80044dc:	20000d94 	.word	0x20000d94
 80044e0:	20000d98 	.word	0x20000d98
 80044e4:	e000ed04 	.word	0xe000ed04

080044e8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80044e8:	b480      	push	{r7}
 80044ea:	b085      	sub	sp, #20
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80044f0:	4b0e      	ldr	r3, [pc, #56]	@ (800452c <prvGetNextExpireTime+0x44>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	bf0c      	ite	eq
 80044fa:	2301      	moveq	r3, #1
 80044fc:	2300      	movne	r3, #0
 80044fe:	b2db      	uxtb	r3, r3
 8004500:	461a      	mov	r2, r3
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d105      	bne.n	800451a <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800450e:	4b07      	ldr	r3, [pc, #28]	@ (800452c <prvGetNextExpireTime+0x44>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	68db      	ldr	r3, [r3, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	60fb      	str	r3, [r7, #12]
 8004518:	e001      	b.n	800451e <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800451a:	2300      	movs	r3, #0
 800451c:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800451e:	68fb      	ldr	r3, [r7, #12]
}
 8004520:	4618      	mov	r0, r3
 8004522:	3714      	adds	r7, #20
 8004524:	46bd      	mov	sp, r7
 8004526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452a:	4770      	bx	lr
 800452c:	20000d90 	.word	0x20000d90

08004530 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b084      	sub	sp, #16
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004538:	f7ff fa64 	bl	8003a04 <xTaskGetTickCount>
 800453c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800453e:	4b0b      	ldr	r3, [pc, #44]	@ (800456c <prvSampleTimeNow+0x3c>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	68fa      	ldr	r2, [r7, #12]
 8004544:	429a      	cmp	r2, r3
 8004546:	d205      	bcs.n	8004554 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004548:	f000 f910 	bl	800476c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2201      	movs	r2, #1
 8004550:	601a      	str	r2, [r3, #0]
 8004552:	e002      	b.n	800455a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2200      	movs	r2, #0
 8004558:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800455a:	4a04      	ldr	r2, [pc, #16]	@ (800456c <prvSampleTimeNow+0x3c>)
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004560:	68fb      	ldr	r3, [r7, #12]
}
 8004562:	4618      	mov	r0, r3
 8004564:	3710      	adds	r7, #16
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
 800456a:	bf00      	nop
 800456c:	20000da0 	.word	0x20000da0

08004570 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b086      	sub	sp, #24
 8004574:	af00      	add	r7, sp, #0
 8004576:	60f8      	str	r0, [r7, #12]
 8004578:	60b9      	str	r1, [r7, #8]
 800457a:	607a      	str	r2, [r7, #4]
 800457c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800457e:	2300      	movs	r3, #0
 8004580:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	68ba      	ldr	r2, [r7, #8]
 8004586:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	68fa      	ldr	r2, [r7, #12]
 800458c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800458e:	68ba      	ldr	r2, [r7, #8]
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	429a      	cmp	r2, r3
 8004594:	d812      	bhi.n	80045bc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004596:	687a      	ldr	r2, [r7, #4]
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	1ad2      	subs	r2, r2, r3
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	699b      	ldr	r3, [r3, #24]
 80045a0:	429a      	cmp	r2, r3
 80045a2:	d302      	bcc.n	80045aa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80045a4:	2301      	movs	r3, #1
 80045a6:	617b      	str	r3, [r7, #20]
 80045a8:	e01b      	b.n	80045e2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80045aa:	4b10      	ldr	r3, [pc, #64]	@ (80045ec <prvInsertTimerInActiveList+0x7c>)
 80045ac:	681a      	ldr	r2, [r3, #0]
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	3304      	adds	r3, #4
 80045b2:	4619      	mov	r1, r3
 80045b4:	4610      	mov	r0, r2
 80045b6:	f7fe f9c4 	bl	8002942 <vListInsert>
 80045ba:	e012      	b.n	80045e2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80045bc:	687a      	ldr	r2, [r7, #4]
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	429a      	cmp	r2, r3
 80045c2:	d206      	bcs.n	80045d2 <prvInsertTimerInActiveList+0x62>
 80045c4:	68ba      	ldr	r2, [r7, #8]
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d302      	bcc.n	80045d2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80045cc:	2301      	movs	r3, #1
 80045ce:	617b      	str	r3, [r7, #20]
 80045d0:	e007      	b.n	80045e2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80045d2:	4b07      	ldr	r3, [pc, #28]	@ (80045f0 <prvInsertTimerInActiveList+0x80>)
 80045d4:	681a      	ldr	r2, [r3, #0]
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	3304      	adds	r3, #4
 80045da:	4619      	mov	r1, r3
 80045dc:	4610      	mov	r0, r2
 80045de:	f7fe f9b0 	bl	8002942 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80045e2:	697b      	ldr	r3, [r7, #20]
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	3718      	adds	r7, #24
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}
 80045ec:	20000d94 	.word	0x20000d94
 80045f0:	20000d90 	.word	0x20000d90

080045f4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b08e      	sub	sp, #56	@ 0x38
 80045f8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80045fa:	e0a5      	b.n	8004748 <prvProcessReceivedCommands+0x154>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	da19      	bge.n	8004636 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004602:	1d3b      	adds	r3, r7, #4
 8004604:	3304      	adds	r3, #4
 8004606:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800460a:	2b00      	cmp	r3, #0
 800460c:	d10b      	bne.n	8004626 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800460e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004612:	f383 8811 	msr	BASEPRI, r3
 8004616:	f3bf 8f6f 	isb	sy
 800461a:	f3bf 8f4f 	dsb	sy
 800461e:	61fb      	str	r3, [r7, #28]
}
 8004620:	bf00      	nop
 8004622:	bf00      	nop
 8004624:	e7fd      	b.n	8004622 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004626:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800462c:	6850      	ldr	r0, [r2, #4]
 800462e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004630:	6892      	ldr	r2, [r2, #8]
 8004632:	4611      	mov	r1, r2
 8004634:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2b00      	cmp	r3, #0
 800463a:	f2c0 8085 	blt.w	8004748 <prvProcessReceivedCommands+0x154>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004644:	695b      	ldr	r3, [r3, #20]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d004      	beq.n	8004654 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800464a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800464c:	3304      	adds	r3, #4
 800464e:	4618      	mov	r0, r3
 8004650:	f7fe f9b0 	bl	80029b4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004654:	463b      	mov	r3, r7
 8004656:	4618      	mov	r0, r3
 8004658:	f7ff ff6a 	bl	8004530 <prvSampleTimeNow>
 800465c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2b09      	cmp	r3, #9
 8004662:	d86c      	bhi.n	800473e <prvProcessReceivedCommands+0x14a>
 8004664:	a201      	add	r2, pc, #4	@ (adr r2, 800466c <prvProcessReceivedCommands+0x78>)
 8004666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800466a:	bf00      	nop
 800466c:	08004695 	.word	0x08004695
 8004670:	08004695 	.word	0x08004695
 8004674:	08004695 	.word	0x08004695
 8004678:	0800473f 	.word	0x0800473f
 800467c:	080046f3 	.word	0x080046f3
 8004680:	0800472d 	.word	0x0800472d
 8004684:	08004695 	.word	0x08004695
 8004688:	08004695 	.word	0x08004695
 800468c:	0800473f 	.word	0x0800473f
 8004690:	080046f3 	.word	0x080046f3
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004694:	68ba      	ldr	r2, [r7, #8]
 8004696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004698:	699b      	ldr	r3, [r3, #24]
 800469a:	18d1      	adds	r1, r2, r3
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046a0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80046a2:	f7ff ff65 	bl	8004570 <prvInsertTimerInActiveList>
 80046a6:	4603      	mov	r3, r0
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d04a      	beq.n	8004742 <prvProcessReceivedCommands+0x14e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80046ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046b0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80046b2:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80046b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046b6:	69db      	ldr	r3, [r3, #28]
 80046b8:	2b01      	cmp	r3, #1
 80046ba:	d142      	bne.n	8004742 <prvProcessReceivedCommands+0x14e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80046bc:	68ba      	ldr	r2, [r7, #8]
 80046be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046c0:	699b      	ldr	r3, [r3, #24]
 80046c2:	441a      	add	r2, r3
 80046c4:	2300      	movs	r3, #0
 80046c6:	9300      	str	r3, [sp, #0]
 80046c8:	2300      	movs	r3, #0
 80046ca:	2100      	movs	r1, #0
 80046cc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80046ce:	f7ff fe19 	bl	8004304 <xTimerGenericCommand>
 80046d2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80046d4:	6a3b      	ldr	r3, [r7, #32]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d133      	bne.n	8004742 <prvProcessReceivedCommands+0x14e>
	__asm volatile
 80046da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046de:	f383 8811 	msr	BASEPRI, r3
 80046e2:	f3bf 8f6f 	isb	sy
 80046e6:	f3bf 8f4f 	dsb	sy
 80046ea:	61bb      	str	r3, [r7, #24]
}
 80046ec:	bf00      	nop
 80046ee:	bf00      	nop
 80046f0:	e7fd      	b.n	80046ee <prvProcessReceivedCommands+0xfa>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80046f2:	68ba      	ldr	r2, [r7, #8]
 80046f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046f6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80046f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046fa:	699b      	ldr	r3, [r3, #24]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d10b      	bne.n	8004718 <prvProcessReceivedCommands+0x124>
	__asm volatile
 8004700:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004704:	f383 8811 	msr	BASEPRI, r3
 8004708:	f3bf 8f6f 	isb	sy
 800470c:	f3bf 8f4f 	dsb	sy
 8004710:	617b      	str	r3, [r7, #20]
}
 8004712:	bf00      	nop
 8004714:	bf00      	nop
 8004716:	e7fd      	b.n	8004714 <prvProcessReceivedCommands+0x120>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004718:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800471a:	699a      	ldr	r2, [r3, #24]
 800471c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800471e:	18d1      	adds	r1, r2, r3
 8004720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004722:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004724:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004726:	f7ff ff23 	bl	8004570 <prvInsertTimerInActiveList>
					break;
 800472a:	e00d      	b.n	8004748 <prvProcessReceivedCommands+0x154>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800472c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800472e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004732:	2b00      	cmp	r3, #0
 8004734:	d107      	bne.n	8004746 <prvProcessReceivedCommands+0x152>
						{
							vPortFree( pxTimer );
 8004736:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004738:	f000 fbd8 	bl	8004eec <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800473c:	e003      	b.n	8004746 <prvProcessReceivedCommands+0x152>

				default	:
					/* Don't expect to get here. */
					break;
 800473e:	bf00      	nop
 8004740:	e002      	b.n	8004748 <prvProcessReceivedCommands+0x154>
					break;
 8004742:	bf00      	nop
 8004744:	e000      	b.n	8004748 <prvProcessReceivedCommands+0x154>
					break;
 8004746:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004748:	4b07      	ldr	r3, [pc, #28]	@ (8004768 <prvProcessReceivedCommands+0x174>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	1d39      	adds	r1, r7, #4
 800474e:	2200      	movs	r2, #0
 8004750:	4618      	mov	r0, r3
 8004752:	f7fe fc01 	bl	8002f58 <xQueueReceive>
 8004756:	4603      	mov	r3, r0
 8004758:	2b00      	cmp	r3, #0
 800475a:	f47f af4f 	bne.w	80045fc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800475e:	bf00      	nop
 8004760:	bf00      	nop
 8004762:	3730      	adds	r7, #48	@ 0x30
 8004764:	46bd      	mov	sp, r7
 8004766:	bd80      	pop	{r7, pc}
 8004768:	20000d98 	.word	0x20000d98

0800476c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b088      	sub	sp, #32
 8004770:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004772:	e046      	b.n	8004802 <prvSwitchTimerLists+0x96>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004774:	4b2c      	ldr	r3, [pc, #176]	@ (8004828 <prvSwitchTimerLists+0xbc>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	68db      	ldr	r3, [r3, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800477e:	4b2a      	ldr	r3, [pc, #168]	@ (8004828 <prvSwitchTimerLists+0xbc>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	68db      	ldr	r3, [r3, #12]
 8004784:	68db      	ldr	r3, [r3, #12]
 8004786:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	3304      	adds	r3, #4
 800478c:	4618      	mov	r0, r3
 800478e:	f7fe f911 	bl	80029b4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004796:	68f8      	ldr	r0, [r7, #12]
 8004798:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	69db      	ldr	r3, [r3, #28]
 800479e:	2b01      	cmp	r3, #1
 80047a0:	d12f      	bne.n	8004802 <prvSwitchTimerLists+0x96>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	699b      	ldr	r3, [r3, #24]
 80047a6:	693a      	ldr	r2, [r7, #16]
 80047a8:	4413      	add	r3, r2
 80047aa:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80047ac:	68ba      	ldr	r2, [r7, #8]
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	429a      	cmp	r2, r3
 80047b2:	d90e      	bls.n	80047d2 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	68ba      	ldr	r2, [r7, #8]
 80047b8:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	68fa      	ldr	r2, [r7, #12]
 80047be:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80047c0:	4b19      	ldr	r3, [pc, #100]	@ (8004828 <prvSwitchTimerLists+0xbc>)
 80047c2:	681a      	ldr	r2, [r3, #0]
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	3304      	adds	r3, #4
 80047c8:	4619      	mov	r1, r3
 80047ca:	4610      	mov	r0, r2
 80047cc:	f7fe f8b9 	bl	8002942 <vListInsert>
 80047d0:	e017      	b.n	8004802 <prvSwitchTimerLists+0x96>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80047d2:	2300      	movs	r3, #0
 80047d4:	9300      	str	r3, [sp, #0]
 80047d6:	2300      	movs	r3, #0
 80047d8:	693a      	ldr	r2, [r7, #16]
 80047da:	2100      	movs	r1, #0
 80047dc:	68f8      	ldr	r0, [r7, #12]
 80047de:	f7ff fd91 	bl	8004304 <xTimerGenericCommand>
 80047e2:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d10b      	bne.n	8004802 <prvSwitchTimerLists+0x96>
	__asm volatile
 80047ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047ee:	f383 8811 	msr	BASEPRI, r3
 80047f2:	f3bf 8f6f 	isb	sy
 80047f6:	f3bf 8f4f 	dsb	sy
 80047fa:	603b      	str	r3, [r7, #0]
}
 80047fc:	bf00      	nop
 80047fe:	bf00      	nop
 8004800:	e7fd      	b.n	80047fe <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004802:	4b09      	ldr	r3, [pc, #36]	@ (8004828 <prvSwitchTimerLists+0xbc>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d1b3      	bne.n	8004774 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800480c:	4b06      	ldr	r3, [pc, #24]	@ (8004828 <prvSwitchTimerLists+0xbc>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004812:	4b06      	ldr	r3, [pc, #24]	@ (800482c <prvSwitchTimerLists+0xc0>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a04      	ldr	r2, [pc, #16]	@ (8004828 <prvSwitchTimerLists+0xbc>)
 8004818:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800481a:	4a04      	ldr	r2, [pc, #16]	@ (800482c <prvSwitchTimerLists+0xc0>)
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	6013      	str	r3, [r2, #0]
}
 8004820:	bf00      	nop
 8004822:	3718      	adds	r7, #24
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}
 8004828:	20000d90 	.word	0x20000d90
 800482c:	20000d94 	.word	0x20000d94

08004830 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b082      	sub	sp, #8
 8004834:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004836:	f000 f96f 	bl	8004b18 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800483a:	4b15      	ldr	r3, [pc, #84]	@ (8004890 <prvCheckForValidListAndQueue+0x60>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d120      	bne.n	8004884 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004842:	4814      	ldr	r0, [pc, #80]	@ (8004894 <prvCheckForValidListAndQueue+0x64>)
 8004844:	f7fe f82c 	bl	80028a0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004848:	4813      	ldr	r0, [pc, #76]	@ (8004898 <prvCheckForValidListAndQueue+0x68>)
 800484a:	f7fe f829 	bl	80028a0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800484e:	4b13      	ldr	r3, [pc, #76]	@ (800489c <prvCheckForValidListAndQueue+0x6c>)
 8004850:	4a10      	ldr	r2, [pc, #64]	@ (8004894 <prvCheckForValidListAndQueue+0x64>)
 8004852:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004854:	4b12      	ldr	r3, [pc, #72]	@ (80048a0 <prvCheckForValidListAndQueue+0x70>)
 8004856:	4a10      	ldr	r2, [pc, #64]	@ (8004898 <prvCheckForValidListAndQueue+0x68>)
 8004858:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800485a:	2300      	movs	r3, #0
 800485c:	9300      	str	r3, [sp, #0]
 800485e:	4b11      	ldr	r3, [pc, #68]	@ (80048a4 <prvCheckForValidListAndQueue+0x74>)
 8004860:	4a11      	ldr	r2, [pc, #68]	@ (80048a8 <prvCheckForValidListAndQueue+0x78>)
 8004862:	2110      	movs	r1, #16
 8004864:	200a      	movs	r0, #10
 8004866:	f7fe f939 	bl	8002adc <xQueueGenericCreateStatic>
 800486a:	4603      	mov	r3, r0
 800486c:	4a08      	ldr	r2, [pc, #32]	@ (8004890 <prvCheckForValidListAndQueue+0x60>)
 800486e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004870:	4b07      	ldr	r3, [pc, #28]	@ (8004890 <prvCheckForValidListAndQueue+0x60>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d005      	beq.n	8004884 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004878:	4b05      	ldr	r3, [pc, #20]	@ (8004890 <prvCheckForValidListAndQueue+0x60>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	490b      	ldr	r1, [pc, #44]	@ (80048ac <prvCheckForValidListAndQueue+0x7c>)
 800487e:	4618      	mov	r0, r3
 8004880:	f7fe fd5c 	bl	800333c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004884:	f000 f97a 	bl	8004b7c <vPortExitCritical>
}
 8004888:	bf00      	nop
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}
 800488e:	bf00      	nop
 8004890:	20000d98 	.word	0x20000d98
 8004894:	20000d68 	.word	0x20000d68
 8004898:	20000d7c 	.word	0x20000d7c
 800489c:	20000d90 	.word	0x20000d90
 80048a0:	20000d94 	.word	0x20000d94
 80048a4:	20000e44 	.word	0x20000e44
 80048a8:	20000da4 	.word	0x20000da4
 80048ac:	08005324 	.word	0x08005324

080048b0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80048b0:	b480      	push	{r7}
 80048b2:	b085      	sub	sp, #20
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	60f8      	str	r0, [r7, #12]
 80048b8:	60b9      	str	r1, [r7, #8]
 80048ba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	3b04      	subs	r3, #4
 80048c0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80048c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	3b04      	subs	r3, #4
 80048ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	f023 0201 	bic.w	r2, r3, #1
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	3b04      	subs	r3, #4
 80048de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80048e0:	4a0c      	ldr	r2, [pc, #48]	@ (8004914 <pxPortInitialiseStack+0x64>)
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	3b14      	subs	r3, #20
 80048ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80048ec:	687a      	ldr	r2, [r7, #4]
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	3b04      	subs	r3, #4
 80048f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	f06f 0202 	mvn.w	r2, #2
 80048fe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	3b20      	subs	r3, #32
 8004904:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004906:	68fb      	ldr	r3, [r7, #12]
}
 8004908:	4618      	mov	r0, r3
 800490a:	3714      	adds	r7, #20
 800490c:	46bd      	mov	sp, r7
 800490e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004912:	4770      	bx	lr
 8004914:	08004919 	.word	0x08004919

08004918 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004918:	b480      	push	{r7}
 800491a:	b085      	sub	sp, #20
 800491c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800491e:	2300      	movs	r3, #0
 8004920:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004922:	4b13      	ldr	r3, [pc, #76]	@ (8004970 <prvTaskExitError+0x58>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f1b3 3fff 	cmp.w	r3, #4294967295
 800492a:	d00b      	beq.n	8004944 <prvTaskExitError+0x2c>
	__asm volatile
 800492c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004930:	f383 8811 	msr	BASEPRI, r3
 8004934:	f3bf 8f6f 	isb	sy
 8004938:	f3bf 8f4f 	dsb	sy
 800493c:	60fb      	str	r3, [r7, #12]
}
 800493e:	bf00      	nop
 8004940:	bf00      	nop
 8004942:	e7fd      	b.n	8004940 <prvTaskExitError+0x28>
	__asm volatile
 8004944:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004948:	f383 8811 	msr	BASEPRI, r3
 800494c:	f3bf 8f6f 	isb	sy
 8004950:	f3bf 8f4f 	dsb	sy
 8004954:	60bb      	str	r3, [r7, #8]
}
 8004956:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004958:	bf00      	nop
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d0fc      	beq.n	800495a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004960:	bf00      	nop
 8004962:	bf00      	nop
 8004964:	3714      	adds	r7, #20
 8004966:	46bd      	mov	sp, r7
 8004968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496c:	4770      	bx	lr
 800496e:	bf00      	nop
 8004970:	2000000c 	.word	0x2000000c
	...

08004980 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004980:	4b07      	ldr	r3, [pc, #28]	@ (80049a0 <pxCurrentTCBConst2>)
 8004982:	6819      	ldr	r1, [r3, #0]
 8004984:	6808      	ldr	r0, [r1, #0]
 8004986:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800498a:	f380 8809 	msr	PSP, r0
 800498e:	f3bf 8f6f 	isb	sy
 8004992:	f04f 0000 	mov.w	r0, #0
 8004996:	f380 8811 	msr	BASEPRI, r0
 800499a:	4770      	bx	lr
 800499c:	f3af 8000 	nop.w

080049a0 <pxCurrentTCBConst2>:
 80049a0:	20000868 	.word	0x20000868
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80049a4:	bf00      	nop
 80049a6:	bf00      	nop

080049a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80049a8:	4808      	ldr	r0, [pc, #32]	@ (80049cc <prvPortStartFirstTask+0x24>)
 80049aa:	6800      	ldr	r0, [r0, #0]
 80049ac:	6800      	ldr	r0, [r0, #0]
 80049ae:	f380 8808 	msr	MSP, r0
 80049b2:	f04f 0000 	mov.w	r0, #0
 80049b6:	f380 8814 	msr	CONTROL, r0
 80049ba:	b662      	cpsie	i
 80049bc:	b661      	cpsie	f
 80049be:	f3bf 8f4f 	dsb	sy
 80049c2:	f3bf 8f6f 	isb	sy
 80049c6:	df00      	svc	0
 80049c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80049ca:	bf00      	nop
 80049cc:	e000ed08 	.word	0xe000ed08

080049d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b086      	sub	sp, #24
 80049d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80049d6:	4b47      	ldr	r3, [pc, #284]	@ (8004af4 <xPortStartScheduler+0x124>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4a47      	ldr	r2, [pc, #284]	@ (8004af8 <xPortStartScheduler+0x128>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d10b      	bne.n	80049f8 <xPortStartScheduler+0x28>
	__asm volatile
 80049e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049e4:	f383 8811 	msr	BASEPRI, r3
 80049e8:	f3bf 8f6f 	isb	sy
 80049ec:	f3bf 8f4f 	dsb	sy
 80049f0:	613b      	str	r3, [r7, #16]
}
 80049f2:	bf00      	nop
 80049f4:	bf00      	nop
 80049f6:	e7fd      	b.n	80049f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80049f8:	4b3e      	ldr	r3, [pc, #248]	@ (8004af4 <xPortStartScheduler+0x124>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a3f      	ldr	r2, [pc, #252]	@ (8004afc <xPortStartScheduler+0x12c>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d10b      	bne.n	8004a1a <xPortStartScheduler+0x4a>
	__asm volatile
 8004a02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a06:	f383 8811 	msr	BASEPRI, r3
 8004a0a:	f3bf 8f6f 	isb	sy
 8004a0e:	f3bf 8f4f 	dsb	sy
 8004a12:	60fb      	str	r3, [r7, #12]
}
 8004a14:	bf00      	nop
 8004a16:	bf00      	nop
 8004a18:	e7fd      	b.n	8004a16 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004a1a:	4b39      	ldr	r3, [pc, #228]	@ (8004b00 <xPortStartScheduler+0x130>)
 8004a1c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	781b      	ldrb	r3, [r3, #0]
 8004a22:	b2db      	uxtb	r3, r3
 8004a24:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	22ff      	movs	r2, #255	@ 0xff
 8004a2a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	781b      	ldrb	r3, [r3, #0]
 8004a30:	b2db      	uxtb	r3, r3
 8004a32:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004a34:	78fb      	ldrb	r3, [r7, #3]
 8004a36:	b2db      	uxtb	r3, r3
 8004a38:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004a3c:	b2da      	uxtb	r2, r3
 8004a3e:	4b31      	ldr	r3, [pc, #196]	@ (8004b04 <xPortStartScheduler+0x134>)
 8004a40:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004a42:	4b31      	ldr	r3, [pc, #196]	@ (8004b08 <xPortStartScheduler+0x138>)
 8004a44:	2207      	movs	r2, #7
 8004a46:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004a48:	e009      	b.n	8004a5e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8004a4a:	4b2f      	ldr	r3, [pc, #188]	@ (8004b08 <xPortStartScheduler+0x138>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	3b01      	subs	r3, #1
 8004a50:	4a2d      	ldr	r2, [pc, #180]	@ (8004b08 <xPortStartScheduler+0x138>)
 8004a52:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004a54:	78fb      	ldrb	r3, [r7, #3]
 8004a56:	b2db      	uxtb	r3, r3
 8004a58:	005b      	lsls	r3, r3, #1
 8004a5a:	b2db      	uxtb	r3, r3
 8004a5c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004a5e:	78fb      	ldrb	r3, [r7, #3]
 8004a60:	b2db      	uxtb	r3, r3
 8004a62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a66:	2b80      	cmp	r3, #128	@ 0x80
 8004a68:	d0ef      	beq.n	8004a4a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004a6a:	4b27      	ldr	r3, [pc, #156]	@ (8004b08 <xPortStartScheduler+0x138>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f1c3 0307 	rsb	r3, r3, #7
 8004a72:	2b04      	cmp	r3, #4
 8004a74:	d00b      	beq.n	8004a8e <xPortStartScheduler+0xbe>
	__asm volatile
 8004a76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a7a:	f383 8811 	msr	BASEPRI, r3
 8004a7e:	f3bf 8f6f 	isb	sy
 8004a82:	f3bf 8f4f 	dsb	sy
 8004a86:	60bb      	str	r3, [r7, #8]
}
 8004a88:	bf00      	nop
 8004a8a:	bf00      	nop
 8004a8c:	e7fd      	b.n	8004a8a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004a8e:	4b1e      	ldr	r3, [pc, #120]	@ (8004b08 <xPortStartScheduler+0x138>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	021b      	lsls	r3, r3, #8
 8004a94:	4a1c      	ldr	r2, [pc, #112]	@ (8004b08 <xPortStartScheduler+0x138>)
 8004a96:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004a98:	4b1b      	ldr	r3, [pc, #108]	@ (8004b08 <xPortStartScheduler+0x138>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004aa0:	4a19      	ldr	r2, [pc, #100]	@ (8004b08 <xPortStartScheduler+0x138>)
 8004aa2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	b2da      	uxtb	r2, r3
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004aac:	4b17      	ldr	r3, [pc, #92]	@ (8004b0c <xPortStartScheduler+0x13c>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a16      	ldr	r2, [pc, #88]	@ (8004b0c <xPortStartScheduler+0x13c>)
 8004ab2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004ab6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004ab8:	4b14      	ldr	r3, [pc, #80]	@ (8004b0c <xPortStartScheduler+0x13c>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4a13      	ldr	r2, [pc, #76]	@ (8004b0c <xPortStartScheduler+0x13c>)
 8004abe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004ac2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004ac4:	f000 f8da 	bl	8004c7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004ac8:	4b11      	ldr	r3, [pc, #68]	@ (8004b10 <xPortStartScheduler+0x140>)
 8004aca:	2200      	movs	r2, #0
 8004acc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004ace:	f000 f8f9 	bl	8004cc4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004ad2:	4b10      	ldr	r3, [pc, #64]	@ (8004b14 <xPortStartScheduler+0x144>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a0f      	ldr	r2, [pc, #60]	@ (8004b14 <xPortStartScheduler+0x144>)
 8004ad8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004adc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004ade:	f7ff ff63 	bl	80049a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004ae2:	f7ff f85f 	bl	8003ba4 <vTaskSwitchContext>
	prvTaskExitError();
 8004ae6:	f7ff ff17 	bl	8004918 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004aea:	2300      	movs	r3, #0
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	3718      	adds	r7, #24
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}
 8004af4:	e000ed00 	.word	0xe000ed00
 8004af8:	410fc271 	.word	0x410fc271
 8004afc:	410fc270 	.word	0x410fc270
 8004b00:	e000e400 	.word	0xe000e400
 8004b04:	20000e94 	.word	0x20000e94
 8004b08:	20000e98 	.word	0x20000e98
 8004b0c:	e000ed20 	.word	0xe000ed20
 8004b10:	2000000c 	.word	0x2000000c
 8004b14:	e000ef34 	.word	0xe000ef34

08004b18 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b083      	sub	sp, #12
 8004b1c:	af00      	add	r7, sp, #0
	__asm volatile
 8004b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b22:	f383 8811 	msr	BASEPRI, r3
 8004b26:	f3bf 8f6f 	isb	sy
 8004b2a:	f3bf 8f4f 	dsb	sy
 8004b2e:	607b      	str	r3, [r7, #4]
}
 8004b30:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004b32:	4b10      	ldr	r3, [pc, #64]	@ (8004b74 <vPortEnterCritical+0x5c>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	3301      	adds	r3, #1
 8004b38:	4a0e      	ldr	r2, [pc, #56]	@ (8004b74 <vPortEnterCritical+0x5c>)
 8004b3a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004b3c:	4b0d      	ldr	r3, [pc, #52]	@ (8004b74 <vPortEnterCritical+0x5c>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	2b01      	cmp	r3, #1
 8004b42:	d110      	bne.n	8004b66 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004b44:	4b0c      	ldr	r3, [pc, #48]	@ (8004b78 <vPortEnterCritical+0x60>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	b2db      	uxtb	r3, r3
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d00b      	beq.n	8004b66 <vPortEnterCritical+0x4e>
	__asm volatile
 8004b4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b52:	f383 8811 	msr	BASEPRI, r3
 8004b56:	f3bf 8f6f 	isb	sy
 8004b5a:	f3bf 8f4f 	dsb	sy
 8004b5e:	603b      	str	r3, [r7, #0]
}
 8004b60:	bf00      	nop
 8004b62:	bf00      	nop
 8004b64:	e7fd      	b.n	8004b62 <vPortEnterCritical+0x4a>
	}
}
 8004b66:	bf00      	nop
 8004b68:	370c      	adds	r7, #12
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b70:	4770      	bx	lr
 8004b72:	bf00      	nop
 8004b74:	2000000c 	.word	0x2000000c
 8004b78:	e000ed04 	.word	0xe000ed04

08004b7c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b083      	sub	sp, #12
 8004b80:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004b82:	4b12      	ldr	r3, [pc, #72]	@ (8004bcc <vPortExitCritical+0x50>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d10b      	bne.n	8004ba2 <vPortExitCritical+0x26>
	__asm volatile
 8004b8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b8e:	f383 8811 	msr	BASEPRI, r3
 8004b92:	f3bf 8f6f 	isb	sy
 8004b96:	f3bf 8f4f 	dsb	sy
 8004b9a:	607b      	str	r3, [r7, #4]
}
 8004b9c:	bf00      	nop
 8004b9e:	bf00      	nop
 8004ba0:	e7fd      	b.n	8004b9e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004ba2:	4b0a      	ldr	r3, [pc, #40]	@ (8004bcc <vPortExitCritical+0x50>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	3b01      	subs	r3, #1
 8004ba8:	4a08      	ldr	r2, [pc, #32]	@ (8004bcc <vPortExitCritical+0x50>)
 8004baa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004bac:	4b07      	ldr	r3, [pc, #28]	@ (8004bcc <vPortExitCritical+0x50>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d105      	bne.n	8004bc0 <vPortExitCritical+0x44>
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	f383 8811 	msr	BASEPRI, r3
}
 8004bbe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004bc0:	bf00      	nop
 8004bc2:	370c      	adds	r7, #12
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bca:	4770      	bx	lr
 8004bcc:	2000000c 	.word	0x2000000c

08004bd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004bd0:	f3ef 8009 	mrs	r0, PSP
 8004bd4:	f3bf 8f6f 	isb	sy
 8004bd8:	4b15      	ldr	r3, [pc, #84]	@ (8004c30 <pxCurrentTCBConst>)
 8004bda:	681a      	ldr	r2, [r3, #0]
 8004bdc:	f01e 0f10 	tst.w	lr, #16
 8004be0:	bf08      	it	eq
 8004be2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004be6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bea:	6010      	str	r0, [r2, #0]
 8004bec:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004bf0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004bf4:	f380 8811 	msr	BASEPRI, r0
 8004bf8:	f3bf 8f4f 	dsb	sy
 8004bfc:	f3bf 8f6f 	isb	sy
 8004c00:	f7fe ffd0 	bl	8003ba4 <vTaskSwitchContext>
 8004c04:	f04f 0000 	mov.w	r0, #0
 8004c08:	f380 8811 	msr	BASEPRI, r0
 8004c0c:	bc09      	pop	{r0, r3}
 8004c0e:	6819      	ldr	r1, [r3, #0]
 8004c10:	6808      	ldr	r0, [r1, #0]
 8004c12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c16:	f01e 0f10 	tst.w	lr, #16
 8004c1a:	bf08      	it	eq
 8004c1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004c20:	f380 8809 	msr	PSP, r0
 8004c24:	f3bf 8f6f 	isb	sy
 8004c28:	4770      	bx	lr
 8004c2a:	bf00      	nop
 8004c2c:	f3af 8000 	nop.w

08004c30 <pxCurrentTCBConst>:
 8004c30:	20000868 	.word	0x20000868
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004c34:	bf00      	nop
 8004c36:	bf00      	nop

08004c38 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b082      	sub	sp, #8
 8004c3c:	af00      	add	r7, sp, #0
	__asm volatile
 8004c3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c42:	f383 8811 	msr	BASEPRI, r3
 8004c46:	f3bf 8f6f 	isb	sy
 8004c4a:	f3bf 8f4f 	dsb	sy
 8004c4e:	607b      	str	r3, [r7, #4]
}
 8004c50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004c52:	f7fe fee7 	bl	8003a24 <xTaskIncrementTick>
 8004c56:	4603      	mov	r3, r0
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d003      	beq.n	8004c64 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004c5c:	4b06      	ldr	r3, [pc, #24]	@ (8004c78 <SysTick_Handler+0x40>)
 8004c5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c62:	601a      	str	r2, [r3, #0]
 8004c64:	2300      	movs	r3, #0
 8004c66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	f383 8811 	msr	BASEPRI, r3
}
 8004c6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004c70:	bf00      	nop
 8004c72:	3708      	adds	r7, #8
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bd80      	pop	{r7, pc}
 8004c78:	e000ed04 	.word	0xe000ed04

08004c7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004c7c:	b480      	push	{r7}
 8004c7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004c80:	4b0b      	ldr	r3, [pc, #44]	@ (8004cb0 <vPortSetupTimerInterrupt+0x34>)
 8004c82:	2200      	movs	r2, #0
 8004c84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004c86:	4b0b      	ldr	r3, [pc, #44]	@ (8004cb4 <vPortSetupTimerInterrupt+0x38>)
 8004c88:	2200      	movs	r2, #0
 8004c8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004c8c:	4b0a      	ldr	r3, [pc, #40]	@ (8004cb8 <vPortSetupTimerInterrupt+0x3c>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4a0a      	ldr	r2, [pc, #40]	@ (8004cbc <vPortSetupTimerInterrupt+0x40>)
 8004c92:	fba2 2303 	umull	r2, r3, r2, r3
 8004c96:	099b      	lsrs	r3, r3, #6
 8004c98:	4a09      	ldr	r2, [pc, #36]	@ (8004cc0 <vPortSetupTimerInterrupt+0x44>)
 8004c9a:	3b01      	subs	r3, #1
 8004c9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004c9e:	4b04      	ldr	r3, [pc, #16]	@ (8004cb0 <vPortSetupTimerInterrupt+0x34>)
 8004ca0:	2207      	movs	r2, #7
 8004ca2:	601a      	str	r2, [r3, #0]
}
 8004ca4:	bf00      	nop
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cac:	4770      	bx	lr
 8004cae:	bf00      	nop
 8004cb0:	e000e010 	.word	0xe000e010
 8004cb4:	e000e018 	.word	0xe000e018
 8004cb8:	20000000 	.word	0x20000000
 8004cbc:	10624dd3 	.word	0x10624dd3
 8004cc0:	e000e014 	.word	0xe000e014

08004cc4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004cc4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004cd4 <vPortEnableVFP+0x10>
 8004cc8:	6801      	ldr	r1, [r0, #0]
 8004cca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004cce:	6001      	str	r1, [r0, #0]
 8004cd0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004cd2:	bf00      	nop
 8004cd4:	e000ed88 	.word	0xe000ed88

08004cd8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004cd8:	b480      	push	{r7}
 8004cda:	b085      	sub	sp, #20
 8004cdc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004cde:	f3ef 8305 	mrs	r3, IPSR
 8004ce2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	2b0f      	cmp	r3, #15
 8004ce8:	d915      	bls.n	8004d16 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004cea:	4a18      	ldr	r2, [pc, #96]	@ (8004d4c <vPortValidateInterruptPriority+0x74>)
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	4413      	add	r3, r2
 8004cf0:	781b      	ldrb	r3, [r3, #0]
 8004cf2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004cf4:	4b16      	ldr	r3, [pc, #88]	@ (8004d50 <vPortValidateInterruptPriority+0x78>)
 8004cf6:	781b      	ldrb	r3, [r3, #0]
 8004cf8:	7afa      	ldrb	r2, [r7, #11]
 8004cfa:	429a      	cmp	r2, r3
 8004cfc:	d20b      	bcs.n	8004d16 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8004cfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d02:	f383 8811 	msr	BASEPRI, r3
 8004d06:	f3bf 8f6f 	isb	sy
 8004d0a:	f3bf 8f4f 	dsb	sy
 8004d0e:	607b      	str	r3, [r7, #4]
}
 8004d10:	bf00      	nop
 8004d12:	bf00      	nop
 8004d14:	e7fd      	b.n	8004d12 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004d16:	4b0f      	ldr	r3, [pc, #60]	@ (8004d54 <vPortValidateInterruptPriority+0x7c>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004d1e:	4b0e      	ldr	r3, [pc, #56]	@ (8004d58 <vPortValidateInterruptPriority+0x80>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	429a      	cmp	r2, r3
 8004d24:	d90b      	bls.n	8004d3e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8004d26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d2a:	f383 8811 	msr	BASEPRI, r3
 8004d2e:	f3bf 8f6f 	isb	sy
 8004d32:	f3bf 8f4f 	dsb	sy
 8004d36:	603b      	str	r3, [r7, #0]
}
 8004d38:	bf00      	nop
 8004d3a:	bf00      	nop
 8004d3c:	e7fd      	b.n	8004d3a <vPortValidateInterruptPriority+0x62>
	}
 8004d3e:	bf00      	nop
 8004d40:	3714      	adds	r7, #20
 8004d42:	46bd      	mov	sp, r7
 8004d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d48:	4770      	bx	lr
 8004d4a:	bf00      	nop
 8004d4c:	e000e3f0 	.word	0xe000e3f0
 8004d50:	20000e94 	.word	0x20000e94
 8004d54:	e000ed0c 	.word	0xe000ed0c
 8004d58:	20000e98 	.word	0x20000e98

08004d5c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b08a      	sub	sp, #40	@ 0x28
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004d64:	2300      	movs	r3, #0
 8004d66:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004d68:	f7fe fda0 	bl	80038ac <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004d6c:	4b5a      	ldr	r3, [pc, #360]	@ (8004ed8 <pvPortMalloc+0x17c>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d101      	bne.n	8004d78 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004d74:	f000 f916 	bl	8004fa4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004d78:	4b58      	ldr	r3, [pc, #352]	@ (8004edc <pvPortMalloc+0x180>)
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	4013      	ands	r3, r2
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	f040 8090 	bne.w	8004ea6 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d01e      	beq.n	8004dca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004d8c:	2208      	movs	r2, #8
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	4413      	add	r3, r2
 8004d92:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	f003 0307 	and.w	r3, r3, #7
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d015      	beq.n	8004dca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	f023 0307 	bic.w	r3, r3, #7
 8004da4:	3308      	adds	r3, #8
 8004da6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	f003 0307 	and.w	r3, r3, #7
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d00b      	beq.n	8004dca <pvPortMalloc+0x6e>
	__asm volatile
 8004db2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004db6:	f383 8811 	msr	BASEPRI, r3
 8004dba:	f3bf 8f6f 	isb	sy
 8004dbe:	f3bf 8f4f 	dsb	sy
 8004dc2:	617b      	str	r3, [r7, #20]
}
 8004dc4:	bf00      	nop
 8004dc6:	bf00      	nop
 8004dc8:	e7fd      	b.n	8004dc6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d06a      	beq.n	8004ea6 <pvPortMalloc+0x14a>
 8004dd0:	4b43      	ldr	r3, [pc, #268]	@ (8004ee0 <pvPortMalloc+0x184>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	687a      	ldr	r2, [r7, #4]
 8004dd6:	429a      	cmp	r2, r3
 8004dd8:	d865      	bhi.n	8004ea6 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004dda:	4b42      	ldr	r3, [pc, #264]	@ (8004ee4 <pvPortMalloc+0x188>)
 8004ddc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004dde:	4b41      	ldr	r3, [pc, #260]	@ (8004ee4 <pvPortMalloc+0x188>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004de4:	e004      	b.n	8004df0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004de8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	687a      	ldr	r2, [r7, #4]
 8004df6:	429a      	cmp	r2, r3
 8004df8:	d903      	bls.n	8004e02 <pvPortMalloc+0xa6>
 8004dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d1f1      	bne.n	8004de6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004e02:	4b35      	ldr	r3, [pc, #212]	@ (8004ed8 <pvPortMalloc+0x17c>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	d04c      	beq.n	8004ea6 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004e0c:	6a3b      	ldr	r3, [r7, #32]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	2208      	movs	r2, #8
 8004e12:	4413      	add	r3, r2
 8004e14:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	6a3b      	ldr	r3, [r7, #32]
 8004e1c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e20:	685a      	ldr	r2, [r3, #4]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	1ad2      	subs	r2, r2, r3
 8004e26:	2308      	movs	r3, #8
 8004e28:	005b      	lsls	r3, r3, #1
 8004e2a:	429a      	cmp	r2, r3
 8004e2c:	d920      	bls.n	8004e70 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004e2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	4413      	add	r3, r2
 8004e34:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004e36:	69bb      	ldr	r3, [r7, #24]
 8004e38:	f003 0307 	and.w	r3, r3, #7
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d00b      	beq.n	8004e58 <pvPortMalloc+0xfc>
	__asm volatile
 8004e40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e44:	f383 8811 	msr	BASEPRI, r3
 8004e48:	f3bf 8f6f 	isb	sy
 8004e4c:	f3bf 8f4f 	dsb	sy
 8004e50:	613b      	str	r3, [r7, #16]
}
 8004e52:	bf00      	nop
 8004e54:	bf00      	nop
 8004e56:	e7fd      	b.n	8004e54 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e5a:	685a      	ldr	r2, [r3, #4]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	1ad2      	subs	r2, r2, r3
 8004e60:	69bb      	ldr	r3, [r7, #24]
 8004e62:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e66:	687a      	ldr	r2, [r7, #4]
 8004e68:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004e6a:	69b8      	ldr	r0, [r7, #24]
 8004e6c:	f000 f8fc 	bl	8005068 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004e70:	4b1b      	ldr	r3, [pc, #108]	@ (8004ee0 <pvPortMalloc+0x184>)
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	1ad3      	subs	r3, r2, r3
 8004e7a:	4a19      	ldr	r2, [pc, #100]	@ (8004ee0 <pvPortMalloc+0x184>)
 8004e7c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004e7e:	4b18      	ldr	r3, [pc, #96]	@ (8004ee0 <pvPortMalloc+0x184>)
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	4b19      	ldr	r3, [pc, #100]	@ (8004ee8 <pvPortMalloc+0x18c>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	429a      	cmp	r2, r3
 8004e88:	d203      	bcs.n	8004e92 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004e8a:	4b15      	ldr	r3, [pc, #84]	@ (8004ee0 <pvPortMalloc+0x184>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4a16      	ldr	r2, [pc, #88]	@ (8004ee8 <pvPortMalloc+0x18c>)
 8004e90:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e94:	685a      	ldr	r2, [r3, #4]
 8004e96:	4b11      	ldr	r3, [pc, #68]	@ (8004edc <pvPortMalloc+0x180>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	431a      	orrs	r2, r3
 8004e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e9e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004ea6:	f7fe fd0f 	bl	80038c8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004eaa:	69fb      	ldr	r3, [r7, #28]
 8004eac:	f003 0307 	and.w	r3, r3, #7
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d00b      	beq.n	8004ecc <pvPortMalloc+0x170>
	__asm volatile
 8004eb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eb8:	f383 8811 	msr	BASEPRI, r3
 8004ebc:	f3bf 8f6f 	isb	sy
 8004ec0:	f3bf 8f4f 	dsb	sy
 8004ec4:	60fb      	str	r3, [r7, #12]
}
 8004ec6:	bf00      	nop
 8004ec8:	bf00      	nop
 8004eca:	e7fd      	b.n	8004ec8 <pvPortMalloc+0x16c>
	return pvReturn;
 8004ecc:	69fb      	ldr	r3, [r7, #28]
}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	3728      	adds	r7, #40	@ 0x28
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}
 8004ed6:	bf00      	nop
 8004ed8:	20001aa4 	.word	0x20001aa4
 8004edc:	20001ab0 	.word	0x20001ab0
 8004ee0:	20001aa8 	.word	0x20001aa8
 8004ee4:	20001a9c 	.word	0x20001a9c
 8004ee8:	20001aac 	.word	0x20001aac

08004eec <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b086      	sub	sp, #24
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d04a      	beq.n	8004f94 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004efe:	2308      	movs	r3, #8
 8004f00:	425b      	negs	r3, r3
 8004f02:	697a      	ldr	r2, [r7, #20]
 8004f04:	4413      	add	r3, r2
 8004f06:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004f08:	697b      	ldr	r3, [r7, #20]
 8004f0a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004f0c:	693b      	ldr	r3, [r7, #16]
 8004f0e:	685a      	ldr	r2, [r3, #4]
 8004f10:	4b22      	ldr	r3, [pc, #136]	@ (8004f9c <vPortFree+0xb0>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4013      	ands	r3, r2
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d10b      	bne.n	8004f32 <vPortFree+0x46>
	__asm volatile
 8004f1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f1e:	f383 8811 	msr	BASEPRI, r3
 8004f22:	f3bf 8f6f 	isb	sy
 8004f26:	f3bf 8f4f 	dsb	sy
 8004f2a:	60fb      	str	r3, [r7, #12]
}
 8004f2c:	bf00      	nop
 8004f2e:	bf00      	nop
 8004f30:	e7fd      	b.n	8004f2e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004f32:	693b      	ldr	r3, [r7, #16]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d00b      	beq.n	8004f52 <vPortFree+0x66>
	__asm volatile
 8004f3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f3e:	f383 8811 	msr	BASEPRI, r3
 8004f42:	f3bf 8f6f 	isb	sy
 8004f46:	f3bf 8f4f 	dsb	sy
 8004f4a:	60bb      	str	r3, [r7, #8]
}
 8004f4c:	bf00      	nop
 8004f4e:	bf00      	nop
 8004f50:	e7fd      	b.n	8004f4e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004f52:	693b      	ldr	r3, [r7, #16]
 8004f54:	685a      	ldr	r2, [r3, #4]
 8004f56:	4b11      	ldr	r3, [pc, #68]	@ (8004f9c <vPortFree+0xb0>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4013      	ands	r3, r2
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d019      	beq.n	8004f94 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004f60:	693b      	ldr	r3, [r7, #16]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d115      	bne.n	8004f94 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004f68:	693b      	ldr	r3, [r7, #16]
 8004f6a:	685a      	ldr	r2, [r3, #4]
 8004f6c:	4b0b      	ldr	r3, [pc, #44]	@ (8004f9c <vPortFree+0xb0>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	43db      	mvns	r3, r3
 8004f72:	401a      	ands	r2, r3
 8004f74:	693b      	ldr	r3, [r7, #16]
 8004f76:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004f78:	f7fe fc98 	bl	80038ac <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	685a      	ldr	r2, [r3, #4]
 8004f80:	4b07      	ldr	r3, [pc, #28]	@ (8004fa0 <vPortFree+0xb4>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4413      	add	r3, r2
 8004f86:	4a06      	ldr	r2, [pc, #24]	@ (8004fa0 <vPortFree+0xb4>)
 8004f88:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004f8a:	6938      	ldr	r0, [r7, #16]
 8004f8c:	f000 f86c 	bl	8005068 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004f90:	f7fe fc9a 	bl	80038c8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004f94:	bf00      	nop
 8004f96:	3718      	adds	r7, #24
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}
 8004f9c:	20001ab0 	.word	0x20001ab0
 8004fa0:	20001aa8 	.word	0x20001aa8

08004fa4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	b085      	sub	sp, #20
 8004fa8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004faa:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004fae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004fb0:	4b27      	ldr	r3, [pc, #156]	@ (8005050 <prvHeapInit+0xac>)
 8004fb2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	f003 0307 	and.w	r3, r3, #7
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d00c      	beq.n	8004fd8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	3307      	adds	r3, #7
 8004fc2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	f023 0307 	bic.w	r3, r3, #7
 8004fca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004fcc:	68ba      	ldr	r2, [r7, #8]
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	1ad3      	subs	r3, r2, r3
 8004fd2:	4a1f      	ldr	r2, [pc, #124]	@ (8005050 <prvHeapInit+0xac>)
 8004fd4:	4413      	add	r3, r2
 8004fd6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004fdc:	4a1d      	ldr	r2, [pc, #116]	@ (8005054 <prvHeapInit+0xb0>)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004fe2:	4b1c      	ldr	r3, [pc, #112]	@ (8005054 <prvHeapInit+0xb0>)
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	68ba      	ldr	r2, [r7, #8]
 8004fec:	4413      	add	r3, r2
 8004fee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004ff0:	2208      	movs	r2, #8
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	1a9b      	subs	r3, r3, r2
 8004ff6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	f023 0307 	bic.w	r3, r3, #7
 8004ffe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	4a15      	ldr	r2, [pc, #84]	@ (8005058 <prvHeapInit+0xb4>)
 8005004:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005006:	4b14      	ldr	r3, [pc, #80]	@ (8005058 <prvHeapInit+0xb4>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	2200      	movs	r2, #0
 800500c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800500e:	4b12      	ldr	r3, [pc, #72]	@ (8005058 <prvHeapInit+0xb4>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	2200      	movs	r2, #0
 8005014:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	68fa      	ldr	r2, [r7, #12]
 800501e:	1ad2      	subs	r2, r2, r3
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005024:	4b0c      	ldr	r3, [pc, #48]	@ (8005058 <prvHeapInit+0xb4>)
 8005026:	681a      	ldr	r2, [r3, #0]
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	4a0a      	ldr	r2, [pc, #40]	@ (800505c <prvHeapInit+0xb8>)
 8005032:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	685b      	ldr	r3, [r3, #4]
 8005038:	4a09      	ldr	r2, [pc, #36]	@ (8005060 <prvHeapInit+0xbc>)
 800503a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800503c:	4b09      	ldr	r3, [pc, #36]	@ (8005064 <prvHeapInit+0xc0>)
 800503e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005042:	601a      	str	r2, [r3, #0]
}
 8005044:	bf00      	nop
 8005046:	3714      	adds	r7, #20
 8005048:	46bd      	mov	sp, r7
 800504a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504e:	4770      	bx	lr
 8005050:	20000e9c 	.word	0x20000e9c
 8005054:	20001a9c 	.word	0x20001a9c
 8005058:	20001aa4 	.word	0x20001aa4
 800505c:	20001aac 	.word	0x20001aac
 8005060:	20001aa8 	.word	0x20001aa8
 8005064:	20001ab0 	.word	0x20001ab0

08005068 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005068:	b480      	push	{r7}
 800506a:	b085      	sub	sp, #20
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005070:	4b28      	ldr	r3, [pc, #160]	@ (8005114 <prvInsertBlockIntoFreeList+0xac>)
 8005072:	60fb      	str	r3, [r7, #12]
 8005074:	e002      	b.n	800507c <prvInsertBlockIntoFreeList+0x14>
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	60fb      	str	r3, [r7, #12]
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	687a      	ldr	r2, [r7, #4]
 8005082:	429a      	cmp	r2, r3
 8005084:	d8f7      	bhi.n	8005076 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	68ba      	ldr	r2, [r7, #8]
 8005090:	4413      	add	r3, r2
 8005092:	687a      	ldr	r2, [r7, #4]
 8005094:	429a      	cmp	r2, r3
 8005096:	d108      	bne.n	80050aa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	685a      	ldr	r2, [r3, #4]
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	441a      	add	r2, r3
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	68ba      	ldr	r2, [r7, #8]
 80050b4:	441a      	add	r2, r3
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	429a      	cmp	r2, r3
 80050bc:	d118      	bne.n	80050f0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681a      	ldr	r2, [r3, #0]
 80050c2:	4b15      	ldr	r3, [pc, #84]	@ (8005118 <prvInsertBlockIntoFreeList+0xb0>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	429a      	cmp	r2, r3
 80050c8:	d00d      	beq.n	80050e6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	685a      	ldr	r2, [r3, #4]
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	441a      	add	r2, r3
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	681a      	ldr	r2, [r3, #0]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	601a      	str	r2, [r3, #0]
 80050e4:	e008      	b.n	80050f8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80050e6:	4b0c      	ldr	r3, [pc, #48]	@ (8005118 <prvInsertBlockIntoFreeList+0xb0>)
 80050e8:	681a      	ldr	r2, [r3, #0]
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	601a      	str	r2, [r3, #0]
 80050ee:	e003      	b.n	80050f8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80050f8:	68fa      	ldr	r2, [r7, #12]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	429a      	cmp	r2, r3
 80050fe:	d002      	beq.n	8005106 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	687a      	ldr	r2, [r7, #4]
 8005104:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005106:	bf00      	nop
 8005108:	3714      	adds	r7, #20
 800510a:	46bd      	mov	sp, r7
 800510c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005110:	4770      	bx	lr
 8005112:	bf00      	nop
 8005114:	20001a9c 	.word	0x20001a9c
 8005118:	20001aa4 	.word	0x20001aa4

0800511c <memset>:
 800511c:	4402      	add	r2, r0
 800511e:	4603      	mov	r3, r0
 8005120:	4293      	cmp	r3, r2
 8005122:	d100      	bne.n	8005126 <memset+0xa>
 8005124:	4770      	bx	lr
 8005126:	f803 1b01 	strb.w	r1, [r3], #1
 800512a:	e7f9      	b.n	8005120 <memset+0x4>

0800512c <_reclaim_reent>:
 800512c:	4b29      	ldr	r3, [pc, #164]	@ (80051d4 <_reclaim_reent+0xa8>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4283      	cmp	r3, r0
 8005132:	b570      	push	{r4, r5, r6, lr}
 8005134:	4604      	mov	r4, r0
 8005136:	d04b      	beq.n	80051d0 <_reclaim_reent+0xa4>
 8005138:	69c3      	ldr	r3, [r0, #28]
 800513a:	b1ab      	cbz	r3, 8005168 <_reclaim_reent+0x3c>
 800513c:	68db      	ldr	r3, [r3, #12]
 800513e:	b16b      	cbz	r3, 800515c <_reclaim_reent+0x30>
 8005140:	2500      	movs	r5, #0
 8005142:	69e3      	ldr	r3, [r4, #28]
 8005144:	68db      	ldr	r3, [r3, #12]
 8005146:	5959      	ldr	r1, [r3, r5]
 8005148:	2900      	cmp	r1, #0
 800514a:	d13b      	bne.n	80051c4 <_reclaim_reent+0x98>
 800514c:	3504      	adds	r5, #4
 800514e:	2d80      	cmp	r5, #128	@ 0x80
 8005150:	d1f7      	bne.n	8005142 <_reclaim_reent+0x16>
 8005152:	69e3      	ldr	r3, [r4, #28]
 8005154:	4620      	mov	r0, r4
 8005156:	68d9      	ldr	r1, [r3, #12]
 8005158:	f000 f872 	bl	8005240 <_free_r>
 800515c:	69e3      	ldr	r3, [r4, #28]
 800515e:	6819      	ldr	r1, [r3, #0]
 8005160:	b111      	cbz	r1, 8005168 <_reclaim_reent+0x3c>
 8005162:	4620      	mov	r0, r4
 8005164:	f000 f86c 	bl	8005240 <_free_r>
 8005168:	6961      	ldr	r1, [r4, #20]
 800516a:	b111      	cbz	r1, 8005172 <_reclaim_reent+0x46>
 800516c:	4620      	mov	r0, r4
 800516e:	f000 f867 	bl	8005240 <_free_r>
 8005172:	69e1      	ldr	r1, [r4, #28]
 8005174:	b111      	cbz	r1, 800517c <_reclaim_reent+0x50>
 8005176:	4620      	mov	r0, r4
 8005178:	f000 f862 	bl	8005240 <_free_r>
 800517c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800517e:	b111      	cbz	r1, 8005186 <_reclaim_reent+0x5a>
 8005180:	4620      	mov	r0, r4
 8005182:	f000 f85d 	bl	8005240 <_free_r>
 8005186:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005188:	b111      	cbz	r1, 8005190 <_reclaim_reent+0x64>
 800518a:	4620      	mov	r0, r4
 800518c:	f000 f858 	bl	8005240 <_free_r>
 8005190:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8005192:	b111      	cbz	r1, 800519a <_reclaim_reent+0x6e>
 8005194:	4620      	mov	r0, r4
 8005196:	f000 f853 	bl	8005240 <_free_r>
 800519a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800519c:	b111      	cbz	r1, 80051a4 <_reclaim_reent+0x78>
 800519e:	4620      	mov	r0, r4
 80051a0:	f000 f84e 	bl	8005240 <_free_r>
 80051a4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80051a6:	b111      	cbz	r1, 80051ae <_reclaim_reent+0x82>
 80051a8:	4620      	mov	r0, r4
 80051aa:	f000 f849 	bl	8005240 <_free_r>
 80051ae:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80051b0:	b111      	cbz	r1, 80051b8 <_reclaim_reent+0x8c>
 80051b2:	4620      	mov	r0, r4
 80051b4:	f000 f844 	bl	8005240 <_free_r>
 80051b8:	6a23      	ldr	r3, [r4, #32]
 80051ba:	b14b      	cbz	r3, 80051d0 <_reclaim_reent+0xa4>
 80051bc:	4620      	mov	r0, r4
 80051be:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80051c2:	4718      	bx	r3
 80051c4:	680e      	ldr	r6, [r1, #0]
 80051c6:	4620      	mov	r0, r4
 80051c8:	f000 f83a 	bl	8005240 <_free_r>
 80051cc:	4631      	mov	r1, r6
 80051ce:	e7bb      	b.n	8005148 <_reclaim_reent+0x1c>
 80051d0:	bd70      	pop	{r4, r5, r6, pc}
 80051d2:	bf00      	nop
 80051d4:	20000010 	.word	0x20000010

080051d8 <__libc_init_array>:
 80051d8:	b570      	push	{r4, r5, r6, lr}
 80051da:	4d0d      	ldr	r5, [pc, #52]	@ (8005210 <__libc_init_array+0x38>)
 80051dc:	4c0d      	ldr	r4, [pc, #52]	@ (8005214 <__libc_init_array+0x3c>)
 80051de:	1b64      	subs	r4, r4, r5
 80051e0:	10a4      	asrs	r4, r4, #2
 80051e2:	2600      	movs	r6, #0
 80051e4:	42a6      	cmp	r6, r4
 80051e6:	d109      	bne.n	80051fc <__libc_init_array+0x24>
 80051e8:	4d0b      	ldr	r5, [pc, #44]	@ (8005218 <__libc_init_array+0x40>)
 80051ea:	4c0c      	ldr	r4, [pc, #48]	@ (800521c <__libc_init_array+0x44>)
 80051ec:	f000 f87e 	bl	80052ec <_init>
 80051f0:	1b64      	subs	r4, r4, r5
 80051f2:	10a4      	asrs	r4, r4, #2
 80051f4:	2600      	movs	r6, #0
 80051f6:	42a6      	cmp	r6, r4
 80051f8:	d105      	bne.n	8005206 <__libc_init_array+0x2e>
 80051fa:	bd70      	pop	{r4, r5, r6, pc}
 80051fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8005200:	4798      	blx	r3
 8005202:	3601      	adds	r6, #1
 8005204:	e7ee      	b.n	80051e4 <__libc_init_array+0xc>
 8005206:	f855 3b04 	ldr.w	r3, [r5], #4
 800520a:	4798      	blx	r3
 800520c:	3601      	adds	r6, #1
 800520e:	e7f2      	b.n	80051f6 <__libc_init_array+0x1e>
 8005210:	080053ac 	.word	0x080053ac
 8005214:	080053ac 	.word	0x080053ac
 8005218:	080053ac 	.word	0x080053ac
 800521c:	080053b0 	.word	0x080053b0

08005220 <__retarget_lock_acquire_recursive>:
 8005220:	4770      	bx	lr

08005222 <__retarget_lock_release_recursive>:
 8005222:	4770      	bx	lr

08005224 <memcpy>:
 8005224:	440a      	add	r2, r1
 8005226:	4291      	cmp	r1, r2
 8005228:	f100 33ff 	add.w	r3, r0, #4294967295
 800522c:	d100      	bne.n	8005230 <memcpy+0xc>
 800522e:	4770      	bx	lr
 8005230:	b510      	push	{r4, lr}
 8005232:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005236:	f803 4f01 	strb.w	r4, [r3, #1]!
 800523a:	4291      	cmp	r1, r2
 800523c:	d1f9      	bne.n	8005232 <memcpy+0xe>
 800523e:	bd10      	pop	{r4, pc}

08005240 <_free_r>:
 8005240:	b538      	push	{r3, r4, r5, lr}
 8005242:	4605      	mov	r5, r0
 8005244:	2900      	cmp	r1, #0
 8005246:	d041      	beq.n	80052cc <_free_r+0x8c>
 8005248:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800524c:	1f0c      	subs	r4, r1, #4
 800524e:	2b00      	cmp	r3, #0
 8005250:	bfb8      	it	lt
 8005252:	18e4      	addlt	r4, r4, r3
 8005254:	f000 f83e 	bl	80052d4 <__malloc_lock>
 8005258:	4a1d      	ldr	r2, [pc, #116]	@ (80052d0 <_free_r+0x90>)
 800525a:	6813      	ldr	r3, [r2, #0]
 800525c:	b933      	cbnz	r3, 800526c <_free_r+0x2c>
 800525e:	6063      	str	r3, [r4, #4]
 8005260:	6014      	str	r4, [r2, #0]
 8005262:	4628      	mov	r0, r5
 8005264:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005268:	f000 b83a 	b.w	80052e0 <__malloc_unlock>
 800526c:	42a3      	cmp	r3, r4
 800526e:	d908      	bls.n	8005282 <_free_r+0x42>
 8005270:	6820      	ldr	r0, [r4, #0]
 8005272:	1821      	adds	r1, r4, r0
 8005274:	428b      	cmp	r3, r1
 8005276:	bf01      	itttt	eq
 8005278:	6819      	ldreq	r1, [r3, #0]
 800527a:	685b      	ldreq	r3, [r3, #4]
 800527c:	1809      	addeq	r1, r1, r0
 800527e:	6021      	streq	r1, [r4, #0]
 8005280:	e7ed      	b.n	800525e <_free_r+0x1e>
 8005282:	461a      	mov	r2, r3
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	b10b      	cbz	r3, 800528c <_free_r+0x4c>
 8005288:	42a3      	cmp	r3, r4
 800528a:	d9fa      	bls.n	8005282 <_free_r+0x42>
 800528c:	6811      	ldr	r1, [r2, #0]
 800528e:	1850      	adds	r0, r2, r1
 8005290:	42a0      	cmp	r0, r4
 8005292:	d10b      	bne.n	80052ac <_free_r+0x6c>
 8005294:	6820      	ldr	r0, [r4, #0]
 8005296:	4401      	add	r1, r0
 8005298:	1850      	adds	r0, r2, r1
 800529a:	4283      	cmp	r3, r0
 800529c:	6011      	str	r1, [r2, #0]
 800529e:	d1e0      	bne.n	8005262 <_free_r+0x22>
 80052a0:	6818      	ldr	r0, [r3, #0]
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	6053      	str	r3, [r2, #4]
 80052a6:	4408      	add	r0, r1
 80052a8:	6010      	str	r0, [r2, #0]
 80052aa:	e7da      	b.n	8005262 <_free_r+0x22>
 80052ac:	d902      	bls.n	80052b4 <_free_r+0x74>
 80052ae:	230c      	movs	r3, #12
 80052b0:	602b      	str	r3, [r5, #0]
 80052b2:	e7d6      	b.n	8005262 <_free_r+0x22>
 80052b4:	6820      	ldr	r0, [r4, #0]
 80052b6:	1821      	adds	r1, r4, r0
 80052b8:	428b      	cmp	r3, r1
 80052ba:	bf04      	itt	eq
 80052bc:	6819      	ldreq	r1, [r3, #0]
 80052be:	685b      	ldreq	r3, [r3, #4]
 80052c0:	6063      	str	r3, [r4, #4]
 80052c2:	bf04      	itt	eq
 80052c4:	1809      	addeq	r1, r1, r0
 80052c6:	6021      	streq	r1, [r4, #0]
 80052c8:	6054      	str	r4, [r2, #4]
 80052ca:	e7ca      	b.n	8005262 <_free_r+0x22>
 80052cc:	bd38      	pop	{r3, r4, r5, pc}
 80052ce:	bf00      	nop
 80052d0:	20001bf0 	.word	0x20001bf0

080052d4 <__malloc_lock>:
 80052d4:	4801      	ldr	r0, [pc, #4]	@ (80052dc <__malloc_lock+0x8>)
 80052d6:	f7ff bfa3 	b.w	8005220 <__retarget_lock_acquire_recursive>
 80052da:	bf00      	nop
 80052dc:	20001bec 	.word	0x20001bec

080052e0 <__malloc_unlock>:
 80052e0:	4801      	ldr	r0, [pc, #4]	@ (80052e8 <__malloc_unlock+0x8>)
 80052e2:	f7ff bf9e 	b.w	8005222 <__retarget_lock_release_recursive>
 80052e6:	bf00      	nop
 80052e8:	20001bec 	.word	0x20001bec

080052ec <_init>:
 80052ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052ee:	bf00      	nop
 80052f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052f2:	bc08      	pop	{r3}
 80052f4:	469e      	mov	lr, r3
 80052f6:	4770      	bx	lr

080052f8 <_fini>:
 80052f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052fa:	bf00      	nop
 80052fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052fe:	bc08      	pop	{r3}
 8005300:	469e      	mov	lr, r3
 8005302:	4770      	bx	lr
