// Seed: 3236004767
module module_0 (
    inout uwire id_0,
    input tri0 id_1,
    input supply0 id_2,
    output tri id_3,
    input wand id_4,
    input tri1 id_5,
    input tri1 id_6,
    input supply0 id_7,
    input tri id_8
);
  wand id_10, id_11;
  wire id_12;
  assign id_11 = id_5;
  uwire id_13;
  logic [7:0] id_14;
  assign module_1.type_0 = 0;
  tri id_15, id_16 = id_6;
  always id_14[!-1] = -1;
  tri1 id_17;
  wire id_18, id_19;
  id_20(
      1, -1 ? 1 : id_2, 1
  );
  wire id_21;
  wire id_22;
  wire id_23;
  assign id_10 = id_17;
endmodule
module module_1 (
    output wor id_0
);
  tri id_2 = -1;
  assign id_0 = id_2 & id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign id_0 = id_2;
  assign id_0 = id_2;
endmodule
