// Seed: 409331532
module module_0 (
    input wand id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri1 id_3,
    input wor id_4,
    output supply0 id_5,
    input supply0 id_6,
    output supply0 id_7
);
  wire id_9;
  assign id_5 = ((1)) <= id_0;
  wire id_10;
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1,
    input supply0 id_2
    , id_14,
    input wire id_3,
    output wor id_4,
    output wire id_5,
    output tri1 id_6,
    output supply0 module_1,
    input wire id_8,
    input supply1 id_9,
    output uwire id_10,
    output supply1 id_11,
    input wand id_12
);
  tri1 id_15;
  module_0(
      id_8, id_3, id_12, id_9, id_9, id_11, id_3, id_4
  );
  assign id_15 = 1;
  assign id_11 = 1;
  wire id_16;
  wire id_17;
endmodule
