{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1430752704041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1430752704041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 05 03:18:22 2015 " "Processing started: Tue May 05 03:18:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1430752704041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1430752704041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cs701 -c cs701 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cs701 -c cs701" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1430752704041 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1430752704496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file single_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_register-behaviour " "Found design unit 1: single_register-behaviour" {  } { { "single_register.vhd" "" { Text "D:/quarus_workspace/single_register.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430752704907 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_register " "Found entity 1: single_register" {  } { { "single_register.vhd" "" { Text "D:/quarus_workspace/single_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430752704907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430752704907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-behaviour " "Found design unit 1: RF-behaviour" {  } { { "RegisterFile.vhd" "" { Text "D:/quarus_workspace/RegisterFile.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430752704909 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RegisterFile.vhd" "" { Text "D:/quarus_workspace/RegisterFile.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430752704909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430752704909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_er.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_er.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_ER-behaviour " "Found design unit 1: register_ER-behaviour" {  } { { "register_ER.vhd" "" { Text "D:/quarus_workspace/register_ER.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430752704911 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_ER " "Found entity 1: register_ER" {  } { { "register_ER.vhd" "" { Text "D:/quarus_workspace/register_ER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430752704911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430752704911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_32-behaviour " "Found design unit 1: register_32-behaviour" {  } { { "register_32.vhd" "" { Text "D:/quarus_workspace/register_32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430752704912 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_32 " "Found entity 1: register_32" {  } { { "register_32.vhd" "" { Text "D:/quarus_workspace/register_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430752704912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430752704912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_1bit-behaviour " "Found design unit 1: register_1bit-behaviour" {  } { { "register_1bit.vhd" "" { Text "D:/quarus_workspace/register_1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430752704914 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_1bit " "Found entity 1: register_1bit" {  } { { "register_1bit.vhd" "" { Text "D:/quarus_workspace/register_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430752704914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430752704914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prog_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_mem-behaviour " "Found design unit 1: prog_mem-behaviour" {  } { { "prog_mem.vhd" "" { Text "D:/quarus_workspace/prog_mem.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430752704916 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_mem " "Found entity 1: prog_mem" {  } { { "prog_mem.vhd" "" { Text "D:/quarus_workspace/prog_mem.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430752704916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430752704916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.bdf" "" { Schematic "D:/quarus_workspace/Processor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430752704917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430752704917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCplus1-behavior " "Found design unit 1: PCplus1-behavior" {  } { { "PCadd.vhd" "" { Text "D:/quarus_workspace/PCadd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430752704919 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCplus1 " "Found entity 1: PCplus1" {  } { { "PCadd.vhd" "" { Text "D:/quarus_workspace/PCadd.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430752704919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430752704919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8-behavior " "Found design unit 1: Mux8-behavior" {  } { { "Mux8.vhd" "" { Text "D:/quarus_workspace/Mux8.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430752704920 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8 " "Found entity 1: Mux8" {  } { { "Mux8.vhd" "" { Text "D:/quarus_workspace/Mux8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430752704920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430752704920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4-behavior " "Found design unit 1: Mux4-behavior" {  } { { "Mux4.vhd" "" { Text "D:/quarus_workspace/Mux4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430752704922 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "Mux4.vhd" "" { Text "D:/quarus_workspace/Mux4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430752704922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430752704922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2-behavior " "Found design unit 1: Mux2-behavior" {  } { { "Mux2.vhd" "" { Text "D:/quarus_workspace/Mux2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430752704923 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "Mux2.vhd" "" { Text "D:/quarus_workspace/Mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430752704923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430752704923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max.vhd 2 1 " "Found 2 design units, including 1 entities, in source file max.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAX-bhvr " "Found design unit 1: MAX-bhvr" {  } { { "MAX.vhd" "" { Text "D:/quarus_workspace/MAX.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430752704925 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAX " "Found entity 1: MAX" {  } { { "MAX.vhd" "" { Text "D:/quarus_workspace/MAX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430752704925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430752704925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-behaviour " "Found design unit 1: instruction_register-behaviour" {  } { { "instruction_register.vhd" "" { Text "D:/quarus_workspace/instruction_register.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430752704927 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "D:/quarus_workspace/instruction_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430752704927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430752704927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-bdf_type " "Found design unit 1: Datapath-bdf_type" {  } { { "Datapath.vhd" "" { Text "D:/quarus_workspace/Datapath.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430752704929 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "D:/quarus_workspace/Datapath.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430752704929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430752704929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-behaviour " "Found design unit 1: data_mem-behaviour" {  } { { "data_mem.vhd" "" { Text "D:/quarus_workspace/data_mem.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430752704930 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "D:/quarus_workspace/data_mem.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430752704930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430752704930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLUNIT-bhvr " "Found design unit 1: CONTROLUNIT-bhvr" {  } { { "ControlUnit.vhd" "" { Text "D:/quarus_workspace/ControlUnit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430752704933 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLUNIT " "Found entity 1: CONTROLUNIT" {  } { { "ControlUnit.vhd" "" { Text "D:/quarus_workspace/ControlUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430752704933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430752704933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-bhvr " "Found design unit 1: ALU-bhvr" {  } { { "ALU.vhd" "" { Text "D:/quarus_workspace/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430752704935 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/quarus_workspace/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430752704935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430752704935 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1430752704961 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK Datapath inst " "Port \"CLK\" of type Datapath and instance \"inst\" is missing source signal" {  } { { "Processor.bdf" "" { Schematic "D:/quarus_workspace/Processor.bdf" { { -40 752 1064 408 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1 1430752704962 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK CONTROLUNIT inst1 " "Port \"CLK\" of type CONTROLUNIT and instance \"inst1\" is missing source signal" {  } { { "Processor.bdf" "" { Schematic "D:/quarus_workspace/Processor.bdf" { { -80 136 432 464 "inst1" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1 1430752704962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:inst " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:inst\"" {  } { { "Processor.bdf" "inst" { Schematic "D:/quarus_workspace/Processor.bdf" { { -40 752 1064 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430752704962 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const_0 Datapath.vhd(195) " "VHDL Signal Declaration warning at Datapath.vhd(195): used explicit default value for signal \"const_0\" because signal was never assigned a value" {  } { { "Datapath.vhd" "" { Text "D:/quarus_workspace/Datapath.vhd" 195 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1430752704965 "|Processor|Datapath:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const_1 Datapath.vhd(196) " "VHDL Signal Declaration warning at Datapath.vhd(196): used explicit default value for signal \"const_1\" because signal was never assigned a value" {  } { { "Datapath.vhd" "" { Text "D:/quarus_workspace/Datapath.vhd" 196 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1430752704965 "|Processor|Datapath:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const_logic_0 Datapath.vhd(197) " "VHDL Signal Declaration warning at Datapath.vhd(197): used explicit default value for signal \"const_logic_0\" because signal was never assigned a value" {  } { { "Datapath.vhd" "" { Text "D:/quarus_workspace/Datapath.vhd" 197 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1430752704965 "|Processor|Datapath:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r_seven Datapath.vhd(198) " "VHDL Signal Declaration warning at Datapath.vhd(198): used implicit default value for signal \"r_seven\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "D:/quarus_workspace/Datapath.vhd" 198 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1430752704965 "|Processor|Datapath:inst"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "DPCR\[31..16\] Datapath.vhd(177) " "Using initial value X (don't care) for net \"DPCR\[31..16\]\" at Datapath.vhd(177)" {  } { { "Datapath.vhd" "" { Text "D:/quarus_workspace/Datapath.vhd" 177 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1430752704990 "|Processor|Datapath:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:inst\|ALU:b2v_ALU_inst " "Elaborating entity \"ALU\" for hierarchy \"Datapath:inst\|ALU:b2v_ALU_inst\"" {  } { { "Datapath.vhd" "b2v_ALU_inst" { Text "D:/quarus_workspace/Datapath.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430752705041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32 Datapath:inst\|register_32:b2v_DCPR_reg " "Elaborating entity \"register_32\" for hierarchy \"Datapath:inst\|register_32:b2v_DCPR_reg\"" {  } { { "Datapath.vhd" "b2v_DCPR_reg" { Text "D:/quarus_workspace/Datapath.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430752705050 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0000000000000000\" 16 32 register_32.vhd(20) " "VHDL Expression error at register_32.vhd(20): expression \"\"0000000000000000\"\" has 16 elements ; expected 32 elements." {  } { { "register_32.vhd" "" { Text "D:/quarus_workspace/register_32.vhd" 20 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "" 0 -1 1430752705051 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Datapath:inst\|register_32:b2v_DCPR_reg " "Can't elaborate user hierarchy \"Datapath:inst\|register_32:b2v_DCPR_reg\"" {  } { { "Datapath.vhd" "b2v_DCPR_reg" { Text "D:/quarus_workspace/Datapath.vhd" 214 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1 1430752705051 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "347 " "Peak virtual memory: 347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1430752705129 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 05 03:18:25 2015 " "Processing ended: Tue May 05 03:18:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1430752705129 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1430752705129 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1430752705129 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1430752705129 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1430752705688 ""}
