HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:top
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||top.srr(30);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\tofupurefpga\synthesis\top.srr'/linenumber/30||top.v(12);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\tofupurefpga\hdl\top.v'/linenumber/12
Implementation;Synthesis|| CG290 ||@W:Referenced variable led1 is not in sensitivity list.||top.srr(31);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\tofupurefpga\synthesis\top.srr'/linenumber/31||top.v(13);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\tofupurefpga\hdl\top.v'/linenumber/13
Implementation;Synthesis|| CL169 ||@W:Pruning unused register counter[31:0]. Make sure that there are no unused intermediate registers.||top.srr(32);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\tofupurefpga\synthesis\top.srr'/linenumber/32||top.v(8);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\tofupurefpga\hdl\top.v'/linenumber/8
Implementation;Synthesis|| CL179 ||@W:Found combinational loop at led1[0]||top.srr(33);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\tofupurefpga\synthesis\top.srr'/linenumber/33||top.v(13);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\tofupurefpga\hdl\top.v'/linenumber/13
Implementation;Synthesis|| BN137 ||@W:Found combinational loop during mapping at net led1||top.srr(106);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\tofupurefpga\synthesis\top.srr'/linenumber/106||top.v(13);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\microsemilab\tofupurefpga\hdl\top.v'/linenumber/13
Implementation;Synthesis|| MO162 ||@W:Net led1 (in view: work.top(verilog)) resulted in a combinational loop around inverter led1_1[0] (in view: work.top(verilog)) ||top.srr(129);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\tofupurefpga\synthesis\top.srr'/linenumber/129||top.v(1);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\microsemilab\tofupurefpga\hdl\top.v'/linenumber/1
Implementation;Synthesis|| MO162 ||@W:Net led1 (in view: work.top(verilog)) resulted in a combinational loop around inverter led1_1[0] (in view: work.top(verilog)) ||top.srr(130);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\tofupurefpga\synthesis\top.srr'/linenumber/130||top.v(1);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\microsemilab\tofupurefpga\hdl\top.v'/linenumber/1
Implementation;Synthesis|| BN137 ||@W:Found combinational loop during mapping at net led1||top.srr(181);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\tofupurefpga\synthesis\top.srr'/linenumber/181||top.v(13);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\microsemilab\tofupurefpga\hdl\top.v'/linenumber/13
Implementation;Synthesis|| BN137 ||@W:Found combinational loop during mapping at net G_17||top.srr(268);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\tofupurefpga\synthesis\top.srr'/linenumber/268||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||top.srr(289);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\tofupurefpga\synthesis\top.srr'/linenumber/289||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||top.srr(291);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\tofupurefpga\synthesis\top.srr'/linenumber/291||null;null
