<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon May 12 12:24:39 2025" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z010" NAME="design_1" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_0" SIGIS="clk" SIGNAME="External_Ports_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="status_register_0" PORT="clk"/>
        <CONNECTION INSTANCE="Condition_Check_0" PORT="clk"/>
        <CONNECTION INSTANCE="RegisterFile_0" PORT="clk"/>
        <CONNECTION INSTANCE="data_memory" PORT="clk"/>
        <CONNECTION INSTANCE="Mem_Wb_Pipeline_Regi_0" PORT="clk"/>
        <CONNECTION INSTANCE="IF_0" PORT="clk"/>
        <CONNECTION INSTANCE="if_id" PORT="clk"/>
        <CONNECTION INSTANCE="Exe_Mem_Pipeline_Reg_0" PORT="clk"/>
        <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst_0" SIGIS="rst" SIGNAME="External_Ports_rst_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="status_register_0" PORT="rst"/>
        <CONNECTION INSTANCE="Condition_Check_0" PORT="rst"/>
        <CONNECTION INSTANCE="RegisterFile_0" PORT="reset"/>
        <CONNECTION INSTANCE="Mem_Wb_Pipeline_Regi_0" PORT="reset"/>
        <CONNECTION INSTANCE="IF_0" PORT="rst"/>
        <CONNECTION INSTANCE="if_id" PORT="rst"/>
        <CONNECTION INSTANCE="Exe_Mem_Pipeline_Reg_0" PORT="reset"/>
        <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="reset"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/ALU_1" HWVERSION="1.0" INSTANCE="ALU_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ALU" VLNV="xilinx.com:module_ref:ALU:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_ALU_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="SrcA1" RIGHT="0" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_Val_Rn_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="Val_Rn_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="SrcB1" RIGHT="0" SIGIS="undef" SIGNAME="val2_generator_0_operand_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="val2_generator_0" PORT="operand_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ALUcnt" RIGHT="0" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_EXE_CMD_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="EXE_CMD_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CarryIn" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_Alu_Carry_In_Exe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="Alu_Carry_In_Exe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ALUResult1" RIGHT="0" SIGIS="undef" SIGNAME="ALU_1_ALUResult1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Exe_Mem_Pipeline_Reg_0" PORT="Alu_Res_In"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="status_flags" RIGHT="0" SIGIS="undef" SIGNAME="ALU_1_status_flags">
          <CONNECTIONS>
            <CONNECTION INSTANCE="status_register_0" PORT="status"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Adder_32_0" HWVERSION="1.0" INSTANCE="Adder_32_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Adder_32" VLNV="xilinx.com:module_ref:Adder_32:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_Adder_32_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_PC_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="PC_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_Signed_Imm_24_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="Signed_Imm_24_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="w" RIGHT="0" SIGIS="undef" SIGNAME="Adder_32_0_w">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_0" PORT="Branch_Address"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Condition_Check_0" HWVERSION="1.0" INSTANCE="Condition_Check_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Condition_Check" VLNV="xilinx.com:module_ref:Condition_Check:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="EQ" VALUE="&quot;0000&quot;"/>
        <PARAMETER NAME="NE" VALUE="&quot;0001&quot;"/>
        <PARAMETER NAME="CS" VALUE="&quot;0010&quot;"/>
        <PARAMETER NAME="CC" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="MI" VALUE="&quot;0100&quot;"/>
        <PARAMETER NAME="PL" VALUE="&quot;0101&quot;"/>
        <PARAMETER NAME="VS" VALUE="&quot;0110&quot;"/>
        <PARAMETER NAME="VC" VALUE="&quot;0111&quot;"/>
        <PARAMETER NAME="HI" VALUE="&quot;1000&quot;"/>
        <PARAMETER NAME="LS" VALUE="&quot;1001&quot;"/>
        <PARAMETER NAME="GE" VALUE="&quot;1010&quot;"/>
        <PARAMETER NAME="LT" VALUE="&quot;1011&quot;"/>
        <PARAMETER NAME="GT" VALUE="&quot;1100&quot;"/>
        <PARAMETER NAME="LE" VALUE="&quot;1101&quot;"/>
        <PARAMETER NAME="AL" VALUE="&quot;1110&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_Condition_Check_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="Cond" RIGHT="0" SIGIS="undef" SIGNAME="slice_cond_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_cond" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="SR" RIGHT="0" SIGIS="undef" SIGNAME="status_register_0_statusout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="status_register_0" PORT="statusout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="condition_met" SIGIS="undef" SIGNAME="Condition_Check_0_condition_met">
          <CONNECTIONS>
            <CONNECTION INSTANCE="not_gate_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Control_Unit_0" HWVERSION="1.0" INSTANCE="Control_Unit_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Control_Unit" VLNV="xilinx.com:module_ref:Control_Unit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_Control_Unit_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="mode" RIGHT="0" SIGIS="undef" SIGNAME="slice_mode_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_mode" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="opcode" RIGHT="0" SIGIS="undef" SIGNAME="slice_opc_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_opc" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sIn" SIGIS="undef" SIGNAME="slice_S_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_S" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="aluCmd" RIGHT="0" SIGIS="undef" SIGNAME="Control_Unit_0_aluCmd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="memRead" SIGIS="undef" SIGNAME="Control_Unit_0_memRead">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="memWrite" SIGIS="undef" SIGNAME="Control_Unit_0_memWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wbEn" SIGIS="undef" SIGNAME="Control_Unit_0_wbEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="branch" SIGIS="undef" SIGNAME="Control_Unit_0_branch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sOut" SIGIS="undef" SIGNAME="Control_Unit_0_sOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In5"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Exe_Mem_Pipeline_Reg_0" HWVERSION="1.0" INSTANCE="Exe_Mem_Pipeline_Reg_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Exe_Mem_Pipeline_Register" VLNV="xilinx.com:module_ref:Exe_Mem_Pipeline_Register:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_Exe_Mem_Pipeline_Reg_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable" SIGIS="undef" SIGNAME="Register_En_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Register_En" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="WB_EN" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_WB_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="WB_EN_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MEM_R_EN" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_MEM_R_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="MEM_R_EN_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MEM_W_EN" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_MEM_W_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="MEM_W_EN_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Val_Rm_In" RIGHT="0" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_Val_Rm_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="Val_Rm_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="Dest" RIGHT="0" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_Dest_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="Dest_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Alu_Res_In" RIGHT="0" SIGIS="undef" SIGNAME="ALU_1_ALUResult1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_1" PORT="ALUResult1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="WB_EN_out" SIGIS="undef" SIGNAME="Exe_Mem_Pipeline_Reg_0_WB_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mem_Wb_Pipeline_Regi_0" PORT="WB_EN"/>
            <CONNECTION INSTANCE="Hazard_unit_0" PORT="Mem_WB_EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MEM_R_EN_out" SIGIS="undef" SIGNAME="Exe_Mem_Pipeline_Reg_0_MEM_R_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mem_Wb_Pipeline_Regi_0" PORT="MEM_R_EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MEM_W_EN_out" SIGIS="undef" SIGNAME="Exe_Mem_Pipeline_Reg_0_MEM_W_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_memory" PORT="we"/>
            <CONNECTION INSTANCE="OR_Gate_2" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Val_Rm_out" RIGHT="0" SIGIS="undef" SIGNAME="Exe_Mem_Pipeline_Reg_0_Val_Rm_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_memory" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Alu_Res_Out" RIGHT="0" SIGIS="undef" SIGNAME="Exe_Mem_Pipeline_Reg_0_Alu_Res_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_memory" PORT="a"/>
            <CONNECTION INSTANCE="Mem_Wb_Pipeline_Regi_0" PORT="Alu_Res_In"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Dest_out" RIGHT="0" SIGIS="undef" SIGNAME="Exe_Mem_Pipeline_Reg_0_Dest_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Hazard_unit_0" PORT="Mem_Dest"/>
            <CONNECTION INSTANCE="Mem_Wb_Pipeline_Regi_0" PORT="Dest"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Hazard_unit_0" HWVERSION="1.0" INSTANCE="Hazard_unit_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Hazard_unit" VLNV="xilinx.com:module_ref:Hazard_unit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_Hazard_unit_0_4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="src1" RIGHT="0" SIGIS="undef" SIGNAME="slice_Rn_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_Rn" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="src2" RIGHT="0" SIGIS="undef" SIGNAME="Mux_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux_0" PORT="out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Two_Src" SIGIS="undef" SIGNAME="OR_Gate_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OR_Gate_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="Exe_Dest" RIGHT="0" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_Dest_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="Dest_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Exe_WB_EN" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_WB_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="WB_EN_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="Mem_Dest" RIGHT="0" SIGIS="undef" SIGNAME="Exe_Mem_Pipeline_Reg_0_Dest_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Exe_Mem_Pipeline_Reg_0" PORT="Dest_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Mem_WB_EN" SIGIS="undef" SIGNAME="Exe_Mem_Pipeline_Reg_0_WB_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Exe_Mem_Pipeline_Reg_0" PORT="WB_EN_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hazard_Detected" SIGIS="undef" SIGNAME="Hazard_unit_0_hazard_Detected">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OR_Gate_0" PORT="b"/>
            <CONNECTION INSTANCE="IF_0" PORT="Frz"/>
            <CONNECTION INSTANCE="if_id" PORT="freeze"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IF_0" HWVERSION="1.0" INSTANCE="IF_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="IF" VLNV="xilinx.com:module_ref:IF:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_IF_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Frz" SIGIS="undef" SIGNAME="Hazard_unit_0_hazard_Detected">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Hazard_unit_0" PORT="hazard_Detected"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mux_ctl" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_B_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="B_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Branch_Address" RIGHT="0" SIGIS="undef" SIGNAME="Adder_32_0_w">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Adder_32_0" PORT="w"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Prog_cnter" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="pc_out" RIGHT="0" SIGIS="undef" SIGNAME="IF_0_pc_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dist_mem_gen_1" PORT="a"/>
            <CONNECTION INSTANCE="if_id" PORT="in_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Id_Exe_Pipeline_Regi_0" HWVERSION="1.0" INSTANCE="Id_Exe_Pipeline_Regi_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Id_Exe_Pipeline_Register" VLNV="xilinx.com:module_ref:Id_Exe_Pipeline_Register:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_Id_Exe_Pipeline_Regi_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable" SIGIS="undef" SIGNAME="Register_En_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Register_En" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="flush" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_B_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="B_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Alu_Carry_In_Id" SIGIS="undef" SIGNAME="slice_Cin_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_Cin" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="B_In" SIGIS="undef" SIGNAME="slice_B_Exe_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_B_Exe" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_In" SIGIS="undef" SIGNAME="Slice_S_exe_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Slice_S_exe" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="WB_EN" SIGIS="undef" SIGNAME="slice_WB_En_exe_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_WB_En_exe" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MEM_R_EN" SIGIS="undef" SIGNAME="slice_mem_R_En_exe_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_mem_R_En_exe" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MEM_W_EN" SIGIS="undef" SIGNAME="slice_mem_W_En_exe_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_mem_W_En_exe" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Im_In" SIGIS="undef" SIGNAME="slice_Im_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_Im" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="EXE_CMD" RIGHT="0" SIGIS="undef" SIGNAME="slice_exe_cmd_exe_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_exe_cmd_exe" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Val_Rn_In" RIGHT="0" SIGIS="undef" SIGNAME="RegisterFile_0_readData1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegisterFile_0" PORT="readData1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Val_Rm_In" RIGHT="0" SIGIS="undef" SIGNAME="RegisterFile_0_readData2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegisterFile_0" PORT="readData2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="PC" RIGHT="0" SIGIS="undef" SIGNAME="if_id_out_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="if_id" PORT="out_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="Dest" RIGHT="0" SIGIS="undef" SIGNAME="slice_Rd_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_Rd" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="Signed_Imm_24_In" RIGHT="0" SIGIS="undef" SIGNAME="slice_Im_24_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_Im_24" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="Shifter_Operand_In" RIGHT="0" SIGIS="undef" SIGNAME="slice_ShOp_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_ShOp" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="B_Out" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_B_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="if_id" PORT="flush"/>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="flush"/>
            <CONNECTION INSTANCE="IF_0" PORT="mux_ctl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_Out" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_S_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="status_register_0" PORT="SE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="WB_EN_out" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_WB_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Hazard_unit_0" PORT="Exe_WB_EN"/>
            <CONNECTION INSTANCE="Exe_Mem_Pipeline_Reg_0" PORT="WB_EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MEM_R_EN_out" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_MEM_R_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OR_Gate_1" PORT="a"/>
            <CONNECTION INSTANCE="Exe_Mem_Pipeline_Reg_0" PORT="MEM_R_EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MEM_W_EN_out" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_MEM_W_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OR_Gate_1" PORT="b"/>
            <CONNECTION INSTANCE="Exe_Mem_Pipeline_Reg_0" PORT="MEM_W_EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Im_Out" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_Im_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="val2_generator_0" PORT="is_immediate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Alu_Carry_In_Exe" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_Alu_Carry_In_Exe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_1" PORT="CarryIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="EXE_CMD_out" RIGHT="0" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_EXE_CMD_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_1" PORT="ALUcnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Val_Rn_out" RIGHT="0" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_Val_Rn_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_1" PORT="SrcA1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Val_Rm_out" RIGHT="0" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_Val_Rm_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="val2_generator_0" PORT="operand_in"/>
            <CONNECTION INSTANCE="Exe_Mem_Pipeline_Reg_0" PORT="Val_Rm_In"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="PC_out" RIGHT="0" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_PC_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Adder_32_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Dest_out" RIGHT="0" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_Dest_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Hazard_unit_0" PORT="Exe_Dest"/>
            <CONNECTION INSTANCE="Exe_Mem_Pipeline_Reg_0" PORT="Dest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="Signed_Imm_24_Out" RIGHT="0" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_Signed_Imm_24_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Adder_32_0" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="Shifter_Operand_Out" RIGHT="0" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_Shifter_Operand_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="val2_generator_0" PORT="shift_operand"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mem_Wb_Pipeline_Regi_0" HWVERSION="1.0" INSTANCE="Mem_Wb_Pipeline_Regi_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Mem_Wb_Pipeline_Register" VLNV="xilinx.com:module_ref:Mem_Wb_Pipeline_Register:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_Mem_Wb_Pipeline_Regi_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable" SIGIS="undef" SIGNAME="Register_En_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Register_En" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="WB_EN" SIGIS="undef" SIGNAME="Exe_Mem_Pipeline_Reg_0_WB_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Exe_Mem_Pipeline_Reg_0" PORT="WB_EN_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MEM_R_EN" SIGIS="undef" SIGNAME="Exe_Mem_Pipeline_Reg_0_MEM_R_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Exe_Mem_Pipeline_Reg_0" PORT="MEM_R_EN_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="Dest" RIGHT="0" SIGIS="undef" SIGNAME="Exe_Mem_Pipeline_Reg_0_Dest_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Exe_Mem_Pipeline_Reg_0" PORT="Dest_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Alu_Res_In" RIGHT="0" SIGIS="undef" SIGNAME="Exe_Mem_Pipeline_Reg_0_Alu_Res_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Exe_Mem_Pipeline_Reg_0" PORT="Alu_Res_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Data_to_WB_In" RIGHT="0" SIGIS="undef" SIGNAME="data_memory_spo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_memory" PORT="spo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="WB_EN_out" SIGIS="undef" SIGNAME="Mem_Wb_Pipeline_Regi_0_WB_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegisterFile_0" PORT="regWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MEM_R_EN_out" SIGIS="undef" SIGNAME="Mem_Wb_Pipeline_Regi_0_MEM_R_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux_2" PORT="input3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Dest_out" RIGHT="0" SIGIS="undef" SIGNAME="Mem_Wb_Pipeline_Regi_0_Dest_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegisterFile_0" PORT="writeRegister"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Alu_Res_Out" RIGHT="0" SIGIS="undef" SIGNAME="Mem_Wb_Pipeline_Regi_0_Alu_Res_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux_2" PORT="input1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Data_to_WB_Out" RIGHT="0" SIGIS="undef" SIGNAME="Mem_Wb_Pipeline_Regi_0_Data_to_WB_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux_2" PORT="input2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mux_0" HWVERSION="1.0" INSTANCE="Mux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Mux" VLNV="xilinx.com:module_ref:Mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_Mux_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="input1" RIGHT="0" SIGIS="undef" SIGNAME="slice_Rm_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_Rm" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="input2" RIGHT="0" SIGIS="undef" SIGNAME="slice_Rd_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_Rd" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="input3" SIGIS="undef" SIGNAME="slice_mem_W_En_exe_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_mem_W_En_exe" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="out" RIGHT="0" SIGIS="undef" SIGNAME="Mux_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegisterFile_0" PORT="readRegister2"/>
            <CONNECTION INSTANCE="Hazard_unit_0" PORT="src2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mux_1" HWVERSION="1.0" INSTANCE="Mux_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Mux" VLNV="xilinx.com:module_ref:Mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="9"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_Mux_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="8" NAME="input1" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="input2" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="input3" SIGIS="undef" SIGNAME="OR_Gate_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OR_Gate_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="out" RIGHT="0" SIGIS="undef" SIGNAME="Mux_1_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_exe_cmd_exe" PORT="Din"/>
            <CONNECTION INSTANCE="slice_mem_R_En_exe" PORT="Din"/>
            <CONNECTION INSTANCE="slice_mem_W_En_exe" PORT="Din"/>
            <CONNECTION INSTANCE="slice_WB_En_exe" PORT="Din"/>
            <CONNECTION INSTANCE="slice_B_Exe" PORT="Din"/>
            <CONNECTION INSTANCE="Slice_S_exe" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mux_2" HWVERSION="1.0" INSTANCE="Mux_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Mux" VLNV="xilinx.com:module_ref:Mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_Mux_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="input1" RIGHT="0" SIGIS="undef" SIGNAME="Mem_Wb_Pipeline_Regi_0_Alu_Res_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mem_Wb_Pipeline_Regi_0" PORT="Alu_Res_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="input2" RIGHT="0" SIGIS="undef" SIGNAME="Mem_Wb_Pipeline_Regi_0_Data_to_WB_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mem_Wb_Pipeline_Regi_0" PORT="Data_to_WB_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="input3" SIGIS="undef" SIGNAME="Mem_Wb_Pipeline_Regi_0_MEM_R_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mem_Wb_Pipeline_Regi_0" PORT="MEM_R_EN_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out" RIGHT="0" SIGIS="undef" SIGNAME="Mux_2_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegisterFile_0" PORT="writeData"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/OR_Gate_0" HWVERSION="1.0" INSTANCE="OR_Gate_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="OR_Gate" VLNV="xilinx.com:module_ref:OR_Gate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_OR_Gate_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="not_gate_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="not_gate_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Hazard_unit_0_hazard_Detected">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Hazard_unit_0" PORT="hazard_Detected"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="OR_Gate_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux_1" PORT="input3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/OR_Gate_1" HWVERSION="1.0" INSTANCE="OR_Gate_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="OR_Gate" VLNV="xilinx.com:module_ref:OR_Gate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_OR_Gate_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_MEM_R_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="MEM_R_EN_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_MEM_W_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="MEM_W_EN_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="OR_Gate_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="val2_generator_0" PORT="sign_extend"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/OR_Gate_2" HWVERSION="1.0" INSTANCE="OR_Gate_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="OR_Gate" VLNV="xilinx.com:module_ref:OR_Gate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_OR_Gate_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="not_gate_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="not_gate_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Exe_Mem_Pipeline_Reg_0_MEM_W_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Exe_Mem_Pipeline_Reg_0" PORT="MEM_W_EN_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="OR_Gate_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Hazard_unit_0" PORT="Two_Src"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/RegisterFile_0" HWVERSION="1.0" INSTANCE="RegisterFile_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RegisterFile" VLNV="xilinx.com:module_ref:RegisterFile:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_RegisterFile_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="regWrite" SIGIS="undef" SIGNAME="Mem_Wb_Pipeline_Regi_0_WB_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mem_Wb_Pipeline_Regi_0" PORT="WB_EN_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="readRegister1" RIGHT="0" SIGIS="undef" SIGNAME="slice_Rn_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_Rn" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="readRegister2" RIGHT="0" SIGIS="undef" SIGNAME="Mux_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux_0" PORT="out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="writeRegister" RIGHT="0" SIGIS="undef" SIGNAME="Mem_Wb_Pipeline_Regi_0_Dest_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mem_Wb_Pipeline_Regi_0" PORT="Dest_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="writeData" RIGHT="0" SIGIS="undef" SIGNAME="Mux_2_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux_2" PORT="out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="readData1" RIGHT="0" SIGIS="undef" SIGNAME="RegisterFile_0_readData1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="Val_Rn_In"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="readData2" RIGHT="0" SIGIS="undef" SIGNAME="RegisterFile_0_readData2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="Val_Rm_In"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/Register_En" HWVERSION="1.1" INSTANCE="Register_En" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconstant_2_5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Register_En_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mem_Wb_Pipeline_Regi_0" PORT="enable"/>
            <CONNECTION INSTANCE="Exe_Mem_Pipeline_Reg_0" PORT="enable"/>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Slice_S_exe" HWVERSION="1.0" INSTANCE="Slice_S_exe" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="9"/>
        <PARAMETER NAME="DIN_FROM" VALUE="8"/>
        <PARAMETER NAME="DIN_TO" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_0_11"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="8" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="Mux_1_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux_1" PORT="out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="Slice_S_exe_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="S_In"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/data_memory" HWVERSION="8.0" INSTANCE="data_memory" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dist_mem_gen" VLNV="xilinx.com:ip:dist_mem_gen:8.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=dist_mem_gen;v=v8_0;d=pg063-dist-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEPTH" VALUE="8192"/>
        <PARAMETER NAME="C_HAS_CLK" VALUE="1"/>
        <PARAMETER NAME="C_HAS_D" VALUE="1"/>
        <PARAMETER NAME="C_HAS_DPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DPRA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_I_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_SRST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_SRST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SPO" VALUE="1"/>
        <PARAMETER NAME="C_HAS_WE" VALUE="1"/>
        <PARAMETER NAME="C_MEM_INIT_FILE" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_QCE_JOINED" VALUE="0"/>
        <PARAMETER NAME="C_QUALIFY_WE" VALUE="0"/>
        <PARAMETER NAME="C_READ_MIF" VALUE="0"/>
        <PARAMETER NAME="C_REG_A_D_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_REG_DPRA_INPUT" VALUE="0"/>
        <PARAMETER NAME="C_SYNC_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_PARSER_TYPE" VALUE="1"/>
        <PARAMETER NAME="depth" VALUE="8192"/>
        <PARAMETER NAME="data_width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_dist_mem_gen_0_0"/>
        <PARAMETER NAME="memory_type" VALUE="single_port_ram"/>
        <PARAMETER NAME="input_options" VALUE="non_registered"/>
        <PARAMETER NAME="input_clock_enable" VALUE="false"/>
        <PARAMETER NAME="qualify_we_with_i_ce" VALUE="false"/>
        <PARAMETER NAME="dual_port_address" VALUE="non_registered"/>
        <PARAMETER NAME="simple_dual_port_address" VALUE="non_registered"/>
        <PARAMETER NAME="output_options" VALUE="non_registered"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="common_output_clk" VALUE="false"/>
        <PARAMETER NAME="single_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="common_output_ce" VALUE="false"/>
        <PARAMETER NAME="dual_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="simple_dual_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="coefficient_file" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="default_data_radix" VALUE="16"/>
        <PARAMETER NAME="default_data" VALUE="0"/>
        <PARAMETER NAME="reset_qspo" VALUE="false"/>
        <PARAMETER NAME="reset_qdpo" VALUE="false"/>
        <PARAMETER NAME="reset_qsdpo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qspo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qdpo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qsdpo" VALUE="false"/>
        <PARAMETER NAME="ce_overrides" VALUE="ce_overrides_sync_controls"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="12" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="Exe_Mem_Pipeline_Reg_0_Alu_Res_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Exe_Mem_Pipeline_Reg_0" PORT="Alu_Res_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="Exe_Mem_Pipeline_Reg_0_Val_Rm_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Exe_Mem_Pipeline_Reg_0" PORT="Val_Rm_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef" SIGNAME="Exe_Mem_Pipeline_Reg_0_MEM_W_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Exe_Mem_Pipeline_Reg_0" PORT="MEM_W_EN_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="spo" RIGHT="0" SIGIS="undef" SIGNAME="data_memory_spo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mem_Wb_Pipeline_Regi_0" PORT="Data_to_WB_In"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/dist_mem_gen_1" HWVERSION="8.0" INSTANCE="dist_mem_gen_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dist_mem_gen" VLNV="xilinx.com:ip:dist_mem_gen:8.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=dist_mem_gen;v=v8_0;d=pg063-dist-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEPTH" VALUE="8192"/>
        <PARAMETER NAME="C_HAS_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_D" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DPRA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_I_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_SRST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_SRST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SPO" VALUE="1"/>
        <PARAMETER NAME="C_HAS_WE" VALUE="0"/>
        <PARAMETER NAME="C_MEM_INIT_FILE" VALUE="design_1_dist_mem_gen_1_0.mif"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_QCE_JOINED" VALUE="0"/>
        <PARAMETER NAME="C_QUALIFY_WE" VALUE="0"/>
        <PARAMETER NAME="C_READ_MIF" VALUE="1"/>
        <PARAMETER NAME="C_REG_A_D_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_REG_DPRA_INPUT" VALUE="0"/>
        <PARAMETER NAME="C_SYNC_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_PARSER_TYPE" VALUE="1"/>
        <PARAMETER NAME="depth" VALUE="8192"/>
        <PARAMETER NAME="data_width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_dist_mem_gen_1_0"/>
        <PARAMETER NAME="memory_type" VALUE="rom"/>
        <PARAMETER NAME="input_options" VALUE="non_registered"/>
        <PARAMETER NAME="input_clock_enable" VALUE="false"/>
        <PARAMETER NAME="qualify_we_with_i_ce" VALUE="false"/>
        <PARAMETER NAME="dual_port_address" VALUE="non_registered"/>
        <PARAMETER NAME="simple_dual_port_address" VALUE="non_registered"/>
        <PARAMETER NAME="output_options" VALUE="non_registered"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="common_output_clk" VALUE="false"/>
        <PARAMETER NAME="single_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="common_output_ce" VALUE="false"/>
        <PARAMETER NAME="dual_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="simple_dual_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="coefficient_file" VALUE="../../../../../../../OneDrive/Desktop/ultimate.coe"/>
        <PARAMETER NAME="default_data_radix" VALUE="16"/>
        <PARAMETER NAME="default_data" VALUE="0"/>
        <PARAMETER NAME="reset_qspo" VALUE="false"/>
        <PARAMETER NAME="reset_qdpo" VALUE="false"/>
        <PARAMETER NAME="reset_qsdpo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qspo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qdpo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qsdpo" VALUE="false"/>
        <PARAMETER NAME="ce_overrides" VALUE="ce_overrides_sync_controls"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="12" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="IF_0_pc_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_0" PORT="pc_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="spo" RIGHT="0" SIGIS="undef" SIGNAME="dist_mem_gen_1_spo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="if_id" PORT="in_2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/if_id" HWVERSION="1.0" INSTANCE="if_id" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Register" VLNV="xilinx.com:module_ref:Register:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="N" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_Register_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="in_1" RIGHT="0" SIGIS="undef" SIGNAME="IF_0_pc_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_0" PORT="pc_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in_2" RIGHT="0" SIGIS="undef" SIGNAME="dist_mem_gen_1_spo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dist_mem_gen_1" PORT="spo"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="xlconstant_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_3" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="flush" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_B_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="B_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="freeze" SIGIS="undef" SIGNAME="Hazard_unit_0_hazard_Detected">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Hazard_unit_0" PORT="hazard_Detected"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_1" RIGHT="0" SIGIS="undef" SIGNAME="if_id_out_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="PC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_2" RIGHT="0" SIGIS="undef" SIGNAME="if_id_out_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_mode" PORT="Din"/>
            <CONNECTION INSTANCE="slice_opc" PORT="Din"/>
            <CONNECTION INSTANCE="slice_S" PORT="Din"/>
            <CONNECTION INSTANCE="slice_cond" PORT="Din"/>
            <CONNECTION INSTANCE="slice_Rn" PORT="Din"/>
            <CONNECTION INSTANCE="slice_Rd" PORT="Din"/>
            <CONNECTION INSTANCE="slice_Im_24" PORT="Din"/>
            <CONNECTION INSTANCE="slice_Im" PORT="Din"/>
            <CONNECTION INSTANCE="slice_ShOp" PORT="Din"/>
            <CONNECTION INSTANCE="slice_Rm" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/not_gate_0" HWVERSION="1.0" INSTANCE="not_gate_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="not_gate" VLNV="xilinx.com:module_ref:not_gate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_not_gate_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Condition_Check_0_condition_met">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Condition_Check_0" PORT="condition_met"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="not_gate_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OR_Gate_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/not_gate_1" HWVERSION="1.0" INSTANCE="not_gate_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="not_gate" VLNV="xilinx.com:module_ref:not_gate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_not_gate_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="slice_Im_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice_Im" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="not_gate_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OR_Gate_2" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/slice_B_Exe" HWVERSION="1.0" INSTANCE="slice_B_Exe" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="9"/>
        <PARAMETER NAME="DIN_FROM" VALUE="7"/>
        <PARAMETER NAME="DIN_TO" VALUE="7"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_0_12"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="8" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="Mux_1_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux_1" PORT="out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="slice_B_Exe_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="B_In"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/slice_Cin" HWVERSION="1.0" INSTANCE="slice_Cin" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="4"/>
        <PARAMETER NAME="DIN_FROM" VALUE="1"/>
        <PARAMETER NAME="DIN_TO" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_0_10"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="status_register_0_statusout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="status_register_0" PORT="statusout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="slice_Cin_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="Alu_Carry_In_Id"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/slice_Im" HWVERSION="1.0" INSTANCE="slice_Im" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="25"/>
        <PARAMETER NAME="DIN_TO" VALUE="25"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_0_8"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="if_id_out_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="if_id" PORT="out_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="slice_Im_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="not_gate_1" PORT="a"/>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="Im_In"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/slice_Im_24" HWVERSION="1.0" INSTANCE="slice_Im_24" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="23"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_0_5"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="24"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="if_id_out_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="if_id" PORT="out_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="slice_Im_24_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="Signed_Imm_24_In"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/slice_Rd" HWVERSION="1.0" INSTANCE="slice_Rd" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="15"/>
        <PARAMETER NAME="DIN_TO" VALUE="12"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_0_4"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="if_id_out_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="if_id" PORT="out_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="slice_Rd_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux_0" PORT="input2"/>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="Dest"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/slice_Rm" HWVERSION="1.0" INSTANCE="slice_Rm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="3"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_0_15"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="if_id_out_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="if_id" PORT="out_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="slice_Rm_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux_0" PORT="input1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/slice_Rn" HWVERSION="1.0" INSTANCE="slice_Rn" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="19"/>
        <PARAMETER NAME="DIN_TO" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_0_3"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="if_id_out_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="if_id" PORT="out_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="slice_Rn_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegisterFile_0" PORT="readRegister1"/>
            <CONNECTION INSTANCE="Hazard_unit_0" PORT="src1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/slice_S" HWVERSION="1.0" INSTANCE="slice_S" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="20"/>
        <PARAMETER NAME="DIN_TO" VALUE="20"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_0_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="if_id_out_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="if_id" PORT="out_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="slice_S_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_Unit_0" PORT="sIn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/slice_ShOp" HWVERSION="1.0" INSTANCE="slice_ShOp" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="11"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_0_9"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="12"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="if_id_out_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="if_id" PORT="out_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="slice_ShOp_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="Shifter_Operand_In"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/slice_WB_En_exe" HWVERSION="1.0" INSTANCE="slice_WB_En_exe" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="9"/>
        <PARAMETER NAME="DIN_FROM" VALUE="6"/>
        <PARAMETER NAME="DIN_TO" VALUE="6"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_0_13"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="8" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="Mux_1_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux_1" PORT="out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="slice_WB_En_exe_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="WB_EN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/slice_cond" HWVERSION="1.0" INSTANCE="slice_cond" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="31"/>
        <PARAMETER NAME="DIN_TO" VALUE="28"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_0_2"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="if_id_out_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="if_id" PORT="out_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="slice_cond_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Condition_Check_0" PORT="Cond"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/slice_exe_cmd_exe" HWVERSION="1.0" INSTANCE="slice_exe_cmd_exe" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="9"/>
        <PARAMETER NAME="DIN_FROM" VALUE="3"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_0_7"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="8" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="Mux_1_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux_1" PORT="out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="slice_exe_cmd_exe_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="EXE_CMD"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/slice_mem_R_En_exe" HWVERSION="1.0" INSTANCE="slice_mem_R_En_exe" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="9"/>
        <PARAMETER NAME="DIN_FROM" VALUE="4"/>
        <PARAMETER NAME="DIN_TO" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_0_14"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="8" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="Mux_1_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux_1" PORT="out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="slice_mem_R_En_exe_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="MEM_R_EN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/slice_mem_W_En_exe" HWVERSION="1.0" INSTANCE="slice_mem_W_En_exe" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="9"/>
        <PARAMETER NAME="DIN_FROM" VALUE="5"/>
        <PARAMETER NAME="DIN_TO" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_0_6"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="8" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="Mux_1_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux_1" PORT="out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="slice_mem_W_En_exe_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="MEM_W_EN"/>
            <CONNECTION INSTANCE="Mux_0" PORT="input3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/slice_mode" HWVERSION="1.0" INSTANCE="slice_mode" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="27"/>
        <PARAMETER NAME="DIN_TO" VALUE="26"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="if_id_out_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="if_id" PORT="out_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="slice_mode_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_Unit_0" PORT="mode"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/slice_opc" HWVERSION="1.0" INSTANCE="slice_opc" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="24"/>
        <PARAMETER NAME="DIN_TO" VALUE="21"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_1_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="if_id_out_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="if_id" PORT="out_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="slice_opc_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_Unit_0" PORT="opcode"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/status_register_0" HWVERSION="1.0" INSTANCE="status_register_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="status_register" VLNV="xilinx.com:module_ref:status_register:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_status_register_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="status" RIGHT="0" SIGIS="undef" SIGNAME="ALU_1_status_flags">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_1" PORT="status_flags"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SE" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_S_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="S_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="statusout" RIGHT="0" SIGIS="undef" SIGNAME="status_register_0_statusout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Condition_Check_0" PORT="SR"/>
            <CONNECTION INSTANCE="slice_Cin" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/val2_generator_0" HWVERSION="1.0" INSTANCE="val2_generator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="val2_generator" VLNV="xilinx.com:module_ref:val2_generator:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_val2_generator_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="operand_in" RIGHT="0" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_Val_Rm_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="Val_Rm_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="shift_operand" RIGHT="0" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_Shifter_Operand_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="Shifter_Operand_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="is_immediate" SIGIS="undef" SIGNAME="Id_Exe_Pipeline_Regi_0_Im_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Id_Exe_Pipeline_Regi_0" PORT="Im_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sign_extend" SIGIS="undef" SIGNAME="OR_Gate_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OR_Gate_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="operand_out" RIGHT="0" SIGIS="undef" SIGNAME="val2_generator_0_operand_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_1" PORT="SrcB1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/xlconcat_0" HWVERSION="2.1" INSTANCE="xlconcat_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="4"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="9"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="6"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconcat_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="Control_Unit_0_aluCmd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_Unit_0" PORT="aluCmd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="Control_Unit_0_memRead">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_Unit_0" PORT="memRead"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="Control_Unit_0_memWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_Unit_0" PORT="memWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="Control_Unit_0_wbEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_Unit_0" PORT="wbEn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="Control_Unit_0_branch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_Unit_0" PORT="branch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="Control_Unit_0_sOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_Unit_0" PORT="sOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux_1" PORT="input1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="9"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x000"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconstant_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="8" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux_1" PORT="input2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/xlconstant_3" HWVERSION="1.1" INSTANCE="xlconstant_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconstant_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="if_id" PORT="en"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
