ðŸ“˜ **Week-1: RTL Workshop (RISC-V Reference SoC Tapeout Program)**
ðŸ”¹ **Overview**

This week covers RTL design flow using **Verilog, Icarus Verilog, GTKWave, Yosys, and Sky130 PDK.**
We move step-by-step from writing RTL â†’ simulation â†’ synthesis â†’ optimization â†’ GLS.
