{"vcs1":{"timestamp_begin":1747286535.923511991, "rt":8.10, "ut":8.20, "st":0.63}}
{"vcselab":{"timestamp_begin":1747286544.110155492, "rt":0.39, "ut":0.27, "st":0.12}}
{"link":{"timestamp_begin":1747286544.564679321, "rt":0.44, "ut":0.19, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747286535.297525547}
{"VCS_COMP_START_TIME": 1747286535.297525547}
{"VCS_COMP_END_TIME": 1747286545.144589471}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 483556}}
{"vcselab": {"peak_mem": 183888}}
