<stg><name>dense_layer<ap_int<8> ></name>


<trans_list>

<trans id="259" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %input_1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_1_val

]]></Node>
<StgValue><ssdm name="input_1_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %input_0_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_0_val

]]></Node>
<StgValue><ssdm name="input_0_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="31" op_0_bw="32">
<![CDATA[
entry:3 %trunc_ln18 = trunc i32 %input_0_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="32">
<![CDATA[
entry:4 %trunc_ln18_8 = trunc i32 %input_1_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln18_8"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:5 %store_ln36 = store i4 0, i4 %n

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
entry:6 %br_ln36 = br void %WORD_LOOP

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
WORD_LOOP:0 %n_2 = load i4 %n

]]></Node>
<StgValue><ssdm name="n_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
WORD_LOOP:1 %icmp_ln36 = icmp_eq  i4 %n_2, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
WORD_LOOP:2 %add_ln36 = add i4 %n_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
WORD_LOOP:3 %br_ln36 = br i1 %icmp_ln36, void %WORD_LOOP.split, void %for.end27

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
WORD_LOOP.split:3 %tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %n_2, i1 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="5">
<![CDATA[
WORD_LOOP.split:4 %zext_ln46 = zext i5 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
WORD_LOOP.split:5 %golden_w3_addr = getelementptr i32 %golden_w3, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="golden_w3_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="5">
<![CDATA[
WORD_LOOP.split:6 %golden_w3_load = load i5 %golden_w3_addr

]]></Node>
<StgValue><ssdm name="golden_w3_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
WORD_LOOP.split:99 %or_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %n_2, i1 1

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="5">
<![CDATA[
WORD_LOOP.split:100 %zext_ln46_2 = zext i5 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln46_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
WORD_LOOP.split:101 %golden_w3_addr_1 = getelementptr i32 %golden_w3, i64 0, i64 %zext_ln46_2

]]></Node>
<StgValue><ssdm name="golden_w3_addr_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="5">
<![CDATA[
WORD_LOOP.split:102 %golden_w3_load_1 = load i5 %golden_w3_addr_1

]]></Node>
<StgValue><ssdm name="golden_w3_load_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
WORD_LOOP.split:200 %switch_ln63 = switch i4 %n_2, void %arrayidx242.case.9, i4 0, void %arrayidx242.case.0, i4 1, void %arrayidx242.case.1, i4 2, void %arrayidx242.case.2, i4 3, void %arrayidx242.case.3, i4 4, void %arrayidx242.case.4, i4 5, void %arrayidx242.case.5, i4 6, void %arrayidx242.case.6, i4 7, void %arrayidx242.case.7, i4 8, void %arrayidx242.case.8

]]></Node>
<StgValue><ssdm name="switch_ln63"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx242.exit:0 %store_ln36 = store i4 %add_ln36, i4 %n

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
arrayidx242.exit:1 %br_ln36 = br void %WORD_LOOP

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="30" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="5">
<![CDATA[
WORD_LOOP.split:6 %golden_w3_load = load i5 %golden_w3_addr

]]></Node>
<StgValue><ssdm name="golden_w3_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
WORD_LOOP.split:7 %xor_ln18 = xor i32 %input_0_val_read, i32 2863311530

]]></Node>
<StgValue><ssdm name="xor_ln18"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
WORD_LOOP.split:8 %xor_ln18_12 = xor i31 %trunc_ln18, i31 1431655765

]]></Node>
<StgValue><ssdm name="xor_ln18_12"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="31" op_0_bw="32">
<![CDATA[
WORD_LOOP.split:9 %trunc_ln18_9 = trunc i32 %golden_w3_load

]]></Node>
<StgValue><ssdm name="trunc_ln18_9"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
WORD_LOOP.split:10 %xnor_result = xor i32 %golden_w3_load, i32 %xor_ln18

]]></Node>
<StgValue><ssdm name="xnor_result"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
WORD_LOOP.split:11 %xor_ln46 = xor i31 %trunc_ln18_9, i31 %xor_ln18_12

]]></Node>
<StgValue><ssdm name="xor_ln46"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:12 %tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 30

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:13 %tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 28

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:14 %tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 26

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:15 %tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 24

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:16 %tmp_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 22

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:17 %tmp_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 20

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:18 %tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 18

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:19 %tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 16

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:20 %tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 14

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:21 %tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 12

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:22 %tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 10

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:23 %tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 8

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:24 %tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 6

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:25 %tmp_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 4

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:26 %tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 2

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="31">
<![CDATA[
WORD_LOOP.split:27 %trunc_ln7 = trunc i31 %xor_ln46

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="31" op_0_bw="31" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
WORD_LOOP.split:28 %and_ln7 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_128, i1 0, i1 %tmp_129, i1 0, i1 %tmp_130, i1 0, i1 %tmp_131, i1 0, i1 %tmp_132, i1 0, i1 %tmp_133, i1 0, i1 %tmp_134, i1 0, i1 %tmp_135, i1 0, i1 %tmp_136, i1 0, i1 %tmp_137, i1 0, i1 %tmp_138, i1 0, i1 %tmp_139, i1 0, i1 %tmp_140, i1 0, i1 %tmp_141, i1 0, i1 %tmp_142, i1 0, i1 %trunc_ln7

]]></Node>
<StgValue><ssdm name="and_ln7"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="29" op_0_bw="29" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
WORD_LOOP.split:29 %and_ln7_cast2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_129, i1 0, i1 %tmp_130, i1 0, i1 %tmp_131, i1 0, i1 %tmp_132, i1 0, i1 %tmp_133, i1 0, i1 %tmp_134, i1 0, i1 %tmp_135, i1 0, i1 %tmp_136, i1 0, i1 %tmp_137, i1 0, i1 %tmp_138, i1 0, i1 %tmp_139, i1 0, i1 %tmp_140, i1 0, i1 %tmp_141, i1 0, i1 %tmp_142, i1 0, i1 %trunc_ln7

]]></Node>
<StgValue><ssdm name="and_ln7_cast2"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="30" op_0_bw="29">
<![CDATA[
WORD_LOOP.split:30 %zext_ln7_16 = zext i29 %and_ln7_cast2

]]></Node>
<StgValue><ssdm name="zext_ln7_16"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="31">
<![CDATA[
WORD_LOOP.split:31 %zext_ln7 = zext i31 %and_ln7

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:32 %tmp_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 31

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:33 %tmp_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 29

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:34 %tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 27

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:35 %tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 25

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:36 %tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 23

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:37 %tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 21

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:38 %tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 19

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:39 %tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 17

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:40 %tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 15

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:41 %tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 13

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:42 %tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 11

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:43 %tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 9

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:44 %tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 7

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:45 %tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 5

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:46 %tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 3

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:47 %tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 1

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="31" op_0_bw="31" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
WORD_LOOP.split:48 %and_ln7_8 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_143, i1 0, i1 %tmp_144, i1 0, i1 %tmp_145, i1 0, i1 %tmp_146, i1 0, i1 %tmp_147, i1 0, i1 %tmp_148, i1 0, i1 %tmp_149, i1 0, i1 %tmp_150, i1 0, i1 %tmp_151, i1 0, i1 %tmp_152, i1 0, i1 %tmp_153, i1 0, i1 %tmp_154, i1 0, i1 %tmp_155, i1 0, i1 %tmp_156, i1 0, i1 %tmp_157, i1 0, i1 %tmp_158

]]></Node>
<StgValue><ssdm name="and_ln7_8"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="29" op_0_bw="29" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
WORD_LOOP.split:49 %and_ln7_8_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_144, i1 0, i1 %tmp_145, i1 0, i1 %tmp_146, i1 0, i1 %tmp_147, i1 0, i1 %tmp_148, i1 0, i1 %tmp_149, i1 0, i1 %tmp_150, i1 0, i1 %tmp_151, i1 0, i1 %tmp_152, i1 0, i1 %tmp_153, i1 0, i1 %tmp_154, i1 0, i1 %tmp_155, i1 0, i1 %tmp_156, i1 0, i1 %tmp_157, i1 0, i1 %tmp_158

]]></Node>
<StgValue><ssdm name="and_ln7_8_cast1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="30" op_0_bw="29">
<![CDATA[
WORD_LOOP.split:50 %zext_ln7_17 = zext i29 %and_ln7_8_cast1

]]></Node>
<StgValue><ssdm name="zext_ln7_17"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="31">
<![CDATA[
WORD_LOOP.split:51 %zext_ln7_8 = zext i31 %and_ln7_8

]]></Node>
<StgValue><ssdm name="zext_ln7_8"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
WORD_LOOP.split:52 %add_ln7_12 = add i29 %and_ln7_8_cast1, i29 %and_ln7_cast2

]]></Node>
<StgValue><ssdm name="add_ln7_12"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
WORD_LOOP.split:53 %add_ln7 = add i30 %zext_ln7_17, i30 %zext_ln7_16

]]></Node>
<StgValue><ssdm name="add_ln7"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
WORD_LOOP.split:54 %s0 = add i32 %zext_ln7_8, i32 %zext_ln7

]]></Node>
<StgValue><ssdm name="s0"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="2" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:55 %tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln7, i32 28, i32 29

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:56 %tmp_252 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_12, i32 24, i32 25

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:57 %tmp_253 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_12, i32 20, i32 21

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:58 %tmp_254 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_12, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:59 %tmp_255 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_12, i32 12, i32 13

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:60 %tmp_256 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_12, i32 8, i32 9

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:61 %tmp_257 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_12, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="29">
<![CDATA[
WORD_LOOP.split:62 %trunc_ln8 = trunc i29 %add_ln7_12

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:67 %tmp_258 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0, i32 30, i32 31

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:68 %tmp_259 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_12, i32 26, i32 27

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:69 %tmp_260 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_12, i32 22, i32 23

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:70 %tmp_261 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_12, i32 18, i32 19

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:71 %tmp_262 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_12, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:72 %tmp_263 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_12, i32 10, i32 11

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:73 %tmp_264 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_12, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:74 %tmp_265 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_12, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="5">
<![CDATA[
WORD_LOOP.split:102 %golden_w3_load_1 = load i5 %golden_w3_addr_1

]]></Node>
<StgValue><ssdm name="golden_w3_load_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
WORD_LOOP.split:103 %xor_ln18_14 = xor i32 %input_1_val_read, i32 2863311530

]]></Node>
<StgValue><ssdm name="xor_ln18_14"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
WORD_LOOP.split:104 %xor_ln18_15 = xor i31 %trunc_ln18_8, i31 1431655765

]]></Node>
<StgValue><ssdm name="xor_ln18_15"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="31" op_0_bw="32">
<![CDATA[
WORD_LOOP.split:105 %trunc_ln18_10 = trunc i32 %golden_w3_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln18_10"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
WORD_LOOP.split:106 %xnor_result_4 = xor i32 %golden_w3_load_1, i32 %xor_ln18_14

]]></Node>
<StgValue><ssdm name="xnor_result_4"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
WORD_LOOP.split:107 %xor_ln46_4 = xor i31 %trunc_ln18_10, i31 %xor_ln18_15

]]></Node>
<StgValue><ssdm name="xor_ln46_4"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:108 %tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 30

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:109 %tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 28

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:110 %tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 26

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:111 %tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 24

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:112 %tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 22

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:113 %tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 20

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:114 %tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 18

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:115 %tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 16

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:116 %tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 14

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:117 %tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 12

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:118 %tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 10

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:119 %tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:120 %tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 6

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:121 %tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 4

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:122 %tmp_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 2

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="31">
<![CDATA[
WORD_LOOP.split:123 %trunc_ln7_4 = trunc i31 %xor_ln46_4

]]></Node>
<StgValue><ssdm name="trunc_ln7_4"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="31" op_0_bw="31" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
WORD_LOOP.split:124 %and_ln7_9 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_160, i1 0, i1 %tmp_161, i1 0, i1 %tmp_162, i1 0, i1 %tmp_163, i1 0, i1 %tmp_164, i1 0, i1 %tmp_165, i1 0, i1 %tmp_166, i1 0, i1 %tmp_167, i1 0, i1 %tmp_168, i1 0, i1 %tmp_169, i1 0, i1 %tmp_170, i1 0, i1 %tmp_171, i1 0, i1 %tmp_172, i1 0, i1 %tmp_173, i1 0, i1 %tmp_174, i1 0, i1 %trunc_ln7_4

]]></Node>
<StgValue><ssdm name="and_ln7_9"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="29" op_0_bw="29" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
WORD_LOOP.split:125 %and_ln7_9_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_161, i1 0, i1 %tmp_162, i1 0, i1 %tmp_163, i1 0, i1 %tmp_164, i1 0, i1 %tmp_165, i1 0, i1 %tmp_166, i1 0, i1 %tmp_167, i1 0, i1 %tmp_168, i1 0, i1 %tmp_169, i1 0, i1 %tmp_170, i1 0, i1 %tmp_171, i1 0, i1 %tmp_172, i1 0, i1 %tmp_173, i1 0, i1 %tmp_174, i1 0, i1 %trunc_ln7_4

]]></Node>
<StgValue><ssdm name="and_ln7_9_cast1"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="30" op_0_bw="29">
<![CDATA[
WORD_LOOP.split:126 %zext_ln7_18 = zext i29 %and_ln7_9_cast1

]]></Node>
<StgValue><ssdm name="zext_ln7_18"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="31">
<![CDATA[
WORD_LOOP.split:127 %zext_ln7_9 = zext i31 %and_ln7_9

]]></Node>
<StgValue><ssdm name="zext_ln7_9"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:128 %tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:129 %tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_4, i32 29

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:130 %tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_4, i32 27

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:131 %tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_4, i32 25

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:132 %tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_4, i32 23

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:133 %tmp_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_4, i32 21

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:134 %tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_4, i32 19

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:135 %tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_4, i32 17

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:136 %tmp_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:137 %tmp_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_4, i32 13

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:138 %tmp_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:139 %tmp_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_4, i32 9

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:140 %tmp_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_4, i32 7

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:141 %tmp_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_4, i32 5

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:142 %tmp_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_4, i32 3

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
WORD_LOOP.split:143 %tmp_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_4, i32 1

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="31" op_0_bw="31" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
WORD_LOOP.split:144 %and_ln7_s = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_175, i1 0, i1 %tmp_176, i1 0, i1 %tmp_177, i1 0, i1 %tmp_178, i1 0, i1 %tmp_179, i1 0, i1 %tmp_180, i1 0, i1 %tmp_181, i1 0, i1 %tmp_182, i1 0, i1 %tmp_183, i1 0, i1 %tmp_184, i1 0, i1 %tmp_185, i1 0, i1 %tmp_186, i1 0, i1 %tmp_187, i1 0, i1 %tmp_188, i1 0, i1 %tmp_189, i1 0, i1 %tmp_190

]]></Node>
<StgValue><ssdm name="and_ln7_s"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="29" op_0_bw="29" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
WORD_LOOP.split:145 %and_ln7_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_176, i1 0, i1 %tmp_177, i1 0, i1 %tmp_178, i1 0, i1 %tmp_179, i1 0, i1 %tmp_180, i1 0, i1 %tmp_181, i1 0, i1 %tmp_182, i1 0, i1 %tmp_183, i1 0, i1 %tmp_184, i1 0, i1 %tmp_185, i1 0, i1 %tmp_186, i1 0, i1 %tmp_187, i1 0, i1 %tmp_188, i1 0, i1 %tmp_189, i1 0, i1 %tmp_190

]]></Node>
<StgValue><ssdm name="and_ln7_cast1"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="30" op_0_bw="29">
<![CDATA[
WORD_LOOP.split:146 %zext_ln7_19 = zext i29 %and_ln7_cast1

]]></Node>
<StgValue><ssdm name="zext_ln7_19"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="31">
<![CDATA[
WORD_LOOP.split:147 %zext_ln7_10 = zext i31 %and_ln7_s

]]></Node>
<StgValue><ssdm name="zext_ln7_10"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
WORD_LOOP.split:148 %add_ln7_14 = add i29 %and_ln7_cast1, i29 %and_ln7_9_cast1

]]></Node>
<StgValue><ssdm name="add_ln7_14"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
WORD_LOOP.split:149 %add_ln7_15 = add i30 %zext_ln7_19, i30 %zext_ln7_18

]]></Node>
<StgValue><ssdm name="add_ln7_15"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
WORD_LOOP.split:150 %s0_4 = add i32 %zext_ln7_10, i32 %zext_ln7_9

]]></Node>
<StgValue><ssdm name="s0_4"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="2" op_0_bw="2" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:151 %tmp_270 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln7_15, i32 28, i32 29

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:152 %tmp_271 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_14, i32 24, i32 25

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:153 %tmp_272 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_14, i32 20, i32 21

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:154 %tmp_273 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_14, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:155 %tmp_274 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_14, i32 12, i32 13

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:156 %tmp_275 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_14, i32 8, i32 9

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:157 %tmp_276 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_14, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="2" op_0_bw="29">
<![CDATA[
WORD_LOOP.split:158 %trunc_ln8_4 = trunc i29 %add_ln7_14

]]></Node>
<StgValue><ssdm name="trunc_ln8_4"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:163 %tmp_277 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_4, i32 30, i32 31

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:164 %tmp_278 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_14, i32 26, i32 27

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:165 %tmp_279 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_14, i32 22, i32 23

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:166 %tmp_280 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_14, i32 18, i32 19

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:167 %tmp_281 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_14, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:168 %tmp_282 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_14, i32 10, i32 11

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:169 %tmp_283 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_14, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:170 %tmp_284 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_14, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="30" op_0_bw="30" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2">
<![CDATA[
WORD_LOOP.split:63 %and_ln8 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_s, i2 0, i2 %tmp_252, i2 0, i2 %tmp_253, i2 0, i2 %tmp_254, i2 0, i2 %tmp_255, i2 0, i2 %tmp_256, i2 0, i2 %tmp_257, i2 0, i2 %trunc_ln8

]]></Node>
<StgValue><ssdm name="and_ln8"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="26" op_0_bw="26" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2">
<![CDATA[
WORD_LOOP.split:64 %and_ln8_cast2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_252, i2 0, i2 %tmp_253, i2 0, i2 %tmp_254, i2 0, i2 %tmp_255, i2 0, i2 %tmp_256, i2 0, i2 %tmp_257, i2 0, i2 %trunc_ln8

]]></Node>
<StgValue><ssdm name="and_ln8_cast2"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="28" op_0_bw="26">
<![CDATA[
WORD_LOOP.split:65 %zext_ln8_16 = zext i26 %and_ln8_cast2

]]></Node>
<StgValue><ssdm name="zext_ln8_16"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="31" op_0_bw="30">
<![CDATA[
WORD_LOOP.split:66 %zext_ln8 = zext i30 %and_ln8

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="30" op_0_bw="30" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2">
<![CDATA[
WORD_LOOP.split:75 %and_ln8_8 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_258, i2 0, i2 %tmp_259, i2 0, i2 %tmp_260, i2 0, i2 %tmp_261, i2 0, i2 %tmp_262, i2 0, i2 %tmp_263, i2 0, i2 %tmp_264, i2 0, i2 %tmp_265

]]></Node>
<StgValue><ssdm name="and_ln8_8"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="26" op_0_bw="26" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2">
<![CDATA[
WORD_LOOP.split:76 %and_ln8_8_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_259, i2 0, i2 %tmp_260, i2 0, i2 %tmp_261, i2 0, i2 %tmp_262, i2 0, i2 %tmp_263, i2 0, i2 %tmp_264, i2 0, i2 %tmp_265

]]></Node>
<StgValue><ssdm name="and_ln8_8_cast1"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="28" op_0_bw="26">
<![CDATA[
WORD_LOOP.split:77 %zext_ln8_17 = zext i26 %and_ln8_8_cast1

]]></Node>
<StgValue><ssdm name="zext_ln8_17"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="31" op_0_bw="30">
<![CDATA[
WORD_LOOP.split:78 %zext_ln8_8 = zext i30 %and_ln8_8

]]></Node>
<StgValue><ssdm name="zext_ln8_8"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
WORD_LOOP.split:79 %add_ln8 = add i28 %zext_ln8_17, i28 %zext_ln8_16

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
WORD_LOOP.split:80 %s1 = add i31 %zext_ln8_8, i31 %zext_ln8

]]></Node>
<StgValue><ssdm name="s1"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="27" op_0_bw="27" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:81 %tmp_266 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1, i32 4, i32 30

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="28" op_0_bw="27">
<![CDATA[
WORD_LOOP.split:82 %zext_ln9 = zext i27 %tmp_266

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
WORD_LOOP.split:83 %add_ln9 = add i28 %zext_ln9, i28 %add_ln8

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:84 %tmp_267 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9, i32 16, i32 19

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:85 %tmp_268 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="28">
<![CDATA[
WORD_LOOP.split:86 %trunc_ln9 = trunc i28 %add_ln9

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:90 %tmp_269 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9, i32 24, i32 27

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="30" op_0_bw="30" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2">
<![CDATA[
WORD_LOOP.split:159 %and_ln8_9 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_270, i2 0, i2 %tmp_271, i2 0, i2 %tmp_272, i2 0, i2 %tmp_273, i2 0, i2 %tmp_274, i2 0, i2 %tmp_275, i2 0, i2 %tmp_276, i2 0, i2 %trunc_ln8_4

]]></Node>
<StgValue><ssdm name="and_ln8_9"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="26" op_0_bw="26" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2">
<![CDATA[
WORD_LOOP.split:160 %and_ln8_9_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_271, i2 0, i2 %tmp_272, i2 0, i2 %tmp_273, i2 0, i2 %tmp_274, i2 0, i2 %tmp_275, i2 0, i2 %tmp_276, i2 0, i2 %trunc_ln8_4

]]></Node>
<StgValue><ssdm name="and_ln8_9_cast1"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="28" op_0_bw="26">
<![CDATA[
WORD_LOOP.split:161 %zext_ln8_18 = zext i26 %and_ln8_9_cast1

]]></Node>
<StgValue><ssdm name="zext_ln8_18"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="31" op_0_bw="30">
<![CDATA[
WORD_LOOP.split:162 %zext_ln8_9 = zext i30 %and_ln8_9

]]></Node>
<StgValue><ssdm name="zext_ln8_9"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="30" op_0_bw="30" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2">
<![CDATA[
WORD_LOOP.split:171 %and_ln8_s = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_277, i2 0, i2 %tmp_278, i2 0, i2 %tmp_279, i2 0, i2 %tmp_280, i2 0, i2 %tmp_281, i2 0, i2 %tmp_282, i2 0, i2 %tmp_283, i2 0, i2 %tmp_284

]]></Node>
<StgValue><ssdm name="and_ln8_s"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="26" op_0_bw="26" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2">
<![CDATA[
WORD_LOOP.split:172 %and_ln8_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_278, i2 0, i2 %tmp_279, i2 0, i2 %tmp_280, i2 0, i2 %tmp_281, i2 0, i2 %tmp_282, i2 0, i2 %tmp_283, i2 0, i2 %tmp_284

]]></Node>
<StgValue><ssdm name="and_ln8_cast1"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="28" op_0_bw="26">
<![CDATA[
WORD_LOOP.split:173 %zext_ln8_19 = zext i26 %and_ln8_cast1

]]></Node>
<StgValue><ssdm name="zext_ln8_19"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="31" op_0_bw="30">
<![CDATA[
WORD_LOOP.split:174 %zext_ln8_10 = zext i30 %and_ln8_s

]]></Node>
<StgValue><ssdm name="zext_ln8_10"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
WORD_LOOP.split:175 %add_ln8_9 = add i28 %zext_ln8_19, i28 %zext_ln8_18

]]></Node>
<StgValue><ssdm name="add_ln8_9"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
WORD_LOOP.split:176 %s1_4 = add i31 %zext_ln8_10, i31 %zext_ln8_9

]]></Node>
<StgValue><ssdm name="s1_4"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="27" op_0_bw="27" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:177 %tmp_285 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_4, i32 4, i32 30

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="28" op_0_bw="27">
<![CDATA[
WORD_LOOP.split:178 %zext_ln9_9 = zext i27 %tmp_285

]]></Node>
<StgValue><ssdm name="zext_ln9_9"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
WORD_LOOP.split:179 %add_ln9_4 = add i28 %zext_ln9_9, i28 %add_ln8_9

]]></Node>
<StgValue><ssdm name="add_ln9_4"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:180 %tmp_286 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_4, i32 16, i32 19

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:181 %tmp_287 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_4, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="4" op_0_bw="28">
<![CDATA[
WORD_LOOP.split:182 %trunc_ln9_4 = trunc i28 %add_ln9_4

]]></Node>
<StgValue><ssdm name="trunc_ln9_4"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:186 %tmp_288 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_4, i32 24, i32 27

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="20" op_0_bw="20" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4">
<![CDATA[
WORD_LOOP.split:87 %and_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_267, i4 0, i4 %tmp_268, i4 0, i4 %trunc_ln9

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="4">
<![CDATA[
WORD_LOOP.split:88 %zext_ln9_8 = zext i4 %trunc_ln9

]]></Node>
<StgValue><ssdm name="zext_ln9_8"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="21" op_0_bw="20">
<![CDATA[
WORD_LOOP.split:89 %zext_ln10 = zext i20 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="20" op_0_bw="20" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4">
<![CDATA[
WORD_LOOP.split:91 %and_ln2 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_269, i4 0, i4 %tmp_267, i4 0, i4 %tmp_268

]]></Node>
<StgValue><ssdm name="and_ln2"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="4">
<![CDATA[
WORD_LOOP.split:92 %zext_ln10_12 = zext i4 %tmp_268

]]></Node>
<StgValue><ssdm name="zext_ln10_12"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="21" op_0_bw="20">
<![CDATA[
WORD_LOOP.split:93 %zext_ln10_13 = zext i20 %and_ln2

]]></Node>
<StgValue><ssdm name="zext_ln10_13"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
WORD_LOOP.split:94 %add_ln10 = add i6 %zext_ln10_12, i6 %zext_ln9_8

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
WORD_LOOP.split:95 %s3 = add i21 %zext_ln10_13, i21 %zext_ln10

]]></Node>
<StgValue><ssdm name="s3"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="5" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:96 %tmp_159 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3, i32 16, i32 20

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="5">
<![CDATA[
WORD_LOOP.split:97 %zext_ln11 = zext i5 %tmp_159

]]></Node>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
WORD_LOOP.split:98 %s4 = add i6 %zext_ln11, i6 %add_ln10

]]></Node>
<StgValue><ssdm name="s4"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="20" op_0_bw="20" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4">
<![CDATA[
WORD_LOOP.split:183 %and_ln9_s = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_286, i4 0, i4 %tmp_287, i4 0, i4 %trunc_ln9_4

]]></Node>
<StgValue><ssdm name="and_ln9_s"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="4">
<![CDATA[
WORD_LOOP.split:184 %zext_ln9_10 = zext i4 %trunc_ln9_4

]]></Node>
<StgValue><ssdm name="zext_ln9_10"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="21" op_0_bw="20">
<![CDATA[
WORD_LOOP.split:185 %zext_ln10_14 = zext i20 %and_ln9_s

]]></Node>
<StgValue><ssdm name="zext_ln10_14"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="20" op_0_bw="20" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4">
<![CDATA[
WORD_LOOP.split:187 %and_ln10_s = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_288, i4 0, i4 %tmp_286, i4 0, i4 %tmp_287

]]></Node>
<StgValue><ssdm name="and_ln10_s"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="6" op_0_bw="4">
<![CDATA[
WORD_LOOP.split:188 %zext_ln10_15 = zext i4 %tmp_287

]]></Node>
<StgValue><ssdm name="zext_ln10_15"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="21" op_0_bw="20">
<![CDATA[
WORD_LOOP.split:189 %zext_ln10_16 = zext i20 %and_ln10_s

]]></Node>
<StgValue><ssdm name="zext_ln10_16"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
WORD_LOOP.split:190 %add_ln10_9 = add i6 %zext_ln10_15, i6 %zext_ln9_10

]]></Node>
<StgValue><ssdm name="add_ln10_9"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
WORD_LOOP.split:191 %s3_4 = add i21 %zext_ln10_16, i21 %zext_ln10_14

]]></Node>
<StgValue><ssdm name="s3_4"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="5" op_0_bw="5" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
WORD_LOOP.split:192 %tmp_191 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_4, i32 16, i32 20

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="6" op_0_bw="5">
<![CDATA[
WORD_LOOP.split:193 %zext_ln11_4 = zext i5 %tmp_191

]]></Node>
<StgValue><ssdm name="zext_ln11_4"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
WORD_LOOP.split:194 %s4_4 = add i6 %zext_ln11_4, i6 %add_ln10_9

]]></Node>
<StgValue><ssdm name="s4_4"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0">
<![CDATA[
for.end27:0 %ret_ln65 = ret

]]></Node>
<StgValue><ssdm name="ret_ln65"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
WORD_LOOP.split:0 %specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln37"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
WORD_LOOP.split:1 %speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln36"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
WORD_LOOP.split:2 %specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln36"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="6">
<![CDATA[
WORD_LOOP.split:195 %zext_ln63 = zext i6 %s4

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="7" op_0_bw="6">
<![CDATA[
WORD_LOOP.split:196 %zext_ln63_5 = zext i6 %s4_4

]]></Node>
<StgValue><ssdm name="zext_ln63_5"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
WORD_LOOP.split:197 %add_ln63 = add i7 %zext_ln63_5, i7 %zext_ln63

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
WORD_LOOP.split:198 %shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %add_ln63, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
WORD_LOOP.split:199 %add_ln63_4 = add i8 %shl_ln, i8 192

]]></Node>
<StgValue><ssdm name="add_ln63_4"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_2" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx242.case.8:0 %write_ln63 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %output_8, i8 %add_ln63_4

]]></Node>
<StgValue><ssdm name="write_ln63"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_2" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
arrayidx242.case.8:1 %br_ln63 = br void %arrayidx242.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx242.case.7:0 %write_ln63 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %output_7, i8 %add_ln63_4

]]></Node>
<StgValue><ssdm name="write_ln63"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
arrayidx242.case.7:1 %br_ln63 = br void %arrayidx242.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx242.case.6:0 %write_ln63 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %output_6, i8 %add_ln63_4

]]></Node>
<StgValue><ssdm name="write_ln63"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
arrayidx242.case.6:1 %br_ln63 = br void %arrayidx242.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx242.case.5:0 %write_ln63 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %output_5, i8 %add_ln63_4

]]></Node>
<StgValue><ssdm name="write_ln63"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
arrayidx242.case.5:1 %br_ln63 = br void %arrayidx242.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx242.case.4:0 %write_ln63 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %output_4, i8 %add_ln63_4

]]></Node>
<StgValue><ssdm name="write_ln63"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
arrayidx242.case.4:1 %br_ln63 = br void %arrayidx242.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx242.case.3:0 %write_ln63 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %output_3, i8 %add_ln63_4

]]></Node>
<StgValue><ssdm name="write_ln63"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
arrayidx242.case.3:1 %br_ln63 = br void %arrayidx242.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx242.case.2:0 %write_ln63 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %output_2, i8 %add_ln63_4

]]></Node>
<StgValue><ssdm name="write_ln63"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
arrayidx242.case.2:1 %br_ln63 = br void %arrayidx242.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx242.case.1:0 %write_ln63 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %output_1, i8 %add_ln63_4

]]></Node>
<StgValue><ssdm name="write_ln63"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
arrayidx242.case.1:1 %br_ln63 = br void %arrayidx242.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx242.case.0:0 %write_ln63 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %output_0, i8 %add_ln63_4

]]></Node>
<StgValue><ssdm name="write_ln63"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
arrayidx242.case.0:1 %br_ln63 = br void %arrayidx242.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_2" val="!0"/>
<literal name="n_2" val="!1"/>
<literal name="n_2" val="!2"/>
<literal name="n_2" val="!3"/>
<literal name="n_2" val="!4"/>
<literal name="n_2" val="!5"/>
<literal name="n_2" val="!6"/>
<literal name="n_2" val="!7"/>
<literal name="n_2" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx242.case.9:0 %write_ln63 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %output_9, i8 %add_ln63_4

]]></Node>
<StgValue><ssdm name="write_ln63"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_2" val="!0"/>
<literal name="n_2" val="!1"/>
<literal name="n_2" val="!2"/>
<literal name="n_2" val="!3"/>
<literal name="n_2" val="!4"/>
<literal name="n_2" val="!5"/>
<literal name="n_2" val="!6"/>
<literal name="n_2" val="!7"/>
<literal name="n_2" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
arrayidx242.case.9:1 %br_ln63 = br void %arrayidx242.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
