ring	,	V_54
vega10_ih_set_interrupt_funcs	,	F_24
rptr	,	V_14
mmIH_DOORBELL_RPTR	,	V_40
upper_32_bits	,	F_11
vega10_ih_early_init	,	F_23
amdgpu_ih_ring_fini	,	F_30
vega10_ih_disable_interrupts	,	F_6
vm_id	,	V_66
vega10_ih_irq_disable	,	F_14
ih_rb_cntl	,	V_3
dev	,	V_58
tmp	,	V_18
state	,	V_79
ih	,	V_10
mmIH_RB_BASE_HI	,	V_23
wptr	,	V_53
src_data	,	V_72
IH_RB_WPTR	,	V_55
mmIH_STORM_CLIENT_LIST_CNTL	,	V_46
handle	,	V_74
RPTR_REARM	,	V_35
amdgpu_irq_init	,	F_27
mmIH_RB_CNTL	,	V_5
vega10_ih_hw_fini	,	F_32
MC_SPACE	,	V_24
vega10_ih_sw_init	,	F_25
adev	,	V_2
AMDGPU_DOORBELL64_IH	,	V_76
rptr_offs	,	V_73
mmIH_RB_WPTR_ADDR_LO	,	V_38
rb_dma_addr	,	V_22
ring_index	,	V_61
WDOORBELL32	,	F_22
IH_STORM_CLIENT_LIST_CNTL	,	V_47
ring_size	,	V_26
enabled	,	V_11
ih_doorbell_rtpr	,	V_17
vega10_ih_enable_interrupts	,	F_1
RREG32	,	F_2
ptr_mask	,	V_57
amdgpu_iv_entry	,	V_59
use_bus_addr	,	V_20
vega10_ih_wait_for_idle	,	F_36
OFFSET	,	V_43
amd_clockgating_state	,	V_78
order_base_2	,	F_9
REG_GET_FIELD	,	F_18
timestamp	,	V_68
vega10_ih_sw_fini	,	F_28
vega10_ih_is_idle	,	F_35
doorbell_index	,	V_44
amd_powergating_state	,	V_80
pasid_src	,	V_71
irq	,	V_9
uint32_t	,	T_3
rb_bufsz	,	V_16
vega10_ih_set_rptr	,	F_21
vega10_ih_resume	,	F_34
RB_SIZE	,	V_29
r	,	V_75
pas_id	,	V_70
ENABLE_INTR	,	V_8
ring_id	,	V_65
mmIH_RB_BASE	,	V_21
amdgpu_irq_fini	,	F_29
MC_SNOOP	,	V_31
mdelay	,	F_15
vega10_ih_get_wptr	,	F_16
"IH ring buffer overflow (0x%08X, 0x%08X, 0x%08X)\n"	,	L_1
msi_enabled	,	V_34
wptr_off	,	V_19
client_id	,	V_63
vega10_ih_soft_reset	,	F_37
lower_32_bits	,	F_10
vega10_ih_decode_iv	,	F_20
WPTR_OVERFLOW_ENABLE	,	V_28
wptr_offs	,	V_36
pdev	,	V_52
dw	,	V_62
u32	,	T_1
vega10_ih_suspend	,	F_33
pci_set_master	,	F_13
use_doorbell	,	V_41
nbio_v6_1_ih_doorbell_range	,	F_12
REG_SET_FIELD	,	F_4
ret	,	V_15
amdgpu_ih_ring_init	,	F_26
vega10_ih_irq_init	,	F_7
vega10_ih_funcs	,	V_82
ENABLE	,	V_45
WPTR_WRITEBACK_ENABLE	,	V_30
entry	,	V_60
ETIMEDOUT	,	V_77
mmIH_RB_WPTR	,	V_13
WREG32	,	F_5
gpu_addr	,	V_25
IH_RB_CNTL	,	V_6
wb	,	V_37
mmIH_RB_WPTR_ADDR_HI	,	V_39
WPTR_OVERFLOW_CLEAR	,	V_27
vega10_ih_set_clockgating_state	,	F_38
timestamp_src	,	V_69
le32_to_cpu	,	F_17
OSSSYS	,	V_4
MC_RO	,	V_32
ih_funcs	,	V_81
SOC15_REG_OFFSET	,	F_3
amdgpu_device	,	V_1
RB_ENABLE	,	V_7
src_id	,	V_64
mmIH_INT_FLOOD_CNTL	,	V_49
CLIENT18_IS_STORM_CLIENT	,	V_48
mmIH_RB_RPTR	,	V_12
dev_warn	,	F_19
vega10_ih_set_powergating_state	,	F_39
MC_VMID	,	V_33
u64	,	T_2
nbio_v6_1_ih_control	,	F_8
vega10_ih_hw_init	,	F_31
FLOOD_CNTL_ENABLE	,	V_51
RB_OVERFLOW	,	V_56
IH_INT_FLOOD_CNTL	,	V_50
vm_id_src	,	V_67
IH_DOORBELL_RPTR	,	V_42
