[ActiveSupport MAP]
Device = LFXP2-8E;
Package = TQFP144;
Performance = 5;
LUTS_avail = 8352;
LUTS_used = 2160;
FF_avail = 6364;
FF_used = 1854;
INPUT_LVCMOS33 = 9;
OUTPUT_LVCMOS33 = 28;
IO_avail = 100;
IO_used = 37;
PLL_avail = 2;
PLL_used = 1;
EBR_avail = 12;
EBR_used = 9;
;
; start of DSP statistics
MULT36X36B = 0;
MULT18X18B = 3;
MULT18X18MACB = 0;
MULT18X18ADDSUBB = 0;
MULT18X18ADDSUBSUMB = 0;
MULT9X9B = 0;
MULT9X9ADDSUBB = 0;
MULT9X9ADDSUBSUMB = 0;
DSP_avail = 32;
DSP_used = 6;
; end of DSP statistics
;
; Begin EBR Section
Instance_Name = top_reveal_coretop_instance/core0/tm_u/pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024/pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0;
Type = DP16KB;
Width_B = 11;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024/pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6;
Type = DP16KB;
Width_B = 18;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024/pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5;
Type = DP16KB;
Width_B = 18;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024/pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4;
Type = DP16KB;
Width_B = 18;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024/pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3;
Type = DP16KB;
Width_B = 18;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024/pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2;
Type = DP16KB;
Width_B = 18;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B;
Instance_Name = top_reveal_coretop_instance/core0/tm_u/pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024/pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1;
Type = DP16KB;
Width_B = 18;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B;
Instance_Name = uart_inst/u1/pdp_ram_0_0_1;
Type = PDPW16KB;
Width = 36;
Depth_R = 512;
Depth_W = 512;
REGMODE = NOREG;
RESETMODE = ASYNC;
GSR = DISABLED;
MEM_INIT_FILE = ;
MEM_LPC_FILE = uart_fifo.lpc;
Instance_Name = uart_inst/u1/pdp_ram_0_1_0;
Type = PDPW16KB;
Width = 28;
Depth_R = 512;
Depth_W = 512;
REGMODE = NOREG;
RESETMODE = ASYNC;
GSR = DISABLED;
MEM_INIT_FILE = ;
MEM_LPC_FILE = uart_fifo.lpc;
; End EBR Section
; Begin PLL Section
Instance_Name = pll_inst/PLLInst_0;
Type = EPLLD;
Output_Clock(P)_Actual_Frequency = 50.0000;
CLKOP_BYPASS = DISABLED;
CLKOS_BYPASS = ENABLED;
CLKOK_BYPASS = DISABLED;
CLKI_Divider = 2;
CLKFB_Divider = 5;
CLKOP_Divider = 16;
CLKOK_Divider = 10;
CLKOS_Phase_Shift_(degree) = 0.0;
CLKOS_Duty_Cycle_(*1/16) = 8;
Phase_Duty_Control = STATIC;
; End PLL Section
