
ClockGenerator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005970  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000794  08005a80  08005a80  00015a80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006214  08006214  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08006214  08006214  00016214  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800621c  0800621c  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800621c  0800621c  0001621c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006220  08006220  00016220  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08006224  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003c4  20000078  0800629c  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000043c  0800629c  0002043c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008e4b  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a05  00000000  00000000  00028eec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000870  00000000  00000000  0002a8f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007b8  00000000  00000000  0002b168  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000175c5  00000000  00000000  0002b920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bff0  00000000  00000000  00042ee5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000826e1  00000000  00000000  0004eed5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d15b6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002718  00000000  00000000  000d1608  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	08005a68 	.word	0x08005a68

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	08005a68 	.word	0x08005a68

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_frsub>:
 8000160:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__addsf3>
 8000166:	bf00      	nop

08000168 <__aeabi_fsub>:
 8000168:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800016c <__addsf3>:
 800016c:	0042      	lsls	r2, r0, #1
 800016e:	bf1f      	itttt	ne
 8000170:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000174:	ea92 0f03 	teqne	r2, r3
 8000178:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800017c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000180:	d06a      	beq.n	8000258 <__addsf3+0xec>
 8000182:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000186:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800018a:	bfc1      	itttt	gt
 800018c:	18d2      	addgt	r2, r2, r3
 800018e:	4041      	eorgt	r1, r0
 8000190:	4048      	eorgt	r0, r1
 8000192:	4041      	eorgt	r1, r0
 8000194:	bfb8      	it	lt
 8000196:	425b      	neglt	r3, r3
 8000198:	2b19      	cmp	r3, #25
 800019a:	bf88      	it	hi
 800019c:	4770      	bxhi	lr
 800019e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80001a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001a6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80001aa:	bf18      	it	ne
 80001ac:	4240      	negne	r0, r0
 80001ae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001b6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001ba:	bf18      	it	ne
 80001bc:	4249      	negne	r1, r1
 80001be:	ea92 0f03 	teq	r2, r3
 80001c2:	d03f      	beq.n	8000244 <__addsf3+0xd8>
 80001c4:	f1a2 0201 	sub.w	r2, r2, #1
 80001c8:	fa41 fc03 	asr.w	ip, r1, r3
 80001cc:	eb10 000c 	adds.w	r0, r0, ip
 80001d0:	f1c3 0320 	rsb	r3, r3, #32
 80001d4:	fa01 f103 	lsl.w	r1, r1, r3
 80001d8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001dc:	d502      	bpl.n	80001e4 <__addsf3+0x78>
 80001de:	4249      	negs	r1, r1
 80001e0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001e4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001e8:	d313      	bcc.n	8000212 <__addsf3+0xa6>
 80001ea:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001ee:	d306      	bcc.n	80001fe <__addsf3+0x92>
 80001f0:	0840      	lsrs	r0, r0, #1
 80001f2:	ea4f 0131 	mov.w	r1, r1, rrx
 80001f6:	f102 0201 	add.w	r2, r2, #1
 80001fa:	2afe      	cmp	r2, #254	; 0xfe
 80001fc:	d251      	bcs.n	80002a2 <__addsf3+0x136>
 80001fe:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000202:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000206:	bf08      	it	eq
 8000208:	f020 0001 	biceq.w	r0, r0, #1
 800020c:	ea40 0003 	orr.w	r0, r0, r3
 8000210:	4770      	bx	lr
 8000212:	0049      	lsls	r1, r1, #1
 8000214:	eb40 0000 	adc.w	r0, r0, r0
 8000218:	3a01      	subs	r2, #1
 800021a:	bf28      	it	cs
 800021c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000220:	d2ed      	bcs.n	80001fe <__addsf3+0x92>
 8000222:	fab0 fc80 	clz	ip, r0
 8000226:	f1ac 0c08 	sub.w	ip, ip, #8
 800022a:	ebb2 020c 	subs.w	r2, r2, ip
 800022e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000232:	bfaa      	itet	ge
 8000234:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000238:	4252      	neglt	r2, r2
 800023a:	4318      	orrge	r0, r3
 800023c:	bfbc      	itt	lt
 800023e:	40d0      	lsrlt	r0, r2
 8000240:	4318      	orrlt	r0, r3
 8000242:	4770      	bx	lr
 8000244:	f092 0f00 	teq	r2, #0
 8000248:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 800024c:	bf06      	itte	eq
 800024e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000252:	3201      	addeq	r2, #1
 8000254:	3b01      	subne	r3, #1
 8000256:	e7b5      	b.n	80001c4 <__addsf3+0x58>
 8000258:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800025c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000260:	bf18      	it	ne
 8000262:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000266:	d021      	beq.n	80002ac <__addsf3+0x140>
 8000268:	ea92 0f03 	teq	r2, r3
 800026c:	d004      	beq.n	8000278 <__addsf3+0x10c>
 800026e:	f092 0f00 	teq	r2, #0
 8000272:	bf08      	it	eq
 8000274:	4608      	moveq	r0, r1
 8000276:	4770      	bx	lr
 8000278:	ea90 0f01 	teq	r0, r1
 800027c:	bf1c      	itt	ne
 800027e:	2000      	movne	r0, #0
 8000280:	4770      	bxne	lr
 8000282:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000286:	d104      	bne.n	8000292 <__addsf3+0x126>
 8000288:	0040      	lsls	r0, r0, #1
 800028a:	bf28      	it	cs
 800028c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000290:	4770      	bx	lr
 8000292:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000296:	bf3c      	itt	cc
 8000298:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 800029c:	4770      	bxcc	lr
 800029e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80002a2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80002a6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002aa:	4770      	bx	lr
 80002ac:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002b0:	bf16      	itet	ne
 80002b2:	4608      	movne	r0, r1
 80002b4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002b8:	4601      	movne	r1, r0
 80002ba:	0242      	lsls	r2, r0, #9
 80002bc:	bf06      	itte	eq
 80002be:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002c2:	ea90 0f01 	teqeq	r0, r1
 80002c6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002ca:	4770      	bx	lr

080002cc <__aeabi_ui2f>:
 80002cc:	f04f 0300 	mov.w	r3, #0
 80002d0:	e004      	b.n	80002dc <__aeabi_i2f+0x8>
 80002d2:	bf00      	nop

080002d4 <__aeabi_i2f>:
 80002d4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002d8:	bf48      	it	mi
 80002da:	4240      	negmi	r0, r0
 80002dc:	ea5f 0c00 	movs.w	ip, r0
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002e8:	4601      	mov	r1, r0
 80002ea:	f04f 0000 	mov.w	r0, #0
 80002ee:	e01c      	b.n	800032a <__aeabi_l2f+0x2a>

080002f0 <__aeabi_ul2f>:
 80002f0:	ea50 0201 	orrs.w	r2, r0, r1
 80002f4:	bf08      	it	eq
 80002f6:	4770      	bxeq	lr
 80002f8:	f04f 0300 	mov.w	r3, #0
 80002fc:	e00a      	b.n	8000314 <__aeabi_l2f+0x14>
 80002fe:	bf00      	nop

08000300 <__aeabi_l2f>:
 8000300:	ea50 0201 	orrs.w	r2, r0, r1
 8000304:	bf08      	it	eq
 8000306:	4770      	bxeq	lr
 8000308:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 800030c:	d502      	bpl.n	8000314 <__aeabi_l2f+0x14>
 800030e:	4240      	negs	r0, r0
 8000310:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000314:	ea5f 0c01 	movs.w	ip, r1
 8000318:	bf02      	ittt	eq
 800031a:	4684      	moveq	ip, r0
 800031c:	4601      	moveq	r1, r0
 800031e:	2000      	moveq	r0, #0
 8000320:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000324:	bf08      	it	eq
 8000326:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800032a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800032e:	fabc f28c 	clz	r2, ip
 8000332:	3a08      	subs	r2, #8
 8000334:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000338:	db10      	blt.n	800035c <__aeabi_l2f+0x5c>
 800033a:	fa01 fc02 	lsl.w	ip, r1, r2
 800033e:	4463      	add	r3, ip
 8000340:	fa00 fc02 	lsl.w	ip, r0, r2
 8000344:	f1c2 0220 	rsb	r2, r2, #32
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	fa20 f202 	lsr.w	r2, r0, r2
 8000350:	eb43 0002 	adc.w	r0, r3, r2
 8000354:	bf08      	it	eq
 8000356:	f020 0001 	biceq.w	r0, r0, #1
 800035a:	4770      	bx	lr
 800035c:	f102 0220 	add.w	r2, r2, #32
 8000360:	fa01 fc02 	lsl.w	ip, r1, r2
 8000364:	f1c2 0220 	rsb	r2, r2, #32
 8000368:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800036c:	fa21 f202 	lsr.w	r2, r1, r2
 8000370:	eb43 0002 	adc.w	r0, r3, r2
 8000374:	bf08      	it	eq
 8000376:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800037a:	4770      	bx	lr

0800037c <__aeabi_fmul>:
 800037c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000380:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000384:	bf1e      	ittt	ne
 8000386:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800038a:	ea92 0f0c 	teqne	r2, ip
 800038e:	ea93 0f0c 	teqne	r3, ip
 8000392:	d06f      	beq.n	8000474 <__aeabi_fmul+0xf8>
 8000394:	441a      	add	r2, r3
 8000396:	ea80 0c01 	eor.w	ip, r0, r1
 800039a:	0240      	lsls	r0, r0, #9
 800039c:	bf18      	it	ne
 800039e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80003a2:	d01e      	beq.n	80003e2 <__aeabi_fmul+0x66>
 80003a4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80003a8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003ac:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003b0:	fba0 3101 	umull	r3, r1, r0, r1
 80003b4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003b8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003bc:	bf3e      	ittt	cc
 80003be:	0049      	lslcc	r1, r1, #1
 80003c0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003c4:	005b      	lslcc	r3, r3, #1
 80003c6:	ea40 0001 	orr.w	r0, r0, r1
 80003ca:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003ce:	2afd      	cmp	r2, #253	; 0xfd
 80003d0:	d81d      	bhi.n	800040e <__aeabi_fmul+0x92>
 80003d2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003d6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003da:	bf08      	it	eq
 80003dc:	f020 0001 	biceq.w	r0, r0, #1
 80003e0:	4770      	bx	lr
 80003e2:	f090 0f00 	teq	r0, #0
 80003e6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003ea:	bf08      	it	eq
 80003ec:	0249      	lsleq	r1, r1, #9
 80003ee:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003f2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003f6:	3a7f      	subs	r2, #127	; 0x7f
 80003f8:	bfc2      	ittt	gt
 80003fa:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003fe:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000402:	4770      	bxgt	lr
 8000404:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000408:	f04f 0300 	mov.w	r3, #0
 800040c:	3a01      	subs	r2, #1
 800040e:	dc5d      	bgt.n	80004cc <__aeabi_fmul+0x150>
 8000410:	f112 0f19 	cmn.w	r2, #25
 8000414:	bfdc      	itt	le
 8000416:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800041a:	4770      	bxle	lr
 800041c:	f1c2 0200 	rsb	r2, r2, #0
 8000420:	0041      	lsls	r1, r0, #1
 8000422:	fa21 f102 	lsr.w	r1, r1, r2
 8000426:	f1c2 0220 	rsb	r2, r2, #32
 800042a:	fa00 fc02 	lsl.w	ip, r0, r2
 800042e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000432:	f140 0000 	adc.w	r0, r0, #0
 8000436:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800043a:	bf08      	it	eq
 800043c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000440:	4770      	bx	lr
 8000442:	f092 0f00 	teq	r2, #0
 8000446:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800044a:	bf02      	ittt	eq
 800044c:	0040      	lsleq	r0, r0, #1
 800044e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000452:	3a01      	subeq	r2, #1
 8000454:	d0f9      	beq.n	800044a <__aeabi_fmul+0xce>
 8000456:	ea40 000c 	orr.w	r0, r0, ip
 800045a:	f093 0f00 	teq	r3, #0
 800045e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000462:	bf02      	ittt	eq
 8000464:	0049      	lsleq	r1, r1, #1
 8000466:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800046a:	3b01      	subeq	r3, #1
 800046c:	d0f9      	beq.n	8000462 <__aeabi_fmul+0xe6>
 800046e:	ea41 010c 	orr.w	r1, r1, ip
 8000472:	e78f      	b.n	8000394 <__aeabi_fmul+0x18>
 8000474:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000478:	ea92 0f0c 	teq	r2, ip
 800047c:	bf18      	it	ne
 800047e:	ea93 0f0c 	teqne	r3, ip
 8000482:	d00a      	beq.n	800049a <__aeabi_fmul+0x11e>
 8000484:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000488:	bf18      	it	ne
 800048a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800048e:	d1d8      	bne.n	8000442 <__aeabi_fmul+0xc6>
 8000490:	ea80 0001 	eor.w	r0, r0, r1
 8000494:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000498:	4770      	bx	lr
 800049a:	f090 0f00 	teq	r0, #0
 800049e:	bf17      	itett	ne
 80004a0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80004a4:	4608      	moveq	r0, r1
 80004a6:	f091 0f00 	teqne	r1, #0
 80004aa:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80004ae:	d014      	beq.n	80004da <__aeabi_fmul+0x15e>
 80004b0:	ea92 0f0c 	teq	r2, ip
 80004b4:	d101      	bne.n	80004ba <__aeabi_fmul+0x13e>
 80004b6:	0242      	lsls	r2, r0, #9
 80004b8:	d10f      	bne.n	80004da <__aeabi_fmul+0x15e>
 80004ba:	ea93 0f0c 	teq	r3, ip
 80004be:	d103      	bne.n	80004c8 <__aeabi_fmul+0x14c>
 80004c0:	024b      	lsls	r3, r1, #9
 80004c2:	bf18      	it	ne
 80004c4:	4608      	movne	r0, r1
 80004c6:	d108      	bne.n	80004da <__aeabi_fmul+0x15e>
 80004c8:	ea80 0001 	eor.w	r0, r0, r1
 80004cc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004d0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004d4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004d8:	4770      	bx	lr
 80004da:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004de:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004e2:	4770      	bx	lr

080004e4 <__aeabi_fdiv>:
 80004e4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004e8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004ec:	bf1e      	ittt	ne
 80004ee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004f2:	ea92 0f0c 	teqne	r2, ip
 80004f6:	ea93 0f0c 	teqne	r3, ip
 80004fa:	d069      	beq.n	80005d0 <__aeabi_fdiv+0xec>
 80004fc:	eba2 0203 	sub.w	r2, r2, r3
 8000500:	ea80 0c01 	eor.w	ip, r0, r1
 8000504:	0249      	lsls	r1, r1, #9
 8000506:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800050a:	d037      	beq.n	800057c <__aeabi_fdiv+0x98>
 800050c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000510:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000514:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000518:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800051c:	428b      	cmp	r3, r1
 800051e:	bf38      	it	cc
 8000520:	005b      	lslcc	r3, r3, #1
 8000522:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000526:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800052a:	428b      	cmp	r3, r1
 800052c:	bf24      	itt	cs
 800052e:	1a5b      	subcs	r3, r3, r1
 8000530:	ea40 000c 	orrcs.w	r0, r0, ip
 8000534:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000538:	bf24      	itt	cs
 800053a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800053e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000542:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000546:	bf24      	itt	cs
 8000548:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800054c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000550:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000554:	bf24      	itt	cs
 8000556:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800055a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800055e:	011b      	lsls	r3, r3, #4
 8000560:	bf18      	it	ne
 8000562:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000566:	d1e0      	bne.n	800052a <__aeabi_fdiv+0x46>
 8000568:	2afd      	cmp	r2, #253	; 0xfd
 800056a:	f63f af50 	bhi.w	800040e <__aeabi_fmul+0x92>
 800056e:	428b      	cmp	r3, r1
 8000570:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000574:	bf08      	it	eq
 8000576:	f020 0001 	biceq.w	r0, r0, #1
 800057a:	4770      	bx	lr
 800057c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000580:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000584:	327f      	adds	r2, #127	; 0x7f
 8000586:	bfc2      	ittt	gt
 8000588:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800058c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000590:	4770      	bxgt	lr
 8000592:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000596:	f04f 0300 	mov.w	r3, #0
 800059a:	3a01      	subs	r2, #1
 800059c:	e737      	b.n	800040e <__aeabi_fmul+0x92>
 800059e:	f092 0f00 	teq	r2, #0
 80005a2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80005a6:	bf02      	ittt	eq
 80005a8:	0040      	lsleq	r0, r0, #1
 80005aa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80005ae:	3a01      	subeq	r2, #1
 80005b0:	d0f9      	beq.n	80005a6 <__aeabi_fdiv+0xc2>
 80005b2:	ea40 000c 	orr.w	r0, r0, ip
 80005b6:	f093 0f00 	teq	r3, #0
 80005ba:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005be:	bf02      	ittt	eq
 80005c0:	0049      	lsleq	r1, r1, #1
 80005c2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005c6:	3b01      	subeq	r3, #1
 80005c8:	d0f9      	beq.n	80005be <__aeabi_fdiv+0xda>
 80005ca:	ea41 010c 	orr.w	r1, r1, ip
 80005ce:	e795      	b.n	80004fc <__aeabi_fdiv+0x18>
 80005d0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005d4:	ea92 0f0c 	teq	r2, ip
 80005d8:	d108      	bne.n	80005ec <__aeabi_fdiv+0x108>
 80005da:	0242      	lsls	r2, r0, #9
 80005dc:	f47f af7d 	bne.w	80004da <__aeabi_fmul+0x15e>
 80005e0:	ea93 0f0c 	teq	r3, ip
 80005e4:	f47f af70 	bne.w	80004c8 <__aeabi_fmul+0x14c>
 80005e8:	4608      	mov	r0, r1
 80005ea:	e776      	b.n	80004da <__aeabi_fmul+0x15e>
 80005ec:	ea93 0f0c 	teq	r3, ip
 80005f0:	d104      	bne.n	80005fc <__aeabi_fdiv+0x118>
 80005f2:	024b      	lsls	r3, r1, #9
 80005f4:	f43f af4c 	beq.w	8000490 <__aeabi_fmul+0x114>
 80005f8:	4608      	mov	r0, r1
 80005fa:	e76e      	b.n	80004da <__aeabi_fmul+0x15e>
 80005fc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000600:	bf18      	it	ne
 8000602:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000606:	d1ca      	bne.n	800059e <__aeabi_fdiv+0xba>
 8000608:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800060c:	f47f af5c 	bne.w	80004c8 <__aeabi_fmul+0x14c>
 8000610:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000614:	f47f af3c 	bne.w	8000490 <__aeabi_fmul+0x114>
 8000618:	e75f      	b.n	80004da <__aeabi_fmul+0x15e>
 800061a:	bf00      	nop

0800061c <__aeabi_f2uiz>:
 800061c:	0042      	lsls	r2, r0, #1
 800061e:	d20e      	bcs.n	800063e <__aeabi_f2uiz+0x22>
 8000620:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000624:	d30b      	bcc.n	800063e <__aeabi_f2uiz+0x22>
 8000626:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800062a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800062e:	d409      	bmi.n	8000644 <__aeabi_f2uiz+0x28>
 8000630:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000634:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000638:	fa23 f002 	lsr.w	r0, r3, r2
 800063c:	4770      	bx	lr
 800063e:	f04f 0000 	mov.w	r0, #0
 8000642:	4770      	bx	lr
 8000644:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000648:	d101      	bne.n	800064e <__aeabi_f2uiz+0x32>
 800064a:	0242      	lsls	r2, r0, #9
 800064c:	d102      	bne.n	8000654 <__aeabi_f2uiz+0x38>
 800064e:	f04f 30ff 	mov.w	r0, #4294967295
 8000652:	4770      	bx	lr
 8000654:	f04f 0000 	mov.w	r0, #0
 8000658:	4770      	bx	lr
 800065a:	bf00      	nop

0800065c <__aeabi_uldivmod>:
 800065c:	b953      	cbnz	r3, 8000674 <__aeabi_uldivmod+0x18>
 800065e:	b94a      	cbnz	r2, 8000674 <__aeabi_uldivmod+0x18>
 8000660:	2900      	cmp	r1, #0
 8000662:	bf08      	it	eq
 8000664:	2800      	cmpeq	r0, #0
 8000666:	bf1c      	itt	ne
 8000668:	f04f 31ff 	movne.w	r1, #4294967295
 800066c:	f04f 30ff 	movne.w	r0, #4294967295
 8000670:	f000 b976 	b.w	8000960 <__aeabi_idiv0>
 8000674:	f1ad 0c08 	sub.w	ip, sp, #8
 8000678:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800067c:	f000 f806 	bl	800068c <__udivmoddi4>
 8000680:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000684:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000688:	b004      	add	sp, #16
 800068a:	4770      	bx	lr

0800068c <__udivmoddi4>:
 800068c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000690:	9e08      	ldr	r6, [sp, #32]
 8000692:	460d      	mov	r5, r1
 8000694:	4604      	mov	r4, r0
 8000696:	4688      	mov	r8, r1
 8000698:	2b00      	cmp	r3, #0
 800069a:	d14d      	bne.n	8000738 <__udivmoddi4+0xac>
 800069c:	428a      	cmp	r2, r1
 800069e:	4694      	mov	ip, r2
 80006a0:	d968      	bls.n	8000774 <__udivmoddi4+0xe8>
 80006a2:	fab2 f282 	clz	r2, r2
 80006a6:	b152      	cbz	r2, 80006be <__udivmoddi4+0x32>
 80006a8:	fa01 f302 	lsl.w	r3, r1, r2
 80006ac:	f1c2 0120 	rsb	r1, r2, #32
 80006b0:	fa20 f101 	lsr.w	r1, r0, r1
 80006b4:	fa0c fc02 	lsl.w	ip, ip, r2
 80006b8:	ea41 0803 	orr.w	r8, r1, r3
 80006bc:	4094      	lsls	r4, r2
 80006be:	ea4f 411c 	mov.w	r1, ip, lsr #16
 80006c2:	fbb8 f7f1 	udiv	r7, r8, r1
 80006c6:	fa1f fe8c 	uxth.w	lr, ip
 80006ca:	fb01 8817 	mls	r8, r1, r7, r8
 80006ce:	fb07 f00e 	mul.w	r0, r7, lr
 80006d2:	0c23      	lsrs	r3, r4, #16
 80006d4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80006d8:	4298      	cmp	r0, r3
 80006da:	d90a      	bls.n	80006f2 <__udivmoddi4+0x66>
 80006dc:	eb1c 0303 	adds.w	r3, ip, r3
 80006e0:	f107 35ff 	add.w	r5, r7, #4294967295
 80006e4:	f080 811e 	bcs.w	8000924 <__udivmoddi4+0x298>
 80006e8:	4298      	cmp	r0, r3
 80006ea:	f240 811b 	bls.w	8000924 <__udivmoddi4+0x298>
 80006ee:	3f02      	subs	r7, #2
 80006f0:	4463      	add	r3, ip
 80006f2:	1a1b      	subs	r3, r3, r0
 80006f4:	fbb3 f0f1 	udiv	r0, r3, r1
 80006f8:	fb01 3310 	mls	r3, r1, r0, r3
 80006fc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000700:	b2a4      	uxth	r4, r4
 8000702:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000706:	45a6      	cmp	lr, r4
 8000708:	d90a      	bls.n	8000720 <__udivmoddi4+0x94>
 800070a:	eb1c 0404 	adds.w	r4, ip, r4
 800070e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000712:	f080 8109 	bcs.w	8000928 <__udivmoddi4+0x29c>
 8000716:	45a6      	cmp	lr, r4
 8000718:	f240 8106 	bls.w	8000928 <__udivmoddi4+0x29c>
 800071c:	4464      	add	r4, ip
 800071e:	3802      	subs	r0, #2
 8000720:	2100      	movs	r1, #0
 8000722:	eba4 040e 	sub.w	r4, r4, lr
 8000726:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800072a:	b11e      	cbz	r6, 8000734 <__udivmoddi4+0xa8>
 800072c:	2300      	movs	r3, #0
 800072e:	40d4      	lsrs	r4, r2
 8000730:	e9c6 4300 	strd	r4, r3, [r6]
 8000734:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000738:	428b      	cmp	r3, r1
 800073a:	d908      	bls.n	800074e <__udivmoddi4+0xc2>
 800073c:	2e00      	cmp	r6, #0
 800073e:	f000 80ee 	beq.w	800091e <__udivmoddi4+0x292>
 8000742:	2100      	movs	r1, #0
 8000744:	e9c6 0500 	strd	r0, r5, [r6]
 8000748:	4608      	mov	r0, r1
 800074a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800074e:	fab3 f183 	clz	r1, r3
 8000752:	2900      	cmp	r1, #0
 8000754:	d14a      	bne.n	80007ec <__udivmoddi4+0x160>
 8000756:	42ab      	cmp	r3, r5
 8000758:	d302      	bcc.n	8000760 <__udivmoddi4+0xd4>
 800075a:	4282      	cmp	r2, r0
 800075c:	f200 80fc 	bhi.w	8000958 <__udivmoddi4+0x2cc>
 8000760:	1a84      	subs	r4, r0, r2
 8000762:	eb65 0303 	sbc.w	r3, r5, r3
 8000766:	2001      	movs	r0, #1
 8000768:	4698      	mov	r8, r3
 800076a:	2e00      	cmp	r6, #0
 800076c:	d0e2      	beq.n	8000734 <__udivmoddi4+0xa8>
 800076e:	e9c6 4800 	strd	r4, r8, [r6]
 8000772:	e7df      	b.n	8000734 <__udivmoddi4+0xa8>
 8000774:	b902      	cbnz	r2, 8000778 <__udivmoddi4+0xec>
 8000776:	deff      	udf	#255	; 0xff
 8000778:	fab2 f282 	clz	r2, r2
 800077c:	2a00      	cmp	r2, #0
 800077e:	f040 8091 	bne.w	80008a4 <__udivmoddi4+0x218>
 8000782:	eba1 000c 	sub.w	r0, r1, ip
 8000786:	2101      	movs	r1, #1
 8000788:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800078c:	fa1f fe8c 	uxth.w	lr, ip
 8000790:	fbb0 f3f7 	udiv	r3, r0, r7
 8000794:	fb07 0013 	mls	r0, r7, r3, r0
 8000798:	0c25      	lsrs	r5, r4, #16
 800079a:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 800079e:	fb0e f003 	mul.w	r0, lr, r3
 80007a2:	42a8      	cmp	r0, r5
 80007a4:	d908      	bls.n	80007b8 <__udivmoddi4+0x12c>
 80007a6:	eb1c 0505 	adds.w	r5, ip, r5
 80007aa:	f103 38ff 	add.w	r8, r3, #4294967295
 80007ae:	d202      	bcs.n	80007b6 <__udivmoddi4+0x12a>
 80007b0:	42a8      	cmp	r0, r5
 80007b2:	f200 80ce 	bhi.w	8000952 <__udivmoddi4+0x2c6>
 80007b6:	4643      	mov	r3, r8
 80007b8:	1a2d      	subs	r5, r5, r0
 80007ba:	fbb5 f0f7 	udiv	r0, r5, r7
 80007be:	fb07 5510 	mls	r5, r7, r0, r5
 80007c2:	fb0e fe00 	mul.w	lr, lr, r0
 80007c6:	b2a4      	uxth	r4, r4
 80007c8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80007cc:	45a6      	cmp	lr, r4
 80007ce:	d908      	bls.n	80007e2 <__udivmoddi4+0x156>
 80007d0:	eb1c 0404 	adds.w	r4, ip, r4
 80007d4:	f100 35ff 	add.w	r5, r0, #4294967295
 80007d8:	d202      	bcs.n	80007e0 <__udivmoddi4+0x154>
 80007da:	45a6      	cmp	lr, r4
 80007dc:	f200 80b6 	bhi.w	800094c <__udivmoddi4+0x2c0>
 80007e0:	4628      	mov	r0, r5
 80007e2:	eba4 040e 	sub.w	r4, r4, lr
 80007e6:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80007ea:	e79e      	b.n	800072a <__udivmoddi4+0x9e>
 80007ec:	f1c1 0720 	rsb	r7, r1, #32
 80007f0:	408b      	lsls	r3, r1
 80007f2:	fa22 fc07 	lsr.w	ip, r2, r7
 80007f6:	ea4c 0c03 	orr.w	ip, ip, r3
 80007fa:	fa25 fa07 	lsr.w	sl, r5, r7
 80007fe:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000802:	fbba f8f9 	udiv	r8, sl, r9
 8000806:	fa20 f307 	lsr.w	r3, r0, r7
 800080a:	fb09 aa18 	mls	sl, r9, r8, sl
 800080e:	408d      	lsls	r5, r1
 8000810:	fa1f fe8c 	uxth.w	lr, ip
 8000814:	431d      	orrs	r5, r3
 8000816:	fa00 f301 	lsl.w	r3, r0, r1
 800081a:	fb08 f00e 	mul.w	r0, r8, lr
 800081e:	0c2c      	lsrs	r4, r5, #16
 8000820:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000824:	42a0      	cmp	r0, r4
 8000826:	fa02 f201 	lsl.w	r2, r2, r1
 800082a:	d90b      	bls.n	8000844 <__udivmoddi4+0x1b8>
 800082c:	eb1c 0404 	adds.w	r4, ip, r4
 8000830:	f108 3aff 	add.w	sl, r8, #4294967295
 8000834:	f080 8088 	bcs.w	8000948 <__udivmoddi4+0x2bc>
 8000838:	42a0      	cmp	r0, r4
 800083a:	f240 8085 	bls.w	8000948 <__udivmoddi4+0x2bc>
 800083e:	f1a8 0802 	sub.w	r8, r8, #2
 8000842:	4464      	add	r4, ip
 8000844:	1a24      	subs	r4, r4, r0
 8000846:	fbb4 f0f9 	udiv	r0, r4, r9
 800084a:	fb09 4410 	mls	r4, r9, r0, r4
 800084e:	fb00 fe0e 	mul.w	lr, r0, lr
 8000852:	b2ad      	uxth	r5, r5
 8000854:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000858:	45a6      	cmp	lr, r4
 800085a:	d908      	bls.n	800086e <__udivmoddi4+0x1e2>
 800085c:	eb1c 0404 	adds.w	r4, ip, r4
 8000860:	f100 35ff 	add.w	r5, r0, #4294967295
 8000864:	d26c      	bcs.n	8000940 <__udivmoddi4+0x2b4>
 8000866:	45a6      	cmp	lr, r4
 8000868:	d96a      	bls.n	8000940 <__udivmoddi4+0x2b4>
 800086a:	3802      	subs	r0, #2
 800086c:	4464      	add	r4, ip
 800086e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000872:	fba0 9502 	umull	r9, r5, r0, r2
 8000876:	eba4 040e 	sub.w	r4, r4, lr
 800087a:	42ac      	cmp	r4, r5
 800087c:	46c8      	mov	r8, r9
 800087e:	46ae      	mov	lr, r5
 8000880:	d356      	bcc.n	8000930 <__udivmoddi4+0x2a4>
 8000882:	d053      	beq.n	800092c <__udivmoddi4+0x2a0>
 8000884:	2e00      	cmp	r6, #0
 8000886:	d069      	beq.n	800095c <__udivmoddi4+0x2d0>
 8000888:	ebb3 0208 	subs.w	r2, r3, r8
 800088c:	eb64 040e 	sbc.w	r4, r4, lr
 8000890:	fa22 f301 	lsr.w	r3, r2, r1
 8000894:	fa04 f707 	lsl.w	r7, r4, r7
 8000898:	431f      	orrs	r7, r3
 800089a:	40cc      	lsrs	r4, r1
 800089c:	e9c6 7400 	strd	r7, r4, [r6]
 80008a0:	2100      	movs	r1, #0
 80008a2:	e747      	b.n	8000734 <__udivmoddi4+0xa8>
 80008a4:	fa0c fc02 	lsl.w	ip, ip, r2
 80008a8:	f1c2 0120 	rsb	r1, r2, #32
 80008ac:	fa25 f301 	lsr.w	r3, r5, r1
 80008b0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80008b4:	fa20 f101 	lsr.w	r1, r0, r1
 80008b8:	4095      	lsls	r5, r2
 80008ba:	430d      	orrs	r5, r1
 80008bc:	fbb3 f1f7 	udiv	r1, r3, r7
 80008c0:	fb07 3311 	mls	r3, r7, r1, r3
 80008c4:	fa1f fe8c 	uxth.w	lr, ip
 80008c8:	0c28      	lsrs	r0, r5, #16
 80008ca:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80008ce:	fb01 f30e 	mul.w	r3, r1, lr
 80008d2:	4283      	cmp	r3, r0
 80008d4:	fa04 f402 	lsl.w	r4, r4, r2
 80008d8:	d908      	bls.n	80008ec <__udivmoddi4+0x260>
 80008da:	eb1c 0000 	adds.w	r0, ip, r0
 80008de:	f101 38ff 	add.w	r8, r1, #4294967295
 80008e2:	d22f      	bcs.n	8000944 <__udivmoddi4+0x2b8>
 80008e4:	4283      	cmp	r3, r0
 80008e6:	d92d      	bls.n	8000944 <__udivmoddi4+0x2b8>
 80008e8:	3902      	subs	r1, #2
 80008ea:	4460      	add	r0, ip
 80008ec:	1ac0      	subs	r0, r0, r3
 80008ee:	fbb0 f3f7 	udiv	r3, r0, r7
 80008f2:	fb07 0013 	mls	r0, r7, r3, r0
 80008f6:	b2ad      	uxth	r5, r5
 80008f8:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80008fc:	fb03 f00e 	mul.w	r0, r3, lr
 8000900:	42a8      	cmp	r0, r5
 8000902:	d908      	bls.n	8000916 <__udivmoddi4+0x28a>
 8000904:	eb1c 0505 	adds.w	r5, ip, r5
 8000908:	f103 38ff 	add.w	r8, r3, #4294967295
 800090c:	d216      	bcs.n	800093c <__udivmoddi4+0x2b0>
 800090e:	42a8      	cmp	r0, r5
 8000910:	d914      	bls.n	800093c <__udivmoddi4+0x2b0>
 8000912:	3b02      	subs	r3, #2
 8000914:	4465      	add	r5, ip
 8000916:	1a28      	subs	r0, r5, r0
 8000918:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800091c:	e738      	b.n	8000790 <__udivmoddi4+0x104>
 800091e:	4631      	mov	r1, r6
 8000920:	4630      	mov	r0, r6
 8000922:	e707      	b.n	8000734 <__udivmoddi4+0xa8>
 8000924:	462f      	mov	r7, r5
 8000926:	e6e4      	b.n	80006f2 <__udivmoddi4+0x66>
 8000928:	4618      	mov	r0, r3
 800092a:	e6f9      	b.n	8000720 <__udivmoddi4+0x94>
 800092c:	454b      	cmp	r3, r9
 800092e:	d2a9      	bcs.n	8000884 <__udivmoddi4+0x1f8>
 8000930:	ebb9 0802 	subs.w	r8, r9, r2
 8000934:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000938:	3801      	subs	r0, #1
 800093a:	e7a3      	b.n	8000884 <__udivmoddi4+0x1f8>
 800093c:	4643      	mov	r3, r8
 800093e:	e7ea      	b.n	8000916 <__udivmoddi4+0x28a>
 8000940:	4628      	mov	r0, r5
 8000942:	e794      	b.n	800086e <__udivmoddi4+0x1e2>
 8000944:	4641      	mov	r1, r8
 8000946:	e7d1      	b.n	80008ec <__udivmoddi4+0x260>
 8000948:	46d0      	mov	r8, sl
 800094a:	e77b      	b.n	8000844 <__udivmoddi4+0x1b8>
 800094c:	4464      	add	r4, ip
 800094e:	3802      	subs	r0, #2
 8000950:	e747      	b.n	80007e2 <__udivmoddi4+0x156>
 8000952:	3b02      	subs	r3, #2
 8000954:	4465      	add	r5, ip
 8000956:	e72f      	b.n	80007b8 <__udivmoddi4+0x12c>
 8000958:	4608      	mov	r0, r1
 800095a:	e706      	b.n	800076a <__udivmoddi4+0xde>
 800095c:	4631      	mov	r1, r6
 800095e:	e6e9      	b.n	8000734 <__udivmoddi4+0xa8>

08000960 <__aeabi_idiv0>:
 8000960:	4770      	bx	lr
 8000962:	bf00      	nop

08000964 <SetFrequency>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void SetFrequency(uint8_t channel, uint32_t desiredFrequency)
{
 8000964:	b5b0      	push	{r4, r5, r7, lr}
 8000966:	b08c      	sub	sp, #48	; 0x30
 8000968:	af00      	add	r7, sp, #0
 800096a:	4603      	mov	r3, r0
 800096c:	6039      	str	r1, [r7, #0]
 800096e:	71fb      	strb	r3, [r7, #7]
	float f;
	uint8_t mult;
	uint32_t num;
	uint32_t denom;
	uint32_t divider;
	Si5351_CLKRDivTypeDef rDivider = CLK_R_Div1;
 8000970:	2300      	movs	r3, #0
 8000972:	77fb      	strb	r3, [r7, #31]

	if(desiredFrequency == 0)
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	2b00      	cmp	r3, #0
 8000978:	d116      	bne.n	80009a8 <SetFrequency+0x44>
	{
		si1.CLK[channel].CLK_Enable = OFF;
 800097a:	79fa      	ldrb	r2, [r7, #7]
 800097c:	4976      	ldr	r1, [pc, #472]	; (8000b58 <SetFrequency+0x1f4>)
 800097e:	4613      	mov	r3, r2
 8000980:	00db      	lsls	r3, r3, #3
 8000982:	4413      	add	r3, r2
 8000984:	440b      	add	r3, r1
 8000986:	33bc      	adds	r3, #188	; 0xbc
 8000988:	2200      	movs	r2, #0
 800098a:	701a      	strb	r2, [r3, #0]
		Si5351_Init(&si1);
 800098c:	4872      	ldr	r0, [pc, #456]	; (8000b58 <SetFrequency+0x1f4>)
 800098e:	f004 f847 	bl	8004a20 <Si5351_Init>
		if(channel == 0)
 8000992:	79fb      	ldrb	r3, [r7, #7]
 8000994:	2b00      	cmp	r3, #0
 8000996:	d103      	bne.n	80009a0 <SetFrequency+0x3c>
			channel0Freq = 0;
 8000998:	4b70      	ldr	r3, [pc, #448]	; (8000b5c <SetFrequency+0x1f8>)
 800099a:	2200      	movs	r2, #0
 800099c:	601a      	str	r2, [r3, #0]
		else
			channel1Freq = 0;

		return;
 800099e:	e0d7      	b.n	8000b50 <SetFrequency+0x1ec>
			channel1Freq = 0;
 80009a0:	4b6f      	ldr	r3, [pc, #444]	; (8000b60 <SetFrequency+0x1fc>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	601a      	str	r2, [r3, #0]
		return;
 80009a6:	e0d3      	b.n	8000b50 <SetFrequency+0x1ec>
	}

	if(desiredFrequency < 1000000)
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	4a6e      	ldr	r2, [pc, #440]	; (8000b64 <SetFrequency+0x200>)
 80009ac:	4293      	cmp	r3, r2
 80009ae:	d816      	bhi.n	80009de <SetFrequency+0x7a>
	{
		rDivider = CLK_R_Div64;
 80009b0:	2360      	movs	r3, #96	; 0x60
 80009b2:	77fb      	strb	r3, [r7, #31]
		divider = 900000000 / (desiredFrequency * 64);
 80009b4:	683b      	ldr	r3, [r7, #0]
 80009b6:	019b      	lsls	r3, r3, #6
 80009b8:	4a6b      	ldr	r2, [pc, #428]	; (8000b68 <SetFrequency+0x204>)
 80009ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80009be:	623b      	str	r3, [r7, #32]

		if (divider % 2)
 80009c0:	6a3b      	ldr	r3, [r7, #32]
 80009c2:	f003 0301 	and.w	r3, r3, #1
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d002      	beq.n	80009d0 <SetFrequency+0x6c>
			divider--;
 80009ca:	6a3b      	ldr	r3, [r7, #32]
 80009cc:	3b01      	subs	r3, #1
 80009ce:	623b      	str	r3, [r7, #32]

		pllFreq = divider * desiredFrequency * 64;
 80009d0:	6a3b      	ldr	r3, [r7, #32]
 80009d2:	683a      	ldr	r2, [r7, #0]
 80009d4:	fb02 f303 	mul.w	r3, r2, r3
 80009d8:	019b      	lsls	r3, r3, #6
 80009da:	62fb      	str	r3, [r7, #44]	; 0x2c
 80009dc:	e011      	b.n	8000a02 <SetFrequency+0x9e>
	}
	else
	{
		divider = 900000000 / desiredFrequency;
 80009de:	4a62      	ldr	r2, [pc, #392]	; (8000b68 <SetFrequency+0x204>)
 80009e0:	683b      	ldr	r3, [r7, #0]
 80009e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80009e6:	623b      	str	r3, [r7, #32]

		if (divider % 2)
 80009e8:	6a3b      	ldr	r3, [r7, #32]
 80009ea:	f003 0301 	and.w	r3, r3, #1
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d002      	beq.n	80009f8 <SetFrequency+0x94>
			divider--;
 80009f2:	6a3b      	ldr	r3, [r7, #32]
 80009f4:	3b01      	subs	r3, #1
 80009f6:	623b      	str	r3, [r7, #32]

		pllFreq = divider * desiredFrequency;
 80009f8:	6a3b      	ldr	r3, [r7, #32]
 80009fa:	683a      	ldr	r2, [r7, #0]
 80009fc:	fb02 f303 	mul.w	r3, r2, r3
 8000a00:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	mult = pllFreq / XTAL_FREQ;
 8000a02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a04:	4a59      	ldr	r2, [pc, #356]	; (8000b6c <SetFrequency+0x208>)
 8000a06:	fba2 2303 	umull	r2, r3, r2, r3
 8000a0a:	0ddb      	lsrs	r3, r3, #23
 8000a0c:	75fb      	strb	r3, [r7, #23]
	l = pllFreq % XTAL_FREQ;
 8000a0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a10:	4a56      	ldr	r2, [pc, #344]	; (8000b6c <SetFrequency+0x208>)
 8000a12:	fba2 1203 	umull	r1, r2, r2, r3
 8000a16:	0dd2      	lsrs	r2, r2, #23
 8000a18:	4955      	ldr	r1, [pc, #340]	; (8000b70 <SetFrequency+0x20c>)
 8000a1a:	fb01 f202 	mul.w	r2, r1, r2
 8000a1e:	1a9b      	subs	r3, r3, r2
 8000a20:	613b      	str	r3, [r7, #16]

	if(l == 0)
 8000a22:	693b      	ldr	r3, [r7, #16]
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d104      	bne.n	8000a32 <SetFrequency+0xce>
	{
		num = 0;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	62bb      	str	r3, [r7, #40]	; 0x28
		denom = 1;
 8000a2c:	2301      	movs	r3, #1
 8000a2e:	627b      	str	r3, [r7, #36]	; 0x24
 8000a30:	e017      	b.n	8000a62 <SetFrequency+0xfe>
	}
	else
	{
		f = l;
 8000a32:	6938      	ldr	r0, [r7, #16]
 8000a34:	f7ff fc4a 	bl	80002cc <__aeabi_ui2f>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	60fb      	str	r3, [r7, #12]


		f /= XTAL_FREQ;
 8000a3c:	494d      	ldr	r1, [pc, #308]	; (8000b74 <SetFrequency+0x210>)
 8000a3e:	68f8      	ldr	r0, [r7, #12]
 8000a40:	f7ff fd50 	bl	80004e4 <__aeabi_fdiv>
 8000a44:	4603      	mov	r3, r0
 8000a46:	60fb      	str	r3, [r7, #12]
		f *= 1048575;
 8000a48:	494b      	ldr	r1, [pc, #300]	; (8000b78 <SetFrequency+0x214>)
 8000a4a:	68f8      	ldr	r0, [r7, #12]
 8000a4c:	f7ff fc96 	bl	800037c <__aeabi_fmul>
 8000a50:	4603      	mov	r3, r0
 8000a52:	60fb      	str	r3, [r7, #12]
		num = f;
 8000a54:	68f8      	ldr	r0, [r7, #12]
 8000a56:	f7ff fde1 	bl	800061c <__aeabi_f2uiz>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	62bb      	str	r3, [r7, #40]	; 0x28
		denom = 1048575;
 8000a5e:	4b47      	ldr	r3, [pc, #284]	; (8000b7c <SetFrequency+0x218>)
 8000a60:	627b      	str	r3, [r7, #36]	; 0x24
	}

	float finalFreq = (25000000 * (float)(mult + (float)num / (float)denom)) / (divider);
 8000a62:	7dfb      	ldrb	r3, [r7, #23]
 8000a64:	4618      	mov	r0, r3
 8000a66:	f7ff fc35 	bl	80002d4 <__aeabi_i2f>
 8000a6a:	4604      	mov	r4, r0
 8000a6c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000a6e:	f7ff fc2d 	bl	80002cc <__aeabi_ui2f>
 8000a72:	4605      	mov	r5, r0
 8000a74:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000a76:	f7ff fc29 	bl	80002cc <__aeabi_ui2f>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	4628      	mov	r0, r5
 8000a80:	f7ff fd30 	bl	80004e4 <__aeabi_fdiv>
 8000a84:	4603      	mov	r3, r0
 8000a86:	4619      	mov	r1, r3
 8000a88:	4620      	mov	r0, r4
 8000a8a:	f7ff fb6f 	bl	800016c <__addsf3>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	4938      	ldr	r1, [pc, #224]	; (8000b74 <SetFrequency+0x210>)
 8000a92:	4618      	mov	r0, r3
 8000a94:	f7ff fc72 	bl	800037c <__aeabi_fmul>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	461c      	mov	r4, r3
 8000a9c:	6a38      	ldr	r0, [r7, #32]
 8000a9e:	f7ff fc15 	bl	80002cc <__aeabi_ui2f>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	4620      	mov	r0, r4
 8000aa8:	f7ff fd1c 	bl	80004e4 <__aeabi_fdiv>
 8000aac:	4603      	mov	r3, r0
 8000aae:	61bb      	str	r3, [r7, #24]

	if(rDivider != CLK_R_Div1)
 8000ab0:	7ffb      	ldrb	r3, [r7, #31]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d006      	beq.n	8000ac4 <SetFrequency+0x160>
		finalFreq /= 64;
 8000ab6:	f04f 4185 	mov.w	r1, #1115684864	; 0x42800000
 8000aba:	69b8      	ldr	r0, [r7, #24]
 8000abc:	f7ff fd12 	bl	80004e4 <__aeabi_fdiv>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	61bb      	str	r3, [r7, #24]

	si1.PLL[channel].PLL_Multiplier_Integer = mult; //800Mhz
 8000ac4:	79fb      	ldrb	r3, [r7, #7]
 8000ac6:	7dfa      	ldrb	r2, [r7, #23]
 8000ac8:	4923      	ldr	r1, [pc, #140]	; (8000b58 <SetFrequency+0x1f4>)
 8000aca:	011b      	lsls	r3, r3, #4
 8000acc:	440b      	add	r3, r1
 8000ace:	3318      	adds	r3, #24
 8000ad0:	601a      	str	r2, [r3, #0]
	si1.PLL[channel].PLL_Multiplier_Numerator = num;
 8000ad2:	79fb      	ldrb	r3, [r7, #7]
 8000ad4:	4a20      	ldr	r2, [pc, #128]	; (8000b58 <SetFrequency+0x1f4>)
 8000ad6:	011b      	lsls	r3, r3, #4
 8000ad8:	4413      	add	r3, r2
 8000ada:	331c      	adds	r3, #28
 8000adc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000ade:	601a      	str	r2, [r3, #0]
	si1.PLL[channel].PLL_Multiplier_Denominator = denom;
 8000ae0:	79fb      	ldrb	r3, [r7, #7]
 8000ae2:	4a1d      	ldr	r2, [pc, #116]	; (8000b58 <SetFrequency+0x1f4>)
 8000ae4:	3302      	adds	r3, #2
 8000ae6:	011b      	lsls	r3, r3, #4
 8000ae8:	4413      	add	r3, r2
 8000aea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000aec:	601a      	str	r2, [r3, #0]
	si1.MS[channel].MS_Divider_Integer = divider;
 8000aee:	79fb      	ldrb	r3, [r7, #7]
 8000af0:	4a19      	ldr	r2, [pc, #100]	; (8000b58 <SetFrequency+0x1f4>)
 8000af2:	011b      	lsls	r3, r3, #4
 8000af4:	4413      	add	r3, r2
 8000af6:	333c      	adds	r3, #60	; 0x3c
 8000af8:	6a3a      	ldr	r2, [r7, #32]
 8000afa:	601a      	str	r2, [r3, #0]
	si1.CLK[channel].CLK_R_Div = rDivider;
 8000afc:	79fa      	ldrb	r2, [r7, #7]
 8000afe:	4916      	ldr	r1, [pc, #88]	; (8000b58 <SetFrequency+0x1f4>)
 8000b00:	4613      	mov	r3, r2
 8000b02:	00db      	lsls	r3, r3, #3
 8000b04:	4413      	add	r3, r2
 8000b06:	440b      	add	r3, r1
 8000b08:	33ba      	adds	r3, #186	; 0xba
 8000b0a:	7ffa      	ldrb	r2, [r7, #31]
 8000b0c:	701a      	strb	r2, [r3, #0]
	si1.CLK[channel].CLK_Enable = ON;
 8000b0e:	79fa      	ldrb	r2, [r7, #7]
 8000b10:	4911      	ldr	r1, [pc, #68]	; (8000b58 <SetFrequency+0x1f4>)
 8000b12:	4613      	mov	r3, r2
 8000b14:	00db      	lsls	r3, r3, #3
 8000b16:	4413      	add	r3, r2
 8000b18:	440b      	add	r3, r1
 8000b1a:	33bc      	adds	r3, #188	; 0xbc
 8000b1c:	2201      	movs	r2, #1
 8000b1e:	701a      	strb	r2, [r3, #0]

	Si5351_Init(&si1);
 8000b20:	480d      	ldr	r0, [pc, #52]	; (8000b58 <SetFrequency+0x1f4>)
 8000b22:	f003 ff7d 	bl	8004a20 <Si5351_Init>
	Si5351_PLLReset(&si1, channel);
 8000b26:	79fb      	ldrb	r3, [r7, #7]
 8000b28:	4619      	mov	r1, r3
 8000b2a:	480b      	ldr	r0, [pc, #44]	; (8000b58 <SetFrequency+0x1f4>)
 8000b2c:	f003 f889 	bl	8003c42 <Si5351_PLLReset>

	if(channel == 0)
 8000b30:	79fb      	ldrb	r3, [r7, #7]
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d106      	bne.n	8000b44 <SetFrequency+0x1e0>
		channel0Freq = finalFreq;
 8000b36:	69b8      	ldr	r0, [r7, #24]
 8000b38:	f7ff fd70 	bl	800061c <__aeabi_f2uiz>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	4a07      	ldr	r2, [pc, #28]	; (8000b5c <SetFrequency+0x1f8>)
 8000b40:	6013      	str	r3, [r2, #0]
 8000b42:	e005      	b.n	8000b50 <SetFrequency+0x1ec>
	else
		channel1Freq = finalFreq;
 8000b44:	69b8      	ldr	r0, [r7, #24]
 8000b46:	f7ff fd69 	bl	800061c <__aeabi_f2uiz>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	4a04      	ldr	r2, [pc, #16]	; (8000b60 <SetFrequency+0x1fc>)
 8000b4e:	6013      	str	r3, [r2, #0]
}
 8000b50:	3730      	adds	r7, #48	; 0x30
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bdb0      	pop	{r4, r5, r7, pc}
 8000b56:	bf00      	nop
 8000b58:	200000e8 	.word	0x200000e8
 8000b5c:	200001f0 	.word	0x200001f0
 8000b60:	200001f4 	.word	0x200001f4
 8000b64:	000f423f 	.word	0x000f423f
 8000b68:	35a4e900 	.word	0x35a4e900
 8000b6c:	55e63b89 	.word	0x55e63b89
 8000b70:	017d7840 	.word	0x017d7840
 8000b74:	4bbebc20 	.word	0x4bbebc20
 8000b78:	497ffff0 	.word	0x497ffff0
 8000b7c:	000fffff 	.word	0x000fffff

08000b80 <SelectOsc>:

void SelectOsc(uint8_t oscChannel)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b082      	sub	sp, #8
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	4603      	mov	r3, r0
 8000b88:	71fb      	strb	r3, [r7, #7]

	selectedChannel = oscChannel;
 8000b8a:	4a1a      	ldr	r2, [pc, #104]	; (8000bf4 <SelectOsc+0x74>)
 8000b8c:	79fb      	ldrb	r3, [r7, #7]
 8000b8e:	7013      	strb	r3, [r2, #0]
	if(oscChannel == 0)
 8000b90:	79fb      	ldrb	r3, [r7, #7]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d114      	bne.n	8000bc0 <SelectOsc+0x40>
	{
		ssd1306_SetCursor(0, 10);
 8000b96:	210a      	movs	r1, #10
 8000b98:	2000      	movs	r0, #0
 8000b9a:	f004 f9e5 	bl	8004f68 <ssd1306_SetCursor>
		ssd1306_WriteString(">", Font_6x8, White);
 8000b9e:	4a16      	ldr	r2, [pc, #88]	; (8000bf8 <SelectOsc+0x78>)
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	ca06      	ldmia	r2, {r1, r2}
 8000ba4:	4815      	ldr	r0, [pc, #84]	; (8000bfc <SelectOsc+0x7c>)
 8000ba6:	f004 f9b9 	bl	8004f1c <ssd1306_WriteString>
		ssd1306_SetCursor(0, 30);
 8000baa:	211e      	movs	r1, #30
 8000bac:	2000      	movs	r0, #0
 8000bae:	f004 f9db 	bl	8004f68 <ssd1306_SetCursor>
		ssd1306_WriteString(" ", Font_6x8, White);
 8000bb2:	4a11      	ldr	r2, [pc, #68]	; (8000bf8 <SelectOsc+0x78>)
 8000bb4:	2301      	movs	r3, #1
 8000bb6:	ca06      	ldmia	r2, {r1, r2}
 8000bb8:	4811      	ldr	r0, [pc, #68]	; (8000c00 <SelectOsc+0x80>)
 8000bba:	f004 f9af 	bl	8004f1c <ssd1306_WriteString>
 8000bbe:	e013      	b.n	8000be8 <SelectOsc+0x68>
	}
	else
	{
		ssd1306_SetCursor(0, 10);
 8000bc0:	210a      	movs	r1, #10
 8000bc2:	2000      	movs	r0, #0
 8000bc4:	f004 f9d0 	bl	8004f68 <ssd1306_SetCursor>
		ssd1306_WriteString(" ", Font_6x8, White);
 8000bc8:	4a0b      	ldr	r2, [pc, #44]	; (8000bf8 <SelectOsc+0x78>)
 8000bca:	2301      	movs	r3, #1
 8000bcc:	ca06      	ldmia	r2, {r1, r2}
 8000bce:	480c      	ldr	r0, [pc, #48]	; (8000c00 <SelectOsc+0x80>)
 8000bd0:	f004 f9a4 	bl	8004f1c <ssd1306_WriteString>
		ssd1306_SetCursor(0, 30);
 8000bd4:	211e      	movs	r1, #30
 8000bd6:	2000      	movs	r0, #0
 8000bd8:	f004 f9c6 	bl	8004f68 <ssd1306_SetCursor>
		ssd1306_WriteString(">", Font_6x8, White);
 8000bdc:	4a06      	ldr	r2, [pc, #24]	; (8000bf8 <SelectOsc+0x78>)
 8000bde:	2301      	movs	r3, #1
 8000be0:	ca06      	ldmia	r2, {r1, r2}
 8000be2:	4806      	ldr	r0, [pc, #24]	; (8000bfc <SelectOsc+0x7c>)
 8000be4:	f004 f99a 	bl	8004f1c <ssd1306_WriteString>
	}

	ssd1306_UpdateScreen();
 8000be8:	f004 f896 	bl	8004d18 <ssd1306_UpdateScreen>
}
 8000bec:	bf00      	nop
 8000bee:	3708      	adds	r7, #8
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	200001f8 	.word	0x200001f8
 8000bf8:	2000000c 	.word	0x2000000c
 8000bfc:	08005a80 	.word	0x08005a80
 8000c00:	08005a84 	.word	0x08005a84

08000c04 <ShowCurrentOscConfig>:

void ShowCurrentOscConfig()
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b082      	sub	sp, #8
 8000c08:	af00      	add	r7, sp, #0
	size_t freqLen;

	ssd1306_Fill(Black);
 8000c0a:	2000      	movs	r0, #0
 8000c0c:	f004 f862 	bl	8004cd4 <ssd1306_Fill>

	ssd1306_SetCursor(0, 0);
 8000c10:	2100      	movs	r1, #0
 8000c12:	2000      	movs	r0, #0
 8000c14:	f004 f9a8 	bl	8004f68 <ssd1306_SetCursor>
	ssd1306_WriteString("-MultiOsc-", Font_6x8, White);
 8000c18:	4a33      	ldr	r2, [pc, #204]	; (8000ce8 <ShowCurrentOscConfig+0xe4>)
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	ca06      	ldmia	r2, {r1, r2}
 8000c1e:	4833      	ldr	r0, [pc, #204]	; (8000cec <ShowCurrentOscConfig+0xe8>)
 8000c20:	f004 f97c 	bl	8004f1c <ssd1306_WriteString>

	ssd1306_SetCursor(0, 10);
 8000c24:	210a      	movs	r1, #10
 8000c26:	2000      	movs	r0, #0
 8000c28:	f004 f99e 	bl	8004f68 <ssd1306_SetCursor>
	ssd1306_WriteString("  OSC 1:", Font_6x8, White);
 8000c2c:	4a2e      	ldr	r2, [pc, #184]	; (8000ce8 <ShowCurrentOscConfig+0xe4>)
 8000c2e:	2301      	movs	r3, #1
 8000c30:	ca06      	ldmia	r2, {r1, r2}
 8000c32:	482f      	ldr	r0, [pc, #188]	; (8000cf0 <ShowCurrentOscConfig+0xec>)
 8000c34:	f004 f972 	bl	8004f1c <ssd1306_WriteString>

	memset(textBuffer, 0, 16);
 8000c38:	2210      	movs	r2, #16
 8000c3a:	2100      	movs	r1, #0
 8000c3c:	482d      	ldr	r0, [pc, #180]	; (8000cf4 <ShowCurrentOscConfig+0xf0>)
 8000c3e:	f004 fa19 	bl	8005074 <memset>
	sprintf(textBuffer, "%lu", channel0Freq);
 8000c42:	4b2d      	ldr	r3, [pc, #180]	; (8000cf8 <ShowCurrentOscConfig+0xf4>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	461a      	mov	r2, r3
 8000c48:	492c      	ldr	r1, [pc, #176]	; (8000cfc <ShowCurrentOscConfig+0xf8>)
 8000c4a:	482a      	ldr	r0, [pc, #168]	; (8000cf4 <ShowCurrentOscConfig+0xf0>)
 8000c4c:	f004 fa1a 	bl	8005084 <siprintf>
	freqLen = strlen(textBuffer);
 8000c50:	4828      	ldr	r0, [pc, #160]	; (8000cf4 <ShowCurrentOscConfig+0xf0>)
 8000c52:	f7ff fa7d 	bl	8000150 <strlen>
 8000c56:	6078      	str	r0, [r7, #4]

	ssd1306_SetCursor((10 - freqLen) * 6, 20);
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	b2db      	uxtb	r3, r3
 8000c5c:	461a      	mov	r2, r3
 8000c5e:	009b      	lsls	r3, r3, #2
 8000c60:	1ad3      	subs	r3, r2, r3
 8000c62:	005b      	lsls	r3, r3, #1
 8000c64:	b2db      	uxtb	r3, r3
 8000c66:	333c      	adds	r3, #60	; 0x3c
 8000c68:	b2db      	uxtb	r3, r3
 8000c6a:	2114      	movs	r1, #20
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f004 f97b 	bl	8004f68 <ssd1306_SetCursor>
	ssd1306_WriteString(textBuffer, Font_6x8, White);
 8000c72:	4a1d      	ldr	r2, [pc, #116]	; (8000ce8 <ShowCurrentOscConfig+0xe4>)
 8000c74:	2301      	movs	r3, #1
 8000c76:	ca06      	ldmia	r2, {r1, r2}
 8000c78:	481e      	ldr	r0, [pc, #120]	; (8000cf4 <ShowCurrentOscConfig+0xf0>)
 8000c7a:	f004 f94f 	bl	8004f1c <ssd1306_WriteString>

	ssd1306_SetCursor(0, 30);
 8000c7e:	211e      	movs	r1, #30
 8000c80:	2000      	movs	r0, #0
 8000c82:	f004 f971 	bl	8004f68 <ssd1306_SetCursor>
	ssd1306_WriteString("  OSC 2:", Font_6x8, White);
 8000c86:	4a18      	ldr	r2, [pc, #96]	; (8000ce8 <ShowCurrentOscConfig+0xe4>)
 8000c88:	2301      	movs	r3, #1
 8000c8a:	ca06      	ldmia	r2, {r1, r2}
 8000c8c:	481c      	ldr	r0, [pc, #112]	; (8000d00 <ShowCurrentOscConfig+0xfc>)
 8000c8e:	f004 f945 	bl	8004f1c <ssd1306_WriteString>

	memset(textBuffer, 0, 16);
 8000c92:	2210      	movs	r2, #16
 8000c94:	2100      	movs	r1, #0
 8000c96:	4817      	ldr	r0, [pc, #92]	; (8000cf4 <ShowCurrentOscConfig+0xf0>)
 8000c98:	f004 f9ec 	bl	8005074 <memset>
	sprintf(textBuffer, "%lu", channel1Freq);
 8000c9c:	4b19      	ldr	r3, [pc, #100]	; (8000d04 <ShowCurrentOscConfig+0x100>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	461a      	mov	r2, r3
 8000ca2:	4916      	ldr	r1, [pc, #88]	; (8000cfc <ShowCurrentOscConfig+0xf8>)
 8000ca4:	4813      	ldr	r0, [pc, #76]	; (8000cf4 <ShowCurrentOscConfig+0xf0>)
 8000ca6:	f004 f9ed 	bl	8005084 <siprintf>
	freqLen = strlen(textBuffer);
 8000caa:	4812      	ldr	r0, [pc, #72]	; (8000cf4 <ShowCurrentOscConfig+0xf0>)
 8000cac:	f7ff fa50 	bl	8000150 <strlen>
 8000cb0:	6078      	str	r0, [r7, #4]

	ssd1306_SetCursor((10 - freqLen) * 6, 40);
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	b2db      	uxtb	r3, r3
 8000cb6:	461a      	mov	r2, r3
 8000cb8:	009b      	lsls	r3, r3, #2
 8000cba:	1ad3      	subs	r3, r2, r3
 8000cbc:	005b      	lsls	r3, r3, #1
 8000cbe:	b2db      	uxtb	r3, r3
 8000cc0:	333c      	adds	r3, #60	; 0x3c
 8000cc2:	b2db      	uxtb	r3, r3
 8000cc4:	2128      	movs	r1, #40	; 0x28
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f004 f94e 	bl	8004f68 <ssd1306_SetCursor>
	ssd1306_WriteString(textBuffer, Font_6x8, White);
 8000ccc:	4a06      	ldr	r2, [pc, #24]	; (8000ce8 <ShowCurrentOscConfig+0xe4>)
 8000cce:	2301      	movs	r3, #1
 8000cd0:	ca06      	ldmia	r2, {r1, r2}
 8000cd2:	4808      	ldr	r0, [pc, #32]	; (8000cf4 <ShowCurrentOscConfig+0xf0>)
 8000cd4:	f004 f922 	bl	8004f1c <ssd1306_WriteString>

	SelectOsc(0);
 8000cd8:	2000      	movs	r0, #0
 8000cda:	f7ff ff51 	bl	8000b80 <SelectOsc>
}
 8000cde:	bf00      	nop
 8000ce0:	3708      	adds	r7, #8
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	2000000c 	.word	0x2000000c
 8000cec:	08005a88 	.word	0x08005a88
 8000cf0:	08005a94 	.word	0x08005a94
 8000cf4:	200001fc 	.word	0x200001fc
 8000cf8:	200001f0 	.word	0x200001f0
 8000cfc:	08005aa0 	.word	0x08005aa0
 8000d00:	08005aa4 	.word	0x08005aa4
 8000d04:	200001f4 	.word	0x200001f4

08000d08 <DebounceButton>:

uint8_t DebounceButton(GPIO_TypeDef* Port, uint16_t Pin)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
 8000d10:	460b      	mov	r3, r1
 8000d12:	807b      	strh	r3, [r7, #2]
	if(!HAL_GPIO_ReadPin(Port, Pin))
 8000d14:	887b      	ldrh	r3, [r7, #2]
 8000d16:	4619      	mov	r1, r3
 8000d18:	6878      	ldr	r0, [r7, #4]
 8000d1a:	f000 ff03 	bl	8001b24 <HAL_GPIO_ReadPin>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d110      	bne.n	8000d46 <DebounceButton+0x3e>
	{
		while(!HAL_GPIO_ReadPin(Port, Pin))
 8000d24:	e002      	b.n	8000d2c <DebounceButton+0x24>
			HAL_Delay(1);
 8000d26:	2001      	movs	r0, #1
 8000d28:	f000 fc78 	bl	800161c <HAL_Delay>
		while(!HAL_GPIO_ReadPin(Port, Pin))
 8000d2c:	887b      	ldrh	r3, [r7, #2]
 8000d2e:	4619      	mov	r1, r3
 8000d30:	6878      	ldr	r0, [r7, #4]
 8000d32:	f000 fef7 	bl	8001b24 <HAL_GPIO_ReadPin>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d0f4      	beq.n	8000d26 <DebounceButton+0x1e>

		HAL_Delay(50);
 8000d3c:	2032      	movs	r0, #50	; 0x32
 8000d3e:	f000 fc6d 	bl	800161c <HAL_Delay>

		return 1;
 8000d42:	2301      	movs	r3, #1
 8000d44:	e000      	b.n	8000d48 <DebounceButton+0x40>
	}

	return 0;
 8000d46:	2300      	movs	r3, #0
}
 8000d48:	4618      	mov	r0, r3
 8000d4a:	3708      	adds	r7, #8
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}

08000d50 <IncrementChar>:

void IncrementChar()
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b082      	sub	sp, #8
 8000d54:	af00      	add	r7, sp, #0
	uint8_t charIndex = 8 - currentChar;
 8000d56:	4b12      	ldr	r3, [pc, #72]	; (8000da0 <IncrementChar+0x50>)
 8000d58:	781b      	ldrb	r3, [r3, #0]
 8000d5a:	f1c3 0308 	rsb	r3, r3, #8
 8000d5e:	71fb      	strb	r3, [r7, #7]

	editBuffer[charIndex]++;
 8000d60:	79fb      	ldrb	r3, [r7, #7]
 8000d62:	4a10      	ldr	r2, [pc, #64]	; (8000da4 <IncrementChar+0x54>)
 8000d64:	5cd2      	ldrb	r2, [r2, r3]
 8000d66:	3201      	adds	r2, #1
 8000d68:	b2d1      	uxtb	r1, r2
 8000d6a:	4a0e      	ldr	r2, [pc, #56]	; (8000da4 <IncrementChar+0x54>)
 8000d6c:	54d1      	strb	r1, [r2, r3]

	if(editBuffer[charIndex] > 57)
 8000d6e:	79fb      	ldrb	r3, [r7, #7]
 8000d70:	4a0c      	ldr	r2, [pc, #48]	; (8000da4 <IncrementChar+0x54>)
 8000d72:	5cd3      	ldrb	r3, [r2, r3]
 8000d74:	2b39      	cmp	r3, #57	; 0x39
 8000d76:	d903      	bls.n	8000d80 <IncrementChar+0x30>
		editBuffer[charIndex] = 48;
 8000d78:	79fb      	ldrb	r3, [r7, #7]
 8000d7a:	4a0a      	ldr	r2, [pc, #40]	; (8000da4 <IncrementChar+0x54>)
 8000d7c:	2130      	movs	r1, #48	; 0x30
 8000d7e:	54d1      	strb	r1, [r2, r3]

	ssd1306_SetCursor(6, 16);
 8000d80:	2110      	movs	r1, #16
 8000d82:	2006      	movs	r0, #6
 8000d84:	f004 f8f0 	bl	8004f68 <ssd1306_SetCursor>
	ssd1306_WriteString(editBuffer, Font_6x8, White);
 8000d88:	4a07      	ldr	r2, [pc, #28]	; (8000da8 <IncrementChar+0x58>)
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	ca06      	ldmia	r2, {r1, r2}
 8000d8e:	4805      	ldr	r0, [pc, #20]	; (8000da4 <IncrementChar+0x54>)
 8000d90:	f004 f8c4 	bl	8004f1c <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8000d94:	f003 ffc0 	bl	8004d18 <ssd1306_UpdateScreen>
}
 8000d98:	bf00      	nop
 8000d9a:	3708      	adds	r7, #8
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}
 8000da0:	200001f9 	.word	0x200001f9
 8000da4:	2000020c 	.word	0x2000020c
 8000da8:	2000000c 	.word	0x2000000c

08000dac <DecrementChar>:

void DecrementChar()
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0
	uint8_t charIndex = 8 - currentChar;
 8000db2:	4b12      	ldr	r3, [pc, #72]	; (8000dfc <DecrementChar+0x50>)
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	f1c3 0308 	rsb	r3, r3, #8
 8000dba:	71fb      	strb	r3, [r7, #7]

	editBuffer[charIndex]--;
 8000dbc:	79fb      	ldrb	r3, [r7, #7]
 8000dbe:	4a10      	ldr	r2, [pc, #64]	; (8000e00 <DecrementChar+0x54>)
 8000dc0:	5cd2      	ldrb	r2, [r2, r3]
 8000dc2:	3a01      	subs	r2, #1
 8000dc4:	b2d1      	uxtb	r1, r2
 8000dc6:	4a0e      	ldr	r2, [pc, #56]	; (8000e00 <DecrementChar+0x54>)
 8000dc8:	54d1      	strb	r1, [r2, r3]

	if(editBuffer[charIndex] < 48)
 8000dca:	79fb      	ldrb	r3, [r7, #7]
 8000dcc:	4a0c      	ldr	r2, [pc, #48]	; (8000e00 <DecrementChar+0x54>)
 8000dce:	5cd3      	ldrb	r3, [r2, r3]
 8000dd0:	2b2f      	cmp	r3, #47	; 0x2f
 8000dd2:	d803      	bhi.n	8000ddc <DecrementChar+0x30>
		editBuffer[charIndex] = 57;
 8000dd4:	79fb      	ldrb	r3, [r7, #7]
 8000dd6:	4a0a      	ldr	r2, [pc, #40]	; (8000e00 <DecrementChar+0x54>)
 8000dd8:	2139      	movs	r1, #57	; 0x39
 8000dda:	54d1      	strb	r1, [r2, r3]

	ssd1306_SetCursor(6, 16);
 8000ddc:	2110      	movs	r1, #16
 8000dde:	2006      	movs	r0, #6
 8000de0:	f004 f8c2 	bl	8004f68 <ssd1306_SetCursor>
	ssd1306_WriteString(editBuffer, Font_6x8, White);
 8000de4:	4a07      	ldr	r2, [pc, #28]	; (8000e04 <DecrementChar+0x58>)
 8000de6:	2301      	movs	r3, #1
 8000de8:	ca06      	ldmia	r2, {r1, r2}
 8000dea:	4805      	ldr	r0, [pc, #20]	; (8000e00 <DecrementChar+0x54>)
 8000dec:	f004 f896 	bl	8004f1c <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8000df0:	f003 ff92 	bl	8004d18 <ssd1306_UpdateScreen>
}
 8000df4:	bf00      	nop
 8000df6:	3708      	adds	r7, #8
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}
 8000dfc:	200001f9 	.word	0x200001f9
 8000e00:	2000020c 	.word	0x2000020c
 8000e04:	2000000c 	.word	0x2000000c

08000e08 <SelectChar>:

void SelectChar(uint8_t charNumber)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	4603      	mov	r3, r0
 8000e10:	71fb      	strb	r3, [r7, #7]
	currentChar = charNumber;
 8000e12:	4a10      	ldr	r2, [pc, #64]	; (8000e54 <SelectChar+0x4c>)
 8000e14:	79fb      	ldrb	r3, [r7, #7]
 8000e16:	7013      	strb	r3, [r2, #0]

	memset(textBuffer, ' ', 10);
 8000e18:	220a      	movs	r2, #10
 8000e1a:	2120      	movs	r1, #32
 8000e1c:	480e      	ldr	r0, [pc, #56]	; (8000e58 <SelectChar+0x50>)
 8000e1e:	f004 f929 	bl	8005074 <memset>
	textBuffer[10] = 0;
 8000e22:	4b0d      	ldr	r3, [pc, #52]	; (8000e58 <SelectChar+0x50>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	729a      	strb	r2, [r3, #10]
	textBuffer[9 - charNumber] = '^';
 8000e28:	79fb      	ldrb	r3, [r7, #7]
 8000e2a:	f1c3 0309 	rsb	r3, r3, #9
 8000e2e:	4a0a      	ldr	r2, [pc, #40]	; (8000e58 <SelectChar+0x50>)
 8000e30:	215e      	movs	r1, #94	; 0x5e
 8000e32:	54d1      	strb	r1, [r2, r3]

	ssd1306_SetCursor(0, 24);
 8000e34:	2118      	movs	r1, #24
 8000e36:	2000      	movs	r0, #0
 8000e38:	f004 f896 	bl	8004f68 <ssd1306_SetCursor>
	ssd1306_WriteString(textBuffer, Font_6x8, White);
 8000e3c:	4a07      	ldr	r2, [pc, #28]	; (8000e5c <SelectChar+0x54>)
 8000e3e:	2301      	movs	r3, #1
 8000e40:	ca06      	ldmia	r2, {r1, r2}
 8000e42:	4805      	ldr	r0, [pc, #20]	; (8000e58 <SelectChar+0x50>)
 8000e44:	f004 f86a 	bl	8004f1c <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8000e48:	f003 ff66 	bl	8004d18 <ssd1306_UpdateScreen>
}
 8000e4c:	bf00      	nop
 8000e4e:	3708      	adds	r7, #8
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	200001f9 	.word	0x200001f9
 8000e58:	200001fc 	.word	0x200001fc
 8000e5c:	2000000c 	.word	0x2000000c

08000e60 <ShowEditOscConfig>:

void ShowEditOscConfig()
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0

	size_t freqLen;
	uint32_t currentFreq = selectedChannel? channel1Freq : channel0Freq;
 8000e66:	4b2b      	ldr	r3, [pc, #172]	; (8000f14 <ShowEditOscConfig+0xb4>)
 8000e68:	781b      	ldrb	r3, [r3, #0]
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d002      	beq.n	8000e74 <ShowEditOscConfig+0x14>
 8000e6e:	4b2a      	ldr	r3, [pc, #168]	; (8000f18 <ShowEditOscConfig+0xb8>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	e001      	b.n	8000e78 <ShowEditOscConfig+0x18>
 8000e74:	4b29      	ldr	r3, [pc, #164]	; (8000f1c <ShowEditOscConfig+0xbc>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	607b      	str	r3, [r7, #4]

	if(currentFreq == 0)
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d108      	bne.n	8000e92 <ShowEditOscConfig+0x32>
	{
		memset(editBuffer, 48, 10);
 8000e80:	220a      	movs	r2, #10
 8000e82:	2130      	movs	r1, #48	; 0x30
 8000e84:	4826      	ldr	r0, [pc, #152]	; (8000f20 <ShowEditOscConfig+0xc0>)
 8000e86:	f004 f8f5 	bl	8005074 <memset>
		editBuffer[9] = 0;
 8000e8a:	4b25      	ldr	r3, [pc, #148]	; (8000f20 <ShowEditOscConfig+0xc0>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	725a      	strb	r2, [r3, #9]
 8000e90:	e017      	b.n	8000ec2 <ShowEditOscConfig+0x62>
	}
	else
	{
		sprintf(editBuffer, "%lu", currentFreq);
 8000e92:	687a      	ldr	r2, [r7, #4]
 8000e94:	4923      	ldr	r1, [pc, #140]	; (8000f24 <ShowEditOscConfig+0xc4>)
 8000e96:	4822      	ldr	r0, [pc, #136]	; (8000f20 <ShowEditOscConfig+0xc0>)
 8000e98:	f004 f8f4 	bl	8005084 <siprintf>
		freqLen = strlen(editBuffer);
 8000e9c:	4820      	ldr	r0, [pc, #128]	; (8000f20 <ShowEditOscConfig+0xc0>)
 8000e9e:	f7ff f957 	bl	8000150 <strlen>
 8000ea2:	6038      	str	r0, [r7, #0]
		memset(editBuffer, 48, 9);
 8000ea4:	2209      	movs	r2, #9
 8000ea6:	2130      	movs	r1, #48	; 0x30
 8000ea8:	481d      	ldr	r0, [pc, #116]	; (8000f20 <ShowEditOscConfig+0xc0>)
 8000eaa:	f004 f8e3 	bl	8005074 <memset>
		sprintf(&editBuffer[9 - freqLen], "%lu", currentFreq);
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	f1c3 0309 	rsb	r3, r3, #9
 8000eb4:	4a1a      	ldr	r2, [pc, #104]	; (8000f20 <ShowEditOscConfig+0xc0>)
 8000eb6:	4413      	add	r3, r2
 8000eb8:	687a      	ldr	r2, [r7, #4]
 8000eba:	491a      	ldr	r1, [pc, #104]	; (8000f24 <ShowEditOscConfig+0xc4>)
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f004 f8e1 	bl	8005084 <siprintf>
	}

	ssd1306_Fill(Black);
 8000ec2:	2000      	movs	r0, #0
 8000ec4:	f003 ff06 	bl	8004cd4 <ssd1306_Fill>
	ssd1306_SetCursor(0, 0);
 8000ec8:	2100      	movs	r1, #0
 8000eca:	2000      	movs	r0, #0
 8000ecc:	f004 f84c 	bl	8004f68 <ssd1306_SetCursor>

	if(selectedChannel == 0)
 8000ed0:	4b10      	ldr	r3, [pc, #64]	; (8000f14 <ShowEditOscConfig+0xb4>)
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d106      	bne.n	8000ee6 <ShowEditOscConfig+0x86>
		ssd1306_WriteString("SET OSC 1:", Font_6x8, White);
 8000ed8:	4a13      	ldr	r2, [pc, #76]	; (8000f28 <ShowEditOscConfig+0xc8>)
 8000eda:	2301      	movs	r3, #1
 8000edc:	ca06      	ldmia	r2, {r1, r2}
 8000ede:	4813      	ldr	r0, [pc, #76]	; (8000f2c <ShowEditOscConfig+0xcc>)
 8000ee0:	f004 f81c 	bl	8004f1c <ssd1306_WriteString>
 8000ee4:	e005      	b.n	8000ef2 <ShowEditOscConfig+0x92>
	else
		ssd1306_WriteString("SET OSC 2:", Font_6x8, White);
 8000ee6:	4a10      	ldr	r2, [pc, #64]	; (8000f28 <ShowEditOscConfig+0xc8>)
 8000ee8:	2301      	movs	r3, #1
 8000eea:	ca06      	ldmia	r2, {r1, r2}
 8000eec:	4810      	ldr	r0, [pc, #64]	; (8000f30 <ShowEditOscConfig+0xd0>)
 8000eee:	f004 f815 	bl	8004f1c <ssd1306_WriteString>

	ssd1306_SetCursor(6, 16);
 8000ef2:	2110      	movs	r1, #16
 8000ef4:	2006      	movs	r0, #6
 8000ef6:	f004 f837 	bl	8004f68 <ssd1306_SetCursor>
	ssd1306_WriteString(editBuffer, Font_6x8, White);
 8000efa:	4a0b      	ldr	r2, [pc, #44]	; (8000f28 <ShowEditOscConfig+0xc8>)
 8000efc:	2301      	movs	r3, #1
 8000efe:	ca06      	ldmia	r2, {r1, r2}
 8000f00:	4807      	ldr	r0, [pc, #28]	; (8000f20 <ShowEditOscConfig+0xc0>)
 8000f02:	f004 f80b 	bl	8004f1c <ssd1306_WriteString>

	SelectChar(0);
 8000f06:	2000      	movs	r0, #0
 8000f08:	f7ff ff7e 	bl	8000e08 <SelectChar>
}
 8000f0c:	bf00      	nop
 8000f0e:	3708      	adds	r7, #8
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	200001f8 	.word	0x200001f8
 8000f18:	200001f4 	.word	0x200001f4
 8000f1c:	200001f0 	.word	0x200001f0
 8000f20:	2000020c 	.word	0x2000020c
 8000f24:	08005aa0 	.word	0x08005aa0
 8000f28:	2000000c 	.word	0x2000000c
 8000f2c:	08005ab0 	.word	0x08005ab0
 8000f30:	08005abc 	.word	0x08005abc

08000f34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f3a:	f000 fb0d 	bl	8001558 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f3e:	f000 f8b7 	bl	80010b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f42:	f000 f929 	bl	8001198 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000f46:	f000 f8f9 	bl	800113c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  MX_SI_Init();
 8000f4a:	f000 f9af 	bl	80012ac <MX_SI_Init>
  MX_SCR_Init();
 8000f4e:	f000 f9f9 	bl	8001344 <MX_SCR_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000f52:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f56:	484f      	ldr	r0, [pc, #316]	; (8001094 <main+0x160>)
 8000f58:	f000 fe13 	bl	8001b82 <HAL_GPIO_TogglePin>


	  if(currentMenu == 0)
 8000f5c:	4b4e      	ldr	r3, [pc, #312]	; (8001098 <main+0x164>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d129      	bne.n	8000fb8 <main+0x84>
	  {
		  if(DebounceButton(BTN_UP_GPIO_Port, BTN_UP_Pin) || DebounceButton(BTN_DOWN_GPIO_Port, BTN_DOWN_Pin))
 8000f64:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f68:	484c      	ldr	r0, [pc, #304]	; (800109c <main+0x168>)
 8000f6a:	f7ff fecd 	bl	8000d08 <DebounceButton>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d107      	bne.n	8000f84 <main+0x50>
 8000f74:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f78:	4848      	ldr	r0, [pc, #288]	; (800109c <main+0x168>)
 8000f7a:	f7ff fec5 	bl	8000d08 <DebounceButton>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d00b      	beq.n	8000f9c <main+0x68>
		  {
			  if(selectedChannel == 0)
 8000f84:	4b46      	ldr	r3, [pc, #280]	; (80010a0 <main+0x16c>)
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d103      	bne.n	8000f94 <main+0x60>
				  SelectOsc(1);
 8000f8c:	2001      	movs	r0, #1
 8000f8e:	f7ff fdf7 	bl	8000b80 <SelectOsc>
			  if(selectedChannel == 0)
 8000f92:	e07d      	b.n	8001090 <main+0x15c>
			  else
				  SelectOsc(0);
 8000f94:	2000      	movs	r0, #0
 8000f96:	f7ff fdf3 	bl	8000b80 <SelectOsc>
			  if(selectedChannel == 0)
 8000f9a:	e079      	b.n	8001090 <main+0x15c>
		  }
		  else if(DebounceButton(BTN_ENTER_GPIO_Port, BTN_ENTER_Pin))
 8000f9c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fa0:	4840      	ldr	r0, [pc, #256]	; (80010a4 <main+0x170>)
 8000fa2:	f7ff feb1 	bl	8000d08 <DebounceButton>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d0d2      	beq.n	8000f52 <main+0x1e>
		  {
			  currentMenu = 1;
 8000fac:	4b3a      	ldr	r3, [pc, #232]	; (8001098 <main+0x164>)
 8000fae:	2201      	movs	r2, #1
 8000fb0:	701a      	strb	r2, [r3, #0]
			  ShowEditOscConfig();
 8000fb2:	f7ff ff55 	bl	8000e60 <ShowEditOscConfig>
 8000fb6:	e7cc      	b.n	8000f52 <main+0x1e>
		  }
	  }
	  else
	  {
		  if(DebounceButton(BTN_LEFT_GPIO_Port, BTN_LEFT_Pin))
 8000fb8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000fbc:	4837      	ldr	r0, [pc, #220]	; (800109c <main+0x168>)
 8000fbe:	f7ff fea3 	bl	8000d08 <DebounceButton>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d012      	beq.n	8000fee <main+0xba>
		  {
			  currentChar++;
 8000fc8:	4b37      	ldr	r3, [pc, #220]	; (80010a8 <main+0x174>)
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	3301      	adds	r3, #1
 8000fce:	b2da      	uxtb	r2, r3
 8000fd0:	4b35      	ldr	r3, [pc, #212]	; (80010a8 <main+0x174>)
 8000fd2:	701a      	strb	r2, [r3, #0]
			  if(currentChar > 8)
 8000fd4:	4b34      	ldr	r3, [pc, #208]	; (80010a8 <main+0x174>)
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	2b08      	cmp	r3, #8
 8000fda:	d902      	bls.n	8000fe2 <main+0xae>
				  currentChar = 0;
 8000fdc:	4b32      	ldr	r3, [pc, #200]	; (80010a8 <main+0x174>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	701a      	strb	r2, [r3, #0]

			  SelectChar(currentChar);
 8000fe2:	4b31      	ldr	r3, [pc, #196]	; (80010a8 <main+0x174>)
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f7ff ff0e 	bl	8000e08 <SelectChar>
 8000fec:	e7b1      	b.n	8000f52 <main+0x1e>
		  }
		  else if(DebounceButton(BTN_RIGHT_GPIO_Port, BTN_RIGHT_Pin))
 8000fee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ff2:	482a      	ldr	r0, [pc, #168]	; (800109c <main+0x168>)
 8000ff4:	f7ff fe88 	bl	8000d08 <DebounceButton>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d012      	beq.n	8001024 <main+0xf0>
		  {
			  currentChar--;
 8000ffe:	4b2a      	ldr	r3, [pc, #168]	; (80010a8 <main+0x174>)
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	3b01      	subs	r3, #1
 8001004:	b2da      	uxtb	r2, r3
 8001006:	4b28      	ldr	r3, [pc, #160]	; (80010a8 <main+0x174>)
 8001008:	701a      	strb	r2, [r3, #0]
			  if(currentChar > 8)
 800100a:	4b27      	ldr	r3, [pc, #156]	; (80010a8 <main+0x174>)
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	2b08      	cmp	r3, #8
 8001010:	d902      	bls.n	8001018 <main+0xe4>
				  currentChar = 8;
 8001012:	4b25      	ldr	r3, [pc, #148]	; (80010a8 <main+0x174>)
 8001014:	2208      	movs	r2, #8
 8001016:	701a      	strb	r2, [r3, #0]

			  SelectChar(currentChar);
 8001018:	4b23      	ldr	r3, [pc, #140]	; (80010a8 <main+0x174>)
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	4618      	mov	r0, r3
 800101e:	f7ff fef3 	bl	8000e08 <SelectChar>
 8001022:	e796      	b.n	8000f52 <main+0x1e>
		  }
		  else if(DebounceButton(BTN_UP_GPIO_Port, BTN_UP_Pin))
 8001024:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001028:	481c      	ldr	r0, [pc, #112]	; (800109c <main+0x168>)
 800102a:	f7ff fe6d 	bl	8000d08 <DebounceButton>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d002      	beq.n	800103a <main+0x106>
		  {
			  IncrementChar();
 8001034:	f7ff fe8c 	bl	8000d50 <IncrementChar>
 8001038:	e78b      	b.n	8000f52 <main+0x1e>
		  }
		  else if (DebounceButton(BTN_DOWN_GPIO_Port, BTN_DOWN_Pin))
 800103a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800103e:	4817      	ldr	r0, [pc, #92]	; (800109c <main+0x168>)
 8001040:	f7ff fe62 	bl	8000d08 <DebounceButton>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d002      	beq.n	8001050 <main+0x11c>
		  {
			  DecrementChar();
 800104a:	f7ff feaf 	bl	8000dac <DecrementChar>
 800104e:	e780      	b.n	8000f52 <main+0x1e>
		  }
		  else if(DebounceButton(BTN_ENTER_GPIO_Port, BTN_ENTER_Pin))
 8001050:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001054:	4813      	ldr	r0, [pc, #76]	; (80010a4 <main+0x170>)
 8001056:	f7ff fe57 	bl	8000d08 <DebounceButton>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	f43f af78 	beq.w	8000f52 <main+0x1e>
		  {
			  uint32_t newFreq = (unsigned)atol(editBuffer);
 8001062:	4812      	ldr	r0, [pc, #72]	; (80010ac <main+0x178>)
 8001064:	f003 ffca 	bl	8004ffc <atol>
 8001068:	4603      	mov	r3, r0
 800106a:	607b      	str	r3, [r7, #4]

			  if(newFreq < 7000)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	f641 3257 	movw	r2, #6999	; 0x1b57
 8001072:	4293      	cmp	r3, r2
 8001074:	d801      	bhi.n	800107a <main+0x146>
				  newFreq = 0;
 8001076:	2300      	movs	r3, #0
 8001078:	607b      	str	r3, [r7, #4]

			  SetFrequency(selectedChannel, newFreq);
 800107a:	4b09      	ldr	r3, [pc, #36]	; (80010a0 <main+0x16c>)
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	6879      	ldr	r1, [r7, #4]
 8001080:	4618      	mov	r0, r3
 8001082:	f7ff fc6f 	bl	8000964 <SetFrequency>
			  currentMenu = 0;
 8001086:	4b04      	ldr	r3, [pc, #16]	; (8001098 <main+0x164>)
 8001088:	2200      	movs	r2, #0
 800108a:	701a      	strb	r2, [r3, #0]
			  ShowCurrentOscConfig();
 800108c:	f7ff fdba 	bl	8000c04 <ShowCurrentOscConfig>
	  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8001090:	e75f      	b.n	8000f52 <main+0x1e>
 8001092:	bf00      	nop
 8001094:	40011000 	.word	0x40011000
 8001098:	200001fa 	.word	0x200001fa
 800109c:	40010c00 	.word	0x40010c00
 80010a0:	200001f8 	.word	0x200001f8
 80010a4:	40010800 	.word	0x40010800
 80010a8:	200001f9 	.word	0x200001f9
 80010ac:	2000020c 	.word	0x2000020c

080010b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b090      	sub	sp, #64	; 0x40
 80010b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010b6:	f107 0318 	add.w	r3, r7, #24
 80010ba:	2228      	movs	r2, #40	; 0x28
 80010bc:	2100      	movs	r1, #0
 80010be:	4618      	mov	r0, r3
 80010c0:	f003 ffd8 	bl	8005074 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010c4:	1d3b      	adds	r3, r7, #4
 80010c6:	2200      	movs	r2, #0
 80010c8:	601a      	str	r2, [r3, #0]
 80010ca:	605a      	str	r2, [r3, #4]
 80010cc:	609a      	str	r2, [r3, #8]
 80010ce:	60da      	str	r2, [r3, #12]
 80010d0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010d2:	2301      	movs	r3, #1
 80010d4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80010da:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80010dc:	2300      	movs	r3, #0
 80010de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010e0:	2301      	movs	r3, #1
 80010e2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010e4:	2302      	movs	r3, #2
 80010e6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80010ec:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80010ee:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80010f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010f4:	f107 0318 	add.w	r3, r7, #24
 80010f8:	4618      	mov	r0, r3
 80010fa:	f001 fd5b 	bl	8002bb4 <HAL_RCC_OscConfig>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001104:	f000 f926 	bl	8001354 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001108:	230f      	movs	r3, #15
 800110a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800110c:	2302      	movs	r3, #2
 800110e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001110:	2300      	movs	r3, #0
 8001112:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001114:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001118:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800111a:	2300      	movs	r3, #0
 800111c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800111e:	1d3b      	adds	r3, r7, #4
 8001120:	2102      	movs	r1, #2
 8001122:	4618      	mov	r0, r3
 8001124:	f001 ffc8 	bl	80030b8 <HAL_RCC_ClockConfig>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800112e:	f000 f911 	bl	8001354 <Error_Handler>
  }
}
 8001132:	bf00      	nop
 8001134:	3740      	adds	r7, #64	; 0x40
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
	...

0800113c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001140:	4b12      	ldr	r3, [pc, #72]	; (800118c <MX_I2C1_Init+0x50>)
 8001142:	4a13      	ldr	r2, [pc, #76]	; (8001190 <MX_I2C1_Init+0x54>)
 8001144:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001146:	4b11      	ldr	r3, [pc, #68]	; (800118c <MX_I2C1_Init+0x50>)
 8001148:	4a12      	ldr	r2, [pc, #72]	; (8001194 <MX_I2C1_Init+0x58>)
 800114a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800114c:	4b0f      	ldr	r3, [pc, #60]	; (800118c <MX_I2C1_Init+0x50>)
 800114e:	2200      	movs	r2, #0
 8001150:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001152:	4b0e      	ldr	r3, [pc, #56]	; (800118c <MX_I2C1_Init+0x50>)
 8001154:	2200      	movs	r2, #0
 8001156:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001158:	4b0c      	ldr	r3, [pc, #48]	; (800118c <MX_I2C1_Init+0x50>)
 800115a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800115e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001160:	4b0a      	ldr	r3, [pc, #40]	; (800118c <MX_I2C1_Init+0x50>)
 8001162:	2200      	movs	r2, #0
 8001164:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001166:	4b09      	ldr	r3, [pc, #36]	; (800118c <MX_I2C1_Init+0x50>)
 8001168:	2200      	movs	r2, #0
 800116a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800116c:	4b07      	ldr	r3, [pc, #28]	; (800118c <MX_I2C1_Init+0x50>)
 800116e:	2200      	movs	r2, #0
 8001170:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001172:	4b06      	ldr	r3, [pc, #24]	; (800118c <MX_I2C1_Init+0x50>)
 8001174:	2200      	movs	r2, #0
 8001176:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001178:	4804      	ldr	r0, [pc, #16]	; (800118c <MX_I2C1_Init+0x50>)
 800117a:	f000 fd1b 	bl	8001bb4 <HAL_I2C_Init>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001184:	f000 f8e6 	bl	8001354 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001188:	bf00      	nop
 800118a:	bd80      	pop	{r7, pc}
 800118c:	20000094 	.word	0x20000094
 8001190:	40005400 	.word	0x40005400
 8001194:	000186a0 	.word	0x000186a0

08001198 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b088      	sub	sp, #32
 800119c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800119e:	f107 0310 	add.w	r3, r7, #16
 80011a2:	2200      	movs	r2, #0
 80011a4:	601a      	str	r2, [r3, #0]
 80011a6:	605a      	str	r2, [r3, #4]
 80011a8:	609a      	str	r2, [r3, #8]
 80011aa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011ac:	4b3b      	ldr	r3, [pc, #236]	; (800129c <MX_GPIO_Init+0x104>)
 80011ae:	699b      	ldr	r3, [r3, #24]
 80011b0:	4a3a      	ldr	r2, [pc, #232]	; (800129c <MX_GPIO_Init+0x104>)
 80011b2:	f043 0310 	orr.w	r3, r3, #16
 80011b6:	6193      	str	r3, [r2, #24]
 80011b8:	4b38      	ldr	r3, [pc, #224]	; (800129c <MX_GPIO_Init+0x104>)
 80011ba:	699b      	ldr	r3, [r3, #24]
 80011bc:	f003 0310 	and.w	r3, r3, #16
 80011c0:	60fb      	str	r3, [r7, #12]
 80011c2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011c4:	4b35      	ldr	r3, [pc, #212]	; (800129c <MX_GPIO_Init+0x104>)
 80011c6:	699b      	ldr	r3, [r3, #24]
 80011c8:	4a34      	ldr	r2, [pc, #208]	; (800129c <MX_GPIO_Init+0x104>)
 80011ca:	f043 0320 	orr.w	r3, r3, #32
 80011ce:	6193      	str	r3, [r2, #24]
 80011d0:	4b32      	ldr	r3, [pc, #200]	; (800129c <MX_GPIO_Init+0x104>)
 80011d2:	699b      	ldr	r3, [r3, #24]
 80011d4:	f003 0320 	and.w	r3, r3, #32
 80011d8:	60bb      	str	r3, [r7, #8]
 80011da:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011dc:	4b2f      	ldr	r3, [pc, #188]	; (800129c <MX_GPIO_Init+0x104>)
 80011de:	699b      	ldr	r3, [r3, #24]
 80011e0:	4a2e      	ldr	r2, [pc, #184]	; (800129c <MX_GPIO_Init+0x104>)
 80011e2:	f043 0308 	orr.w	r3, r3, #8
 80011e6:	6193      	str	r3, [r2, #24]
 80011e8:	4b2c      	ldr	r3, [pc, #176]	; (800129c <MX_GPIO_Init+0x104>)
 80011ea:	699b      	ldr	r3, [r3, #24]
 80011ec:	f003 0308 	and.w	r3, r3, #8
 80011f0:	607b      	str	r3, [r7, #4]
 80011f2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f4:	4b29      	ldr	r3, [pc, #164]	; (800129c <MX_GPIO_Init+0x104>)
 80011f6:	699b      	ldr	r3, [r3, #24]
 80011f8:	4a28      	ldr	r2, [pc, #160]	; (800129c <MX_GPIO_Init+0x104>)
 80011fa:	f043 0304 	orr.w	r3, r3, #4
 80011fe:	6193      	str	r3, [r2, #24]
 8001200:	4b26      	ldr	r3, [pc, #152]	; (800129c <MX_GPIO_Init+0x104>)
 8001202:	699b      	ldr	r3, [r3, #24]
 8001204:	f003 0304 	and.w	r3, r3, #4
 8001208:	603b      	str	r3, [r7, #0]
 800120a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800120c:	2201      	movs	r2, #1
 800120e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001212:	4823      	ldr	r0, [pc, #140]	; (80012a0 <MX_GPIO_Init+0x108>)
 8001214:	f000 fc9d 	bl	8001b52 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_RESET_PIN_GPIO_Port, OLED_RESET_PIN_Pin, GPIO_PIN_RESET);
 8001218:	2200      	movs	r2, #0
 800121a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800121e:	4821      	ldr	r0, [pc, #132]	; (80012a4 <MX_GPIO_Init+0x10c>)
 8001220:	f000 fc97 	bl	8001b52 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001224:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001228:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800122a:	2301      	movs	r3, #1
 800122c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122e:	2300      	movs	r3, #0
 8001230:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001232:	2303      	movs	r3, #3
 8001234:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001236:	f107 0310 	add.w	r3, r7, #16
 800123a:	4619      	mov	r1, r3
 800123c:	4818      	ldr	r0, [pc, #96]	; (80012a0 <MX_GPIO_Init+0x108>)
 800123e:	f000 faf5 	bl	800182c <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN_UP_Pin BTN_DOWN_Pin BTN_LEFT_Pin BTN_RIGHT_Pin */
  GPIO_InitStruct.Pin = BTN_UP_Pin|BTN_DOWN_Pin|BTN_LEFT_Pin|BTN_RIGHT_Pin;
 8001242:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001246:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001248:	2300      	movs	r3, #0
 800124a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800124c:	2301      	movs	r3, #1
 800124e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001250:	f107 0310 	add.w	r3, r7, #16
 8001254:	4619      	mov	r1, r3
 8001256:	4813      	ldr	r0, [pc, #76]	; (80012a4 <MX_GPIO_Init+0x10c>)
 8001258:	f000 fae8 	bl	800182c <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_ENTER_Pin */
  GPIO_InitStruct.Pin = BTN_ENTER_Pin;
 800125c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001260:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001262:	2300      	movs	r3, #0
 8001264:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001266:	2301      	movs	r3, #1
 8001268:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BTN_ENTER_GPIO_Port, &GPIO_InitStruct);
 800126a:	f107 0310 	add.w	r3, r7, #16
 800126e:	4619      	mov	r1, r3
 8001270:	480d      	ldr	r0, [pc, #52]	; (80012a8 <MX_GPIO_Init+0x110>)
 8001272:	f000 fadb 	bl	800182c <HAL_GPIO_Init>

  /*Configure GPIO pin : OLED_RESET_PIN_Pin */
  GPIO_InitStruct.Pin = OLED_RESET_PIN_Pin;
 8001276:	f44f 7380 	mov.w	r3, #256	; 0x100
 800127a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800127c:	2301      	movs	r3, #1
 800127e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001280:	2300      	movs	r3, #0
 8001282:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001284:	2302      	movs	r3, #2
 8001286:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(OLED_RESET_PIN_GPIO_Port, &GPIO_InitStruct);
 8001288:	f107 0310 	add.w	r3, r7, #16
 800128c:	4619      	mov	r1, r3
 800128e:	4805      	ldr	r0, [pc, #20]	; (80012a4 <MX_GPIO_Init+0x10c>)
 8001290:	f000 facc 	bl	800182c <HAL_GPIO_Init>

}
 8001294:	bf00      	nop
 8001296:	3720      	adds	r7, #32
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	40021000 	.word	0x40021000
 80012a0:	40011000 	.word	0x40011000
 80012a4:	40010c00 	.word	0x40010c00
 80012a8:	40010800 	.word	0x40010800

080012ac <MX_SI_Init>:

/* USER CODE BEGIN 4 */

static void MX_SI_Init(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
	Si5351_StructInit(&si1, &hi2c1);
 80012b0:	4920      	ldr	r1, [pc, #128]	; (8001334 <MX_SI_Init+0x88>)
 80012b2:	4821      	ldr	r0, [pc, #132]	; (8001338 <MX_SI_Init+0x8c>)
 80012b4:	f002 f8cc 	bl	8003450 <Si5351_StructInit>
	si1.OSC.OSC_XTAL_Load = XTAL_Load_10_pF;
 80012b8:	4b1f      	ldr	r3, [pc, #124]	; (8001338 <MX_SI_Init+0x8c>)
 80012ba:	22c0      	movs	r2, #192	; 0xc0
 80012bc:	755a      	strb	r2, [r3, #21]

	si1.PLL[0].PLL_Clock_Source = PLL_Clock_Source_XTAL;
 80012be:	4b1e      	ldr	r3, [pc, #120]	; (8001338 <MX_SI_Init+0x8c>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	si1.PLL[0].PLL_Multiplier_Integer = 32; //800Mhz
 80012c6:	4b1c      	ldr	r3, [pc, #112]	; (8001338 <MX_SI_Init+0x8c>)
 80012c8:	2220      	movs	r2, #32
 80012ca:	619a      	str	r2, [r3, #24]
	si1.MS[0].MS_Clock_Source = MS_Clock_Source_PLLA;
 80012cc:	4b1a      	ldr	r3, [pc, #104]	; (8001338 <MX_SI_Init+0x8c>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	si1.MS[0].MS_Divider_Integer = 80; //10Mhz
 80012d4:	4b18      	ldr	r3, [pc, #96]	; (8001338 <MX_SI_Init+0x8c>)
 80012d6:	2250      	movs	r2, #80	; 0x50
 80012d8:	63da      	str	r2, [r3, #60]	; 0x3c
	si1.CLK[0].CLK_R_Div = CLK_R_Div1;
 80012da:	4b17      	ldr	r3, [pc, #92]	; (8001338 <MX_SI_Init+0x8c>)
 80012dc:	2200      	movs	r2, #0
 80012de:	f883 20ba 	strb.w	r2, [r3, #186]	; 0xba
	si1.CLK[0].CLK_Enable = OFF;
 80012e2:	4b15      	ldr	r3, [pc, #84]	; (8001338 <MX_SI_Init+0x8c>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc

	si1.PLL[1].PLL_Clock_Source = PLL_Clock_Source_XTAL;
 80012ea:	4b13      	ldr	r3, [pc, #76]	; (8001338 <MX_SI_Init+0x8c>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	si1.PLL[1].PLL_Multiplier_Integer = 32; //800Mhz
 80012f2:	4b11      	ldr	r3, [pc, #68]	; (8001338 <MX_SI_Init+0x8c>)
 80012f4:	2220      	movs	r2, #32
 80012f6:	629a      	str	r2, [r3, #40]	; 0x28
	si1.MS[1].MS_Clock_Source = MS_Clock_Source_PLLB;
 80012f8:	4b0f      	ldr	r3, [pc, #60]	; (8001338 <MX_SI_Init+0x8c>)
 80012fa:	2220      	movs	r2, #32
 80012fc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	si1.MS[1].MS_Divider_Integer = 50; //10Mhz
 8001300:	4b0d      	ldr	r3, [pc, #52]	; (8001338 <MX_SI_Init+0x8c>)
 8001302:	2232      	movs	r2, #50	; 0x32
 8001304:	64da      	str	r2, [r3, #76]	; 0x4c
	si1.CLK[1].CLK_R_Div = CLK_R_Div16; //1Mhz
 8001306:	4b0c      	ldr	r3, [pc, #48]	; (8001338 <MX_SI_Init+0x8c>)
 8001308:	2240      	movs	r2, #64	; 0x40
 800130a:	f883 20c3 	strb.w	r2, [r3, #195]	; 0xc3
	si1.CLK[1].CLK_Enable = OFF;
 800130e:	4b0a      	ldr	r3, [pc, #40]	; (8001338 <MX_SI_Init+0x8c>)
 8001310:	2200      	movs	r2, #0
 8001312:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5

	si1.CLK[2].CLK_Enable = OFF;
 8001316:	4b08      	ldr	r3, [pc, #32]	; (8001338 <MX_SI_Init+0x8c>)
 8001318:	2200      	movs	r2, #0
 800131a:	f883 20ce 	strb.w	r2, [r3, #206]	; 0xce

	Si5351_Init(&si1);
 800131e:	4806      	ldr	r0, [pc, #24]	; (8001338 <MX_SI_Init+0x8c>)
 8001320:	f003 fb7e 	bl	8004a20 <Si5351_Init>

	channel0Freq = 0;
 8001324:	4b05      	ldr	r3, [pc, #20]	; (800133c <MX_SI_Init+0x90>)
 8001326:	2200      	movs	r2, #0
 8001328:	601a      	str	r2, [r3, #0]
	channel1Freq = 0;
 800132a:	4b05      	ldr	r3, [pc, #20]	; (8001340 <MX_SI_Init+0x94>)
 800132c:	2200      	movs	r2, #0
 800132e:	601a      	str	r2, [r3, #0]
}
 8001330:	bf00      	nop
 8001332:	bd80      	pop	{r7, pc}
 8001334:	20000094 	.word	0x20000094
 8001338:	200000e8 	.word	0x200000e8
 800133c:	200001f0 	.word	0x200001f0
 8001340:	200001f4 	.word	0x200001f4

08001344 <MX_SCR_Init>:

static void MX_SCR_Init(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
	ssd1306_Init();
 8001348:	f003 fc5c 	bl	8004c04 <ssd1306_Init>
	ShowCurrentOscConfig();
 800134c:	f7ff fc5a 	bl	8000c04 <ShowCurrentOscConfig>
}
 8001350:	bf00      	nop
 8001352:	bd80      	pop	{r7, pc}

08001354 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001358:	b672      	cpsid	i
}
 800135a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800135c:	e7fe      	b.n	800135c <Error_Handler+0x8>
	...

08001360 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001360:	b480      	push	{r7}
 8001362:	b085      	sub	sp, #20
 8001364:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001366:	4b15      	ldr	r3, [pc, #84]	; (80013bc <HAL_MspInit+0x5c>)
 8001368:	699b      	ldr	r3, [r3, #24]
 800136a:	4a14      	ldr	r2, [pc, #80]	; (80013bc <HAL_MspInit+0x5c>)
 800136c:	f043 0301 	orr.w	r3, r3, #1
 8001370:	6193      	str	r3, [r2, #24]
 8001372:	4b12      	ldr	r3, [pc, #72]	; (80013bc <HAL_MspInit+0x5c>)
 8001374:	699b      	ldr	r3, [r3, #24]
 8001376:	f003 0301 	and.w	r3, r3, #1
 800137a:	60bb      	str	r3, [r7, #8]
 800137c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800137e:	4b0f      	ldr	r3, [pc, #60]	; (80013bc <HAL_MspInit+0x5c>)
 8001380:	69db      	ldr	r3, [r3, #28]
 8001382:	4a0e      	ldr	r2, [pc, #56]	; (80013bc <HAL_MspInit+0x5c>)
 8001384:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001388:	61d3      	str	r3, [r2, #28]
 800138a:	4b0c      	ldr	r3, [pc, #48]	; (80013bc <HAL_MspInit+0x5c>)
 800138c:	69db      	ldr	r3, [r3, #28]
 800138e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001392:	607b      	str	r3, [r7, #4]
 8001394:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001396:	4b0a      	ldr	r3, [pc, #40]	; (80013c0 <HAL_MspInit+0x60>)
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	60fb      	str	r3, [r7, #12]
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80013a2:	60fb      	str	r3, [r7, #12]
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80013aa:	60fb      	str	r3, [r7, #12]
 80013ac:	4a04      	ldr	r2, [pc, #16]	; (80013c0 <HAL_MspInit+0x60>)
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013b2:	bf00      	nop
 80013b4:	3714      	adds	r7, #20
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bc80      	pop	{r7}
 80013ba:	4770      	bx	lr
 80013bc:	40021000 	.word	0x40021000
 80013c0:	40010000 	.word	0x40010000

080013c4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b088      	sub	sp, #32
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013cc:	f107 0310 	add.w	r3, r7, #16
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
 80013d4:	605a      	str	r2, [r3, #4]
 80013d6:	609a      	str	r2, [r3, #8]
 80013d8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4a16      	ldr	r2, [pc, #88]	; (8001438 <HAL_I2C_MspInit+0x74>)
 80013e0:	4293      	cmp	r3, r2
 80013e2:	d125      	bne.n	8001430 <HAL_I2C_MspInit+0x6c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013e4:	4b15      	ldr	r3, [pc, #84]	; (800143c <HAL_I2C_MspInit+0x78>)
 80013e6:	699b      	ldr	r3, [r3, #24]
 80013e8:	4a14      	ldr	r2, [pc, #80]	; (800143c <HAL_I2C_MspInit+0x78>)
 80013ea:	f043 0308 	orr.w	r3, r3, #8
 80013ee:	6193      	str	r3, [r2, #24]
 80013f0:	4b12      	ldr	r3, [pc, #72]	; (800143c <HAL_I2C_MspInit+0x78>)
 80013f2:	699b      	ldr	r3, [r3, #24]
 80013f4:	f003 0308 	and.w	r3, r3, #8
 80013f8:	60fb      	str	r3, [r7, #12]
 80013fa:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80013fc:	23c0      	movs	r3, #192	; 0xc0
 80013fe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001400:	2312      	movs	r3, #18
 8001402:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001404:	2301      	movs	r3, #1
 8001406:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001408:	2303      	movs	r3, #3
 800140a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800140c:	f107 0310 	add.w	r3, r7, #16
 8001410:	4619      	mov	r1, r3
 8001412:	480b      	ldr	r0, [pc, #44]	; (8001440 <HAL_I2C_MspInit+0x7c>)
 8001414:	f000 fa0a 	bl	800182c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001418:	4b08      	ldr	r3, [pc, #32]	; (800143c <HAL_I2C_MspInit+0x78>)
 800141a:	69db      	ldr	r3, [r3, #28]
 800141c:	4a07      	ldr	r2, [pc, #28]	; (800143c <HAL_I2C_MspInit+0x78>)
 800141e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001422:	61d3      	str	r3, [r2, #28]
 8001424:	4b05      	ldr	r3, [pc, #20]	; (800143c <HAL_I2C_MspInit+0x78>)
 8001426:	69db      	ldr	r3, [r3, #28]
 8001428:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800142c:	60bb      	str	r3, [r7, #8]
 800142e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001430:	bf00      	nop
 8001432:	3720      	adds	r7, #32
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	40005400 	.word	0x40005400
 800143c:	40021000 	.word	0x40021000
 8001440:	40010c00 	.word	0x40010c00

08001444 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001448:	e7fe      	b.n	8001448 <NMI_Handler+0x4>

0800144a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800144a:	b480      	push	{r7}
 800144c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800144e:	e7fe      	b.n	800144e <HardFault_Handler+0x4>

08001450 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001454:	e7fe      	b.n	8001454 <MemManage_Handler+0x4>

08001456 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001456:	b480      	push	{r7}
 8001458:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800145a:	e7fe      	b.n	800145a <BusFault_Handler+0x4>

0800145c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001460:	e7fe      	b.n	8001460 <UsageFault_Handler+0x4>

08001462 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001462:	b480      	push	{r7}
 8001464:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001466:	bf00      	nop
 8001468:	46bd      	mov	sp, r7
 800146a:	bc80      	pop	{r7}
 800146c:	4770      	bx	lr

0800146e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800146e:	b480      	push	{r7}
 8001470:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001472:	bf00      	nop
 8001474:	46bd      	mov	sp, r7
 8001476:	bc80      	pop	{r7}
 8001478:	4770      	bx	lr

0800147a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800147a:	b480      	push	{r7}
 800147c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800147e:	bf00      	nop
 8001480:	46bd      	mov	sp, r7
 8001482:	bc80      	pop	{r7}
 8001484:	4770      	bx	lr

08001486 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001486:	b580      	push	{r7, lr}
 8001488:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800148a:	f000 f8ab 	bl	80015e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800148e:	bf00      	nop
 8001490:	bd80      	pop	{r7, pc}
	...

08001494 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b086      	sub	sp, #24
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800149c:	4a14      	ldr	r2, [pc, #80]	; (80014f0 <_sbrk+0x5c>)
 800149e:	4b15      	ldr	r3, [pc, #84]	; (80014f4 <_sbrk+0x60>)
 80014a0:	1ad3      	subs	r3, r2, r3
 80014a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014a8:	4b13      	ldr	r3, [pc, #76]	; (80014f8 <_sbrk+0x64>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d102      	bne.n	80014b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014b0:	4b11      	ldr	r3, [pc, #68]	; (80014f8 <_sbrk+0x64>)
 80014b2:	4a12      	ldr	r2, [pc, #72]	; (80014fc <_sbrk+0x68>)
 80014b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014b6:	4b10      	ldr	r3, [pc, #64]	; (80014f8 <_sbrk+0x64>)
 80014b8:	681a      	ldr	r2, [r3, #0]
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	4413      	add	r3, r2
 80014be:	693a      	ldr	r2, [r7, #16]
 80014c0:	429a      	cmp	r2, r3
 80014c2:	d207      	bcs.n	80014d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014c4:	f003 fd9e 	bl	8005004 <__errno>
 80014c8:	4603      	mov	r3, r0
 80014ca:	220c      	movs	r2, #12
 80014cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014ce:	f04f 33ff 	mov.w	r3, #4294967295
 80014d2:	e009      	b.n	80014e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014d4:	4b08      	ldr	r3, [pc, #32]	; (80014f8 <_sbrk+0x64>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014da:	4b07      	ldr	r3, [pc, #28]	; (80014f8 <_sbrk+0x64>)
 80014dc:	681a      	ldr	r2, [r3, #0]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	4413      	add	r3, r2
 80014e2:	4a05      	ldr	r2, [pc, #20]	; (80014f8 <_sbrk+0x64>)
 80014e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014e6:	68fb      	ldr	r3, [r7, #12]
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	3718      	adds	r7, #24
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	20002800 	.word	0x20002800
 80014f4:	00000400 	.word	0x00000400
 80014f8:	2000021c 	.word	0x2000021c
 80014fc:	20000440 	.word	0x20000440

08001500 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001504:	bf00      	nop
 8001506:	46bd      	mov	sp, r7
 8001508:	bc80      	pop	{r7}
 800150a:	4770      	bx	lr

0800150c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800150c:	480c      	ldr	r0, [pc, #48]	; (8001540 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800150e:	490d      	ldr	r1, [pc, #52]	; (8001544 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001510:	4a0d      	ldr	r2, [pc, #52]	; (8001548 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001512:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001514:	e002      	b.n	800151c <LoopCopyDataInit>

08001516 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001516:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001518:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800151a:	3304      	adds	r3, #4

0800151c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800151c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800151e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001520:	d3f9      	bcc.n	8001516 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001522:	4a0a      	ldr	r2, [pc, #40]	; (800154c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001524:	4c0a      	ldr	r4, [pc, #40]	; (8001550 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001526:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001528:	e001      	b.n	800152e <LoopFillZerobss>

0800152a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800152a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800152c:	3204      	adds	r2, #4

0800152e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800152e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001530:	d3fb      	bcc.n	800152a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001532:	f7ff ffe5 	bl	8001500 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001536:	f003 fd6b 	bl	8005010 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800153a:	f7ff fcfb 	bl	8000f34 <main>
  bx lr
 800153e:	4770      	bx	lr
  ldr r0, =_sdata
 8001540:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001544:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001548:	08006224 	.word	0x08006224
  ldr r2, =_sbss
 800154c:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001550:	2000043c 	.word	0x2000043c

08001554 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001554:	e7fe      	b.n	8001554 <ADC1_2_IRQHandler>
	...

08001558 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800155c:	4b08      	ldr	r3, [pc, #32]	; (8001580 <HAL_Init+0x28>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a07      	ldr	r2, [pc, #28]	; (8001580 <HAL_Init+0x28>)
 8001562:	f043 0310 	orr.w	r3, r3, #16
 8001566:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001568:	2003      	movs	r0, #3
 800156a:	f000 f92b 	bl	80017c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800156e:	200f      	movs	r0, #15
 8001570:	f000 f808 	bl	8001584 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001574:	f7ff fef4 	bl	8001360 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001578:	2300      	movs	r3, #0
}
 800157a:	4618      	mov	r0, r3
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	40022000 	.word	0x40022000

08001584 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800158c:	4b12      	ldr	r3, [pc, #72]	; (80015d8 <HAL_InitTick+0x54>)
 800158e:	681a      	ldr	r2, [r3, #0]
 8001590:	4b12      	ldr	r3, [pc, #72]	; (80015dc <HAL_InitTick+0x58>)
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	4619      	mov	r1, r3
 8001596:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800159a:	fbb3 f3f1 	udiv	r3, r3, r1
 800159e:	fbb2 f3f3 	udiv	r3, r2, r3
 80015a2:	4618      	mov	r0, r3
 80015a4:	f000 f935 	bl	8001812 <HAL_SYSTICK_Config>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015ae:	2301      	movs	r3, #1
 80015b0:	e00e      	b.n	80015d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2b0f      	cmp	r3, #15
 80015b6:	d80a      	bhi.n	80015ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015b8:	2200      	movs	r2, #0
 80015ba:	6879      	ldr	r1, [r7, #4]
 80015bc:	f04f 30ff 	mov.w	r0, #4294967295
 80015c0:	f000 f90b 	bl	80017da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015c4:	4a06      	ldr	r2, [pc, #24]	; (80015e0 <HAL_InitTick+0x5c>)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015ca:	2300      	movs	r3, #0
 80015cc:	e000      	b.n	80015d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015ce:	2301      	movs	r3, #1
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	3708      	adds	r7, #8
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	20000000 	.word	0x20000000
 80015dc:	20000008 	.word	0x20000008
 80015e0:	20000004 	.word	0x20000004

080015e4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015e8:	4b05      	ldr	r3, [pc, #20]	; (8001600 <HAL_IncTick+0x1c>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	461a      	mov	r2, r3
 80015ee:	4b05      	ldr	r3, [pc, #20]	; (8001604 <HAL_IncTick+0x20>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	4413      	add	r3, r2
 80015f4:	4a03      	ldr	r2, [pc, #12]	; (8001604 <HAL_IncTick+0x20>)
 80015f6:	6013      	str	r3, [r2, #0]
}
 80015f8:	bf00      	nop
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bc80      	pop	{r7}
 80015fe:	4770      	bx	lr
 8001600:	20000008 	.word	0x20000008
 8001604:	20000220 	.word	0x20000220

08001608 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
  return uwTick;
 800160c:	4b02      	ldr	r3, [pc, #8]	; (8001618 <HAL_GetTick+0x10>)
 800160e:	681b      	ldr	r3, [r3, #0]
}
 8001610:	4618      	mov	r0, r3
 8001612:	46bd      	mov	sp, r7
 8001614:	bc80      	pop	{r7}
 8001616:	4770      	bx	lr
 8001618:	20000220 	.word	0x20000220

0800161c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b084      	sub	sp, #16
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001624:	f7ff fff0 	bl	8001608 <HAL_GetTick>
 8001628:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001634:	d005      	beq.n	8001642 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001636:	4b0a      	ldr	r3, [pc, #40]	; (8001660 <HAL_Delay+0x44>)
 8001638:	781b      	ldrb	r3, [r3, #0]
 800163a:	461a      	mov	r2, r3
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	4413      	add	r3, r2
 8001640:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001642:	bf00      	nop
 8001644:	f7ff ffe0 	bl	8001608 <HAL_GetTick>
 8001648:	4602      	mov	r2, r0
 800164a:	68bb      	ldr	r3, [r7, #8]
 800164c:	1ad3      	subs	r3, r2, r3
 800164e:	68fa      	ldr	r2, [r7, #12]
 8001650:	429a      	cmp	r2, r3
 8001652:	d8f7      	bhi.n	8001644 <HAL_Delay+0x28>
  {
  }
}
 8001654:	bf00      	nop
 8001656:	bf00      	nop
 8001658:	3710      	adds	r7, #16
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	20000008 	.word	0x20000008

08001664 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001664:	b480      	push	{r7}
 8001666:	b085      	sub	sp, #20
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	f003 0307 	and.w	r3, r3, #7
 8001672:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001674:	4b0c      	ldr	r3, [pc, #48]	; (80016a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001676:	68db      	ldr	r3, [r3, #12]
 8001678:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800167a:	68ba      	ldr	r2, [r7, #8]
 800167c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001680:	4013      	ands	r3, r2
 8001682:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800168c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001690:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001694:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001696:	4a04      	ldr	r2, [pc, #16]	; (80016a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001698:	68bb      	ldr	r3, [r7, #8]
 800169a:	60d3      	str	r3, [r2, #12]
}
 800169c:	bf00      	nop
 800169e:	3714      	adds	r7, #20
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bc80      	pop	{r7}
 80016a4:	4770      	bx	lr
 80016a6:	bf00      	nop
 80016a8:	e000ed00 	.word	0xe000ed00

080016ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016b0:	4b04      	ldr	r3, [pc, #16]	; (80016c4 <__NVIC_GetPriorityGrouping+0x18>)
 80016b2:	68db      	ldr	r3, [r3, #12]
 80016b4:	0a1b      	lsrs	r3, r3, #8
 80016b6:	f003 0307 	and.w	r3, r3, #7
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	46bd      	mov	sp, r7
 80016be:	bc80      	pop	{r7}
 80016c0:	4770      	bx	lr
 80016c2:	bf00      	nop
 80016c4:	e000ed00 	.word	0xe000ed00

080016c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b083      	sub	sp, #12
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	4603      	mov	r3, r0
 80016d0:	6039      	str	r1, [r7, #0]
 80016d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	db0a      	blt.n	80016f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	b2da      	uxtb	r2, r3
 80016e0:	490c      	ldr	r1, [pc, #48]	; (8001714 <__NVIC_SetPriority+0x4c>)
 80016e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016e6:	0112      	lsls	r2, r2, #4
 80016e8:	b2d2      	uxtb	r2, r2
 80016ea:	440b      	add	r3, r1
 80016ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016f0:	e00a      	b.n	8001708 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	b2da      	uxtb	r2, r3
 80016f6:	4908      	ldr	r1, [pc, #32]	; (8001718 <__NVIC_SetPriority+0x50>)
 80016f8:	79fb      	ldrb	r3, [r7, #7]
 80016fa:	f003 030f 	and.w	r3, r3, #15
 80016fe:	3b04      	subs	r3, #4
 8001700:	0112      	lsls	r2, r2, #4
 8001702:	b2d2      	uxtb	r2, r2
 8001704:	440b      	add	r3, r1
 8001706:	761a      	strb	r2, [r3, #24]
}
 8001708:	bf00      	nop
 800170a:	370c      	adds	r7, #12
 800170c:	46bd      	mov	sp, r7
 800170e:	bc80      	pop	{r7}
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	e000e100 	.word	0xe000e100
 8001718:	e000ed00 	.word	0xe000ed00

0800171c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800171c:	b480      	push	{r7}
 800171e:	b089      	sub	sp, #36	; 0x24
 8001720:	af00      	add	r7, sp, #0
 8001722:	60f8      	str	r0, [r7, #12]
 8001724:	60b9      	str	r1, [r7, #8]
 8001726:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	f003 0307 	and.w	r3, r3, #7
 800172e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001730:	69fb      	ldr	r3, [r7, #28]
 8001732:	f1c3 0307 	rsb	r3, r3, #7
 8001736:	2b04      	cmp	r3, #4
 8001738:	bf28      	it	cs
 800173a:	2304      	movcs	r3, #4
 800173c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800173e:	69fb      	ldr	r3, [r7, #28]
 8001740:	3304      	adds	r3, #4
 8001742:	2b06      	cmp	r3, #6
 8001744:	d902      	bls.n	800174c <NVIC_EncodePriority+0x30>
 8001746:	69fb      	ldr	r3, [r7, #28]
 8001748:	3b03      	subs	r3, #3
 800174a:	e000      	b.n	800174e <NVIC_EncodePriority+0x32>
 800174c:	2300      	movs	r3, #0
 800174e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001750:	f04f 32ff 	mov.w	r2, #4294967295
 8001754:	69bb      	ldr	r3, [r7, #24]
 8001756:	fa02 f303 	lsl.w	r3, r2, r3
 800175a:	43da      	mvns	r2, r3
 800175c:	68bb      	ldr	r3, [r7, #8]
 800175e:	401a      	ands	r2, r3
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001764:	f04f 31ff 	mov.w	r1, #4294967295
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	fa01 f303 	lsl.w	r3, r1, r3
 800176e:	43d9      	mvns	r1, r3
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001774:	4313      	orrs	r3, r2
         );
}
 8001776:	4618      	mov	r0, r3
 8001778:	3724      	adds	r7, #36	; 0x24
 800177a:	46bd      	mov	sp, r7
 800177c:	bc80      	pop	{r7}
 800177e:	4770      	bx	lr

08001780 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	3b01      	subs	r3, #1
 800178c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001790:	d301      	bcc.n	8001796 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001792:	2301      	movs	r3, #1
 8001794:	e00f      	b.n	80017b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001796:	4a0a      	ldr	r2, [pc, #40]	; (80017c0 <SysTick_Config+0x40>)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	3b01      	subs	r3, #1
 800179c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800179e:	210f      	movs	r1, #15
 80017a0:	f04f 30ff 	mov.w	r0, #4294967295
 80017a4:	f7ff ff90 	bl	80016c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017a8:	4b05      	ldr	r3, [pc, #20]	; (80017c0 <SysTick_Config+0x40>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017ae:	4b04      	ldr	r3, [pc, #16]	; (80017c0 <SysTick_Config+0x40>)
 80017b0:	2207      	movs	r2, #7
 80017b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017b4:	2300      	movs	r3, #0
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3708      	adds	r7, #8
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	e000e010 	.word	0xe000e010

080017c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017cc:	6878      	ldr	r0, [r7, #4]
 80017ce:	f7ff ff49 	bl	8001664 <__NVIC_SetPriorityGrouping>
}
 80017d2:	bf00      	nop
 80017d4:	3708      	adds	r7, #8
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}

080017da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017da:	b580      	push	{r7, lr}
 80017dc:	b086      	sub	sp, #24
 80017de:	af00      	add	r7, sp, #0
 80017e0:	4603      	mov	r3, r0
 80017e2:	60b9      	str	r1, [r7, #8]
 80017e4:	607a      	str	r2, [r7, #4]
 80017e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017e8:	2300      	movs	r3, #0
 80017ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017ec:	f7ff ff5e 	bl	80016ac <__NVIC_GetPriorityGrouping>
 80017f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017f2:	687a      	ldr	r2, [r7, #4]
 80017f4:	68b9      	ldr	r1, [r7, #8]
 80017f6:	6978      	ldr	r0, [r7, #20]
 80017f8:	f7ff ff90 	bl	800171c <NVIC_EncodePriority>
 80017fc:	4602      	mov	r2, r0
 80017fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001802:	4611      	mov	r1, r2
 8001804:	4618      	mov	r0, r3
 8001806:	f7ff ff5f 	bl	80016c8 <__NVIC_SetPriority>
}
 800180a:	bf00      	nop
 800180c:	3718      	adds	r7, #24
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}

08001812 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001812:	b580      	push	{r7, lr}
 8001814:	b082      	sub	sp, #8
 8001816:	af00      	add	r7, sp, #0
 8001818:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800181a:	6878      	ldr	r0, [r7, #4]
 800181c:	f7ff ffb0 	bl	8001780 <SysTick_Config>
 8001820:	4603      	mov	r3, r0
}
 8001822:	4618      	mov	r0, r3
 8001824:	3708      	adds	r7, #8
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
	...

0800182c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800182c:	b480      	push	{r7}
 800182e:	b08b      	sub	sp, #44	; 0x2c
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
 8001834:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001836:	2300      	movs	r3, #0
 8001838:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800183a:	2300      	movs	r3, #0
 800183c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800183e:	e161      	b.n	8001b04 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001840:	2201      	movs	r2, #1
 8001842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001844:	fa02 f303 	lsl.w	r3, r2, r3
 8001848:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	69fa      	ldr	r2, [r7, #28]
 8001850:	4013      	ands	r3, r2
 8001852:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001854:	69ba      	ldr	r2, [r7, #24]
 8001856:	69fb      	ldr	r3, [r7, #28]
 8001858:	429a      	cmp	r2, r3
 800185a:	f040 8150 	bne.w	8001afe <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	4a97      	ldr	r2, [pc, #604]	; (8001ac0 <HAL_GPIO_Init+0x294>)
 8001864:	4293      	cmp	r3, r2
 8001866:	d05e      	beq.n	8001926 <HAL_GPIO_Init+0xfa>
 8001868:	4a95      	ldr	r2, [pc, #596]	; (8001ac0 <HAL_GPIO_Init+0x294>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d875      	bhi.n	800195a <HAL_GPIO_Init+0x12e>
 800186e:	4a95      	ldr	r2, [pc, #596]	; (8001ac4 <HAL_GPIO_Init+0x298>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d058      	beq.n	8001926 <HAL_GPIO_Init+0xfa>
 8001874:	4a93      	ldr	r2, [pc, #588]	; (8001ac4 <HAL_GPIO_Init+0x298>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d86f      	bhi.n	800195a <HAL_GPIO_Init+0x12e>
 800187a:	4a93      	ldr	r2, [pc, #588]	; (8001ac8 <HAL_GPIO_Init+0x29c>)
 800187c:	4293      	cmp	r3, r2
 800187e:	d052      	beq.n	8001926 <HAL_GPIO_Init+0xfa>
 8001880:	4a91      	ldr	r2, [pc, #580]	; (8001ac8 <HAL_GPIO_Init+0x29c>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d869      	bhi.n	800195a <HAL_GPIO_Init+0x12e>
 8001886:	4a91      	ldr	r2, [pc, #580]	; (8001acc <HAL_GPIO_Init+0x2a0>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d04c      	beq.n	8001926 <HAL_GPIO_Init+0xfa>
 800188c:	4a8f      	ldr	r2, [pc, #572]	; (8001acc <HAL_GPIO_Init+0x2a0>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d863      	bhi.n	800195a <HAL_GPIO_Init+0x12e>
 8001892:	4a8f      	ldr	r2, [pc, #572]	; (8001ad0 <HAL_GPIO_Init+0x2a4>)
 8001894:	4293      	cmp	r3, r2
 8001896:	d046      	beq.n	8001926 <HAL_GPIO_Init+0xfa>
 8001898:	4a8d      	ldr	r2, [pc, #564]	; (8001ad0 <HAL_GPIO_Init+0x2a4>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d85d      	bhi.n	800195a <HAL_GPIO_Init+0x12e>
 800189e:	2b12      	cmp	r3, #18
 80018a0:	d82a      	bhi.n	80018f8 <HAL_GPIO_Init+0xcc>
 80018a2:	2b12      	cmp	r3, #18
 80018a4:	d859      	bhi.n	800195a <HAL_GPIO_Init+0x12e>
 80018a6:	a201      	add	r2, pc, #4	; (adr r2, 80018ac <HAL_GPIO_Init+0x80>)
 80018a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018ac:	08001927 	.word	0x08001927
 80018b0:	08001901 	.word	0x08001901
 80018b4:	08001913 	.word	0x08001913
 80018b8:	08001955 	.word	0x08001955
 80018bc:	0800195b 	.word	0x0800195b
 80018c0:	0800195b 	.word	0x0800195b
 80018c4:	0800195b 	.word	0x0800195b
 80018c8:	0800195b 	.word	0x0800195b
 80018cc:	0800195b 	.word	0x0800195b
 80018d0:	0800195b 	.word	0x0800195b
 80018d4:	0800195b 	.word	0x0800195b
 80018d8:	0800195b 	.word	0x0800195b
 80018dc:	0800195b 	.word	0x0800195b
 80018e0:	0800195b 	.word	0x0800195b
 80018e4:	0800195b 	.word	0x0800195b
 80018e8:	0800195b 	.word	0x0800195b
 80018ec:	0800195b 	.word	0x0800195b
 80018f0:	08001909 	.word	0x08001909
 80018f4:	0800191d 	.word	0x0800191d
 80018f8:	4a76      	ldr	r2, [pc, #472]	; (8001ad4 <HAL_GPIO_Init+0x2a8>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d013      	beq.n	8001926 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80018fe:	e02c      	b.n	800195a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	68db      	ldr	r3, [r3, #12]
 8001904:	623b      	str	r3, [r7, #32]
          break;
 8001906:	e029      	b.n	800195c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	68db      	ldr	r3, [r3, #12]
 800190c:	3304      	adds	r3, #4
 800190e:	623b      	str	r3, [r7, #32]
          break;
 8001910:	e024      	b.n	800195c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	68db      	ldr	r3, [r3, #12]
 8001916:	3308      	adds	r3, #8
 8001918:	623b      	str	r3, [r7, #32]
          break;
 800191a:	e01f      	b.n	800195c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	68db      	ldr	r3, [r3, #12]
 8001920:	330c      	adds	r3, #12
 8001922:	623b      	str	r3, [r7, #32]
          break;
 8001924:	e01a      	b.n	800195c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	689b      	ldr	r3, [r3, #8]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d102      	bne.n	8001934 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800192e:	2304      	movs	r3, #4
 8001930:	623b      	str	r3, [r7, #32]
          break;
 8001932:	e013      	b.n	800195c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	689b      	ldr	r3, [r3, #8]
 8001938:	2b01      	cmp	r3, #1
 800193a:	d105      	bne.n	8001948 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800193c:	2308      	movs	r3, #8
 800193e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	69fa      	ldr	r2, [r7, #28]
 8001944:	611a      	str	r2, [r3, #16]
          break;
 8001946:	e009      	b.n	800195c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001948:	2308      	movs	r3, #8
 800194a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	69fa      	ldr	r2, [r7, #28]
 8001950:	615a      	str	r2, [r3, #20]
          break;
 8001952:	e003      	b.n	800195c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001954:	2300      	movs	r3, #0
 8001956:	623b      	str	r3, [r7, #32]
          break;
 8001958:	e000      	b.n	800195c <HAL_GPIO_Init+0x130>
          break;
 800195a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800195c:	69bb      	ldr	r3, [r7, #24]
 800195e:	2bff      	cmp	r3, #255	; 0xff
 8001960:	d801      	bhi.n	8001966 <HAL_GPIO_Init+0x13a>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	e001      	b.n	800196a <HAL_GPIO_Init+0x13e>
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	3304      	adds	r3, #4
 800196a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800196c:	69bb      	ldr	r3, [r7, #24]
 800196e:	2bff      	cmp	r3, #255	; 0xff
 8001970:	d802      	bhi.n	8001978 <HAL_GPIO_Init+0x14c>
 8001972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001974:	009b      	lsls	r3, r3, #2
 8001976:	e002      	b.n	800197e <HAL_GPIO_Init+0x152>
 8001978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800197a:	3b08      	subs	r3, #8
 800197c:	009b      	lsls	r3, r3, #2
 800197e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	210f      	movs	r1, #15
 8001986:	693b      	ldr	r3, [r7, #16]
 8001988:	fa01 f303 	lsl.w	r3, r1, r3
 800198c:	43db      	mvns	r3, r3
 800198e:	401a      	ands	r2, r3
 8001990:	6a39      	ldr	r1, [r7, #32]
 8001992:	693b      	ldr	r3, [r7, #16]
 8001994:	fa01 f303 	lsl.w	r3, r1, r3
 8001998:	431a      	orrs	r2, r3
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	f000 80a9 	beq.w	8001afe <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80019ac:	4b4a      	ldr	r3, [pc, #296]	; (8001ad8 <HAL_GPIO_Init+0x2ac>)
 80019ae:	699b      	ldr	r3, [r3, #24]
 80019b0:	4a49      	ldr	r2, [pc, #292]	; (8001ad8 <HAL_GPIO_Init+0x2ac>)
 80019b2:	f043 0301 	orr.w	r3, r3, #1
 80019b6:	6193      	str	r3, [r2, #24]
 80019b8:	4b47      	ldr	r3, [pc, #284]	; (8001ad8 <HAL_GPIO_Init+0x2ac>)
 80019ba:	699b      	ldr	r3, [r3, #24]
 80019bc:	f003 0301 	and.w	r3, r3, #1
 80019c0:	60bb      	str	r3, [r7, #8]
 80019c2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80019c4:	4a45      	ldr	r2, [pc, #276]	; (8001adc <HAL_GPIO_Init+0x2b0>)
 80019c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019c8:	089b      	lsrs	r3, r3, #2
 80019ca:	3302      	adds	r3, #2
 80019cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019d0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80019d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d4:	f003 0303 	and.w	r3, r3, #3
 80019d8:	009b      	lsls	r3, r3, #2
 80019da:	220f      	movs	r2, #15
 80019dc:	fa02 f303 	lsl.w	r3, r2, r3
 80019e0:	43db      	mvns	r3, r3
 80019e2:	68fa      	ldr	r2, [r7, #12]
 80019e4:	4013      	ands	r3, r2
 80019e6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	4a3d      	ldr	r2, [pc, #244]	; (8001ae0 <HAL_GPIO_Init+0x2b4>)
 80019ec:	4293      	cmp	r3, r2
 80019ee:	d00d      	beq.n	8001a0c <HAL_GPIO_Init+0x1e0>
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	4a3c      	ldr	r2, [pc, #240]	; (8001ae4 <HAL_GPIO_Init+0x2b8>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d007      	beq.n	8001a08 <HAL_GPIO_Init+0x1dc>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	4a3b      	ldr	r2, [pc, #236]	; (8001ae8 <HAL_GPIO_Init+0x2bc>)
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d101      	bne.n	8001a04 <HAL_GPIO_Init+0x1d8>
 8001a00:	2302      	movs	r3, #2
 8001a02:	e004      	b.n	8001a0e <HAL_GPIO_Init+0x1e2>
 8001a04:	2303      	movs	r3, #3
 8001a06:	e002      	b.n	8001a0e <HAL_GPIO_Init+0x1e2>
 8001a08:	2301      	movs	r3, #1
 8001a0a:	e000      	b.n	8001a0e <HAL_GPIO_Init+0x1e2>
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a10:	f002 0203 	and.w	r2, r2, #3
 8001a14:	0092      	lsls	r2, r2, #2
 8001a16:	4093      	lsls	r3, r2
 8001a18:	68fa      	ldr	r2, [r7, #12]
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001a1e:	492f      	ldr	r1, [pc, #188]	; (8001adc <HAL_GPIO_Init+0x2b0>)
 8001a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a22:	089b      	lsrs	r3, r3, #2
 8001a24:	3302      	adds	r3, #2
 8001a26:	68fa      	ldr	r2, [r7, #12]
 8001a28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d006      	beq.n	8001a46 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001a38:	4b2c      	ldr	r3, [pc, #176]	; (8001aec <HAL_GPIO_Init+0x2c0>)
 8001a3a:	681a      	ldr	r2, [r3, #0]
 8001a3c:	492b      	ldr	r1, [pc, #172]	; (8001aec <HAL_GPIO_Init+0x2c0>)
 8001a3e:	69bb      	ldr	r3, [r7, #24]
 8001a40:	4313      	orrs	r3, r2
 8001a42:	600b      	str	r3, [r1, #0]
 8001a44:	e006      	b.n	8001a54 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001a46:	4b29      	ldr	r3, [pc, #164]	; (8001aec <HAL_GPIO_Init+0x2c0>)
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	69bb      	ldr	r3, [r7, #24]
 8001a4c:	43db      	mvns	r3, r3
 8001a4e:	4927      	ldr	r1, [pc, #156]	; (8001aec <HAL_GPIO_Init+0x2c0>)
 8001a50:	4013      	ands	r3, r2
 8001a52:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d006      	beq.n	8001a6e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001a60:	4b22      	ldr	r3, [pc, #136]	; (8001aec <HAL_GPIO_Init+0x2c0>)
 8001a62:	685a      	ldr	r2, [r3, #4]
 8001a64:	4921      	ldr	r1, [pc, #132]	; (8001aec <HAL_GPIO_Init+0x2c0>)
 8001a66:	69bb      	ldr	r3, [r7, #24]
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	604b      	str	r3, [r1, #4]
 8001a6c:	e006      	b.n	8001a7c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001a6e:	4b1f      	ldr	r3, [pc, #124]	; (8001aec <HAL_GPIO_Init+0x2c0>)
 8001a70:	685a      	ldr	r2, [r3, #4]
 8001a72:	69bb      	ldr	r3, [r7, #24]
 8001a74:	43db      	mvns	r3, r3
 8001a76:	491d      	ldr	r1, [pc, #116]	; (8001aec <HAL_GPIO_Init+0x2c0>)
 8001a78:	4013      	ands	r3, r2
 8001a7a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d006      	beq.n	8001a96 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001a88:	4b18      	ldr	r3, [pc, #96]	; (8001aec <HAL_GPIO_Init+0x2c0>)
 8001a8a:	689a      	ldr	r2, [r3, #8]
 8001a8c:	4917      	ldr	r1, [pc, #92]	; (8001aec <HAL_GPIO_Init+0x2c0>)
 8001a8e:	69bb      	ldr	r3, [r7, #24]
 8001a90:	4313      	orrs	r3, r2
 8001a92:	608b      	str	r3, [r1, #8]
 8001a94:	e006      	b.n	8001aa4 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001a96:	4b15      	ldr	r3, [pc, #84]	; (8001aec <HAL_GPIO_Init+0x2c0>)
 8001a98:	689a      	ldr	r2, [r3, #8]
 8001a9a:	69bb      	ldr	r3, [r7, #24]
 8001a9c:	43db      	mvns	r3, r3
 8001a9e:	4913      	ldr	r1, [pc, #76]	; (8001aec <HAL_GPIO_Init+0x2c0>)
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d01f      	beq.n	8001af0 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001ab0:	4b0e      	ldr	r3, [pc, #56]	; (8001aec <HAL_GPIO_Init+0x2c0>)
 8001ab2:	68da      	ldr	r2, [r3, #12]
 8001ab4:	490d      	ldr	r1, [pc, #52]	; (8001aec <HAL_GPIO_Init+0x2c0>)
 8001ab6:	69bb      	ldr	r3, [r7, #24]
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	60cb      	str	r3, [r1, #12]
 8001abc:	e01f      	b.n	8001afe <HAL_GPIO_Init+0x2d2>
 8001abe:	bf00      	nop
 8001ac0:	10320000 	.word	0x10320000
 8001ac4:	10310000 	.word	0x10310000
 8001ac8:	10220000 	.word	0x10220000
 8001acc:	10210000 	.word	0x10210000
 8001ad0:	10120000 	.word	0x10120000
 8001ad4:	10110000 	.word	0x10110000
 8001ad8:	40021000 	.word	0x40021000
 8001adc:	40010000 	.word	0x40010000
 8001ae0:	40010800 	.word	0x40010800
 8001ae4:	40010c00 	.word	0x40010c00
 8001ae8:	40011000 	.word	0x40011000
 8001aec:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001af0:	4b0b      	ldr	r3, [pc, #44]	; (8001b20 <HAL_GPIO_Init+0x2f4>)
 8001af2:	68da      	ldr	r2, [r3, #12]
 8001af4:	69bb      	ldr	r3, [r7, #24]
 8001af6:	43db      	mvns	r3, r3
 8001af8:	4909      	ldr	r1, [pc, #36]	; (8001b20 <HAL_GPIO_Init+0x2f4>)
 8001afa:	4013      	ands	r3, r2
 8001afc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b00:	3301      	adds	r3, #1
 8001b02:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b0a:	fa22 f303 	lsr.w	r3, r2, r3
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	f47f ae96 	bne.w	8001840 <HAL_GPIO_Init+0x14>
  }
}
 8001b14:	bf00      	nop
 8001b16:	bf00      	nop
 8001b18:	372c      	adds	r7, #44	; 0x2c
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bc80      	pop	{r7}
 8001b1e:	4770      	bx	lr
 8001b20:	40010400 	.word	0x40010400

08001b24 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b085      	sub	sp, #20
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
 8001b2c:	460b      	mov	r3, r1
 8001b2e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	689a      	ldr	r2, [r3, #8]
 8001b34:	887b      	ldrh	r3, [r7, #2]
 8001b36:	4013      	ands	r3, r2
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d002      	beq.n	8001b42 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	73fb      	strb	r3, [r7, #15]
 8001b40:	e001      	b.n	8001b46 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001b42:	2300      	movs	r3, #0
 8001b44:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001b46:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3714      	adds	r7, #20
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bc80      	pop	{r7}
 8001b50:	4770      	bx	lr

08001b52 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b52:	b480      	push	{r7}
 8001b54:	b083      	sub	sp, #12
 8001b56:	af00      	add	r7, sp, #0
 8001b58:	6078      	str	r0, [r7, #4]
 8001b5a:	460b      	mov	r3, r1
 8001b5c:	807b      	strh	r3, [r7, #2]
 8001b5e:	4613      	mov	r3, r2
 8001b60:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b62:	787b      	ldrb	r3, [r7, #1]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d003      	beq.n	8001b70 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b68:	887a      	ldrh	r2, [r7, #2]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001b6e:	e003      	b.n	8001b78 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001b70:	887b      	ldrh	r3, [r7, #2]
 8001b72:	041a      	lsls	r2, r3, #16
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	611a      	str	r2, [r3, #16]
}
 8001b78:	bf00      	nop
 8001b7a:	370c      	adds	r7, #12
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bc80      	pop	{r7}
 8001b80:	4770      	bx	lr

08001b82 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001b82:	b480      	push	{r7}
 8001b84:	b085      	sub	sp, #20
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	6078      	str	r0, [r7, #4]
 8001b8a:	460b      	mov	r3, r1
 8001b8c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	68db      	ldr	r3, [r3, #12]
 8001b92:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001b94:	887a      	ldrh	r2, [r7, #2]
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	4013      	ands	r3, r2
 8001b9a:	041a      	lsls	r2, r3, #16
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	43d9      	mvns	r1, r3
 8001ba0:	887b      	ldrh	r3, [r7, #2]
 8001ba2:	400b      	ands	r3, r1
 8001ba4:	431a      	orrs	r2, r3
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	611a      	str	r2, [r3, #16]
}
 8001baa:	bf00      	nop
 8001bac:	3714      	adds	r7, #20
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bc80      	pop	{r7}
 8001bb2:	4770      	bx	lr

08001bb4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b084      	sub	sp, #16
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d101      	bne.n	8001bc6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	e12b      	b.n	8001e1e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001bcc:	b2db      	uxtb	r3, r3
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d106      	bne.n	8001be0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001bda:	6878      	ldr	r0, [r7, #4]
 8001bdc:	f7ff fbf2 	bl	80013c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2224      	movs	r2, #36	; 0x24
 8001be4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	681a      	ldr	r2, [r3, #0]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f022 0201 	bic.w	r2, r2, #1
 8001bf6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001c06:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	681a      	ldr	r2, [r3, #0]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001c16:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001c18:	f001 fba0 	bl	800335c <HAL_RCC_GetPCLK1Freq>
 8001c1c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	4a81      	ldr	r2, [pc, #516]	; (8001e28 <HAL_I2C_Init+0x274>)
 8001c24:	4293      	cmp	r3, r2
 8001c26:	d807      	bhi.n	8001c38 <HAL_I2C_Init+0x84>
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	4a80      	ldr	r2, [pc, #512]	; (8001e2c <HAL_I2C_Init+0x278>)
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	bf94      	ite	ls
 8001c30:	2301      	movls	r3, #1
 8001c32:	2300      	movhi	r3, #0
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	e006      	b.n	8001c46 <HAL_I2C_Init+0x92>
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	4a7d      	ldr	r2, [pc, #500]	; (8001e30 <HAL_I2C_Init+0x27c>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	bf94      	ite	ls
 8001c40:	2301      	movls	r3, #1
 8001c42:	2300      	movhi	r3, #0
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e0e7      	b.n	8001e1e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	4a78      	ldr	r2, [pc, #480]	; (8001e34 <HAL_I2C_Init+0x280>)
 8001c52:	fba2 2303 	umull	r2, r3, r2, r3
 8001c56:	0c9b      	lsrs	r3, r3, #18
 8001c58:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	68ba      	ldr	r2, [r7, #8]
 8001c6a:	430a      	orrs	r2, r1
 8001c6c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	6a1b      	ldr	r3, [r3, #32]
 8001c74:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	4a6a      	ldr	r2, [pc, #424]	; (8001e28 <HAL_I2C_Init+0x274>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d802      	bhi.n	8001c88 <HAL_I2C_Init+0xd4>
 8001c82:	68bb      	ldr	r3, [r7, #8]
 8001c84:	3301      	adds	r3, #1
 8001c86:	e009      	b.n	8001c9c <HAL_I2C_Init+0xe8>
 8001c88:	68bb      	ldr	r3, [r7, #8]
 8001c8a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001c8e:	fb02 f303 	mul.w	r3, r2, r3
 8001c92:	4a69      	ldr	r2, [pc, #420]	; (8001e38 <HAL_I2C_Init+0x284>)
 8001c94:	fba2 2303 	umull	r2, r3, r2, r3
 8001c98:	099b      	lsrs	r3, r3, #6
 8001c9a:	3301      	adds	r3, #1
 8001c9c:	687a      	ldr	r2, [r7, #4]
 8001c9e:	6812      	ldr	r2, [r2, #0]
 8001ca0:	430b      	orrs	r3, r1
 8001ca2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	69db      	ldr	r3, [r3, #28]
 8001caa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001cae:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	495c      	ldr	r1, [pc, #368]	; (8001e28 <HAL_I2C_Init+0x274>)
 8001cb8:	428b      	cmp	r3, r1
 8001cba:	d819      	bhi.n	8001cf0 <HAL_I2C_Init+0x13c>
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	1e59      	subs	r1, r3, #1
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	005b      	lsls	r3, r3, #1
 8001cc6:	fbb1 f3f3 	udiv	r3, r1, r3
 8001cca:	1c59      	adds	r1, r3, #1
 8001ccc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001cd0:	400b      	ands	r3, r1
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d00a      	beq.n	8001cec <HAL_I2C_Init+0x138>
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	1e59      	subs	r1, r3, #1
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	005b      	lsls	r3, r3, #1
 8001ce0:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001cea:	e051      	b.n	8001d90 <HAL_I2C_Init+0x1dc>
 8001cec:	2304      	movs	r3, #4
 8001cee:	e04f      	b.n	8001d90 <HAL_I2C_Init+0x1dc>
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	689b      	ldr	r3, [r3, #8]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d111      	bne.n	8001d1c <HAL_I2C_Init+0x168>
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	1e58      	subs	r0, r3, #1
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6859      	ldr	r1, [r3, #4]
 8001d00:	460b      	mov	r3, r1
 8001d02:	005b      	lsls	r3, r3, #1
 8001d04:	440b      	add	r3, r1
 8001d06:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	bf0c      	ite	eq
 8001d14:	2301      	moveq	r3, #1
 8001d16:	2300      	movne	r3, #0
 8001d18:	b2db      	uxtb	r3, r3
 8001d1a:	e012      	b.n	8001d42 <HAL_I2C_Init+0x18e>
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	1e58      	subs	r0, r3, #1
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6859      	ldr	r1, [r3, #4]
 8001d24:	460b      	mov	r3, r1
 8001d26:	009b      	lsls	r3, r3, #2
 8001d28:	440b      	add	r3, r1
 8001d2a:	0099      	lsls	r1, r3, #2
 8001d2c:	440b      	add	r3, r1
 8001d2e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d32:	3301      	adds	r3, #1
 8001d34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	bf0c      	ite	eq
 8001d3c:	2301      	moveq	r3, #1
 8001d3e:	2300      	movne	r3, #0
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d001      	beq.n	8001d4a <HAL_I2C_Init+0x196>
 8001d46:	2301      	movs	r3, #1
 8001d48:	e022      	b.n	8001d90 <HAL_I2C_Init+0x1dc>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d10e      	bne.n	8001d70 <HAL_I2C_Init+0x1bc>
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	1e58      	subs	r0, r3, #1
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6859      	ldr	r1, [r3, #4]
 8001d5a:	460b      	mov	r3, r1
 8001d5c:	005b      	lsls	r3, r3, #1
 8001d5e:	440b      	add	r3, r1
 8001d60:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d64:	3301      	adds	r3, #1
 8001d66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d6a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d6e:	e00f      	b.n	8001d90 <HAL_I2C_Init+0x1dc>
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	1e58      	subs	r0, r3, #1
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6859      	ldr	r1, [r3, #4]
 8001d78:	460b      	mov	r3, r1
 8001d7a:	009b      	lsls	r3, r3, #2
 8001d7c:	440b      	add	r3, r1
 8001d7e:	0099      	lsls	r1, r3, #2
 8001d80:	440b      	add	r3, r1
 8001d82:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d86:	3301      	adds	r3, #1
 8001d88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d8c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001d90:	6879      	ldr	r1, [r7, #4]
 8001d92:	6809      	ldr	r1, [r1, #0]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	69da      	ldr	r2, [r3, #28]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6a1b      	ldr	r3, [r3, #32]
 8001daa:	431a      	orrs	r2, r3
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	430a      	orrs	r2, r1
 8001db2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001dbe:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001dc2:	687a      	ldr	r2, [r7, #4]
 8001dc4:	6911      	ldr	r1, [r2, #16]
 8001dc6:	687a      	ldr	r2, [r7, #4]
 8001dc8:	68d2      	ldr	r2, [r2, #12]
 8001dca:	4311      	orrs	r1, r2
 8001dcc:	687a      	ldr	r2, [r7, #4]
 8001dce:	6812      	ldr	r2, [r2, #0]
 8001dd0:	430b      	orrs	r3, r1
 8001dd2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	68db      	ldr	r3, [r3, #12]
 8001dda:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	695a      	ldr	r2, [r3, #20]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	699b      	ldr	r3, [r3, #24]
 8001de6:	431a      	orrs	r2, r3
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	430a      	orrs	r2, r1
 8001dee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	681a      	ldr	r2, [r3, #0]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f042 0201 	orr.w	r2, r2, #1
 8001dfe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2200      	movs	r2, #0
 8001e04:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2220      	movs	r2, #32
 8001e0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2200      	movs	r2, #0
 8001e12:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2200      	movs	r2, #0
 8001e18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001e1c:	2300      	movs	r3, #0
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	3710      	adds	r7, #16
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	000186a0 	.word	0x000186a0
 8001e2c:	001e847f 	.word	0x001e847f
 8001e30:	003d08ff 	.word	0x003d08ff
 8001e34:	431bde83 	.word	0x431bde83
 8001e38:	10624dd3 	.word	0x10624dd3

08001e3c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b088      	sub	sp, #32
 8001e40:	af02      	add	r7, sp, #8
 8001e42:	60f8      	str	r0, [r7, #12]
 8001e44:	4608      	mov	r0, r1
 8001e46:	4611      	mov	r1, r2
 8001e48:	461a      	mov	r2, r3
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	817b      	strh	r3, [r7, #10]
 8001e4e:	460b      	mov	r3, r1
 8001e50:	813b      	strh	r3, [r7, #8]
 8001e52:	4613      	mov	r3, r2
 8001e54:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001e56:	f7ff fbd7 	bl	8001608 <HAL_GetTick>
 8001e5a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	2b20      	cmp	r3, #32
 8001e66:	f040 80d9 	bne.w	800201c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001e6a:	697b      	ldr	r3, [r7, #20]
 8001e6c:	9300      	str	r3, [sp, #0]
 8001e6e:	2319      	movs	r3, #25
 8001e70:	2201      	movs	r2, #1
 8001e72:	496d      	ldr	r1, [pc, #436]	; (8002028 <HAL_I2C_Mem_Write+0x1ec>)
 8001e74:	68f8      	ldr	r0, [r7, #12]
 8001e76:	f000 fcc1 	bl	80027fc <I2C_WaitOnFlagUntilTimeout>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8001e80:	2302      	movs	r3, #2
 8001e82:	e0cc      	b.n	800201e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e8a:	2b01      	cmp	r3, #1
 8001e8c:	d101      	bne.n	8001e92 <HAL_I2C_Mem_Write+0x56>
 8001e8e:	2302      	movs	r3, #2
 8001e90:	e0c5      	b.n	800201e <HAL_I2C_Mem_Write+0x1e2>
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	2201      	movs	r2, #1
 8001e96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f003 0301 	and.w	r3, r3, #1
 8001ea4:	2b01      	cmp	r3, #1
 8001ea6:	d007      	beq.n	8001eb8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f042 0201 	orr.w	r2, r2, #1
 8001eb6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001ec6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	2221      	movs	r2, #33	; 0x21
 8001ecc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	2240      	movs	r2, #64	; 0x40
 8001ed4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	2200      	movs	r2, #0
 8001edc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	6a3a      	ldr	r2, [r7, #32]
 8001ee2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001ee8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001eee:	b29a      	uxth	r2, r3
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	4a4d      	ldr	r2, [pc, #308]	; (800202c <HAL_I2C_Mem_Write+0x1f0>)
 8001ef8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001efa:	88f8      	ldrh	r0, [r7, #6]
 8001efc:	893a      	ldrh	r2, [r7, #8]
 8001efe:	8979      	ldrh	r1, [r7, #10]
 8001f00:	697b      	ldr	r3, [r7, #20]
 8001f02:	9301      	str	r3, [sp, #4]
 8001f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f06:	9300      	str	r3, [sp, #0]
 8001f08:	4603      	mov	r3, r0
 8001f0a:	68f8      	ldr	r0, [r7, #12]
 8001f0c:	f000 faf8 	bl	8002500 <I2C_RequestMemoryWrite>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d052      	beq.n	8001fbc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	e081      	b.n	800201e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f1a:	697a      	ldr	r2, [r7, #20]
 8001f1c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001f1e:	68f8      	ldr	r0, [r7, #12]
 8001f20:	f000 fd42 	bl	80029a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d00d      	beq.n	8001f46 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f2e:	2b04      	cmp	r3, #4
 8001f30:	d107      	bne.n	8001f42 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f40:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	e06b      	b.n	800201e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f4a:	781a      	ldrb	r2, [r3, #0]
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f56:	1c5a      	adds	r2, r3, #1
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f60:	3b01      	subs	r3, #1
 8001f62:	b29a      	uxth	r2, r3
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f6c:	b29b      	uxth	r3, r3
 8001f6e:	3b01      	subs	r3, #1
 8001f70:	b29a      	uxth	r2, r3
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	695b      	ldr	r3, [r3, #20]
 8001f7c:	f003 0304 	and.w	r3, r3, #4
 8001f80:	2b04      	cmp	r3, #4
 8001f82:	d11b      	bne.n	8001fbc <HAL_I2C_Mem_Write+0x180>
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d017      	beq.n	8001fbc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f90:	781a      	ldrb	r2, [r3, #0]
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f9c:	1c5a      	adds	r2, r3, #1
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fa6:	3b01      	subs	r3, #1
 8001fa8:	b29a      	uxth	r2, r3
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fb2:	b29b      	uxth	r3, r3
 8001fb4:	3b01      	subs	r3, #1
 8001fb6:	b29a      	uxth	r2, r3
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d1aa      	bne.n	8001f1a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001fc4:	697a      	ldr	r2, [r7, #20]
 8001fc6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001fc8:	68f8      	ldr	r0, [r7, #12]
 8001fca:	f000 fd2e 	bl	8002a2a <I2C_WaitOnBTFFlagUntilTimeout>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d00d      	beq.n	8001ff0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd8:	2b04      	cmp	r3, #4
 8001fda:	d107      	bne.n	8001fec <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001fea:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001fec:	2301      	movs	r3, #1
 8001fee:	e016      	b.n	800201e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	681a      	ldr	r2, [r3, #0]
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001ffe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	2220      	movs	r2, #32
 8002004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	2200      	movs	r2, #0
 800200c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	2200      	movs	r2, #0
 8002014:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002018:	2300      	movs	r3, #0
 800201a:	e000      	b.n	800201e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800201c:	2302      	movs	r3, #2
  }
}
 800201e:	4618      	mov	r0, r3
 8002020:	3718      	adds	r7, #24
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	00100002 	.word	0x00100002
 800202c:	ffff0000 	.word	0xffff0000

08002030 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b08c      	sub	sp, #48	; 0x30
 8002034:	af02      	add	r7, sp, #8
 8002036:	60f8      	str	r0, [r7, #12]
 8002038:	4608      	mov	r0, r1
 800203a:	4611      	mov	r1, r2
 800203c:	461a      	mov	r2, r3
 800203e:	4603      	mov	r3, r0
 8002040:	817b      	strh	r3, [r7, #10]
 8002042:	460b      	mov	r3, r1
 8002044:	813b      	strh	r3, [r7, #8]
 8002046:	4613      	mov	r3, r2
 8002048:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800204a:	2300      	movs	r3, #0
 800204c:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800204e:	f7ff fadb 	bl	8001608 <HAL_GetTick>
 8002052:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800205a:	b2db      	uxtb	r3, r3
 800205c:	2b20      	cmp	r3, #32
 800205e:	f040 8244 	bne.w	80024ea <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002064:	9300      	str	r3, [sp, #0]
 8002066:	2319      	movs	r3, #25
 8002068:	2201      	movs	r2, #1
 800206a:	4982      	ldr	r1, [pc, #520]	; (8002274 <HAL_I2C_Mem_Read+0x244>)
 800206c:	68f8      	ldr	r0, [r7, #12]
 800206e:	f000 fbc5 	bl	80027fc <I2C_WaitOnFlagUntilTimeout>
 8002072:	4603      	mov	r3, r0
 8002074:	2b00      	cmp	r3, #0
 8002076:	d001      	beq.n	800207c <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8002078:	2302      	movs	r3, #2
 800207a:	e237      	b.n	80024ec <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002082:	2b01      	cmp	r3, #1
 8002084:	d101      	bne.n	800208a <HAL_I2C_Mem_Read+0x5a>
 8002086:	2302      	movs	r3, #2
 8002088:	e230      	b.n	80024ec <HAL_I2C_Mem_Read+0x4bc>
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	2201      	movs	r2, #1
 800208e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f003 0301 	and.w	r3, r3, #1
 800209c:	2b01      	cmp	r3, #1
 800209e:	d007      	beq.n	80020b0 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	681a      	ldr	r2, [r3, #0]
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f042 0201 	orr.w	r2, r2, #1
 80020ae:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	681a      	ldr	r2, [r3, #0]
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80020be:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	2222      	movs	r2, #34	; 0x22
 80020c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	2240      	movs	r2, #64	; 0x40
 80020cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	2200      	movs	r2, #0
 80020d4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80020da:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80020e0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020e6:	b29a      	uxth	r2, r3
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	4a62      	ldr	r2, [pc, #392]	; (8002278 <HAL_I2C_Mem_Read+0x248>)
 80020f0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80020f2:	88f8      	ldrh	r0, [r7, #6]
 80020f4:	893a      	ldrh	r2, [r7, #8]
 80020f6:	8979      	ldrh	r1, [r7, #10]
 80020f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020fa:	9301      	str	r3, [sp, #4]
 80020fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020fe:	9300      	str	r3, [sp, #0]
 8002100:	4603      	mov	r3, r0
 8002102:	68f8      	ldr	r0, [r7, #12]
 8002104:	f000 fa92 	bl	800262c <I2C_RequestMemoryRead>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d001      	beq.n	8002112 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e1ec      	b.n	80024ec <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002116:	2b00      	cmp	r3, #0
 8002118:	d113      	bne.n	8002142 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800211a:	2300      	movs	r3, #0
 800211c:	61fb      	str	r3, [r7, #28]
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	695b      	ldr	r3, [r3, #20]
 8002124:	61fb      	str	r3, [r7, #28]
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	699b      	ldr	r3, [r3, #24]
 800212c:	61fb      	str	r3, [r7, #28]
 800212e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800213e:	601a      	str	r2, [r3, #0]
 8002140:	e1c0      	b.n	80024c4 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002146:	2b01      	cmp	r3, #1
 8002148:	d11e      	bne.n	8002188 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002158:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800215a:	b672      	cpsid	i
}
 800215c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800215e:	2300      	movs	r3, #0
 8002160:	61bb      	str	r3, [r7, #24]
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	695b      	ldr	r3, [r3, #20]
 8002168:	61bb      	str	r3, [r7, #24]
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	699b      	ldr	r3, [r3, #24]
 8002170:	61bb      	str	r3, [r7, #24]
 8002172:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002182:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002184:	b662      	cpsie	i
}
 8002186:	e035      	b.n	80021f4 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800218c:	2b02      	cmp	r3, #2
 800218e:	d11e      	bne.n	80021ce <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	681a      	ldr	r2, [r3, #0]
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800219e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80021a0:	b672      	cpsid	i
}
 80021a2:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021a4:	2300      	movs	r3, #0
 80021a6:	617b      	str	r3, [r7, #20]
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	695b      	ldr	r3, [r3, #20]
 80021ae:	617b      	str	r3, [r7, #20]
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	699b      	ldr	r3, [r3, #24]
 80021b6:	617b      	str	r3, [r7, #20]
 80021b8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	681a      	ldr	r2, [r3, #0]
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80021c8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80021ca:	b662      	cpsie	i
}
 80021cc:	e012      	b.n	80021f4 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	681a      	ldr	r2, [r3, #0]
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80021dc:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021de:	2300      	movs	r3, #0
 80021e0:	613b      	str	r3, [r7, #16]
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	695b      	ldr	r3, [r3, #20]
 80021e8:	613b      	str	r3, [r7, #16]
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	699b      	ldr	r3, [r3, #24]
 80021f0:	613b      	str	r3, [r7, #16]
 80021f2:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80021f4:	e166      	b.n	80024c4 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021fa:	2b03      	cmp	r3, #3
 80021fc:	f200 811f 	bhi.w	800243e <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002204:	2b01      	cmp	r3, #1
 8002206:	d123      	bne.n	8002250 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002208:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800220a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800220c:	68f8      	ldr	r0, [r7, #12]
 800220e:	f000 fc4d 	bl	8002aac <I2C_WaitOnRXNEFlagUntilTimeout>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d001      	beq.n	800221c <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8002218:	2301      	movs	r3, #1
 800221a:	e167      	b.n	80024ec <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	691a      	ldr	r2, [r3, #16]
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002226:	b2d2      	uxtb	r2, r2
 8002228:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800222e:	1c5a      	adds	r2, r3, #1
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002238:	3b01      	subs	r3, #1
 800223a:	b29a      	uxth	r2, r3
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002244:	b29b      	uxth	r3, r3
 8002246:	3b01      	subs	r3, #1
 8002248:	b29a      	uxth	r2, r3
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800224e:	e139      	b.n	80024c4 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002254:	2b02      	cmp	r3, #2
 8002256:	d152      	bne.n	80022fe <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800225a:	9300      	str	r3, [sp, #0]
 800225c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800225e:	2200      	movs	r2, #0
 8002260:	4906      	ldr	r1, [pc, #24]	; (800227c <HAL_I2C_Mem_Read+0x24c>)
 8002262:	68f8      	ldr	r0, [r7, #12]
 8002264:	f000 faca 	bl	80027fc <I2C_WaitOnFlagUntilTimeout>
 8002268:	4603      	mov	r3, r0
 800226a:	2b00      	cmp	r3, #0
 800226c:	d008      	beq.n	8002280 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	e13c      	b.n	80024ec <HAL_I2C_Mem_Read+0x4bc>
 8002272:	bf00      	nop
 8002274:	00100002 	.word	0x00100002
 8002278:	ffff0000 	.word	0xffff0000
 800227c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002280:	b672      	cpsid	i
}
 8002282:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002292:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	691a      	ldr	r2, [r3, #16]
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800229e:	b2d2      	uxtb	r2, r2
 80022a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a6:	1c5a      	adds	r2, r3, #1
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022b0:	3b01      	subs	r3, #1
 80022b2:	b29a      	uxth	r2, r3
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022bc:	b29b      	uxth	r3, r3
 80022be:	3b01      	subs	r3, #1
 80022c0:	b29a      	uxth	r2, r3
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80022c6:	b662      	cpsie	i
}
 80022c8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	691a      	ldr	r2, [r3, #16]
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022d4:	b2d2      	uxtb	r2, r2
 80022d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022dc:	1c5a      	adds	r2, r3, #1
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022e6:	3b01      	subs	r3, #1
 80022e8:	b29a      	uxth	r2, r3
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022f2:	b29b      	uxth	r3, r3
 80022f4:	3b01      	subs	r3, #1
 80022f6:	b29a      	uxth	r2, r3
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80022fc:	e0e2      	b.n	80024c4 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80022fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002300:	9300      	str	r3, [sp, #0]
 8002302:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002304:	2200      	movs	r2, #0
 8002306:	497b      	ldr	r1, [pc, #492]	; (80024f4 <HAL_I2C_Mem_Read+0x4c4>)
 8002308:	68f8      	ldr	r0, [r7, #12]
 800230a:	f000 fa77 	bl	80027fc <I2C_WaitOnFlagUntilTimeout>
 800230e:	4603      	mov	r3, r0
 8002310:	2b00      	cmp	r3, #0
 8002312:	d001      	beq.n	8002318 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8002314:	2301      	movs	r3, #1
 8002316:	e0e9      	b.n	80024ec <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	681a      	ldr	r2, [r3, #0]
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002326:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002328:	b672      	cpsid	i
}
 800232a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	691a      	ldr	r2, [r3, #16]
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002336:	b2d2      	uxtb	r2, r2
 8002338:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800233e:	1c5a      	adds	r2, r3, #1
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002348:	3b01      	subs	r3, #1
 800234a:	b29a      	uxth	r2, r3
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002354:	b29b      	uxth	r3, r3
 8002356:	3b01      	subs	r3, #1
 8002358:	b29a      	uxth	r2, r3
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800235e:	4b66      	ldr	r3, [pc, #408]	; (80024f8 <HAL_I2C_Mem_Read+0x4c8>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	08db      	lsrs	r3, r3, #3
 8002364:	4a65      	ldr	r2, [pc, #404]	; (80024fc <HAL_I2C_Mem_Read+0x4cc>)
 8002366:	fba2 2303 	umull	r2, r3, r2, r3
 800236a:	0a1a      	lsrs	r2, r3, #8
 800236c:	4613      	mov	r3, r2
 800236e:	009b      	lsls	r3, r3, #2
 8002370:	4413      	add	r3, r2
 8002372:	00da      	lsls	r2, r3, #3
 8002374:	1ad3      	subs	r3, r2, r3
 8002376:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002378:	6a3b      	ldr	r3, [r7, #32]
 800237a:	3b01      	subs	r3, #1
 800237c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800237e:	6a3b      	ldr	r3, [r7, #32]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d118      	bne.n	80023b6 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	2200      	movs	r2, #0
 8002388:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	2220      	movs	r2, #32
 800238e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	2200      	movs	r2, #0
 8002396:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239e:	f043 0220 	orr.w	r2, r3, #32
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80023a6:	b662      	cpsie	i
}
 80023a8:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	2200      	movs	r2, #0
 80023ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e09a      	b.n	80024ec <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	695b      	ldr	r3, [r3, #20]
 80023bc:	f003 0304 	and.w	r3, r3, #4
 80023c0:	2b04      	cmp	r3, #4
 80023c2:	d1d9      	bne.n	8002378 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	691a      	ldr	r2, [r3, #16]
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023de:	b2d2      	uxtb	r2, r2
 80023e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023e6:	1c5a      	adds	r2, r3, #1
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023f0:	3b01      	subs	r3, #1
 80023f2:	b29a      	uxth	r2, r3
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023fc:	b29b      	uxth	r3, r3
 80023fe:	3b01      	subs	r3, #1
 8002400:	b29a      	uxth	r2, r3
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002406:	b662      	cpsie	i
}
 8002408:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	691a      	ldr	r2, [r3, #16]
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002414:	b2d2      	uxtb	r2, r2
 8002416:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800241c:	1c5a      	adds	r2, r3, #1
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002426:	3b01      	subs	r3, #1
 8002428:	b29a      	uxth	r2, r3
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002432:	b29b      	uxth	r3, r3
 8002434:	3b01      	subs	r3, #1
 8002436:	b29a      	uxth	r2, r3
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800243c:	e042      	b.n	80024c4 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800243e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002440:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002442:	68f8      	ldr	r0, [r7, #12]
 8002444:	f000 fb32 	bl	8002aac <I2C_WaitOnRXNEFlagUntilTimeout>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d001      	beq.n	8002452 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800244e:	2301      	movs	r3, #1
 8002450:	e04c      	b.n	80024ec <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	691a      	ldr	r2, [r3, #16]
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800245c:	b2d2      	uxtb	r2, r2
 800245e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002464:	1c5a      	adds	r2, r3, #1
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800246e:	3b01      	subs	r3, #1
 8002470:	b29a      	uxth	r2, r3
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800247a:	b29b      	uxth	r3, r3
 800247c:	3b01      	subs	r3, #1
 800247e:	b29a      	uxth	r2, r3
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	695b      	ldr	r3, [r3, #20]
 800248a:	f003 0304 	and.w	r3, r3, #4
 800248e:	2b04      	cmp	r3, #4
 8002490:	d118      	bne.n	80024c4 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	691a      	ldr	r2, [r3, #16]
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800249c:	b2d2      	uxtb	r2, r2
 800249e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024a4:	1c5a      	adds	r2, r3, #1
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024ae:	3b01      	subs	r3, #1
 80024b0:	b29a      	uxth	r2, r3
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024ba:	b29b      	uxth	r3, r3
 80024bc:	3b01      	subs	r3, #1
 80024be:	b29a      	uxth	r2, r3
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	f47f ae94 	bne.w	80021f6 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	2220      	movs	r2, #32
 80024d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	2200      	movs	r2, #0
 80024da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	2200      	movs	r2, #0
 80024e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80024e6:	2300      	movs	r3, #0
 80024e8:	e000      	b.n	80024ec <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 80024ea:	2302      	movs	r3, #2
  }
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	3728      	adds	r7, #40	; 0x28
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	00010004 	.word	0x00010004
 80024f8:	20000000 	.word	0x20000000
 80024fc:	14f8b589 	.word	0x14f8b589

08002500 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b088      	sub	sp, #32
 8002504:	af02      	add	r7, sp, #8
 8002506:	60f8      	str	r0, [r7, #12]
 8002508:	4608      	mov	r0, r1
 800250a:	4611      	mov	r1, r2
 800250c:	461a      	mov	r2, r3
 800250e:	4603      	mov	r3, r0
 8002510:	817b      	strh	r3, [r7, #10]
 8002512:	460b      	mov	r3, r1
 8002514:	813b      	strh	r3, [r7, #8]
 8002516:	4613      	mov	r3, r2
 8002518:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002528:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800252a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800252c:	9300      	str	r3, [sp, #0]
 800252e:	6a3b      	ldr	r3, [r7, #32]
 8002530:	2200      	movs	r2, #0
 8002532:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002536:	68f8      	ldr	r0, [r7, #12]
 8002538:	f000 f960 	bl	80027fc <I2C_WaitOnFlagUntilTimeout>
 800253c:	4603      	mov	r3, r0
 800253e:	2b00      	cmp	r3, #0
 8002540:	d00d      	beq.n	800255e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800254c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002550:	d103      	bne.n	800255a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002558:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800255a:	2303      	movs	r3, #3
 800255c:	e05f      	b.n	800261e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800255e:	897b      	ldrh	r3, [r7, #10]
 8002560:	b2db      	uxtb	r3, r3
 8002562:	461a      	mov	r2, r3
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800256c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800256e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002570:	6a3a      	ldr	r2, [r7, #32]
 8002572:	492d      	ldr	r1, [pc, #180]	; (8002628 <I2C_RequestMemoryWrite+0x128>)
 8002574:	68f8      	ldr	r0, [r7, #12]
 8002576:	f000 f998 	bl	80028aa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800257a:	4603      	mov	r3, r0
 800257c:	2b00      	cmp	r3, #0
 800257e:	d001      	beq.n	8002584 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002580:	2301      	movs	r3, #1
 8002582:	e04c      	b.n	800261e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002584:	2300      	movs	r3, #0
 8002586:	617b      	str	r3, [r7, #20]
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	695b      	ldr	r3, [r3, #20]
 800258e:	617b      	str	r3, [r7, #20]
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	699b      	ldr	r3, [r3, #24]
 8002596:	617b      	str	r3, [r7, #20]
 8002598:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800259a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800259c:	6a39      	ldr	r1, [r7, #32]
 800259e:	68f8      	ldr	r0, [r7, #12]
 80025a0:	f000 fa02 	bl	80029a8 <I2C_WaitOnTXEFlagUntilTimeout>
 80025a4:	4603      	mov	r3, r0
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d00d      	beq.n	80025c6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ae:	2b04      	cmp	r3, #4
 80025b0:	d107      	bne.n	80025c2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	681a      	ldr	r2, [r3, #0]
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025c0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	e02b      	b.n	800261e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80025c6:	88fb      	ldrh	r3, [r7, #6]
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d105      	bne.n	80025d8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80025cc:	893b      	ldrh	r3, [r7, #8]
 80025ce:	b2da      	uxtb	r2, r3
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	611a      	str	r2, [r3, #16]
 80025d6:	e021      	b.n	800261c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80025d8:	893b      	ldrh	r3, [r7, #8]
 80025da:	0a1b      	lsrs	r3, r3, #8
 80025dc:	b29b      	uxth	r3, r3
 80025de:	b2da      	uxtb	r2, r3
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80025e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025e8:	6a39      	ldr	r1, [r7, #32]
 80025ea:	68f8      	ldr	r0, [r7, #12]
 80025ec:	f000 f9dc 	bl	80029a8 <I2C_WaitOnTXEFlagUntilTimeout>
 80025f0:	4603      	mov	r3, r0
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d00d      	beq.n	8002612 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025fa:	2b04      	cmp	r3, #4
 80025fc:	d107      	bne.n	800260e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	681a      	ldr	r2, [r3, #0]
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800260c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	e005      	b.n	800261e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002612:	893b      	ldrh	r3, [r7, #8]
 8002614:	b2da      	uxtb	r2, r3
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800261c:	2300      	movs	r3, #0
}
 800261e:	4618      	mov	r0, r3
 8002620:	3718      	adds	r7, #24
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	00010002 	.word	0x00010002

0800262c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b088      	sub	sp, #32
 8002630:	af02      	add	r7, sp, #8
 8002632:	60f8      	str	r0, [r7, #12]
 8002634:	4608      	mov	r0, r1
 8002636:	4611      	mov	r1, r2
 8002638:	461a      	mov	r2, r3
 800263a:	4603      	mov	r3, r0
 800263c:	817b      	strh	r3, [r7, #10]
 800263e:	460b      	mov	r3, r1
 8002640:	813b      	strh	r3, [r7, #8]
 8002642:	4613      	mov	r3, r2
 8002644:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002654:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002664:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002668:	9300      	str	r3, [sp, #0]
 800266a:	6a3b      	ldr	r3, [r7, #32]
 800266c:	2200      	movs	r2, #0
 800266e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002672:	68f8      	ldr	r0, [r7, #12]
 8002674:	f000 f8c2 	bl	80027fc <I2C_WaitOnFlagUntilTimeout>
 8002678:	4603      	mov	r3, r0
 800267a:	2b00      	cmp	r3, #0
 800267c:	d00d      	beq.n	800269a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002688:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800268c:	d103      	bne.n	8002696 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002694:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002696:	2303      	movs	r3, #3
 8002698:	e0aa      	b.n	80027f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800269a:	897b      	ldrh	r3, [r7, #10]
 800269c:	b2db      	uxtb	r3, r3
 800269e:	461a      	mov	r2, r3
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80026a8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80026aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ac:	6a3a      	ldr	r2, [r7, #32]
 80026ae:	4952      	ldr	r1, [pc, #328]	; (80027f8 <I2C_RequestMemoryRead+0x1cc>)
 80026b0:	68f8      	ldr	r0, [r7, #12]
 80026b2:	f000 f8fa 	bl	80028aa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80026b6:	4603      	mov	r3, r0
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d001      	beq.n	80026c0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80026bc:	2301      	movs	r3, #1
 80026be:	e097      	b.n	80027f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80026c0:	2300      	movs	r3, #0
 80026c2:	617b      	str	r3, [r7, #20]
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	695b      	ldr	r3, [r3, #20]
 80026ca:	617b      	str	r3, [r7, #20]
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	699b      	ldr	r3, [r3, #24]
 80026d2:	617b      	str	r3, [r7, #20]
 80026d4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80026d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026d8:	6a39      	ldr	r1, [r7, #32]
 80026da:	68f8      	ldr	r0, [r7, #12]
 80026dc:	f000 f964 	bl	80029a8 <I2C_WaitOnTXEFlagUntilTimeout>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d00d      	beq.n	8002702 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ea:	2b04      	cmp	r3, #4
 80026ec:	d107      	bne.n	80026fe <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	681a      	ldr	r2, [r3, #0]
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026fc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e076      	b.n	80027f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002702:	88fb      	ldrh	r3, [r7, #6]
 8002704:	2b01      	cmp	r3, #1
 8002706:	d105      	bne.n	8002714 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002708:	893b      	ldrh	r3, [r7, #8]
 800270a:	b2da      	uxtb	r2, r3
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	611a      	str	r2, [r3, #16]
 8002712:	e021      	b.n	8002758 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002714:	893b      	ldrh	r3, [r7, #8]
 8002716:	0a1b      	lsrs	r3, r3, #8
 8002718:	b29b      	uxth	r3, r3
 800271a:	b2da      	uxtb	r2, r3
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002722:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002724:	6a39      	ldr	r1, [r7, #32]
 8002726:	68f8      	ldr	r0, [r7, #12]
 8002728:	f000 f93e 	bl	80029a8 <I2C_WaitOnTXEFlagUntilTimeout>
 800272c:	4603      	mov	r3, r0
 800272e:	2b00      	cmp	r3, #0
 8002730:	d00d      	beq.n	800274e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002736:	2b04      	cmp	r3, #4
 8002738:	d107      	bne.n	800274a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	681a      	ldr	r2, [r3, #0]
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002748:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	e050      	b.n	80027f0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800274e:	893b      	ldrh	r3, [r7, #8]
 8002750:	b2da      	uxtb	r2, r3
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002758:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800275a:	6a39      	ldr	r1, [r7, #32]
 800275c:	68f8      	ldr	r0, [r7, #12]
 800275e:	f000 f923 	bl	80029a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002762:	4603      	mov	r3, r0
 8002764:	2b00      	cmp	r3, #0
 8002766:	d00d      	beq.n	8002784 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800276c:	2b04      	cmp	r3, #4
 800276e:	d107      	bne.n	8002780 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800277e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	e035      	b.n	80027f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002792:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002796:	9300      	str	r3, [sp, #0]
 8002798:	6a3b      	ldr	r3, [r7, #32]
 800279a:	2200      	movs	r2, #0
 800279c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80027a0:	68f8      	ldr	r0, [r7, #12]
 80027a2:	f000 f82b 	bl	80027fc <I2C_WaitOnFlagUntilTimeout>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d00d      	beq.n	80027c8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027ba:	d103      	bne.n	80027c4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027c2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80027c4:	2303      	movs	r3, #3
 80027c6:	e013      	b.n	80027f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80027c8:	897b      	ldrh	r3, [r7, #10]
 80027ca:	b2db      	uxtb	r3, r3
 80027cc:	f043 0301 	orr.w	r3, r3, #1
 80027d0:	b2da      	uxtb	r2, r3
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80027d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027da:	6a3a      	ldr	r2, [r7, #32]
 80027dc:	4906      	ldr	r1, [pc, #24]	; (80027f8 <I2C_RequestMemoryRead+0x1cc>)
 80027de:	68f8      	ldr	r0, [r7, #12]
 80027e0:	f000 f863 	bl	80028aa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80027e4:	4603      	mov	r3, r0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d001      	beq.n	80027ee <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	e000      	b.n	80027f0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80027ee:	2300      	movs	r3, #0
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3718      	adds	r7, #24
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}
 80027f8:	00010002 	.word	0x00010002

080027fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b084      	sub	sp, #16
 8002800:	af00      	add	r7, sp, #0
 8002802:	60f8      	str	r0, [r7, #12]
 8002804:	60b9      	str	r1, [r7, #8]
 8002806:	603b      	str	r3, [r7, #0]
 8002808:	4613      	mov	r3, r2
 800280a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800280c:	e025      	b.n	800285a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002814:	d021      	beq.n	800285a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002816:	f7fe fef7 	bl	8001608 <HAL_GetTick>
 800281a:	4602      	mov	r2, r0
 800281c:	69bb      	ldr	r3, [r7, #24]
 800281e:	1ad3      	subs	r3, r2, r3
 8002820:	683a      	ldr	r2, [r7, #0]
 8002822:	429a      	cmp	r2, r3
 8002824:	d302      	bcc.n	800282c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d116      	bne.n	800285a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	2200      	movs	r2, #0
 8002830:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	2220      	movs	r2, #32
 8002836:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	2200      	movs	r2, #0
 800283e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002846:	f043 0220 	orr.w	r2, r3, #32
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	2200      	movs	r2, #0
 8002852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002856:	2301      	movs	r3, #1
 8002858:	e023      	b.n	80028a2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	0c1b      	lsrs	r3, r3, #16
 800285e:	b2db      	uxtb	r3, r3
 8002860:	2b01      	cmp	r3, #1
 8002862:	d10d      	bne.n	8002880 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	695b      	ldr	r3, [r3, #20]
 800286a:	43da      	mvns	r2, r3
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	4013      	ands	r3, r2
 8002870:	b29b      	uxth	r3, r3
 8002872:	2b00      	cmp	r3, #0
 8002874:	bf0c      	ite	eq
 8002876:	2301      	moveq	r3, #1
 8002878:	2300      	movne	r3, #0
 800287a:	b2db      	uxtb	r3, r3
 800287c:	461a      	mov	r2, r3
 800287e:	e00c      	b.n	800289a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	699b      	ldr	r3, [r3, #24]
 8002886:	43da      	mvns	r2, r3
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	4013      	ands	r3, r2
 800288c:	b29b      	uxth	r3, r3
 800288e:	2b00      	cmp	r3, #0
 8002890:	bf0c      	ite	eq
 8002892:	2301      	moveq	r3, #1
 8002894:	2300      	movne	r3, #0
 8002896:	b2db      	uxtb	r3, r3
 8002898:	461a      	mov	r2, r3
 800289a:	79fb      	ldrb	r3, [r7, #7]
 800289c:	429a      	cmp	r2, r3
 800289e:	d0b6      	beq.n	800280e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80028a0:	2300      	movs	r3, #0
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	3710      	adds	r7, #16
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}

080028aa <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80028aa:	b580      	push	{r7, lr}
 80028ac:	b084      	sub	sp, #16
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	60f8      	str	r0, [r7, #12]
 80028b2:	60b9      	str	r1, [r7, #8]
 80028b4:	607a      	str	r2, [r7, #4]
 80028b6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80028b8:	e051      	b.n	800295e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	695b      	ldr	r3, [r3, #20]
 80028c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028c8:	d123      	bne.n	8002912 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028d8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80028e2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	2200      	movs	r2, #0
 80028e8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2220      	movs	r2, #32
 80028ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2200      	movs	r2, #0
 80028f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028fe:	f043 0204 	orr.w	r2, r3, #4
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	2200      	movs	r2, #0
 800290a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
 8002910:	e046      	b.n	80029a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002918:	d021      	beq.n	800295e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800291a:	f7fe fe75 	bl	8001608 <HAL_GetTick>
 800291e:	4602      	mov	r2, r0
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	1ad3      	subs	r3, r2, r3
 8002924:	687a      	ldr	r2, [r7, #4]
 8002926:	429a      	cmp	r2, r3
 8002928:	d302      	bcc.n	8002930 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d116      	bne.n	800295e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	2200      	movs	r2, #0
 8002934:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2220      	movs	r2, #32
 800293a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	2200      	movs	r2, #0
 8002942:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800294a:	f043 0220 	orr.w	r2, r3, #32
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	2200      	movs	r2, #0
 8002956:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	e020      	b.n	80029a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	0c1b      	lsrs	r3, r3, #16
 8002962:	b2db      	uxtb	r3, r3
 8002964:	2b01      	cmp	r3, #1
 8002966:	d10c      	bne.n	8002982 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	695b      	ldr	r3, [r3, #20]
 800296e:	43da      	mvns	r2, r3
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	4013      	ands	r3, r2
 8002974:	b29b      	uxth	r3, r3
 8002976:	2b00      	cmp	r3, #0
 8002978:	bf14      	ite	ne
 800297a:	2301      	movne	r3, #1
 800297c:	2300      	moveq	r3, #0
 800297e:	b2db      	uxtb	r3, r3
 8002980:	e00b      	b.n	800299a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	699b      	ldr	r3, [r3, #24]
 8002988:	43da      	mvns	r2, r3
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	4013      	ands	r3, r2
 800298e:	b29b      	uxth	r3, r3
 8002990:	2b00      	cmp	r3, #0
 8002992:	bf14      	ite	ne
 8002994:	2301      	movne	r3, #1
 8002996:	2300      	moveq	r3, #0
 8002998:	b2db      	uxtb	r3, r3
 800299a:	2b00      	cmp	r3, #0
 800299c:	d18d      	bne.n	80028ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800299e:	2300      	movs	r3, #0
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	3710      	adds	r7, #16
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}

080029a8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	60f8      	str	r0, [r7, #12]
 80029b0:	60b9      	str	r1, [r7, #8]
 80029b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80029b4:	e02d      	b.n	8002a12 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80029b6:	68f8      	ldr	r0, [r7, #12]
 80029b8:	f000 f8ce 	bl	8002b58 <I2C_IsAcknowledgeFailed>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d001      	beq.n	80029c6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	e02d      	b.n	8002a22 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029cc:	d021      	beq.n	8002a12 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029ce:	f7fe fe1b 	bl	8001608 <HAL_GetTick>
 80029d2:	4602      	mov	r2, r0
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	1ad3      	subs	r3, r2, r3
 80029d8:	68ba      	ldr	r2, [r7, #8]
 80029da:	429a      	cmp	r2, r3
 80029dc:	d302      	bcc.n	80029e4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d116      	bne.n	8002a12 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2200      	movs	r2, #0
 80029e8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2220      	movs	r2, #32
 80029ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	2200      	movs	r2, #0
 80029f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fe:	f043 0220 	orr.w	r2, r3, #32
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e007      	b.n	8002a22 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	695b      	ldr	r3, [r3, #20]
 8002a18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a1c:	2b80      	cmp	r3, #128	; 0x80
 8002a1e:	d1ca      	bne.n	80029b6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002a20:	2300      	movs	r3, #0
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	3710      	adds	r7, #16
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}

08002a2a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a2a:	b580      	push	{r7, lr}
 8002a2c:	b084      	sub	sp, #16
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	60f8      	str	r0, [r7, #12]
 8002a32:	60b9      	str	r1, [r7, #8]
 8002a34:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002a36:	e02d      	b.n	8002a94 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002a38:	68f8      	ldr	r0, [r7, #12]
 8002a3a:	f000 f88d 	bl	8002b58 <I2C_IsAcknowledgeFailed>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d001      	beq.n	8002a48 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	e02d      	b.n	8002aa4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a4e:	d021      	beq.n	8002a94 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a50:	f7fe fdda 	bl	8001608 <HAL_GetTick>
 8002a54:	4602      	mov	r2, r0
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	1ad3      	subs	r3, r2, r3
 8002a5a:	68ba      	ldr	r2, [r7, #8]
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	d302      	bcc.n	8002a66 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d116      	bne.n	8002a94 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	2220      	movs	r2, #32
 8002a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	2200      	movs	r2, #0
 8002a78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a80:	f043 0220 	orr.w	r2, r3, #32
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	e007      	b.n	8002aa4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	695b      	ldr	r3, [r3, #20]
 8002a9a:	f003 0304 	and.w	r3, r3, #4
 8002a9e:	2b04      	cmp	r3, #4
 8002aa0:	d1ca      	bne.n	8002a38 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002aa2:	2300      	movs	r3, #0
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	3710      	adds	r7, #16
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}

08002aac <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b084      	sub	sp, #16
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	60f8      	str	r0, [r7, #12]
 8002ab4:	60b9      	str	r1, [r7, #8]
 8002ab6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002ab8:	e042      	b.n	8002b40 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	695b      	ldr	r3, [r3, #20]
 8002ac0:	f003 0310 	and.w	r3, r3, #16
 8002ac4:	2b10      	cmp	r3, #16
 8002ac6:	d119      	bne.n	8002afc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f06f 0210 	mvn.w	r2, #16
 8002ad0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	2220      	movs	r2, #32
 8002adc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2200      	movs	r2, #0
 8002af4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	e029      	b.n	8002b50 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002afc:	f7fe fd84 	bl	8001608 <HAL_GetTick>
 8002b00:	4602      	mov	r2, r0
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	1ad3      	subs	r3, r2, r3
 8002b06:	68ba      	ldr	r2, [r7, #8]
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	d302      	bcc.n	8002b12 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d116      	bne.n	8002b40 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	2200      	movs	r2, #0
 8002b16:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	2220      	movs	r2, #32
 8002b1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2200      	movs	r2, #0
 8002b24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2c:	f043 0220 	orr.w	r2, r3, #32
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	2200      	movs	r2, #0
 8002b38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e007      	b.n	8002b50 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	695b      	ldr	r3, [r3, #20]
 8002b46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b4a:	2b40      	cmp	r3, #64	; 0x40
 8002b4c:	d1b5      	bne.n	8002aba <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002b4e:	2300      	movs	r3, #0
}
 8002b50:	4618      	mov	r0, r3
 8002b52:	3710      	adds	r7, #16
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}

08002b58 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	695b      	ldr	r3, [r3, #20]
 8002b66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b6e:	d11b      	bne.n	8002ba8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002b78:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2220      	movs	r2, #32
 8002b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b94:	f043 0204 	orr.w	r2, r3, #4
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	e000      	b.n	8002baa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002ba8:	2300      	movs	r3, #0
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	370c      	adds	r7, #12
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bc80      	pop	{r7}
 8002bb2:	4770      	bx	lr

08002bb4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b086      	sub	sp, #24
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d101      	bne.n	8002bc6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	e272      	b.n	80030ac <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f003 0301 	and.w	r3, r3, #1
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	f000 8087 	beq.w	8002ce2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002bd4:	4b92      	ldr	r3, [pc, #584]	; (8002e20 <HAL_RCC_OscConfig+0x26c>)
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	f003 030c 	and.w	r3, r3, #12
 8002bdc:	2b04      	cmp	r3, #4
 8002bde:	d00c      	beq.n	8002bfa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002be0:	4b8f      	ldr	r3, [pc, #572]	; (8002e20 <HAL_RCC_OscConfig+0x26c>)
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	f003 030c 	and.w	r3, r3, #12
 8002be8:	2b08      	cmp	r3, #8
 8002bea:	d112      	bne.n	8002c12 <HAL_RCC_OscConfig+0x5e>
 8002bec:	4b8c      	ldr	r3, [pc, #560]	; (8002e20 <HAL_RCC_OscConfig+0x26c>)
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bf4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bf8:	d10b      	bne.n	8002c12 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bfa:	4b89      	ldr	r3, [pc, #548]	; (8002e20 <HAL_RCC_OscConfig+0x26c>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d06c      	beq.n	8002ce0 <HAL_RCC_OscConfig+0x12c>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d168      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e24c      	b.n	80030ac <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c1a:	d106      	bne.n	8002c2a <HAL_RCC_OscConfig+0x76>
 8002c1c:	4b80      	ldr	r3, [pc, #512]	; (8002e20 <HAL_RCC_OscConfig+0x26c>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a7f      	ldr	r2, [pc, #508]	; (8002e20 <HAL_RCC_OscConfig+0x26c>)
 8002c22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c26:	6013      	str	r3, [r2, #0]
 8002c28:	e02e      	b.n	8002c88 <HAL_RCC_OscConfig+0xd4>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d10c      	bne.n	8002c4c <HAL_RCC_OscConfig+0x98>
 8002c32:	4b7b      	ldr	r3, [pc, #492]	; (8002e20 <HAL_RCC_OscConfig+0x26c>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a7a      	ldr	r2, [pc, #488]	; (8002e20 <HAL_RCC_OscConfig+0x26c>)
 8002c38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c3c:	6013      	str	r3, [r2, #0]
 8002c3e:	4b78      	ldr	r3, [pc, #480]	; (8002e20 <HAL_RCC_OscConfig+0x26c>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a77      	ldr	r2, [pc, #476]	; (8002e20 <HAL_RCC_OscConfig+0x26c>)
 8002c44:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c48:	6013      	str	r3, [r2, #0]
 8002c4a:	e01d      	b.n	8002c88 <HAL_RCC_OscConfig+0xd4>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c54:	d10c      	bne.n	8002c70 <HAL_RCC_OscConfig+0xbc>
 8002c56:	4b72      	ldr	r3, [pc, #456]	; (8002e20 <HAL_RCC_OscConfig+0x26c>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a71      	ldr	r2, [pc, #452]	; (8002e20 <HAL_RCC_OscConfig+0x26c>)
 8002c5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c60:	6013      	str	r3, [r2, #0]
 8002c62:	4b6f      	ldr	r3, [pc, #444]	; (8002e20 <HAL_RCC_OscConfig+0x26c>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a6e      	ldr	r2, [pc, #440]	; (8002e20 <HAL_RCC_OscConfig+0x26c>)
 8002c68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c6c:	6013      	str	r3, [r2, #0]
 8002c6e:	e00b      	b.n	8002c88 <HAL_RCC_OscConfig+0xd4>
 8002c70:	4b6b      	ldr	r3, [pc, #428]	; (8002e20 <HAL_RCC_OscConfig+0x26c>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a6a      	ldr	r2, [pc, #424]	; (8002e20 <HAL_RCC_OscConfig+0x26c>)
 8002c76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c7a:	6013      	str	r3, [r2, #0]
 8002c7c:	4b68      	ldr	r3, [pc, #416]	; (8002e20 <HAL_RCC_OscConfig+0x26c>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a67      	ldr	r2, [pc, #412]	; (8002e20 <HAL_RCC_OscConfig+0x26c>)
 8002c82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c86:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d013      	beq.n	8002cb8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c90:	f7fe fcba 	bl	8001608 <HAL_GetTick>
 8002c94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c96:	e008      	b.n	8002caa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c98:	f7fe fcb6 	bl	8001608 <HAL_GetTick>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	1ad3      	subs	r3, r2, r3
 8002ca2:	2b64      	cmp	r3, #100	; 0x64
 8002ca4:	d901      	bls.n	8002caa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002ca6:	2303      	movs	r3, #3
 8002ca8:	e200      	b.n	80030ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002caa:	4b5d      	ldr	r3, [pc, #372]	; (8002e20 <HAL_RCC_OscConfig+0x26c>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d0f0      	beq.n	8002c98 <HAL_RCC_OscConfig+0xe4>
 8002cb6:	e014      	b.n	8002ce2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cb8:	f7fe fca6 	bl	8001608 <HAL_GetTick>
 8002cbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cbe:	e008      	b.n	8002cd2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cc0:	f7fe fca2 	bl	8001608 <HAL_GetTick>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	1ad3      	subs	r3, r2, r3
 8002cca:	2b64      	cmp	r3, #100	; 0x64
 8002ccc:	d901      	bls.n	8002cd2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002cce:	2303      	movs	r3, #3
 8002cd0:	e1ec      	b.n	80030ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cd2:	4b53      	ldr	r3, [pc, #332]	; (8002e20 <HAL_RCC_OscConfig+0x26c>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d1f0      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x10c>
 8002cde:	e000      	b.n	8002ce2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ce0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f003 0302 	and.w	r3, r3, #2
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d063      	beq.n	8002db6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002cee:	4b4c      	ldr	r3, [pc, #304]	; (8002e20 <HAL_RCC_OscConfig+0x26c>)
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	f003 030c 	and.w	r3, r3, #12
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d00b      	beq.n	8002d12 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002cfa:	4b49      	ldr	r3, [pc, #292]	; (8002e20 <HAL_RCC_OscConfig+0x26c>)
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	f003 030c 	and.w	r3, r3, #12
 8002d02:	2b08      	cmp	r3, #8
 8002d04:	d11c      	bne.n	8002d40 <HAL_RCC_OscConfig+0x18c>
 8002d06:	4b46      	ldr	r3, [pc, #280]	; (8002e20 <HAL_RCC_OscConfig+0x26c>)
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d116      	bne.n	8002d40 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d12:	4b43      	ldr	r3, [pc, #268]	; (8002e20 <HAL_RCC_OscConfig+0x26c>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 0302 	and.w	r3, r3, #2
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d005      	beq.n	8002d2a <HAL_RCC_OscConfig+0x176>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	691b      	ldr	r3, [r3, #16]
 8002d22:	2b01      	cmp	r3, #1
 8002d24:	d001      	beq.n	8002d2a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002d26:	2301      	movs	r3, #1
 8002d28:	e1c0      	b.n	80030ac <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d2a:	4b3d      	ldr	r3, [pc, #244]	; (8002e20 <HAL_RCC_OscConfig+0x26c>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	695b      	ldr	r3, [r3, #20]
 8002d36:	00db      	lsls	r3, r3, #3
 8002d38:	4939      	ldr	r1, [pc, #228]	; (8002e20 <HAL_RCC_OscConfig+0x26c>)
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d3e:	e03a      	b.n	8002db6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	691b      	ldr	r3, [r3, #16]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d020      	beq.n	8002d8a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d48:	4b36      	ldr	r3, [pc, #216]	; (8002e24 <HAL_RCC_OscConfig+0x270>)
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d4e:	f7fe fc5b 	bl	8001608 <HAL_GetTick>
 8002d52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d54:	e008      	b.n	8002d68 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d56:	f7fe fc57 	bl	8001608 <HAL_GetTick>
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	693b      	ldr	r3, [r7, #16]
 8002d5e:	1ad3      	subs	r3, r2, r3
 8002d60:	2b02      	cmp	r3, #2
 8002d62:	d901      	bls.n	8002d68 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002d64:	2303      	movs	r3, #3
 8002d66:	e1a1      	b.n	80030ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d68:	4b2d      	ldr	r3, [pc, #180]	; (8002e20 <HAL_RCC_OscConfig+0x26c>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f003 0302 	and.w	r3, r3, #2
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d0f0      	beq.n	8002d56 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d74:	4b2a      	ldr	r3, [pc, #168]	; (8002e20 <HAL_RCC_OscConfig+0x26c>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	695b      	ldr	r3, [r3, #20]
 8002d80:	00db      	lsls	r3, r3, #3
 8002d82:	4927      	ldr	r1, [pc, #156]	; (8002e20 <HAL_RCC_OscConfig+0x26c>)
 8002d84:	4313      	orrs	r3, r2
 8002d86:	600b      	str	r3, [r1, #0]
 8002d88:	e015      	b.n	8002db6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d8a:	4b26      	ldr	r3, [pc, #152]	; (8002e24 <HAL_RCC_OscConfig+0x270>)
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d90:	f7fe fc3a 	bl	8001608 <HAL_GetTick>
 8002d94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d96:	e008      	b.n	8002daa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d98:	f7fe fc36 	bl	8001608 <HAL_GetTick>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	1ad3      	subs	r3, r2, r3
 8002da2:	2b02      	cmp	r3, #2
 8002da4:	d901      	bls.n	8002daa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002da6:	2303      	movs	r3, #3
 8002da8:	e180      	b.n	80030ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002daa:	4b1d      	ldr	r3, [pc, #116]	; (8002e20 <HAL_RCC_OscConfig+0x26c>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f003 0302 	and.w	r3, r3, #2
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d1f0      	bne.n	8002d98 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f003 0308 	and.w	r3, r3, #8
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d03a      	beq.n	8002e38 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	699b      	ldr	r3, [r3, #24]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d019      	beq.n	8002dfe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002dca:	4b17      	ldr	r3, [pc, #92]	; (8002e28 <HAL_RCC_OscConfig+0x274>)
 8002dcc:	2201      	movs	r2, #1
 8002dce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dd0:	f7fe fc1a 	bl	8001608 <HAL_GetTick>
 8002dd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dd6:	e008      	b.n	8002dea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dd8:	f7fe fc16 	bl	8001608 <HAL_GetTick>
 8002ddc:	4602      	mov	r2, r0
 8002dde:	693b      	ldr	r3, [r7, #16]
 8002de0:	1ad3      	subs	r3, r2, r3
 8002de2:	2b02      	cmp	r3, #2
 8002de4:	d901      	bls.n	8002dea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002de6:	2303      	movs	r3, #3
 8002de8:	e160      	b.n	80030ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dea:	4b0d      	ldr	r3, [pc, #52]	; (8002e20 <HAL_RCC_OscConfig+0x26c>)
 8002dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dee:	f003 0302 	and.w	r3, r3, #2
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d0f0      	beq.n	8002dd8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002df6:	2001      	movs	r0, #1
 8002df8:	f000 fac4 	bl	8003384 <RCC_Delay>
 8002dfc:	e01c      	b.n	8002e38 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002dfe:	4b0a      	ldr	r3, [pc, #40]	; (8002e28 <HAL_RCC_OscConfig+0x274>)
 8002e00:	2200      	movs	r2, #0
 8002e02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e04:	f7fe fc00 	bl	8001608 <HAL_GetTick>
 8002e08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e0a:	e00f      	b.n	8002e2c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e0c:	f7fe fbfc 	bl	8001608 <HAL_GetTick>
 8002e10:	4602      	mov	r2, r0
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	1ad3      	subs	r3, r2, r3
 8002e16:	2b02      	cmp	r3, #2
 8002e18:	d908      	bls.n	8002e2c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002e1a:	2303      	movs	r3, #3
 8002e1c:	e146      	b.n	80030ac <HAL_RCC_OscConfig+0x4f8>
 8002e1e:	bf00      	nop
 8002e20:	40021000 	.word	0x40021000
 8002e24:	42420000 	.word	0x42420000
 8002e28:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e2c:	4b92      	ldr	r3, [pc, #584]	; (8003078 <HAL_RCC_OscConfig+0x4c4>)
 8002e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e30:	f003 0302 	and.w	r3, r3, #2
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d1e9      	bne.n	8002e0c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f003 0304 	and.w	r3, r3, #4
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	f000 80a6 	beq.w	8002f92 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e46:	2300      	movs	r3, #0
 8002e48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e4a:	4b8b      	ldr	r3, [pc, #556]	; (8003078 <HAL_RCC_OscConfig+0x4c4>)
 8002e4c:	69db      	ldr	r3, [r3, #28]
 8002e4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d10d      	bne.n	8002e72 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e56:	4b88      	ldr	r3, [pc, #544]	; (8003078 <HAL_RCC_OscConfig+0x4c4>)
 8002e58:	69db      	ldr	r3, [r3, #28]
 8002e5a:	4a87      	ldr	r2, [pc, #540]	; (8003078 <HAL_RCC_OscConfig+0x4c4>)
 8002e5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e60:	61d3      	str	r3, [r2, #28]
 8002e62:	4b85      	ldr	r3, [pc, #532]	; (8003078 <HAL_RCC_OscConfig+0x4c4>)
 8002e64:	69db      	ldr	r3, [r3, #28]
 8002e66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e6a:	60bb      	str	r3, [r7, #8]
 8002e6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e72:	4b82      	ldr	r3, [pc, #520]	; (800307c <HAL_RCC_OscConfig+0x4c8>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d118      	bne.n	8002eb0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e7e:	4b7f      	ldr	r3, [pc, #508]	; (800307c <HAL_RCC_OscConfig+0x4c8>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a7e      	ldr	r2, [pc, #504]	; (800307c <HAL_RCC_OscConfig+0x4c8>)
 8002e84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e8a:	f7fe fbbd 	bl	8001608 <HAL_GetTick>
 8002e8e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e90:	e008      	b.n	8002ea4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e92:	f7fe fbb9 	bl	8001608 <HAL_GetTick>
 8002e96:	4602      	mov	r2, r0
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	1ad3      	subs	r3, r2, r3
 8002e9c:	2b64      	cmp	r3, #100	; 0x64
 8002e9e:	d901      	bls.n	8002ea4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002ea0:	2303      	movs	r3, #3
 8002ea2:	e103      	b.n	80030ac <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ea4:	4b75      	ldr	r3, [pc, #468]	; (800307c <HAL_RCC_OscConfig+0x4c8>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d0f0      	beq.n	8002e92 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	2b01      	cmp	r3, #1
 8002eb6:	d106      	bne.n	8002ec6 <HAL_RCC_OscConfig+0x312>
 8002eb8:	4b6f      	ldr	r3, [pc, #444]	; (8003078 <HAL_RCC_OscConfig+0x4c4>)
 8002eba:	6a1b      	ldr	r3, [r3, #32]
 8002ebc:	4a6e      	ldr	r2, [pc, #440]	; (8003078 <HAL_RCC_OscConfig+0x4c4>)
 8002ebe:	f043 0301 	orr.w	r3, r3, #1
 8002ec2:	6213      	str	r3, [r2, #32]
 8002ec4:	e02d      	b.n	8002f22 <HAL_RCC_OscConfig+0x36e>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	68db      	ldr	r3, [r3, #12]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d10c      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x334>
 8002ece:	4b6a      	ldr	r3, [pc, #424]	; (8003078 <HAL_RCC_OscConfig+0x4c4>)
 8002ed0:	6a1b      	ldr	r3, [r3, #32]
 8002ed2:	4a69      	ldr	r2, [pc, #420]	; (8003078 <HAL_RCC_OscConfig+0x4c4>)
 8002ed4:	f023 0301 	bic.w	r3, r3, #1
 8002ed8:	6213      	str	r3, [r2, #32]
 8002eda:	4b67      	ldr	r3, [pc, #412]	; (8003078 <HAL_RCC_OscConfig+0x4c4>)
 8002edc:	6a1b      	ldr	r3, [r3, #32]
 8002ede:	4a66      	ldr	r2, [pc, #408]	; (8003078 <HAL_RCC_OscConfig+0x4c4>)
 8002ee0:	f023 0304 	bic.w	r3, r3, #4
 8002ee4:	6213      	str	r3, [r2, #32]
 8002ee6:	e01c      	b.n	8002f22 <HAL_RCC_OscConfig+0x36e>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	2b05      	cmp	r3, #5
 8002eee:	d10c      	bne.n	8002f0a <HAL_RCC_OscConfig+0x356>
 8002ef0:	4b61      	ldr	r3, [pc, #388]	; (8003078 <HAL_RCC_OscConfig+0x4c4>)
 8002ef2:	6a1b      	ldr	r3, [r3, #32]
 8002ef4:	4a60      	ldr	r2, [pc, #384]	; (8003078 <HAL_RCC_OscConfig+0x4c4>)
 8002ef6:	f043 0304 	orr.w	r3, r3, #4
 8002efa:	6213      	str	r3, [r2, #32]
 8002efc:	4b5e      	ldr	r3, [pc, #376]	; (8003078 <HAL_RCC_OscConfig+0x4c4>)
 8002efe:	6a1b      	ldr	r3, [r3, #32]
 8002f00:	4a5d      	ldr	r2, [pc, #372]	; (8003078 <HAL_RCC_OscConfig+0x4c4>)
 8002f02:	f043 0301 	orr.w	r3, r3, #1
 8002f06:	6213      	str	r3, [r2, #32]
 8002f08:	e00b      	b.n	8002f22 <HAL_RCC_OscConfig+0x36e>
 8002f0a:	4b5b      	ldr	r3, [pc, #364]	; (8003078 <HAL_RCC_OscConfig+0x4c4>)
 8002f0c:	6a1b      	ldr	r3, [r3, #32]
 8002f0e:	4a5a      	ldr	r2, [pc, #360]	; (8003078 <HAL_RCC_OscConfig+0x4c4>)
 8002f10:	f023 0301 	bic.w	r3, r3, #1
 8002f14:	6213      	str	r3, [r2, #32]
 8002f16:	4b58      	ldr	r3, [pc, #352]	; (8003078 <HAL_RCC_OscConfig+0x4c4>)
 8002f18:	6a1b      	ldr	r3, [r3, #32]
 8002f1a:	4a57      	ldr	r2, [pc, #348]	; (8003078 <HAL_RCC_OscConfig+0x4c4>)
 8002f1c:	f023 0304 	bic.w	r3, r3, #4
 8002f20:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	68db      	ldr	r3, [r3, #12]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d015      	beq.n	8002f56 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f2a:	f7fe fb6d 	bl	8001608 <HAL_GetTick>
 8002f2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f30:	e00a      	b.n	8002f48 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f32:	f7fe fb69 	bl	8001608 <HAL_GetTick>
 8002f36:	4602      	mov	r2, r0
 8002f38:	693b      	ldr	r3, [r7, #16]
 8002f3a:	1ad3      	subs	r3, r2, r3
 8002f3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d901      	bls.n	8002f48 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002f44:	2303      	movs	r3, #3
 8002f46:	e0b1      	b.n	80030ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f48:	4b4b      	ldr	r3, [pc, #300]	; (8003078 <HAL_RCC_OscConfig+0x4c4>)
 8002f4a:	6a1b      	ldr	r3, [r3, #32]
 8002f4c:	f003 0302 	and.w	r3, r3, #2
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d0ee      	beq.n	8002f32 <HAL_RCC_OscConfig+0x37e>
 8002f54:	e014      	b.n	8002f80 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f56:	f7fe fb57 	bl	8001608 <HAL_GetTick>
 8002f5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f5c:	e00a      	b.n	8002f74 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f5e:	f7fe fb53 	bl	8001608 <HAL_GetTick>
 8002f62:	4602      	mov	r2, r0
 8002f64:	693b      	ldr	r3, [r7, #16]
 8002f66:	1ad3      	subs	r3, r2, r3
 8002f68:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d901      	bls.n	8002f74 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002f70:	2303      	movs	r3, #3
 8002f72:	e09b      	b.n	80030ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f74:	4b40      	ldr	r3, [pc, #256]	; (8003078 <HAL_RCC_OscConfig+0x4c4>)
 8002f76:	6a1b      	ldr	r3, [r3, #32]
 8002f78:	f003 0302 	and.w	r3, r3, #2
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d1ee      	bne.n	8002f5e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002f80:	7dfb      	ldrb	r3, [r7, #23]
 8002f82:	2b01      	cmp	r3, #1
 8002f84:	d105      	bne.n	8002f92 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f86:	4b3c      	ldr	r3, [pc, #240]	; (8003078 <HAL_RCC_OscConfig+0x4c4>)
 8002f88:	69db      	ldr	r3, [r3, #28]
 8002f8a:	4a3b      	ldr	r2, [pc, #236]	; (8003078 <HAL_RCC_OscConfig+0x4c4>)
 8002f8c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f90:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	69db      	ldr	r3, [r3, #28]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	f000 8087 	beq.w	80030aa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f9c:	4b36      	ldr	r3, [pc, #216]	; (8003078 <HAL_RCC_OscConfig+0x4c4>)
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	f003 030c 	and.w	r3, r3, #12
 8002fa4:	2b08      	cmp	r3, #8
 8002fa6:	d061      	beq.n	800306c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	69db      	ldr	r3, [r3, #28]
 8002fac:	2b02      	cmp	r3, #2
 8002fae:	d146      	bne.n	800303e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fb0:	4b33      	ldr	r3, [pc, #204]	; (8003080 <HAL_RCC_OscConfig+0x4cc>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fb6:	f7fe fb27 	bl	8001608 <HAL_GetTick>
 8002fba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fbc:	e008      	b.n	8002fd0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fbe:	f7fe fb23 	bl	8001608 <HAL_GetTick>
 8002fc2:	4602      	mov	r2, r0
 8002fc4:	693b      	ldr	r3, [r7, #16]
 8002fc6:	1ad3      	subs	r3, r2, r3
 8002fc8:	2b02      	cmp	r3, #2
 8002fca:	d901      	bls.n	8002fd0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002fcc:	2303      	movs	r3, #3
 8002fce:	e06d      	b.n	80030ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fd0:	4b29      	ldr	r3, [pc, #164]	; (8003078 <HAL_RCC_OscConfig+0x4c4>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d1f0      	bne.n	8002fbe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6a1b      	ldr	r3, [r3, #32]
 8002fe0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fe4:	d108      	bne.n	8002ff8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002fe6:	4b24      	ldr	r3, [pc, #144]	; (8003078 <HAL_RCC_OscConfig+0x4c4>)
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	4921      	ldr	r1, [pc, #132]	; (8003078 <HAL_RCC_OscConfig+0x4c4>)
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ff8:	4b1f      	ldr	r3, [pc, #124]	; (8003078 <HAL_RCC_OscConfig+0x4c4>)
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6a19      	ldr	r1, [r3, #32]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003008:	430b      	orrs	r3, r1
 800300a:	491b      	ldr	r1, [pc, #108]	; (8003078 <HAL_RCC_OscConfig+0x4c4>)
 800300c:	4313      	orrs	r3, r2
 800300e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003010:	4b1b      	ldr	r3, [pc, #108]	; (8003080 <HAL_RCC_OscConfig+0x4cc>)
 8003012:	2201      	movs	r2, #1
 8003014:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003016:	f7fe faf7 	bl	8001608 <HAL_GetTick>
 800301a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800301c:	e008      	b.n	8003030 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800301e:	f7fe faf3 	bl	8001608 <HAL_GetTick>
 8003022:	4602      	mov	r2, r0
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	1ad3      	subs	r3, r2, r3
 8003028:	2b02      	cmp	r3, #2
 800302a:	d901      	bls.n	8003030 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800302c:	2303      	movs	r3, #3
 800302e:	e03d      	b.n	80030ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003030:	4b11      	ldr	r3, [pc, #68]	; (8003078 <HAL_RCC_OscConfig+0x4c4>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003038:	2b00      	cmp	r3, #0
 800303a:	d0f0      	beq.n	800301e <HAL_RCC_OscConfig+0x46a>
 800303c:	e035      	b.n	80030aa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800303e:	4b10      	ldr	r3, [pc, #64]	; (8003080 <HAL_RCC_OscConfig+0x4cc>)
 8003040:	2200      	movs	r2, #0
 8003042:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003044:	f7fe fae0 	bl	8001608 <HAL_GetTick>
 8003048:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800304a:	e008      	b.n	800305e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800304c:	f7fe fadc 	bl	8001608 <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	2b02      	cmp	r3, #2
 8003058:	d901      	bls.n	800305e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800305a:	2303      	movs	r3, #3
 800305c:	e026      	b.n	80030ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800305e:	4b06      	ldr	r3, [pc, #24]	; (8003078 <HAL_RCC_OscConfig+0x4c4>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003066:	2b00      	cmp	r3, #0
 8003068:	d1f0      	bne.n	800304c <HAL_RCC_OscConfig+0x498>
 800306a:	e01e      	b.n	80030aa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	69db      	ldr	r3, [r3, #28]
 8003070:	2b01      	cmp	r3, #1
 8003072:	d107      	bne.n	8003084 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003074:	2301      	movs	r3, #1
 8003076:	e019      	b.n	80030ac <HAL_RCC_OscConfig+0x4f8>
 8003078:	40021000 	.word	0x40021000
 800307c:	40007000 	.word	0x40007000
 8003080:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003084:	4b0b      	ldr	r3, [pc, #44]	; (80030b4 <HAL_RCC_OscConfig+0x500>)
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6a1b      	ldr	r3, [r3, #32]
 8003094:	429a      	cmp	r2, r3
 8003096:	d106      	bne.n	80030a6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030a2:	429a      	cmp	r2, r3
 80030a4:	d001      	beq.n	80030aa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e000      	b.n	80030ac <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80030aa:	2300      	movs	r3, #0
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	3718      	adds	r7, #24
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}
 80030b4:	40021000 	.word	0x40021000

080030b8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b084      	sub	sp, #16
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
 80030c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d101      	bne.n	80030cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	e0d0      	b.n	800326e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80030cc:	4b6a      	ldr	r3, [pc, #424]	; (8003278 <HAL_RCC_ClockConfig+0x1c0>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f003 0307 	and.w	r3, r3, #7
 80030d4:	683a      	ldr	r2, [r7, #0]
 80030d6:	429a      	cmp	r2, r3
 80030d8:	d910      	bls.n	80030fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030da:	4b67      	ldr	r3, [pc, #412]	; (8003278 <HAL_RCC_ClockConfig+0x1c0>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f023 0207 	bic.w	r2, r3, #7
 80030e2:	4965      	ldr	r1, [pc, #404]	; (8003278 <HAL_RCC_ClockConfig+0x1c0>)
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	4313      	orrs	r3, r2
 80030e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030ea:	4b63      	ldr	r3, [pc, #396]	; (8003278 <HAL_RCC_ClockConfig+0x1c0>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 0307 	and.w	r3, r3, #7
 80030f2:	683a      	ldr	r2, [r7, #0]
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d001      	beq.n	80030fc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80030f8:	2301      	movs	r3, #1
 80030fa:	e0b8      	b.n	800326e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 0302 	and.w	r3, r3, #2
 8003104:	2b00      	cmp	r3, #0
 8003106:	d020      	beq.n	800314a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f003 0304 	and.w	r3, r3, #4
 8003110:	2b00      	cmp	r3, #0
 8003112:	d005      	beq.n	8003120 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003114:	4b59      	ldr	r3, [pc, #356]	; (800327c <HAL_RCC_ClockConfig+0x1c4>)
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	4a58      	ldr	r2, [pc, #352]	; (800327c <HAL_RCC_ClockConfig+0x1c4>)
 800311a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800311e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 0308 	and.w	r3, r3, #8
 8003128:	2b00      	cmp	r3, #0
 800312a:	d005      	beq.n	8003138 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800312c:	4b53      	ldr	r3, [pc, #332]	; (800327c <HAL_RCC_ClockConfig+0x1c4>)
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	4a52      	ldr	r2, [pc, #328]	; (800327c <HAL_RCC_ClockConfig+0x1c4>)
 8003132:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003136:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003138:	4b50      	ldr	r3, [pc, #320]	; (800327c <HAL_RCC_ClockConfig+0x1c4>)
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	494d      	ldr	r1, [pc, #308]	; (800327c <HAL_RCC_ClockConfig+0x1c4>)
 8003146:	4313      	orrs	r3, r2
 8003148:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f003 0301 	and.w	r3, r3, #1
 8003152:	2b00      	cmp	r3, #0
 8003154:	d040      	beq.n	80031d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	2b01      	cmp	r3, #1
 800315c:	d107      	bne.n	800316e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800315e:	4b47      	ldr	r3, [pc, #284]	; (800327c <HAL_RCC_ClockConfig+0x1c4>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003166:	2b00      	cmp	r3, #0
 8003168:	d115      	bne.n	8003196 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	e07f      	b.n	800326e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	2b02      	cmp	r3, #2
 8003174:	d107      	bne.n	8003186 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003176:	4b41      	ldr	r3, [pc, #260]	; (800327c <HAL_RCC_ClockConfig+0x1c4>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800317e:	2b00      	cmp	r3, #0
 8003180:	d109      	bne.n	8003196 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	e073      	b.n	800326e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003186:	4b3d      	ldr	r3, [pc, #244]	; (800327c <HAL_RCC_ClockConfig+0x1c4>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f003 0302 	and.w	r3, r3, #2
 800318e:	2b00      	cmp	r3, #0
 8003190:	d101      	bne.n	8003196 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e06b      	b.n	800326e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003196:	4b39      	ldr	r3, [pc, #228]	; (800327c <HAL_RCC_ClockConfig+0x1c4>)
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	f023 0203 	bic.w	r2, r3, #3
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	4936      	ldr	r1, [pc, #216]	; (800327c <HAL_RCC_ClockConfig+0x1c4>)
 80031a4:	4313      	orrs	r3, r2
 80031a6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80031a8:	f7fe fa2e 	bl	8001608 <HAL_GetTick>
 80031ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031ae:	e00a      	b.n	80031c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031b0:	f7fe fa2a 	bl	8001608 <HAL_GetTick>
 80031b4:	4602      	mov	r2, r0
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	1ad3      	subs	r3, r2, r3
 80031ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80031be:	4293      	cmp	r3, r2
 80031c0:	d901      	bls.n	80031c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80031c2:	2303      	movs	r3, #3
 80031c4:	e053      	b.n	800326e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031c6:	4b2d      	ldr	r3, [pc, #180]	; (800327c <HAL_RCC_ClockConfig+0x1c4>)
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	f003 020c 	and.w	r2, r3, #12
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	009b      	lsls	r3, r3, #2
 80031d4:	429a      	cmp	r2, r3
 80031d6:	d1eb      	bne.n	80031b0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80031d8:	4b27      	ldr	r3, [pc, #156]	; (8003278 <HAL_RCC_ClockConfig+0x1c0>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f003 0307 	and.w	r3, r3, #7
 80031e0:	683a      	ldr	r2, [r7, #0]
 80031e2:	429a      	cmp	r2, r3
 80031e4:	d210      	bcs.n	8003208 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031e6:	4b24      	ldr	r3, [pc, #144]	; (8003278 <HAL_RCC_ClockConfig+0x1c0>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f023 0207 	bic.w	r2, r3, #7
 80031ee:	4922      	ldr	r1, [pc, #136]	; (8003278 <HAL_RCC_ClockConfig+0x1c0>)
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	4313      	orrs	r3, r2
 80031f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031f6:	4b20      	ldr	r3, [pc, #128]	; (8003278 <HAL_RCC_ClockConfig+0x1c0>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 0307 	and.w	r3, r3, #7
 80031fe:	683a      	ldr	r2, [r7, #0]
 8003200:	429a      	cmp	r2, r3
 8003202:	d001      	beq.n	8003208 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003204:	2301      	movs	r3, #1
 8003206:	e032      	b.n	800326e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f003 0304 	and.w	r3, r3, #4
 8003210:	2b00      	cmp	r3, #0
 8003212:	d008      	beq.n	8003226 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003214:	4b19      	ldr	r3, [pc, #100]	; (800327c <HAL_RCC_ClockConfig+0x1c4>)
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	68db      	ldr	r3, [r3, #12]
 8003220:	4916      	ldr	r1, [pc, #88]	; (800327c <HAL_RCC_ClockConfig+0x1c4>)
 8003222:	4313      	orrs	r3, r2
 8003224:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 0308 	and.w	r3, r3, #8
 800322e:	2b00      	cmp	r3, #0
 8003230:	d009      	beq.n	8003246 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003232:	4b12      	ldr	r3, [pc, #72]	; (800327c <HAL_RCC_ClockConfig+0x1c4>)
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	691b      	ldr	r3, [r3, #16]
 800323e:	00db      	lsls	r3, r3, #3
 8003240:	490e      	ldr	r1, [pc, #56]	; (800327c <HAL_RCC_ClockConfig+0x1c4>)
 8003242:	4313      	orrs	r3, r2
 8003244:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003246:	f000 f821 	bl	800328c <HAL_RCC_GetSysClockFreq>
 800324a:	4602      	mov	r2, r0
 800324c:	4b0b      	ldr	r3, [pc, #44]	; (800327c <HAL_RCC_ClockConfig+0x1c4>)
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	091b      	lsrs	r3, r3, #4
 8003252:	f003 030f 	and.w	r3, r3, #15
 8003256:	490a      	ldr	r1, [pc, #40]	; (8003280 <HAL_RCC_ClockConfig+0x1c8>)
 8003258:	5ccb      	ldrb	r3, [r1, r3]
 800325a:	fa22 f303 	lsr.w	r3, r2, r3
 800325e:	4a09      	ldr	r2, [pc, #36]	; (8003284 <HAL_RCC_ClockConfig+0x1cc>)
 8003260:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003262:	4b09      	ldr	r3, [pc, #36]	; (8003288 <HAL_RCC_ClockConfig+0x1d0>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4618      	mov	r0, r3
 8003268:	f7fe f98c 	bl	8001584 <HAL_InitTick>

  return HAL_OK;
 800326c:	2300      	movs	r3, #0
}
 800326e:	4618      	mov	r0, r3
 8003270:	3710      	adds	r7, #16
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	40022000 	.word	0x40022000
 800327c:	40021000 	.word	0x40021000
 8003280:	08005ad8 	.word	0x08005ad8
 8003284:	20000000 	.word	0x20000000
 8003288:	20000004 	.word	0x20000004

0800328c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800328c:	b490      	push	{r4, r7}
 800328e:	b08a      	sub	sp, #40	; 0x28
 8003290:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003292:	4b29      	ldr	r3, [pc, #164]	; (8003338 <HAL_RCC_GetSysClockFreq+0xac>)
 8003294:	1d3c      	adds	r4, r7, #4
 8003296:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003298:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800329c:	f240 2301 	movw	r3, #513	; 0x201
 80032a0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80032a2:	2300      	movs	r3, #0
 80032a4:	61fb      	str	r3, [r7, #28]
 80032a6:	2300      	movs	r3, #0
 80032a8:	61bb      	str	r3, [r7, #24]
 80032aa:	2300      	movs	r3, #0
 80032ac:	627b      	str	r3, [r7, #36]	; 0x24
 80032ae:	2300      	movs	r3, #0
 80032b0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80032b2:	2300      	movs	r3, #0
 80032b4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80032b6:	4b21      	ldr	r3, [pc, #132]	; (800333c <HAL_RCC_GetSysClockFreq+0xb0>)
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80032bc:	69fb      	ldr	r3, [r7, #28]
 80032be:	f003 030c 	and.w	r3, r3, #12
 80032c2:	2b04      	cmp	r3, #4
 80032c4:	d002      	beq.n	80032cc <HAL_RCC_GetSysClockFreq+0x40>
 80032c6:	2b08      	cmp	r3, #8
 80032c8:	d003      	beq.n	80032d2 <HAL_RCC_GetSysClockFreq+0x46>
 80032ca:	e02b      	b.n	8003324 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80032cc:	4b1c      	ldr	r3, [pc, #112]	; (8003340 <HAL_RCC_GetSysClockFreq+0xb4>)
 80032ce:	623b      	str	r3, [r7, #32]
      break;
 80032d0:	e02b      	b.n	800332a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80032d2:	69fb      	ldr	r3, [r7, #28]
 80032d4:	0c9b      	lsrs	r3, r3, #18
 80032d6:	f003 030f 	and.w	r3, r3, #15
 80032da:	3328      	adds	r3, #40	; 0x28
 80032dc:	443b      	add	r3, r7
 80032de:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80032e2:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80032e4:	69fb      	ldr	r3, [r7, #28]
 80032e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d012      	beq.n	8003314 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80032ee:	4b13      	ldr	r3, [pc, #76]	; (800333c <HAL_RCC_GetSysClockFreq+0xb0>)
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	0c5b      	lsrs	r3, r3, #17
 80032f4:	f003 0301 	and.w	r3, r3, #1
 80032f8:	3328      	adds	r3, #40	; 0x28
 80032fa:	443b      	add	r3, r7
 80032fc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003300:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003302:	697b      	ldr	r3, [r7, #20]
 8003304:	4a0e      	ldr	r2, [pc, #56]	; (8003340 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003306:	fb03 f202 	mul.w	r2, r3, r2
 800330a:	69bb      	ldr	r3, [r7, #24]
 800330c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003310:	627b      	str	r3, [r7, #36]	; 0x24
 8003312:	e004      	b.n	800331e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	4a0b      	ldr	r2, [pc, #44]	; (8003344 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003318:	fb02 f303 	mul.w	r3, r2, r3
 800331c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800331e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003320:	623b      	str	r3, [r7, #32]
      break;
 8003322:	e002      	b.n	800332a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003324:	4b06      	ldr	r3, [pc, #24]	; (8003340 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003326:	623b      	str	r3, [r7, #32]
      break;
 8003328:	bf00      	nop
    }
  }
  return sysclockfreq;
 800332a:	6a3b      	ldr	r3, [r7, #32]
}
 800332c:	4618      	mov	r0, r3
 800332e:	3728      	adds	r7, #40	; 0x28
 8003330:	46bd      	mov	sp, r7
 8003332:	bc90      	pop	{r4, r7}
 8003334:	4770      	bx	lr
 8003336:	bf00      	nop
 8003338:	08005ac8 	.word	0x08005ac8
 800333c:	40021000 	.word	0x40021000
 8003340:	007a1200 	.word	0x007a1200
 8003344:	003d0900 	.word	0x003d0900

08003348 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003348:	b480      	push	{r7}
 800334a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800334c:	4b02      	ldr	r3, [pc, #8]	; (8003358 <HAL_RCC_GetHCLKFreq+0x10>)
 800334e:	681b      	ldr	r3, [r3, #0]
}
 8003350:	4618      	mov	r0, r3
 8003352:	46bd      	mov	sp, r7
 8003354:	bc80      	pop	{r7}
 8003356:	4770      	bx	lr
 8003358:	20000000 	.word	0x20000000

0800335c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003360:	f7ff fff2 	bl	8003348 <HAL_RCC_GetHCLKFreq>
 8003364:	4602      	mov	r2, r0
 8003366:	4b05      	ldr	r3, [pc, #20]	; (800337c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	0a1b      	lsrs	r3, r3, #8
 800336c:	f003 0307 	and.w	r3, r3, #7
 8003370:	4903      	ldr	r1, [pc, #12]	; (8003380 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003372:	5ccb      	ldrb	r3, [r1, r3]
 8003374:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003378:	4618      	mov	r0, r3
 800337a:	bd80      	pop	{r7, pc}
 800337c:	40021000 	.word	0x40021000
 8003380:	08005ae8 	.word	0x08005ae8

08003384 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003384:	b480      	push	{r7}
 8003386:	b085      	sub	sp, #20
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800338c:	4b0a      	ldr	r3, [pc, #40]	; (80033b8 <RCC_Delay+0x34>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a0a      	ldr	r2, [pc, #40]	; (80033bc <RCC_Delay+0x38>)
 8003392:	fba2 2303 	umull	r2, r3, r2, r3
 8003396:	0a5b      	lsrs	r3, r3, #9
 8003398:	687a      	ldr	r2, [r7, #4]
 800339a:	fb02 f303 	mul.w	r3, r2, r3
 800339e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80033a0:	bf00      	nop
  }
  while (Delay --);
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	1e5a      	subs	r2, r3, #1
 80033a6:	60fa      	str	r2, [r7, #12]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d1f9      	bne.n	80033a0 <RCC_Delay+0x1c>
}
 80033ac:	bf00      	nop
 80033ae:	bf00      	nop
 80033b0:	3714      	adds	r7, #20
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bc80      	pop	{r7}
 80033b6:	4770      	bx	lr
 80033b8:	20000000 	.word	0x20000000
 80033bc:	10624dd3 	.word	0x10624dd3

080033c0 <Si5351_WriteRegister>:
#include "stm32f1xx.h"

#include "si5351.h"

int Si5351_WriteRegister(Si5351_ConfigTypeDef *Si5351_ConfigStruct,  uint8_t reg_address, uint8_t reg_data)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b088      	sub	sp, #32
 80033c4:	af04      	add	r7, sp, #16
 80033c6:	6078      	str	r0, [r7, #4]
 80033c8:	460b      	mov	r3, r1
 80033ca:	70fb      	strb	r3, [r7, #3]
 80033cc:	4613      	mov	r3, r2
 80033ce:	70bb      	strb	r3, [r7, #2]
	HAL_StatusTypeDef status = HAL_I2C_Mem_Write(Si5351_ConfigStruct->I2CHx, Si5351_ConfigStruct->HW_I2C_Address, reg_address, I2C_MEMADD_SIZE_8BIT, &reg_data, 1, I2C_TIMEOUT);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6918      	ldr	r0, [r3, #16]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	7d1b      	ldrb	r3, [r3, #20]
 80033d8:	b299      	uxth	r1, r3
 80033da:	78fb      	ldrb	r3, [r7, #3]
 80033dc:	b29a      	uxth	r2, r3
 80033de:	4b08      	ldr	r3, [pc, #32]	; (8003400 <Si5351_WriteRegister+0x40>)
 80033e0:	9302      	str	r3, [sp, #8]
 80033e2:	2301      	movs	r3, #1
 80033e4:	9301      	str	r3, [sp, #4]
 80033e6:	1cbb      	adds	r3, r7, #2
 80033e8:	9300      	str	r3, [sp, #0]
 80033ea:	2301      	movs	r3, #1
 80033ec:	f7fe fd26 	bl	8001e3c <HAL_I2C_Mem_Write>
 80033f0:	4603      	mov	r3, r0
 80033f2:	73fb      	strb	r3, [r7, #15]

	return (int)status;
 80033f4:	7bfb      	ldrb	r3, [r7, #15]
		if (error_wait==0) return 1;
	}
	//wait until STOP is cleared

	return 0;*/
}
 80033f6:	4618      	mov	r0, r3
 80033f8:	3710      	adds	r7, #16
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bd80      	pop	{r7, pc}
 80033fe:	bf00      	nop
 8003400:	000186a0 	.word	0x000186a0

08003404 <Si5351_ReadRegister>:

uint8_t Si5351_ReadRegister(Si5351_ConfigTypeDef *Si5351_ConfigStruct,  uint8_t reg_address)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b088      	sub	sp, #32
 8003408:	af04      	add	r7, sp, #16
 800340a:	6078      	str	r0, [r7, #4]
 800340c:	460b      	mov	r3, r1
 800340e:	70fb      	strb	r3, [r7, #3]
	//HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)


	uint8_t reg_data;

	HAL_StatusTypeDef status = HAL_I2C_Mem_Read(Si5351_ConfigStruct->I2CHx, Si5351_ConfigStruct->HW_I2C_Address, reg_address, I2C_MEMADD_SIZE_8BIT, &reg_data, 1, I2C_TIMEOUT);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6918      	ldr	r0, [r3, #16]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	7d1b      	ldrb	r3, [r3, #20]
 8003418:	b299      	uxth	r1, r3
 800341a:	78fb      	ldrb	r3, [r7, #3]
 800341c:	b29a      	uxth	r2, r3
 800341e:	4b0b      	ldr	r3, [pc, #44]	; (800344c <Si5351_ReadRegister+0x48>)
 8003420:	9302      	str	r3, [sp, #8]
 8003422:	2301      	movs	r3, #1
 8003424:	9301      	str	r3, [sp, #4]
 8003426:	f107 030e 	add.w	r3, r7, #14
 800342a:	9300      	str	r3, [sp, #0]
 800342c:	2301      	movs	r3, #1
 800342e:	f7fe fdff 	bl	8002030 <HAL_I2C_Mem_Read>
 8003432:	4603      	mov	r3, r0
 8003434:	73fb      	strb	r3, [r7, #15]

	if(status == HAL_OK)
 8003436:	7bfb      	ldrb	r3, [r7, #15]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d101      	bne.n	8003440 <Si5351_ReadRegister+0x3c>
		return reg_data;
 800343c:	7bbb      	ldrb	r3, [r7, #14]
 800343e:	e000      	b.n	8003442 <Si5351_ReadRegister+0x3e>

	return 0;
 8003440:	2300      	movs	r3, #0
		if (error_wait==0) return 1;
	}
	//wait until STOP is cleared

	return reg_data;*/
}
 8003442:	4618      	mov	r0, r3
 8003444:	3710      	adds	r7, #16
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}
 800344a:	bf00      	nop
 800344c:	000186a0 	.word	0x000186a0

08003450 <Si5351_StructInit>:

//set safe values in the config structure
void Si5351_StructInit(Si5351_ConfigTypeDef *Si5351_ConfigStruct, I2C_HandleTypeDef *I2CHandle)
{
 8003450:	b480      	push	{r7}
 8003452:	b085      	sub	sp, #20
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
 8003458:	6039      	str	r1, [r7, #0]
	uint8_t i;

	Si5351_ConfigStruct->HW_I2C_Address = SI5351_I2C_ADDRESS;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	22c0      	movs	r2, #192	; 0xc0
 800345e:	751a      	strb	r2, [r3, #20]
	Si5351_ConfigStruct->I2CHx = I2CHandle;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	683a      	ldr	r2, [r7, #0]
 8003464:	611a      	str	r2, [r3, #16]

	Si5351_ConfigStruct->f_CLKIN = SI5351_CLKIN_FREQ;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2200      	movs	r2, #0
 800346a:	605a      	str	r2, [r3, #4]
	Si5351_ConfigStruct->f_XTAL = SI5351_XTAL_FREQ;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	4a6f      	ldr	r2, [pc, #444]	; (800362c <Si5351_StructInit+0x1dc>)
 8003470:	601a      	str	r2, [r3, #0]

	Si5351_ConfigStruct->Interrupt_Mask_CLKIN = ON;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2201      	movs	r2, #1
 8003476:	72da      	strb	r2, [r3, #11]
	Si5351_ConfigStruct->Interrupt_Mask_PLLA = ON;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2201      	movs	r2, #1
 800347c:	729a      	strb	r2, [r3, #10]
	Si5351_ConfigStruct->Interrupt_Mask_PLLB = ON;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2201      	movs	r2, #1
 8003482:	725a      	strb	r2, [r3, #9]
	Si5351_ConfigStruct->Interrupt_Mask_SysInit = ON;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2201      	movs	r2, #1
 8003488:	721a      	strb	r2, [r3, #8]
	Si5351_ConfigStruct->Interrupt_Mask_XTAL = ON;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2201      	movs	r2, #1
 800348e:	731a      	strb	r2, [r3, #12]

	Si5351_ConfigStruct->Fanout_CLKIN_EN = ON;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2201      	movs	r2, #1
 8003494:	73da      	strb	r2, [r3, #15]
	Si5351_ConfigStruct->Fanout_MS_EN = ON;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2201      	movs	r2, #1
 800349a:	735a      	strb	r2, [r3, #13]
	Si5351_ConfigStruct->Fanout_XO_EN = ON;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2201      	movs	r2, #1
 80034a0:	739a      	strb	r2, [r3, #14]

	Si5351_ConfigStruct->OSC.CLKIN_Div = CLKINDiv_Div1;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2200      	movs	r2, #0
 80034a6:	759a      	strb	r2, [r3, #22]
	Si5351_ConfigStruct->OSC.OSC_XTAL_Load = XTAL_Load_10_pF;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	22c0      	movs	r2, #192	; 0xc0
 80034ac:	755a      	strb	r2, [r3, #21]
	Si5351_ConfigStruct->OSC.VCXO_Pull_Range_ppm = 0; //maybe should be set to 30 ppm, not clear from the AN-619
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2200      	movs	r2, #0
 80034b2:	75da      	strb	r2, [r3, #23]

	for (i=0; i<=1; i++)
 80034b4:	2300      	movs	r3, #0
 80034b6:	73fb      	strb	r3, [r7, #15]
 80034b8:	e027      	b.n	800350a <Si5351_StructInit+0xba>
	{
		Si5351_ConfigStruct->PLL[i].PLL_Clock_Source = PLL_Clock_Source_XTAL;
 80034ba:	7bfb      	ldrb	r3, [r7, #15]
 80034bc:	687a      	ldr	r2, [r7, #4]
 80034be:	3302      	adds	r3, #2
 80034c0:	011b      	lsls	r3, r3, #4
 80034c2:	4413      	add	r3, r2
 80034c4:	3304      	adds	r3, #4
 80034c6:	2200      	movs	r2, #0
 80034c8:	701a      	strb	r2, [r3, #0]
		Si5351_ConfigStruct->PLL[i].PLL_Multiplier_Integer = 32; 		//range 24..36 for 25 MHz clock
 80034ca:	7bfb      	ldrb	r3, [r7, #15]
 80034cc:	687a      	ldr	r2, [r7, #4]
 80034ce:	011b      	lsls	r3, r3, #4
 80034d0:	4413      	add	r3, r2
 80034d2:	3318      	adds	r3, #24
 80034d4:	2220      	movs	r2, #32
 80034d6:	601a      	str	r2, [r3, #0]
		Si5351_ConfigStruct->PLL[i].PLL_Multiplier_Numerator = 0; 		//range 0..1048575
 80034d8:	7bfb      	ldrb	r3, [r7, #15]
 80034da:	687a      	ldr	r2, [r7, #4]
 80034dc:	011b      	lsls	r3, r3, #4
 80034de:	4413      	add	r3, r2
 80034e0:	331c      	adds	r3, #28
 80034e2:	2200      	movs	r2, #0
 80034e4:	601a      	str	r2, [r3, #0]
		Si5351_ConfigStruct->PLL[i].PLL_Multiplier_Denominator = 1; 	//range 1..1048575
 80034e6:	7bfb      	ldrb	r3, [r7, #15]
 80034e8:	687a      	ldr	r2, [r7, #4]
 80034ea:	3302      	adds	r3, #2
 80034ec:	011b      	lsls	r3, r3, #4
 80034ee:	4413      	add	r3, r2
 80034f0:	2201      	movs	r2, #1
 80034f2:	601a      	str	r2, [r3, #0]
		Si5351_ConfigStruct->PLL[i].PLL_Capacitive_Load = PLL_Capacitive_Load_0;		//select 0, unless you want to tune the PLL to <200 MHZ
 80034f4:	7bfb      	ldrb	r3, [r7, #15]
 80034f6:	687a      	ldr	r2, [r7, #4]
 80034f8:	3302      	adds	r3, #2
 80034fa:	011b      	lsls	r3, r3, #4
 80034fc:	4413      	add	r3, r2
 80034fe:	3305      	adds	r3, #5
 8003500:	2200      	movs	r2, #0
 8003502:	701a      	strb	r2, [r3, #0]
	for (i=0; i<=1; i++)
 8003504:	7bfb      	ldrb	r3, [r7, #15]
 8003506:	3301      	adds	r3, #1
 8003508:	73fb      	strb	r3, [r7, #15]
 800350a:	7bfb      	ldrb	r3, [r7, #15]
 800350c:	2b01      	cmp	r3, #1
 800350e:	d9d4      	bls.n	80034ba <Si5351_StructInit+0x6a>
	}

	Si5351_ConfigStruct->SS.SS_Amplitude_ppm = 0; //1.5% modulation = 15000
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2200      	movs	r2, #0
 8003514:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	Si5351_ConfigStruct->SS.SS_Enable = OFF;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2200      	movs	r2, #0
 800351c:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
	Si5351_ConfigStruct->SS.SS_Mode = SS_Mode_CenterSpread;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2280      	movs	r2, #128	; 0x80
 8003524:	f883 2105 	strb.w	r2, [r3, #261]	; 0x105
	Si5351_ConfigStruct->SS.SS_NCLK = SS_NCLK_0; //default value, this parameter is unexplained in documentation
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2200      	movs	r2, #0
 800352c:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106

	for (i=0; i<=7; i++)
 8003530:	2300      	movs	r3, #0
 8003532:	73fb      	strb	r3, [r7, #15]
 8003534:	e070      	b.n	8003618 <Si5351_StructInit+0x1c8>
	{
		Si5351_ConfigStruct->MS[i].MS_Clock_Source = MS_Clock_Source_PLLA;
 8003536:	7bfb      	ldrb	r3, [r7, #15]
 8003538:	687a      	ldr	r2, [r7, #4]
 800353a:	011b      	lsls	r3, r3, #4
 800353c:	4413      	add	r3, r2
 800353e:	3338      	adds	r3, #56	; 0x38
 8003540:	2200      	movs	r2, #0
 8003542:	701a      	strb	r2, [r3, #0]
		Si5351_ConfigStruct->MS[i].MS_Divider_Integer = 4;
 8003544:	7bfb      	ldrb	r3, [r7, #15]
 8003546:	687a      	ldr	r2, [r7, #4]
 8003548:	011b      	lsls	r3, r3, #4
 800354a:	4413      	add	r3, r2
 800354c:	333c      	adds	r3, #60	; 0x3c
 800354e:	2204      	movs	r2, #4
 8003550:	601a      	str	r2, [r3, #0]
		Si5351_ConfigStruct->MS[i].MS_Divider_Numerator = 0;
 8003552:	7bfb      	ldrb	r3, [r7, #15]
 8003554:	687a      	ldr	r2, [r7, #4]
 8003556:	3304      	adds	r3, #4
 8003558:	011b      	lsls	r3, r3, #4
 800355a:	4413      	add	r3, r2
 800355c:	2200      	movs	r2, #0
 800355e:	601a      	str	r2, [r3, #0]
		Si5351_ConfigStruct->MS[i].MS_Divider_Denominator = 1;
 8003560:	7bfb      	ldrb	r3, [r7, #15]
 8003562:	687a      	ldr	r2, [r7, #4]
 8003564:	3304      	adds	r3, #4
 8003566:	011b      	lsls	r3, r3, #4
 8003568:	4413      	add	r3, r2
 800356a:	3304      	adds	r3, #4
 800356c:	2201      	movs	r2, #1
 800356e:	601a      	str	r2, [r3, #0]

		Si5351_ConfigStruct->CLK[i].CLK_Clock_Source = CLK_Clock_Source_MS_Own;
 8003570:	7bfa      	ldrb	r2, [r7, #15]
 8003572:	6879      	ldr	r1, [r7, #4]
 8003574:	4613      	mov	r3, r2
 8003576:	00db      	lsls	r3, r3, #3
 8003578:	4413      	add	r3, r2
 800357a:	440b      	add	r3, r1
 800357c:	33b8      	adds	r3, #184	; 0xb8
 800357e:	220c      	movs	r2, #12
 8003580:	701a      	strb	r2, [r3, #0]
		Si5351_ConfigStruct->CLK[i].CLK_Disable_State = CLK_Disable_State_HIGH_Z;
 8003582:	7bfa      	ldrb	r2, [r7, #15]
 8003584:	6879      	ldr	r1, [r7, #4]
 8003586:	4613      	mov	r3, r2
 8003588:	00db      	lsls	r3, r3, #3
 800358a:	4413      	add	r3, r2
 800358c:	440b      	add	r3, r1
 800358e:	33be      	adds	r3, #190	; 0xbe
 8003590:	2202      	movs	r2, #2
 8003592:	701a      	strb	r2, [r3, #0]
		Si5351_ConfigStruct->CLK[i].CLK_Enable = OFF;
 8003594:	7bfa      	ldrb	r2, [r7, #15]
 8003596:	6879      	ldr	r1, [r7, #4]
 8003598:	4613      	mov	r3, r2
 800359a:	00db      	lsls	r3, r3, #3
 800359c:	4413      	add	r3, r2
 800359e:	440b      	add	r3, r1
 80035a0:	33bc      	adds	r3, #188	; 0xbc
 80035a2:	2200      	movs	r2, #0
 80035a4:	701a      	strb	r2, [r3, #0]
		Si5351_ConfigStruct->CLK[i].CLK_I_Drv = CLK_I_Drv_8mA;
 80035a6:	7bfa      	ldrb	r2, [r7, #15]
 80035a8:	6879      	ldr	r1, [r7, #4]
 80035aa:	4613      	mov	r3, r2
 80035ac:	00db      	lsls	r3, r3, #3
 80035ae:	4413      	add	r3, r2
 80035b0:	440b      	add	r3, r1
 80035b2:	33bf      	adds	r3, #191	; 0xbf
 80035b4:	2203      	movs	r2, #3
 80035b6:	701a      	strb	r2, [r3, #0]
		Si5351_ConfigStruct->CLK[i].CLK_Invert = OFF;
 80035b8:	7bfa      	ldrb	r2, [r7, #15]
 80035ba:	6879      	ldr	r1, [r7, #4]
 80035bc:	4613      	mov	r3, r2
 80035be:	00db      	lsls	r3, r3, #3
 80035c0:	4413      	add	r3, r2
 80035c2:	440b      	add	r3, r1
 80035c4:	33bb      	adds	r3, #187	; 0xbb
 80035c6:	2200      	movs	r2, #0
 80035c8:	701a      	strb	r2, [r3, #0]
		Si5351_ConfigStruct->CLK[i].CLK_PowerDown = OFF;
 80035ca:	7bfa      	ldrb	r2, [r7, #15]
 80035cc:	6879      	ldr	r1, [r7, #4]
 80035ce:	4613      	mov	r3, r2
 80035d0:	00db      	lsls	r3, r3, #3
 80035d2:	4413      	add	r3, r2
 80035d4:	440b      	add	r3, r1
 80035d6:	33bd      	adds	r3, #189	; 0xbd
 80035d8:	2200      	movs	r2, #0
 80035da:	701a      	strb	r2, [r3, #0]
		Si5351_ConfigStruct->CLK[i].CLK_QuarterPeriod_Offset = 0;
 80035dc:	7bfa      	ldrb	r2, [r7, #15]
 80035de:	6879      	ldr	r1, [r7, #4]
 80035e0:	4613      	mov	r3, r2
 80035e2:	00db      	lsls	r3, r3, #3
 80035e4:	4413      	add	r3, r2
 80035e6:	440b      	add	r3, r1
 80035e8:	33b9      	adds	r3, #185	; 0xb9
 80035ea:	2200      	movs	r2, #0
 80035ec:	701a      	strb	r2, [r3, #0]
		Si5351_ConfigStruct->CLK[i].CLK_R_Div = CLK_R_Div1;
 80035ee:	7bfa      	ldrb	r2, [r7, #15]
 80035f0:	6879      	ldr	r1, [r7, #4]
 80035f2:	4613      	mov	r3, r2
 80035f4:	00db      	lsls	r3, r3, #3
 80035f6:	4413      	add	r3, r2
 80035f8:	440b      	add	r3, r1
 80035fa:	33ba      	adds	r3, #186	; 0xba
 80035fc:	2200      	movs	r2, #0
 80035fe:	701a      	strb	r2, [r3, #0]
		Si5351_ConfigStruct->CLK[i].CLK_Use_OEB_Pin = OFF;
 8003600:	7bfa      	ldrb	r2, [r7, #15]
 8003602:	6879      	ldr	r1, [r7, #4]
 8003604:	4613      	mov	r3, r2
 8003606:	00db      	lsls	r3, r3, #3
 8003608:	4413      	add	r3, r2
 800360a:	440b      	add	r3, r1
 800360c:	33c0      	adds	r3, #192	; 0xc0
 800360e:	2200      	movs	r2, #0
 8003610:	701a      	strb	r2, [r3, #0]
	for (i=0; i<=7; i++)
 8003612:	7bfb      	ldrb	r3, [r7, #15]
 8003614:	3301      	adds	r3, #1
 8003616:	73fb      	strb	r3, [r7, #15]
 8003618:	7bfb      	ldrb	r3, [r7, #15]
 800361a:	2b07      	cmp	r3, #7
 800361c:	d98b      	bls.n	8003536 <Si5351_StructInit+0xe6>
	}
}
 800361e:	bf00      	nop
 8003620:	bf00      	nop
 8003622:	3714      	adds	r7, #20
 8003624:	46bd      	mov	sp, r7
 8003626:	bc80      	pop	{r7}
 8003628:	4770      	bx	lr
 800362a:	bf00      	nop
 800362c:	017d7840 	.word	0x017d7840

08003630 <Si5351_OSCConfig>:

void Si5351_OSCConfig(Si5351_ConfigTypeDef *Si5351_ConfigStruct)
{
 8003630:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003634:	b08e      	sub	sp, #56	; 0x38
 8003636:	af00      	add	r7, sp, #0
 8003638:	62f8      	str	r0, [r7, #44]	; 0x2c
	uint8_t tmp;
	uint32_t VCXO_Param;

	//set XTAL capacitive load and PLL VCO load capacitance
	tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_XTAL_CL);
 800363a:	21b7      	movs	r1, #183	; 0xb7
 800363c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800363e:	f7ff fee1 	bl	8003404 <Si5351_ReadRegister>
 8003642:	4603      	mov	r3, r0
 8003644:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	tmp &= ~(XTAL_CL_MASK | PLL_CL_MASK);
 8003648:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800364c:	f003 0309 	and.w	r3, r3, #9
 8003650:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	tmp |= (XTAL_CL_MASK & (Si5351_ConfigStruct->OSC.OSC_XTAL_Load)) | (PLL_CL_MASK & ((Si5351_ConfigStruct->PLL[0].PLL_Capacitive_Load) << 1)) | (PLL_CL_MASK & ((Si5351_ConfigStruct->PLL[1].PLL_Capacitive_Load) << 4));
 8003654:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003656:	7d5b      	ldrb	r3, [r3, #21]
 8003658:	b25b      	sxtb	r3, r3
 800365a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800365e:	b25a      	sxtb	r2, r3
 8003660:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003662:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003666:	005b      	lsls	r3, r3, #1
 8003668:	b25b      	sxtb	r3, r3
 800366a:	f003 0336 	and.w	r3, r3, #54	; 0x36
 800366e:	b25b      	sxtb	r3, r3
 8003670:	4313      	orrs	r3, r2
 8003672:	b25a      	sxtb	r2, r3
 8003674:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003676:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800367a:	011b      	lsls	r3, r3, #4
 800367c:	b25b      	sxtb	r3, r3
 800367e:	f003 0336 	and.w	r3, r3, #54	; 0x36
 8003682:	b25b      	sxtb	r3, r3
 8003684:	4313      	orrs	r3, r2
 8003686:	b25a      	sxtb	r2, r3
 8003688:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800368c:	4313      	orrs	r3, r2
 800368e:	b25b      	sxtb	r3, r3
 8003690:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_XTAL_CL, tmp);
 8003694:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003698:	461a      	mov	r2, r3
 800369a:	21b7      	movs	r1, #183	; 0xb7
 800369c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800369e:	f7ff fe8f 	bl	80033c0 <Si5351_WriteRegister>

	//set CLKIN pre-divider
	tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_CLKIN_DIV);
 80036a2:	210f      	movs	r1, #15
 80036a4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80036a6:	f7ff fead 	bl	8003404 <Si5351_ReadRegister>
 80036aa:	4603      	mov	r3, r0
 80036ac:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	tmp &= ~CLKIN_MASK;
 80036b0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80036b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80036b8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	tmp |= CLKIN_MASK & Si5351_ConfigStruct->OSC.CLKIN_Div;
 80036bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036be:	7d9b      	ldrb	r3, [r3, #22]
 80036c0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80036c4:	b2da      	uxtb	r2, r3
 80036c6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80036ca:	4313      	orrs	r3, r2
 80036cc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_CLKIN_DIV, tmp);
 80036d0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80036d4:	461a      	mov	r2, r3
 80036d6:	210f      	movs	r1, #15
 80036d8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80036da:	f7ff fe71 	bl	80033c0 <Si5351_WriteRegister>

	//set fanout of XO, MS0, MS4 and CLKIN - should be always on unless you
	//need to reduce power consumption
	tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_FANOUT_EN);
 80036de:	21bb      	movs	r1, #187	; 0xbb
 80036e0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80036e2:	f7ff fe8f 	bl	8003404 <Si5351_ReadRegister>
 80036e6:	4603      	mov	r3, r0
 80036e8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	tmp &= ~(FANOUT_CLKIN_EN_MASK | FANOUT_MS_EN_MASK | FANOUT_XO_EN_MASK);
 80036ec:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80036f0:	f003 032f 	and.w	r3, r3, #47	; 0x2f
 80036f4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (Si5351_ConfigStruct->Fanout_CLKIN_EN == ON) tmp |= FANOUT_CLKIN_EN_MASK;
 80036f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036fa:	7bdb      	ldrb	r3, [r3, #15]
 80036fc:	2b01      	cmp	r3, #1
 80036fe:	d105      	bne.n	800370c <Si5351_OSCConfig+0xdc>
 8003700:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003704:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003708:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (Si5351_ConfigStruct->Fanout_MS_EN == ON) tmp |= FANOUT_MS_EN_MASK;
 800370c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800370e:	7b5b      	ldrb	r3, [r3, #13]
 8003710:	2b01      	cmp	r3, #1
 8003712:	d105      	bne.n	8003720 <Si5351_OSCConfig+0xf0>
 8003714:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003718:	f043 0310 	orr.w	r3, r3, #16
 800371c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (Si5351_ConfigStruct->Fanout_XO_EN == ON) tmp |= FANOUT_XO_EN_MASK;
 8003720:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003722:	7b9b      	ldrb	r3, [r3, #14]
 8003724:	2b01      	cmp	r3, #1
 8003726:	d105      	bne.n	8003734 <Si5351_OSCConfig+0x104>
 8003728:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800372c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003730:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_FANOUT_EN, tmp);
 8003734:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003738:	461a      	mov	r2, r3
 800373a:	21bb      	movs	r1, #187	; 0xbb
 800373c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800373e:	f7ff fe3f 	bl	80033c0 <Si5351_WriteRegister>

	//if "b" in PLLB set to 10^6, set VCXO parameter
	if (Si5351_ConfigStruct->PLL[1].PLL_Multiplier_Denominator == 1000000)
 8003742:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003744:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003746:	4b58      	ldr	r3, [pc, #352]	; (80038a8 <Si5351_OSCConfig+0x278>)
 8003748:	429a      	cmp	r2, r3
 800374a:	d17e      	bne.n	800384a <Si5351_OSCConfig+0x21a>
	{
		VCXO_Param = VCXO_PARAM_MASK & (uint32_t)
				((103 * Si5351_ConfigStruct->OSC.VCXO_Pull_Range_ppm
 800374c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800374e:	7ddb      	ldrb	r3, [r3, #23]
 8003750:	461a      	mov	r2, r3
 8003752:	2367      	movs	r3, #103	; 0x67
 8003754:	fb02 f303 	mul.w	r3, r2, r3
 8003758:	17da      	asrs	r2, r3, #31
 800375a:	61bb      	str	r3, [r7, #24]
 800375c:	61fa      	str	r2, [r7, #28]
						* ((uint64_t)128000000 * Si5351_ConfigStruct->PLL[1].PLL_Multiplier_Integer +
 800375e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003760:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003762:	2200      	movs	r2, #0
 8003764:	469a      	mov	sl, r3
 8003766:	4693      	mov	fp, r2
 8003768:	4652      	mov	r2, sl
 800376a:	465b      	mov	r3, fp
 800376c:	f04f 0000 	mov.w	r0, #0
 8003770:	f04f 0100 	mov.w	r1, #0
 8003774:	0159      	lsls	r1, r3, #5
 8003776:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800377a:	0150      	lsls	r0, r2, #5
 800377c:	4602      	mov	r2, r0
 800377e:	460b      	mov	r3, r1
 8003780:	ebb2 080a 	subs.w	r8, r2, sl
 8003784:	eb63 090b 	sbc.w	r9, r3, fp
 8003788:	f04f 0200 	mov.w	r2, #0
 800378c:	f04f 0300 	mov.w	r3, #0
 8003790:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003794:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003798:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800379c:	ebb2 0408 	subs.w	r4, r2, r8
 80037a0:	eb63 0509 	sbc.w	r5, r3, r9
 80037a4:	f04f 0200 	mov.w	r2, #0
 80037a8:	f04f 0300 	mov.w	r3, #0
 80037ac:	00eb      	lsls	r3, r5, #3
 80037ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80037b2:	00e2      	lsls	r2, r4, #3
 80037b4:	4614      	mov	r4, r2
 80037b6:	461d      	mov	r5, r3
 80037b8:	eb14 030a 	adds.w	r3, r4, sl
 80037bc:	603b      	str	r3, [r7, #0]
 80037be:	eb45 030b 	adc.w	r3, r5, fp
 80037c2:	607b      	str	r3, [r7, #4]
 80037c4:	f04f 0200 	mov.w	r2, #0
 80037c8:	f04f 0300 	mov.w	r3, #0
 80037cc:	e9d7 4500 	ldrd	r4, r5, [r7]
 80037d0:	4629      	mov	r1, r5
 80037d2:	034b      	lsls	r3, r1, #13
 80037d4:	4620      	mov	r0, r4
 80037d6:	4629      	mov	r1, r5
 80037d8:	4604      	mov	r4, r0
 80037da:	ea43 43d4 	orr.w	r3, r3, r4, lsr #19
 80037de:	4601      	mov	r1, r0
 80037e0:	034a      	lsls	r2, r1, #13
								Si5351_ConfigStruct->PLL[1].PLL_Multiplier_Numerator))/100000000);
 80037e2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80037e4:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 80037e6:	2000      	movs	r0, #0
 80037e8:	6139      	str	r1, [r7, #16]
 80037ea:	6178      	str	r0, [r7, #20]
						* ((uint64_t)128000000 * Si5351_ConfigStruct->PLL[1].PLL_Multiplier_Integer +
 80037ec:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80037f0:	4621      	mov	r1, r4
 80037f2:	1851      	adds	r1, r2, r1
 80037f4:	60b9      	str	r1, [r7, #8]
 80037f6:	4629      	mov	r1, r5
 80037f8:	eb43 0101 	adc.w	r1, r3, r1
 80037fc:	60f9      	str	r1, [r7, #12]
 80037fe:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8003802:	4622      	mov	r2, r4
 8003804:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8003808:	4641      	mov	r1, r8
 800380a:	fb01 f202 	mul.w	r2, r1, r2
 800380e:	464d      	mov	r5, r9
 8003810:	4618      	mov	r0, r3
 8003812:	4621      	mov	r1, r4
 8003814:	4603      	mov	r3, r0
 8003816:	fb03 f305 	mul.w	r3, r3, r5
 800381a:	4413      	add	r3, r2
 800381c:	4602      	mov	r2, r0
 800381e:	4641      	mov	r1, r8
 8003820:	fba2 2101 	umull	r2, r1, r2, r1
 8003824:	6279      	str	r1, [r7, #36]	; 0x24
 8003826:	623a      	str	r2, [r7, #32]
 8003828:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800382a:	4413      	add	r3, r2
 800382c:	627b      	str	r3, [r7, #36]	; 0x24
								Si5351_ConfigStruct->PLL[1].PLL_Multiplier_Numerator))/100000000);
 800382e:	a31c      	add	r3, pc, #112	; (adr r3, 80038a0 <Si5351_OSCConfig+0x270>)
 8003830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003834:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003838:	f7fc ff10 	bl	800065c <__aeabi_uldivmod>
 800383c:	4602      	mov	r2, r0
 800383e:	460b      	mov	r3, r1
		VCXO_Param = VCXO_PARAM_MASK & (uint32_t)
 8003840:	4613      	mov	r3, r2
 8003842:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8003846:	633b      	str	r3, [r7, #48]	; 0x30
 8003848:	e001      	b.n	800384e <Si5351_OSCConfig+0x21e>
	} else {
		VCXO_Param = 0;
 800384a:	2300      	movs	r3, #0
 800384c:	633b      	str	r3, [r7, #48]	; 0x30
	}

	tmp = (uint8_t) VCXO_Param;
 800384e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003850:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_VCXO_PARAM_0_7, tmp);
 8003854:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003858:	461a      	mov	r2, r3
 800385a:	21a2      	movs	r1, #162	; 0xa2
 800385c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800385e:	f7ff fdaf 	bl	80033c0 <Si5351_WriteRegister>
	tmp = (uint8_t)(VCXO_Param>>8);
 8003862:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003864:	0a1b      	lsrs	r3, r3, #8
 8003866:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_VCXO_PARAM_8_15, tmp);
 800386a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800386e:	461a      	mov	r2, r3
 8003870:	21a3      	movs	r1, #163	; 0xa3
 8003872:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003874:	f7ff fda4 	bl	80033c0 <Si5351_WriteRegister>
	tmp = (uint8_t)((VCXO_Param>>16) & VCXO_PARAM_16_21_MASK);
 8003878:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800387a:	0c1b      	lsrs	r3, r3, #16
 800387c:	b2db      	uxtb	r3, r3
 800387e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003882:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_VCXO_PARAM_16_21, tmp);
 8003886:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800388a:	461a      	mov	r2, r3
 800388c:	21a4      	movs	r1, #164	; 0xa4
 800388e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003890:	f7ff fd96 	bl	80033c0 <Si5351_WriteRegister>
}
 8003894:	bf00      	nop
 8003896:	3738      	adds	r7, #56	; 0x38
 8003898:	46bd      	mov	sp, r7
 800389a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800389e:	bf00      	nop
 80038a0:	05f5e100 	.word	0x05f5e100
 80038a4:	00000000 	.word	0x00000000
 80038a8:	000f4240 	.word	0x000f4240

080038ac <Si5351_CheckStatusBit>:

EnableState Si5351_CheckStatusBit(Si5351_ConfigTypeDef *Si5351_ConfigStruct, Si5351_StatusBitTypeDef StatusBit)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b084      	sub	sp, #16
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
 80038b4:	460b      	mov	r3, r1
 80038b6:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp;

	tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_DEV_STATUS);
 80038b8:	2100      	movs	r1, #0
 80038ba:	6878      	ldr	r0, [r7, #4]
 80038bc:	f7ff fda2 	bl	8003404 <Si5351_ReadRegister>
 80038c0:	4603      	mov	r3, r0
 80038c2:	73fb      	strb	r3, [r7, #15]
	tmp &= StatusBit;
 80038c4:	7bfa      	ldrb	r2, [r7, #15]
 80038c6:	78fb      	ldrb	r3, [r7, #3]
 80038c8:	4013      	ands	r3, r2
 80038ca:	73fb      	strb	r3, [r7, #15]
	return tmp;
 80038cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	3710      	adds	r7, #16
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}

080038d6 <Si5351_InterruptConfig>:
	tmp &= StatusBit;
	return tmp;
}

void Si5351_InterruptConfig(Si5351_ConfigTypeDef *Si5351_ConfigStruct)
{
 80038d6:	b580      	push	{r7, lr}
 80038d8:	b084      	sub	sp, #16
 80038da:	af00      	add	r7, sp, #0
 80038dc:	6078      	str	r0, [r7, #4]
	uint8_t tmp;
	tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_INT_MASK);
 80038de:	2102      	movs	r1, #2
 80038e0:	6878      	ldr	r0, [r7, #4]
 80038e2:	f7ff fd8f 	bl	8003404 <Si5351_ReadRegister>
 80038e6:	4603      	mov	r3, r0
 80038e8:	73fb      	strb	r3, [r7, #15]

	tmp &= ~INT_MASK_LOS_XTAL_MASK;
 80038ea:	7bfb      	ldrb	r3, [r7, #15]
 80038ec:	f023 0308 	bic.w	r3, r3, #8
 80038f0:	73fb      	strb	r3, [r7, #15]
	if (Si5351_ConfigStruct->Interrupt_Mask_XTAL == ON)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	7b1b      	ldrb	r3, [r3, #12]
 80038f6:	2b01      	cmp	r3, #1
 80038f8:	d103      	bne.n	8003902 <Si5351_InterruptConfig+0x2c>
	{
		tmp |= INT_MASK_LOS_XTAL_MASK;
 80038fa:	7bfb      	ldrb	r3, [r7, #15]
 80038fc:	f043 0308 	orr.w	r3, r3, #8
 8003900:	73fb      	strb	r3, [r7, #15]
	}

	tmp &= ~INT_MASK_LOS_CLKIN_MASK;
 8003902:	7bfb      	ldrb	r3, [r7, #15]
 8003904:	f023 0310 	bic.w	r3, r3, #16
 8003908:	73fb      	strb	r3, [r7, #15]
	if (Si5351_ConfigStruct->Interrupt_Mask_CLKIN == ON)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	7adb      	ldrb	r3, [r3, #11]
 800390e:	2b01      	cmp	r3, #1
 8003910:	d103      	bne.n	800391a <Si5351_InterruptConfig+0x44>
	{
		tmp |= INT_MASK_LOS_CLKIN_MASK;
 8003912:	7bfb      	ldrb	r3, [r7, #15]
 8003914:	f043 0310 	orr.w	r3, r3, #16
 8003918:	73fb      	strb	r3, [r7, #15]
	}

	tmp &= ~INT_MASK_LOL_A_MASK;
 800391a:	7bfb      	ldrb	r3, [r7, #15]
 800391c:	f023 0320 	bic.w	r3, r3, #32
 8003920:	73fb      	strb	r3, [r7, #15]
	if (Si5351_ConfigStruct->Interrupt_Mask_PLLA == ON)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	7a9b      	ldrb	r3, [r3, #10]
 8003926:	2b01      	cmp	r3, #1
 8003928:	d103      	bne.n	8003932 <Si5351_InterruptConfig+0x5c>
	{
		tmp |= INT_MASK_LOL_A_MASK;
 800392a:	7bfb      	ldrb	r3, [r7, #15]
 800392c:	f043 0320 	orr.w	r3, r3, #32
 8003930:	73fb      	strb	r3, [r7, #15]
	}

	tmp &= ~INT_MASK_LOL_B_MASK;
 8003932:	7bfb      	ldrb	r3, [r7, #15]
 8003934:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003938:	73fb      	strb	r3, [r7, #15]
	if (Si5351_ConfigStruct->Interrupt_Mask_PLLB == ON)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	7a5b      	ldrb	r3, [r3, #9]
 800393e:	2b01      	cmp	r3, #1
 8003940:	d103      	bne.n	800394a <Si5351_InterruptConfig+0x74>
	{
		tmp |= INT_MASK_LOL_B_MASK;
 8003942:	7bfb      	ldrb	r3, [r7, #15]
 8003944:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003948:	73fb      	strb	r3, [r7, #15]
	}

	tmp &= ~INT_MASK_SYS_INIT_MASK;
 800394a:	7bfb      	ldrb	r3, [r7, #15]
 800394c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003950:	73fb      	strb	r3, [r7, #15]
	if (Si5351_ConfigStruct->Interrupt_Mask_SysInit == ON)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	7a1b      	ldrb	r3, [r3, #8]
 8003956:	2b01      	cmp	r3, #1
 8003958:	d103      	bne.n	8003962 <Si5351_InterruptConfig+0x8c>
	{
		tmp |= INT_MASK_SYS_INIT_MASK;
 800395a:	7bfb      	ldrb	r3, [r7, #15]
 800395c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003960:	73fb      	strb	r3, [r7, #15]
	}

	Si5351_WriteRegister(Si5351_ConfigStruct, REG_INT_MASK, tmp);
 8003962:	7bfb      	ldrb	r3, [r7, #15]
 8003964:	461a      	mov	r2, r3
 8003966:	2102      	movs	r1, #2
 8003968:	6878      	ldr	r0, [r7, #4]
 800396a:	f7ff fd29 	bl	80033c0 <Si5351_WriteRegister>
}
 800396e:	bf00      	nop
 8003970:	3710      	adds	r7, #16
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}

08003976 <Si5351_ClearStickyBit>:

void Si5351_ClearStickyBit(Si5351_ConfigTypeDef *Si5351_ConfigStruct, Si5351_StatusBitTypeDef StatusBit)
{
 8003976:	b580      	push	{r7, lr}
 8003978:	b084      	sub	sp, #16
 800397a:	af00      	add	r7, sp, #0
 800397c:	6078      	str	r0, [r7, #4]
 800397e:	460b      	mov	r3, r1
 8003980:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp;

	tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_DEV_STICKY);
 8003982:	2101      	movs	r1, #1
 8003984:	6878      	ldr	r0, [r7, #4]
 8003986:	f7ff fd3d 	bl	8003404 <Si5351_ReadRegister>
 800398a:	4603      	mov	r3, r0
 800398c:	73fb      	strb	r3, [r7, #15]
	tmp &= ~StatusBit;
 800398e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003992:	43db      	mvns	r3, r3
 8003994:	b25a      	sxtb	r2, r3
 8003996:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800399a:	4013      	ands	r3, r2
 800399c:	b25b      	sxtb	r3, r3
 800399e:	73fb      	strb	r3, [r7, #15]
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_DEV_STICKY, tmp);
 80039a0:	7bfb      	ldrb	r3, [r7, #15]
 80039a2:	461a      	mov	r2, r3
 80039a4:	2101      	movs	r1, #1
 80039a6:	6878      	ldr	r0, [r7, #4]
 80039a8:	f7ff fd0a 	bl	80033c0 <Si5351_WriteRegister>
}
 80039ac:	bf00      	nop
 80039ae:	3710      	adds	r7, #16
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bd80      	pop	{r7, pc}

080039b4 <Si5351_PLLConfig>:

void Si5351_PLLConfig(Si5351_ConfigTypeDef *Si5351_ConfigStruct, Si5351_PLLChannelTypeDef PLL_Channel)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b086      	sub	sp, #24
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
 80039bc:	460b      	mov	r3, r1
 80039be:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp, tmp_mask;
	uint32_t MSN_P1, MSN_P2, MSN_P3;

	//set PLL clock source
	tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_PLL_CLOCK_SOURCE);
 80039c0:	210f      	movs	r1, #15
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f7ff fd1e 	bl	8003404 <Si5351_ReadRegister>
 80039c8:	4603      	mov	r3, r0
 80039ca:	75fb      	strb	r3, [r7, #23]
	tmp_mask = PLLA_CLOCK_SOURCE_MASK << PLL_Channel;
 80039cc:	78fb      	ldrb	r3, [r7, #3]
 80039ce:	2204      	movs	r2, #4
 80039d0:	fa02 f303 	lsl.w	r3, r2, r3
 80039d4:	75bb      	strb	r3, [r7, #22]
	tmp &= ~tmp_mask;
 80039d6:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80039da:	43db      	mvns	r3, r3
 80039dc:	b25a      	sxtb	r2, r3
 80039de:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80039e2:	4013      	ands	r3, r2
 80039e4:	b25b      	sxtb	r3, r3
 80039e6:	75fb      	strb	r3, [r7, #23]
	tmp |= tmp_mask & Si5351_ConfigStruct->PLL[PLL_Channel].PLL_Clock_Source;
 80039e8:	78fb      	ldrb	r3, [r7, #3]
 80039ea:	687a      	ldr	r2, [r7, #4]
 80039ec:	3302      	adds	r3, #2
 80039ee:	011b      	lsls	r3, r3, #4
 80039f0:	4413      	add	r3, r2
 80039f2:	3304      	adds	r3, #4
 80039f4:	781a      	ldrb	r2, [r3, #0]
 80039f6:	7dbb      	ldrb	r3, [r7, #22]
 80039f8:	4013      	ands	r3, r2
 80039fa:	b2da      	uxtb	r2, r3
 80039fc:	7dfb      	ldrb	r3, [r7, #23]
 80039fe:	4313      	orrs	r3, r2
 8003a00:	75fb      	strb	r3, [r7, #23]
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_PLL_CLOCK_SOURCE, tmp);
 8003a02:	7dfb      	ldrb	r3, [r7, #23]
 8003a04:	461a      	mov	r2, r3
 8003a06:	210f      	movs	r1, #15
 8003a08:	6878      	ldr	r0, [r7, #4]
 8003a0a:	f7ff fcd9 	bl	80033c0 <Si5351_WriteRegister>

	//if new multiplier not even  integer, disable the integer mode
	if ((Si5351_ConfigStruct->PLL[PLL_Channel].PLL_Multiplier_Numerator != 0) | ((Si5351_ConfigStruct->PLL[PLL_Channel].PLL_Multiplier_Integer & 0x01) != 0 ))
 8003a0e:	78fb      	ldrb	r3, [r7, #3]
 8003a10:	687a      	ldr	r2, [r7, #4]
 8003a12:	011b      	lsls	r3, r3, #4
 8003a14:	4413      	add	r3, r2
 8003a16:	331c      	adds	r3, #28
 8003a18:	681a      	ldr	r2, [r3, #0]
 8003a1a:	78fb      	ldrb	r3, [r7, #3]
 8003a1c:	6879      	ldr	r1, [r7, #4]
 8003a1e:	011b      	lsls	r3, r3, #4
 8003a20:	440b      	add	r3, r1
 8003a22:	3318      	adds	r3, #24
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 0301 	and.w	r3, r3, #1
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d014      	beq.n	8003a5a <Si5351_PLLConfig+0xa6>
	{
		tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_FB_INT + PLL_Channel);
 8003a30:	78fb      	ldrb	r3, [r7, #3]
 8003a32:	3316      	adds	r3, #22
 8003a34:	b2db      	uxtb	r3, r3
 8003a36:	4619      	mov	r1, r3
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	f7ff fce3 	bl	8003404 <Si5351_ReadRegister>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	75fb      	strb	r3, [r7, #23]
		tmp &= ~FB_INT_MASK;
 8003a42:	7dfb      	ldrb	r3, [r7, #23]
 8003a44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003a48:	75fb      	strb	r3, [r7, #23]
		Si5351_WriteRegister(Si5351_ConfigStruct, REG_FB_INT + PLL_Channel, tmp);
 8003a4a:	78fb      	ldrb	r3, [r7, #3]
 8003a4c:	3316      	adds	r3, #22
 8003a4e:	b2db      	uxtb	r3, r3
 8003a50:	7dfa      	ldrb	r2, [r7, #23]
 8003a52:	4619      	mov	r1, r3
 8003a54:	6878      	ldr	r0, [r7, #4]
 8003a56:	f7ff fcb3 	bl	80033c0 <Si5351_WriteRegister>
	}

	//configure the PLL multiplier
	MSN_P1 = 128 * Si5351_ConfigStruct->PLL[PLL_Channel].PLL_Multiplier_Integer + ((128 * Si5351_ConfigStruct->PLL[PLL_Channel].PLL_Multiplier_Numerator) / Si5351_ConfigStruct->PLL[PLL_Channel].PLL_Multiplier_Denominator) - 512;
 8003a5a:	78fb      	ldrb	r3, [r7, #3]
 8003a5c:	687a      	ldr	r2, [r7, #4]
 8003a5e:	011b      	lsls	r3, r3, #4
 8003a60:	4413      	add	r3, r2
 8003a62:	3318      	adds	r3, #24
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	01da      	lsls	r2, r3, #7
 8003a68:	78fb      	ldrb	r3, [r7, #3]
 8003a6a:	6879      	ldr	r1, [r7, #4]
 8003a6c:	011b      	lsls	r3, r3, #4
 8003a6e:	440b      	add	r3, r1
 8003a70:	331c      	adds	r3, #28
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	01d9      	lsls	r1, r3, #7
 8003a76:	78fb      	ldrb	r3, [r7, #3]
 8003a78:	6878      	ldr	r0, [r7, #4]
 8003a7a:	3302      	adds	r3, #2
 8003a7c:	011b      	lsls	r3, r3, #4
 8003a7e:	4403      	add	r3, r0
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a86:	4413      	add	r3, r2
 8003a88:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 8003a8c:	613b      	str	r3, [r7, #16]
	MSN_P2 = 128 * Si5351_ConfigStruct->PLL[PLL_Channel].PLL_Multiplier_Numerator - Si5351_ConfigStruct->PLL[PLL_Channel].PLL_Multiplier_Denominator * ((128 * Si5351_ConfigStruct->PLL[PLL_Channel].PLL_Multiplier_Numerator) / Si5351_ConfigStruct->PLL[PLL_Channel].PLL_Multiplier_Denominator);
 8003a8e:	78fb      	ldrb	r3, [r7, #3]
 8003a90:	687a      	ldr	r2, [r7, #4]
 8003a92:	011b      	lsls	r3, r3, #4
 8003a94:	4413      	add	r3, r2
 8003a96:	331c      	adds	r3, #28
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	01db      	lsls	r3, r3, #7
 8003a9c:	78fa      	ldrb	r2, [r7, #3]
 8003a9e:	6879      	ldr	r1, [r7, #4]
 8003aa0:	3202      	adds	r2, #2
 8003aa2:	0112      	lsls	r2, r2, #4
 8003aa4:	440a      	add	r2, r1
 8003aa6:	6812      	ldr	r2, [r2, #0]
 8003aa8:	fbb3 f1f2 	udiv	r1, r3, r2
 8003aac:	fb01 f202 	mul.w	r2, r1, r2
 8003ab0:	1a9b      	subs	r3, r3, r2
 8003ab2:	60fb      	str	r3, [r7, #12]
	MSN_P3 = Si5351_ConfigStruct->PLL[PLL_Channel].PLL_Multiplier_Denominator;
 8003ab4:	78fb      	ldrb	r3, [r7, #3]
 8003ab6:	687a      	ldr	r2, [r7, #4]
 8003ab8:	3302      	adds	r3, #2
 8003aba:	011b      	lsls	r3, r3, #4
 8003abc:	4413      	add	r3, r2
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	60bb      	str	r3, [r7, #8]

	tmp = (uint8_t) MSN_P1;
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	75fb      	strb	r3, [r7, #23]
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_MSN_P1_0_7 + 8 * PLL_Channel, tmp);
 8003ac6:	78fb      	ldrb	r3, [r7, #3]
 8003ac8:	00db      	lsls	r3, r3, #3
 8003aca:	b2db      	uxtb	r3, r3
 8003acc:	331e      	adds	r3, #30
 8003ace:	b2db      	uxtb	r3, r3
 8003ad0:	7dfa      	ldrb	r2, [r7, #23]
 8003ad2:	4619      	mov	r1, r3
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	f7ff fc73 	bl	80033c0 <Si5351_WriteRegister>
	tmp = (uint8_t) (MSN_P1 >> 8);
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	0a1b      	lsrs	r3, r3, #8
 8003ade:	75fb      	strb	r3, [r7, #23]
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_MSN_P1_8_15 + 8 * PLL_Channel, tmp);
 8003ae0:	78fb      	ldrb	r3, [r7, #3]
 8003ae2:	00db      	lsls	r3, r3, #3
 8003ae4:	b2db      	uxtb	r3, r3
 8003ae6:	331d      	adds	r3, #29
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	7dfa      	ldrb	r2, [r7, #23]
 8003aec:	4619      	mov	r1, r3
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	f7ff fc66 	bl	80033c0 <Si5351_WriteRegister>
	tmp = (uint8_t) (MSN_P1_16_17_MASK & (MSN_P1 >> 16));
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	0c1b      	lsrs	r3, r3, #16
 8003af8:	b2db      	uxtb	r3, r3
 8003afa:	f003 0303 	and.w	r3, r3, #3
 8003afe:	75fb      	strb	r3, [r7, #23]
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_MSN_P1_16_17 + 8 * PLL_Channel, tmp);
 8003b00:	78fb      	ldrb	r3, [r7, #3]
 8003b02:	00db      	lsls	r3, r3, #3
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	331c      	adds	r3, #28
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	7dfa      	ldrb	r2, [r7, #23]
 8003b0c:	4619      	mov	r1, r3
 8003b0e:	6878      	ldr	r0, [r7, #4]
 8003b10:	f7ff fc56 	bl	80033c0 <Si5351_WriteRegister>

	tmp = (uint8_t) MSN_P2;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	75fb      	strb	r3, [r7, #23]
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_MSN_P2_0_7 + 8 * PLL_Channel, tmp);
 8003b18:	78fb      	ldrb	r3, [r7, #3]
 8003b1a:	00db      	lsls	r3, r3, #3
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	3321      	adds	r3, #33	; 0x21
 8003b20:	b2db      	uxtb	r3, r3
 8003b22:	7dfa      	ldrb	r2, [r7, #23]
 8003b24:	4619      	mov	r1, r3
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	f7ff fc4a 	bl	80033c0 <Si5351_WriteRegister>
	tmp = (uint8_t) (MSN_P2 >> 8);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	0a1b      	lsrs	r3, r3, #8
 8003b30:	75fb      	strb	r3, [r7, #23]
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_MSN_P2_8_15 + 8 * PLL_Channel, tmp);
 8003b32:	78fb      	ldrb	r3, [r7, #3]
 8003b34:	3304      	adds	r3, #4
 8003b36:	b2db      	uxtb	r3, r3
 8003b38:	00db      	lsls	r3, r3, #3
 8003b3a:	b2db      	uxtb	r3, r3
 8003b3c:	7dfa      	ldrb	r2, [r7, #23]
 8003b3e:	4619      	mov	r1, r3
 8003b40:	6878      	ldr	r0, [r7, #4]
 8003b42:	f7ff fc3d 	bl	80033c0 <Si5351_WriteRegister>
	tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_MSN_P2_16_19);
 8003b46:	211f      	movs	r1, #31
 8003b48:	6878      	ldr	r0, [r7, #4]
 8003b4a:	f7ff fc5b 	bl	8003404 <Si5351_ReadRegister>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	75fb      	strb	r3, [r7, #23]
	tmp &= ~MSN_P2_16_19_MASK;
 8003b52:	7dfb      	ldrb	r3, [r7, #23]
 8003b54:	f023 030f 	bic.w	r3, r3, #15
 8003b58:	75fb      	strb	r3, [r7, #23]
	tmp |= (uint8_t) (MSN_P2_16_19_MASK & (MSN_P2 >> 16));
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	0c1b      	lsrs	r3, r3, #16
 8003b5e:	b25b      	sxtb	r3, r3
 8003b60:	f003 030f 	and.w	r3, r3, #15
 8003b64:	b25a      	sxtb	r2, r3
 8003b66:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	b25b      	sxtb	r3, r3
 8003b6e:	75fb      	strb	r3, [r7, #23]
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_MSN_P2_16_19 + 8 * PLL_Channel, tmp);
 8003b70:	78fb      	ldrb	r3, [r7, #3]
 8003b72:	00db      	lsls	r3, r3, #3
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	331f      	adds	r3, #31
 8003b78:	b2db      	uxtb	r3, r3
 8003b7a:	7dfa      	ldrb	r2, [r7, #23]
 8003b7c:	4619      	mov	r1, r3
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f7ff fc1e 	bl	80033c0 <Si5351_WriteRegister>

	tmp = (uint8_t) MSN_P3;
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	75fb      	strb	r3, [r7, #23]
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_MSN_P3_0_7 + 8 * PLL_Channel, tmp);
 8003b88:	78fb      	ldrb	r3, [r7, #3]
 8003b8a:	00db      	lsls	r3, r3, #3
 8003b8c:	b2db      	uxtb	r3, r3
 8003b8e:	331b      	adds	r3, #27
 8003b90:	b2db      	uxtb	r3, r3
 8003b92:	7dfa      	ldrb	r2, [r7, #23]
 8003b94:	4619      	mov	r1, r3
 8003b96:	6878      	ldr	r0, [r7, #4]
 8003b98:	f7ff fc12 	bl	80033c0 <Si5351_WriteRegister>
	tmp = (uint8_t) (MSN_P3 >> 8);
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	0a1b      	lsrs	r3, r3, #8
 8003ba0:	75fb      	strb	r3, [r7, #23]
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_MSN_P3_8_15 + 8 * PLL_Channel, tmp);
 8003ba2:	78fb      	ldrb	r3, [r7, #3]
 8003ba4:	00db      	lsls	r3, r3, #3
 8003ba6:	b2db      	uxtb	r3, r3
 8003ba8:	331a      	adds	r3, #26
 8003baa:	b2db      	uxtb	r3, r3
 8003bac:	7dfa      	ldrb	r2, [r7, #23]
 8003bae:	4619      	mov	r1, r3
 8003bb0:	6878      	ldr	r0, [r7, #4]
 8003bb2:	f7ff fc05 	bl	80033c0 <Si5351_WriteRegister>
	tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_MSN_P3_16_19);
 8003bb6:	211f      	movs	r1, #31
 8003bb8:	6878      	ldr	r0, [r7, #4]
 8003bba:	f7ff fc23 	bl	8003404 <Si5351_ReadRegister>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	75fb      	strb	r3, [r7, #23]
	tmp &= ~MSN_P3_16_19_MASK;
 8003bc2:	7dfb      	ldrb	r3, [r7, #23]
 8003bc4:	f003 030f 	and.w	r3, r3, #15
 8003bc8:	75fb      	strb	r3, [r7, #23]
	tmp |= (uint8_t) (MSN_P3_16_19_MASK & ((MSN_P3 >> 16) << 4));
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	0c1b      	lsrs	r3, r3, #16
 8003bce:	b2db      	uxtb	r3, r3
 8003bd0:	011b      	lsls	r3, r3, #4
 8003bd2:	b2da      	uxtb	r2, r3
 8003bd4:	7dfb      	ldrb	r3, [r7, #23]
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	75fb      	strb	r3, [r7, #23]
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_MSN_P3_16_19 + 8 * PLL_Channel, tmp);
 8003bda:	78fb      	ldrb	r3, [r7, #3]
 8003bdc:	00db      	lsls	r3, r3, #3
 8003bde:	b2db      	uxtb	r3, r3
 8003be0:	331f      	adds	r3, #31
 8003be2:	b2db      	uxtb	r3, r3
 8003be4:	7dfa      	ldrb	r2, [r7, #23]
 8003be6:	4619      	mov	r1, r3
 8003be8:	6878      	ldr	r0, [r7, #4]
 8003bea:	f7ff fbe9 	bl	80033c0 <Si5351_WriteRegister>

	//if new multiplier is an even integer, enable integer mode
	if ((Si5351_ConfigStruct->PLL[PLL_Channel].PLL_Multiplier_Numerator == 0) & ((Si5351_ConfigStruct->PLL[PLL_Channel].PLL_Multiplier_Integer & 0x01) == 0 ))
 8003bee:	78fb      	ldrb	r3, [r7, #3]
 8003bf0:	687a      	ldr	r2, [r7, #4]
 8003bf2:	011b      	lsls	r3, r3, #4
 8003bf4:	4413      	add	r3, r2
 8003bf6:	331c      	adds	r3, #28
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	78fb      	ldrb	r3, [r7, #3]
 8003bfc:	6879      	ldr	r1, [r7, #4]
 8003bfe:	011b      	lsls	r3, r3, #4
 8003c00:	440b      	add	r3, r1
 8003c02:	3318      	adds	r3, #24
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f003 0301 	and.w	r3, r3, #1
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d114      	bne.n	8003c3a <Si5351_PLLConfig+0x286>
	{
		tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_FB_INT + PLL_Channel);
 8003c10:	78fb      	ldrb	r3, [r7, #3]
 8003c12:	3316      	adds	r3, #22
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	4619      	mov	r1, r3
 8003c18:	6878      	ldr	r0, [r7, #4]
 8003c1a:	f7ff fbf3 	bl	8003404 <Si5351_ReadRegister>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	75fb      	strb	r3, [r7, #23]
		tmp |= FB_INT_MASK;
 8003c22:	7dfb      	ldrb	r3, [r7, #23]
 8003c24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003c28:	75fb      	strb	r3, [r7, #23]
		Si5351_WriteRegister(Si5351_ConfigStruct, REG_FB_INT + PLL_Channel, tmp);
 8003c2a:	78fb      	ldrb	r3, [r7, #3]
 8003c2c:	3316      	adds	r3, #22
 8003c2e:	b2db      	uxtb	r3, r3
 8003c30:	7dfa      	ldrb	r2, [r7, #23]
 8003c32:	4619      	mov	r1, r3
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	f7ff fbc3 	bl	80033c0 <Si5351_WriteRegister>
	}
}
 8003c3a:	bf00      	nop
 8003c3c:	3718      	adds	r7, #24
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}

08003c42 <Si5351_PLLReset>:

void Si5351_PLLReset(Si5351_ConfigTypeDef *Si5351_ConfigStruct, Si5351_PLLChannelTypeDef PLL_Channel)
{
 8003c42:	b580      	push	{r7, lr}
 8003c44:	b084      	sub	sp, #16
 8003c46:	af00      	add	r7, sp, #0
 8003c48:	6078      	str	r0, [r7, #4]
 8003c4a:	460b      	mov	r3, r1
 8003c4c:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp;

	//reset PLL
	tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_PLL_RESET);
 8003c4e:	21b1      	movs	r1, #177	; 0xb1
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	f7ff fbd7 	bl	8003404 <Si5351_ReadRegister>
 8003c56:	4603      	mov	r3, r0
 8003c58:	73fb      	strb	r3, [r7, #15]
	if (PLL_Channel == PLL_A)
 8003c5a:	78fb      	ldrb	r3, [r7, #3]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d104      	bne.n	8003c6a <Si5351_PLLReset+0x28>
	{
		tmp |= PLLA_RESET_MASK;
 8003c60:	7bfb      	ldrb	r3, [r7, #15]
 8003c62:	f043 0320 	orr.w	r3, r3, #32
 8003c66:	73fb      	strb	r3, [r7, #15]
 8003c68:	e003      	b.n	8003c72 <Si5351_PLLReset+0x30>
	} else {
		tmp |= PLLB_RESET_MASK;
 8003c6a:	7bfb      	ldrb	r3, [r7, #15]
 8003c6c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003c70:	73fb      	strb	r3, [r7, #15]
	}
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_PLL_RESET, tmp);
 8003c72:	7bfb      	ldrb	r3, [r7, #15]
 8003c74:	461a      	mov	r2, r3
 8003c76:	21b1      	movs	r1, #177	; 0xb1
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	f7ff fba1 	bl	80033c0 <Si5351_WriteRegister>
}
 8003c7e:	bf00      	nop
 8003c80:	3710      	adds	r7, #16
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}
	...

08003c88 <Si5351_SSConfig>:
	tmp |= PLLA_RESET_MASK | PLLB_RESET_MASK;
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_PLL_RESET, tmp);
}

void Si5351_SSConfig(Si5351_ConfigTypeDef *Si5351_ConfigStruct)
{
 8003c88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c8c:	b0aa      	sub	sp, #168	; 0xa8
 8003c8e:	af00      	add	r7, sp, #0
 8003c90:	66f8      	str	r0, [r7, #108]	; 0x6c
	uint8_t tmp;
	uint32_t SSUDP, SSUP_P1, SSUP_P2, SSUP_P3, SSDN_P1, SSDN_P2, SSDN_P3;
	uint64_t SSDN, SSUP;

	//turn off SS if it should be disabled
	if ((Si5351_ConfigStruct->SS.SS_Enable == OFF)|
 8003c92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c94:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	bf0c      	ite	eq
 8003c9c:	2301      	moveq	r3, #1
 8003c9e:	2300      	movne	r3, #0
 8003ca0:	b2d9      	uxtb	r1, r3
			(((Si5351_ConfigStruct->PLL[0].PLL_Multiplier_Integer & 0x01) == 0)
 8003ca2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ca4:	699b      	ldr	r3, [r3, #24]
 8003ca6:	f003 0201 	and.w	r2, r3, #1
					& (Si5351_ConfigStruct->PLL[0].PLL_Multiplier_Numerator == 0)) )
 8003caa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003cac:	69db      	ldr	r3, [r3, #28]
 8003cae:	4313      	orrs	r3, r2
	if ((Si5351_ConfigStruct->SS.SS_Enable == OFF)|
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	bf0c      	ite	eq
 8003cb4:	2301      	moveq	r3, #1
 8003cb6:	2300      	movne	r3, #0
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	430b      	orrs	r3, r1
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d013      	beq.n	8003cea <Si5351_SSConfig+0x62>
	{
		tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_SSC_EN);
 8003cc2:	2195      	movs	r1, #149	; 0x95
 8003cc4:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8003cc6:	f7ff fb9d 	bl	8003404 <Si5351_ReadRegister>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
		tmp &= ~SSC_EN_MASK;
 8003cd0:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8003cd4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003cd8:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
		Si5351_WriteRegister(Si5351_ConfigStruct, REG_SSC_EN, tmp);
 8003cdc:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8003ce0:	461a      	mov	r2, r3
 8003ce2:	2195      	movs	r1, #149	; 0x95
 8003ce4:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8003ce6:	f7ff fb6b 	bl	80033c0 <Si5351_WriteRegister>
	}

	//set default value of SS_NCLK - spread spectrum reserved register
	tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_SS_NCLK);
 8003cea:	21a1      	movs	r1, #161	; 0xa1
 8003cec:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8003cee:	f7ff fb89 	bl	8003404 <Si5351_ReadRegister>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	tmp &= ~SS_NCLK_MASK;
 8003cf8:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8003cfc:	f003 030f 	and.w	r3, r3, #15
 8003d00:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	tmp |= SS_NCLK_MASK & (Si5351_ConfigStruct->SS.SS_NCLK);
 8003d04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d06:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 8003d0a:	f023 030f 	bic.w	r3, r3, #15
 8003d0e:	b2da      	uxtb	r2, r3
 8003d10:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8003d14:	4313      	orrs	r3, r2
 8003d16:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_SS_NCLK, tmp);
 8003d1a:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8003d1e:	461a      	mov	r2, r3
 8003d20:	21a1      	movs	r1, #161	; 0xa1
 8003d22:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8003d24:	f7ff fb4c 	bl	80033c0 <Si5351_WriteRegister>

	//set SS mode
	tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_SSC_MODE);
 8003d28:	2197      	movs	r1, #151	; 0x97
 8003d2a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8003d2c:	f7ff fb6a 	bl	8003404 <Si5351_ReadRegister>
 8003d30:	4603      	mov	r3, r0
 8003d32:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	tmp &= ~SSC_MODE_MASK;
 8003d36:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8003d3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d3e:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	tmp |= SSC_MODE_MASK & Si5351_ConfigStruct->SS.SS_Mode;
 8003d42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d44:	f893 3105 	ldrb.w	r3, [r3, #261]	; 0x105
 8003d48:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003d4c:	b2da      	uxtb	r2, r3
 8003d4e:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8003d52:	4313      	orrs	r3, r2
 8003d54:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_SSC_MODE, tmp);
 8003d58:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8003d5c:	461a      	mov	r2, r3
 8003d5e:	2197      	movs	r1, #151	; 0x97
 8003d60:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8003d62:	f7ff fb2d 	bl	80033c0 <Si5351_WriteRegister>

	//set SSUDP parameter
	if (Si5351_ConfigStruct->PLL[0].PLL_Clock_Source == PLL_Clock_Source_CLKIN)
 8003d66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d68:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003d6c:	2b0c      	cmp	r3, #12
 8003d6e:	d108      	bne.n	8003d82 <Si5351_SSConfig+0xfa>
	{
		SSUDP = (Si5351_ConfigStruct->f_CLKIN)/(4*31500);
 8003d70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d72:	685a      	ldr	r2, [r3, #4]
 8003d74:	4b7d      	ldr	r3, [pc, #500]	; (8003f6c <Si5351_SSConfig+0x2e4>)
 8003d76:	fba3 2302 	umull	r2, r3, r3, r2
 8003d7a:	0c1b      	lsrs	r3, r3, #16
 8003d7c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8003d80:	e007      	b.n	8003d92 <Si5351_SSConfig+0x10a>
	} else {
		SSUDP = (Si5351_ConfigStruct->f_XTAL)/(4*31500);
 8003d82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d84:	681a      	ldr	r2, [r3, #0]
 8003d86:	4b79      	ldr	r3, [pc, #484]	; (8003f6c <Si5351_SSConfig+0x2e4>)
 8003d88:	fba3 2302 	umull	r2, r3, r3, r2
 8003d8c:	0c1b      	lsrs	r3, r3, #16
 8003d8e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	}

	//set SSUDP parameter
	tmp = (uint8_t) SSUDP;
 8003d92:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003d96:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_SSUDP_0_7, tmp);
 8003d9a:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8003d9e:	461a      	mov	r2, r3
 8003da0:	219b      	movs	r1, #155	; 0x9b
 8003da2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8003da4:	f7ff fb0c 	bl	80033c0 <Si5351_WriteRegister>
	tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_SSUDP_8_11);
 8003da8:	219a      	movs	r1, #154	; 0x9a
 8003daa:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8003dac:	f7ff fb2a 	bl	8003404 <Si5351_ReadRegister>
 8003db0:	4603      	mov	r3, r0
 8003db2:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	tmp &= ~SSUDP_8_11_MASK;
 8003db6:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8003dba:	f003 030f 	and.w	r3, r3, #15
 8003dbe:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	tmp |= (uint8_t) (SSUDP_8_11_MASK & ((SSUDP >> 8) << 4));
 8003dc2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003dc6:	0a1b      	lsrs	r3, r3, #8
 8003dc8:	b2db      	uxtb	r3, r3
 8003dca:	011b      	lsls	r3, r3, #4
 8003dcc:	b2da      	uxtb	r2, r3
 8003dce:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8003dd2:	4313      	orrs	r3, r2
 8003dd4:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_SSUDP_8_11, tmp);
 8003dd8:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8003ddc:	461a      	mov	r2, r3
 8003dde:	219a      	movs	r1, #154	; 0x9a
 8003de0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8003de2:	f7ff faed 	bl	80033c0 <Si5351_WriteRegister>

	//calculate SSUP and SSDN parameters
	if (Si5351_ConfigStruct->SS.SS_Mode == SS_Mode_CenterSpread)
 8003de6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003de8:	f893 3105 	ldrb.w	r3, [r3, #261]	; 0x105
 8003dec:	2b80      	cmp	r3, #128	; 0x80
 8003dee:	f040 80c3 	bne.w	8003f78 <Si5351_SSConfig+0x2f0>
	{
		SSUP = ((uint64_t)(64000000*Si5351_ConfigStruct->PLL[0].PLL_Multiplier_Integer
 8003df2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003df4:	699a      	ldr	r2, [r3, #24]
 8003df6:	4b5e      	ldr	r3, [pc, #376]	; (8003f70 <Si5351_SSConfig+0x2e8>)
 8003df8:	fb03 f102 	mul.w	r1, r3, r2
			 	  + (64000000*Si5351_ConfigStruct->PLL[0].PLL_Multiplier_Numerator)/(Si5351_ConfigStruct->PLL[0].PLL_Multiplier_Denominator)
 8003dfc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003dfe:	69da      	ldr	r2, [r3, #28]
 8003e00:	4b5b      	ldr	r3, [pc, #364]	; (8003f70 <Si5351_SSConfig+0x2e8>)
 8003e02:	fb03 f202 	mul.w	r2, r3, r2
 8003e06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e08:	6a1b      	ldr	r3, [r3, #32]
 8003e0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e0e:	440b      	add	r3, r1
		SSUP = ((uint64_t)(64000000*Si5351_ConfigStruct->PLL[0].PLL_Multiplier_Integer
 8003e10:	2200      	movs	r2, #0
 8003e12:	653b      	str	r3, [r7, #80]	; 0x50
 8003e14:	657a      	str	r2, [r7, #84]	; 0x54
			 	 ) * Si5351_ConfigStruct->SS.SS_Amplitude_ppm
 8003e16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e18:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003e20:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003e22:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 8003e26:	4622      	mov	r2, r4
 8003e28:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	; 0x48
 8003e2c:	4641      	mov	r1, r8
 8003e2e:	fb01 f202 	mul.w	r2, r1, r2
 8003e32:	464d      	mov	r5, r9
 8003e34:	4618      	mov	r0, r3
 8003e36:	4621      	mov	r1, r4
 8003e38:	4603      	mov	r3, r0
 8003e3a:	fb03 f305 	mul.w	r3, r3, r5
 8003e3e:	4413      	add	r3, r2
 8003e40:	4602      	mov	r2, r0
 8003e42:	4641      	mov	r1, r8
 8003e44:	fba2 2101 	umull	r2, r1, r2, r1
 8003e48:	6679      	str	r1, [r7, #100]	; 0x64
 8003e4a:	663a      	str	r2, [r7, #96]	; 0x60
 8003e4c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003e4e:	4413      	add	r3, r2
 8003e50:	667b      	str	r3, [r7, #100]	; 0x64
				) / ((1000000 - Si5351_ConfigStruct->SS.SS_Amplitude_ppm) * SSUDP);
 8003e52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e54:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003e58:	f5c3 2274 	rsb	r2, r3, #999424	; 0xf4000
 8003e5c:	f502 7210 	add.w	r2, r2, #576	; 0x240
 8003e60:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003e64:	fb02 f303 	mul.w	r3, r2, r3
 8003e68:	2200      	movs	r2, #0
 8003e6a:	643b      	str	r3, [r7, #64]	; 0x40
 8003e6c:	647a      	str	r2, [r7, #68]	; 0x44
		SSUP = ((uint64_t)(64000000*Si5351_ConfigStruct->PLL[0].PLL_Multiplier_Integer
 8003e6e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003e72:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8003e76:	f7fc fbf1 	bl	800065c <__aeabi_uldivmod>
 8003e7a:	4602      	mov	r2, r0
 8003e7c:	460b      	mov	r3, r1
 8003e7e:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80

		SSDN = ((uint64_t)(64000000*Si5351_ConfigStruct->PLL[0].PLL_Multiplier_Integer
 8003e82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e84:	699a      	ldr	r2, [r3, #24]
 8003e86:	4b3a      	ldr	r3, [pc, #232]	; (8003f70 <Si5351_SSConfig+0x2e8>)
 8003e88:	fb03 f102 	mul.w	r1, r3, r2
			 	  + (64000000*Si5351_ConfigStruct->PLL[0].PLL_Multiplier_Numerator)/(Si5351_ConfigStruct->PLL[0].PLL_Multiplier_Denominator)
 8003e8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e8e:	69da      	ldr	r2, [r3, #28]
 8003e90:	4b37      	ldr	r3, [pc, #220]	; (8003f70 <Si5351_SSConfig+0x2e8>)
 8003e92:	fb03 f202 	mul.w	r2, r3, r2
 8003e96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e98:	6a1b      	ldr	r3, [r3, #32]
 8003e9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e9e:	440b      	add	r3, r1
		SSDN = ((uint64_t)(64000000*Si5351_ConfigStruct->PLL[0].PLL_Multiplier_Integer
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	63bb      	str	r3, [r7, #56]	; 0x38
 8003ea4:	63fa      	str	r2, [r7, #60]	; 0x3c
			 	 ) * Si5351_ConfigStruct->SS.SS_Amplitude_ppm
 8003ea6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ea8:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003eac:	2200      	movs	r2, #0
 8003eae:	633b      	str	r3, [r7, #48]	; 0x30
 8003eb0:	637a      	str	r2, [r7, #52]	; 0x34
 8003eb2:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8003eb6:	4622      	mov	r2, r4
 8003eb8:	e9d7 890c 	ldrd	r8, r9, [r7, #48]	; 0x30
 8003ebc:	4641      	mov	r1, r8
 8003ebe:	fb01 f202 	mul.w	r2, r1, r2
 8003ec2:	464d      	mov	r5, r9
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	4621      	mov	r1, r4
 8003ec8:	4603      	mov	r3, r0
 8003eca:	fb03 f305 	mul.w	r3, r3, r5
 8003ece:	4413      	add	r3, r2
 8003ed0:	4602      	mov	r2, r0
 8003ed2:	4641      	mov	r1, r8
 8003ed4:	fba2 2101 	umull	r2, r1, r2, r1
 8003ed8:	65f9      	str	r1, [r7, #92]	; 0x5c
 8003eda:	65ba      	str	r2, [r7, #88]	; 0x58
 8003edc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003ede:	4413      	add	r3, r2
 8003ee0:	65fb      	str	r3, [r7, #92]	; 0x5c
				) / ((1000000 + Si5351_ConfigStruct->SS.SS_Amplitude_ppm) * SSUDP);
 8003ee2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ee4:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003ee8:	f503 2374 	add.w	r3, r3, #999424	; 0xf4000
 8003eec:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8003ef0:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8003ef4:	fb02 f303 	mul.w	r3, r2, r3
 8003ef8:	2200      	movs	r2, #0
 8003efa:	62bb      	str	r3, [r7, #40]	; 0x28
 8003efc:	62fa      	str	r2, [r7, #44]	; 0x2c
		SSDN = ((uint64_t)(64000000*Si5351_ConfigStruct->PLL[0].PLL_Multiplier_Integer
 8003efe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003f02:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8003f06:	f7fc fba9 	bl	800065c <__aeabi_uldivmod>
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	460b      	mov	r3, r1
 8003f0e:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90

		SSUP_P1 = (uint32_t) (SSUP/1000000);
 8003f12:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003f16:	4a17      	ldr	r2, [pc, #92]	; (8003f74 <Si5351_SSConfig+0x2ec>)
 8003f18:	f04f 0300 	mov.w	r3, #0
 8003f1c:	f7fc fb9e 	bl	800065c <__aeabi_uldivmod>
 8003f20:	4602      	mov	r2, r0
 8003f22:	460b      	mov	r3, r1
 8003f24:	4613      	mov	r3, r2
 8003f26:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
		SSUP_P2 = (uint32_t)(32767*(SSUP/1000000-SSUP_P1));
 8003f2a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003f2e:	4a11      	ldr	r2, [pc, #68]	; (8003f74 <Si5351_SSConfig+0x2ec>)
 8003f30:	f04f 0300 	mov.w	r3, #0
 8003f34:	f7fc fb92 	bl	800065c <__aeabi_uldivmod>
 8003f38:	4602      	mov	r2, r0
 8003f3a:	460b      	mov	r3, r1
 8003f3c:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 8003f40:	2000      	movs	r0, #0
 8003f42:	6239      	str	r1, [r7, #32]
 8003f44:	6278      	str	r0, [r7, #36]	; 0x24
 8003f46:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003f4a:	4604      	mov	r4, r0
 8003f4c:	1b14      	subs	r4, r2, r4
 8003f4e:	61bc      	str	r4, [r7, #24]
 8003f50:	eb63 0301 	sbc.w	r3, r3, r1
 8003f54:	61fb      	str	r3, [r7, #28]
 8003f56:	69ba      	ldr	r2, [r7, #24]
 8003f58:	4613      	mov	r3, r2
 8003f5a:	03db      	lsls	r3, r3, #15
 8003f5c:	1a9b      	subs	r3, r3, r2
 8003f5e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
		SSUP_P3 = 0x7FFF;
 8003f62:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8003f66:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003f6a:	e047      	b.n	8003ffc <Si5351_SSConfig+0x374>
 8003f6c:	85270ac3 	.word	0x85270ac3
 8003f70:	03d09000 	.word	0x03d09000
 8003f74:	000f4240 	.word	0x000f4240

	} else {

		SSDN = ((uint64_t)(64000000*Si5351_ConfigStruct->PLL[0].PLL_Multiplier_Integer
 8003f78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f7a:	699b      	ldr	r3, [r3, #24]
 8003f7c:	4acd      	ldr	r2, [pc, #820]	; (80042b4 <Si5351_SSConfig+0x62c>)
 8003f7e:	fb02 f103 	mul.w	r1, r2, r3
				 	 + (64000000*Si5351_ConfigStruct->PLL[0].PLL_Multiplier_Numerator)/(Si5351_ConfigStruct->PLL[0].PLL_Multiplier_Denominator)
 8003f82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f84:	69da      	ldr	r2, [r3, #28]
 8003f86:	4bcb      	ldr	r3, [pc, #812]	; (80042b4 <Si5351_SSConfig+0x62c>)
 8003f88:	fb03 f202 	mul.w	r2, r3, r2
 8003f8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f8e:	6a1b      	ldr	r3, [r3, #32]
 8003f90:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f94:	440b      	add	r3, r1
		SSDN = ((uint64_t)(64000000*Si5351_ConfigStruct->PLL[0].PLL_Multiplier_Integer
 8003f96:	2200      	movs	r2, #0
 8003f98:	469a      	mov	sl, r3
 8003f9a:	4693      	mov	fp, r2
				 ) * Si5351_ConfigStruct->SS.SS_Amplitude_ppm
 8003f9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f9e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	4698      	mov	r8, r3
 8003fa6:	4691      	mov	r9, r2
 8003fa8:	fb08 f20b 	mul.w	r2, r8, fp
 8003fac:	fb0a f309 	mul.w	r3, sl, r9
 8003fb0:	4413      	add	r3, r2
 8003fb2:	fbaa 4508 	umull	r4, r5, sl, r8
 8003fb6:	442b      	add	r3, r5
 8003fb8:	461d      	mov	r5, r3
				) / ((1000000 + Si5351_ConfigStruct->SS.SS_Amplitude_ppm) * SSUDP);
 8003fba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fbc:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003fc0:	f503 2374 	add.w	r3, r3, #999424	; 0xf4000
 8003fc4:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8003fc8:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8003fcc:	fb02 f303 	mul.w	r3, r2, r3
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	613b      	str	r3, [r7, #16]
 8003fd4:	617a      	str	r2, [r7, #20]
		SSDN = ((uint64_t)(64000000*Si5351_ConfigStruct->PLL[0].PLL_Multiplier_Integer
 8003fd6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003fda:	4620      	mov	r0, r4
 8003fdc:	4629      	mov	r1, r5
 8003fde:	f7fc fb3d 	bl	800065c <__aeabi_uldivmod>
 8003fe2:	4602      	mov	r2, r0
 8003fe4:	460b      	mov	r3, r1
 8003fe6:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90

		SSUP_P1 = 0;
 8003fea:	2300      	movs	r3, #0
 8003fec:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
		SSUP_P2 = 0;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
		SSUP_P3 = 1;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

	}

	//set SSDN parameter
	SSDN_P1 = (uint32_t) (SSDN/1000000);
 8003ffc:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8004000:	4aad      	ldr	r2, [pc, #692]	; (80042b8 <Si5351_SSConfig+0x630>)
 8004002:	f04f 0300 	mov.w	r3, #0
 8004006:	f7fc fb29 	bl	800065c <__aeabi_uldivmod>
 800400a:	4602      	mov	r2, r0
 800400c:	460b      	mov	r3, r1
 800400e:	4613      	mov	r3, r2
 8004010:	67fb      	str	r3, [r7, #124]	; 0x7c
	SSDN_P2 = (uint32_t)(32767*(SSDN/1000000-SSDN_P1));
 8004012:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8004016:	4aa8      	ldr	r2, [pc, #672]	; (80042b8 <Si5351_SSConfig+0x630>)
 8004018:	f04f 0300 	mov.w	r3, #0
 800401c:	f7fc fb1e 	bl	800065c <__aeabi_uldivmod>
 8004020:	4602      	mov	r2, r0
 8004022:	460b      	mov	r3, r1
 8004024:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004026:	2000      	movs	r0, #0
 8004028:	60b9      	str	r1, [r7, #8]
 800402a:	60f8      	str	r0, [r7, #12]
 800402c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004030:	4604      	mov	r4, r0
 8004032:	1b14      	subs	r4, r2, r4
 8004034:	603c      	str	r4, [r7, #0]
 8004036:	eb63 0301 	sbc.w	r3, r3, r1
 800403a:	607b      	str	r3, [r7, #4]
 800403c:	683a      	ldr	r2, [r7, #0]
 800403e:	4613      	mov	r3, r2
 8004040:	03db      	lsls	r3, r3, #15
 8004042:	1a9b      	subs	r3, r3, r2
 8004044:	67bb      	str	r3, [r7, #120]	; 0x78
	SSDN_P3 = 0x7FFF;
 8004046:	f647 73ff 	movw	r3, #32767	; 0x7fff
 800404a:	677b      	str	r3, [r7, #116]	; 0x74

	//write SSUP parameter P1
	tmp = (uint8_t) SSUP_P1;
 800404c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004050:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_SSUP_P1_0_7, tmp);
 8004054:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8004058:	461a      	mov	r2, r3
 800405a:	21a0      	movs	r1, #160	; 0xa0
 800405c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800405e:	f7ff f9af 	bl	80033c0 <Si5351_WriteRegister>
	tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_SSUP_P1_8_11);
 8004062:	21a1      	movs	r1, #161	; 0xa1
 8004064:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004066:	f7ff f9cd 	bl	8003404 <Si5351_ReadRegister>
 800406a:	4603      	mov	r3, r0
 800406c:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	tmp &= ~SSUP_P1_8_11_MASK;
 8004070:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8004074:	f023 030f 	bic.w	r3, r3, #15
 8004078:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	tmp |= (uint8_t)(SSUP_P1_8_11_MASK & (SSUP_P1 >> 8));
 800407c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004080:	0a1b      	lsrs	r3, r3, #8
 8004082:	b25b      	sxtb	r3, r3
 8004084:	f003 030f 	and.w	r3, r3, #15
 8004088:	b25a      	sxtb	r2, r3
 800408a:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 800408e:	4313      	orrs	r3, r2
 8004090:	b25b      	sxtb	r3, r3
 8004092:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_SSUP_P1_8_11, tmp);
 8004096:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800409a:	461a      	mov	r2, r3
 800409c:	21a1      	movs	r1, #161	; 0xa1
 800409e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80040a0:	f7ff f98e 	bl	80033c0 <Si5351_WriteRegister>

	//write SSUP parameter P2
	tmp = (uint8_t) SSUP_P2;
 80040a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80040a8:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_SSUP_P2_0_7, tmp);
 80040ac:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80040b0:	461a      	mov	r2, r3
 80040b2:	219d      	movs	r1, #157	; 0x9d
 80040b4:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80040b6:	f7ff f983 	bl	80033c0 <Si5351_WriteRegister>
	tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_SSUP_P2_8_14);
 80040ba:	219c      	movs	r1, #156	; 0x9c
 80040bc:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80040be:	f7ff f9a1 	bl	8003404 <Si5351_ReadRegister>
 80040c2:	4603      	mov	r3, r0
 80040c4:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	tmp &= ~SSUP_P2_8_14_MASK;
 80040c8:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80040cc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80040d0:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	tmp |= (uint8_t)(SSUP_P2_8_14_MASK & (SSUP_P2 >> 8));
 80040d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80040d8:	0a1b      	lsrs	r3, r3, #8
 80040da:	b25b      	sxtb	r3, r3
 80040dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80040e0:	b25a      	sxtb	r2, r3
 80040e2:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 80040e6:	4313      	orrs	r3, r2
 80040e8:	b25b      	sxtb	r3, r3
 80040ea:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_SSUP_P2_8_14, tmp);
 80040ee:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80040f2:	461a      	mov	r2, r3
 80040f4:	219c      	movs	r1, #156	; 0x9c
 80040f6:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80040f8:	f7ff f962 	bl	80033c0 <Si5351_WriteRegister>

	//write SSUP parameter P3
	tmp = (uint8_t) SSUP_P3;
 80040fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004100:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_SSUP_P3_0_7, tmp);
 8004104:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8004108:	461a      	mov	r2, r3
 800410a:	219f      	movs	r1, #159	; 0x9f
 800410c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800410e:	f7ff f957 	bl	80033c0 <Si5351_WriteRegister>
	tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_SSUP_P3_8_14);
 8004112:	219e      	movs	r1, #158	; 0x9e
 8004114:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004116:	f7ff f975 	bl	8003404 <Si5351_ReadRegister>
 800411a:	4603      	mov	r3, r0
 800411c:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	tmp &= ~SSUP_P3_8_14_MASK;
 8004120:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8004124:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8004128:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	tmp |= (uint8_t)(SSUP_P3_8_14_MASK & (SSUP_P3 >> 8));
 800412c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004130:	0a1b      	lsrs	r3, r3, #8
 8004132:	b25b      	sxtb	r3, r3
 8004134:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004138:	b25a      	sxtb	r2, r3
 800413a:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 800413e:	4313      	orrs	r3, r2
 8004140:	b25b      	sxtb	r3, r3
 8004142:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_SSUP_P3_8_14, tmp);
 8004146:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800414a:	461a      	mov	r2, r3
 800414c:	219e      	movs	r1, #158	; 0x9e
 800414e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004150:	f7ff f936 	bl	80033c0 <Si5351_WriteRegister>

	//write SSDN parameter P1
	tmp = (uint8_t) SSDN_P1;
 8004154:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004156:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_SSDN_P1_0_7, tmp);
 800415a:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800415e:	461a      	mov	r2, r3
 8004160:	2199      	movs	r1, #153	; 0x99
 8004162:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004164:	f7ff f92c 	bl	80033c0 <Si5351_WriteRegister>
	tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_SSDN_P1_8_11);
 8004168:	219a      	movs	r1, #154	; 0x9a
 800416a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800416c:	f7ff f94a 	bl	8003404 <Si5351_ReadRegister>
 8004170:	4603      	mov	r3, r0
 8004172:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	tmp &= ~SSDN_P1_8_11_MASK;
 8004176:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800417a:	f023 030f 	bic.w	r3, r3, #15
 800417e:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	tmp |= (uint8_t)(SSDN_P1_8_11_MASK & (SSDN_P1 >> 8));
 8004182:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004184:	0a1b      	lsrs	r3, r3, #8
 8004186:	b25b      	sxtb	r3, r3
 8004188:	f003 030f 	and.w	r3, r3, #15
 800418c:	b25a      	sxtb	r2, r3
 800418e:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8004192:	4313      	orrs	r3, r2
 8004194:	b25b      	sxtb	r3, r3
 8004196:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_SSDN_P1_8_11, tmp);
 800419a:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800419e:	461a      	mov	r2, r3
 80041a0:	219a      	movs	r1, #154	; 0x9a
 80041a2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80041a4:	f7ff f90c 	bl	80033c0 <Si5351_WriteRegister>

	//write SSDN parameter P2
	tmp = (uint8_t) SSDN_P2;
 80041a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80041aa:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_SSDN_P2_0_7, tmp);
 80041ae:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80041b2:	461a      	mov	r2, r3
 80041b4:	2196      	movs	r1, #150	; 0x96
 80041b6:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80041b8:	f7ff f902 	bl	80033c0 <Si5351_WriteRegister>
	tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_SSDN_P2_8_14);
 80041bc:	2195      	movs	r1, #149	; 0x95
 80041be:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80041c0:	f7ff f920 	bl	8003404 <Si5351_ReadRegister>
 80041c4:	4603      	mov	r3, r0
 80041c6:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	tmp &= ~SSDN_P2_8_14_MASK;
 80041ca:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80041ce:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80041d2:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	tmp |= (uint8_t)(SSDN_P2_8_14_MASK & (SSDN_P2 >> 8));
 80041d6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80041d8:	0a1b      	lsrs	r3, r3, #8
 80041da:	b25b      	sxtb	r3, r3
 80041dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80041e0:	b25a      	sxtb	r2, r3
 80041e2:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 80041e6:	4313      	orrs	r3, r2
 80041e8:	b25b      	sxtb	r3, r3
 80041ea:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_SSDN_P2_8_14, tmp);
 80041ee:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80041f2:	461a      	mov	r2, r3
 80041f4:	2195      	movs	r1, #149	; 0x95
 80041f6:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80041f8:	f7ff f8e2 	bl	80033c0 <Si5351_WriteRegister>

	//write SSDN parameter P3
	tmp = (uint8_t) SSDN_P3;
 80041fc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041fe:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_SSDN_P3_0_7, tmp);
 8004202:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8004206:	461a      	mov	r2, r3
 8004208:	2198      	movs	r1, #152	; 0x98
 800420a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800420c:	f7ff f8d8 	bl	80033c0 <Si5351_WriteRegister>
	tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_SSDN_P3_8_14);
 8004210:	2197      	movs	r1, #151	; 0x97
 8004212:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004214:	f7ff f8f6 	bl	8003404 <Si5351_ReadRegister>
 8004218:	4603      	mov	r3, r0
 800421a:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	tmp &= ~SSDN_P3_8_14_MASK;
 800421e:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8004222:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8004226:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	tmp |= (uint8_t)(SSDN_P3_8_14_MASK & (SSDN_P3 >> 8));
 800422a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800422c:	0a1b      	lsrs	r3, r3, #8
 800422e:	b25b      	sxtb	r3, r3
 8004230:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004234:	b25a      	sxtb	r2, r3
 8004236:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 800423a:	4313      	orrs	r3, r2
 800423c:	b25b      	sxtb	r3, r3
 800423e:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_SSDN_P3_8_14, tmp);
 8004242:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8004246:	461a      	mov	r2, r3
 8004248:	2197      	movs	r1, #151	; 0x97
 800424a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800424c:	f7ff f8b8 	bl	80033c0 <Si5351_WriteRegister>

	//turn on SS if it should be enabled
	if ((Si5351_ConfigStruct->SS.SS_Enable == ON)
 8004250:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004252:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
			& (((Si5351_ConfigStruct->PLL[0].PLL_Multiplier_Integer & 0x01) != 0)
 8004256:	2b01      	cmp	r3, #1
 8004258:	bf0c      	ite	eq
 800425a:	2301      	moveq	r3, #1
 800425c:	2300      	movne	r3, #0
 800425e:	b2da      	uxtb	r2, r3
 8004260:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004262:	699b      	ldr	r3, [r3, #24]
 8004264:	f003 0101 	and.w	r1, r3, #1
					| (Si5351_ConfigStruct->PLL[0].PLL_Multiplier_Numerator != 0)))
 8004268:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800426a:	69db      	ldr	r3, [r3, #28]
 800426c:	430b      	orrs	r3, r1
			& (((Si5351_ConfigStruct->PLL[0].PLL_Multiplier_Integer & 0x01) != 0)
 800426e:	2b00      	cmp	r3, #0
 8004270:	bf14      	ite	ne
 8004272:	2301      	movne	r3, #1
 8004274:	2300      	moveq	r3, #0
 8004276:	b2db      	uxtb	r3, r3
 8004278:	4013      	ands	r3, r2
 800427a:	b2db      	uxtb	r3, r3
	if ((Si5351_ConfigStruct->SS.SS_Enable == ON)
 800427c:	2b00      	cmp	r3, #0
 800427e:	d013      	beq.n	80042a8 <Si5351_SSConfig+0x620>
	{
		tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_SSC_EN);
 8004280:	2195      	movs	r1, #149	; 0x95
 8004282:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004284:	f7ff f8be 	bl	8003404 <Si5351_ReadRegister>
 8004288:	4603      	mov	r3, r0
 800428a:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
		tmp |= SSC_EN_MASK;
 800428e:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8004292:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004296:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
		Si5351_WriteRegister(Si5351_ConfigStruct, REG_SSC_EN, tmp);
 800429a:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800429e:	461a      	mov	r2, r3
 80042a0:	2195      	movs	r1, #149	; 0x95
 80042a2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80042a4:	f7ff f88c 	bl	80033c0 <Si5351_WriteRegister>
	}
}
 80042a8:	bf00      	nop
 80042aa:	37a8      	adds	r7, #168	; 0xa8
 80042ac:	46bd      	mov	sp, r7
 80042ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042b2:	bf00      	nop
 80042b4:	03d09000 	.word	0x03d09000
 80042b8:	000f4240 	.word	0x000f4240

080042bc <Si5351_MSConfig>:

void Si5351_MSConfig(Si5351_ConfigTypeDef *Si5351_ConfigStruct, Si5351_MSChannelTypeDef MS_Channel)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b086      	sub	sp, #24
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
 80042c4:	460b      	mov	r3, r1
 80042c6:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp;
	uint32_t MS_P1, MS_P2, MS_P3;

	//configure MultiSynth clock source
	tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_MS_SRC + MS_Channel);
 80042c8:	78fb      	ldrb	r3, [r7, #3]
 80042ca:	3310      	adds	r3, #16
 80042cc:	b2db      	uxtb	r3, r3
 80042ce:	4619      	mov	r1, r3
 80042d0:	6878      	ldr	r0, [r7, #4]
 80042d2:	f7ff f897 	bl	8003404 <Si5351_ReadRegister>
 80042d6:	4603      	mov	r3, r0
 80042d8:	75fb      	strb	r3, [r7, #23]
	tmp &= ~MS_SRC_MASK;
 80042da:	7dfb      	ldrb	r3, [r7, #23]
 80042dc:	f023 0320 	bic.w	r3, r3, #32
 80042e0:	75fb      	strb	r3, [r7, #23]
	if (Si5351_ConfigStruct->MS[MS_Channel].MS_Clock_Source == MS_Clock_Source_PLLB)
 80042e2:	78fb      	ldrb	r3, [r7, #3]
 80042e4:	687a      	ldr	r2, [r7, #4]
 80042e6:	011b      	lsls	r3, r3, #4
 80042e8:	4413      	add	r3, r2
 80042ea:	3338      	adds	r3, #56	; 0x38
 80042ec:	781b      	ldrb	r3, [r3, #0]
 80042ee:	2b20      	cmp	r3, #32
 80042f0:	d103      	bne.n	80042fa <Si5351_MSConfig+0x3e>
	{
		tmp |= MS_SRC_MASK;
 80042f2:	7dfb      	ldrb	r3, [r7, #23]
 80042f4:	f043 0320 	orr.w	r3, r3, #32
 80042f8:	75fb      	strb	r3, [r7, #23]
	}
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_MS_SRC + MS_Channel, tmp);
 80042fa:	78fb      	ldrb	r3, [r7, #3]
 80042fc:	3310      	adds	r3, #16
 80042fe:	b2db      	uxtb	r3, r3
 8004300:	7dfa      	ldrb	r2, [r7, #23]
 8004302:	4619      	mov	r1, r3
 8004304:	6878      	ldr	r0, [r7, #4]
 8004306:	f7ff f85b 	bl	80033c0 <Si5351_WriteRegister>

	if (MS_Channel <= MS5) //configuration is simpler for MS6 and 7 since they are integer-only
 800430a:	78fb      	ldrb	r3, [r7, #3]
 800430c:	2b05      	cmp	r3, #5
 800430e:	f200 81a3 	bhi.w	8004658 <Si5351_MSConfig+0x39c>
	{
		//if next value not in even integer mode or if divider is not equal to 4, disable DIVBY4
		if ((Si5351_ConfigStruct->MS[MS_Channel].MS_Divider_Integer != 4)|(Si5351_ConfigStruct->MS[MS_Channel].MS_Divider_Numerator != 0))
 8004312:	78fb      	ldrb	r3, [r7, #3]
 8004314:	687a      	ldr	r2, [r7, #4]
 8004316:	011b      	lsls	r3, r3, #4
 8004318:	4413      	add	r3, r2
 800431a:	333c      	adds	r3, #60	; 0x3c
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	2b04      	cmp	r3, #4
 8004320:	bf14      	ite	ne
 8004322:	2301      	movne	r3, #1
 8004324:	2300      	moveq	r3, #0
 8004326:	b2da      	uxtb	r2, r3
 8004328:	78fb      	ldrb	r3, [r7, #3]
 800432a:	6879      	ldr	r1, [r7, #4]
 800432c:	3304      	adds	r3, #4
 800432e:	011b      	lsls	r3, r3, #4
 8004330:	440b      	add	r3, r1
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	2b00      	cmp	r3, #0
 8004336:	bf14      	ite	ne
 8004338:	2301      	movne	r3, #1
 800433a:	2300      	moveq	r3, #0
 800433c:	b2db      	uxtb	r3, r3
 800433e:	4313      	orrs	r3, r2
 8004340:	b2db      	uxtb	r3, r3
 8004342:	2b00      	cmp	r3, #0
 8004344:	d018      	beq.n	8004378 <Si5351_MSConfig+0xbc>
		{
			tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_MS_DIVBY4 + 8 * MS_Channel);
 8004346:	78fb      	ldrb	r3, [r7, #3]
 8004348:	00db      	lsls	r3, r3, #3
 800434a:	b2db      	uxtb	r3, r3
 800434c:	332c      	adds	r3, #44	; 0x2c
 800434e:	b2db      	uxtb	r3, r3
 8004350:	4619      	mov	r1, r3
 8004352:	6878      	ldr	r0, [r7, #4]
 8004354:	f7ff f856 	bl	8003404 <Si5351_ReadRegister>
 8004358:	4603      	mov	r3, r0
 800435a:	75fb      	strb	r3, [r7, #23]
			tmp &= ~MS_DIVBY4_MASK;
 800435c:	7dfb      	ldrb	r3, [r7, #23]
 800435e:	f023 030c 	bic.w	r3, r3, #12
 8004362:	75fb      	strb	r3, [r7, #23]
			Si5351_WriteRegister(Si5351_ConfigStruct, REG_MS_DIVBY4 + 8 * MS_Channel, tmp);
 8004364:	78fb      	ldrb	r3, [r7, #3]
 8004366:	00db      	lsls	r3, r3, #3
 8004368:	b2db      	uxtb	r3, r3
 800436a:	332c      	adds	r3, #44	; 0x2c
 800436c:	b2db      	uxtb	r3, r3
 800436e:	7dfa      	ldrb	r2, [r7, #23]
 8004370:	4619      	mov	r1, r3
 8004372:	6878      	ldr	r0, [r7, #4]
 8004374:	f7ff f824 	bl	80033c0 <Si5351_WriteRegister>
		}

		//if next value not in even integer mode or SS enabled, disable integer mode
		if ((Si5351_ConfigStruct->MS[MS_Channel].MS_Divider_Numerator != 0)|((Si5351_ConfigStruct->MS[MS_Channel].MS_Divider_Integer & 0x01) != 0)|(Si5351_ConfigStruct->SS.SS_Enable == ON))
 8004378:	78fb      	ldrb	r3, [r7, #3]
 800437a:	687a      	ldr	r2, [r7, #4]
 800437c:	3304      	adds	r3, #4
 800437e:	011b      	lsls	r3, r3, #4
 8004380:	4413      	add	r3, r2
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	78fb      	ldrb	r3, [r7, #3]
 8004386:	6879      	ldr	r1, [r7, #4]
 8004388:	011b      	lsls	r3, r3, #4
 800438a:	440b      	add	r3, r1
 800438c:	333c      	adds	r3, #60	; 0x3c
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f003 0301 	and.w	r3, r3, #1
 8004394:	4313      	orrs	r3, r2
 8004396:	2b00      	cmp	r3, #0
 8004398:	bf14      	ite	ne
 800439a:	2301      	movne	r3, #1
 800439c:	2300      	moveq	r3, #0
 800439e:	b2da      	uxtb	r2, r3
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	bf0c      	ite	eq
 80043aa:	2301      	moveq	r3, #1
 80043ac:	2300      	movne	r3, #0
 80043ae:	b2db      	uxtb	r3, r3
 80043b0:	4313      	orrs	r3, r2
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d014      	beq.n	80043e2 <Si5351_MSConfig+0x126>
		{
			tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_MS_INT + MS_Channel);
 80043b8:	78fb      	ldrb	r3, [r7, #3]
 80043ba:	3310      	adds	r3, #16
 80043bc:	b2db      	uxtb	r3, r3
 80043be:	4619      	mov	r1, r3
 80043c0:	6878      	ldr	r0, [r7, #4]
 80043c2:	f7ff f81f 	bl	8003404 <Si5351_ReadRegister>
 80043c6:	4603      	mov	r3, r0
 80043c8:	75fb      	strb	r3, [r7, #23]
			tmp &= ~MS_INT_MASK;
 80043ca:	7dfb      	ldrb	r3, [r7, #23]
 80043cc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80043d0:	75fb      	strb	r3, [r7, #23]
			Si5351_WriteRegister(Si5351_ConfigStruct, REG_MS_INT + MS_Channel, tmp);
 80043d2:	78fb      	ldrb	r3, [r7, #3]
 80043d4:	3310      	adds	r3, #16
 80043d6:	b2db      	uxtb	r3, r3
 80043d8:	7dfa      	ldrb	r2, [r7, #23]
 80043da:	4619      	mov	r1, r3
 80043dc:	6878      	ldr	r0, [r7, #4]
 80043de:	f7fe ffef 	bl	80033c0 <Si5351_WriteRegister>
		}

		//set new divider value
		MS_P1 = 128 * Si5351_ConfigStruct->MS[MS_Channel].MS_Divider_Integer
 80043e2:	78fb      	ldrb	r3, [r7, #3]
 80043e4:	687a      	ldr	r2, [r7, #4]
 80043e6:	011b      	lsls	r3, r3, #4
 80043e8:	4413      	add	r3, r2
 80043ea:	333c      	adds	r3, #60	; 0x3c
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	01da      	lsls	r2, r3, #7
				+ ((128 * Si5351_ConfigStruct->MS[MS_Channel].MS_Divider_Numerator) /  Si5351_ConfigStruct->MS[MS_Channel].MS_Divider_Denominator)
 80043f0:	78fb      	ldrb	r3, [r7, #3]
 80043f2:	6879      	ldr	r1, [r7, #4]
 80043f4:	3304      	adds	r3, #4
 80043f6:	011b      	lsls	r3, r3, #4
 80043f8:	440b      	add	r3, r1
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	01d9      	lsls	r1, r3, #7
 80043fe:	78fb      	ldrb	r3, [r7, #3]
 8004400:	6878      	ldr	r0, [r7, #4]
 8004402:	3304      	adds	r3, #4
 8004404:	011b      	lsls	r3, r3, #4
 8004406:	4403      	add	r3, r0
 8004408:	3304      	adds	r3, #4
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004410:	4413      	add	r3, r2
		MS_P1 = 128 * Si5351_ConfigStruct->MS[MS_Channel].MS_Divider_Integer
 8004412:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 8004416:	613b      	str	r3, [r7, #16]
				- 512;
		MS_P2 = 128 * Si5351_ConfigStruct->MS[MS_Channel].MS_Divider_Numerator
				- Si5351_ConfigStruct->MS[MS_Channel].MS_Divider_Denominator
				* ((128 * Si5351_ConfigStruct->MS[MS_Channel].MS_Divider_Numerator) / Si5351_ConfigStruct->MS[MS_Channel].MS_Divider_Denominator);
 8004418:	78fb      	ldrb	r3, [r7, #3]
 800441a:	687a      	ldr	r2, [r7, #4]
 800441c:	3304      	adds	r3, #4
 800441e:	011b      	lsls	r3, r3, #4
 8004420:	4413      	add	r3, r2
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	01db      	lsls	r3, r3, #7
 8004426:	78fa      	ldrb	r2, [r7, #3]
 8004428:	6879      	ldr	r1, [r7, #4]
 800442a:	3204      	adds	r2, #4
 800442c:	0112      	lsls	r2, r2, #4
 800442e:	440a      	add	r2, r1
 8004430:	3204      	adds	r2, #4
 8004432:	6812      	ldr	r2, [r2, #0]
		MS_P2 = 128 * Si5351_ConfigStruct->MS[MS_Channel].MS_Divider_Numerator
 8004434:	fbb3 f1f2 	udiv	r1, r3, r2
 8004438:	fb01 f202 	mul.w	r2, r1, r2
 800443c:	1a9b      	subs	r3, r3, r2
 800443e:	60fb      	str	r3, [r7, #12]
		MS_P3 = Si5351_ConfigStruct->MS[MS_Channel].MS_Divider_Denominator;
 8004440:	78fb      	ldrb	r3, [r7, #3]
 8004442:	687a      	ldr	r2, [r7, #4]
 8004444:	3304      	adds	r3, #4
 8004446:	011b      	lsls	r3, r3, #4
 8004448:	4413      	add	r3, r2
 800444a:	3304      	adds	r3, #4
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	60bb      	str	r3, [r7, #8]

		tmp = (uint8_t) MS_P1;
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	75fb      	strb	r3, [r7, #23]
		Si5351_WriteRegister(Si5351_ConfigStruct, REG_MS_P1_0_7 + 8 * MS_Channel, tmp);
 8004454:	78fb      	ldrb	r3, [r7, #3]
 8004456:	00db      	lsls	r3, r3, #3
 8004458:	b2db      	uxtb	r3, r3
 800445a:	332e      	adds	r3, #46	; 0x2e
 800445c:	b2db      	uxtb	r3, r3
 800445e:	7dfa      	ldrb	r2, [r7, #23]
 8004460:	4619      	mov	r1, r3
 8004462:	6878      	ldr	r0, [r7, #4]
 8004464:	f7fe ffac 	bl	80033c0 <Si5351_WriteRegister>
		tmp = (uint8_t) (MS_P1 >> 8);
 8004468:	693b      	ldr	r3, [r7, #16]
 800446a:	0a1b      	lsrs	r3, r3, #8
 800446c:	75fb      	strb	r3, [r7, #23]
		Si5351_WriteRegister(Si5351_ConfigStruct, REG_MS_P1_8_15 + 8 * MS_Channel, tmp);
 800446e:	78fb      	ldrb	r3, [r7, #3]
 8004470:	00db      	lsls	r3, r3, #3
 8004472:	b2db      	uxtb	r3, r3
 8004474:	332d      	adds	r3, #45	; 0x2d
 8004476:	b2db      	uxtb	r3, r3
 8004478:	7dfa      	ldrb	r2, [r7, #23]
 800447a:	4619      	mov	r1, r3
 800447c:	6878      	ldr	r0, [r7, #4]
 800447e:	f7fe ff9f 	bl	80033c0 <Si5351_WriteRegister>
		tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_MS_P1_16_17);
 8004482:	212c      	movs	r1, #44	; 0x2c
 8004484:	6878      	ldr	r0, [r7, #4]
 8004486:	f7fe ffbd 	bl	8003404 <Si5351_ReadRegister>
 800448a:	4603      	mov	r3, r0
 800448c:	75fb      	strb	r3, [r7, #23]
		tmp &= ~MS_P1_16_17_MASK;
 800448e:	7dfb      	ldrb	r3, [r7, #23]
 8004490:	f023 0303 	bic.w	r3, r3, #3
 8004494:	75fb      	strb	r3, [r7, #23]
		tmp |= (uint8_t) (MS_P1_16_17_MASK & (MS_P1 >> 16));
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	0c1b      	lsrs	r3, r3, #16
 800449a:	b25b      	sxtb	r3, r3
 800449c:	f003 0303 	and.w	r3, r3, #3
 80044a0:	b25a      	sxtb	r2, r3
 80044a2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80044a6:	4313      	orrs	r3, r2
 80044a8:	b25b      	sxtb	r3, r3
 80044aa:	75fb      	strb	r3, [r7, #23]
		Si5351_WriteRegister(Si5351_ConfigStruct, REG_MS_P1_16_17 + 8 * MS_Channel, tmp);
 80044ac:	78fb      	ldrb	r3, [r7, #3]
 80044ae:	00db      	lsls	r3, r3, #3
 80044b0:	b2db      	uxtb	r3, r3
 80044b2:	332c      	adds	r3, #44	; 0x2c
 80044b4:	b2db      	uxtb	r3, r3
 80044b6:	7dfa      	ldrb	r2, [r7, #23]
 80044b8:	4619      	mov	r1, r3
 80044ba:	6878      	ldr	r0, [r7, #4]
 80044bc:	f7fe ff80 	bl	80033c0 <Si5351_WriteRegister>

		tmp = (uint8_t) MS_P2;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	75fb      	strb	r3, [r7, #23]
		Si5351_WriteRegister(Si5351_ConfigStruct, REG_MS_P2_0_7 + 8 * MS_Channel, tmp);
 80044c4:	78fb      	ldrb	r3, [r7, #3]
 80044c6:	00db      	lsls	r3, r3, #3
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	3331      	adds	r3, #49	; 0x31
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	7dfa      	ldrb	r2, [r7, #23]
 80044d0:	4619      	mov	r1, r3
 80044d2:	6878      	ldr	r0, [r7, #4]
 80044d4:	f7fe ff74 	bl	80033c0 <Si5351_WriteRegister>
		tmp = (uint8_t) (MS_P2 >> 8);
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	0a1b      	lsrs	r3, r3, #8
 80044dc:	75fb      	strb	r3, [r7, #23]
		Si5351_WriteRegister(Si5351_ConfigStruct, REG_MS_P2_8_15 + 8 * MS_Channel, tmp);
 80044de:	78fb      	ldrb	r3, [r7, #3]
 80044e0:	3306      	adds	r3, #6
 80044e2:	b2db      	uxtb	r3, r3
 80044e4:	00db      	lsls	r3, r3, #3
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	7dfa      	ldrb	r2, [r7, #23]
 80044ea:	4619      	mov	r1, r3
 80044ec:	6878      	ldr	r0, [r7, #4]
 80044ee:	f7fe ff67 	bl	80033c0 <Si5351_WriteRegister>
		Si5351_ReadRegister(Si5351_ConfigStruct, REG_MS_P2_16_19 + 8 * MS_Channel);
 80044f2:	78fb      	ldrb	r3, [r7, #3]
 80044f4:	00db      	lsls	r3, r3, #3
 80044f6:	b2db      	uxtb	r3, r3
 80044f8:	332f      	adds	r3, #47	; 0x2f
 80044fa:	b2db      	uxtb	r3, r3
 80044fc:	4619      	mov	r1, r3
 80044fe:	6878      	ldr	r0, [r7, #4]
 8004500:	f7fe ff80 	bl	8003404 <Si5351_ReadRegister>
		tmp &= ~MS_P2_16_19_MASK;
 8004504:	7dfb      	ldrb	r3, [r7, #23]
 8004506:	f023 030f 	bic.w	r3, r3, #15
 800450a:	75fb      	strb	r3, [r7, #23]
		tmp |= (uint8_t) (MS_P2_16_19_MASK & (MS_P2 >> 16));
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	0c1b      	lsrs	r3, r3, #16
 8004510:	b25b      	sxtb	r3, r3
 8004512:	f003 030f 	and.w	r3, r3, #15
 8004516:	b25a      	sxtb	r2, r3
 8004518:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800451c:	4313      	orrs	r3, r2
 800451e:	b25b      	sxtb	r3, r3
 8004520:	75fb      	strb	r3, [r7, #23]
		Si5351_WriteRegister(Si5351_ConfigStruct, REG_MS_P2_16_19 + 8 * MS_Channel, tmp);
 8004522:	78fb      	ldrb	r3, [r7, #3]
 8004524:	00db      	lsls	r3, r3, #3
 8004526:	b2db      	uxtb	r3, r3
 8004528:	332f      	adds	r3, #47	; 0x2f
 800452a:	b2db      	uxtb	r3, r3
 800452c:	7dfa      	ldrb	r2, [r7, #23]
 800452e:	4619      	mov	r1, r3
 8004530:	6878      	ldr	r0, [r7, #4]
 8004532:	f7fe ff45 	bl	80033c0 <Si5351_WriteRegister>

		tmp = (uint8_t) MS_P3;
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	75fb      	strb	r3, [r7, #23]
		Si5351_WriteRegister(Si5351_ConfigStruct, REG_MS_P3_0_7 + 8 * MS_Channel, tmp);
 800453a:	78fb      	ldrb	r3, [r7, #3]
 800453c:	00db      	lsls	r3, r3, #3
 800453e:	b2db      	uxtb	r3, r3
 8004540:	332b      	adds	r3, #43	; 0x2b
 8004542:	b2db      	uxtb	r3, r3
 8004544:	7dfa      	ldrb	r2, [r7, #23]
 8004546:	4619      	mov	r1, r3
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	f7fe ff39 	bl	80033c0 <Si5351_WriteRegister>
		tmp = (uint8_t) (MS_P3 >> 8);
 800454e:	68bb      	ldr	r3, [r7, #8]
 8004550:	0a1b      	lsrs	r3, r3, #8
 8004552:	75fb      	strb	r3, [r7, #23]
		Si5351_WriteRegister(Si5351_ConfigStruct, REG_MS_P3_8_15 + 8 * MS_Channel, tmp);
 8004554:	78fb      	ldrb	r3, [r7, #3]
 8004556:	00db      	lsls	r3, r3, #3
 8004558:	b2db      	uxtb	r3, r3
 800455a:	332a      	adds	r3, #42	; 0x2a
 800455c:	b2db      	uxtb	r3, r3
 800455e:	7dfa      	ldrb	r2, [r7, #23]
 8004560:	4619      	mov	r1, r3
 8004562:	6878      	ldr	r0, [r7, #4]
 8004564:	f7fe ff2c 	bl	80033c0 <Si5351_WriteRegister>
		tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_MS_P3_16_19 + 8 * MS_Channel);
 8004568:	78fb      	ldrb	r3, [r7, #3]
 800456a:	00db      	lsls	r3, r3, #3
 800456c:	b2db      	uxtb	r3, r3
 800456e:	332f      	adds	r3, #47	; 0x2f
 8004570:	b2db      	uxtb	r3, r3
 8004572:	4619      	mov	r1, r3
 8004574:	6878      	ldr	r0, [r7, #4]
 8004576:	f7fe ff45 	bl	8003404 <Si5351_ReadRegister>
 800457a:	4603      	mov	r3, r0
 800457c:	75fb      	strb	r3, [r7, #23]
		tmp &= ~MS_P3_16_19_MASK;
 800457e:	7dfb      	ldrb	r3, [r7, #23]
 8004580:	f003 030f 	and.w	r3, r3, #15
 8004584:	75fb      	strb	r3, [r7, #23]
		tmp |= (uint8_t) (MS_P3_16_19_MASK & ((MS_P3 >> 16) << 4));
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	0c1b      	lsrs	r3, r3, #16
 800458a:	b2db      	uxtb	r3, r3
 800458c:	011b      	lsls	r3, r3, #4
 800458e:	b2da      	uxtb	r2, r3
 8004590:	7dfb      	ldrb	r3, [r7, #23]
 8004592:	4313      	orrs	r3, r2
 8004594:	75fb      	strb	r3, [r7, #23]
		Si5351_WriteRegister(Si5351_ConfigStruct, REG_MS_P3_16_19 + 8 * MS_Channel, tmp);
 8004596:	78fb      	ldrb	r3, [r7, #3]
 8004598:	00db      	lsls	r3, r3, #3
 800459a:	b2db      	uxtb	r3, r3
 800459c:	332f      	adds	r3, #47	; 0x2f
 800459e:	b2db      	uxtb	r3, r3
 80045a0:	7dfa      	ldrb	r2, [r7, #23]
 80045a2:	4619      	mov	r1, r3
 80045a4:	6878      	ldr	r0, [r7, #4]
 80045a6:	f7fe ff0b 	bl	80033c0 <Si5351_WriteRegister>

		//if next value is even integer and SS not enabled, enable integer mode
		if ((Si5351_ConfigStruct->MS[MS_Channel].MS_Divider_Numerator == 0) & ((Si5351_ConfigStruct->MS[MS_Channel].MS_Divider_Integer & 0x01) == 0) & (Si5351_ConfigStruct->SS.SS_Enable == OFF))
 80045aa:	78fb      	ldrb	r3, [r7, #3]
 80045ac:	687a      	ldr	r2, [r7, #4]
 80045ae:	3304      	adds	r3, #4
 80045b0:	011b      	lsls	r3, r3, #4
 80045b2:	4413      	add	r3, r2
 80045b4:	681a      	ldr	r2, [r3, #0]
 80045b6:	78fb      	ldrb	r3, [r7, #3]
 80045b8:	6879      	ldr	r1, [r7, #4]
 80045ba:	011b      	lsls	r3, r3, #4
 80045bc:	440b      	add	r3, r1
 80045be:	333c      	adds	r3, #60	; 0x3c
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 0301 	and.w	r3, r3, #1
 80045c6:	4313      	orrs	r3, r2
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	bf0c      	ite	eq
 80045cc:	2301      	moveq	r3, #1
 80045ce:	2300      	movne	r3, #0
 80045d0:	b2da      	uxtb	r2, r3
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 80045d8:	2b00      	cmp	r3, #0
 80045da:	bf0c      	ite	eq
 80045dc:	2301      	moveq	r3, #1
 80045de:	2300      	movne	r3, #0
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	4013      	ands	r3, r2
 80045e4:	b2db      	uxtb	r3, r3
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d044      	beq.n	8004674 <Si5351_MSConfig+0x3b8>
		{
			tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_MS_INT + MS_Channel);
 80045ea:	78fb      	ldrb	r3, [r7, #3]
 80045ec:	3310      	adds	r3, #16
 80045ee:	b2db      	uxtb	r3, r3
 80045f0:	4619      	mov	r1, r3
 80045f2:	6878      	ldr	r0, [r7, #4]
 80045f4:	f7fe ff06 	bl	8003404 <Si5351_ReadRegister>
 80045f8:	4603      	mov	r3, r0
 80045fa:	75fb      	strb	r3, [r7, #23]
			tmp |= MS_INT_MASK;
 80045fc:	7dfb      	ldrb	r3, [r7, #23]
 80045fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004602:	75fb      	strb	r3, [r7, #23]
			Si5351_WriteRegister(Si5351_ConfigStruct, REG_MS_INT + MS_Channel, tmp);
 8004604:	78fb      	ldrb	r3, [r7, #3]
 8004606:	3310      	adds	r3, #16
 8004608:	b2db      	uxtb	r3, r3
 800460a:	7dfa      	ldrb	r2, [r7, #23]
 800460c:	4619      	mov	r1, r3
 800460e:	6878      	ldr	r0, [r7, #4]
 8004610:	f7fe fed6 	bl	80033c0 <Si5351_WriteRegister>

			//if next value in integer mode and if divider is equal to 4, enable DIVBY4
			if (Si5351_ConfigStruct->MS[MS_Channel].MS_Divider_Integer == 4)
 8004614:	78fb      	ldrb	r3, [r7, #3]
 8004616:	687a      	ldr	r2, [r7, #4]
 8004618:	011b      	lsls	r3, r3, #4
 800461a:	4413      	add	r3, r2
 800461c:	333c      	adds	r3, #60	; 0x3c
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	2b04      	cmp	r3, #4
 8004622:	d127      	bne.n	8004674 <Si5351_MSConfig+0x3b8>
			{
				tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_MS_DIVBY4 + 8 * MS_Channel);
 8004624:	78fb      	ldrb	r3, [r7, #3]
 8004626:	00db      	lsls	r3, r3, #3
 8004628:	b2db      	uxtb	r3, r3
 800462a:	332c      	adds	r3, #44	; 0x2c
 800462c:	b2db      	uxtb	r3, r3
 800462e:	4619      	mov	r1, r3
 8004630:	6878      	ldr	r0, [r7, #4]
 8004632:	f7fe fee7 	bl	8003404 <Si5351_ReadRegister>
 8004636:	4603      	mov	r3, r0
 8004638:	75fb      	strb	r3, [r7, #23]
				tmp |= MS_DIVBY4_MASK;
 800463a:	7dfb      	ldrb	r3, [r7, #23]
 800463c:	f043 030c 	orr.w	r3, r3, #12
 8004640:	75fb      	strb	r3, [r7, #23]
				Si5351_WriteRegister(Si5351_ConfigStruct, REG_MS_DIVBY4 + 8 * MS_Channel, tmp);
 8004642:	78fb      	ldrb	r3, [r7, #3]
 8004644:	00db      	lsls	r3, r3, #3
 8004646:	b2db      	uxtb	r3, r3
 8004648:	332c      	adds	r3, #44	; 0x2c
 800464a:	b2db      	uxtb	r3, r3
 800464c:	7dfa      	ldrb	r2, [r7, #23]
 800464e:	4619      	mov	r1, r3
 8004650:	6878      	ldr	r0, [r7, #4]
 8004652:	f7fe feb5 	bl	80033c0 <Si5351_WriteRegister>
	} else {
		//configure divider of Multisynth 6 and 7
		Si5351_WriteRegister(Si5351_ConfigStruct, REG_MS67_P1 + (MS_Channel - MS6), (uint8_t)(Si5351_ConfigStruct->MS[MS_Channel].MS_Divider_Integer));
		//can be only even integers between 6 and 254, inclusive
	}
}
 8004656:	e00d      	b.n	8004674 <Si5351_MSConfig+0x3b8>
		Si5351_WriteRegister(Si5351_ConfigStruct, REG_MS67_P1 + (MS_Channel - MS6), (uint8_t)(Si5351_ConfigStruct->MS[MS_Channel].MS_Divider_Integer));
 8004658:	78fb      	ldrb	r3, [r7, #3]
 800465a:	3354      	adds	r3, #84	; 0x54
 800465c:	b2d9      	uxtb	r1, r3
 800465e:	78fb      	ldrb	r3, [r7, #3]
 8004660:	687a      	ldr	r2, [r7, #4]
 8004662:	011b      	lsls	r3, r3, #4
 8004664:	4413      	add	r3, r2
 8004666:	333c      	adds	r3, #60	; 0x3c
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	b2db      	uxtb	r3, r3
 800466c:	461a      	mov	r2, r3
 800466e:	6878      	ldr	r0, [r7, #4]
 8004670:	f7fe fea6 	bl	80033c0 <Si5351_WriteRegister>
}
 8004674:	bf00      	nop
 8004676:	3718      	adds	r7, #24
 8004678:	46bd      	mov	sp, r7
 800467a:	bd80      	pop	{r7, pc}

0800467c <Si5351_CLKPowerCmd>:

void Si5351_CLKPowerCmd(Si5351_ConfigTypeDef *Si5351_ConfigStruct, Si5351_CLKChannelTypeDef CLK_Channel)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b084      	sub	sp, #16
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
 8004684:	460b      	mov	r3, r1
 8004686:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp, tmp_mask;

	//set CLK disable state
	tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_CLK_DIS_STATE + (CLK_Channel >> 2)); //increment the address by 1 if CLKx>=CLK4
 8004688:	78fb      	ldrb	r3, [r7, #3]
 800468a:	089b      	lsrs	r3, r3, #2
 800468c:	b2db      	uxtb	r3, r3
 800468e:	3318      	adds	r3, #24
 8004690:	b2db      	uxtb	r3, r3
 8004692:	4619      	mov	r1, r3
 8004694:	6878      	ldr	r0, [r7, #4]
 8004696:	f7fe feb5 	bl	8003404 <Si5351_ReadRegister>
 800469a:	4603      	mov	r3, r0
 800469c:	73fb      	strb	r3, [r7, #15]
	tmp_mask = CLK_DIS_STATE_MASK << ((CLK_Channel & 0x03)<<1); //shift the mask according to the selected channel
 800469e:	78fb      	ldrb	r3, [r7, #3]
 80046a0:	005b      	lsls	r3, r3, #1
 80046a2:	f003 0306 	and.w	r3, r3, #6
 80046a6:	2203      	movs	r2, #3
 80046a8:	fa02 f303 	lsl.w	r3, r2, r3
 80046ac:	73bb      	strb	r3, [r7, #14]
	tmp &= ~tmp_mask;
 80046ae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80046b2:	43db      	mvns	r3, r3
 80046b4:	b25a      	sxtb	r2, r3
 80046b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046ba:	4013      	ands	r3, r2
 80046bc:	b25b      	sxtb	r3, r3
 80046be:	73fb      	strb	r3, [r7, #15]
	tmp |= tmp_mask & ((Si5351_ConfigStruct->CLK[CLK_Channel].CLK_Disable_State) << ((CLK_Channel & 0x03)<<1));
 80046c0:	78fa      	ldrb	r2, [r7, #3]
 80046c2:	6879      	ldr	r1, [r7, #4]
 80046c4:	4613      	mov	r3, r2
 80046c6:	00db      	lsls	r3, r3, #3
 80046c8:	4413      	add	r3, r2
 80046ca:	440b      	add	r3, r1
 80046cc:	33be      	adds	r3, #190	; 0xbe
 80046ce:	781b      	ldrb	r3, [r3, #0]
 80046d0:	461a      	mov	r2, r3
 80046d2:	78fb      	ldrb	r3, [r7, #3]
 80046d4:	005b      	lsls	r3, r3, #1
 80046d6:	f003 0306 	and.w	r3, r3, #6
 80046da:	fa02 f303 	lsl.w	r3, r2, r3
 80046de:	b25a      	sxtb	r2, r3
 80046e0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80046e4:	4013      	ands	r3, r2
 80046e6:	b25a      	sxtb	r2, r3
 80046e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046ec:	4313      	orrs	r3, r2
 80046ee:	b25b      	sxtb	r3, r3
 80046f0:	73fb      	strb	r3, [r7, #15]
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_CLK_DIS_STATE + (CLK_Channel >> 2), tmp);
 80046f2:	78fb      	ldrb	r3, [r7, #3]
 80046f4:	089b      	lsrs	r3, r3, #2
 80046f6:	b2db      	uxtb	r3, r3
 80046f8:	3318      	adds	r3, #24
 80046fa:	b2db      	uxtb	r3, r3
 80046fc:	7bfa      	ldrb	r2, [r7, #15]
 80046fe:	4619      	mov	r1, r3
 8004700:	6878      	ldr	r0, [r7, #4]
 8004702:	f7fe fe5d 	bl	80033c0 <Si5351_WriteRegister>

	//set OEB pin
	tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_CLK_OEB);
 8004706:	2109      	movs	r1, #9
 8004708:	6878      	ldr	r0, [r7, #4]
 800470a:	f7fe fe7b 	bl	8003404 <Si5351_ReadRegister>
 800470e:	4603      	mov	r3, r0
 8004710:	73fb      	strb	r3, [r7, #15]
	tmp_mask = 1 << CLK_Channel;
 8004712:	78fb      	ldrb	r3, [r7, #3]
 8004714:	2201      	movs	r2, #1
 8004716:	fa02 f303 	lsl.w	r3, r2, r3
 800471a:	73bb      	strb	r3, [r7, #14]
	tmp &= ~tmp_mask;
 800471c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004720:	43db      	mvns	r3, r3
 8004722:	b25a      	sxtb	r2, r3
 8004724:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004728:	4013      	ands	r3, r2
 800472a:	b25b      	sxtb	r3, r3
 800472c:	73fb      	strb	r3, [r7, #15]
	if (Si5351_ConfigStruct->CLK[CLK_Channel].CLK_Use_OEB_Pin == OFF)
 800472e:	78fa      	ldrb	r2, [r7, #3]
 8004730:	6879      	ldr	r1, [r7, #4]
 8004732:	4613      	mov	r3, r2
 8004734:	00db      	lsls	r3, r3, #3
 8004736:	4413      	add	r3, r2
 8004738:	440b      	add	r3, r1
 800473a:	33c0      	adds	r3, #192	; 0xc0
 800473c:	781b      	ldrb	r3, [r3, #0]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d103      	bne.n	800474a <Si5351_CLKPowerCmd+0xce>
	{
		tmp |= tmp_mask;
 8004742:	7bfa      	ldrb	r2, [r7, #15]
 8004744:	7bbb      	ldrb	r3, [r7, #14]
 8004746:	4313      	orrs	r3, r2
 8004748:	73fb      	strb	r3, [r7, #15]
	}

	if (Si5351_ConfigStruct->CLK[CLK_Channel].CLK_Enable == OFF) //disable clock
 800474a:	78fa      	ldrb	r2, [r7, #3]
 800474c:	6879      	ldr	r1, [r7, #4]
 800474e:	4613      	mov	r3, r2
 8004750:	00db      	lsls	r3, r3, #3
 8004752:	4413      	add	r3, r2
 8004754:	440b      	add	r3, r1
 8004756:	33bc      	adds	r3, #188	; 0xbc
 8004758:	781b      	ldrb	r3, [r3, #0]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d115      	bne.n	800478a <Si5351_CLKPowerCmd+0x10e>
	{
		//power down the clock
		tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_CLK_EN);
 800475e:	2103      	movs	r1, #3
 8004760:	6878      	ldr	r0, [r7, #4]
 8004762:	f7fe fe4f 	bl	8003404 <Si5351_ReadRegister>
 8004766:	4603      	mov	r3, r0
 8004768:	73fb      	strb	r3, [r7, #15]
		tmp |= 1 << CLK_Channel;
 800476a:	78fb      	ldrb	r3, [r7, #3]
 800476c:	2201      	movs	r2, #1
 800476e:	fa02 f303 	lsl.w	r3, r2, r3
 8004772:	b25a      	sxtb	r2, r3
 8004774:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004778:	4313      	orrs	r3, r2
 800477a:	b25b      	sxtb	r3, r3
 800477c:	73fb      	strb	r3, [r7, #15]
		Si5351_WriteRegister(Si5351_ConfigStruct, REG_CLK_EN, tmp);
 800477e:	7bfb      	ldrb	r3, [r7, #15]
 8004780:	461a      	mov	r2, r3
 8004782:	2103      	movs	r1, #3
 8004784:	6878      	ldr	r0, [r7, #4]
 8004786:	f7fe fe1b 	bl	80033c0 <Si5351_WriteRegister>
	}

	if (Si5351_ConfigStruct->CLK[CLK_Channel].CLK_PowerDown == ON) //power down clock
 800478a:	78fa      	ldrb	r2, [r7, #3]
 800478c:	6879      	ldr	r1, [r7, #4]
 800478e:	4613      	mov	r3, r2
 8004790:	00db      	lsls	r3, r3, #3
 8004792:	4413      	add	r3, r2
 8004794:	440b      	add	r3, r1
 8004796:	33bd      	adds	r3, #189	; 0xbd
 8004798:	781b      	ldrb	r3, [r3, #0]
 800479a:	2b01      	cmp	r3, #1
 800479c:	d114      	bne.n	80047c8 <Si5351_CLKPowerCmd+0x14c>
	{
		//power down output driver
		tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_CLK_PDN + CLK_Channel);
 800479e:	78fb      	ldrb	r3, [r7, #3]
 80047a0:	3310      	adds	r3, #16
 80047a2:	b2db      	uxtb	r3, r3
 80047a4:	4619      	mov	r1, r3
 80047a6:	6878      	ldr	r0, [r7, #4]
 80047a8:	f7fe fe2c 	bl	8003404 <Si5351_ReadRegister>
 80047ac:	4603      	mov	r3, r0
 80047ae:	73fb      	strb	r3, [r7, #15]
		tmp |= CLK_PDN_MASK;
 80047b0:	7bfb      	ldrb	r3, [r7, #15]
 80047b2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80047b6:	73fb      	strb	r3, [r7, #15]
		Si5351_WriteRegister(Si5351_ConfigStruct, REG_CLK_PDN + CLK_Channel, tmp);
 80047b8:	78fb      	ldrb	r3, [r7, #3]
 80047ba:	3310      	adds	r3, #16
 80047bc:	b2db      	uxtb	r3, r3
 80047be:	7bfa      	ldrb	r2, [r7, #15]
 80047c0:	4619      	mov	r1, r3
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f7fe fdfc 	bl	80033c0 <Si5351_WriteRegister>
	}

	if (Si5351_ConfigStruct->CLK[CLK_Channel].CLK_PowerDown == OFF) //power up clock
 80047c8:	78fa      	ldrb	r2, [r7, #3]
 80047ca:	6879      	ldr	r1, [r7, #4]
 80047cc:	4613      	mov	r3, r2
 80047ce:	00db      	lsls	r3, r3, #3
 80047d0:	4413      	add	r3, r2
 80047d2:	440b      	add	r3, r1
 80047d4:	33bd      	adds	r3, #189	; 0xbd
 80047d6:	781b      	ldrb	r3, [r3, #0]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d114      	bne.n	8004806 <Si5351_CLKPowerCmd+0x18a>
	{
		//power up output driver
		tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_CLK_PDN + CLK_Channel);
 80047dc:	78fb      	ldrb	r3, [r7, #3]
 80047de:	3310      	adds	r3, #16
 80047e0:	b2db      	uxtb	r3, r3
 80047e2:	4619      	mov	r1, r3
 80047e4:	6878      	ldr	r0, [r7, #4]
 80047e6:	f7fe fe0d 	bl	8003404 <Si5351_ReadRegister>
 80047ea:	4603      	mov	r3, r0
 80047ec:	73fb      	strb	r3, [r7, #15]
		tmp &= ~CLK_PDN_MASK;
 80047ee:	7bfb      	ldrb	r3, [r7, #15]
 80047f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80047f4:	73fb      	strb	r3, [r7, #15]
		Si5351_WriteRegister(Si5351_ConfigStruct, REG_CLK_PDN + CLK_Channel, tmp);
 80047f6:	78fb      	ldrb	r3, [r7, #3]
 80047f8:	3310      	adds	r3, #16
 80047fa:	b2db      	uxtb	r3, r3
 80047fc:	7bfa      	ldrb	r2, [r7, #15]
 80047fe:	4619      	mov	r1, r3
 8004800:	6878      	ldr	r0, [r7, #4]
 8004802:	f7fe fddd 	bl	80033c0 <Si5351_WriteRegister>
	}

	if (Si5351_ConfigStruct->CLK[CLK_Channel].CLK_Enable == ON) //enable clock
 8004806:	78fa      	ldrb	r2, [r7, #3]
 8004808:	6879      	ldr	r1, [r7, #4]
 800480a:	4613      	mov	r3, r2
 800480c:	00db      	lsls	r3, r3, #3
 800480e:	4413      	add	r3, r2
 8004810:	440b      	add	r3, r1
 8004812:	33bc      	adds	r3, #188	; 0xbc
 8004814:	781b      	ldrb	r3, [r3, #0]
 8004816:	2b01      	cmp	r3, #1
 8004818:	d117      	bne.n	800484a <Si5351_CLKPowerCmd+0x1ce>
	{
		//power up the clock
		tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_CLK_EN);
 800481a:	2103      	movs	r1, #3
 800481c:	6878      	ldr	r0, [r7, #4]
 800481e:	f7fe fdf1 	bl	8003404 <Si5351_ReadRegister>
 8004822:	4603      	mov	r3, r0
 8004824:	73fb      	strb	r3, [r7, #15]
		tmp &= ~(1 << CLK_Channel);
 8004826:	78fb      	ldrb	r3, [r7, #3]
 8004828:	2201      	movs	r2, #1
 800482a:	fa02 f303 	lsl.w	r3, r2, r3
 800482e:	b25b      	sxtb	r3, r3
 8004830:	43db      	mvns	r3, r3
 8004832:	b25a      	sxtb	r2, r3
 8004834:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004838:	4013      	ands	r3, r2
 800483a:	b25b      	sxtb	r3, r3
 800483c:	73fb      	strb	r3, [r7, #15]
		Si5351_WriteRegister(Si5351_ConfigStruct, REG_CLK_EN, tmp);
 800483e:	7bfb      	ldrb	r3, [r7, #15]
 8004840:	461a      	mov	r2, r3
 8004842:	2103      	movs	r1, #3
 8004844:	6878      	ldr	r0, [r7, #4]
 8004846:	f7fe fdbb 	bl	80033c0 <Si5351_WriteRegister>
	}
}
 800484a:	bf00      	nop
 800484c:	3710      	adds	r7, #16
 800484e:	46bd      	mov	sp, r7
 8004850:	bd80      	pop	{r7, pc}

08004852 <Si5351_CLKConfig>:

void Si5351_CLKConfig(Si5351_ConfigTypeDef *Si5351_ConfigStruct, Si5351_CLKChannelTypeDef CLK_Channel)
{
 8004852:	b580      	push	{r7, lr}
 8004854:	b084      	sub	sp, #16
 8004856:	af00      	add	r7, sp, #0
 8004858:	6078      	str	r0, [r7, #4]
 800485a:	460b      	mov	r3, r1
 800485c:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp, tmp_mask;

	//set CLK source clock
	tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_CLK_SRC + CLK_Channel);
 800485e:	78fb      	ldrb	r3, [r7, #3]
 8004860:	3310      	adds	r3, #16
 8004862:	b2db      	uxtb	r3, r3
 8004864:	4619      	mov	r1, r3
 8004866:	6878      	ldr	r0, [r7, #4]
 8004868:	f7fe fdcc 	bl	8003404 <Si5351_ReadRegister>
 800486c:	4603      	mov	r3, r0
 800486e:	73fb      	strb	r3, [r7, #15]
	tmp &= ~CLK_SRC_MASK;
 8004870:	7bfb      	ldrb	r3, [r7, #15]
 8004872:	f023 030c 	bic.w	r3, r3, #12
 8004876:	73fb      	strb	r3, [r7, #15]
	tmp |= CLK_SRC_MASK & Si5351_ConfigStruct->CLK[CLK_Channel].CLK_Clock_Source;
 8004878:	78fa      	ldrb	r2, [r7, #3]
 800487a:	6879      	ldr	r1, [r7, #4]
 800487c:	4613      	mov	r3, r2
 800487e:	00db      	lsls	r3, r3, #3
 8004880:	4413      	add	r3, r2
 8004882:	440b      	add	r3, r1
 8004884:	33b8      	adds	r3, #184	; 0xb8
 8004886:	781b      	ldrb	r3, [r3, #0]
 8004888:	f003 030c 	and.w	r3, r3, #12
 800488c:	b2da      	uxtb	r2, r3
 800488e:	7bfb      	ldrb	r3, [r7, #15]
 8004890:	4313      	orrs	r3, r2
 8004892:	73fb      	strb	r3, [r7, #15]
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_CLK_SRC + CLK_Channel, tmp);
 8004894:	78fb      	ldrb	r3, [r7, #3]
 8004896:	3310      	adds	r3, #16
 8004898:	b2db      	uxtb	r3, r3
 800489a:	7bfa      	ldrb	r2, [r7, #15]
 800489c:	4619      	mov	r1, r3
 800489e:	6878      	ldr	r0, [r7, #4]
 80048a0:	f7fe fd8e 	bl	80033c0 <Si5351_WriteRegister>

	//set CLK inversion
	tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_CLK_INV + CLK_Channel);
 80048a4:	78fb      	ldrb	r3, [r7, #3]
 80048a6:	3310      	adds	r3, #16
 80048a8:	b2db      	uxtb	r3, r3
 80048aa:	4619      	mov	r1, r3
 80048ac:	6878      	ldr	r0, [r7, #4]
 80048ae:	f7fe fda9 	bl	8003404 <Si5351_ReadRegister>
 80048b2:	4603      	mov	r3, r0
 80048b4:	73fb      	strb	r3, [r7, #15]
	tmp &= ~CLK_INV_MASK;
 80048b6:	7bfb      	ldrb	r3, [r7, #15]
 80048b8:	f023 0310 	bic.w	r3, r3, #16
 80048bc:	73fb      	strb	r3, [r7, #15]
	if (Si5351_ConfigStruct->CLK[CLK_Channel].CLK_Invert == ON)
 80048be:	78fa      	ldrb	r2, [r7, #3]
 80048c0:	6879      	ldr	r1, [r7, #4]
 80048c2:	4613      	mov	r3, r2
 80048c4:	00db      	lsls	r3, r3, #3
 80048c6:	4413      	add	r3, r2
 80048c8:	440b      	add	r3, r1
 80048ca:	33bb      	adds	r3, #187	; 0xbb
 80048cc:	781b      	ldrb	r3, [r3, #0]
 80048ce:	2b01      	cmp	r3, #1
 80048d0:	d103      	bne.n	80048da <Si5351_CLKConfig+0x88>
	{
		tmp |= CLK_INV_MASK;
 80048d2:	7bfb      	ldrb	r3, [r7, #15]
 80048d4:	f043 0310 	orr.w	r3, r3, #16
 80048d8:	73fb      	strb	r3, [r7, #15]
	}
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_CLK_INV + CLK_Channel, tmp);
 80048da:	78fb      	ldrb	r3, [r7, #3]
 80048dc:	3310      	adds	r3, #16
 80048de:	b2db      	uxtb	r3, r3
 80048e0:	7bfa      	ldrb	r2, [r7, #15]
 80048e2:	4619      	mov	r1, r3
 80048e4:	6878      	ldr	r0, [r7, #4]
 80048e6:	f7fe fd6b 	bl	80033c0 <Si5351_WriteRegister>

	//set CLK current drive
	tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_CLK_IDRV + CLK_Channel);
 80048ea:	78fb      	ldrb	r3, [r7, #3]
 80048ec:	3310      	adds	r3, #16
 80048ee:	b2db      	uxtb	r3, r3
 80048f0:	4619      	mov	r1, r3
 80048f2:	6878      	ldr	r0, [r7, #4]
 80048f4:	f7fe fd86 	bl	8003404 <Si5351_ReadRegister>
 80048f8:	4603      	mov	r3, r0
 80048fa:	73fb      	strb	r3, [r7, #15]
	tmp &= ~CLK_IDRV_MASK;
 80048fc:	7bfb      	ldrb	r3, [r7, #15]
 80048fe:	f023 0303 	bic.w	r3, r3, #3
 8004902:	73fb      	strb	r3, [r7, #15]
	tmp |= CLK_IDRV_MASK & Si5351_ConfigStruct->CLK[CLK_Channel].CLK_I_Drv;
 8004904:	78fa      	ldrb	r2, [r7, #3]
 8004906:	6879      	ldr	r1, [r7, #4]
 8004908:	4613      	mov	r3, r2
 800490a:	00db      	lsls	r3, r3, #3
 800490c:	4413      	add	r3, r2
 800490e:	440b      	add	r3, r1
 8004910:	33bf      	adds	r3, #191	; 0xbf
 8004912:	781b      	ldrb	r3, [r3, #0]
 8004914:	f003 0303 	and.w	r3, r3, #3
 8004918:	b2da      	uxtb	r2, r3
 800491a:	7bfb      	ldrb	r3, [r7, #15]
 800491c:	4313      	orrs	r3, r2
 800491e:	73fb      	strb	r3, [r7, #15]
	Si5351_WriteRegister(Si5351_ConfigStruct, REG_CLK_IDRV + CLK_Channel, tmp);
 8004920:	78fb      	ldrb	r3, [r7, #3]
 8004922:	3310      	adds	r3, #16
 8004924:	b2db      	uxtb	r3, r3
 8004926:	7bfa      	ldrb	r2, [r7, #15]
 8004928:	4619      	mov	r1, r3
 800492a:	6878      	ldr	r0, [r7, #4]
 800492c:	f7fe fd48 	bl	80033c0 <Si5351_WriteRegister>

	if (CLK_Channel <= CLK5) //CLK6 and 7 are integer only, which causes several limitations
 8004930:	78fb      	ldrb	r3, [r7, #3]
 8004932:	2b05      	cmp	r3, #5
 8004934:	d83a      	bhi.n	80049ac <Si5351_CLKConfig+0x15a>
	{
		//set CLK phase offset
		tmp = CLK_PHOFF_MASK & (Si5351_ConfigStruct->CLK[CLK_Channel].CLK_QuarterPeriod_Offset);
 8004936:	78fa      	ldrb	r2, [r7, #3]
 8004938:	6879      	ldr	r1, [r7, #4]
 800493a:	4613      	mov	r3, r2
 800493c:	00db      	lsls	r3, r3, #3
 800493e:	4413      	add	r3, r2
 8004940:	440b      	add	r3, r1
 8004942:	33b9      	adds	r3, #185	; 0xb9
 8004944:	781b      	ldrb	r3, [r3, #0]
 8004946:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800494a:	73fb      	strb	r3, [r7, #15]
		Si5351_WriteRegister(Si5351_ConfigStruct, REG_CLK_PHOFF + CLK_Channel, tmp);
 800494c:	78fb      	ldrb	r3, [r7, #3]
 800494e:	3b5b      	subs	r3, #91	; 0x5b
 8004950:	b2db      	uxtb	r3, r3
 8004952:	7bfa      	ldrb	r2, [r7, #15]
 8004954:	4619      	mov	r1, r3
 8004956:	6878      	ldr	r0, [r7, #4]
 8004958:	f7fe fd32 	bl	80033c0 <Si5351_WriteRegister>
		//set Rx divider
		tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_CLK_R_DIV + CLK_Channel * CLK_R_DIV_STEP);
 800495c:	78fb      	ldrb	r3, [r7, #3]
 800495e:	00db      	lsls	r3, r3, #3
 8004960:	b2db      	uxtb	r3, r3
 8004962:	332c      	adds	r3, #44	; 0x2c
 8004964:	b2db      	uxtb	r3, r3
 8004966:	4619      	mov	r1, r3
 8004968:	6878      	ldr	r0, [r7, #4]
 800496a:	f7fe fd4b 	bl	8003404 <Si5351_ReadRegister>
 800496e:	4603      	mov	r3, r0
 8004970:	73fb      	strb	r3, [r7, #15]
		tmp &= ~CLK_R_DIV_MASK;
 8004972:	7bfb      	ldrb	r3, [r7, #15]
 8004974:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004978:	73fb      	strb	r3, [r7, #15]
		tmp |= CLK_R_DIV_MASK & (Si5351_ConfigStruct->CLK[CLK_Channel].CLK_R_Div);
 800497a:	78fa      	ldrb	r2, [r7, #3]
 800497c:	6879      	ldr	r1, [r7, #4]
 800497e:	4613      	mov	r3, r2
 8004980:	00db      	lsls	r3, r3, #3
 8004982:	4413      	add	r3, r2
 8004984:	440b      	add	r3, r1
 8004986:	33ba      	adds	r3, #186	; 0xba
 8004988:	781b      	ldrb	r3, [r3, #0]
 800498a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800498e:	b2da      	uxtb	r2, r3
 8004990:	7bfb      	ldrb	r3, [r7, #15]
 8004992:	4313      	orrs	r3, r2
 8004994:	73fb      	strb	r3, [r7, #15]
		Si5351_WriteRegister(Si5351_ConfigStruct, REG_CLK_R_DIV + CLK_Channel * CLK_R_DIV_STEP, tmp);
 8004996:	78fb      	ldrb	r3, [r7, #3]
 8004998:	00db      	lsls	r3, r3, #3
 800499a:	b2db      	uxtb	r3, r3
 800499c:	332c      	adds	r3, #44	; 0x2c
 800499e:	b2db      	uxtb	r3, r3
 80049a0:	7bfa      	ldrb	r2, [r7, #15]
 80049a2:	4619      	mov	r1, r3
 80049a4:	6878      	ldr	r0, [r7, #4]
 80049a6:	f7fe fd0b 	bl	80033c0 <Si5351_WriteRegister>
		tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_CLK_R67_DIV);
		tmp &= ~tmp_mask;
		tmp |= tmp_mask & ((Si5351_ConfigStruct->CLK[CLK_Channel].CLK_R_Div >> 4) << ((CLK_Channel-CLK6) << 2));
		Si5351_WriteRegister(Si5351_ConfigStruct, REG_CLK_R67_DIV, tmp);
	}
}
 80049aa:	e035      	b.n	8004a18 <Si5351_CLKConfig+0x1c6>
		tmp_mask = CLK_R67_DIV_MASK << ((CLK_Channel-CLK6) << 2); //shift mask left by 4 if CLK7
 80049ac:	78fb      	ldrb	r3, [r7, #3]
 80049ae:	3b06      	subs	r3, #6
 80049b0:	009b      	lsls	r3, r3, #2
 80049b2:	2207      	movs	r2, #7
 80049b4:	fa02 f303 	lsl.w	r3, r2, r3
 80049b8:	73bb      	strb	r3, [r7, #14]
		tmp = Si5351_ReadRegister(Si5351_ConfigStruct, REG_CLK_R67_DIV);
 80049ba:	215c      	movs	r1, #92	; 0x5c
 80049bc:	6878      	ldr	r0, [r7, #4]
 80049be:	f7fe fd21 	bl	8003404 <Si5351_ReadRegister>
 80049c2:	4603      	mov	r3, r0
 80049c4:	73fb      	strb	r3, [r7, #15]
		tmp &= ~tmp_mask;
 80049c6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80049ca:	43db      	mvns	r3, r3
 80049cc:	b25a      	sxtb	r2, r3
 80049ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049d2:	4013      	ands	r3, r2
 80049d4:	b25b      	sxtb	r3, r3
 80049d6:	73fb      	strb	r3, [r7, #15]
		tmp |= tmp_mask & ((Si5351_ConfigStruct->CLK[CLK_Channel].CLK_R_Div >> 4) << ((CLK_Channel-CLK6) << 2));
 80049d8:	78fa      	ldrb	r2, [r7, #3]
 80049da:	6879      	ldr	r1, [r7, #4]
 80049dc:	4613      	mov	r3, r2
 80049de:	00db      	lsls	r3, r3, #3
 80049e0:	4413      	add	r3, r2
 80049e2:	440b      	add	r3, r1
 80049e4:	33ba      	adds	r3, #186	; 0xba
 80049e6:	781b      	ldrb	r3, [r3, #0]
 80049e8:	091b      	lsrs	r3, r3, #4
 80049ea:	b2db      	uxtb	r3, r3
 80049ec:	461a      	mov	r2, r3
 80049ee:	78fb      	ldrb	r3, [r7, #3]
 80049f0:	3b06      	subs	r3, #6
 80049f2:	009b      	lsls	r3, r3, #2
 80049f4:	fa02 f303 	lsl.w	r3, r2, r3
 80049f8:	b25a      	sxtb	r2, r3
 80049fa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80049fe:	4013      	ands	r3, r2
 8004a00:	b25a      	sxtb	r2, r3
 8004a02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a06:	4313      	orrs	r3, r2
 8004a08:	b25b      	sxtb	r3, r3
 8004a0a:	73fb      	strb	r3, [r7, #15]
		Si5351_WriteRegister(Si5351_ConfigStruct, REG_CLK_R67_DIV, tmp);
 8004a0c:	7bfb      	ldrb	r3, [r7, #15]
 8004a0e:	461a      	mov	r2, r3
 8004a10:	215c      	movs	r1, #92	; 0x5c
 8004a12:	6878      	ldr	r0, [r7, #4]
 8004a14:	f7fe fcd4 	bl	80033c0 <Si5351_WriteRegister>
}
 8004a18:	bf00      	nop
 8004a1a:	3710      	adds	r7, #16
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}

08004a20 <Si5351_Init>:

int Si5351_Init(Si5351_ConfigTypeDef *Si5351_ConfigStruct)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b084      	sub	sp, #16
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
	uint32_t timeout = SI5351_TIMEOUT;
 8004a28:	4b50      	ldr	r3, [pc, #320]	; (8004b6c <Si5351_Init+0x14c>)
 8004a2a:	60fb      	str	r3, [r7, #12]
	uint8_t i;

	//wait for the 5351 to initialize
	while (Si5351_CheckStatusBit(Si5351_ConfigStruct, StatusBit_SysInit))
 8004a2c:	e007      	b.n	8004a3e <Si5351_Init+0x1e>
	{
		timeout--;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	3b01      	subs	r3, #1
 8004a32:	60fb      	str	r3, [r7, #12]
		if (timeout==0) return 1; //return 1 if initialization timed out
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d101      	bne.n	8004a3e <Si5351_Init+0x1e>
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	e091      	b.n	8004b62 <Si5351_Init+0x142>
	while (Si5351_CheckStatusBit(Si5351_ConfigStruct, StatusBit_SysInit))
 8004a3e:	2180      	movs	r1, #128	; 0x80
 8004a40:	6878      	ldr	r0, [r7, #4]
 8004a42:	f7fe ff33 	bl	80038ac <Si5351_CheckStatusBit>
 8004a46:	4603      	mov	r3, r0
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d1f0      	bne.n	8004a2e <Si5351_Init+0xe>
	}

	//configure oscillator, fanout, interrupts, VCXO
	Si5351_OSCConfig(Si5351_ConfigStruct);
 8004a4c:	6878      	ldr	r0, [r7, #4]
 8004a4e:	f7fe fdef 	bl	8003630 <Si5351_OSCConfig>
	Si5351_InterruptConfig(Si5351_ConfigStruct);
 8004a52:	6878      	ldr	r0, [r7, #4]
 8004a54:	f7fe ff3f 	bl	80038d6 <Si5351_InterruptConfig>

	//configure PLLs
	for (i=PLL_A; i<=PLL_B; i++)
 8004a58:	2300      	movs	r3, #0
 8004a5a:	72fb      	strb	r3, [r7, #11]
 8004a5c:	e00c      	b.n	8004a78 <Si5351_Init+0x58>
	{
		Si5351_PLLConfig(Si5351_ConfigStruct, i);
 8004a5e:	7afb      	ldrb	r3, [r7, #11]
 8004a60:	4619      	mov	r1, r3
 8004a62:	6878      	ldr	r0, [r7, #4]
 8004a64:	f7fe ffa6 	bl	80039b4 <Si5351_PLLConfig>
		Si5351_PLLReset(Si5351_ConfigStruct, i);
 8004a68:	7afb      	ldrb	r3, [r7, #11]
 8004a6a:	4619      	mov	r1, r3
 8004a6c:	6878      	ldr	r0, [r7, #4]
 8004a6e:	f7ff f8e8 	bl	8003c42 <Si5351_PLLReset>
	for (i=PLL_A; i<=PLL_B; i++)
 8004a72:	7afb      	ldrb	r3, [r7, #11]
 8004a74:	3301      	adds	r3, #1
 8004a76:	72fb      	strb	r3, [r7, #11]
 8004a78:	7afb      	ldrb	r3, [r7, #11]
 8004a7a:	2b01      	cmp	r3, #1
 8004a7c:	d9ef      	bls.n	8004a5e <Si5351_Init+0x3e>
	}

	//configure Spread Spectrum
	Si5351_SSConfig(Si5351_ConfigStruct);
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f7ff f902 	bl	8003c88 <Si5351_SSConfig>

	//Configure Multisynths
	for (i=MS0; i<=MS7; i++)
 8004a84:	2300      	movs	r3, #0
 8004a86:	72fb      	strb	r3, [r7, #11]
 8004a88:	e007      	b.n	8004a9a <Si5351_Init+0x7a>
	{
		Si5351_MSConfig(Si5351_ConfigStruct, i);
 8004a8a:	7afb      	ldrb	r3, [r7, #11]
 8004a8c:	4619      	mov	r1, r3
 8004a8e:	6878      	ldr	r0, [r7, #4]
 8004a90:	f7ff fc14 	bl	80042bc <Si5351_MSConfig>
	for (i=MS0; i<=MS7; i++)
 8004a94:	7afb      	ldrb	r3, [r7, #11]
 8004a96:	3301      	adds	r3, #1
 8004a98:	72fb      	strb	r3, [r7, #11]
 8004a9a:	7afb      	ldrb	r3, [r7, #11]
 8004a9c:	2b07      	cmp	r3, #7
 8004a9e:	d9f4      	bls.n	8004a8a <Si5351_Init+0x6a>
	}

	//configure outputs
	for (i=CLK0; i<=CLK7; i++)
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	72fb      	strb	r3, [r7, #11]
 8004aa4:	e007      	b.n	8004ab6 <Si5351_Init+0x96>
	{
		Si5351_CLKConfig(Si5351_ConfigStruct, i);
 8004aa6:	7afb      	ldrb	r3, [r7, #11]
 8004aa8:	4619      	mov	r1, r3
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	f7ff fed1 	bl	8004852 <Si5351_CLKConfig>
	for (i=CLK0; i<=CLK7; i++)
 8004ab0:	7afb      	ldrb	r3, [r7, #11]
 8004ab2:	3301      	adds	r3, #1
 8004ab4:	72fb      	strb	r3, [r7, #11]
 8004ab6:	7afb      	ldrb	r3, [r7, #11]
 8004ab8:	2b07      	cmp	r3, #7
 8004aba:	d9f4      	bls.n	8004aa6 <Si5351_Init+0x86>
	}

	//wait for PLLs to lock
	while (Si5351_CheckStatusBit(Si5351_ConfigStruct, StatusBit_SysInit | StatusBit_PLLA | StatusBit_PLLB))
 8004abc:	e007      	b.n	8004ace <Si5351_Init+0xae>
	{
		timeout--;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	3b01      	subs	r3, #1
 8004ac2:	60fb      	str	r3, [r7, #12]
		if (timeout==0) return 1; //return 1 if problem with any PLL
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d101      	bne.n	8004ace <Si5351_Init+0xae>
 8004aca:	2301      	movs	r3, #1
 8004acc:	e049      	b.n	8004b62 <Si5351_Init+0x142>
	while (Si5351_CheckStatusBit(Si5351_ConfigStruct, StatusBit_SysInit | StatusBit_PLLA | StatusBit_PLLB))
 8004ace:	21e0      	movs	r1, #224	; 0xe0
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f7fe feeb 	bl	80038ac <Si5351_CheckStatusBit>
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d1f0      	bne.n	8004abe <Si5351_Init+0x9e>
	}

	//clear sticky bits
	Si5351_ClearStickyBit(Si5351_ConfigStruct, StatusBit_SysInit | StatusBit_PLLA | StatusBit_PLLB);
 8004adc:	21e0      	movs	r1, #224	; 0xe0
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f7fe ff49 	bl	8003976 <Si5351_ClearStickyBit>

	if (Si5351_ConfigStruct->f_CLKIN != 0) //if CLKIN used, check it as well
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	685b      	ldr	r3, [r3, #4]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d013      	beq.n	8004b14 <Si5351_Init+0xf4>
	{
		while (Si5351_CheckStatusBit(Si5351_ConfigStruct, StatusBit_CLKIN))
 8004aec:	e007      	b.n	8004afe <Si5351_Init+0xde>
		{
			timeout--;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	3b01      	subs	r3, #1
 8004af2:	60fb      	str	r3, [r7, #12]
			if (timeout==0) return 1; //return 1 if initialization timed out
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d101      	bne.n	8004afe <Si5351_Init+0xde>
 8004afa:	2301      	movs	r3, #1
 8004afc:	e031      	b.n	8004b62 <Si5351_Init+0x142>
		while (Si5351_CheckStatusBit(Si5351_ConfigStruct, StatusBit_CLKIN))
 8004afe:	2110      	movs	r1, #16
 8004b00:	6878      	ldr	r0, [r7, #4]
 8004b02:	f7fe fed3 	bl	80038ac <Si5351_CheckStatusBit>
 8004b06:	4603      	mov	r3, r0
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d1f0      	bne.n	8004aee <Si5351_Init+0xce>
		}
		//clear CLKIN sticky bit
		Si5351_ClearStickyBit(Si5351_ConfigStruct, StatusBit_CLKIN);
 8004b0c:	2110      	movs	r1, #16
 8004b0e:	6878      	ldr	r0, [r7, #4]
 8004b10:	f7fe ff31 	bl	8003976 <Si5351_ClearStickyBit>
	}

	if (Si5351_ConfigStruct->f_XTAL != 0) //if XTAL used, check it as well
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d013      	beq.n	8004b44 <Si5351_Init+0x124>
	{
		while (Si5351_CheckStatusBit(Si5351_ConfigStruct, StatusBit_XTAL))
 8004b1c:	e007      	b.n	8004b2e <Si5351_Init+0x10e>
		{
			timeout--;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	3b01      	subs	r3, #1
 8004b22:	60fb      	str	r3, [r7, #12]
			if (timeout==0) return 1; //return 1 if initialization timed out
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d101      	bne.n	8004b2e <Si5351_Init+0x10e>
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e019      	b.n	8004b62 <Si5351_Init+0x142>
		while (Si5351_CheckStatusBit(Si5351_ConfigStruct, StatusBit_XTAL))
 8004b2e:	2108      	movs	r1, #8
 8004b30:	6878      	ldr	r0, [r7, #4]
 8004b32:	f7fe febb 	bl	80038ac <Si5351_CheckStatusBit>
 8004b36:	4603      	mov	r3, r0
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d1f0      	bne.n	8004b1e <Si5351_Init+0xfe>
		}
		//clear XTAL sticky bit
		Si5351_ClearStickyBit(Si5351_ConfigStruct, StatusBit_XTAL);
 8004b3c:	2108      	movs	r1, #8
 8004b3e:	6878      	ldr	r0, [r7, #4]
 8004b40:	f7fe ff19 	bl	8003976 <Si5351_ClearStickyBit>
	}

	//power on or off the outputs
	for (i=CLK0; i<=CLK7; i++)
 8004b44:	2300      	movs	r3, #0
 8004b46:	72fb      	strb	r3, [r7, #11]
 8004b48:	e007      	b.n	8004b5a <Si5351_Init+0x13a>
	{
		Si5351_CLKPowerCmd(Si5351_ConfigStruct, i);
 8004b4a:	7afb      	ldrb	r3, [r7, #11]
 8004b4c:	4619      	mov	r1, r3
 8004b4e:	6878      	ldr	r0, [r7, #4]
 8004b50:	f7ff fd94 	bl	800467c <Si5351_CLKPowerCmd>
	for (i=CLK0; i<=CLK7; i++)
 8004b54:	7afb      	ldrb	r3, [r7, #11]
 8004b56:	3301      	adds	r3, #1
 8004b58:	72fb      	strb	r3, [r7, #11]
 8004b5a:	7afb      	ldrb	r3, [r7, #11]
 8004b5c:	2b07      	cmp	r3, #7
 8004b5e:	d9f4      	bls.n	8004b4a <Si5351_Init+0x12a>
	}

	return 0;
 8004b60:	2300      	movs	r3, #0
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	3710      	adds	r7, #16
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}
 8004b6a:	bf00      	nop
 8004b6c:	000f4240 	.word	0x000f4240

08004b70 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8004b70:	b580      	push	{r7, lr}
 8004b72:	af00      	add	r7, sp, #0
	// Reset the OLED
	HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_RESET);
 8004b74:	2200      	movs	r2, #0
 8004b76:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004b7a:	4808      	ldr	r0, [pc, #32]	; (8004b9c <ssd1306_Reset+0x2c>)
 8004b7c:	f7fc ffe9 	bl	8001b52 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004b80:	200a      	movs	r0, #10
 8004b82:	f7fc fd4b 	bl	800161c <HAL_Delay>
	HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_SET);
 8004b86:	2201      	movs	r2, #1
 8004b88:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004b8c:	4803      	ldr	r0, [pc, #12]	; (8004b9c <ssd1306_Reset+0x2c>)
 8004b8e:	f7fc ffe0 	bl	8001b52 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004b92:	200a      	movs	r0, #10
 8004b94:	f7fc fd42 	bl	800161c <HAL_Delay>
}
 8004b98:	bf00      	nop
 8004b9a:	bd80      	pop	{r7, pc}
 8004b9c:	40010c00 	.word	0x40010c00

08004ba0 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b086      	sub	sp, #24
 8004ba4:	af04      	add	r7, sp, #16
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8004baa:	f04f 33ff 	mov.w	r3, #4294967295
 8004bae:	9302      	str	r3, [sp, #8]
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	9301      	str	r3, [sp, #4]
 8004bb4:	1dfb      	adds	r3, r7, #7
 8004bb6:	9300      	str	r3, [sp, #0]
 8004bb8:	2301      	movs	r3, #1
 8004bba:	2200      	movs	r2, #0
 8004bbc:	2178      	movs	r1, #120	; 0x78
 8004bbe:	4803      	ldr	r0, [pc, #12]	; (8004bcc <ssd1306_WriteCommand+0x2c>)
 8004bc0:	f7fd f93c 	bl	8001e3c <HAL_I2C_Mem_Write>
}
 8004bc4:	bf00      	nop
 8004bc6:	3708      	adds	r7, #8
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}
 8004bcc:	20000094 	.word	0x20000094

08004bd0 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b086      	sub	sp, #24
 8004bd4:	af04      	add	r7, sp, #16
 8004bd6:	6078      	str	r0, [r7, #4]
 8004bd8:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	b29b      	uxth	r3, r3
 8004bde:	f04f 32ff 	mov.w	r2, #4294967295
 8004be2:	9202      	str	r2, [sp, #8]
 8004be4:	9301      	str	r3, [sp, #4]
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	9300      	str	r3, [sp, #0]
 8004bea:	2301      	movs	r3, #1
 8004bec:	2240      	movs	r2, #64	; 0x40
 8004bee:	2178      	movs	r1, #120	; 0x78
 8004bf0:	4803      	ldr	r0, [pc, #12]	; (8004c00 <ssd1306_WriteData+0x30>)
 8004bf2:	f7fd f923 	bl	8001e3c <HAL_I2C_Mem_Write>
}
 8004bf6:	bf00      	nop
 8004bf8:	3708      	adds	r7, #8
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}
 8004bfe:	bf00      	nop
 8004c00:	20000094 	.word	0x20000094

08004c04 <ssd1306_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssd1306_Init() {
 8004c04:	b580      	push	{r7, lr}
 8004c06:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8004c08:	f7ff ffb2 	bl	8004b70 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8004c0c:	2064      	movs	r0, #100	; 0x64
 8004c0e:	f7fc fd05 	bl	800161c <HAL_Delay>

    // Init OLED
//    ssd1306_SetDisplayOn(0); //display off

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8004c12:	2020      	movs	r0, #32
 8004c14:	f7ff ffc4 	bl	8004ba0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x02); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8004c18:	2002      	movs	r0, #2
 8004c1a:	f7ff ffc1 	bl	8004ba0 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8004c1e:	20b0      	movs	r0, #176	; 0xb0
 8004c20:	f7ff ffbe 	bl	8004ba0 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8004c24:	20c8      	movs	r0, #200	; 0xc8
 8004c26:	f7ff ffbb 	bl	8004ba0 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8004c2a:	2000      	movs	r0, #0
 8004c2c:	f7ff ffb8 	bl	8004ba0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8004c30:	2010      	movs	r0, #16
 8004c32:	f7ff ffb5 	bl	8004ba0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8004c36:	2040      	movs	r0, #64	; 0x40
 8004c38:	f7ff ffb2 	bl	8004ba0 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8004c3c:	20ff      	movs	r0, #255	; 0xff
 8004c3e:	f000 f9ab 	bl	8004f98 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8004c42:	20a1      	movs	r0, #161	; 0xa1
 8004c44:	f7ff ffac 	bl	8004ba0 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8004c48:	20a6      	movs	r0, #166	; 0xa6
 8004c4a:	f7ff ffa9 	bl	8004ba0 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8004c4e:	20a8      	movs	r0, #168	; 0xa8
 8004c50:	f7ff ffa6 	bl	8004ba0 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8004c54:	203f      	movs	r0, #63	; 0x3f
 8004c56:	f7ff ffa3 	bl	8004ba0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8004c5a:	20a4      	movs	r0, #164	; 0xa4
 8004c5c:	f7ff ffa0 	bl	8004ba0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8004c60:	20d3      	movs	r0, #211	; 0xd3
 8004c62:	f7ff ff9d 	bl	8004ba0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x30); //-not offset
 8004c66:	2030      	movs	r0, #48	; 0x30
 8004c68:	f7ff ff9a 	bl	8004ba0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8004c6c:	20d5      	movs	r0, #213	; 0xd5
 8004c6e:	f7ff ff97 	bl	8004ba0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8004c72:	20f0      	movs	r0, #240	; 0xf0
 8004c74:	f7ff ff94 	bl	8004ba0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8004c78:	20d9      	movs	r0, #217	; 0xd9
 8004c7a:	f7ff ff91 	bl	8004ba0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8004c7e:	2022      	movs	r0, #34	; 0x22
 8004c80:	f7ff ff8e 	bl	8004ba0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8004c84:	20da      	movs	r0, #218	; 0xda
 8004c86:	f7ff ff8b 	bl	8004ba0 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8004c8a:	2012      	movs	r0, #18
 8004c8c:	f7ff ff88 	bl	8004ba0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8004c90:	20db      	movs	r0, #219	; 0xdb
 8004c92:	f7ff ff85 	bl	8004ba0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8004c96:	2020      	movs	r0, #32
 8004c98:	f7ff ff82 	bl	8004ba0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8004c9c:	208d      	movs	r0, #141	; 0x8d
 8004c9e:	f7ff ff7f 	bl	8004ba0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8004ca2:	2014      	movs	r0, #20
 8004ca4:	f7ff ff7c 	bl	8004ba0 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8004ca8:	2001      	movs	r0, #1
 8004caa:	f000 f989 	bl	8004fc0 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8004cae:	2000      	movs	r0, #0
 8004cb0:	f000 f810 	bl	8004cd4 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8004cb4:	f000 f830 	bl	8004d18 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8004cb8:	4b05      	ldr	r3, [pc, #20]	; (8004cd0 <ssd1306_Init+0xcc>)
 8004cba:	2200      	movs	r2, #0
 8004cbc:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8004cbe:	4b04      	ldr	r3, [pc, #16]	; (8004cd0 <ssd1306_Init+0xcc>)
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8004cc4:	4b02      	ldr	r3, [pc, #8]	; (8004cd0 <ssd1306_Init+0xcc>)
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	711a      	strb	r2, [r3, #4]
}
 8004cca:	bf00      	nop
 8004ccc:	bd80      	pop	{r7, pc}
 8004cce:	bf00      	nop
 8004cd0:	20000424 	.word	0x20000424

08004cd4 <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 8004cd4:	b480      	push	{r7}
 8004cd6:	b085      	sub	sp, #20
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	4603      	mov	r3, r0
 8004cdc:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8004cde:	2300      	movs	r3, #0
 8004ce0:	60fb      	str	r3, [r7, #12]
 8004ce2:	e00d      	b.n	8004d00 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8004ce4:	79fb      	ldrb	r3, [r7, #7]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d101      	bne.n	8004cee <ssd1306_Fill+0x1a>
 8004cea:	2100      	movs	r1, #0
 8004cec:	e000      	b.n	8004cf0 <ssd1306_Fill+0x1c>
 8004cee:	21ff      	movs	r1, #255	; 0xff
 8004cf0:	4a08      	ldr	r2, [pc, #32]	; (8004d14 <ssd1306_Fill+0x40>)
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	4413      	add	r3, r2
 8004cf6:	460a      	mov	r2, r1
 8004cf8:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	3301      	adds	r3, #1
 8004cfe:	60fb      	str	r3, [r7, #12]
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004d06:	d3ed      	bcc.n	8004ce4 <ssd1306_Fill+0x10>
    }
}
 8004d08:	bf00      	nop
 8004d0a:	bf00      	nop
 8004d0c:	3714      	adds	r7, #20
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bc80      	pop	{r7}
 8004d12:	4770      	bx	lr
 8004d14:	20000224 	.word	0x20000224

08004d18 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b082      	sub	sp, #8
 8004d1c:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8004d1e:	2300      	movs	r3, #0
 8004d20:	71fb      	strb	r3, [r7, #7]
 8004d22:	e016      	b.n	8004d52 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8004d24:	79fb      	ldrb	r3, [r7, #7]
 8004d26:	3b50      	subs	r3, #80	; 0x50
 8004d28:	b2db      	uxtb	r3, r3
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	f7ff ff38 	bl	8004ba0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8004d30:	2000      	movs	r0, #0
 8004d32:	f7ff ff35 	bl	8004ba0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8004d36:	2012      	movs	r0, #18
 8004d38:	f7ff ff32 	bl	8004ba0 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8004d3c:	79fb      	ldrb	r3, [r7, #7]
 8004d3e:	019b      	lsls	r3, r3, #6
 8004d40:	4a08      	ldr	r2, [pc, #32]	; (8004d64 <ssd1306_UpdateScreen+0x4c>)
 8004d42:	4413      	add	r3, r2
 8004d44:	2140      	movs	r1, #64	; 0x40
 8004d46:	4618      	mov	r0, r3
 8004d48:	f7ff ff42 	bl	8004bd0 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8004d4c:	79fb      	ldrb	r3, [r7, #7]
 8004d4e:	3301      	adds	r3, #1
 8004d50:	71fb      	strb	r3, [r7, #7]
 8004d52:	79fb      	ldrb	r3, [r7, #7]
 8004d54:	2b07      	cmp	r3, #7
 8004d56:	d9e5      	bls.n	8004d24 <ssd1306_UpdateScreen+0xc>
    }
}
 8004d58:	bf00      	nop
 8004d5a:	bf00      	nop
 8004d5c:	3708      	adds	r7, #8
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bd80      	pop	{r7, pc}
 8004d62:	bf00      	nop
 8004d64:	20000224 	.word	0x20000224

08004d68 <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8004d68:	b480      	push	{r7}
 8004d6a:	b083      	sub	sp, #12
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	4603      	mov	r3, r0
 8004d70:	71fb      	strb	r3, [r7, #7]
 8004d72:	460b      	mov	r3, r1
 8004d74:	71bb      	strb	r3, [r7, #6]
 8004d76:	4613      	mov	r3, r2
 8004d78:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8004d7a:	79fb      	ldrb	r3, [r7, #7]
 8004d7c:	2b3f      	cmp	r3, #63	; 0x3f
 8004d7e:	d83d      	bhi.n	8004dfc <ssd1306_DrawPixel+0x94>
 8004d80:	79bb      	ldrb	r3, [r7, #6]
 8004d82:	2b3f      	cmp	r3, #63	; 0x3f
 8004d84:	d83a      	bhi.n	8004dfc <ssd1306_DrawPixel+0x94>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8004d86:	797b      	ldrb	r3, [r7, #5]
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	d11a      	bne.n	8004dc2 <ssd1306_DrawPixel+0x5a>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8004d8c:	79fa      	ldrb	r2, [r7, #7]
 8004d8e:	79bb      	ldrb	r3, [r7, #6]
 8004d90:	08db      	lsrs	r3, r3, #3
 8004d92:	b2d8      	uxtb	r0, r3
 8004d94:	4603      	mov	r3, r0
 8004d96:	019b      	lsls	r3, r3, #6
 8004d98:	4413      	add	r3, r2
 8004d9a:	4a1b      	ldr	r2, [pc, #108]	; (8004e08 <ssd1306_DrawPixel+0xa0>)
 8004d9c:	5cd3      	ldrb	r3, [r2, r3]
 8004d9e:	b25a      	sxtb	r2, r3
 8004da0:	79bb      	ldrb	r3, [r7, #6]
 8004da2:	f003 0307 	and.w	r3, r3, #7
 8004da6:	2101      	movs	r1, #1
 8004da8:	fa01 f303 	lsl.w	r3, r1, r3
 8004dac:	b25b      	sxtb	r3, r3
 8004dae:	4313      	orrs	r3, r2
 8004db0:	b259      	sxtb	r1, r3
 8004db2:	79fa      	ldrb	r2, [r7, #7]
 8004db4:	4603      	mov	r3, r0
 8004db6:	019b      	lsls	r3, r3, #6
 8004db8:	4413      	add	r3, r2
 8004dba:	b2c9      	uxtb	r1, r1
 8004dbc:	4a12      	ldr	r2, [pc, #72]	; (8004e08 <ssd1306_DrawPixel+0xa0>)
 8004dbe:	54d1      	strb	r1, [r2, r3]
 8004dc0:	e01d      	b.n	8004dfe <ssd1306_DrawPixel+0x96>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8004dc2:	79fa      	ldrb	r2, [r7, #7]
 8004dc4:	79bb      	ldrb	r3, [r7, #6]
 8004dc6:	08db      	lsrs	r3, r3, #3
 8004dc8:	b2d8      	uxtb	r0, r3
 8004dca:	4603      	mov	r3, r0
 8004dcc:	019b      	lsls	r3, r3, #6
 8004dce:	4413      	add	r3, r2
 8004dd0:	4a0d      	ldr	r2, [pc, #52]	; (8004e08 <ssd1306_DrawPixel+0xa0>)
 8004dd2:	5cd3      	ldrb	r3, [r2, r3]
 8004dd4:	b25a      	sxtb	r2, r3
 8004dd6:	79bb      	ldrb	r3, [r7, #6]
 8004dd8:	f003 0307 	and.w	r3, r3, #7
 8004ddc:	2101      	movs	r1, #1
 8004dde:	fa01 f303 	lsl.w	r3, r1, r3
 8004de2:	b25b      	sxtb	r3, r3
 8004de4:	43db      	mvns	r3, r3
 8004de6:	b25b      	sxtb	r3, r3
 8004de8:	4013      	ands	r3, r2
 8004dea:	b259      	sxtb	r1, r3
 8004dec:	79fa      	ldrb	r2, [r7, #7]
 8004dee:	4603      	mov	r3, r0
 8004df0:	019b      	lsls	r3, r3, #6
 8004df2:	4413      	add	r3, r2
 8004df4:	b2c9      	uxtb	r1, r1
 8004df6:	4a04      	ldr	r2, [pc, #16]	; (8004e08 <ssd1306_DrawPixel+0xa0>)
 8004df8:	54d1      	strb	r1, [r2, r3]
 8004dfa:	e000      	b.n	8004dfe <ssd1306_DrawPixel+0x96>
        return;
 8004dfc:	bf00      	nop
    }
}
 8004dfe:	370c      	adds	r7, #12
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bc80      	pop	{r7}
 8004e04:	4770      	bx	lr
 8004e06:	bf00      	nop
 8004e08:	20000224 	.word	0x20000224

08004e0c <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8004e0c:	b590      	push	{r4, r7, lr}
 8004e0e:	b089      	sub	sp, #36	; 0x24
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	4604      	mov	r4, r0
 8004e14:	1d38      	adds	r0, r7, #4
 8004e16:	e880 0006 	stmia.w	r0, {r1, r2}
 8004e1a:	461a      	mov	r2, r3
 8004e1c:	4623      	mov	r3, r4
 8004e1e:	73fb      	strb	r3, [r7, #15]
 8004e20:	4613      	mov	r3, r2
 8004e22:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8004e24:	7bfb      	ldrb	r3, [r7, #15]
 8004e26:	2b1f      	cmp	r3, #31
 8004e28:	d902      	bls.n	8004e30 <ssd1306_WriteChar+0x24>
 8004e2a:	7bfb      	ldrb	r3, [r7, #15]
 8004e2c:	2b7e      	cmp	r3, #126	; 0x7e
 8004e2e:	d901      	bls.n	8004e34 <ssd1306_WriteChar+0x28>
        return 0;
 8004e30:	2300      	movs	r3, #0
 8004e32:	e06d      	b.n	8004f10 <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8004e34:	4b38      	ldr	r3, [pc, #224]	; (8004f18 <ssd1306_WriteChar+0x10c>)
 8004e36:	881b      	ldrh	r3, [r3, #0]
 8004e38:	461a      	mov	r2, r3
 8004e3a:	793b      	ldrb	r3, [r7, #4]
 8004e3c:	4413      	add	r3, r2
 8004e3e:	2b40      	cmp	r3, #64	; 0x40
 8004e40:	dc06      	bgt.n	8004e50 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8004e42:	4b35      	ldr	r3, [pc, #212]	; (8004f18 <ssd1306_WriteChar+0x10c>)
 8004e44:	885b      	ldrh	r3, [r3, #2]
 8004e46:	461a      	mov	r2, r3
 8004e48:	797b      	ldrb	r3, [r7, #5]
 8004e4a:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8004e4c:	2b40      	cmp	r3, #64	; 0x40
 8004e4e:	dd01      	ble.n	8004e54 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8004e50:	2300      	movs	r3, #0
 8004e52:	e05d      	b.n	8004f10 <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8004e54:	2300      	movs	r3, #0
 8004e56:	61fb      	str	r3, [r7, #28]
 8004e58:	e04c      	b.n	8004ef4 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8004e5a:	68ba      	ldr	r2, [r7, #8]
 8004e5c:	7bfb      	ldrb	r3, [r7, #15]
 8004e5e:	3b20      	subs	r3, #32
 8004e60:	7979      	ldrb	r1, [r7, #5]
 8004e62:	fb01 f303 	mul.w	r3, r1, r3
 8004e66:	4619      	mov	r1, r3
 8004e68:	69fb      	ldr	r3, [r7, #28]
 8004e6a:	440b      	add	r3, r1
 8004e6c:	005b      	lsls	r3, r3, #1
 8004e6e:	4413      	add	r3, r2
 8004e70:	881b      	ldrh	r3, [r3, #0]
 8004e72:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8004e74:	2300      	movs	r3, #0
 8004e76:	61bb      	str	r3, [r7, #24]
 8004e78:	e034      	b.n	8004ee4 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8004e7a:	697a      	ldr	r2, [r7, #20]
 8004e7c:	69bb      	ldr	r3, [r7, #24]
 8004e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e82:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d012      	beq.n	8004eb0 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8004e8a:	4b23      	ldr	r3, [pc, #140]	; (8004f18 <ssd1306_WriteChar+0x10c>)
 8004e8c:	881b      	ldrh	r3, [r3, #0]
 8004e8e:	b2da      	uxtb	r2, r3
 8004e90:	69bb      	ldr	r3, [r7, #24]
 8004e92:	b2db      	uxtb	r3, r3
 8004e94:	4413      	add	r3, r2
 8004e96:	b2d8      	uxtb	r0, r3
 8004e98:	4b1f      	ldr	r3, [pc, #124]	; (8004f18 <ssd1306_WriteChar+0x10c>)
 8004e9a:	885b      	ldrh	r3, [r3, #2]
 8004e9c:	b2da      	uxtb	r2, r3
 8004e9e:	69fb      	ldr	r3, [r7, #28]
 8004ea0:	b2db      	uxtb	r3, r3
 8004ea2:	4413      	add	r3, r2
 8004ea4:	b2db      	uxtb	r3, r3
 8004ea6:	7bba      	ldrb	r2, [r7, #14]
 8004ea8:	4619      	mov	r1, r3
 8004eaa:	f7ff ff5d 	bl	8004d68 <ssd1306_DrawPixel>
 8004eae:	e016      	b.n	8004ede <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8004eb0:	4b19      	ldr	r3, [pc, #100]	; (8004f18 <ssd1306_WriteChar+0x10c>)
 8004eb2:	881b      	ldrh	r3, [r3, #0]
 8004eb4:	b2da      	uxtb	r2, r3
 8004eb6:	69bb      	ldr	r3, [r7, #24]
 8004eb8:	b2db      	uxtb	r3, r3
 8004eba:	4413      	add	r3, r2
 8004ebc:	b2d8      	uxtb	r0, r3
 8004ebe:	4b16      	ldr	r3, [pc, #88]	; (8004f18 <ssd1306_WriteChar+0x10c>)
 8004ec0:	885b      	ldrh	r3, [r3, #2]
 8004ec2:	b2da      	uxtb	r2, r3
 8004ec4:	69fb      	ldr	r3, [r7, #28]
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	4413      	add	r3, r2
 8004eca:	b2d9      	uxtb	r1, r3
 8004ecc:	7bbb      	ldrb	r3, [r7, #14]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	bf0c      	ite	eq
 8004ed2:	2301      	moveq	r3, #1
 8004ed4:	2300      	movne	r3, #0
 8004ed6:	b2db      	uxtb	r3, r3
 8004ed8:	461a      	mov	r2, r3
 8004eda:	f7ff ff45 	bl	8004d68 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8004ede:	69bb      	ldr	r3, [r7, #24]
 8004ee0:	3301      	adds	r3, #1
 8004ee2:	61bb      	str	r3, [r7, #24]
 8004ee4:	793b      	ldrb	r3, [r7, #4]
 8004ee6:	461a      	mov	r2, r3
 8004ee8:	69bb      	ldr	r3, [r7, #24]
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d3c5      	bcc.n	8004e7a <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8004eee:	69fb      	ldr	r3, [r7, #28]
 8004ef0:	3301      	adds	r3, #1
 8004ef2:	61fb      	str	r3, [r7, #28]
 8004ef4:	797b      	ldrb	r3, [r7, #5]
 8004ef6:	461a      	mov	r2, r3
 8004ef8:	69fb      	ldr	r3, [r7, #28]
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d3ad      	bcc.n	8004e5a <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8004efe:	4b06      	ldr	r3, [pc, #24]	; (8004f18 <ssd1306_WriteChar+0x10c>)
 8004f00:	881a      	ldrh	r2, [r3, #0]
 8004f02:	793b      	ldrb	r3, [r7, #4]
 8004f04:	b29b      	uxth	r3, r3
 8004f06:	4413      	add	r3, r2
 8004f08:	b29a      	uxth	r2, r3
 8004f0a:	4b03      	ldr	r3, [pc, #12]	; (8004f18 <ssd1306_WriteChar+0x10c>)
 8004f0c:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8004f0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f10:	4618      	mov	r0, r3
 8004f12:	3724      	adds	r7, #36	; 0x24
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bd90      	pop	{r4, r7, pc}
 8004f18:	20000424 	.word	0x20000424

08004f1c <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b084      	sub	sp, #16
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	60f8      	str	r0, [r7, #12]
 8004f24:	1d38      	adds	r0, r7, #4
 8004f26:	e880 0006 	stmia.w	r0, {r1, r2}
 8004f2a:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 8004f2c:	e012      	b.n	8004f54 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	7818      	ldrb	r0, [r3, #0]
 8004f32:	78fb      	ldrb	r3, [r7, #3]
 8004f34:	1d3a      	adds	r2, r7, #4
 8004f36:	ca06      	ldmia	r2, {r1, r2}
 8004f38:	f7ff ff68 	bl	8004e0c <ssd1306_WriteChar>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	461a      	mov	r2, r3
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	781b      	ldrb	r3, [r3, #0]
 8004f44:	429a      	cmp	r2, r3
 8004f46:	d002      	beq.n	8004f4e <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	781b      	ldrb	r3, [r3, #0]
 8004f4c:	e008      	b.n	8004f60 <ssd1306_WriteString+0x44>
        }
        
        // Next char
        str++;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	3301      	adds	r3, #1
 8004f52:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	781b      	ldrb	r3, [r3, #0]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d1e8      	bne.n	8004f2e <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	781b      	ldrb	r3, [r3, #0]
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	3710      	adds	r7, #16
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bd80      	pop	{r7, pc}

08004f68 <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8004f68:	b480      	push	{r7}
 8004f6a:	b083      	sub	sp, #12
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	4603      	mov	r3, r0
 8004f70:	460a      	mov	r2, r1
 8004f72:	71fb      	strb	r3, [r7, #7]
 8004f74:	4613      	mov	r3, r2
 8004f76:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8004f78:	79fb      	ldrb	r3, [r7, #7]
 8004f7a:	b29a      	uxth	r2, r3
 8004f7c:	4b05      	ldr	r3, [pc, #20]	; (8004f94 <ssd1306_SetCursor+0x2c>)
 8004f7e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8004f80:	79bb      	ldrb	r3, [r7, #6]
 8004f82:	b29a      	uxth	r2, r3
 8004f84:	4b03      	ldr	r3, [pc, #12]	; (8004f94 <ssd1306_SetCursor+0x2c>)
 8004f86:	805a      	strh	r2, [r3, #2]
}
 8004f88:	bf00      	nop
 8004f8a:	370c      	adds	r7, #12
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bc80      	pop	{r7}
 8004f90:	4770      	bx	lr
 8004f92:	bf00      	nop
 8004f94:	20000424 	.word	0x20000424

08004f98 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b084      	sub	sp, #16
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8004fa2:	2381      	movs	r3, #129	; 0x81
 8004fa4:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8004fa6:	7bfb      	ldrb	r3, [r7, #15]
 8004fa8:	4618      	mov	r0, r3
 8004faa:	f7ff fdf9 	bl	8004ba0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8004fae:	79fb      	ldrb	r3, [r7, #7]
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	f7ff fdf5 	bl	8004ba0 <ssd1306_WriteCommand>
}
 8004fb6:	bf00      	nop
 8004fb8:	3710      	adds	r7, #16
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bd80      	pop	{r7, pc}
	...

08004fc0 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b084      	sub	sp, #16
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8004fca:	79fb      	ldrb	r3, [r7, #7]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d005      	beq.n	8004fdc <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8004fd0:	23af      	movs	r3, #175	; 0xaf
 8004fd2:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8004fd4:	4b08      	ldr	r3, [pc, #32]	; (8004ff8 <ssd1306_SetDisplayOn+0x38>)
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	715a      	strb	r2, [r3, #5]
 8004fda:	e004      	b.n	8004fe6 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8004fdc:	23ae      	movs	r3, #174	; 0xae
 8004fde:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8004fe0:	4b05      	ldr	r3, [pc, #20]	; (8004ff8 <ssd1306_SetDisplayOn+0x38>)
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8004fe6:	7bfb      	ldrb	r3, [r7, #15]
 8004fe8:	4618      	mov	r0, r3
 8004fea:	f7ff fdd9 	bl	8004ba0 <ssd1306_WriteCommand>
}
 8004fee:	bf00      	nop
 8004ff0:	3710      	adds	r7, #16
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}
 8004ff6:	bf00      	nop
 8004ff8:	20000424 	.word	0x20000424

08004ffc <atol>:
 8004ffc:	220a      	movs	r2, #10
 8004ffe:	2100      	movs	r1, #0
 8005000:	f000 b8dc 	b.w	80051bc <strtol>

08005004 <__errno>:
 8005004:	4b01      	ldr	r3, [pc, #4]	; (800500c <__errno+0x8>)
 8005006:	6818      	ldr	r0, [r3, #0]
 8005008:	4770      	bx	lr
 800500a:	bf00      	nop
 800500c:	20000014 	.word	0x20000014

08005010 <__libc_init_array>:
 8005010:	b570      	push	{r4, r5, r6, lr}
 8005012:	2600      	movs	r6, #0
 8005014:	4d0c      	ldr	r5, [pc, #48]	; (8005048 <__libc_init_array+0x38>)
 8005016:	4c0d      	ldr	r4, [pc, #52]	; (800504c <__libc_init_array+0x3c>)
 8005018:	1b64      	subs	r4, r4, r5
 800501a:	10a4      	asrs	r4, r4, #2
 800501c:	42a6      	cmp	r6, r4
 800501e:	d109      	bne.n	8005034 <__libc_init_array+0x24>
 8005020:	f000 fd22 	bl	8005a68 <_init>
 8005024:	2600      	movs	r6, #0
 8005026:	4d0a      	ldr	r5, [pc, #40]	; (8005050 <__libc_init_array+0x40>)
 8005028:	4c0a      	ldr	r4, [pc, #40]	; (8005054 <__libc_init_array+0x44>)
 800502a:	1b64      	subs	r4, r4, r5
 800502c:	10a4      	asrs	r4, r4, #2
 800502e:	42a6      	cmp	r6, r4
 8005030:	d105      	bne.n	800503e <__libc_init_array+0x2e>
 8005032:	bd70      	pop	{r4, r5, r6, pc}
 8005034:	f855 3b04 	ldr.w	r3, [r5], #4
 8005038:	4798      	blx	r3
 800503a:	3601      	adds	r6, #1
 800503c:	e7ee      	b.n	800501c <__libc_init_array+0xc>
 800503e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005042:	4798      	blx	r3
 8005044:	3601      	adds	r6, #1
 8005046:	e7f2      	b.n	800502e <__libc_init_array+0x1e>
 8005048:	0800621c 	.word	0x0800621c
 800504c:	0800621c 	.word	0x0800621c
 8005050:	0800621c 	.word	0x0800621c
 8005054:	08006220 	.word	0x08006220

08005058 <memcpy>:
 8005058:	440a      	add	r2, r1
 800505a:	4291      	cmp	r1, r2
 800505c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005060:	d100      	bne.n	8005064 <memcpy+0xc>
 8005062:	4770      	bx	lr
 8005064:	b510      	push	{r4, lr}
 8005066:	f811 4b01 	ldrb.w	r4, [r1], #1
 800506a:	4291      	cmp	r1, r2
 800506c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005070:	d1f9      	bne.n	8005066 <memcpy+0xe>
 8005072:	bd10      	pop	{r4, pc}

08005074 <memset>:
 8005074:	4603      	mov	r3, r0
 8005076:	4402      	add	r2, r0
 8005078:	4293      	cmp	r3, r2
 800507a:	d100      	bne.n	800507e <memset+0xa>
 800507c:	4770      	bx	lr
 800507e:	f803 1b01 	strb.w	r1, [r3], #1
 8005082:	e7f9      	b.n	8005078 <memset+0x4>

08005084 <siprintf>:
 8005084:	b40e      	push	{r1, r2, r3}
 8005086:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800508a:	b500      	push	{lr}
 800508c:	b09c      	sub	sp, #112	; 0x70
 800508e:	ab1d      	add	r3, sp, #116	; 0x74
 8005090:	9002      	str	r0, [sp, #8]
 8005092:	9006      	str	r0, [sp, #24]
 8005094:	9107      	str	r1, [sp, #28]
 8005096:	9104      	str	r1, [sp, #16]
 8005098:	4808      	ldr	r0, [pc, #32]	; (80050bc <siprintf+0x38>)
 800509a:	4909      	ldr	r1, [pc, #36]	; (80050c0 <siprintf+0x3c>)
 800509c:	f853 2b04 	ldr.w	r2, [r3], #4
 80050a0:	9105      	str	r1, [sp, #20]
 80050a2:	6800      	ldr	r0, [r0, #0]
 80050a4:	a902      	add	r1, sp, #8
 80050a6:	9301      	str	r3, [sp, #4]
 80050a8:	f000 f8ee 	bl	8005288 <_svfiprintf_r>
 80050ac:	2200      	movs	r2, #0
 80050ae:	9b02      	ldr	r3, [sp, #8]
 80050b0:	701a      	strb	r2, [r3, #0]
 80050b2:	b01c      	add	sp, #112	; 0x70
 80050b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80050b8:	b003      	add	sp, #12
 80050ba:	4770      	bx	lr
 80050bc:	20000014 	.word	0x20000014
 80050c0:	ffff0208 	.word	0xffff0208

080050c4 <_strtol_l.constprop.0>:
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050ca:	4680      	mov	r8, r0
 80050cc:	d001      	beq.n	80050d2 <_strtol_l.constprop.0+0xe>
 80050ce:	2b24      	cmp	r3, #36	; 0x24
 80050d0:	d906      	bls.n	80050e0 <_strtol_l.constprop.0+0x1c>
 80050d2:	f7ff ff97 	bl	8005004 <__errno>
 80050d6:	2316      	movs	r3, #22
 80050d8:	6003      	str	r3, [r0, #0]
 80050da:	2000      	movs	r0, #0
 80050dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050e0:	460d      	mov	r5, r1
 80050e2:	4f35      	ldr	r7, [pc, #212]	; (80051b8 <_strtol_l.constprop.0+0xf4>)
 80050e4:	4628      	mov	r0, r5
 80050e6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80050ea:	5de6      	ldrb	r6, [r4, r7]
 80050ec:	f016 0608 	ands.w	r6, r6, #8
 80050f0:	d1f8      	bne.n	80050e4 <_strtol_l.constprop.0+0x20>
 80050f2:	2c2d      	cmp	r4, #45	; 0x2d
 80050f4:	d12f      	bne.n	8005156 <_strtol_l.constprop.0+0x92>
 80050f6:	2601      	movs	r6, #1
 80050f8:	782c      	ldrb	r4, [r5, #0]
 80050fa:	1c85      	adds	r5, r0, #2
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d057      	beq.n	80051b0 <_strtol_l.constprop.0+0xec>
 8005100:	2b10      	cmp	r3, #16
 8005102:	d109      	bne.n	8005118 <_strtol_l.constprop.0+0x54>
 8005104:	2c30      	cmp	r4, #48	; 0x30
 8005106:	d107      	bne.n	8005118 <_strtol_l.constprop.0+0x54>
 8005108:	7828      	ldrb	r0, [r5, #0]
 800510a:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800510e:	2858      	cmp	r0, #88	; 0x58
 8005110:	d149      	bne.n	80051a6 <_strtol_l.constprop.0+0xe2>
 8005112:	2310      	movs	r3, #16
 8005114:	786c      	ldrb	r4, [r5, #1]
 8005116:	3502      	adds	r5, #2
 8005118:	2700      	movs	r7, #0
 800511a:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 800511e:	f10e 3eff 	add.w	lr, lr, #4294967295
 8005122:	fbbe f9f3 	udiv	r9, lr, r3
 8005126:	4638      	mov	r0, r7
 8005128:	fb03 ea19 	mls	sl, r3, r9, lr
 800512c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8005130:	f1bc 0f09 	cmp.w	ip, #9
 8005134:	d814      	bhi.n	8005160 <_strtol_l.constprop.0+0x9c>
 8005136:	4664      	mov	r4, ip
 8005138:	42a3      	cmp	r3, r4
 800513a:	dd22      	ble.n	8005182 <_strtol_l.constprop.0+0xbe>
 800513c:	2f00      	cmp	r7, #0
 800513e:	db1d      	blt.n	800517c <_strtol_l.constprop.0+0xb8>
 8005140:	4581      	cmp	r9, r0
 8005142:	d31b      	bcc.n	800517c <_strtol_l.constprop.0+0xb8>
 8005144:	d101      	bne.n	800514a <_strtol_l.constprop.0+0x86>
 8005146:	45a2      	cmp	sl, r4
 8005148:	db18      	blt.n	800517c <_strtol_l.constprop.0+0xb8>
 800514a:	2701      	movs	r7, #1
 800514c:	fb00 4003 	mla	r0, r0, r3, r4
 8005150:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005154:	e7ea      	b.n	800512c <_strtol_l.constprop.0+0x68>
 8005156:	2c2b      	cmp	r4, #43	; 0x2b
 8005158:	bf04      	itt	eq
 800515a:	782c      	ldrbeq	r4, [r5, #0]
 800515c:	1c85      	addeq	r5, r0, #2
 800515e:	e7cd      	b.n	80050fc <_strtol_l.constprop.0+0x38>
 8005160:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8005164:	f1bc 0f19 	cmp.w	ip, #25
 8005168:	d801      	bhi.n	800516e <_strtol_l.constprop.0+0xaa>
 800516a:	3c37      	subs	r4, #55	; 0x37
 800516c:	e7e4      	b.n	8005138 <_strtol_l.constprop.0+0x74>
 800516e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8005172:	f1bc 0f19 	cmp.w	ip, #25
 8005176:	d804      	bhi.n	8005182 <_strtol_l.constprop.0+0xbe>
 8005178:	3c57      	subs	r4, #87	; 0x57
 800517a:	e7dd      	b.n	8005138 <_strtol_l.constprop.0+0x74>
 800517c:	f04f 37ff 	mov.w	r7, #4294967295
 8005180:	e7e6      	b.n	8005150 <_strtol_l.constprop.0+0x8c>
 8005182:	2f00      	cmp	r7, #0
 8005184:	da07      	bge.n	8005196 <_strtol_l.constprop.0+0xd2>
 8005186:	2322      	movs	r3, #34	; 0x22
 8005188:	4670      	mov	r0, lr
 800518a:	f8c8 3000 	str.w	r3, [r8]
 800518e:	2a00      	cmp	r2, #0
 8005190:	d0a4      	beq.n	80050dc <_strtol_l.constprop.0+0x18>
 8005192:	1e69      	subs	r1, r5, #1
 8005194:	e005      	b.n	80051a2 <_strtol_l.constprop.0+0xde>
 8005196:	b106      	cbz	r6, 800519a <_strtol_l.constprop.0+0xd6>
 8005198:	4240      	negs	r0, r0
 800519a:	2a00      	cmp	r2, #0
 800519c:	d09e      	beq.n	80050dc <_strtol_l.constprop.0+0x18>
 800519e:	2f00      	cmp	r7, #0
 80051a0:	d1f7      	bne.n	8005192 <_strtol_l.constprop.0+0xce>
 80051a2:	6011      	str	r1, [r2, #0]
 80051a4:	e79a      	b.n	80050dc <_strtol_l.constprop.0+0x18>
 80051a6:	2430      	movs	r4, #48	; 0x30
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d1b5      	bne.n	8005118 <_strtol_l.constprop.0+0x54>
 80051ac:	2308      	movs	r3, #8
 80051ae:	e7b3      	b.n	8005118 <_strtol_l.constprop.0+0x54>
 80051b0:	2c30      	cmp	r4, #48	; 0x30
 80051b2:	d0a9      	beq.n	8005108 <_strtol_l.constprop.0+0x44>
 80051b4:	230a      	movs	r3, #10
 80051b6:	e7af      	b.n	8005118 <_strtol_l.constprop.0+0x54>
 80051b8:	080060e1 	.word	0x080060e1

080051bc <strtol>:
 80051bc:	4613      	mov	r3, r2
 80051be:	460a      	mov	r2, r1
 80051c0:	4601      	mov	r1, r0
 80051c2:	4802      	ldr	r0, [pc, #8]	; (80051cc <strtol+0x10>)
 80051c4:	6800      	ldr	r0, [r0, #0]
 80051c6:	f7ff bf7d 	b.w	80050c4 <_strtol_l.constprop.0>
 80051ca:	bf00      	nop
 80051cc:	20000014 	.word	0x20000014

080051d0 <__ssputs_r>:
 80051d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051d4:	688e      	ldr	r6, [r1, #8]
 80051d6:	4682      	mov	sl, r0
 80051d8:	429e      	cmp	r6, r3
 80051da:	460c      	mov	r4, r1
 80051dc:	4690      	mov	r8, r2
 80051de:	461f      	mov	r7, r3
 80051e0:	d838      	bhi.n	8005254 <__ssputs_r+0x84>
 80051e2:	898a      	ldrh	r2, [r1, #12]
 80051e4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80051e8:	d032      	beq.n	8005250 <__ssputs_r+0x80>
 80051ea:	6825      	ldr	r5, [r4, #0]
 80051ec:	6909      	ldr	r1, [r1, #16]
 80051ee:	3301      	adds	r3, #1
 80051f0:	eba5 0901 	sub.w	r9, r5, r1
 80051f4:	6965      	ldr	r5, [r4, #20]
 80051f6:	444b      	add	r3, r9
 80051f8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80051fc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005200:	106d      	asrs	r5, r5, #1
 8005202:	429d      	cmp	r5, r3
 8005204:	bf38      	it	cc
 8005206:	461d      	movcc	r5, r3
 8005208:	0553      	lsls	r3, r2, #21
 800520a:	d531      	bpl.n	8005270 <__ssputs_r+0xa0>
 800520c:	4629      	mov	r1, r5
 800520e:	f000 fb61 	bl	80058d4 <_malloc_r>
 8005212:	4606      	mov	r6, r0
 8005214:	b950      	cbnz	r0, 800522c <__ssputs_r+0x5c>
 8005216:	230c      	movs	r3, #12
 8005218:	f04f 30ff 	mov.w	r0, #4294967295
 800521c:	f8ca 3000 	str.w	r3, [sl]
 8005220:	89a3      	ldrh	r3, [r4, #12]
 8005222:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005226:	81a3      	strh	r3, [r4, #12]
 8005228:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800522c:	464a      	mov	r2, r9
 800522e:	6921      	ldr	r1, [r4, #16]
 8005230:	f7ff ff12 	bl	8005058 <memcpy>
 8005234:	89a3      	ldrh	r3, [r4, #12]
 8005236:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800523a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800523e:	81a3      	strh	r3, [r4, #12]
 8005240:	6126      	str	r6, [r4, #16]
 8005242:	444e      	add	r6, r9
 8005244:	6026      	str	r6, [r4, #0]
 8005246:	463e      	mov	r6, r7
 8005248:	6165      	str	r5, [r4, #20]
 800524a:	eba5 0509 	sub.w	r5, r5, r9
 800524e:	60a5      	str	r5, [r4, #8]
 8005250:	42be      	cmp	r6, r7
 8005252:	d900      	bls.n	8005256 <__ssputs_r+0x86>
 8005254:	463e      	mov	r6, r7
 8005256:	4632      	mov	r2, r6
 8005258:	4641      	mov	r1, r8
 800525a:	6820      	ldr	r0, [r4, #0]
 800525c:	f000 fab8 	bl	80057d0 <memmove>
 8005260:	68a3      	ldr	r3, [r4, #8]
 8005262:	2000      	movs	r0, #0
 8005264:	1b9b      	subs	r3, r3, r6
 8005266:	60a3      	str	r3, [r4, #8]
 8005268:	6823      	ldr	r3, [r4, #0]
 800526a:	4433      	add	r3, r6
 800526c:	6023      	str	r3, [r4, #0]
 800526e:	e7db      	b.n	8005228 <__ssputs_r+0x58>
 8005270:	462a      	mov	r2, r5
 8005272:	f000 fba3 	bl	80059bc <_realloc_r>
 8005276:	4606      	mov	r6, r0
 8005278:	2800      	cmp	r0, #0
 800527a:	d1e1      	bne.n	8005240 <__ssputs_r+0x70>
 800527c:	4650      	mov	r0, sl
 800527e:	6921      	ldr	r1, [r4, #16]
 8005280:	f000 fac0 	bl	8005804 <_free_r>
 8005284:	e7c7      	b.n	8005216 <__ssputs_r+0x46>
	...

08005288 <_svfiprintf_r>:
 8005288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800528c:	4698      	mov	r8, r3
 800528e:	898b      	ldrh	r3, [r1, #12]
 8005290:	4607      	mov	r7, r0
 8005292:	061b      	lsls	r3, r3, #24
 8005294:	460d      	mov	r5, r1
 8005296:	4614      	mov	r4, r2
 8005298:	b09d      	sub	sp, #116	; 0x74
 800529a:	d50e      	bpl.n	80052ba <_svfiprintf_r+0x32>
 800529c:	690b      	ldr	r3, [r1, #16]
 800529e:	b963      	cbnz	r3, 80052ba <_svfiprintf_r+0x32>
 80052a0:	2140      	movs	r1, #64	; 0x40
 80052a2:	f000 fb17 	bl	80058d4 <_malloc_r>
 80052a6:	6028      	str	r0, [r5, #0]
 80052a8:	6128      	str	r0, [r5, #16]
 80052aa:	b920      	cbnz	r0, 80052b6 <_svfiprintf_r+0x2e>
 80052ac:	230c      	movs	r3, #12
 80052ae:	603b      	str	r3, [r7, #0]
 80052b0:	f04f 30ff 	mov.w	r0, #4294967295
 80052b4:	e0d1      	b.n	800545a <_svfiprintf_r+0x1d2>
 80052b6:	2340      	movs	r3, #64	; 0x40
 80052b8:	616b      	str	r3, [r5, #20]
 80052ba:	2300      	movs	r3, #0
 80052bc:	9309      	str	r3, [sp, #36]	; 0x24
 80052be:	2320      	movs	r3, #32
 80052c0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80052c4:	2330      	movs	r3, #48	; 0x30
 80052c6:	f04f 0901 	mov.w	r9, #1
 80052ca:	f8cd 800c 	str.w	r8, [sp, #12]
 80052ce:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005474 <_svfiprintf_r+0x1ec>
 80052d2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80052d6:	4623      	mov	r3, r4
 80052d8:	469a      	mov	sl, r3
 80052da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80052de:	b10a      	cbz	r2, 80052e4 <_svfiprintf_r+0x5c>
 80052e0:	2a25      	cmp	r2, #37	; 0x25
 80052e2:	d1f9      	bne.n	80052d8 <_svfiprintf_r+0x50>
 80052e4:	ebba 0b04 	subs.w	fp, sl, r4
 80052e8:	d00b      	beq.n	8005302 <_svfiprintf_r+0x7a>
 80052ea:	465b      	mov	r3, fp
 80052ec:	4622      	mov	r2, r4
 80052ee:	4629      	mov	r1, r5
 80052f0:	4638      	mov	r0, r7
 80052f2:	f7ff ff6d 	bl	80051d0 <__ssputs_r>
 80052f6:	3001      	adds	r0, #1
 80052f8:	f000 80aa 	beq.w	8005450 <_svfiprintf_r+0x1c8>
 80052fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80052fe:	445a      	add	r2, fp
 8005300:	9209      	str	r2, [sp, #36]	; 0x24
 8005302:	f89a 3000 	ldrb.w	r3, [sl]
 8005306:	2b00      	cmp	r3, #0
 8005308:	f000 80a2 	beq.w	8005450 <_svfiprintf_r+0x1c8>
 800530c:	2300      	movs	r3, #0
 800530e:	f04f 32ff 	mov.w	r2, #4294967295
 8005312:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005316:	f10a 0a01 	add.w	sl, sl, #1
 800531a:	9304      	str	r3, [sp, #16]
 800531c:	9307      	str	r3, [sp, #28]
 800531e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005322:	931a      	str	r3, [sp, #104]	; 0x68
 8005324:	4654      	mov	r4, sl
 8005326:	2205      	movs	r2, #5
 8005328:	f814 1b01 	ldrb.w	r1, [r4], #1
 800532c:	4851      	ldr	r0, [pc, #324]	; (8005474 <_svfiprintf_r+0x1ec>)
 800532e:	f000 fa41 	bl	80057b4 <memchr>
 8005332:	9a04      	ldr	r2, [sp, #16]
 8005334:	b9d8      	cbnz	r0, 800536e <_svfiprintf_r+0xe6>
 8005336:	06d0      	lsls	r0, r2, #27
 8005338:	bf44      	itt	mi
 800533a:	2320      	movmi	r3, #32
 800533c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005340:	0711      	lsls	r1, r2, #28
 8005342:	bf44      	itt	mi
 8005344:	232b      	movmi	r3, #43	; 0x2b
 8005346:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800534a:	f89a 3000 	ldrb.w	r3, [sl]
 800534e:	2b2a      	cmp	r3, #42	; 0x2a
 8005350:	d015      	beq.n	800537e <_svfiprintf_r+0xf6>
 8005352:	4654      	mov	r4, sl
 8005354:	2000      	movs	r0, #0
 8005356:	f04f 0c0a 	mov.w	ip, #10
 800535a:	9a07      	ldr	r2, [sp, #28]
 800535c:	4621      	mov	r1, r4
 800535e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005362:	3b30      	subs	r3, #48	; 0x30
 8005364:	2b09      	cmp	r3, #9
 8005366:	d94e      	bls.n	8005406 <_svfiprintf_r+0x17e>
 8005368:	b1b0      	cbz	r0, 8005398 <_svfiprintf_r+0x110>
 800536a:	9207      	str	r2, [sp, #28]
 800536c:	e014      	b.n	8005398 <_svfiprintf_r+0x110>
 800536e:	eba0 0308 	sub.w	r3, r0, r8
 8005372:	fa09 f303 	lsl.w	r3, r9, r3
 8005376:	4313      	orrs	r3, r2
 8005378:	46a2      	mov	sl, r4
 800537a:	9304      	str	r3, [sp, #16]
 800537c:	e7d2      	b.n	8005324 <_svfiprintf_r+0x9c>
 800537e:	9b03      	ldr	r3, [sp, #12]
 8005380:	1d19      	adds	r1, r3, #4
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	9103      	str	r1, [sp, #12]
 8005386:	2b00      	cmp	r3, #0
 8005388:	bfbb      	ittet	lt
 800538a:	425b      	neglt	r3, r3
 800538c:	f042 0202 	orrlt.w	r2, r2, #2
 8005390:	9307      	strge	r3, [sp, #28]
 8005392:	9307      	strlt	r3, [sp, #28]
 8005394:	bfb8      	it	lt
 8005396:	9204      	strlt	r2, [sp, #16]
 8005398:	7823      	ldrb	r3, [r4, #0]
 800539a:	2b2e      	cmp	r3, #46	; 0x2e
 800539c:	d10c      	bne.n	80053b8 <_svfiprintf_r+0x130>
 800539e:	7863      	ldrb	r3, [r4, #1]
 80053a0:	2b2a      	cmp	r3, #42	; 0x2a
 80053a2:	d135      	bne.n	8005410 <_svfiprintf_r+0x188>
 80053a4:	9b03      	ldr	r3, [sp, #12]
 80053a6:	3402      	adds	r4, #2
 80053a8:	1d1a      	adds	r2, r3, #4
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	9203      	str	r2, [sp, #12]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	bfb8      	it	lt
 80053b2:	f04f 33ff 	movlt.w	r3, #4294967295
 80053b6:	9305      	str	r3, [sp, #20]
 80053b8:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8005478 <_svfiprintf_r+0x1f0>
 80053bc:	2203      	movs	r2, #3
 80053be:	4650      	mov	r0, sl
 80053c0:	7821      	ldrb	r1, [r4, #0]
 80053c2:	f000 f9f7 	bl	80057b4 <memchr>
 80053c6:	b140      	cbz	r0, 80053da <_svfiprintf_r+0x152>
 80053c8:	2340      	movs	r3, #64	; 0x40
 80053ca:	eba0 000a 	sub.w	r0, r0, sl
 80053ce:	fa03 f000 	lsl.w	r0, r3, r0
 80053d2:	9b04      	ldr	r3, [sp, #16]
 80053d4:	3401      	adds	r4, #1
 80053d6:	4303      	orrs	r3, r0
 80053d8:	9304      	str	r3, [sp, #16]
 80053da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80053de:	2206      	movs	r2, #6
 80053e0:	4826      	ldr	r0, [pc, #152]	; (800547c <_svfiprintf_r+0x1f4>)
 80053e2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80053e6:	f000 f9e5 	bl	80057b4 <memchr>
 80053ea:	2800      	cmp	r0, #0
 80053ec:	d038      	beq.n	8005460 <_svfiprintf_r+0x1d8>
 80053ee:	4b24      	ldr	r3, [pc, #144]	; (8005480 <_svfiprintf_r+0x1f8>)
 80053f0:	bb1b      	cbnz	r3, 800543a <_svfiprintf_r+0x1b2>
 80053f2:	9b03      	ldr	r3, [sp, #12]
 80053f4:	3307      	adds	r3, #7
 80053f6:	f023 0307 	bic.w	r3, r3, #7
 80053fa:	3308      	adds	r3, #8
 80053fc:	9303      	str	r3, [sp, #12]
 80053fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005400:	4433      	add	r3, r6
 8005402:	9309      	str	r3, [sp, #36]	; 0x24
 8005404:	e767      	b.n	80052d6 <_svfiprintf_r+0x4e>
 8005406:	460c      	mov	r4, r1
 8005408:	2001      	movs	r0, #1
 800540a:	fb0c 3202 	mla	r2, ip, r2, r3
 800540e:	e7a5      	b.n	800535c <_svfiprintf_r+0xd4>
 8005410:	2300      	movs	r3, #0
 8005412:	f04f 0c0a 	mov.w	ip, #10
 8005416:	4619      	mov	r1, r3
 8005418:	3401      	adds	r4, #1
 800541a:	9305      	str	r3, [sp, #20]
 800541c:	4620      	mov	r0, r4
 800541e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005422:	3a30      	subs	r2, #48	; 0x30
 8005424:	2a09      	cmp	r2, #9
 8005426:	d903      	bls.n	8005430 <_svfiprintf_r+0x1a8>
 8005428:	2b00      	cmp	r3, #0
 800542a:	d0c5      	beq.n	80053b8 <_svfiprintf_r+0x130>
 800542c:	9105      	str	r1, [sp, #20]
 800542e:	e7c3      	b.n	80053b8 <_svfiprintf_r+0x130>
 8005430:	4604      	mov	r4, r0
 8005432:	2301      	movs	r3, #1
 8005434:	fb0c 2101 	mla	r1, ip, r1, r2
 8005438:	e7f0      	b.n	800541c <_svfiprintf_r+0x194>
 800543a:	ab03      	add	r3, sp, #12
 800543c:	9300      	str	r3, [sp, #0]
 800543e:	462a      	mov	r2, r5
 8005440:	4638      	mov	r0, r7
 8005442:	4b10      	ldr	r3, [pc, #64]	; (8005484 <_svfiprintf_r+0x1fc>)
 8005444:	a904      	add	r1, sp, #16
 8005446:	f3af 8000 	nop.w
 800544a:	1c42      	adds	r2, r0, #1
 800544c:	4606      	mov	r6, r0
 800544e:	d1d6      	bne.n	80053fe <_svfiprintf_r+0x176>
 8005450:	89ab      	ldrh	r3, [r5, #12]
 8005452:	065b      	lsls	r3, r3, #25
 8005454:	f53f af2c 	bmi.w	80052b0 <_svfiprintf_r+0x28>
 8005458:	9809      	ldr	r0, [sp, #36]	; 0x24
 800545a:	b01d      	add	sp, #116	; 0x74
 800545c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005460:	ab03      	add	r3, sp, #12
 8005462:	9300      	str	r3, [sp, #0]
 8005464:	462a      	mov	r2, r5
 8005466:	4638      	mov	r0, r7
 8005468:	4b06      	ldr	r3, [pc, #24]	; (8005484 <_svfiprintf_r+0x1fc>)
 800546a:	a904      	add	r1, sp, #16
 800546c:	f000 f87c 	bl	8005568 <_printf_i>
 8005470:	e7eb      	b.n	800544a <_svfiprintf_r+0x1c2>
 8005472:	bf00      	nop
 8005474:	080061e1 	.word	0x080061e1
 8005478:	080061e7 	.word	0x080061e7
 800547c:	080061eb 	.word	0x080061eb
 8005480:	00000000 	.word	0x00000000
 8005484:	080051d1 	.word	0x080051d1

08005488 <_printf_common>:
 8005488:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800548c:	4616      	mov	r6, r2
 800548e:	4699      	mov	r9, r3
 8005490:	688a      	ldr	r2, [r1, #8]
 8005492:	690b      	ldr	r3, [r1, #16]
 8005494:	4607      	mov	r7, r0
 8005496:	4293      	cmp	r3, r2
 8005498:	bfb8      	it	lt
 800549a:	4613      	movlt	r3, r2
 800549c:	6033      	str	r3, [r6, #0]
 800549e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80054a2:	460c      	mov	r4, r1
 80054a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80054a8:	b10a      	cbz	r2, 80054ae <_printf_common+0x26>
 80054aa:	3301      	adds	r3, #1
 80054ac:	6033      	str	r3, [r6, #0]
 80054ae:	6823      	ldr	r3, [r4, #0]
 80054b0:	0699      	lsls	r1, r3, #26
 80054b2:	bf42      	ittt	mi
 80054b4:	6833      	ldrmi	r3, [r6, #0]
 80054b6:	3302      	addmi	r3, #2
 80054b8:	6033      	strmi	r3, [r6, #0]
 80054ba:	6825      	ldr	r5, [r4, #0]
 80054bc:	f015 0506 	ands.w	r5, r5, #6
 80054c0:	d106      	bne.n	80054d0 <_printf_common+0x48>
 80054c2:	f104 0a19 	add.w	sl, r4, #25
 80054c6:	68e3      	ldr	r3, [r4, #12]
 80054c8:	6832      	ldr	r2, [r6, #0]
 80054ca:	1a9b      	subs	r3, r3, r2
 80054cc:	42ab      	cmp	r3, r5
 80054ce:	dc28      	bgt.n	8005522 <_printf_common+0x9a>
 80054d0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80054d4:	1e13      	subs	r3, r2, #0
 80054d6:	6822      	ldr	r2, [r4, #0]
 80054d8:	bf18      	it	ne
 80054da:	2301      	movne	r3, #1
 80054dc:	0692      	lsls	r2, r2, #26
 80054de:	d42d      	bmi.n	800553c <_printf_common+0xb4>
 80054e0:	4649      	mov	r1, r9
 80054e2:	4638      	mov	r0, r7
 80054e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80054e8:	47c0      	blx	r8
 80054ea:	3001      	adds	r0, #1
 80054ec:	d020      	beq.n	8005530 <_printf_common+0xa8>
 80054ee:	6823      	ldr	r3, [r4, #0]
 80054f0:	68e5      	ldr	r5, [r4, #12]
 80054f2:	f003 0306 	and.w	r3, r3, #6
 80054f6:	2b04      	cmp	r3, #4
 80054f8:	bf18      	it	ne
 80054fa:	2500      	movne	r5, #0
 80054fc:	6832      	ldr	r2, [r6, #0]
 80054fe:	f04f 0600 	mov.w	r6, #0
 8005502:	68a3      	ldr	r3, [r4, #8]
 8005504:	bf08      	it	eq
 8005506:	1aad      	subeq	r5, r5, r2
 8005508:	6922      	ldr	r2, [r4, #16]
 800550a:	bf08      	it	eq
 800550c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005510:	4293      	cmp	r3, r2
 8005512:	bfc4      	itt	gt
 8005514:	1a9b      	subgt	r3, r3, r2
 8005516:	18ed      	addgt	r5, r5, r3
 8005518:	341a      	adds	r4, #26
 800551a:	42b5      	cmp	r5, r6
 800551c:	d11a      	bne.n	8005554 <_printf_common+0xcc>
 800551e:	2000      	movs	r0, #0
 8005520:	e008      	b.n	8005534 <_printf_common+0xac>
 8005522:	2301      	movs	r3, #1
 8005524:	4652      	mov	r2, sl
 8005526:	4649      	mov	r1, r9
 8005528:	4638      	mov	r0, r7
 800552a:	47c0      	blx	r8
 800552c:	3001      	adds	r0, #1
 800552e:	d103      	bne.n	8005538 <_printf_common+0xb0>
 8005530:	f04f 30ff 	mov.w	r0, #4294967295
 8005534:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005538:	3501      	adds	r5, #1
 800553a:	e7c4      	b.n	80054c6 <_printf_common+0x3e>
 800553c:	2030      	movs	r0, #48	; 0x30
 800553e:	18e1      	adds	r1, r4, r3
 8005540:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005544:	1c5a      	adds	r2, r3, #1
 8005546:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800554a:	4422      	add	r2, r4
 800554c:	3302      	adds	r3, #2
 800554e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005552:	e7c5      	b.n	80054e0 <_printf_common+0x58>
 8005554:	2301      	movs	r3, #1
 8005556:	4622      	mov	r2, r4
 8005558:	4649      	mov	r1, r9
 800555a:	4638      	mov	r0, r7
 800555c:	47c0      	blx	r8
 800555e:	3001      	adds	r0, #1
 8005560:	d0e6      	beq.n	8005530 <_printf_common+0xa8>
 8005562:	3601      	adds	r6, #1
 8005564:	e7d9      	b.n	800551a <_printf_common+0x92>
	...

08005568 <_printf_i>:
 8005568:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800556c:	7e0f      	ldrb	r7, [r1, #24]
 800556e:	4691      	mov	r9, r2
 8005570:	2f78      	cmp	r7, #120	; 0x78
 8005572:	4680      	mov	r8, r0
 8005574:	460c      	mov	r4, r1
 8005576:	469a      	mov	sl, r3
 8005578:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800557a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800557e:	d807      	bhi.n	8005590 <_printf_i+0x28>
 8005580:	2f62      	cmp	r7, #98	; 0x62
 8005582:	d80a      	bhi.n	800559a <_printf_i+0x32>
 8005584:	2f00      	cmp	r7, #0
 8005586:	f000 80d9 	beq.w	800573c <_printf_i+0x1d4>
 800558a:	2f58      	cmp	r7, #88	; 0x58
 800558c:	f000 80a4 	beq.w	80056d8 <_printf_i+0x170>
 8005590:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005594:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005598:	e03a      	b.n	8005610 <_printf_i+0xa8>
 800559a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800559e:	2b15      	cmp	r3, #21
 80055a0:	d8f6      	bhi.n	8005590 <_printf_i+0x28>
 80055a2:	a101      	add	r1, pc, #4	; (adr r1, 80055a8 <_printf_i+0x40>)
 80055a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80055a8:	08005601 	.word	0x08005601
 80055ac:	08005615 	.word	0x08005615
 80055b0:	08005591 	.word	0x08005591
 80055b4:	08005591 	.word	0x08005591
 80055b8:	08005591 	.word	0x08005591
 80055bc:	08005591 	.word	0x08005591
 80055c0:	08005615 	.word	0x08005615
 80055c4:	08005591 	.word	0x08005591
 80055c8:	08005591 	.word	0x08005591
 80055cc:	08005591 	.word	0x08005591
 80055d0:	08005591 	.word	0x08005591
 80055d4:	08005723 	.word	0x08005723
 80055d8:	08005645 	.word	0x08005645
 80055dc:	08005705 	.word	0x08005705
 80055e0:	08005591 	.word	0x08005591
 80055e4:	08005591 	.word	0x08005591
 80055e8:	08005745 	.word	0x08005745
 80055ec:	08005591 	.word	0x08005591
 80055f0:	08005645 	.word	0x08005645
 80055f4:	08005591 	.word	0x08005591
 80055f8:	08005591 	.word	0x08005591
 80055fc:	0800570d 	.word	0x0800570d
 8005600:	682b      	ldr	r3, [r5, #0]
 8005602:	1d1a      	adds	r2, r3, #4
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	602a      	str	r2, [r5, #0]
 8005608:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800560c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005610:	2301      	movs	r3, #1
 8005612:	e0a4      	b.n	800575e <_printf_i+0x1f6>
 8005614:	6820      	ldr	r0, [r4, #0]
 8005616:	6829      	ldr	r1, [r5, #0]
 8005618:	0606      	lsls	r6, r0, #24
 800561a:	f101 0304 	add.w	r3, r1, #4
 800561e:	d50a      	bpl.n	8005636 <_printf_i+0xce>
 8005620:	680e      	ldr	r6, [r1, #0]
 8005622:	602b      	str	r3, [r5, #0]
 8005624:	2e00      	cmp	r6, #0
 8005626:	da03      	bge.n	8005630 <_printf_i+0xc8>
 8005628:	232d      	movs	r3, #45	; 0x2d
 800562a:	4276      	negs	r6, r6
 800562c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005630:	230a      	movs	r3, #10
 8005632:	485e      	ldr	r0, [pc, #376]	; (80057ac <_printf_i+0x244>)
 8005634:	e019      	b.n	800566a <_printf_i+0x102>
 8005636:	680e      	ldr	r6, [r1, #0]
 8005638:	f010 0f40 	tst.w	r0, #64	; 0x40
 800563c:	602b      	str	r3, [r5, #0]
 800563e:	bf18      	it	ne
 8005640:	b236      	sxthne	r6, r6
 8005642:	e7ef      	b.n	8005624 <_printf_i+0xbc>
 8005644:	682b      	ldr	r3, [r5, #0]
 8005646:	6820      	ldr	r0, [r4, #0]
 8005648:	1d19      	adds	r1, r3, #4
 800564a:	6029      	str	r1, [r5, #0]
 800564c:	0601      	lsls	r1, r0, #24
 800564e:	d501      	bpl.n	8005654 <_printf_i+0xec>
 8005650:	681e      	ldr	r6, [r3, #0]
 8005652:	e002      	b.n	800565a <_printf_i+0xf2>
 8005654:	0646      	lsls	r6, r0, #25
 8005656:	d5fb      	bpl.n	8005650 <_printf_i+0xe8>
 8005658:	881e      	ldrh	r6, [r3, #0]
 800565a:	2f6f      	cmp	r7, #111	; 0x6f
 800565c:	bf0c      	ite	eq
 800565e:	2308      	moveq	r3, #8
 8005660:	230a      	movne	r3, #10
 8005662:	4852      	ldr	r0, [pc, #328]	; (80057ac <_printf_i+0x244>)
 8005664:	2100      	movs	r1, #0
 8005666:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800566a:	6865      	ldr	r5, [r4, #4]
 800566c:	2d00      	cmp	r5, #0
 800566e:	bfa8      	it	ge
 8005670:	6821      	ldrge	r1, [r4, #0]
 8005672:	60a5      	str	r5, [r4, #8]
 8005674:	bfa4      	itt	ge
 8005676:	f021 0104 	bicge.w	r1, r1, #4
 800567a:	6021      	strge	r1, [r4, #0]
 800567c:	b90e      	cbnz	r6, 8005682 <_printf_i+0x11a>
 800567e:	2d00      	cmp	r5, #0
 8005680:	d04d      	beq.n	800571e <_printf_i+0x1b6>
 8005682:	4615      	mov	r5, r2
 8005684:	fbb6 f1f3 	udiv	r1, r6, r3
 8005688:	fb03 6711 	mls	r7, r3, r1, r6
 800568c:	5dc7      	ldrb	r7, [r0, r7]
 800568e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005692:	4637      	mov	r7, r6
 8005694:	42bb      	cmp	r3, r7
 8005696:	460e      	mov	r6, r1
 8005698:	d9f4      	bls.n	8005684 <_printf_i+0x11c>
 800569a:	2b08      	cmp	r3, #8
 800569c:	d10b      	bne.n	80056b6 <_printf_i+0x14e>
 800569e:	6823      	ldr	r3, [r4, #0]
 80056a0:	07de      	lsls	r6, r3, #31
 80056a2:	d508      	bpl.n	80056b6 <_printf_i+0x14e>
 80056a4:	6923      	ldr	r3, [r4, #16]
 80056a6:	6861      	ldr	r1, [r4, #4]
 80056a8:	4299      	cmp	r1, r3
 80056aa:	bfde      	ittt	le
 80056ac:	2330      	movle	r3, #48	; 0x30
 80056ae:	f805 3c01 	strble.w	r3, [r5, #-1]
 80056b2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80056b6:	1b52      	subs	r2, r2, r5
 80056b8:	6122      	str	r2, [r4, #16]
 80056ba:	464b      	mov	r3, r9
 80056bc:	4621      	mov	r1, r4
 80056be:	4640      	mov	r0, r8
 80056c0:	f8cd a000 	str.w	sl, [sp]
 80056c4:	aa03      	add	r2, sp, #12
 80056c6:	f7ff fedf 	bl	8005488 <_printf_common>
 80056ca:	3001      	adds	r0, #1
 80056cc:	d14c      	bne.n	8005768 <_printf_i+0x200>
 80056ce:	f04f 30ff 	mov.w	r0, #4294967295
 80056d2:	b004      	add	sp, #16
 80056d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056d8:	4834      	ldr	r0, [pc, #208]	; (80057ac <_printf_i+0x244>)
 80056da:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80056de:	6829      	ldr	r1, [r5, #0]
 80056e0:	6823      	ldr	r3, [r4, #0]
 80056e2:	f851 6b04 	ldr.w	r6, [r1], #4
 80056e6:	6029      	str	r1, [r5, #0]
 80056e8:	061d      	lsls	r5, r3, #24
 80056ea:	d514      	bpl.n	8005716 <_printf_i+0x1ae>
 80056ec:	07df      	lsls	r7, r3, #31
 80056ee:	bf44      	itt	mi
 80056f0:	f043 0320 	orrmi.w	r3, r3, #32
 80056f4:	6023      	strmi	r3, [r4, #0]
 80056f6:	b91e      	cbnz	r6, 8005700 <_printf_i+0x198>
 80056f8:	6823      	ldr	r3, [r4, #0]
 80056fa:	f023 0320 	bic.w	r3, r3, #32
 80056fe:	6023      	str	r3, [r4, #0]
 8005700:	2310      	movs	r3, #16
 8005702:	e7af      	b.n	8005664 <_printf_i+0xfc>
 8005704:	6823      	ldr	r3, [r4, #0]
 8005706:	f043 0320 	orr.w	r3, r3, #32
 800570a:	6023      	str	r3, [r4, #0]
 800570c:	2378      	movs	r3, #120	; 0x78
 800570e:	4828      	ldr	r0, [pc, #160]	; (80057b0 <_printf_i+0x248>)
 8005710:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005714:	e7e3      	b.n	80056de <_printf_i+0x176>
 8005716:	0659      	lsls	r1, r3, #25
 8005718:	bf48      	it	mi
 800571a:	b2b6      	uxthmi	r6, r6
 800571c:	e7e6      	b.n	80056ec <_printf_i+0x184>
 800571e:	4615      	mov	r5, r2
 8005720:	e7bb      	b.n	800569a <_printf_i+0x132>
 8005722:	682b      	ldr	r3, [r5, #0]
 8005724:	6826      	ldr	r6, [r4, #0]
 8005726:	1d18      	adds	r0, r3, #4
 8005728:	6961      	ldr	r1, [r4, #20]
 800572a:	6028      	str	r0, [r5, #0]
 800572c:	0635      	lsls	r5, r6, #24
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	d501      	bpl.n	8005736 <_printf_i+0x1ce>
 8005732:	6019      	str	r1, [r3, #0]
 8005734:	e002      	b.n	800573c <_printf_i+0x1d4>
 8005736:	0670      	lsls	r0, r6, #25
 8005738:	d5fb      	bpl.n	8005732 <_printf_i+0x1ca>
 800573a:	8019      	strh	r1, [r3, #0]
 800573c:	2300      	movs	r3, #0
 800573e:	4615      	mov	r5, r2
 8005740:	6123      	str	r3, [r4, #16]
 8005742:	e7ba      	b.n	80056ba <_printf_i+0x152>
 8005744:	682b      	ldr	r3, [r5, #0]
 8005746:	2100      	movs	r1, #0
 8005748:	1d1a      	adds	r2, r3, #4
 800574a:	602a      	str	r2, [r5, #0]
 800574c:	681d      	ldr	r5, [r3, #0]
 800574e:	6862      	ldr	r2, [r4, #4]
 8005750:	4628      	mov	r0, r5
 8005752:	f000 f82f 	bl	80057b4 <memchr>
 8005756:	b108      	cbz	r0, 800575c <_printf_i+0x1f4>
 8005758:	1b40      	subs	r0, r0, r5
 800575a:	6060      	str	r0, [r4, #4]
 800575c:	6863      	ldr	r3, [r4, #4]
 800575e:	6123      	str	r3, [r4, #16]
 8005760:	2300      	movs	r3, #0
 8005762:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005766:	e7a8      	b.n	80056ba <_printf_i+0x152>
 8005768:	462a      	mov	r2, r5
 800576a:	4649      	mov	r1, r9
 800576c:	4640      	mov	r0, r8
 800576e:	6923      	ldr	r3, [r4, #16]
 8005770:	47d0      	blx	sl
 8005772:	3001      	adds	r0, #1
 8005774:	d0ab      	beq.n	80056ce <_printf_i+0x166>
 8005776:	6823      	ldr	r3, [r4, #0]
 8005778:	079b      	lsls	r3, r3, #30
 800577a:	d413      	bmi.n	80057a4 <_printf_i+0x23c>
 800577c:	68e0      	ldr	r0, [r4, #12]
 800577e:	9b03      	ldr	r3, [sp, #12]
 8005780:	4298      	cmp	r0, r3
 8005782:	bfb8      	it	lt
 8005784:	4618      	movlt	r0, r3
 8005786:	e7a4      	b.n	80056d2 <_printf_i+0x16a>
 8005788:	2301      	movs	r3, #1
 800578a:	4632      	mov	r2, r6
 800578c:	4649      	mov	r1, r9
 800578e:	4640      	mov	r0, r8
 8005790:	47d0      	blx	sl
 8005792:	3001      	adds	r0, #1
 8005794:	d09b      	beq.n	80056ce <_printf_i+0x166>
 8005796:	3501      	adds	r5, #1
 8005798:	68e3      	ldr	r3, [r4, #12]
 800579a:	9903      	ldr	r1, [sp, #12]
 800579c:	1a5b      	subs	r3, r3, r1
 800579e:	42ab      	cmp	r3, r5
 80057a0:	dcf2      	bgt.n	8005788 <_printf_i+0x220>
 80057a2:	e7eb      	b.n	800577c <_printf_i+0x214>
 80057a4:	2500      	movs	r5, #0
 80057a6:	f104 0619 	add.w	r6, r4, #25
 80057aa:	e7f5      	b.n	8005798 <_printf_i+0x230>
 80057ac:	080061f2 	.word	0x080061f2
 80057b0:	08006203 	.word	0x08006203

080057b4 <memchr>:
 80057b4:	4603      	mov	r3, r0
 80057b6:	b510      	push	{r4, lr}
 80057b8:	b2c9      	uxtb	r1, r1
 80057ba:	4402      	add	r2, r0
 80057bc:	4293      	cmp	r3, r2
 80057be:	4618      	mov	r0, r3
 80057c0:	d101      	bne.n	80057c6 <memchr+0x12>
 80057c2:	2000      	movs	r0, #0
 80057c4:	e003      	b.n	80057ce <memchr+0x1a>
 80057c6:	7804      	ldrb	r4, [r0, #0]
 80057c8:	3301      	adds	r3, #1
 80057ca:	428c      	cmp	r4, r1
 80057cc:	d1f6      	bne.n	80057bc <memchr+0x8>
 80057ce:	bd10      	pop	{r4, pc}

080057d0 <memmove>:
 80057d0:	4288      	cmp	r0, r1
 80057d2:	b510      	push	{r4, lr}
 80057d4:	eb01 0402 	add.w	r4, r1, r2
 80057d8:	d902      	bls.n	80057e0 <memmove+0x10>
 80057da:	4284      	cmp	r4, r0
 80057dc:	4623      	mov	r3, r4
 80057de:	d807      	bhi.n	80057f0 <memmove+0x20>
 80057e0:	1e43      	subs	r3, r0, #1
 80057e2:	42a1      	cmp	r1, r4
 80057e4:	d008      	beq.n	80057f8 <memmove+0x28>
 80057e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80057ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 80057ee:	e7f8      	b.n	80057e2 <memmove+0x12>
 80057f0:	4601      	mov	r1, r0
 80057f2:	4402      	add	r2, r0
 80057f4:	428a      	cmp	r2, r1
 80057f6:	d100      	bne.n	80057fa <memmove+0x2a>
 80057f8:	bd10      	pop	{r4, pc}
 80057fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80057fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005802:	e7f7      	b.n	80057f4 <memmove+0x24>

08005804 <_free_r>:
 8005804:	b538      	push	{r3, r4, r5, lr}
 8005806:	4605      	mov	r5, r0
 8005808:	2900      	cmp	r1, #0
 800580a:	d040      	beq.n	800588e <_free_r+0x8a>
 800580c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005810:	1f0c      	subs	r4, r1, #4
 8005812:	2b00      	cmp	r3, #0
 8005814:	bfb8      	it	lt
 8005816:	18e4      	addlt	r4, r4, r3
 8005818:	f000 f910 	bl	8005a3c <__malloc_lock>
 800581c:	4a1c      	ldr	r2, [pc, #112]	; (8005890 <_free_r+0x8c>)
 800581e:	6813      	ldr	r3, [r2, #0]
 8005820:	b933      	cbnz	r3, 8005830 <_free_r+0x2c>
 8005822:	6063      	str	r3, [r4, #4]
 8005824:	6014      	str	r4, [r2, #0]
 8005826:	4628      	mov	r0, r5
 8005828:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800582c:	f000 b90c 	b.w	8005a48 <__malloc_unlock>
 8005830:	42a3      	cmp	r3, r4
 8005832:	d908      	bls.n	8005846 <_free_r+0x42>
 8005834:	6820      	ldr	r0, [r4, #0]
 8005836:	1821      	adds	r1, r4, r0
 8005838:	428b      	cmp	r3, r1
 800583a:	bf01      	itttt	eq
 800583c:	6819      	ldreq	r1, [r3, #0]
 800583e:	685b      	ldreq	r3, [r3, #4]
 8005840:	1809      	addeq	r1, r1, r0
 8005842:	6021      	streq	r1, [r4, #0]
 8005844:	e7ed      	b.n	8005822 <_free_r+0x1e>
 8005846:	461a      	mov	r2, r3
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	b10b      	cbz	r3, 8005850 <_free_r+0x4c>
 800584c:	42a3      	cmp	r3, r4
 800584e:	d9fa      	bls.n	8005846 <_free_r+0x42>
 8005850:	6811      	ldr	r1, [r2, #0]
 8005852:	1850      	adds	r0, r2, r1
 8005854:	42a0      	cmp	r0, r4
 8005856:	d10b      	bne.n	8005870 <_free_r+0x6c>
 8005858:	6820      	ldr	r0, [r4, #0]
 800585a:	4401      	add	r1, r0
 800585c:	1850      	adds	r0, r2, r1
 800585e:	4283      	cmp	r3, r0
 8005860:	6011      	str	r1, [r2, #0]
 8005862:	d1e0      	bne.n	8005826 <_free_r+0x22>
 8005864:	6818      	ldr	r0, [r3, #0]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	4401      	add	r1, r0
 800586a:	6011      	str	r1, [r2, #0]
 800586c:	6053      	str	r3, [r2, #4]
 800586e:	e7da      	b.n	8005826 <_free_r+0x22>
 8005870:	d902      	bls.n	8005878 <_free_r+0x74>
 8005872:	230c      	movs	r3, #12
 8005874:	602b      	str	r3, [r5, #0]
 8005876:	e7d6      	b.n	8005826 <_free_r+0x22>
 8005878:	6820      	ldr	r0, [r4, #0]
 800587a:	1821      	adds	r1, r4, r0
 800587c:	428b      	cmp	r3, r1
 800587e:	bf01      	itttt	eq
 8005880:	6819      	ldreq	r1, [r3, #0]
 8005882:	685b      	ldreq	r3, [r3, #4]
 8005884:	1809      	addeq	r1, r1, r0
 8005886:	6021      	streq	r1, [r4, #0]
 8005888:	6063      	str	r3, [r4, #4]
 800588a:	6054      	str	r4, [r2, #4]
 800588c:	e7cb      	b.n	8005826 <_free_r+0x22>
 800588e:	bd38      	pop	{r3, r4, r5, pc}
 8005890:	2000042c 	.word	0x2000042c

08005894 <sbrk_aligned>:
 8005894:	b570      	push	{r4, r5, r6, lr}
 8005896:	4e0e      	ldr	r6, [pc, #56]	; (80058d0 <sbrk_aligned+0x3c>)
 8005898:	460c      	mov	r4, r1
 800589a:	6831      	ldr	r1, [r6, #0]
 800589c:	4605      	mov	r5, r0
 800589e:	b911      	cbnz	r1, 80058a6 <sbrk_aligned+0x12>
 80058a0:	f000 f8bc 	bl	8005a1c <_sbrk_r>
 80058a4:	6030      	str	r0, [r6, #0]
 80058a6:	4621      	mov	r1, r4
 80058a8:	4628      	mov	r0, r5
 80058aa:	f000 f8b7 	bl	8005a1c <_sbrk_r>
 80058ae:	1c43      	adds	r3, r0, #1
 80058b0:	d00a      	beq.n	80058c8 <sbrk_aligned+0x34>
 80058b2:	1cc4      	adds	r4, r0, #3
 80058b4:	f024 0403 	bic.w	r4, r4, #3
 80058b8:	42a0      	cmp	r0, r4
 80058ba:	d007      	beq.n	80058cc <sbrk_aligned+0x38>
 80058bc:	1a21      	subs	r1, r4, r0
 80058be:	4628      	mov	r0, r5
 80058c0:	f000 f8ac 	bl	8005a1c <_sbrk_r>
 80058c4:	3001      	adds	r0, #1
 80058c6:	d101      	bne.n	80058cc <sbrk_aligned+0x38>
 80058c8:	f04f 34ff 	mov.w	r4, #4294967295
 80058cc:	4620      	mov	r0, r4
 80058ce:	bd70      	pop	{r4, r5, r6, pc}
 80058d0:	20000430 	.word	0x20000430

080058d4 <_malloc_r>:
 80058d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058d8:	1ccd      	adds	r5, r1, #3
 80058da:	f025 0503 	bic.w	r5, r5, #3
 80058de:	3508      	adds	r5, #8
 80058e0:	2d0c      	cmp	r5, #12
 80058e2:	bf38      	it	cc
 80058e4:	250c      	movcc	r5, #12
 80058e6:	2d00      	cmp	r5, #0
 80058e8:	4607      	mov	r7, r0
 80058ea:	db01      	blt.n	80058f0 <_malloc_r+0x1c>
 80058ec:	42a9      	cmp	r1, r5
 80058ee:	d905      	bls.n	80058fc <_malloc_r+0x28>
 80058f0:	230c      	movs	r3, #12
 80058f2:	2600      	movs	r6, #0
 80058f4:	603b      	str	r3, [r7, #0]
 80058f6:	4630      	mov	r0, r6
 80058f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058fc:	4e2e      	ldr	r6, [pc, #184]	; (80059b8 <_malloc_r+0xe4>)
 80058fe:	f000 f89d 	bl	8005a3c <__malloc_lock>
 8005902:	6833      	ldr	r3, [r6, #0]
 8005904:	461c      	mov	r4, r3
 8005906:	bb34      	cbnz	r4, 8005956 <_malloc_r+0x82>
 8005908:	4629      	mov	r1, r5
 800590a:	4638      	mov	r0, r7
 800590c:	f7ff ffc2 	bl	8005894 <sbrk_aligned>
 8005910:	1c43      	adds	r3, r0, #1
 8005912:	4604      	mov	r4, r0
 8005914:	d14d      	bne.n	80059b2 <_malloc_r+0xde>
 8005916:	6834      	ldr	r4, [r6, #0]
 8005918:	4626      	mov	r6, r4
 800591a:	2e00      	cmp	r6, #0
 800591c:	d140      	bne.n	80059a0 <_malloc_r+0xcc>
 800591e:	6823      	ldr	r3, [r4, #0]
 8005920:	4631      	mov	r1, r6
 8005922:	4638      	mov	r0, r7
 8005924:	eb04 0803 	add.w	r8, r4, r3
 8005928:	f000 f878 	bl	8005a1c <_sbrk_r>
 800592c:	4580      	cmp	r8, r0
 800592e:	d13a      	bne.n	80059a6 <_malloc_r+0xd2>
 8005930:	6821      	ldr	r1, [r4, #0]
 8005932:	3503      	adds	r5, #3
 8005934:	1a6d      	subs	r5, r5, r1
 8005936:	f025 0503 	bic.w	r5, r5, #3
 800593a:	3508      	adds	r5, #8
 800593c:	2d0c      	cmp	r5, #12
 800593e:	bf38      	it	cc
 8005940:	250c      	movcc	r5, #12
 8005942:	4638      	mov	r0, r7
 8005944:	4629      	mov	r1, r5
 8005946:	f7ff ffa5 	bl	8005894 <sbrk_aligned>
 800594a:	3001      	adds	r0, #1
 800594c:	d02b      	beq.n	80059a6 <_malloc_r+0xd2>
 800594e:	6823      	ldr	r3, [r4, #0]
 8005950:	442b      	add	r3, r5
 8005952:	6023      	str	r3, [r4, #0]
 8005954:	e00e      	b.n	8005974 <_malloc_r+0xa0>
 8005956:	6822      	ldr	r2, [r4, #0]
 8005958:	1b52      	subs	r2, r2, r5
 800595a:	d41e      	bmi.n	800599a <_malloc_r+0xc6>
 800595c:	2a0b      	cmp	r2, #11
 800595e:	d916      	bls.n	800598e <_malloc_r+0xba>
 8005960:	1961      	adds	r1, r4, r5
 8005962:	42a3      	cmp	r3, r4
 8005964:	6025      	str	r5, [r4, #0]
 8005966:	bf18      	it	ne
 8005968:	6059      	strne	r1, [r3, #4]
 800596a:	6863      	ldr	r3, [r4, #4]
 800596c:	bf08      	it	eq
 800596e:	6031      	streq	r1, [r6, #0]
 8005970:	5162      	str	r2, [r4, r5]
 8005972:	604b      	str	r3, [r1, #4]
 8005974:	4638      	mov	r0, r7
 8005976:	f104 060b 	add.w	r6, r4, #11
 800597a:	f000 f865 	bl	8005a48 <__malloc_unlock>
 800597e:	f026 0607 	bic.w	r6, r6, #7
 8005982:	1d23      	adds	r3, r4, #4
 8005984:	1af2      	subs	r2, r6, r3
 8005986:	d0b6      	beq.n	80058f6 <_malloc_r+0x22>
 8005988:	1b9b      	subs	r3, r3, r6
 800598a:	50a3      	str	r3, [r4, r2]
 800598c:	e7b3      	b.n	80058f6 <_malloc_r+0x22>
 800598e:	6862      	ldr	r2, [r4, #4]
 8005990:	42a3      	cmp	r3, r4
 8005992:	bf0c      	ite	eq
 8005994:	6032      	streq	r2, [r6, #0]
 8005996:	605a      	strne	r2, [r3, #4]
 8005998:	e7ec      	b.n	8005974 <_malloc_r+0xa0>
 800599a:	4623      	mov	r3, r4
 800599c:	6864      	ldr	r4, [r4, #4]
 800599e:	e7b2      	b.n	8005906 <_malloc_r+0x32>
 80059a0:	4634      	mov	r4, r6
 80059a2:	6876      	ldr	r6, [r6, #4]
 80059a4:	e7b9      	b.n	800591a <_malloc_r+0x46>
 80059a6:	230c      	movs	r3, #12
 80059a8:	4638      	mov	r0, r7
 80059aa:	603b      	str	r3, [r7, #0]
 80059ac:	f000 f84c 	bl	8005a48 <__malloc_unlock>
 80059b0:	e7a1      	b.n	80058f6 <_malloc_r+0x22>
 80059b2:	6025      	str	r5, [r4, #0]
 80059b4:	e7de      	b.n	8005974 <_malloc_r+0xa0>
 80059b6:	bf00      	nop
 80059b8:	2000042c 	.word	0x2000042c

080059bc <_realloc_r>:
 80059bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059c0:	4680      	mov	r8, r0
 80059c2:	4614      	mov	r4, r2
 80059c4:	460e      	mov	r6, r1
 80059c6:	b921      	cbnz	r1, 80059d2 <_realloc_r+0x16>
 80059c8:	4611      	mov	r1, r2
 80059ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80059ce:	f7ff bf81 	b.w	80058d4 <_malloc_r>
 80059d2:	b92a      	cbnz	r2, 80059e0 <_realloc_r+0x24>
 80059d4:	f7ff ff16 	bl	8005804 <_free_r>
 80059d8:	4625      	mov	r5, r4
 80059da:	4628      	mov	r0, r5
 80059dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80059e0:	f000 f838 	bl	8005a54 <_malloc_usable_size_r>
 80059e4:	4284      	cmp	r4, r0
 80059e6:	4607      	mov	r7, r0
 80059e8:	d802      	bhi.n	80059f0 <_realloc_r+0x34>
 80059ea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80059ee:	d812      	bhi.n	8005a16 <_realloc_r+0x5a>
 80059f0:	4621      	mov	r1, r4
 80059f2:	4640      	mov	r0, r8
 80059f4:	f7ff ff6e 	bl	80058d4 <_malloc_r>
 80059f8:	4605      	mov	r5, r0
 80059fa:	2800      	cmp	r0, #0
 80059fc:	d0ed      	beq.n	80059da <_realloc_r+0x1e>
 80059fe:	42bc      	cmp	r4, r7
 8005a00:	4622      	mov	r2, r4
 8005a02:	4631      	mov	r1, r6
 8005a04:	bf28      	it	cs
 8005a06:	463a      	movcs	r2, r7
 8005a08:	f7ff fb26 	bl	8005058 <memcpy>
 8005a0c:	4631      	mov	r1, r6
 8005a0e:	4640      	mov	r0, r8
 8005a10:	f7ff fef8 	bl	8005804 <_free_r>
 8005a14:	e7e1      	b.n	80059da <_realloc_r+0x1e>
 8005a16:	4635      	mov	r5, r6
 8005a18:	e7df      	b.n	80059da <_realloc_r+0x1e>
	...

08005a1c <_sbrk_r>:
 8005a1c:	b538      	push	{r3, r4, r5, lr}
 8005a1e:	2300      	movs	r3, #0
 8005a20:	4d05      	ldr	r5, [pc, #20]	; (8005a38 <_sbrk_r+0x1c>)
 8005a22:	4604      	mov	r4, r0
 8005a24:	4608      	mov	r0, r1
 8005a26:	602b      	str	r3, [r5, #0]
 8005a28:	f7fb fd34 	bl	8001494 <_sbrk>
 8005a2c:	1c43      	adds	r3, r0, #1
 8005a2e:	d102      	bne.n	8005a36 <_sbrk_r+0x1a>
 8005a30:	682b      	ldr	r3, [r5, #0]
 8005a32:	b103      	cbz	r3, 8005a36 <_sbrk_r+0x1a>
 8005a34:	6023      	str	r3, [r4, #0]
 8005a36:	bd38      	pop	{r3, r4, r5, pc}
 8005a38:	20000434 	.word	0x20000434

08005a3c <__malloc_lock>:
 8005a3c:	4801      	ldr	r0, [pc, #4]	; (8005a44 <__malloc_lock+0x8>)
 8005a3e:	f000 b811 	b.w	8005a64 <__retarget_lock_acquire_recursive>
 8005a42:	bf00      	nop
 8005a44:	20000438 	.word	0x20000438

08005a48 <__malloc_unlock>:
 8005a48:	4801      	ldr	r0, [pc, #4]	; (8005a50 <__malloc_unlock+0x8>)
 8005a4a:	f000 b80c 	b.w	8005a66 <__retarget_lock_release_recursive>
 8005a4e:	bf00      	nop
 8005a50:	20000438 	.word	0x20000438

08005a54 <_malloc_usable_size_r>:
 8005a54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005a58:	1f18      	subs	r0, r3, #4
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	bfbc      	itt	lt
 8005a5e:	580b      	ldrlt	r3, [r1, r0]
 8005a60:	18c0      	addlt	r0, r0, r3
 8005a62:	4770      	bx	lr

08005a64 <__retarget_lock_acquire_recursive>:
 8005a64:	4770      	bx	lr

08005a66 <__retarget_lock_release_recursive>:
 8005a66:	4770      	bx	lr

08005a68 <_init>:
 8005a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a6a:	bf00      	nop
 8005a6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a6e:	bc08      	pop	{r3}
 8005a70:	469e      	mov	lr, r3
 8005a72:	4770      	bx	lr

08005a74 <_fini>:
 8005a74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a76:	bf00      	nop
 8005a78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a7a:	bc08      	pop	{r3}
 8005a7c:	469e      	mov	lr, r3
 8005a7e:	4770      	bx	lr
