read -sv run_verilog_mid/adder_32b_9_68_2b4528e63ec7ea970b0f45030449c090.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_68_2b4528e63ec7ea970b0f45030449c090_yosys.v
