#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Mar 28 20:44:08 2021
# Process ID: 596
# Current directory: F:/Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3840 F:\Demo\Demo.xpr
# Log file: F:/Demo/vivado.log
# Journal file: F:/Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Demo/Demo.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'F:/ip_repo/PwmIp_Demo_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/ip_repo/PwmIp_Demo_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'Demo.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
Demo_PwmIp_Demo_0_1

open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 709.441 ; gain = 98.652
update_compile_order -fileset sources_1
open_bd_design {F:/Demo/Demo.srcs/sources_1/bd/Demo/Demo.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_0
Adding component instance block -- xilinx.com:user:PwmIp_Demo:1.0 - PwmIp_Demo_0
Successfully read diagram <Demo> from BD file <F:/Demo/Demo.srcs/sources_1/bd/Demo/Demo.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 864.898 ; gain = 74.375
validate_bd_design -force
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
Demo_PwmIp_Demo_0_1

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
config_ip_cache -clear_output_repo
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  F:/Demo/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Demo/ip_repo'.
validate_bd_design -force
save_bd_design
Wrote  : <F:\Demo\Demo.srcs\sources_1\bd\Demo\Demo.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 5
INFO: [BD 41-1662] The design 'Demo.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : F:/Demo/Demo.srcs/sources_1/bd/Demo/synth/Demo.v
VHDL Output written to : F:/Demo/Demo.srcs/sources_1/bd/Demo/sim/Demo.v
VHDL Output written to : F:/Demo/Demo.srcs/sources_1/bd/Demo/hdl/Demo_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block PwmIp_Demo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_reduced_logic_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/Demo/Demo.srcs/sources_1/bd/Demo/ip/Demo_auto_pc_0/Demo_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/Demo/Demo.srcs/sources_1/bd/Demo/hw_handoff/Demo.hwh
Generated Block Design Tcl file F:/Demo/Demo.srcs/sources_1/bd/Demo/hw_handoff/Demo_bd.tcl
Generated Hardware Definition File F:/Demo/Demo.srcs/sources_1/bd/Demo/synth/Demo.hwdef
[Sun Mar 28 20:52:55 2021] Launched Demo_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
Demo_auto_pc_0_synth_1: F:/Demo/Demo.runs/Demo_auto_pc_0_synth_1/runme.log
synth_1: F:/Demo/Demo.runs/synth_1/runme.log
[Sun Mar 28 20:52:55 2021] Launched impl_1...
Run output will be captured here: F:/Demo/Demo.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1169.680 ; gain = 140.984
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 28 20:57:46 2021...
