$date
  Sun Mar 26 11:20:53 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_decoder $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ s0 $end
$var reg 1 % s1 $end
$var reg 1 & s2 $end
$var reg 1 ' s3 $end
$var reg 1 ( s4 $end
$var reg 1 ) s5 $end
$var reg 1 * s6 $end
$var reg 1 + s7 $end
$scope module instancia_decoder $end
$var reg 1 , a $end
$var reg 1 - b $end
$var reg 1 . c $end
$var reg 1 / s0 $end
$var reg 1 0 s1 $end
$var reg 1 1 s2 $end
$var reg 1 2 s3 $end
$var reg 1 3 s4 $end
$var reg 1 4 s5 $end
$var reg 1 5 s6 $end
$var reg 1 6 s7 $end
$var reg 3 7 abc[2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
0$
0%
1&
0'
0(
0)
0*
0+
0,
1-
0.
0/
00
11
02
03
04
05
06
b010 7
#30000000
1!
0"
1#
0&
1)
1,
0-
1.
01
14
b101 7
#60000000
0!
1"
0#
1&
0)
0,
1-
0.
11
04
b010 7
