

================================================================
== Vitis HLS Report for 'operator_Pipeline_VITIS_LOOP_84_1'
================================================================
* Date:           Tue Feb  8 15:34:39 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.945 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_84_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     110|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      14|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|      75|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      75|     178|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_32_32_1_1_U89  |mux_32_32_1_1  |        0|   0|  0|  14|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  14|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |idx_6_fu_114_p2        |         +|   0|  0|   9|           2|           1|
    |and_ln85_1_fu_189_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln85_fu_177_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln84_fu_99_p2     |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln85_1_fu_148_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln85_2_fu_154_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln85_fu_108_p2    |      icmp|   0|  0|  20|          32|           1|
    |or_ln85_fu_173_p2      |        or|   0|  0|   2|           1|           1|
    |idx_5_fu_160_p3        |    select|   0|  0|   2|           1|           2|
    |idx_7_fu_205_p3        |    select|   0|  0|  32|           1|          32|
    |idx_fu_194_p3          |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |xor_ln85_fu_183_p2     |       xor|   0|  0|   2|           2|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 110|          76|          49|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2          |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx_tmp_load_1  |   9|          2|   32|         64|
    |idx_1_fu_48                      |   9|          2|    2|          4|
    |idx_tmp_fu_52                    |   9|          2|   32|         64|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  54|         12|   69|        138|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |icmp_ln85_1_reg_274      |   1|   0|    1|          0|
    |icmp_ln85_2_reg_279      |   1|   0|    1|          0|
    |icmp_ln85_reg_258        |   1|   0|    1|          0|
    |idx_1_fu_48              |   2|   0|    2|          0|
    |idx_6_reg_264            |   2|   0|    2|          0|
    |idx_tmp_fu_52            |  32|   0|   32|          0|
    |idx_tmp_load_1_reg_253   |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  75|   0|   75|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  operator/_Pipeline_VITIS_LOOP_84_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  operator/_Pipeline_VITIS_LOOP_84_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  operator/_Pipeline_VITIS_LOOP_84_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  operator/_Pipeline_VITIS_LOOP_84_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  operator/_Pipeline_VITIS_LOOP_84_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  operator/_Pipeline_VITIS_LOOP_84_1|  return value|
|grp_fu_842_p_din0    |  out|   32|  ap_ctrl_hs|  operator/_Pipeline_VITIS_LOOP_84_1|  return value|
|grp_fu_842_p_din1    |  out|   32|  ap_ctrl_hs|  operator/_Pipeline_VITIS_LOOP_84_1|  return value|
|grp_fu_842_p_opcode  |  out|    5|  ap_ctrl_hs|  operator/_Pipeline_VITIS_LOOP_84_1|  return value|
|grp_fu_842_p_dout0   |   in|    1|  ap_ctrl_hs|  operator/_Pipeline_VITIS_LOOP_84_1|  return value|
|grp_fu_842_p_ce      |  out|    1|  ap_ctrl_hs|  operator/_Pipeline_VITIS_LOOP_84_1|  return value|
|tmp_64               |   in|   32|     ap_none|                              tmp_64|        scalar|
|tmp_65               |   in|   32|     ap_none|                              tmp_65|        scalar|
|tmp_66               |   in|   32|     ap_none|                              tmp_66|        scalar|
|idx_tmp_out          |  out|   32|      ap_vld|                         idx_tmp_out|       pointer|
|idx_tmp_out_ap_vld   |  out|    1|      ap_vld|                         idx_tmp_out|       pointer|
+---------------------+-----+-----+------------+------------------------------------+--------------+

