// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
// Date        : Fri Oct 18 20:29:47 2019
// Host        : DESKTOP-3TNSMFC running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.srcs/sources_1/bd/brd/ip/brd_testAERDVSSM_0_0/brd_testAERDVSSM_0_0_sim_netlist.v
// Design      : brd_testAERDVSSM_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z045ffg900-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "brd_testAERDVSSM_0_0,testAERDVSSM,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "testAERDVSSM,Vivado 2018.1" *) 
(* NotValidForBitStream *)
module brd_testAERDVSSM_0_0
   (USBClock_CI,
    LogicClk_CI,
    ADCClk_CI,
    Reset_RI,
    SPISlaveSelect_ABI,
    SPIClock_AI,
    SPIMOSI_AI,
    SPIMISO_DZO,
    ChipBiasEnable_SO,
    ChipBiasDiagSelect_SO,
    ChipBiasAddrSelect_SBO,
    ChipBiasClock_CBO,
    ChipBiasBitIn_DO,
    ChipBiasLatch_SBO,
    DVSAERData_AI,
    DVSAERReq_ABI,
    DVSAERAck_SBO,
    DVSAERReset_SBO,
    IMUClock_CZO,
    IMUData_DZIO,
    IMUInterrupt_AI,
    IMUFSync_SO,
    SyncOutClock_CO,
    SyncOutSignal_SO,
    SyncInClock_AI,
    SyncInSignal_AI,
    SyncInSignal1_AI,
    SyncInSignal2_AI,
    AERSMFifoAlmostFull_AI,
    AERSMFifoFull_AI,
    AERSMOutFifoWrite_SO,
    AERSMOutFifoData_DO);
  input USBClock_CI;
  input LogicClk_CI;
  input ADCClk_CI;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 Reset_RI RST" *) (* x_interface_parameter = "XIL_INTERFACENAME Reset_RI, POLARITY ACTIVE_LOW" *) input Reset_RI;
  input SPISlaveSelect_ABI;
  input SPIClock_AI;
  input SPIMOSI_AI;
  output SPIMISO_DZO;
  output ChipBiasEnable_SO;
  output ChipBiasDiagSelect_SO;
  output ChipBiasAddrSelect_SBO;
  output ChipBiasClock_CBO;
  output ChipBiasBitIn_DO;
  output ChipBiasLatch_SBO;
  input [10:0]DVSAERData_AI;
  input DVSAERReq_ABI;
  output DVSAERAck_SBO;
  output DVSAERReset_SBO;
  output IMUClock_CZO;
  inout IMUData_DZIO;
  input IMUInterrupt_AI;
  output IMUFSync_SO;
  output SyncOutClock_CO;
  output SyncOutSignal_SO;
  input SyncInClock_AI;
  input SyncInSignal_AI;
  input SyncInSignal1_AI;
  input SyncInSignal2_AI;
  input AERSMFifoAlmostFull_AI;
  input AERSMFifoFull_AI;
  output AERSMOutFifoWrite_SO;
  output [15:0]AERSMOutFifoData_DO;

  wire AERSMFifoAlmostFull_AI;
  wire AERSMFifoFull_AI;
  wire [15:0]AERSMOutFifoData_DO;
  wire AERSMOutFifoWrite_SO;
  wire ChipBiasAddrSelect_SBO;
  wire ChipBiasBitIn_DO;
  wire ChipBiasClock_CBO;
  wire ChipBiasDiagSelect_SO;
  wire ChipBiasLatch_SBO;
  wire DVSAERAck_SBO;
  wire [10:0]DVSAERData_AI;
  wire DVSAERReq_ABI;
  wire DVSAERReset_SBO;
  wire LogicClk_CI;
  wire Reset_RI;
  wire SPIClock_AI;
  wire SPIMISO_DZO;
  wire SPIMOSI_AI;
  wire SPISlaveSelect_ABI;
  wire SyncInClock_AI;
  wire SyncOutClock_CO;

  brd_testAERDVSSM_0_0_testAERDVSSM U0
       (.AERSMFifoAlmostFull_AI(AERSMFifoAlmostFull_AI),
        .AERSMFifoFull_AI(AERSMFifoFull_AI),
        .AERSMOutFifoData_DO(AERSMOutFifoData_DO),
        .AERSMOutFifoWrite_SO(AERSMOutFifoWrite_SO),
        .ChipBiasAddrSelect_SBO(ChipBiasAddrSelect_SBO),
        .ChipBiasBitIn_DO(ChipBiasBitIn_DO),
        .ChipBiasClock_CBO(ChipBiasClock_CBO),
        .ChipBiasDiagSelect_SO(ChipBiasDiagSelect_SO),
        .ChipBiasLatch_SBO(ChipBiasLatch_SBO),
        .DVSAERAck_SBO(DVSAERAck_SBO),
        .DVSAERData_AI(DVSAERData_AI),
        .DVSAERReq_ABI(DVSAERReq_ABI),
        .DVSAERReset_SBO(DVSAERReset_SBO),
        .LogicClk_CI(LogicClk_CI),
        .Reset_RI(Reset_RI),
        .SPIClock_AI(SPIClock_AI),
        .SPIMISO_DZO(SPIMISO_DZO),
        .SPIMOSI_AI(SPIMOSI_AI),
        .SPISlaveSelect_ABI(SPISlaveSelect_ABI),
        .SyncInClock_AI(SyncInClock_AI),
        .SyncOutClock_CO(SyncOutClock_CO));
endmodule

(* ORIG_REF_NAME = "BufferClear" *) 
module brd_testAERDVSSM_0_0_BufferClear
   (TimestampResetBuffer_S,
    D,
    \Output_SO_reg[0] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__2,
    \State_DP_reg[2] ,
    Q,
    AERSMFifoFull_AI,
    \OutFifoControl_SO_reg[AlmostEmpty_S] ,
    \State_DP_reg[1] ,
    \State_DP_reg[1]_0 ,
    \StateTimestampNext_DP_reg[2] ,
    \FifoData_DO_reg[12] ,
    AERSMFifoAlmostFull_AI,
    State_DN1);
  output TimestampResetBuffer_S;
  output [1:0]D;
  input \Output_SO_reg[0] ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__2;
  input \State_DP_reg[2] ;
  input [2:0]Q;
  input AERSMFifoFull_AI;
  input \OutFifoControl_SO_reg[AlmostEmpty_S] ;
  input \State_DP_reg[1] ;
  input \State_DP_reg[1]_0 ;
  input [0:0]\StateTimestampNext_DP_reg[2] ;
  input \FifoData_DO_reg[12] ;
  input AERSMFifoAlmostFull_AI;
  input State_DN1;

  wire AERSMFifoAlmostFull_AI;
  wire AERSMFifoFull_AI;
  wire [1:0]D;
  wire \FifoData_DO_reg[12] ;
  wire LogicClk_CI;
  wire \OutFifoControl_SO_reg[AlmostEmpty_S] ;
  wire \Output_SO_reg[0] ;
  wire [2:0]Q;
  wire [0:0]\StateTimestampNext_DP_reg[2] ;
  wire State_DN1;
  wire \State_DP[2]_i_2_n_0 ;
  wire \State_DP_reg[1] ;
  wire \State_DP_reg[1]_0 ;
  wire \State_DP_reg[2] ;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__2;
  wire TimestampResetBuffer_S;

  FDCE Memory_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\Output_SO_reg[0] ),
        .Q(TimestampResetBuffer_S));
  LUT6 #(
    .INIT(64'h0602060206030602)) 
    \State_DP[0]_i_1 
       (.I0(\State_DP_reg[2] ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(TimestampResetBuffer_S),
        .I5(AERSMFifoFull_AI),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF404040)) 
    \State_DP[2]_i_1 
       (.I0(\State_DP[2]_i_2_n_0 ),
        .I1(\OutFifoControl_SO_reg[AlmostEmpty_S] ),
        .I2(\State_DP_reg[1] ),
        .I3(\State_DP_reg[1]_0 ),
        .I4(\StateTimestampNext_DP_reg[2] ),
        .I5(\FifoData_DO_reg[12] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \State_DP[2]_i_2 
       (.I0(AERSMFifoAlmostFull_AI),
        .I1(AERSMFifoFull_AI),
        .I2(TimestampResetBuffer_S),
        .I3(State_DN1),
        .O(\State_DP[2]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "BufferClear" *) 
module brd_testAERDVSSM_0_0_BufferClear_54
   (\FSM_onehot_State_DP_reg[1] ,
    \FSM_onehot_State_DP_reg[9] ,
    \FSM_onehot_State_DP_reg[13] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__28,
    out,
    Bias35Changed_S,
    Bias36Changed_S,
    Bias27Changed_S,
    Bias34Changed_S,
    CO);
  output \FSM_onehot_State_DP_reg[1] ;
  output [2:0]\FSM_onehot_State_DP_reg[9] ;
  output \FSM_onehot_State_DP_reg[13] ;
  input LogicClk_CI;
  input SyncSignalSyncFF_S_reg_rep__28;
  input [1:0]out;
  input Bias35Changed_S;
  input Bias36Changed_S;
  input Bias27Changed_S;
  input Bias34Changed_S;
  input [0:0]CO;

  wire Bias27Changed_S;
  wire Bias34Changed_S;
  wire Bias35Changed_S;
  wire Bias36Changed_S;
  wire [0:0]CO;
  wire \FSM_onehot_State_DP_reg[13] ;
  wire \FSM_onehot_State_DP_reg[1] ;
  wire [2:0]\FSM_onehot_State_DP_reg[9] ;
  wire LogicClk_CI;
  wire Memory_SP_i_1__29_n_0;
  wire SyncSignalSyncFF_S_reg_rep__28;
  wire [1:0]out;

  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_State_DP[1]_i_1 
       (.I0(out[0]),
        .I1(\FSM_onehot_State_DP_reg[1] ),
        .O(\FSM_onehot_State_DP_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_State_DP[32]_i_3 
       (.I0(out[0]),
        .I1(\FSM_onehot_State_DP_reg[1] ),
        .O(\FSM_onehot_State_DP_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \FSM_onehot_State_DP[7]_i_1 
       (.I0(\FSM_onehot_State_DP_reg[1] ),
        .I1(out[0]),
        .I2(Bias35Changed_S),
        .I3(Bias36Changed_S),
        .O(\FSM_onehot_State_DP_reg[9] [1]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \FSM_onehot_State_DP[9]_i_1 
       (.I0(out[0]),
        .I1(\FSM_onehot_State_DP_reg[1] ),
        .I2(Bias35Changed_S),
        .I3(Bias36Changed_S),
        .I4(Bias27Changed_S),
        .I5(Bias34Changed_S),
        .O(\FSM_onehot_State_DP_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h73)) 
    Memory_SP_i_1__29
       (.I0(out[1]),
        .I1(CO),
        .I2(\FSM_onehot_State_DP_reg[1] ),
        .O(Memory_SP_i_1__29_n_0));
  FDCE Memory_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(Memory_SP_i_1__29_n_0),
        .Q(\FSM_onehot_State_DP_reg[1] ));
endmodule

(* ORIG_REF_NAME = "BufferClear" *) 
module brd_testAERDVSSM_0_0_BufferClear_55
   (Bias9Changed_S,
    \FSM_onehot_State_DP_reg[32] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    Bias10Changed_S,
    out,
    CO);
  output Bias9Changed_S;
  output \FSM_onehot_State_DP_reg[32] ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input Bias10Changed_S;
  input [0:0]out;
  input [0:0]CO;

  wire Bias10Changed_S;
  wire Bias9Changed_S;
  wire [0:0]CO;
  wire \FSM_onehot_State_DP_reg[32] ;
  wire LogicClk_CI;
  wire Memory_SP_i_1__7_n_0;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [0:0]out;

  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_State_DP[32]_i_4 
       (.I0(Bias9Changed_S),
        .I1(Bias10Changed_S),
        .O(\FSM_onehot_State_DP_reg[32] ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h73)) 
    Memory_SP_i_1__7
       (.I0(out),
        .I1(CO),
        .I2(Bias9Changed_S),
        .O(Memory_SP_i_1__7_n_0));
  FDCE Memory_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(Memory_SP_i_1__7_n_0),
        .Q(Bias9Changed_S));
endmodule

(* ORIG_REF_NAME = "BufferClear" *) 
module brd_testAERDVSSM_0_0_BufferClear_56
   (Bias8Changed_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    out,
    CO);
  output Bias8Changed_S;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input [0:0]out;
  input [0:0]CO;

  wire Bias8Changed_S;
  wire [0:0]CO;
  wire LogicClk_CI;
  wire Memory_SP_i_1__6_n_0;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [0:0]out;

  LUT3 #(
    .INIT(8'h73)) 
    Memory_SP_i_1__6
       (.I0(out),
        .I1(CO),
        .I2(Bias8Changed_S),
        .O(Memory_SP_i_1__6_n_0));
  FDCE Memory_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(Memory_SP_i_1__6_n_0),
        .Q(Bias8Changed_S));
endmodule

(* ORIG_REF_NAME = "BufferClear" *) 
module brd_testAERDVSSM_0_0_BufferClear_57
   (Bias4Changed_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    out,
    CO);
  output Bias4Changed_S;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input [0:0]out;
  input [0:0]CO;

  wire Bias4Changed_S;
  wire [0:0]CO;
  wire LogicClk_CI;
  wire Memory_SP_i_1__5_n_0;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [0:0]out;

  LUT3 #(
    .INIT(8'h73)) 
    Memory_SP_i_1__5
       (.I0(out),
        .I1(CO),
        .I2(Bias4Changed_S),
        .O(Memory_SP_i_1__5_n_0));
  FDCE Memory_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(Memory_SP_i_1__5_n_0),
        .Q(Bias4Changed_S));
endmodule

(* ORIG_REF_NAME = "BufferClear" *) 
module brd_testAERDVSSM_0_0_BufferClear_58
   (Bias3Changed_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    out,
    CO);
  output Bias3Changed_S;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input [0:0]out;
  input [0:0]CO;

  wire Bias3Changed_S;
  wire [0:0]CO;
  wire LogicClk_CI;
  wire Memory_SP_i_1__4_n_0;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [0:0]out;

  LUT3 #(
    .INIT(8'h73)) 
    Memory_SP_i_1__4
       (.I0(out),
        .I1(CO),
        .I2(Bias3Changed_S),
        .O(Memory_SP_i_1__4_n_0));
  FDCE Memory_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(Memory_SP_i_1__4_n_0),
        .Q(Bias3Changed_S));
endmodule

(* ORIG_REF_NAME = "BufferClear" *) 
module brd_testAERDVSSM_0_0_BufferClear_59
   (\FSM_onehot_State_DP_reg[6] ,
    D,
    \FSM_onehot_State_DP_reg[25] ,
    \FSM_onehot_State_DP_reg[0] ,
    \FSM_onehot_State_DP_reg[12] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__28,
    Bias17Changed_S,
    Bias18Changed_S,
    Memory_SP_reg_0,
    Bias16Changed_S,
    out,
    ChipChanged_S,
    Bias22Changed_S,
    Bias21Changed_S,
    Bias19Changed_S,
    Bias20Changed_S,
    \FSM_onehot_State_DP_reg[0]_0 ,
    Bias15Changed_S,
    Memory_SP_reg_1,
    Bias14Changed_S,
    Bias13Changed_S,
    Bias11Changed_S,
    Bias12Changed_S,
    Memory_SP_reg_2,
    Bias23Changed_S,
    Bias24Changed_S,
    Bias25Changed_S,
    Bias26Changed_S,
    Bias0Changed_S,
    Bias35Changed_S,
    Bias34Changed_S,
    Bias27Changed_S,
    CO);
  output \FSM_onehot_State_DP_reg[6] ;
  output [9:0]D;
  output \FSM_onehot_State_DP_reg[25] ;
  output \FSM_onehot_State_DP_reg[0] ;
  output \FSM_onehot_State_DP_reg[12] ;
  input LogicClk_CI;
  input SyncSignalSyncFF_S_reg_rep__28;
  input Bias17Changed_S;
  input Bias18Changed_S;
  input Memory_SP_reg_0;
  input Bias16Changed_S;
  input [2:0]out;
  input ChipChanged_S;
  input Bias22Changed_S;
  input Bias21Changed_S;
  input Bias19Changed_S;
  input Bias20Changed_S;
  input \FSM_onehot_State_DP_reg[0]_0 ;
  input Bias15Changed_S;
  input Memory_SP_reg_1;
  input Bias14Changed_S;
  input Bias13Changed_S;
  input Bias11Changed_S;
  input Bias12Changed_S;
  input Memory_SP_reg_2;
  input Bias23Changed_S;
  input Bias24Changed_S;
  input Bias25Changed_S;
  input Bias26Changed_S;
  input Bias0Changed_S;
  input Bias35Changed_S;
  input Bias34Changed_S;
  input Bias27Changed_S;
  input [0:0]CO;

  wire Bias0Changed_S;
  wire Bias11Changed_S;
  wire Bias12Changed_S;
  wire Bias13Changed_S;
  wire Bias14Changed_S;
  wire Bias15Changed_S;
  wire Bias16Changed_S;
  wire Bias17Changed_S;
  wire Bias18Changed_S;
  wire Bias19Changed_S;
  wire Bias20Changed_S;
  wire Bias21Changed_S;
  wire Bias22Changed_S;
  wire Bias23Changed_S;
  wire Bias24Changed_S;
  wire Bias25Changed_S;
  wire Bias26Changed_S;
  wire Bias27Changed_S;
  wire Bias34Changed_S;
  wire Bias35Changed_S;
  wire [0:0]CO;
  wire ChipChanged_S;
  wire [9:0]D;
  wire \FSM_onehot_State_DP[13]_i_2_n_0 ;
  wire \FSM_onehot_State_DP[20]_i_2_n_0 ;
  wire \FSM_onehot_State_DP[22]_i_2_n_0 ;
  wire \FSM_onehot_State_DP[40]_i_30_n_0 ;
  wire \FSM_onehot_State_DP_reg[0] ;
  wire \FSM_onehot_State_DP_reg[0]_0 ;
  wire \FSM_onehot_State_DP_reg[12] ;
  wire \FSM_onehot_State_DP_reg[25] ;
  wire \FSM_onehot_State_DP_reg[6] ;
  wire LogicClk_CI;
  wire Memory_SP_i_1__28_n_0;
  wire Memory_SP_reg_0;
  wire Memory_SP_reg_1;
  wire Memory_SP_reg_2;
  wire SyncSignalSyncFF_S_reg_rep__28;
  wire [2:0]out;

  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \FSM_onehot_State_DP[12]_i_2 
       (.I0(\FSM_onehot_State_DP_reg[6] ),
        .I1(Bias35Changed_S),
        .I2(ChipChanged_S),
        .I3(out[0]),
        .O(\FSM_onehot_State_DP_reg[12] ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \FSM_onehot_State_DP[13]_i_1 
       (.I0(\FSM_onehot_State_DP[13]_i_2_n_0 ),
        .I1(\FSM_onehot_State_DP_reg[0]_0 ),
        .I2(Bias24Changed_S),
        .I3(Bias23Changed_S),
        .I4(Bias25Changed_S),
        .I5(Bias26Changed_S),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_onehot_State_DP[13]_i_2 
       (.I0(\FSM_onehot_State_DP_reg[6] ),
        .I1(Bias35Changed_S),
        .I2(Bias34Changed_S),
        .I3(Bias27Changed_S),
        .O(\FSM_onehot_State_DP[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \FSM_onehot_State_DP[14]_i_1 
       (.I0(\FSM_onehot_State_DP[22]_i_2_n_0 ),
        .I1(out[0]),
        .I2(ChipChanged_S),
        .I3(Bias22Changed_S),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \FSM_onehot_State_DP[15]_i_1 
       (.I0(\FSM_onehot_State_DP[22]_i_2_n_0 ),
        .I1(Bias21Changed_S),
        .I2(Bias22Changed_S),
        .I3(out[0]),
        .I4(ChipChanged_S),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \FSM_onehot_State_DP[17]_i_1 
       (.I0(\FSM_onehot_State_DP[22]_i_2_n_0 ),
        .I1(Bias22Changed_S),
        .I2(Bias21Changed_S),
        .I3(Bias19Changed_S),
        .I4(Bias20Changed_S),
        .I5(\FSM_onehot_State_DP_reg[0]_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \FSM_onehot_State_DP[19]_i_1 
       (.I0(\FSM_onehot_State_DP[20]_i_2_n_0 ),
        .I1(Bias17Changed_S),
        .I2(Bias18Changed_S),
        .I3(Memory_SP_reg_0),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \FSM_onehot_State_DP[20]_i_1 
       (.I0(\FSM_onehot_State_DP[20]_i_2_n_0 ),
        .I1(Bias16Changed_S),
        .I2(Bias18Changed_S),
        .I3(Bias17Changed_S),
        .I4(Memory_SP_reg_0),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \FSM_onehot_State_DP[20]_i_2 
       (.I0(\FSM_onehot_State_DP_reg[6] ),
        .I1(Bias35Changed_S),
        .I2(out[0]),
        .I3(ChipChanged_S),
        .I4(Bias19Changed_S),
        .I5(Bias20Changed_S),
        .O(\FSM_onehot_State_DP[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \FSM_onehot_State_DP[21]_i_1 
       (.I0(\FSM_onehot_State_DP[22]_i_2_n_0 ),
        .I1(ChipChanged_S),
        .I2(out[0]),
        .I3(Bias16Changed_S),
        .I4(Bias15Changed_S),
        .I5(Memory_SP_reg_1),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \FSM_onehot_State_DP[22]_i_1 
       (.I0(\FSM_onehot_State_DP[22]_i_2_n_0 ),
        .I1(Bias14Changed_S),
        .I2(\FSM_onehot_State_DP_reg[0]_0 ),
        .I3(Bias15Changed_S),
        .I4(Bias16Changed_S),
        .I5(Memory_SP_reg_1),
        .O(D[8]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \FSM_onehot_State_DP[22]_i_2 
       (.I0(\FSM_onehot_State_DP[13]_i_2_n_0 ),
        .I1(Bias23Changed_S),
        .I2(Bias24Changed_S),
        .I3(Bias25Changed_S),
        .I4(Bias26Changed_S),
        .O(\FSM_onehot_State_DP[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \FSM_onehot_State_DP[25]_i_1 
       (.I0(\FSM_onehot_State_DP_reg[25] ),
        .I1(Bias14Changed_S),
        .I2(Bias13Changed_S),
        .I3(Bias11Changed_S),
        .I4(Bias12Changed_S),
        .I5(\FSM_onehot_State_DP_reg[0]_0 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \FSM_onehot_State_DP[30]_i_3 
       (.I0(\FSM_onehot_State_DP[22]_i_2_n_0 ),
        .I1(Bias16Changed_S),
        .I2(Bias15Changed_S),
        .I3(Bias18Changed_S),
        .I4(Bias17Changed_S),
        .I5(Memory_SP_reg_2),
        .O(\FSM_onehot_State_DP_reg[25] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \FSM_onehot_State_DP[40]_i_20 
       (.I0(\FSM_onehot_State_DP[40]_i_30_n_0 ),
        .I1(Bias12Changed_S),
        .I2(Bias0Changed_S),
        .I3(out[1]),
        .I4(Bias20Changed_S),
        .O(\FSM_onehot_State_DP_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_onehot_State_DP[40]_i_30 
       (.I0(\FSM_onehot_State_DP_reg[6] ),
        .I1(Bias35Changed_S),
        .I2(ChipChanged_S),
        .I3(Bias34Changed_S),
        .O(\FSM_onehot_State_DP[40]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \FSM_onehot_State_DP[6]_i_1 
       (.I0(\FSM_onehot_State_DP_reg[6] ),
        .I1(ChipChanged_S),
        .I2(out[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h73)) 
    Memory_SP_i_1__28
       (.I0(out[2]),
        .I1(CO),
        .I2(\FSM_onehot_State_DP_reg[6] ),
        .O(Memory_SP_i_1__28_n_0));
  FDCE Memory_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(Memory_SP_i_1__28_n_0),
        .Q(\FSM_onehot_State_DP_reg[6] ));
endmodule

(* ORIG_REF_NAME = "BufferClear" *) 
module brd_testAERDVSSM_0_0_BufferClear_60
   (Bias35Changed_S,
    \FSM_onehot_State_DP_reg[33] ,
    \FSM_onehot_State_DP_reg[10] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__28,
    Bias11Changed_S,
    Bias12Changed_S,
    Bias3Changed_S,
    \FSM_onehot_State_DP_reg[0] ,
    Memory_SP_reg_0,
    Bias36Changed_S,
    out,
    CO);
  output Bias35Changed_S;
  output \FSM_onehot_State_DP_reg[33] ;
  output \FSM_onehot_State_DP_reg[10] ;
  input LogicClk_CI;
  input SyncSignalSyncFF_S_reg_rep__28;
  input Bias11Changed_S;
  input Bias12Changed_S;
  input Bias3Changed_S;
  input \FSM_onehot_State_DP_reg[0] ;
  input Memory_SP_reg_0;
  input Bias36Changed_S;
  input [0:0]out;
  input [0:0]CO;

  wire Bias11Changed_S;
  wire Bias12Changed_S;
  wire Bias35Changed_S;
  wire Bias36Changed_S;
  wire Bias3Changed_S;
  wire [0:0]CO;
  wire \FSM_onehot_State_DP_reg[0] ;
  wire \FSM_onehot_State_DP_reg[10] ;
  wire \FSM_onehot_State_DP_reg[33] ;
  wire LogicClk_CI;
  wire Memory_SP_i_1__27_n_0;
  wire Memory_SP_reg_0;
  wire SyncSignalSyncFF_S_reg_rep__28;
  wire [0:0]out;

  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_State_DP[32]_i_2 
       (.I0(Bias35Changed_S),
        .I1(Bias36Changed_S),
        .O(\FSM_onehot_State_DP_reg[10] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
    \FSM_onehot_State_DP[33]_i_3 
       (.I0(\FSM_onehot_State_DP_reg[10] ),
        .I1(Bias11Changed_S),
        .I2(Bias12Changed_S),
        .I3(Bias3Changed_S),
        .I4(\FSM_onehot_State_DP_reg[0] ),
        .I5(Memory_SP_reg_0),
        .O(\FSM_onehot_State_DP_reg[33] ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h73)) 
    Memory_SP_i_1__27
       (.I0(out),
        .I1(CO),
        .I2(Bias35Changed_S),
        .O(Memory_SP_i_1__27_n_0));
  FDCE Memory_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(Memory_SP_i_1__27_n_0),
        .Q(Bias35Changed_S));
endmodule

(* ORIG_REF_NAME = "BufferClear" *) 
module brd_testAERDVSSM_0_0_BufferClear_61
   (\FSM_onehot_State_DP_reg[8] ,
    D,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__28,
    ChipChanged_S,
    Memory_SP_reg_0,
    out,
    Bias27Changed_S,
    Bias26Changed_S,
    Bias35Changed_S,
    Bias36Changed_S,
    CO);
  output \FSM_onehot_State_DP_reg[8] ;
  output [1:0]D;
  input LogicClk_CI;
  input SyncSignalSyncFF_S_reg_rep__28;
  input ChipChanged_S;
  input Memory_SP_reg_0;
  input [1:0]out;
  input Bias27Changed_S;
  input Bias26Changed_S;
  input Bias35Changed_S;
  input Bias36Changed_S;
  input [0:0]CO;

  wire Bias26Changed_S;
  wire Bias27Changed_S;
  wire Bias35Changed_S;
  wire Bias36Changed_S;
  wire [0:0]CO;
  wire ChipChanged_S;
  wire [1:0]D;
  wire \FSM_onehot_State_DP_reg[8] ;
  wire LogicClk_CI;
  wire Memory_SP_i_1__26_n_0;
  wire Memory_SP_reg_0;
  wire SyncSignalSyncFF_S_reg_rep__28;
  wire [1:0]out;

  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \FSM_onehot_State_DP[10]_i_1 
       (.I0(\FSM_onehot_State_DP_reg[8] ),
        .I1(ChipChanged_S),
        .I2(Memory_SP_reg_0),
        .I3(out[0]),
        .I4(Bias27Changed_S),
        .I5(Bias26Changed_S),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \FSM_onehot_State_DP[8]_i_1 
       (.I0(\FSM_onehot_State_DP_reg[8] ),
        .I1(out[0]),
        .I2(ChipChanged_S),
        .I3(Bias35Changed_S),
        .I4(Bias36Changed_S),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h73)) 
    Memory_SP_i_1__26
       (.I0(out[1]),
        .I1(CO),
        .I2(\FSM_onehot_State_DP_reg[8] ),
        .O(Memory_SP_i_1__26_n_0));
  FDCE Memory_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(Memory_SP_i_1__26_n_0),
        .Q(\FSM_onehot_State_DP_reg[8] ));
endmodule

(* ORIG_REF_NAME = "BufferClear" *) 
module brd_testAERDVSSM_0_0_BufferClear_62
   (Bias2Changed_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    out,
    CO);
  output Bias2Changed_S;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input [0:0]out;
  input [0:0]CO;

  wire Bias2Changed_S;
  wire [0:0]CO;
  wire LogicClk_CI;
  wire Memory_SP_i_1__3_n_0;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [0:0]out;

  LUT3 #(
    .INIT(8'h73)) 
    Memory_SP_i_1__3
       (.I0(out),
        .I1(CO),
        .I2(Bias2Changed_S),
        .O(Memory_SP_i_1__3_n_0));
  FDCE Memory_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(Memory_SP_i_1__3_n_0),
        .Q(Bias2Changed_S));
endmodule

(* ORIG_REF_NAME = "BufferClear" *) 
module brd_testAERDVSSM_0_0_BufferClear_63
   (\FSM_onehot_State_DP_reg[11] ,
    D,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__28,
    Bias34Changed_S,
    Bias25Changed_S,
    Bias26Changed_S,
    Memory_SP_reg_0,
    Bias24Changed_S,
    Memory_SP_reg_1,
    \FSM_onehot_State_DP_reg[0] ,
    out,
    CO);
  output \FSM_onehot_State_DP_reg[11] ;
  output [1:0]D;
  input LogicClk_CI;
  input SyncSignalSyncFF_S_reg_rep__28;
  input Bias34Changed_S;
  input Bias25Changed_S;
  input Bias26Changed_S;
  input Memory_SP_reg_0;
  input Bias24Changed_S;
  input Memory_SP_reg_1;
  input \FSM_onehot_State_DP_reg[0] ;
  input [0:0]out;
  input [0:0]CO;

  wire Bias24Changed_S;
  wire Bias25Changed_S;
  wire Bias26Changed_S;
  wire Bias34Changed_S;
  wire [0:0]CO;
  wire [1:0]D;
  wire \FSM_onehot_State_DP_reg[0] ;
  wire \FSM_onehot_State_DP_reg[11] ;
  wire LogicClk_CI;
  wire Memory_SP_i_1__25_n_0;
  wire Memory_SP_reg_0;
  wire Memory_SP_reg_1;
  wire SyncSignalSyncFF_S_reg_rep__28;
  wire [0:0]out;

  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \FSM_onehot_State_DP[11]_i_1 
       (.I0(\FSM_onehot_State_DP_reg[11] ),
        .I1(Bias34Changed_S),
        .I2(Memory_SP_reg_1),
        .I3(Bias25Changed_S),
        .I4(Bias26Changed_S),
        .I5(\FSM_onehot_State_DP_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \FSM_onehot_State_DP[12]_i_1 
       (.I0(\FSM_onehot_State_DP_reg[11] ),
        .I1(Bias34Changed_S),
        .I2(Bias25Changed_S),
        .I3(Bias26Changed_S),
        .I4(Memory_SP_reg_0),
        .I5(Bias24Changed_S),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h73)) 
    Memory_SP_i_1__25
       (.I0(out),
        .I1(CO),
        .I2(\FSM_onehot_State_DP_reg[11] ),
        .O(Memory_SP_i_1__25_n_0));
  FDCE Memory_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(Memory_SP_i_1__25_n_0),
        .Q(\FSM_onehot_State_DP_reg[11] ));
endmodule

(* ORIG_REF_NAME = "BufferClear" *) 
module brd_testAERDVSSM_0_0_BufferClear_64
   (Memory_SP_reg_0,
    D,
    \FSM_onehot_State_DP_reg[23] ,
    \FSM_onehot_State_DP_reg[18] ,
    \FSM_onehot_State_DP_reg[0] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__28,
    Bias36Changed_S,
    Bias35Changed_S,
    ChipChanged_S,
    out,
    Bias20Changed_S,
    Memory_SP_reg_1,
    Bias16Changed_S,
    Bias15Changed_S,
    Bias23Changed_S,
    Bias24Changed_S,
    Bias21Changed_S,
    Bias22Changed_S,
    Bias25Changed_S,
    Bias34Changed_S,
    Bias27Changed_S,
    CO);
  output Memory_SP_reg_0;
  output [1:0]D;
  output \FSM_onehot_State_DP_reg[23] ;
  output \FSM_onehot_State_DP_reg[18] ;
  output \FSM_onehot_State_DP_reg[0] ;
  input LogicClk_CI;
  input SyncSignalSyncFF_S_reg_rep__28;
  input Bias36Changed_S;
  input Bias35Changed_S;
  input ChipChanged_S;
  input [1:0]out;
  input Bias20Changed_S;
  input Memory_SP_reg_1;
  input Bias16Changed_S;
  input Bias15Changed_S;
  input Bias23Changed_S;
  input Bias24Changed_S;
  input Bias21Changed_S;
  input Bias22Changed_S;
  input Bias25Changed_S;
  input Bias34Changed_S;
  input Bias27Changed_S;
  input [0:0]CO;

  wire Bias15Changed_S;
  wire Bias16Changed_S;
  wire Bias20Changed_S;
  wire Bias21Changed_S;
  wire Bias22Changed_S;
  wire Bias23Changed_S;
  wire Bias24Changed_S;
  wire Bias25Changed_S;
  wire Bias27Changed_S;
  wire Bias34Changed_S;
  wire Bias35Changed_S;
  wire Bias36Changed_S;
  wire [0:0]CO;
  wire ChipChanged_S;
  wire [1:0]D;
  wire \FSM_onehot_State_DP_reg[0] ;
  wire \FSM_onehot_State_DP_reg[18] ;
  wire \FSM_onehot_State_DP_reg[23] ;
  wire LogicClk_CI;
  wire Memory_SP_i_1__24_n_0;
  wire Memory_SP_reg_0;
  wire Memory_SP_reg_1;
  wire SyncSignalSyncFF_S_reg_rep__28;
  wire [1:0]out;

  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \FSM_onehot_State_DP[16]_i_1 
       (.I0(\FSM_onehot_State_DP_reg[23] ),
        .I1(Bias36Changed_S),
        .I2(Bias35Changed_S),
        .I3(ChipChanged_S),
        .I4(out[0]),
        .I5(Bias20Changed_S),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_onehot_State_DP[18]_i_4 
       (.I0(Memory_SP_reg_0),
        .I1(Bias25Changed_S),
        .I2(Bias34Changed_S),
        .I3(Bias27Changed_S),
        .O(\FSM_onehot_State_DP_reg[18] ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \FSM_onehot_State_DP[23]_i_1 
       (.I0(\FSM_onehot_State_DP_reg[23] ),
        .I1(Memory_SP_reg_1),
        .I2(Bias16Changed_S),
        .I3(Bias15Changed_S),
        .I4(ChipChanged_S),
        .I5(out[0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \FSM_onehot_State_DP[23]_i_2 
       (.I0(\FSM_onehot_State_DP_reg[18] ),
        .I1(Bias23Changed_S),
        .I2(Bias24Changed_S),
        .I3(Bias21Changed_S),
        .I4(Bias22Changed_S),
        .O(\FSM_onehot_State_DP_reg[23] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_State_DP[40]_i_29 
       (.I0(Memory_SP_reg_0),
        .I1(Bias25Changed_S),
        .I2(Bias24Changed_S),
        .I3(Bias23Changed_S),
        .O(\FSM_onehot_State_DP_reg[0] ));
  LUT3 #(
    .INIT(8'h73)) 
    Memory_SP_i_1__24
       (.I0(out[1]),
        .I1(CO),
        .I2(Memory_SP_reg_0),
        .O(Memory_SP_i_1__24_n_0));
  FDCE Memory_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(Memory_SP_i_1__24_n_0),
        .Q(Memory_SP_reg_0));
endmodule

(* ORIG_REF_NAME = "BufferClear" *) 
module brd_testAERDVSSM_0_0_BufferClear_65
   (Bias25Changed_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__28,
    out,
    CO);
  output Bias25Changed_S;
  input LogicClk_CI;
  input SyncSignalSyncFF_S_reg_rep__28;
  input [0:0]out;
  input [0:0]CO;

  wire Bias25Changed_S;
  wire [0:0]CO;
  wire LogicClk_CI;
  wire Memory_SP_i_1__23_n_0;
  wire SyncSignalSyncFF_S_reg_rep__28;
  wire [0:0]out;

  LUT3 #(
    .INIT(8'h73)) 
    Memory_SP_i_1__23
       (.I0(out),
        .I1(CO),
        .I2(Bias25Changed_S),
        .O(Memory_SP_i_1__23_n_0));
  FDCE Memory_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(Memory_SP_i_1__23_n_0),
        .Q(Bias25Changed_S));
endmodule

(* ORIG_REF_NAME = "BufferClear" *) 
module brd_testAERDVSSM_0_0_BufferClear_66
   (Bias24Changed_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__28,
    out,
    CO);
  output Bias24Changed_S;
  input LogicClk_CI;
  input SyncSignalSyncFF_S_reg_rep__28;
  input [0:0]out;
  input [0:0]CO;

  wire Bias24Changed_S;
  wire [0:0]CO;
  wire LogicClk_CI;
  wire Memory_SP_i_1__22_n_0;
  wire SyncSignalSyncFF_S_reg_rep__28;
  wire [0:0]out;

  LUT3 #(
    .INIT(8'h73)) 
    Memory_SP_i_1__22
       (.I0(out),
        .I1(CO),
        .I2(Bias24Changed_S),
        .O(Memory_SP_i_1__22_n_0));
  FDCE Memory_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(Memory_SP_i_1__22_n_0),
        .Q(Bias24Changed_S));
endmodule

(* ORIG_REF_NAME = "BufferClear" *) 
module brd_testAERDVSSM_0_0_BufferClear_67
   (Bias23Changed_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__28,
    out,
    CO);
  output Bias23Changed_S;
  input LogicClk_CI;
  input SyncSignalSyncFF_S_reg_rep__28;
  input [0:0]out;
  input [0:0]CO;

  wire Bias23Changed_S;
  wire [0:0]CO;
  wire LogicClk_CI;
  wire Memory_SP_i_1__21_n_0;
  wire SyncSignalSyncFF_S_reg_rep__28;
  wire [0:0]out;

  LUT3 #(
    .INIT(8'h73)) 
    Memory_SP_i_1__21
       (.I0(out),
        .I1(CO),
        .I2(Bias23Changed_S),
        .O(Memory_SP_i_1__21_n_0));
  FDCE Memory_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(Memory_SP_i_1__21_n_0),
        .Q(Bias23Changed_S));
endmodule

(* ORIG_REF_NAME = "BufferClear" *) 
module brd_testAERDVSSM_0_0_BufferClear_68
   (Memory_SP_reg_0,
    D,
    \FSM_onehot_State_DP_reg[25] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__28,
    Bias18Changed_S,
    Memory_SP_reg_1,
    Memory_SP_reg_2,
    Bias35Changed_S,
    Bias36Changed_S,
    Bias21Changed_S,
    Bias24Changed_S,
    Bias23Changed_S,
    Bias20Changed_S,
    Bias19Changed_S,
    out,
    CO);
  output Memory_SP_reg_0;
  output [0:0]D;
  output \FSM_onehot_State_DP_reg[25] ;
  input LogicClk_CI;
  input SyncSignalSyncFF_S_reg_rep__28;
  input Bias18Changed_S;
  input Memory_SP_reg_1;
  input Memory_SP_reg_2;
  input Bias35Changed_S;
  input Bias36Changed_S;
  input Bias21Changed_S;
  input Bias24Changed_S;
  input Bias23Changed_S;
  input Bias20Changed_S;
  input Bias19Changed_S;
  input [0:0]out;
  input [0:0]CO;

  wire Bias18Changed_S;
  wire Bias19Changed_S;
  wire Bias20Changed_S;
  wire Bias21Changed_S;
  wire Bias23Changed_S;
  wire Bias24Changed_S;
  wire Bias35Changed_S;
  wire Bias36Changed_S;
  wire [0:0]CO;
  wire [0:0]D;
  wire \FSM_onehot_State_DP[18]_i_2_n_0 ;
  wire \FSM_onehot_State_DP_reg[25] ;
  wire LogicClk_CI;
  wire Memory_SP_i_1__20_n_0;
  wire Memory_SP_reg_0;
  wire Memory_SP_reg_1;
  wire Memory_SP_reg_2;
  wire SyncSignalSyncFF_S_reg_rep__28;
  wire [0:0]out;

  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \FSM_onehot_State_DP[18]_i_1 
       (.I0(\FSM_onehot_State_DP[18]_i_2_n_0 ),
        .I1(Bias18Changed_S),
        .I2(Memory_SP_reg_1),
        .I3(Memory_SP_reg_2),
        .I4(Bias35Changed_S),
        .I5(Bias36Changed_S),
        .O(D));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_State_DP[18]_i_2 
       (.I0(Memory_SP_reg_0),
        .I1(Bias21Changed_S),
        .I2(Bias24Changed_S),
        .I3(Bias23Changed_S),
        .O(\FSM_onehot_State_DP[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_State_DP[30]_i_5 
       (.I0(Memory_SP_reg_0),
        .I1(Bias21Changed_S),
        .I2(Bias20Changed_S),
        .I3(Bias19Changed_S),
        .O(\FSM_onehot_State_DP_reg[25] ));
  LUT3 #(
    .INIT(8'h73)) 
    Memory_SP_i_1__20
       (.I0(out),
        .I1(CO),
        .I2(Memory_SP_reg_0),
        .O(Memory_SP_i_1__20_n_0));
  FDCE Memory_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(Memory_SP_i_1__20_n_0),
        .Q(Memory_SP_reg_0));
endmodule

(* ORIG_REF_NAME = "BufferClear" *) 
module brd_testAERDVSSM_0_0_BufferClear_69
   (Bias21Changed_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    out,
    CO);
  output Bias21Changed_S;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input [0:0]out;
  input [0:0]CO;

  wire Bias21Changed_S;
  wire [0:0]CO;
  wire LogicClk_CI;
  wire Memory_SP_i_1__19_n_0;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [0:0]out;

  LUT3 #(
    .INIT(8'h73)) 
    Memory_SP_i_1__19
       (.I0(out),
        .I1(CO),
        .I2(Bias21Changed_S),
        .O(Memory_SP_i_1__19_n_0));
  FDCE Memory_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(Memory_SP_i_1__19_n_0),
        .Q(Bias21Changed_S));
endmodule

(* ORIG_REF_NAME = "BufferClear" *) 
module brd_testAERDVSSM_0_0_BufferClear_70
   (Bias20Changed_S,
    \FSM_onehot_State_DP_reg[18] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    Bias19Changed_S,
    ChipChanged_S,
    out,
    CO);
  output Bias20Changed_S;
  output \FSM_onehot_State_DP_reg[18] ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input Bias19Changed_S;
  input ChipChanged_S;
  input [1:0]out;
  input [0:0]CO;

  wire Bias19Changed_S;
  wire Bias20Changed_S;
  wire [0:0]CO;
  wire ChipChanged_S;
  wire \FSM_onehot_State_DP_reg[18] ;
  wire LogicClk_CI;
  wire Memory_SP_i_1__18_n_0;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [1:0]out;

  LUT4 #(
    .INIT(16'hFEFF)) 
    \FSM_onehot_State_DP[18]_i_3 
       (.I0(Bias20Changed_S),
        .I1(Bias19Changed_S),
        .I2(ChipChanged_S),
        .I3(out[0]),
        .O(\FSM_onehot_State_DP_reg[18] ));
  LUT3 #(
    .INIT(8'h73)) 
    Memory_SP_i_1__18
       (.I0(out[1]),
        .I1(CO),
        .I2(Bias20Changed_S),
        .O(Memory_SP_i_1__18_n_0));
  FDCE Memory_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(Memory_SP_i_1__18_n_0),
        .Q(Bias20Changed_S));
endmodule

(* ORIG_REF_NAME = "BufferClear" *) 
module brd_testAERDVSSM_0_0_BufferClear_71
   (Bias1Changed_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    out,
    CO);
  output Bias1Changed_S;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input [0:0]out;
  input [0:0]CO;

  wire Bias1Changed_S;
  wire [0:0]CO;
  wire LogicClk_CI;
  wire Memory_SP_i_1__2_n_0;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [0:0]out;

  LUT3 #(
    .INIT(8'h73)) 
    Memory_SP_i_1__2
       (.I0(out),
        .I1(CO),
        .I2(Bias1Changed_S),
        .O(Memory_SP_i_1__2_n_0));
  FDCE Memory_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(Memory_SP_i_1__2_n_0),
        .Q(Bias1Changed_S));
endmodule

(* ORIG_REF_NAME = "BufferClear" *) 
module brd_testAERDVSSM_0_0_BufferClear_72
   (Bias19Changed_S,
    \FSM_onehot_State_DP_reg[23] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    Bias20Changed_S,
    Memory_SP_reg_0,
    Bias13Changed_S,
    Bias14Changed_S,
    Memory_SP_reg_1,
    out,
    CO);
  output Bias19Changed_S;
  output \FSM_onehot_State_DP_reg[23] ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input Bias20Changed_S;
  input Memory_SP_reg_0;
  input Bias13Changed_S;
  input Bias14Changed_S;
  input Memory_SP_reg_1;
  input [0:0]out;
  input [0:0]CO;

  wire Bias13Changed_S;
  wire Bias14Changed_S;
  wire Bias19Changed_S;
  wire Bias20Changed_S;
  wire [0:0]CO;
  wire \FSM_onehot_State_DP_reg[23] ;
  wire LogicClk_CI;
  wire Memory_SP_i_1__17_n_0;
  wire Memory_SP_reg_0;
  wire Memory_SP_reg_1;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [0:0]out;

  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \FSM_onehot_State_DP[23]_i_3 
       (.I0(Bias19Changed_S),
        .I1(Bias20Changed_S),
        .I2(Memory_SP_reg_0),
        .I3(Bias13Changed_S),
        .I4(Bias14Changed_S),
        .I5(Memory_SP_reg_1),
        .O(\FSM_onehot_State_DP_reg[23] ));
  LUT3 #(
    .INIT(8'h73)) 
    Memory_SP_i_1__17
       (.I0(out),
        .I1(CO),
        .I2(Bias19Changed_S),
        .O(Memory_SP_i_1__17_n_0));
  FDCE Memory_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(Memory_SP_i_1__17_n_0),
        .Q(Bias19Changed_S));
endmodule

(* ORIG_REF_NAME = "BufferClear" *) 
module brd_testAERDVSSM_0_0_BufferClear_73
   (Bias18Changed_S,
    D,
    \FSM_onehot_State_DP_reg[22] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    Bias36Changed_S,
    Bias35Changed_S,
    ChipChanged_S,
    out,
    Bias12Changed_S,
    Bias10Changed_S,
    Bias9Changed_S,
    Memory_SP_reg_0,
    \FSM_onehot_State_DP_reg[0] ,
    Bias8Changed_S,
    Memory_SP_reg_1,
    Bias2Changed_S,
    Memory_SP_reg_2,
    Memory_SP_reg_3,
    Bias1Changed_S,
    Memory_SP_reg_4,
    Memory_SP_reg_5,
    Bias24Changed_S,
    Bias23Changed_S,
    Memory_SP_reg_6,
    Memory_SP_reg_7,
    Bias17Changed_S,
    Bias19Changed_S,
    Bias20Changed_S,
    Bias21Changed_S,
    Bias22Changed_S,
    CO);
  output Bias18Changed_S;
  output [5:0]D;
  output \FSM_onehot_State_DP_reg[22] ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input Bias36Changed_S;
  input Bias35Changed_S;
  input ChipChanged_S;
  input [1:0]out;
  input Bias12Changed_S;
  input Bias10Changed_S;
  input Bias9Changed_S;
  input Memory_SP_reg_0;
  input \FSM_onehot_State_DP_reg[0] ;
  input Bias8Changed_S;
  input Memory_SP_reg_1;
  input Bias2Changed_S;
  input Memory_SP_reg_2;
  input Memory_SP_reg_3;
  input Bias1Changed_S;
  input Memory_SP_reg_4;
  input Memory_SP_reg_5;
  input Bias24Changed_S;
  input Bias23Changed_S;
  input Memory_SP_reg_6;
  input Memory_SP_reg_7;
  input Bias17Changed_S;
  input Bias19Changed_S;
  input Bias20Changed_S;
  input Bias21Changed_S;
  input Bias22Changed_S;
  input [0:0]CO;

  wire Bias10Changed_S;
  wire Bias12Changed_S;
  wire Bias17Changed_S;
  wire Bias18Changed_S;
  wire Bias19Changed_S;
  wire Bias1Changed_S;
  wire Bias20Changed_S;
  wire Bias21Changed_S;
  wire Bias22Changed_S;
  wire Bias23Changed_S;
  wire Bias24Changed_S;
  wire Bias2Changed_S;
  wire Bias35Changed_S;
  wire Bias36Changed_S;
  wire Bias8Changed_S;
  wire Bias9Changed_S;
  wire [0:0]CO;
  wire ChipChanged_S;
  wire [5:0]D;
  wire \FSM_onehot_State_DP[33]_i_2_n_0 ;
  wire \FSM_onehot_State_DP_reg[0] ;
  wire \FSM_onehot_State_DP_reg[22] ;
  wire LogicClk_CI;
  wire Memory_SP_i_1__16_n_0;
  wire Memory_SP_reg_0;
  wire Memory_SP_reg_1;
  wire Memory_SP_reg_2;
  wire Memory_SP_reg_3;
  wire Memory_SP_reg_4;
  wire Memory_SP_reg_5;
  wire Memory_SP_reg_6;
  wire Memory_SP_reg_7;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [1:0]out;

  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_State_DP[22]_i_3 
       (.I0(Bias18Changed_S),
        .I1(Bias17Changed_S),
        .I2(Bias19Changed_S),
        .I3(Bias20Changed_S),
        .I4(Bias21Changed_S),
        .I5(Bias22Changed_S),
        .O(\FSM_onehot_State_DP_reg[22] ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \FSM_onehot_State_DP[24]_i_1 
       (.I0(\FSM_onehot_State_DP[33]_i_2_n_0 ),
        .I1(Bias36Changed_S),
        .I2(Bias35Changed_S),
        .I3(ChipChanged_S),
        .I4(out[0]),
        .I5(Bias12Changed_S),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \FSM_onehot_State_DP[27]_i_1 
       (.I0(\FSM_onehot_State_DP[33]_i_2_n_0 ),
        .I1(Bias36Changed_S),
        .I2(Bias35Changed_S),
        .I3(Bias10Changed_S),
        .I4(Bias9Changed_S),
        .I5(Memory_SP_reg_0),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \FSM_onehot_State_DP[28]_i_1 
       (.I0(\FSM_onehot_State_DP[33]_i_2_n_0 ),
        .I1(Bias10Changed_S),
        .I2(Bias9Changed_S),
        .I3(\FSM_onehot_State_DP_reg[0] ),
        .I4(Bias8Changed_S),
        .I5(Memory_SP_reg_1),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_State_DP[31]_i_1 
       (.I0(\FSM_onehot_State_DP[33]_i_2_n_0 ),
        .I1(Bias2Changed_S),
        .I2(Memory_SP_reg_2),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \FSM_onehot_State_DP[32]_i_1 
       (.I0(\FSM_onehot_State_DP[33]_i_2_n_0 ),
        .I1(Memory_SP_reg_3),
        .I2(Bias1Changed_S),
        .I3(\FSM_onehot_State_DP_reg[0] ),
        .I4(Memory_SP_reg_4),
        .I5(Memory_SP_reg_5),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \FSM_onehot_State_DP[33]_i_1 
       (.I0(\FSM_onehot_State_DP[33]_i_2_n_0 ),
        .I1(Memory_SP_reg_2),
        .I2(Bias1Changed_S),
        .I3(Bias2Changed_S),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h00000200)) 
    \FSM_onehot_State_DP[33]_i_2 
       (.I0(\FSM_onehot_State_DP_reg[22] ),
        .I1(Bias24Changed_S),
        .I2(Bias23Changed_S),
        .I3(Memory_SP_reg_6),
        .I4(Memory_SP_reg_7),
        .O(\FSM_onehot_State_DP[33]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h73)) 
    Memory_SP_i_1__16
       (.I0(out[1]),
        .I1(CO),
        .I2(Bias18Changed_S),
        .O(Memory_SP_i_1__16_n_0));
  FDCE Memory_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(Memory_SP_i_1__16_n_0),
        .Q(Bias18Changed_S));
endmodule

(* ORIG_REF_NAME = "BufferClear" *) 
module brd_testAERDVSSM_0_0_BufferClear_74
   (Memory_SP_reg_0,
    \FSM_onehot_State_DP_reg[0] ,
    \FSM_onehot_State_DP_reg[23] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    out,
    Memory_SP_reg_1,
    Memory_SP_reg_2,
    Memory_SP_reg_3,
    Memory_SP_reg_4,
    Bias19Changed_S,
    Bias11Changed_S,
    Bias27Changed_S,
    Bias1Changed_S,
    Bias18Changed_S,
    Bias2Changed_S,
    Bias3Changed_S,
    Bias22Changed_S,
    Bias21Changed_S,
    CO);
  output Memory_SP_reg_0;
  output \FSM_onehot_State_DP_reg[0] ;
  output \FSM_onehot_State_DP_reg[23] ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input [2:0]out;
  input Memory_SP_reg_1;
  input Memory_SP_reg_2;
  input Memory_SP_reg_3;
  input Memory_SP_reg_4;
  input Bias19Changed_S;
  input Bias11Changed_S;
  input Bias27Changed_S;
  input Bias1Changed_S;
  input Bias18Changed_S;
  input Bias2Changed_S;
  input Bias3Changed_S;
  input Bias22Changed_S;
  input Bias21Changed_S;
  input [0:0]CO;

  wire Bias11Changed_S;
  wire Bias18Changed_S;
  wire Bias19Changed_S;
  wire Bias1Changed_S;
  wire Bias21Changed_S;
  wire Bias22Changed_S;
  wire Bias27Changed_S;
  wire Bias2Changed_S;
  wire Bias3Changed_S;
  wire [0:0]CO;
  wire \FSM_onehot_State_DP[40]_i_19_n_0 ;
  wire \FSM_onehot_State_DP[40]_i_28_n_0 ;
  wire \FSM_onehot_State_DP_reg[0] ;
  wire \FSM_onehot_State_DP_reg[23] ;
  wire LogicClk_CI;
  wire Memory_SP_i_1__15_n_0;
  wire Memory_SP_reg_0;
  wire Memory_SP_reg_1;
  wire Memory_SP_reg_2;
  wire Memory_SP_reg_3;
  wire Memory_SP_reg_4;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [2:0]out;

  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_State_DP[23]_i_4 
       (.I0(Memory_SP_reg_0),
        .I1(Bias18Changed_S),
        .O(\FSM_onehot_State_DP_reg[23] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_State_DP[40]_i_19 
       (.I0(\FSM_onehot_State_DP[40]_i_28_n_0 ),
        .I1(Memory_SP_reg_4),
        .I2(Bias19Changed_S),
        .I3(Bias11Changed_S),
        .I4(Bias27Changed_S),
        .I5(Bias1Changed_S),
        .O(\FSM_onehot_State_DP[40]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_State_DP[40]_i_28 
       (.I0(Memory_SP_reg_0),
        .I1(Bias18Changed_S),
        .I2(Bias2Changed_S),
        .I3(Bias3Changed_S),
        .I4(Bias22Changed_S),
        .I5(Bias21Changed_S),
        .O(\FSM_onehot_State_DP[40]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEE0EE)) 
    \FSM_onehot_State_DP[40]_i_6 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\FSM_onehot_State_DP[40]_i_19_n_0 ),
        .I3(Memory_SP_reg_1),
        .I4(Memory_SP_reg_2),
        .I5(Memory_SP_reg_3),
        .O(\FSM_onehot_State_DP_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h73)) 
    Memory_SP_i_1__15
       (.I0(out[2]),
        .I1(CO),
        .I2(Memory_SP_reg_0),
        .O(Memory_SP_i_1__15_n_0));
  FDCE Memory_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(Memory_SP_i_1__15_n_0),
        .Q(Memory_SP_reg_0));
endmodule

(* ORIG_REF_NAME = "BufferClear" *) 
module brd_testAERDVSSM_0_0_BufferClear_75
   (Bias16Changed_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    out,
    CO);
  output Bias16Changed_S;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input [0:0]out;
  input [0:0]CO;

  wire Bias16Changed_S;
  wire [0:0]CO;
  wire LogicClk_CI;
  wire Memory_SP_i_1__14_n_0;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [0:0]out;

  LUT3 #(
    .INIT(8'h73)) 
    Memory_SP_i_1__14
       (.I0(out),
        .I1(CO),
        .I2(Bias16Changed_S),
        .O(Memory_SP_i_1__14_n_0));
  FDCE Memory_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(Memory_SP_i_1__14_n_0),
        .Q(Bias16Changed_S));
endmodule

(* ORIG_REF_NAME = "BufferClear" *) 
module brd_testAERDVSSM_0_0_BufferClear_76
   (Bias15Changed_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    out,
    CO);
  output Bias15Changed_S;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input [0:0]out;
  input [0:0]CO;

  wire Bias15Changed_S;
  wire [0:0]CO;
  wire LogicClk_CI;
  wire Memory_SP_i_1__13_n_0;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [0:0]out;

  LUT3 #(
    .INIT(8'h73)) 
    Memory_SP_i_1__13
       (.I0(out),
        .I1(CO),
        .I2(Bias15Changed_S),
        .O(Memory_SP_i_1__13_n_0));
  FDCE Memory_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(Memory_SP_i_1__13_n_0),
        .Q(Bias15Changed_S));
endmodule

(* ORIG_REF_NAME = "BufferClear" *) 
module brd_testAERDVSSM_0_0_BufferClear_77
   (\FSM_onehot_State_DP_reg[30] ,
    D,
    \FSM_onehot_State_DP_reg[33] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    Memory_SP_reg_0,
    Bias8Changed_S,
    Bias4Changed_S,
    Bias9Changed_S,
    Bias10Changed_S,
    Bias13Changed_S,
    Memory_SP_reg_1,
    Bias3Changed_S,
    Memory_SP_reg_2,
    Bias16Changed_S,
    Bias15Changed_S,
    out,
    ChipChanged_S,
    Bias11Changed_S,
    Bias12Changed_S,
    CO);
  output \FSM_onehot_State_DP_reg[30] ;
  output [1:0]D;
  output \FSM_onehot_State_DP_reg[33] ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input Memory_SP_reg_0;
  input Bias8Changed_S;
  input Bias4Changed_S;
  input Bias9Changed_S;
  input Bias10Changed_S;
  input Bias13Changed_S;
  input Memory_SP_reg_1;
  input Bias3Changed_S;
  input Memory_SP_reg_2;
  input Bias16Changed_S;
  input Bias15Changed_S;
  input [1:0]out;
  input ChipChanged_S;
  input Bias11Changed_S;
  input Bias12Changed_S;
  input [0:0]CO;

  wire Bias10Changed_S;
  wire Bias11Changed_S;
  wire Bias12Changed_S;
  wire Bias13Changed_S;
  wire Bias15Changed_S;
  wire Bias16Changed_S;
  wire Bias3Changed_S;
  wire Bias4Changed_S;
  wire Bias8Changed_S;
  wire Bias9Changed_S;
  wire [0:0]CO;
  wire ChipChanged_S;
  wire [1:0]D;
  wire \FSM_onehot_State_DP[29]_i_2_n_0 ;
  wire \FSM_onehot_State_DP_reg[30] ;
  wire \FSM_onehot_State_DP_reg[33] ;
  wire LogicClk_CI;
  wire Memory_SP_i_1__12_n_0;
  wire Memory_SP_reg_0;
  wire Memory_SP_reg_1;
  wire Memory_SP_reg_2;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [1:0]out;

  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \FSM_onehot_State_DP[29]_i_1 
       (.I0(\FSM_onehot_State_DP[29]_i_2_n_0 ),
        .I1(Memory_SP_reg_0),
        .I2(Bias8Changed_S),
        .I3(Bias4Changed_S),
        .I4(Bias9Changed_S),
        .I5(Bias10Changed_S),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \FSM_onehot_State_DP[29]_i_2 
       (.I0(\FSM_onehot_State_DP_reg[30] ),
        .I1(Bias13Changed_S),
        .I2(out[0]),
        .I3(ChipChanged_S),
        .I4(Bias11Changed_S),
        .I5(Bias12Changed_S),
        .O(\FSM_onehot_State_DP[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \FSM_onehot_State_DP[30]_i_1 
       (.I0(\FSM_onehot_State_DP_reg[30] ),
        .I1(Bias13Changed_S),
        .I2(Memory_SP_reg_1),
        .I3(Memory_SP_reg_0),
        .I4(Bias3Changed_S),
        .I5(Memory_SP_reg_2),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_State_DP[40]_i_21 
       (.I0(\FSM_onehot_State_DP_reg[30] ),
        .I1(Bias13Changed_S),
        .I2(Bias16Changed_S),
        .I3(Bias15Changed_S),
        .O(\FSM_onehot_State_DP_reg[33] ));
  LUT3 #(
    .INIT(8'h73)) 
    Memory_SP_i_1__12
       (.I0(out[1]),
        .I1(CO),
        .I2(\FSM_onehot_State_DP_reg[30] ),
        .O(Memory_SP_i_1__12_n_0));
  FDCE Memory_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(Memory_SP_i_1__12_n_0),
        .Q(\FSM_onehot_State_DP_reg[30] ));
endmodule

(* ORIG_REF_NAME = "BufferClear" *) 
module brd_testAERDVSSM_0_0_BufferClear_78
   (Bias13Changed_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    out,
    CO);
  output Bias13Changed_S;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input [0:0]out;
  input [0:0]CO;

  wire Bias13Changed_S;
  wire [0:0]CO;
  wire LogicClk_CI;
  wire Memory_SP_i_1__11_n_0;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [0:0]out;

  LUT3 #(
    .INIT(8'h73)) 
    Memory_SP_i_1__11
       (.I0(out),
        .I1(CO),
        .I2(Bias13Changed_S),
        .O(Memory_SP_i_1__11_n_0));
  FDCE Memory_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(Memory_SP_i_1__11_n_0),
        .Q(Bias13Changed_S));
endmodule

(* ORIG_REF_NAME = "BufferClear" *) 
module brd_testAERDVSSM_0_0_BufferClear_79
   (Memory_SP_reg_0,
    \FSM_onehot_State_DP_reg[32] ,
    \FSM_onehot_State_DP_reg[28] ,
    \FSM_onehot_State_DP_reg[27] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    Bias11Changed_S,
    Bias2Changed_S,
    Bias3Changed_S,
    Bias4Changed_S,
    Bias8Changed_S,
    Bias36Changed_S,
    Bias35Changed_S,
    ChipChanged_S,
    out,
    CO);
  output Memory_SP_reg_0;
  output \FSM_onehot_State_DP_reg[32] ;
  output \FSM_onehot_State_DP_reg[28] ;
  output \FSM_onehot_State_DP_reg[27] ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input Bias11Changed_S;
  input Bias2Changed_S;
  input Bias3Changed_S;
  input Bias4Changed_S;
  input Bias8Changed_S;
  input Bias36Changed_S;
  input Bias35Changed_S;
  input ChipChanged_S;
  input [1:0]out;
  input [0:0]CO;

  wire Bias11Changed_S;
  wire Bias2Changed_S;
  wire Bias35Changed_S;
  wire Bias36Changed_S;
  wire Bias3Changed_S;
  wire Bias4Changed_S;
  wire Bias8Changed_S;
  wire [0:0]CO;
  wire ChipChanged_S;
  wire \FSM_onehot_State_DP_reg[27] ;
  wire \FSM_onehot_State_DP_reg[28] ;
  wire \FSM_onehot_State_DP_reg[32] ;
  wire LogicClk_CI;
  wire Memory_SP_i_1__10_n_0;
  wire Memory_SP_reg_0;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [1:0]out;

  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_State_DP[28]_i_2 
       (.I0(Memory_SP_reg_0),
        .I1(Bias11Changed_S),
        .I2(Bias36Changed_S),
        .I3(Bias35Changed_S),
        .O(\FSM_onehot_State_DP_reg[28] ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \FSM_onehot_State_DP[30]_i_2 
       (.I0(Memory_SP_reg_0),
        .I1(Bias11Changed_S),
        .I2(ChipChanged_S),
        .I3(out[0]),
        .O(\FSM_onehot_State_DP_reg[27] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_State_DP[32]_i_5 
       (.I0(Memory_SP_reg_0),
        .I1(Bias11Changed_S),
        .I2(Bias2Changed_S),
        .I3(Bias3Changed_S),
        .I4(Bias4Changed_S),
        .I5(Bias8Changed_S),
        .O(\FSM_onehot_State_DP_reg[32] ));
  LUT3 #(
    .INIT(8'h73)) 
    Memory_SP_i_1__10
       (.I0(out[1]),
        .I1(CO),
        .I2(Memory_SP_reg_0),
        .O(Memory_SP_i_1__10_n_0));
  FDCE Memory_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(Memory_SP_i_1__10_n_0),
        .Q(Memory_SP_reg_0));
endmodule

(* ORIG_REF_NAME = "BufferClear" *) 
module brd_testAERDVSSM_0_0_BufferClear_80
   (Bias11Changed_S,
    \FSM_onehot_State_DP_reg[26] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    Bias12Changed_S,
    out,
    CO);
  output Bias11Changed_S;
  output \FSM_onehot_State_DP_reg[26] ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input Bias12Changed_S;
  input [0:0]out;
  input [0:0]CO;

  wire Bias11Changed_S;
  wire Bias12Changed_S;
  wire [0:0]CO;
  wire \FSM_onehot_State_DP_reg[26] ;
  wire LogicClk_CI;
  wire Memory_SP_i_1__9_n_0;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [0:0]out;

  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_State_DP[26]_i_2 
       (.I0(Bias11Changed_S),
        .I1(Bias12Changed_S),
        .O(\FSM_onehot_State_DP_reg[26] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h73)) 
    Memory_SP_i_1__9
       (.I0(out),
        .I1(CO),
        .I2(Bias11Changed_S),
        .O(Memory_SP_i_1__9_n_0));
  FDCE Memory_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(Memory_SP_i_1__9_n_0),
        .Q(Bias11Changed_S));
endmodule

(* ORIG_REF_NAME = "BufferClear" *) 
module brd_testAERDVSSM_0_0_BufferClear_81
   (\FSM_onehot_State_DP_reg[26] ,
    D,
    \FSM_onehot_State_DP_reg[30] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    Bias14Changed_S,
    Bias13Changed_S,
    \FSM_onehot_State_DP_reg[0] ,
    Memory_SP_reg_0,
    Memory_SP_reg_1,
    Bias9Changed_S,
    Bias8Changed_S,
    Bias4Changed_S,
    out,
    CO);
  output \FSM_onehot_State_DP_reg[26] ;
  output [0:0]D;
  output \FSM_onehot_State_DP_reg[30] ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input Bias14Changed_S;
  input Bias13Changed_S;
  input \FSM_onehot_State_DP_reg[0] ;
  input Memory_SP_reg_0;
  input Memory_SP_reg_1;
  input Bias9Changed_S;
  input Bias8Changed_S;
  input Bias4Changed_S;
  input [0:0]out;
  input [0:0]CO;

  wire Bias13Changed_S;
  wire Bias14Changed_S;
  wire Bias4Changed_S;
  wire Bias8Changed_S;
  wire Bias9Changed_S;
  wire [0:0]CO;
  wire [0:0]D;
  wire \FSM_onehot_State_DP_reg[0] ;
  wire \FSM_onehot_State_DP_reg[26] ;
  wire \FSM_onehot_State_DP_reg[30] ;
  wire LogicClk_CI;
  wire Memory_SP_i_1__8_n_0;
  wire Memory_SP_reg_0;
  wire Memory_SP_reg_1;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [0:0]out;

  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \FSM_onehot_State_DP[26]_i_1 
       (.I0(\FSM_onehot_State_DP_reg[26] ),
        .I1(Bias14Changed_S),
        .I2(Bias13Changed_S),
        .I3(\FSM_onehot_State_DP_reg[0] ),
        .I4(Memory_SP_reg_0),
        .I5(Memory_SP_reg_1),
        .O(D));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_State_DP[30]_i_4 
       (.I0(\FSM_onehot_State_DP_reg[26] ),
        .I1(Bias9Changed_S),
        .I2(Bias8Changed_S),
        .I3(Bias4Changed_S),
        .O(\FSM_onehot_State_DP_reg[30] ));
  LUT3 #(
    .INIT(8'h73)) 
    Memory_SP_i_1__8
       (.I0(out),
        .I1(CO),
        .I2(\FSM_onehot_State_DP_reg[26] ),
        .O(Memory_SP_i_1__8_n_0));
  FDCE Memory_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(Memory_SP_i_1__8_n_0),
        .Q(\FSM_onehot_State_DP_reg[26] ));
endmodule

(* ORIG_REF_NAME = "BufferClear" *) 
module brd_testAERDVSSM_0_0_BufferClear_82
   (Bias0Changed_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    out,
    CO);
  output Bias0Changed_S;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input [0:0]out;
  input [0:0]CO;

  wire Bias0Changed_S;
  wire [0:0]CO;
  wire LogicClk_CI;
  wire Memory_SP_i_1__1_n_0;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [0:0]out;

  LUT3 #(
    .INIT(8'h73)) 
    Memory_SP_i_1__1
       (.I0(out),
        .I1(CO),
        .I2(Bias0Changed_S),
        .O(Memory_SP_i_1__1_n_0));
  FDCE Memory_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(Memory_SP_i_1__1_n_0),
        .Q(Bias0Changed_S));
endmodule

(* ORIG_REF_NAME = "BufferClear" *) 
module brd_testAERDVSSM_0_0_BufferClear_9
   (Memory_SP_reg_0,
    AERSMOutFifoData_DO,
    HighestTimestampSent_SN6_out,
    LogicClk_CI,
    AR,
    Q,
    \State_DP_reg[1] ,
    \FifoData_DO_reg[0] ,
    \State_DP_reg[1]_0 ,
    \Output_SO_reg[0] ,
    \Count_DP_reg[11] ,
    \State_DP_reg[1]_1 ,
    \State_DP_reg[1]_2 ,
    \State_DP_reg[1]_3 ,
    \State_DP_reg[1]_4 ,
    \State_DP_reg[1]_5 ,
    \State_DP_reg[1]_6 ,
    \State_DP_reg[1]_7 ,
    \State_DP_reg[1]_8 ,
    \State_DP_reg[1]_9 ,
    \State_DP_reg[1]_10 ,
    FifoData_DO,
    \State_DP_reg[4] ,
    HighestTimestampSent_SP,
    State_DN1,
    HighestTimestampSent_SN0,
    \State_DP_reg[4]_0 ,
    \TimestampBuffer_D_reg[2] ,
    \TimestampBuffer_D_reg[11] ,
    \State_DP_reg[4]_1 ,
    CO);
  output Memory_SP_reg_0;
  output [15:0]AERSMOutFifoData_DO;
  output HighestTimestampSent_SN6_out;
  input LogicClk_CI;
  input [0:0]AR;
  input [14:0]Q;
  input \State_DP_reg[1] ;
  input \FifoData_DO_reg[0] ;
  input \State_DP_reg[1]_0 ;
  input \Output_SO_reg[0] ;
  input [10:0]\Count_DP_reg[11] ;
  input \State_DP_reg[1]_1 ;
  input \State_DP_reg[1]_2 ;
  input \State_DP_reg[1]_3 ;
  input \State_DP_reg[1]_4 ;
  input \State_DP_reg[1]_5 ;
  input \State_DP_reg[1]_6 ;
  input \State_DP_reg[1]_7 ;
  input \State_DP_reg[1]_8 ;
  input \State_DP_reg[1]_9 ;
  input \State_DP_reg[1]_10 ;
  input [2:0]FifoData_DO;
  input \State_DP_reg[4] ;
  input HighestTimestampSent_SP;
  input State_DN1;
  input HighestTimestampSent_SN0;
  input [4:0]\State_DP_reg[4]_0 ;
  input \TimestampBuffer_D_reg[2] ;
  input \TimestampBuffer_D_reg[11] ;
  input \State_DP_reg[4]_1 ;
  input [0:0]CO;

  wire [15:0]AERSMOutFifoData_DO;
  wire \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0 ;
  wire \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0 ;
  wire \AERSMOutFifoData_DO[15]_INST_0_i_3_n_0 ;
  wire [0:0]AR;
  wire [0:0]CO;
  wire [10:0]\Count_DP_reg[11] ;
  wire [2:0]FifoData_DO;
  wire \FifoData_DO_reg[0] ;
  wire HighestTimestampSent_SN0;
  wire HighestTimestampSent_SN6_out;
  wire HighestTimestampSent_SP;
  wire HighestTimestampSent_SP_i_5_n_0;
  wire LogicClk_CI;
  wire Memory_SP_i_1__0_n_0;
  wire Memory_SP_reg_0;
  wire \Output_SO_reg[0] ;
  wire [14:0]Q;
  wire State_DN1;
  wire \State_DP_reg[1] ;
  wire \State_DP_reg[1]_0 ;
  wire \State_DP_reg[1]_1 ;
  wire \State_DP_reg[1]_10 ;
  wire \State_DP_reg[1]_2 ;
  wire \State_DP_reg[1]_3 ;
  wire \State_DP_reg[1]_4 ;
  wire \State_DP_reg[1]_5 ;
  wire \State_DP_reg[1]_6 ;
  wire \State_DP_reg[1]_7 ;
  wire \State_DP_reg[1]_8 ;
  wire \State_DP_reg[1]_9 ;
  wire \State_DP_reg[4] ;
  wire [4:0]\State_DP_reg[4]_0 ;
  wire \State_DP_reg[4]_1 ;
  wire \TimestampBuffer_D_reg[11] ;
  wire \TimestampBuffer_D_reg[2] ;

  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \AERSMOutFifoData_DO[0]_INST_0 
       (.I0(\AERSMOutFifoData_DO[15]_INST_0_i_2_n_0 ),
        .I1(Q[0]),
        .I2(\State_DP_reg[1] ),
        .I3(\AERSMOutFifoData_DO[15]_INST_0_i_1_n_0 ),
        .I4(\FifoData_DO_reg[0] ),
        .O(AERSMOutFifoData_DO[0]));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \AERSMOutFifoData_DO[10]_INST_0 
       (.I0(\AERSMOutFifoData_DO[15]_INST_0_i_2_n_0 ),
        .I1(Q[10]),
        .I2(\State_DP_reg[1]_9 ),
        .I3(\AERSMOutFifoData_DO[15]_INST_0_i_1_n_0 ),
        .I4(\Output_SO_reg[0] ),
        .I5(\Count_DP_reg[11] [9]),
        .O(AERSMOutFifoData_DO[10]));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \AERSMOutFifoData_DO[11]_INST_0 
       (.I0(\AERSMOutFifoData_DO[15]_INST_0_i_2_n_0 ),
        .I1(Q[11]),
        .I2(\State_DP_reg[1]_10 ),
        .I3(\AERSMOutFifoData_DO[15]_INST_0_i_1_n_0 ),
        .I4(\Output_SO_reg[0] ),
        .I5(\Count_DP_reg[11] [10]),
        .O(AERSMOutFifoData_DO[11]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \AERSMOutFifoData_DO[12]_INST_0 
       (.I0(\Output_SO_reg[0] ),
        .I1(\AERSMOutFifoData_DO[15]_INST_0_i_1_n_0 ),
        .I2(\AERSMOutFifoData_DO[15]_INST_0_i_2_n_0 ),
        .I3(Q[12]),
        .I4(FifoData_DO[0]),
        .I5(\State_DP_reg[4] ),
        .O(AERSMOutFifoData_DO[12]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \AERSMOutFifoData_DO[13]_INST_0 
       (.I0(\Output_SO_reg[0] ),
        .I1(\AERSMOutFifoData_DO[15]_INST_0_i_1_n_0 ),
        .I2(\AERSMOutFifoData_DO[15]_INST_0_i_2_n_0 ),
        .I3(Q[13]),
        .I4(FifoData_DO[1]),
        .I5(\State_DP_reg[4] ),
        .O(AERSMOutFifoData_DO[13]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \AERSMOutFifoData_DO[14]_INST_0 
       (.I0(\Output_SO_reg[0] ),
        .I1(\AERSMOutFifoData_DO[15]_INST_0_i_1_n_0 ),
        .I2(\AERSMOutFifoData_DO[15]_INST_0_i_2_n_0 ),
        .I3(Q[14]),
        .I4(FifoData_DO[2]),
        .I5(\State_DP_reg[4] ),
        .O(AERSMOutFifoData_DO[14]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \AERSMOutFifoData_DO[15]_INST_0 
       (.I0(\AERSMOutFifoData_DO[15]_INST_0_i_1_n_0 ),
        .I1(\AERSMOutFifoData_DO[15]_INST_0_i_2_n_0 ),
        .O(AERSMOutFifoData_DO[15]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \AERSMOutFifoData_DO[15]_INST_0_i_1 
       (.I0(\AERSMOutFifoData_DO[15]_INST_0_i_3_n_0 ),
        .I1(HighestTimestampSent_SP),
        .I2(State_DN1),
        .O(\AERSMOutFifoData_DO[15]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \AERSMOutFifoData_DO[15]_INST_0_i_2 
       (.I0(\AERSMOutFifoData_DO[15]_INST_0_i_3_n_0 ),
        .I1(HighestTimestampSent_SN0),
        .O(\AERSMOutFifoData_DO[15]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \AERSMOutFifoData_DO[15]_INST_0_i_3 
       (.I0(Memory_SP_reg_0),
        .I1(\State_DP_reg[4]_0 [1]),
        .I2(\State_DP_reg[4]_0 [2]),
        .I3(\State_DP_reg[4]_0 [3]),
        .I4(\State_DP_reg[4]_0 [4]),
        .I5(\State_DP_reg[4]_0 [0]),
        .O(\AERSMOutFifoData_DO[15]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \AERSMOutFifoData_DO[1]_INST_0 
       (.I0(\AERSMOutFifoData_DO[15]_INST_0_i_2_n_0 ),
        .I1(Q[1]),
        .I2(\State_DP_reg[1]_0 ),
        .I3(\AERSMOutFifoData_DO[15]_INST_0_i_1_n_0 ),
        .I4(\Output_SO_reg[0] ),
        .I5(\Count_DP_reg[11] [0]),
        .O(AERSMOutFifoData_DO[1]));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \AERSMOutFifoData_DO[2]_INST_0 
       (.I0(\AERSMOutFifoData_DO[15]_INST_0_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\State_DP_reg[1]_1 ),
        .I3(\AERSMOutFifoData_DO[15]_INST_0_i_1_n_0 ),
        .I4(\Output_SO_reg[0] ),
        .I5(\Count_DP_reg[11] [1]),
        .O(AERSMOutFifoData_DO[2]));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \AERSMOutFifoData_DO[3]_INST_0 
       (.I0(\AERSMOutFifoData_DO[15]_INST_0_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\State_DP_reg[1]_2 ),
        .I3(\AERSMOutFifoData_DO[15]_INST_0_i_1_n_0 ),
        .I4(\Output_SO_reg[0] ),
        .I5(\Count_DP_reg[11] [2]),
        .O(AERSMOutFifoData_DO[3]));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \AERSMOutFifoData_DO[4]_INST_0 
       (.I0(\AERSMOutFifoData_DO[15]_INST_0_i_2_n_0 ),
        .I1(Q[4]),
        .I2(\State_DP_reg[1]_3 ),
        .I3(\AERSMOutFifoData_DO[15]_INST_0_i_1_n_0 ),
        .I4(\Output_SO_reg[0] ),
        .I5(\Count_DP_reg[11] [3]),
        .O(AERSMOutFifoData_DO[4]));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \AERSMOutFifoData_DO[5]_INST_0 
       (.I0(\AERSMOutFifoData_DO[15]_INST_0_i_2_n_0 ),
        .I1(Q[5]),
        .I2(\State_DP_reg[1]_4 ),
        .I3(\AERSMOutFifoData_DO[15]_INST_0_i_1_n_0 ),
        .I4(\Output_SO_reg[0] ),
        .I5(\Count_DP_reg[11] [4]),
        .O(AERSMOutFifoData_DO[5]));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \AERSMOutFifoData_DO[6]_INST_0 
       (.I0(\AERSMOutFifoData_DO[15]_INST_0_i_2_n_0 ),
        .I1(Q[6]),
        .I2(\State_DP_reg[1]_5 ),
        .I3(\AERSMOutFifoData_DO[15]_INST_0_i_1_n_0 ),
        .I4(\Output_SO_reg[0] ),
        .I5(\Count_DP_reg[11] [5]),
        .O(AERSMOutFifoData_DO[6]));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \AERSMOutFifoData_DO[7]_INST_0 
       (.I0(\AERSMOutFifoData_DO[15]_INST_0_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\State_DP_reg[1]_6 ),
        .I3(\AERSMOutFifoData_DO[15]_INST_0_i_1_n_0 ),
        .I4(\Output_SO_reg[0] ),
        .I5(\Count_DP_reg[11] [6]),
        .O(AERSMOutFifoData_DO[7]));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \AERSMOutFifoData_DO[8]_INST_0 
       (.I0(\AERSMOutFifoData_DO[15]_INST_0_i_2_n_0 ),
        .I1(Q[8]),
        .I2(\State_DP_reg[1]_7 ),
        .I3(\AERSMOutFifoData_DO[15]_INST_0_i_1_n_0 ),
        .I4(\Output_SO_reg[0] ),
        .I5(\Count_DP_reg[11] [7]),
        .O(AERSMOutFifoData_DO[8]));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \AERSMOutFifoData_DO[9]_INST_0 
       (.I0(\AERSMOutFifoData_DO[15]_INST_0_i_2_n_0 ),
        .I1(Q[9]),
        .I2(\State_DP_reg[1]_8 ),
        .I3(\AERSMOutFifoData_DO[15]_INST_0_i_1_n_0 ),
        .I4(\Output_SO_reg[0] ),
        .I5(\Count_DP_reg[11] [8]),
        .O(AERSMOutFifoData_DO[9]));
  LUT5 #(
    .INIT(32'h80880000)) 
    HighestTimestampSent_SP_i_3
       (.I0(HighestTimestampSent_SP_i_5_n_0),
        .I1(\TimestampBuffer_D_reg[2] ),
        .I2(HighestTimestampSent_SP),
        .I3(State_DN1),
        .I4(HighestTimestampSent_SN0),
        .O(HighestTimestampSent_SN6_out));
  LUT5 #(
    .INIT(32'h80000000)) 
    HighestTimestampSent_SP_i_5
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Memory_SP_reg_0),
        .I4(\TimestampBuffer_D_reg[11] ),
        .O(HighestTimestampSent_SP_i_5_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA2FFFFFFFF)) 
    Memory_SP_i_1__0
       (.I0(Memory_SP_reg_0),
        .I1(\State_DP_reg[4]_0 [1]),
        .I2(\State_DP_reg[4]_0 [2]),
        .I3(\State_DP_reg[4]_0 [3]),
        .I4(\State_DP_reg[4]_1 ),
        .I5(CO),
        .O(Memory_SP_i_1__0_n_0));
  FDCE Memory_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Memory_SP_i_1__0_n_0),
        .Q(Memory_SP_reg_0));
endmodule

(* ORIG_REF_NAME = "ChangeDetector" *) 
module brd_testAERDVSSM_0_0_ChangeDetector
   (TimestampChanged_S,
    AERSMOutFifoData_DO,
    HighestTimestampSent_SN6_out,
    S,
    \Count_DP_reg[12] ,
    LogicClk_CI,
    AR,
    Q,
    \State_DP_reg[1] ,
    \FifoData_DO_reg[0] ,
    \State_DP_reg[1]_0 ,
    \Output_SO_reg[0] ,
    \Count_DP_reg[11] ,
    \State_DP_reg[1]_1 ,
    \State_DP_reg[1]_2 ,
    \State_DP_reg[1]_3 ,
    \State_DP_reg[1]_4 ,
    \State_DP_reg[1]_5 ,
    \State_DP_reg[1]_6 ,
    \State_DP_reg[1]_7 ,
    \State_DP_reg[1]_8 ,
    \State_DP_reg[1]_9 ,
    \State_DP_reg[1]_10 ,
    FifoData_DO,
    \State_DP_reg[4] ,
    HighestTimestampSent_SP,
    State_DN1,
    HighestTimestampSent_SN0,
    \State_DP_reg[4]_0 ,
    \TimestampBuffer_D_reg[2] ,
    \TimestampBuffer_D_reg[11] ,
    \State_DP_reg[4]_1 );
  output TimestampChanged_S;
  output [15:0]AERSMOutFifoData_DO;
  output HighestTimestampSent_SN6_out;
  input [3:0]S;
  input [0:0]\Count_DP_reg[12] ;
  input LogicClk_CI;
  input [0:0]AR;
  input [14:0]Q;
  input \State_DP_reg[1] ;
  input \FifoData_DO_reg[0] ;
  input \State_DP_reg[1]_0 ;
  input \Output_SO_reg[0] ;
  input [10:0]\Count_DP_reg[11] ;
  input \State_DP_reg[1]_1 ;
  input \State_DP_reg[1]_2 ;
  input \State_DP_reg[1]_3 ;
  input \State_DP_reg[1]_4 ;
  input \State_DP_reg[1]_5 ;
  input \State_DP_reg[1]_6 ;
  input \State_DP_reg[1]_7 ;
  input \State_DP_reg[1]_8 ;
  input \State_DP_reg[1]_9 ;
  input \State_DP_reg[1]_10 ;
  input [2:0]FifoData_DO;
  input \State_DP_reg[4] ;
  input HighestTimestampSent_SP;
  input State_DN1;
  input HighestTimestampSent_SN0;
  input [4:0]\State_DP_reg[4]_0 ;
  input \TimestampBuffer_D_reg[2] ;
  input \TimestampBuffer_D_reg[11] ;
  input \State_DP_reg[4]_1 ;

  wire [15:0]AERSMOutFifoData_DO;
  wire [0:0]AR;
  wire ChangeDetected_S1;
  wire ChangeDetected_S1_carry_n_0;
  wire ChangeDetected_S1_carry_n_1;
  wire ChangeDetected_S1_carry_n_2;
  wire ChangeDetected_S1_carry_n_3;
  wire [10:0]\Count_DP_reg[11] ;
  wire [0:0]\Count_DP_reg[12] ;
  wire [2:0]FifoData_DO;
  wire \FifoData_DO_reg[0] ;
  wire HighestTimestampSent_SN0;
  wire HighestTimestampSent_SN6_out;
  wire HighestTimestampSent_SP;
  wire LogicClk_CI;
  wire \Output_SO_reg[0] ;
  wire [14:0]Q;
  wire [3:0]S;
  wire State_DN1;
  wire \State_DP_reg[1] ;
  wire \State_DP_reg[1]_0 ;
  wire \State_DP_reg[1]_1 ;
  wire \State_DP_reg[1]_10 ;
  wire \State_DP_reg[1]_2 ;
  wire \State_DP_reg[1]_3 ;
  wire \State_DP_reg[1]_4 ;
  wire \State_DP_reg[1]_5 ;
  wire \State_DP_reg[1]_6 ;
  wire \State_DP_reg[1]_7 ;
  wire \State_DP_reg[1]_8 ;
  wire \State_DP_reg[1]_9 ;
  wire \State_DP_reg[4] ;
  wire [4:0]\State_DP_reg[4]_0 ;
  wire \State_DP_reg[4]_1 ;
  wire \TimestampBuffer_D_reg[11] ;
  wire \TimestampBuffer_D_reg[2] ;
  wire TimestampChanged_S;
  wire [3:0]NLW_ChangeDetected_S1_carry_O_UNCONNECTED;
  wire [3:1]NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED;

  CARRY4 ChangeDetected_S1_carry
       (.CI(1'b0),
        .CO({ChangeDetected_S1_carry_n_0,ChangeDetected_S1_carry_n_1,ChangeDetected_S1_carry_n_2,ChangeDetected_S1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 ChangeDetected_S1_carry__0
       (.CI(ChangeDetected_S1_carry_n_0),
        .CO({NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED[3:1],ChangeDetected_S1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,\Count_DP_reg[12] }));
  brd_testAERDVSSM_0_0_BufferClear_9 bufferChangeDetectedSignal
       (.AERSMOutFifoData_DO(AERSMOutFifoData_DO),
        .AR(AR),
        .CO(ChangeDetected_S1),
        .\Count_DP_reg[11] (\Count_DP_reg[11] ),
        .FifoData_DO(FifoData_DO),
        .\FifoData_DO_reg[0] (\FifoData_DO_reg[0] ),
        .HighestTimestampSent_SN0(HighestTimestampSent_SN0),
        .HighestTimestampSent_SN6_out(HighestTimestampSent_SN6_out),
        .HighestTimestampSent_SP(HighestTimestampSent_SP),
        .LogicClk_CI(LogicClk_CI),
        .Memory_SP_reg_0(TimestampChanged_S),
        .\Output_SO_reg[0] (\Output_SO_reg[0] ),
        .Q(Q),
        .State_DN1(State_DN1),
        .\State_DP_reg[1] (\State_DP_reg[1] ),
        .\State_DP_reg[1]_0 (\State_DP_reg[1]_0 ),
        .\State_DP_reg[1]_1 (\State_DP_reg[1]_1 ),
        .\State_DP_reg[1]_10 (\State_DP_reg[1]_10 ),
        .\State_DP_reg[1]_2 (\State_DP_reg[1]_2 ),
        .\State_DP_reg[1]_3 (\State_DP_reg[1]_3 ),
        .\State_DP_reg[1]_4 (\State_DP_reg[1]_4 ),
        .\State_DP_reg[1]_5 (\State_DP_reg[1]_5 ),
        .\State_DP_reg[1]_6 (\State_DP_reg[1]_6 ),
        .\State_DP_reg[1]_7 (\State_DP_reg[1]_7 ),
        .\State_DP_reg[1]_8 (\State_DP_reg[1]_8 ),
        .\State_DP_reg[1]_9 (\State_DP_reg[1]_9 ),
        .\State_DP_reg[4] (\State_DP_reg[4] ),
        .\State_DP_reg[4]_0 (\State_DP_reg[4]_0 ),
        .\State_DP_reg[4]_1 (\State_DP_reg[4]_1 ),
        .\TimestampBuffer_D_reg[11] (\TimestampBuffer_D_reg[11] ),
        .\TimestampBuffer_D_reg[2] (\TimestampBuffer_D_reg[2] ));
endmodule

(* ORIG_REF_NAME = "ChangeDetector" *) 
module brd_testAERDVSSM_0_0_ChangeDetector_27
   (Bias10Changed_S,
    D,
    \FSM_onehot_State_DP_reg[30] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    Q,
    Bias14Changed_S,
    Bias13Changed_S,
    \FSM_onehot_State_DP_reg[0] ,
    Memory_SP_reg,
    Memory_SP_reg_0,
    Bias9Changed_S,
    Bias8Changed_S,
    Bias4Changed_S,
    out,
    AR);
  output Bias10Changed_S;
  output [0:0]D;
  output \FSM_onehot_State_DP_reg[30] ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input [14:0]Q;
  input Bias14Changed_S;
  input Bias13Changed_S;
  input \FSM_onehot_State_DP_reg[0] ;
  input Memory_SP_reg;
  input Memory_SP_reg_0;
  input Bias9Changed_S;
  input Bias8Changed_S;
  input Bias4Changed_S;
  input [0:0]out;
  input [0:0]AR;

  wire [0:0]AR;
  wire Bias10Changed_S;
  wire Bias13Changed_S;
  wire Bias14Changed_S;
  wire Bias4Changed_S;
  wire Bias8Changed_S;
  wire Bias9Changed_S;
  wire ChangeDetected_S1;
  wire ChangeDetected_S1_carry__0_i_1__2_n_0;
  wire ChangeDetected_S1_carry_i_1__7_n_0;
  wire ChangeDetected_S1_carry_i_2__7_n_0;
  wire ChangeDetected_S1_carry_i_3__7_n_0;
  wire ChangeDetected_S1_carry_i_4__2_n_0;
  wire ChangeDetected_S1_carry_n_0;
  wire ChangeDetected_S1_carry_n_1;
  wire ChangeDetected_S1_carry_n_2;
  wire ChangeDetected_S1_carry_n_3;
  wire [0:0]D;
  wire \FSM_onehot_State_DP_reg[0] ;
  wire \FSM_onehot_State_DP_reg[30] ;
  wire LogicClk_CI;
  wire Memory_SP_reg;
  wire Memory_SP_reg_0;
  wire [14:0]PreviousData_DP;
  wire [14:0]Q;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [0:0]out;
  wire [3:0]NLW_ChangeDetected_S1_carry_O_UNCONNECTED;
  wire [3:1]NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED;

  CARRY4 ChangeDetected_S1_carry
       (.CI(1'b0),
        .CO({ChangeDetected_S1_carry_n_0,ChangeDetected_S1_carry_n_1,ChangeDetected_S1_carry_n_2,ChangeDetected_S1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry_O_UNCONNECTED[3:0]),
        .S({ChangeDetected_S1_carry_i_1__7_n_0,ChangeDetected_S1_carry_i_2__7_n_0,ChangeDetected_S1_carry_i_3__7_n_0,ChangeDetected_S1_carry_i_4__2_n_0}));
  CARRY4 ChangeDetected_S1_carry__0
       (.CI(ChangeDetected_S1_carry_n_0),
        .CO({NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED[3:1],ChangeDetected_S1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,ChangeDetected_S1_carry__0_i_1__2_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__0_i_1__2
       (.I0(Q[12]),
        .I1(PreviousData_DP[12]),
        .I2(Q[13]),
        .I3(PreviousData_DP[13]),
        .I4(PreviousData_DP[14]),
        .I5(Q[14]),
        .O(ChangeDetected_S1_carry__0_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_1__7
       (.I0(Q[9]),
        .I1(PreviousData_DP[9]),
        .I2(Q[10]),
        .I3(PreviousData_DP[10]),
        .I4(PreviousData_DP[11]),
        .I5(Q[11]),
        .O(ChangeDetected_S1_carry_i_1__7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_2__7
       (.I0(Q[7]),
        .I1(PreviousData_DP[7]),
        .I2(Q[6]),
        .I3(PreviousData_DP[6]),
        .I4(PreviousData_DP[8]),
        .I5(Q[8]),
        .O(ChangeDetected_S1_carry_i_2__7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_3__7
       (.I0(Q[4]),
        .I1(PreviousData_DP[4]),
        .I2(Q[3]),
        .I3(PreviousData_DP[3]),
        .I4(PreviousData_DP[5]),
        .I5(Q[5]),
        .O(ChangeDetected_S1_carry_i_3__7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_4__2
       (.I0(Q[0]),
        .I1(PreviousData_DP[0]),
        .I2(Q[1]),
        .I3(PreviousData_DP[1]),
        .I4(PreviousData_DP[2]),
        .I5(Q[2]),
        .O(ChangeDetected_S1_carry_i_4__2_n_0));
  FDCE \PreviousData_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(PreviousData_DP[0]));
  FDCE \PreviousData_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[10]),
        .Q(PreviousData_DP[10]));
  FDCE \PreviousData_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[11]),
        .Q(PreviousData_DP[11]));
  FDCE \PreviousData_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[12]),
        .Q(PreviousData_DP[12]));
  FDCE \PreviousData_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[13]),
        .Q(PreviousData_DP[13]));
  FDCE \PreviousData_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[14]),
        .Q(PreviousData_DP[14]));
  FDCE \PreviousData_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(PreviousData_DP[1]));
  FDCE \PreviousData_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(PreviousData_DP[2]));
  FDCE \PreviousData_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(PreviousData_DP[3]));
  FDCE \PreviousData_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(PreviousData_DP[4]));
  FDCE \PreviousData_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[5]),
        .Q(PreviousData_DP[5]));
  FDCE \PreviousData_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[6]),
        .Q(PreviousData_DP[6]));
  FDCE \PreviousData_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[7]),
        .Q(PreviousData_DP[7]));
  FDCE \PreviousData_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[8]),
        .Q(PreviousData_DP[8]));
  FDCE \PreviousData_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[9]),
        .Q(PreviousData_DP[9]));
  brd_testAERDVSSM_0_0_BufferClear_81 bufferChangeDetectedSignal
       (.Bias13Changed_S(Bias13Changed_S),
        .Bias14Changed_S(Bias14Changed_S),
        .Bias4Changed_S(Bias4Changed_S),
        .Bias8Changed_S(Bias8Changed_S),
        .Bias9Changed_S(Bias9Changed_S),
        .CO(ChangeDetected_S1),
        .D(D),
        .\FSM_onehot_State_DP_reg[0] (\FSM_onehot_State_DP_reg[0] ),
        .\FSM_onehot_State_DP_reg[26] (Bias10Changed_S),
        .\FSM_onehot_State_DP_reg[30] (\FSM_onehot_State_DP_reg[30] ),
        .LogicClk_CI(LogicClk_CI),
        .Memory_SP_reg_0(Memory_SP_reg),
        .Memory_SP_reg_1(Memory_SP_reg_0),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__29),
        .out(out));
endmodule

(* ORIG_REF_NAME = "ChangeDetector" *) 
module brd_testAERDVSSM_0_0_ChangeDetector_28
   (Bias11Changed_S,
    \FSM_onehot_State_DP_reg[26] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    Q,
    Bias12Changed_S,
    out,
    AR);
  output Bias11Changed_S;
  output \FSM_onehot_State_DP_reg[26] ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input [14:0]Q;
  input Bias12Changed_S;
  input [0:0]out;
  input [0:0]AR;

  wire [0:0]AR;
  wire Bias11Changed_S;
  wire Bias12Changed_S;
  wire ChangeDetected_S1;
  wire ChangeDetected_S1_carry__0_i_1__3_n_0;
  wire ChangeDetected_S1_carry_i_1__8_n_0;
  wire ChangeDetected_S1_carry_i_2__8_n_0;
  wire ChangeDetected_S1_carry_i_3__8_n_0;
  wire ChangeDetected_S1_carry_i_4__3_n_0;
  wire ChangeDetected_S1_carry_n_0;
  wire ChangeDetected_S1_carry_n_1;
  wire ChangeDetected_S1_carry_n_2;
  wire ChangeDetected_S1_carry_n_3;
  wire \FSM_onehot_State_DP_reg[26] ;
  wire LogicClk_CI;
  wire [14:0]PreviousData_DP;
  wire [14:0]Q;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [0:0]out;
  wire [3:0]NLW_ChangeDetected_S1_carry_O_UNCONNECTED;
  wire [3:1]NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED;

  CARRY4 ChangeDetected_S1_carry
       (.CI(1'b0),
        .CO({ChangeDetected_S1_carry_n_0,ChangeDetected_S1_carry_n_1,ChangeDetected_S1_carry_n_2,ChangeDetected_S1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry_O_UNCONNECTED[3:0]),
        .S({ChangeDetected_S1_carry_i_1__8_n_0,ChangeDetected_S1_carry_i_2__8_n_0,ChangeDetected_S1_carry_i_3__8_n_0,ChangeDetected_S1_carry_i_4__3_n_0}));
  CARRY4 ChangeDetected_S1_carry__0
       (.CI(ChangeDetected_S1_carry_n_0),
        .CO({NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED[3:1],ChangeDetected_S1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,ChangeDetected_S1_carry__0_i_1__3_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__0_i_1__3
       (.I0(Q[12]),
        .I1(PreviousData_DP[12]),
        .I2(Q[13]),
        .I3(PreviousData_DP[13]),
        .I4(PreviousData_DP[14]),
        .I5(Q[14]),
        .O(ChangeDetected_S1_carry__0_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_1__8
       (.I0(Q[9]),
        .I1(PreviousData_DP[9]),
        .I2(Q[10]),
        .I3(PreviousData_DP[10]),
        .I4(PreviousData_DP[11]),
        .I5(Q[11]),
        .O(ChangeDetected_S1_carry_i_1__8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_2__8
       (.I0(Q[7]),
        .I1(PreviousData_DP[7]),
        .I2(Q[6]),
        .I3(PreviousData_DP[6]),
        .I4(PreviousData_DP[8]),
        .I5(Q[8]),
        .O(ChangeDetected_S1_carry_i_2__8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_3__8
       (.I0(Q[4]),
        .I1(PreviousData_DP[4]),
        .I2(Q[3]),
        .I3(PreviousData_DP[3]),
        .I4(PreviousData_DP[5]),
        .I5(Q[5]),
        .O(ChangeDetected_S1_carry_i_3__8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_4__3
       (.I0(Q[0]),
        .I1(PreviousData_DP[0]),
        .I2(Q[1]),
        .I3(PreviousData_DP[1]),
        .I4(PreviousData_DP[2]),
        .I5(Q[2]),
        .O(ChangeDetected_S1_carry_i_4__3_n_0));
  FDCE \PreviousData_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(PreviousData_DP[0]));
  FDCE \PreviousData_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[10]),
        .Q(PreviousData_DP[10]));
  FDCE \PreviousData_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[11]),
        .Q(PreviousData_DP[11]));
  FDCE \PreviousData_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[12]),
        .Q(PreviousData_DP[12]));
  FDCE \PreviousData_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[13]),
        .Q(PreviousData_DP[13]));
  FDCE \PreviousData_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[14]),
        .Q(PreviousData_DP[14]));
  FDCE \PreviousData_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(PreviousData_DP[1]));
  FDCE \PreviousData_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(PreviousData_DP[2]));
  FDCE \PreviousData_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(PreviousData_DP[3]));
  FDCE \PreviousData_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(PreviousData_DP[4]));
  FDCE \PreviousData_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[5]),
        .Q(PreviousData_DP[5]));
  FDCE \PreviousData_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[6]),
        .Q(PreviousData_DP[6]));
  FDCE \PreviousData_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[7]),
        .Q(PreviousData_DP[7]));
  FDCE \PreviousData_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[8]),
        .Q(PreviousData_DP[8]));
  FDCE \PreviousData_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[9]),
        .Q(PreviousData_DP[9]));
  brd_testAERDVSSM_0_0_BufferClear_80 bufferChangeDetectedSignal
       (.Bias11Changed_S(Bias11Changed_S),
        .Bias12Changed_S(Bias12Changed_S),
        .CO(ChangeDetected_S1),
        .\FSM_onehot_State_DP_reg[26] (\FSM_onehot_State_DP_reg[26] ),
        .LogicClk_CI(LogicClk_CI),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__29),
        .out(out));
endmodule

(* ORIG_REF_NAME = "ChangeDetector" *) 
module brd_testAERDVSSM_0_0_ChangeDetector_29
   (Bias12Changed_S,
    \FSM_onehot_State_DP_reg[32] ,
    \FSM_onehot_State_DP_reg[28] ,
    \FSM_onehot_State_DP_reg[27] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    Q,
    Bias11Changed_S,
    Bias2Changed_S,
    Bias3Changed_S,
    Bias4Changed_S,
    Bias8Changed_S,
    Bias36Changed_S,
    Bias35Changed_S,
    ChipChanged_S,
    out,
    AR);
  output Bias12Changed_S;
  output \FSM_onehot_State_DP_reg[32] ;
  output \FSM_onehot_State_DP_reg[28] ;
  output \FSM_onehot_State_DP_reg[27] ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input [14:0]Q;
  input Bias11Changed_S;
  input Bias2Changed_S;
  input Bias3Changed_S;
  input Bias4Changed_S;
  input Bias8Changed_S;
  input Bias36Changed_S;
  input Bias35Changed_S;
  input ChipChanged_S;
  input [1:0]out;
  input [0:0]AR;

  wire [0:0]AR;
  wire Bias11Changed_S;
  wire Bias12Changed_S;
  wire Bias2Changed_S;
  wire Bias35Changed_S;
  wire Bias36Changed_S;
  wire Bias3Changed_S;
  wire Bias4Changed_S;
  wire Bias8Changed_S;
  wire ChangeDetected_S1;
  wire ChangeDetected_S1_carry__0_i_1__4_n_0;
  wire ChangeDetected_S1_carry_i_1__9_n_0;
  wire ChangeDetected_S1_carry_i_2__9_n_0;
  wire ChangeDetected_S1_carry_i_3__9_n_0;
  wire ChangeDetected_S1_carry_i_4__4_n_0;
  wire ChangeDetected_S1_carry_n_0;
  wire ChangeDetected_S1_carry_n_1;
  wire ChangeDetected_S1_carry_n_2;
  wire ChangeDetected_S1_carry_n_3;
  wire ChipChanged_S;
  wire \FSM_onehot_State_DP_reg[27] ;
  wire \FSM_onehot_State_DP_reg[28] ;
  wire \FSM_onehot_State_DP_reg[32] ;
  wire LogicClk_CI;
  wire [14:0]PreviousData_DP;
  wire [14:0]Q;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [1:0]out;
  wire [3:0]NLW_ChangeDetected_S1_carry_O_UNCONNECTED;
  wire [3:1]NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED;

  CARRY4 ChangeDetected_S1_carry
       (.CI(1'b0),
        .CO({ChangeDetected_S1_carry_n_0,ChangeDetected_S1_carry_n_1,ChangeDetected_S1_carry_n_2,ChangeDetected_S1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry_O_UNCONNECTED[3:0]),
        .S({ChangeDetected_S1_carry_i_1__9_n_0,ChangeDetected_S1_carry_i_2__9_n_0,ChangeDetected_S1_carry_i_3__9_n_0,ChangeDetected_S1_carry_i_4__4_n_0}));
  CARRY4 ChangeDetected_S1_carry__0
       (.CI(ChangeDetected_S1_carry_n_0),
        .CO({NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED[3:1],ChangeDetected_S1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,ChangeDetected_S1_carry__0_i_1__4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__0_i_1__4
       (.I0(Q[12]),
        .I1(PreviousData_DP[12]),
        .I2(Q[13]),
        .I3(PreviousData_DP[13]),
        .I4(PreviousData_DP[14]),
        .I5(Q[14]),
        .O(ChangeDetected_S1_carry__0_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_1__9
       (.I0(Q[9]),
        .I1(PreviousData_DP[9]),
        .I2(Q[10]),
        .I3(PreviousData_DP[10]),
        .I4(PreviousData_DP[11]),
        .I5(Q[11]),
        .O(ChangeDetected_S1_carry_i_1__9_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_2__9
       (.I0(Q[7]),
        .I1(PreviousData_DP[7]),
        .I2(Q[6]),
        .I3(PreviousData_DP[6]),
        .I4(PreviousData_DP[8]),
        .I5(Q[8]),
        .O(ChangeDetected_S1_carry_i_2__9_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_3__9
       (.I0(Q[3]),
        .I1(PreviousData_DP[3]),
        .I2(Q[4]),
        .I3(PreviousData_DP[4]),
        .I4(PreviousData_DP[5]),
        .I5(Q[5]),
        .O(ChangeDetected_S1_carry_i_3__9_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_4__4
       (.I0(Q[0]),
        .I1(PreviousData_DP[0]),
        .I2(Q[1]),
        .I3(PreviousData_DP[1]),
        .I4(PreviousData_DP[2]),
        .I5(Q[2]),
        .O(ChangeDetected_S1_carry_i_4__4_n_0));
  FDCE \PreviousData_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(PreviousData_DP[0]));
  FDCE \PreviousData_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[10]),
        .Q(PreviousData_DP[10]));
  FDCE \PreviousData_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[11]),
        .Q(PreviousData_DP[11]));
  FDCE \PreviousData_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[12]),
        .Q(PreviousData_DP[12]));
  FDCE \PreviousData_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[13]),
        .Q(PreviousData_DP[13]));
  FDCE \PreviousData_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[14]),
        .Q(PreviousData_DP[14]));
  FDCE \PreviousData_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(PreviousData_DP[1]));
  FDCE \PreviousData_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(PreviousData_DP[2]));
  FDCE \PreviousData_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(PreviousData_DP[3]));
  FDCE \PreviousData_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(PreviousData_DP[4]));
  FDCE \PreviousData_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[5]),
        .Q(PreviousData_DP[5]));
  FDCE \PreviousData_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[6]),
        .Q(PreviousData_DP[6]));
  FDCE \PreviousData_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[7]),
        .Q(PreviousData_DP[7]));
  FDCE \PreviousData_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[8]),
        .Q(PreviousData_DP[8]));
  FDCE \PreviousData_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[9]),
        .Q(PreviousData_DP[9]));
  brd_testAERDVSSM_0_0_BufferClear_79 bufferChangeDetectedSignal
       (.Bias11Changed_S(Bias11Changed_S),
        .Bias2Changed_S(Bias2Changed_S),
        .Bias35Changed_S(Bias35Changed_S),
        .Bias36Changed_S(Bias36Changed_S),
        .Bias3Changed_S(Bias3Changed_S),
        .Bias4Changed_S(Bias4Changed_S),
        .Bias8Changed_S(Bias8Changed_S),
        .CO(ChangeDetected_S1),
        .ChipChanged_S(ChipChanged_S),
        .\FSM_onehot_State_DP_reg[27] (\FSM_onehot_State_DP_reg[27] ),
        .\FSM_onehot_State_DP_reg[28] (\FSM_onehot_State_DP_reg[28] ),
        .\FSM_onehot_State_DP_reg[32] (\FSM_onehot_State_DP_reg[32] ),
        .LogicClk_CI(LogicClk_CI),
        .Memory_SP_reg_0(Bias12Changed_S),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__29),
        .out(out));
endmodule

(* ORIG_REF_NAME = "ChangeDetector" *) 
module brd_testAERDVSSM_0_0_ChangeDetector_30
   (Bias13Changed_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    Q,
    out,
    AR);
  output Bias13Changed_S;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input [14:0]Q;
  input [0:0]out;
  input [0:0]AR;

  wire [0:0]AR;
  wire Bias13Changed_S;
  wire ChangeDetected_S1;
  wire ChangeDetected_S1_carry__0_i_1__5_n_0;
  wire ChangeDetected_S1_carry_i_1__10_n_0;
  wire ChangeDetected_S1_carry_i_2__10_n_0;
  wire ChangeDetected_S1_carry_i_3__10_n_0;
  wire ChangeDetected_S1_carry_i_4__5_n_0;
  wire ChangeDetected_S1_carry_n_0;
  wire ChangeDetected_S1_carry_n_1;
  wire ChangeDetected_S1_carry_n_2;
  wire ChangeDetected_S1_carry_n_3;
  wire LogicClk_CI;
  wire [14:0]PreviousData_DP;
  wire [14:0]Q;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [0:0]out;
  wire [3:0]NLW_ChangeDetected_S1_carry_O_UNCONNECTED;
  wire [3:1]NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED;

  CARRY4 ChangeDetected_S1_carry
       (.CI(1'b0),
        .CO({ChangeDetected_S1_carry_n_0,ChangeDetected_S1_carry_n_1,ChangeDetected_S1_carry_n_2,ChangeDetected_S1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry_O_UNCONNECTED[3:0]),
        .S({ChangeDetected_S1_carry_i_1__10_n_0,ChangeDetected_S1_carry_i_2__10_n_0,ChangeDetected_S1_carry_i_3__10_n_0,ChangeDetected_S1_carry_i_4__5_n_0}));
  CARRY4 ChangeDetected_S1_carry__0
       (.CI(ChangeDetected_S1_carry_n_0),
        .CO({NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED[3:1],ChangeDetected_S1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,ChangeDetected_S1_carry__0_i_1__5_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__0_i_1__5
       (.I0(Q[12]),
        .I1(PreviousData_DP[12]),
        .I2(Q[13]),
        .I3(PreviousData_DP[13]),
        .I4(PreviousData_DP[14]),
        .I5(Q[14]),
        .O(ChangeDetected_S1_carry__0_i_1__5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_1__10
       (.I0(Q[9]),
        .I1(PreviousData_DP[9]),
        .I2(Q[10]),
        .I3(PreviousData_DP[10]),
        .I4(PreviousData_DP[11]),
        .I5(Q[11]),
        .O(ChangeDetected_S1_carry_i_1__10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_2__10
       (.I0(Q[8]),
        .I1(PreviousData_DP[8]),
        .I2(Q[6]),
        .I3(PreviousData_DP[6]),
        .I4(PreviousData_DP[7]),
        .I5(Q[7]),
        .O(ChangeDetected_S1_carry_i_2__10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_3__10
       (.I0(Q[3]),
        .I1(PreviousData_DP[3]),
        .I2(Q[4]),
        .I3(PreviousData_DP[4]),
        .I4(PreviousData_DP[5]),
        .I5(Q[5]),
        .O(ChangeDetected_S1_carry_i_3__10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_4__5
       (.I0(Q[0]),
        .I1(PreviousData_DP[0]),
        .I2(Q[1]),
        .I3(PreviousData_DP[1]),
        .I4(PreviousData_DP[2]),
        .I5(Q[2]),
        .O(ChangeDetected_S1_carry_i_4__5_n_0));
  FDCE \PreviousData_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(PreviousData_DP[0]));
  FDCE \PreviousData_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[10]),
        .Q(PreviousData_DP[10]));
  FDCE \PreviousData_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[11]),
        .Q(PreviousData_DP[11]));
  FDCE \PreviousData_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[12]),
        .Q(PreviousData_DP[12]));
  FDCE \PreviousData_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[13]),
        .Q(PreviousData_DP[13]));
  FDCE \PreviousData_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[14]),
        .Q(PreviousData_DP[14]));
  FDCE \PreviousData_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(PreviousData_DP[1]));
  FDCE \PreviousData_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(PreviousData_DP[2]));
  FDCE \PreviousData_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(PreviousData_DP[3]));
  FDCE \PreviousData_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(PreviousData_DP[4]));
  FDCE \PreviousData_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[5]),
        .Q(PreviousData_DP[5]));
  FDCE \PreviousData_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[6]),
        .Q(PreviousData_DP[6]));
  FDCE \PreviousData_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[7]),
        .Q(PreviousData_DP[7]));
  FDCE \PreviousData_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[8]),
        .Q(PreviousData_DP[8]));
  FDCE \PreviousData_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[9]),
        .Q(PreviousData_DP[9]));
  brd_testAERDVSSM_0_0_BufferClear_78 bufferChangeDetectedSignal
       (.Bias13Changed_S(Bias13Changed_S),
        .CO(ChangeDetected_S1),
        .LogicClk_CI(LogicClk_CI),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__29),
        .out(out));
endmodule

(* ORIG_REF_NAME = "ChangeDetector" *) 
module brd_testAERDVSSM_0_0_ChangeDetector_31
   (Bias14Changed_S,
    D,
    \FSM_onehot_State_DP_reg[33] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    Q,
    Memory_SP_reg,
    Bias8Changed_S,
    Bias4Changed_S,
    Bias9Changed_S,
    Bias10Changed_S,
    Bias13Changed_S,
    Memory_SP_reg_0,
    Bias3Changed_S,
    Memory_SP_reg_1,
    Bias16Changed_S,
    Bias15Changed_S,
    out,
    ChipChanged_S,
    Bias11Changed_S,
    Bias12Changed_S,
    AR);
  output Bias14Changed_S;
  output [1:0]D;
  output \FSM_onehot_State_DP_reg[33] ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input [14:0]Q;
  input Memory_SP_reg;
  input Bias8Changed_S;
  input Bias4Changed_S;
  input Bias9Changed_S;
  input Bias10Changed_S;
  input Bias13Changed_S;
  input Memory_SP_reg_0;
  input Bias3Changed_S;
  input Memory_SP_reg_1;
  input Bias16Changed_S;
  input Bias15Changed_S;
  input [1:0]out;
  input ChipChanged_S;
  input Bias11Changed_S;
  input Bias12Changed_S;
  input [1:0]AR;

  wire [1:0]AR;
  wire Bias10Changed_S;
  wire Bias11Changed_S;
  wire Bias12Changed_S;
  wire Bias13Changed_S;
  wire Bias14Changed_S;
  wire Bias15Changed_S;
  wire Bias16Changed_S;
  wire Bias3Changed_S;
  wire Bias4Changed_S;
  wire Bias8Changed_S;
  wire Bias9Changed_S;
  wire ChangeDetected_S1;
  wire ChangeDetected_S1_carry__0_i_1__6_n_0;
  wire ChangeDetected_S1_carry_i_1__11_n_0;
  wire ChangeDetected_S1_carry_i_2__11_n_0;
  wire ChangeDetected_S1_carry_i_3__11_n_0;
  wire ChangeDetected_S1_carry_i_4__6_n_0;
  wire ChangeDetected_S1_carry_n_0;
  wire ChangeDetected_S1_carry_n_1;
  wire ChangeDetected_S1_carry_n_2;
  wire ChangeDetected_S1_carry_n_3;
  wire ChipChanged_S;
  wire [1:0]D;
  wire \FSM_onehot_State_DP_reg[33] ;
  wire LogicClk_CI;
  wire Memory_SP_reg;
  wire Memory_SP_reg_0;
  wire Memory_SP_reg_1;
  wire [14:0]PreviousData_DP;
  wire [14:0]Q;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [1:0]out;
  wire [3:0]NLW_ChangeDetected_S1_carry_O_UNCONNECTED;
  wire [3:1]NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED;

  CARRY4 ChangeDetected_S1_carry
       (.CI(1'b0),
        .CO({ChangeDetected_S1_carry_n_0,ChangeDetected_S1_carry_n_1,ChangeDetected_S1_carry_n_2,ChangeDetected_S1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry_O_UNCONNECTED[3:0]),
        .S({ChangeDetected_S1_carry_i_1__11_n_0,ChangeDetected_S1_carry_i_2__11_n_0,ChangeDetected_S1_carry_i_3__11_n_0,ChangeDetected_S1_carry_i_4__6_n_0}));
  CARRY4 ChangeDetected_S1_carry__0
       (.CI(ChangeDetected_S1_carry_n_0),
        .CO({NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED[3:1],ChangeDetected_S1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,ChangeDetected_S1_carry__0_i_1__6_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__0_i_1__6
       (.I0(Q[12]),
        .I1(PreviousData_DP[12]),
        .I2(Q[13]),
        .I3(PreviousData_DP[13]),
        .I4(PreviousData_DP[14]),
        .I5(Q[14]),
        .O(ChangeDetected_S1_carry__0_i_1__6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_1__11
       (.I0(Q[9]),
        .I1(PreviousData_DP[9]),
        .I2(Q[10]),
        .I3(PreviousData_DP[10]),
        .I4(PreviousData_DP[11]),
        .I5(Q[11]),
        .O(ChangeDetected_S1_carry_i_1__11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_2__11
       (.I0(Q[6]),
        .I1(PreviousData_DP[6]),
        .I2(Q[7]),
        .I3(PreviousData_DP[7]),
        .I4(PreviousData_DP[8]),
        .I5(Q[8]),
        .O(ChangeDetected_S1_carry_i_2__11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_3__11
       (.I0(Q[3]),
        .I1(PreviousData_DP[3]),
        .I2(Q[4]),
        .I3(PreviousData_DP[4]),
        .I4(PreviousData_DP[5]),
        .I5(Q[5]),
        .O(ChangeDetected_S1_carry_i_3__11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_4__6
       (.I0(Q[0]),
        .I1(PreviousData_DP[0]),
        .I2(Q[1]),
        .I3(PreviousData_DP[1]),
        .I4(PreviousData_DP[2]),
        .I5(Q[2]),
        .O(ChangeDetected_S1_carry_i_4__6_n_0));
  FDCE \PreviousData_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(Q[0]),
        .Q(PreviousData_DP[0]));
  FDCE \PreviousData_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(Q[10]),
        .Q(PreviousData_DP[10]));
  FDCE \PreviousData_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(Q[11]),
        .Q(PreviousData_DP[11]));
  FDCE \PreviousData_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(Q[12]),
        .Q(PreviousData_DP[12]));
  FDCE \PreviousData_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(Q[13]),
        .Q(PreviousData_DP[13]));
  FDCE \PreviousData_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(Q[14]),
        .Q(PreviousData_DP[14]));
  FDCE \PreviousData_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(Q[1]),
        .Q(PreviousData_DP[1]));
  FDCE \PreviousData_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(Q[2]),
        .Q(PreviousData_DP[2]));
  FDCE \PreviousData_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(Q[3]),
        .Q(PreviousData_DP[3]));
  FDCE \PreviousData_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(Q[4]),
        .Q(PreviousData_DP[4]));
  FDCE \PreviousData_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(Q[5]),
        .Q(PreviousData_DP[5]));
  FDCE \PreviousData_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(Q[6]),
        .Q(PreviousData_DP[6]));
  FDCE \PreviousData_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(Q[7]),
        .Q(PreviousData_DP[7]));
  FDCE \PreviousData_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(Q[8]),
        .Q(PreviousData_DP[8]));
  FDCE \PreviousData_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(Q[9]),
        .Q(PreviousData_DP[9]));
  brd_testAERDVSSM_0_0_BufferClear_77 bufferChangeDetectedSignal
       (.Bias10Changed_S(Bias10Changed_S),
        .Bias11Changed_S(Bias11Changed_S),
        .Bias12Changed_S(Bias12Changed_S),
        .Bias13Changed_S(Bias13Changed_S),
        .Bias15Changed_S(Bias15Changed_S),
        .Bias16Changed_S(Bias16Changed_S),
        .Bias3Changed_S(Bias3Changed_S),
        .Bias4Changed_S(Bias4Changed_S),
        .Bias8Changed_S(Bias8Changed_S),
        .Bias9Changed_S(Bias9Changed_S),
        .CO(ChangeDetected_S1),
        .ChipChanged_S(ChipChanged_S),
        .D(D),
        .\FSM_onehot_State_DP_reg[30] (Bias14Changed_S),
        .\FSM_onehot_State_DP_reg[33] (\FSM_onehot_State_DP_reg[33] ),
        .LogicClk_CI(LogicClk_CI),
        .Memory_SP_reg_0(Memory_SP_reg),
        .Memory_SP_reg_1(Memory_SP_reg_0),
        .Memory_SP_reg_2(Memory_SP_reg_1),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__29),
        .out(out));
endmodule

(* ORIG_REF_NAME = "ChangeDetector" *) 
module brd_testAERDVSSM_0_0_ChangeDetector_32
   (Bias15Changed_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    Q,
    out,
    AR);
  output Bias15Changed_S;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input [14:0]Q;
  input [0:0]out;
  input [0:0]AR;

  wire [0:0]AR;
  wire Bias15Changed_S;
  wire ChangeDetected_S1;
  wire ChangeDetected_S1_carry__0_i_1__7_n_0;
  wire ChangeDetected_S1_carry_i_1__12_n_0;
  wire ChangeDetected_S1_carry_i_2__12_n_0;
  wire ChangeDetected_S1_carry_i_3__12_n_0;
  wire ChangeDetected_S1_carry_i_4__7_n_0;
  wire ChangeDetected_S1_carry_n_0;
  wire ChangeDetected_S1_carry_n_1;
  wire ChangeDetected_S1_carry_n_2;
  wire ChangeDetected_S1_carry_n_3;
  wire LogicClk_CI;
  wire [14:0]PreviousData_DP;
  wire [14:0]Q;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [0:0]out;
  wire [3:0]NLW_ChangeDetected_S1_carry_O_UNCONNECTED;
  wire [3:1]NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED;

  CARRY4 ChangeDetected_S1_carry
       (.CI(1'b0),
        .CO({ChangeDetected_S1_carry_n_0,ChangeDetected_S1_carry_n_1,ChangeDetected_S1_carry_n_2,ChangeDetected_S1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry_O_UNCONNECTED[3:0]),
        .S({ChangeDetected_S1_carry_i_1__12_n_0,ChangeDetected_S1_carry_i_2__12_n_0,ChangeDetected_S1_carry_i_3__12_n_0,ChangeDetected_S1_carry_i_4__7_n_0}));
  CARRY4 ChangeDetected_S1_carry__0
       (.CI(ChangeDetected_S1_carry_n_0),
        .CO({NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED[3:1],ChangeDetected_S1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,ChangeDetected_S1_carry__0_i_1__7_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__0_i_1__7
       (.I0(Q[12]),
        .I1(PreviousData_DP[12]),
        .I2(Q[13]),
        .I3(PreviousData_DP[13]),
        .I4(PreviousData_DP[14]),
        .I5(Q[14]),
        .O(ChangeDetected_S1_carry__0_i_1__7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_1__12
       (.I0(Q[9]),
        .I1(PreviousData_DP[9]),
        .I2(Q[10]),
        .I3(PreviousData_DP[10]),
        .I4(PreviousData_DP[11]),
        .I5(Q[11]),
        .O(ChangeDetected_S1_carry_i_1__12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_2__12
       (.I0(Q[7]),
        .I1(PreviousData_DP[7]),
        .I2(Q[6]),
        .I3(PreviousData_DP[6]),
        .I4(PreviousData_DP[8]),
        .I5(Q[8]),
        .O(ChangeDetected_S1_carry_i_2__12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_3__12
       (.I0(Q[3]),
        .I1(PreviousData_DP[3]),
        .I2(Q[4]),
        .I3(PreviousData_DP[4]),
        .I4(PreviousData_DP[5]),
        .I5(Q[5]),
        .O(ChangeDetected_S1_carry_i_3__12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_4__7
       (.I0(Q[0]),
        .I1(PreviousData_DP[0]),
        .I2(Q[1]),
        .I3(PreviousData_DP[1]),
        .I4(PreviousData_DP[2]),
        .I5(Q[2]),
        .O(ChangeDetected_S1_carry_i_4__7_n_0));
  FDCE \PreviousData_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(PreviousData_DP[0]));
  FDCE \PreviousData_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[10]),
        .Q(PreviousData_DP[10]));
  FDCE \PreviousData_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[11]),
        .Q(PreviousData_DP[11]));
  FDCE \PreviousData_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[12]),
        .Q(PreviousData_DP[12]));
  FDCE \PreviousData_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[13]),
        .Q(PreviousData_DP[13]));
  FDCE \PreviousData_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[14]),
        .Q(PreviousData_DP[14]));
  FDCE \PreviousData_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(PreviousData_DP[1]));
  FDCE \PreviousData_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(PreviousData_DP[2]));
  FDCE \PreviousData_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(PreviousData_DP[3]));
  FDCE \PreviousData_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(PreviousData_DP[4]));
  FDCE \PreviousData_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[5]),
        .Q(PreviousData_DP[5]));
  FDCE \PreviousData_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[6]),
        .Q(PreviousData_DP[6]));
  FDCE \PreviousData_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[7]),
        .Q(PreviousData_DP[7]));
  FDCE \PreviousData_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[8]),
        .Q(PreviousData_DP[8]));
  FDCE \PreviousData_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[9]),
        .Q(PreviousData_DP[9]));
  brd_testAERDVSSM_0_0_BufferClear_76 bufferChangeDetectedSignal
       (.Bias15Changed_S(Bias15Changed_S),
        .CO(ChangeDetected_S1),
        .LogicClk_CI(LogicClk_CI),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__29),
        .out(out));
endmodule

(* ORIG_REF_NAME = "ChangeDetector" *) 
module brd_testAERDVSSM_0_0_ChangeDetector_33
   (Bias16Changed_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    Q,
    out,
    AR);
  output Bias16Changed_S;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input [14:0]Q;
  input [0:0]out;
  input [0:0]AR;

  wire [0:0]AR;
  wire Bias16Changed_S;
  wire ChangeDetected_S1;
  wire ChangeDetected_S1_carry__0_i_1__8_n_0;
  wire ChangeDetected_S1_carry_i_1__13_n_0;
  wire ChangeDetected_S1_carry_i_2__13_n_0;
  wire ChangeDetected_S1_carry_i_3__13_n_0;
  wire ChangeDetected_S1_carry_i_4__8_n_0;
  wire ChangeDetected_S1_carry_n_0;
  wire ChangeDetected_S1_carry_n_1;
  wire ChangeDetected_S1_carry_n_2;
  wire ChangeDetected_S1_carry_n_3;
  wire LogicClk_CI;
  wire [14:0]PreviousData_DP;
  wire [14:0]Q;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [0:0]out;
  wire [3:0]NLW_ChangeDetected_S1_carry_O_UNCONNECTED;
  wire [3:1]NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED;

  CARRY4 ChangeDetected_S1_carry
       (.CI(1'b0),
        .CO({ChangeDetected_S1_carry_n_0,ChangeDetected_S1_carry_n_1,ChangeDetected_S1_carry_n_2,ChangeDetected_S1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry_O_UNCONNECTED[3:0]),
        .S({ChangeDetected_S1_carry_i_1__13_n_0,ChangeDetected_S1_carry_i_2__13_n_0,ChangeDetected_S1_carry_i_3__13_n_0,ChangeDetected_S1_carry_i_4__8_n_0}));
  CARRY4 ChangeDetected_S1_carry__0
       (.CI(ChangeDetected_S1_carry_n_0),
        .CO({NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED[3:1],ChangeDetected_S1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,ChangeDetected_S1_carry__0_i_1__8_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__0_i_1__8
       (.I0(Q[12]),
        .I1(PreviousData_DP[12]),
        .I2(Q[13]),
        .I3(PreviousData_DP[13]),
        .I4(PreviousData_DP[14]),
        .I5(Q[14]),
        .O(ChangeDetected_S1_carry__0_i_1__8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_1__13
       (.I0(Q[10]),
        .I1(PreviousData_DP[10]),
        .I2(Q[9]),
        .I3(PreviousData_DP[9]),
        .I4(PreviousData_DP[11]),
        .I5(Q[11]),
        .O(ChangeDetected_S1_carry_i_1__13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_2__13
       (.I0(Q[7]),
        .I1(PreviousData_DP[7]),
        .I2(Q[6]),
        .I3(PreviousData_DP[6]),
        .I4(PreviousData_DP[8]),
        .I5(Q[8]),
        .O(ChangeDetected_S1_carry_i_2__13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_3__13
       (.I0(Q[3]),
        .I1(PreviousData_DP[3]),
        .I2(Q[4]),
        .I3(PreviousData_DP[4]),
        .I4(PreviousData_DP[5]),
        .I5(Q[5]),
        .O(ChangeDetected_S1_carry_i_3__13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_4__8
       (.I0(Q[0]),
        .I1(PreviousData_DP[0]),
        .I2(Q[1]),
        .I3(PreviousData_DP[1]),
        .I4(PreviousData_DP[2]),
        .I5(Q[2]),
        .O(ChangeDetected_S1_carry_i_4__8_n_0));
  FDCE \PreviousData_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(PreviousData_DP[0]));
  FDCE \PreviousData_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[10]),
        .Q(PreviousData_DP[10]));
  FDCE \PreviousData_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[11]),
        .Q(PreviousData_DP[11]));
  FDCE \PreviousData_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[12]),
        .Q(PreviousData_DP[12]));
  FDCE \PreviousData_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[13]),
        .Q(PreviousData_DP[13]));
  FDCE \PreviousData_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[14]),
        .Q(PreviousData_DP[14]));
  FDCE \PreviousData_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(PreviousData_DP[1]));
  FDCE \PreviousData_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(PreviousData_DP[2]));
  FDCE \PreviousData_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(PreviousData_DP[3]));
  FDCE \PreviousData_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(PreviousData_DP[4]));
  FDCE \PreviousData_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[5]),
        .Q(PreviousData_DP[5]));
  FDCE \PreviousData_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[6]),
        .Q(PreviousData_DP[6]));
  FDCE \PreviousData_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[7]),
        .Q(PreviousData_DP[7]));
  FDCE \PreviousData_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[8]),
        .Q(PreviousData_DP[8]));
  FDCE \PreviousData_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[9]),
        .Q(PreviousData_DP[9]));
  brd_testAERDVSSM_0_0_BufferClear_75 bufferChangeDetectedSignal
       (.Bias16Changed_S(Bias16Changed_S),
        .CO(ChangeDetected_S1),
        .LogicClk_CI(LogicClk_CI),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__29),
        .out(out));
endmodule

(* ORIG_REF_NAME = "ChangeDetector" *) 
module brd_testAERDVSSM_0_0_ChangeDetector_34
   (Bias17Changed_S,
    \FSM_onehot_State_DP_reg[0] ,
    \FSM_onehot_State_DP_reg[23] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    Q,
    out,
    Memory_SP_reg,
    Memory_SP_reg_0,
    Memory_SP_reg_1,
    Memory_SP_reg_2,
    Bias19Changed_S,
    Bias11Changed_S,
    Bias27Changed_S,
    Bias1Changed_S,
    Bias18Changed_S,
    Bias2Changed_S,
    Bias3Changed_S,
    Bias22Changed_S,
    Bias21Changed_S,
    AR);
  output Bias17Changed_S;
  output \FSM_onehot_State_DP_reg[0] ;
  output \FSM_onehot_State_DP_reg[23] ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input [14:0]Q;
  input [2:0]out;
  input Memory_SP_reg;
  input Memory_SP_reg_0;
  input Memory_SP_reg_1;
  input Memory_SP_reg_2;
  input Bias19Changed_S;
  input Bias11Changed_S;
  input Bias27Changed_S;
  input Bias1Changed_S;
  input Bias18Changed_S;
  input Bias2Changed_S;
  input Bias3Changed_S;
  input Bias22Changed_S;
  input Bias21Changed_S;
  input [0:0]AR;

  wire [0:0]AR;
  wire Bias11Changed_S;
  wire Bias17Changed_S;
  wire Bias18Changed_S;
  wire Bias19Changed_S;
  wire Bias1Changed_S;
  wire Bias21Changed_S;
  wire Bias22Changed_S;
  wire Bias27Changed_S;
  wire Bias2Changed_S;
  wire Bias3Changed_S;
  wire ChangeDetected_S1;
  wire ChangeDetected_S1_carry__0_i_1__9_n_0;
  wire ChangeDetected_S1_carry_i_1__14_n_0;
  wire ChangeDetected_S1_carry_i_2__14_n_0;
  wire ChangeDetected_S1_carry_i_3__14_n_0;
  wire ChangeDetected_S1_carry_i_4__9_n_0;
  wire ChangeDetected_S1_carry_n_0;
  wire ChangeDetected_S1_carry_n_1;
  wire ChangeDetected_S1_carry_n_2;
  wire ChangeDetected_S1_carry_n_3;
  wire \FSM_onehot_State_DP_reg[0] ;
  wire \FSM_onehot_State_DP_reg[23] ;
  wire LogicClk_CI;
  wire Memory_SP_reg;
  wire Memory_SP_reg_0;
  wire Memory_SP_reg_1;
  wire Memory_SP_reg_2;
  wire [14:0]PreviousData_DP;
  wire [14:0]Q;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [2:0]out;
  wire [3:0]NLW_ChangeDetected_S1_carry_O_UNCONNECTED;
  wire [3:1]NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED;

  CARRY4 ChangeDetected_S1_carry
       (.CI(1'b0),
        .CO({ChangeDetected_S1_carry_n_0,ChangeDetected_S1_carry_n_1,ChangeDetected_S1_carry_n_2,ChangeDetected_S1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry_O_UNCONNECTED[3:0]),
        .S({ChangeDetected_S1_carry_i_1__14_n_0,ChangeDetected_S1_carry_i_2__14_n_0,ChangeDetected_S1_carry_i_3__14_n_0,ChangeDetected_S1_carry_i_4__9_n_0}));
  CARRY4 ChangeDetected_S1_carry__0
       (.CI(ChangeDetected_S1_carry_n_0),
        .CO({NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED[3:1],ChangeDetected_S1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,ChangeDetected_S1_carry__0_i_1__9_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__0_i_1__9
       (.I0(Q[12]),
        .I1(PreviousData_DP[12]),
        .I2(Q[13]),
        .I3(PreviousData_DP[13]),
        .I4(PreviousData_DP[14]),
        .I5(Q[14]),
        .O(ChangeDetected_S1_carry__0_i_1__9_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_1__14
       (.I0(Q[10]),
        .I1(PreviousData_DP[10]),
        .I2(Q[9]),
        .I3(PreviousData_DP[9]),
        .I4(PreviousData_DP[11]),
        .I5(Q[11]),
        .O(ChangeDetected_S1_carry_i_1__14_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_2__14
       (.I0(Q[7]),
        .I1(PreviousData_DP[7]),
        .I2(Q[6]),
        .I3(PreviousData_DP[6]),
        .I4(PreviousData_DP[8]),
        .I5(Q[8]),
        .O(ChangeDetected_S1_carry_i_2__14_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_3__14
       (.I0(Q[3]),
        .I1(PreviousData_DP[3]),
        .I2(Q[4]),
        .I3(PreviousData_DP[4]),
        .I4(PreviousData_DP[5]),
        .I5(Q[5]),
        .O(ChangeDetected_S1_carry_i_3__14_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_4__9
       (.I0(Q[0]),
        .I1(PreviousData_DP[0]),
        .I2(Q[1]),
        .I3(PreviousData_DP[1]),
        .I4(PreviousData_DP[2]),
        .I5(Q[2]),
        .O(ChangeDetected_S1_carry_i_4__9_n_0));
  FDCE \PreviousData_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(PreviousData_DP[0]));
  FDCE \PreviousData_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[10]),
        .Q(PreviousData_DP[10]));
  FDCE \PreviousData_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[11]),
        .Q(PreviousData_DP[11]));
  FDCE \PreviousData_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[12]),
        .Q(PreviousData_DP[12]));
  FDCE \PreviousData_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[13]),
        .Q(PreviousData_DP[13]));
  FDCE \PreviousData_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[14]),
        .Q(PreviousData_DP[14]));
  FDCE \PreviousData_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(PreviousData_DP[1]));
  FDCE \PreviousData_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(PreviousData_DP[2]));
  FDCE \PreviousData_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(PreviousData_DP[3]));
  FDCE \PreviousData_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(PreviousData_DP[4]));
  FDCE \PreviousData_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[5]),
        .Q(PreviousData_DP[5]));
  FDCE \PreviousData_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[6]),
        .Q(PreviousData_DP[6]));
  FDCE \PreviousData_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[7]),
        .Q(PreviousData_DP[7]));
  FDCE \PreviousData_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[8]),
        .Q(PreviousData_DP[8]));
  FDCE \PreviousData_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[9]),
        .Q(PreviousData_DP[9]));
  brd_testAERDVSSM_0_0_BufferClear_74 bufferChangeDetectedSignal
       (.Bias11Changed_S(Bias11Changed_S),
        .Bias18Changed_S(Bias18Changed_S),
        .Bias19Changed_S(Bias19Changed_S),
        .Bias1Changed_S(Bias1Changed_S),
        .Bias21Changed_S(Bias21Changed_S),
        .Bias22Changed_S(Bias22Changed_S),
        .Bias27Changed_S(Bias27Changed_S),
        .Bias2Changed_S(Bias2Changed_S),
        .Bias3Changed_S(Bias3Changed_S),
        .CO(ChangeDetected_S1),
        .\FSM_onehot_State_DP_reg[0] (\FSM_onehot_State_DP_reg[0] ),
        .\FSM_onehot_State_DP_reg[23] (\FSM_onehot_State_DP_reg[23] ),
        .LogicClk_CI(LogicClk_CI),
        .Memory_SP_reg_0(Bias17Changed_S),
        .Memory_SP_reg_1(Memory_SP_reg),
        .Memory_SP_reg_2(Memory_SP_reg_0),
        .Memory_SP_reg_3(Memory_SP_reg_1),
        .Memory_SP_reg_4(Memory_SP_reg_2),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__29),
        .out(out));
endmodule

(* ORIG_REF_NAME = "ChangeDetector" *) 
module brd_testAERDVSSM_0_0_ChangeDetector_35
   (Bias18Changed_S,
    D,
    \FSM_onehot_State_DP_reg[22] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    Q,
    Bias36Changed_S,
    Bias35Changed_S,
    ChipChanged_S,
    out,
    Bias12Changed_S,
    Bias10Changed_S,
    Bias9Changed_S,
    Memory_SP_reg,
    \FSM_onehot_State_DP_reg[0] ,
    Bias8Changed_S,
    Memory_SP_reg_0,
    Bias2Changed_S,
    Memory_SP_reg_1,
    Memory_SP_reg_2,
    Bias1Changed_S,
    Memory_SP_reg_3,
    Memory_SP_reg_4,
    Bias24Changed_S,
    Bias23Changed_S,
    Memory_SP_reg_5,
    Memory_SP_reg_6,
    Bias17Changed_S,
    Bias19Changed_S,
    Bias20Changed_S,
    Bias21Changed_S,
    Bias22Changed_S,
    AR);
  output Bias18Changed_S;
  output [5:0]D;
  output \FSM_onehot_State_DP_reg[22] ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input [14:0]Q;
  input Bias36Changed_S;
  input Bias35Changed_S;
  input ChipChanged_S;
  input [1:0]out;
  input Bias12Changed_S;
  input Bias10Changed_S;
  input Bias9Changed_S;
  input Memory_SP_reg;
  input \FSM_onehot_State_DP_reg[0] ;
  input Bias8Changed_S;
  input Memory_SP_reg_0;
  input Bias2Changed_S;
  input Memory_SP_reg_1;
  input Memory_SP_reg_2;
  input Bias1Changed_S;
  input Memory_SP_reg_3;
  input Memory_SP_reg_4;
  input Bias24Changed_S;
  input Bias23Changed_S;
  input Memory_SP_reg_5;
  input Memory_SP_reg_6;
  input Bias17Changed_S;
  input Bias19Changed_S;
  input Bias20Changed_S;
  input Bias21Changed_S;
  input Bias22Changed_S;
  input [0:0]AR;

  wire [0:0]AR;
  wire Bias10Changed_S;
  wire Bias12Changed_S;
  wire Bias17Changed_S;
  wire Bias18Changed_S;
  wire Bias19Changed_S;
  wire Bias1Changed_S;
  wire Bias20Changed_S;
  wire Bias21Changed_S;
  wire Bias22Changed_S;
  wire Bias23Changed_S;
  wire Bias24Changed_S;
  wire Bias2Changed_S;
  wire Bias35Changed_S;
  wire Bias36Changed_S;
  wire Bias8Changed_S;
  wire Bias9Changed_S;
  wire ChangeDetected_S1;
  wire ChangeDetected_S1_carry__0_i_1__10_n_0;
  wire ChangeDetected_S1_carry_i_1__15_n_0;
  wire ChangeDetected_S1_carry_i_2__15_n_0;
  wire ChangeDetected_S1_carry_i_3__15_n_0;
  wire ChangeDetected_S1_carry_i_4__10_n_0;
  wire ChangeDetected_S1_carry_n_0;
  wire ChangeDetected_S1_carry_n_1;
  wire ChangeDetected_S1_carry_n_2;
  wire ChangeDetected_S1_carry_n_3;
  wire ChipChanged_S;
  wire [5:0]D;
  wire \FSM_onehot_State_DP_reg[0] ;
  wire \FSM_onehot_State_DP_reg[22] ;
  wire LogicClk_CI;
  wire Memory_SP_reg;
  wire Memory_SP_reg_0;
  wire Memory_SP_reg_1;
  wire Memory_SP_reg_2;
  wire Memory_SP_reg_3;
  wire Memory_SP_reg_4;
  wire Memory_SP_reg_5;
  wire Memory_SP_reg_6;
  wire [14:0]PreviousData_DP;
  wire [14:0]Q;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [1:0]out;
  wire [3:0]NLW_ChangeDetected_S1_carry_O_UNCONNECTED;
  wire [3:1]NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED;

  CARRY4 ChangeDetected_S1_carry
       (.CI(1'b0),
        .CO({ChangeDetected_S1_carry_n_0,ChangeDetected_S1_carry_n_1,ChangeDetected_S1_carry_n_2,ChangeDetected_S1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry_O_UNCONNECTED[3:0]),
        .S({ChangeDetected_S1_carry_i_1__15_n_0,ChangeDetected_S1_carry_i_2__15_n_0,ChangeDetected_S1_carry_i_3__15_n_0,ChangeDetected_S1_carry_i_4__10_n_0}));
  CARRY4 ChangeDetected_S1_carry__0
       (.CI(ChangeDetected_S1_carry_n_0),
        .CO({NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED[3:1],ChangeDetected_S1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,ChangeDetected_S1_carry__0_i_1__10_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__0_i_1__10
       (.I0(Q[12]),
        .I1(PreviousData_DP[12]),
        .I2(Q[13]),
        .I3(PreviousData_DP[13]),
        .I4(PreviousData_DP[14]),
        .I5(Q[14]),
        .O(ChangeDetected_S1_carry__0_i_1__10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_1__15
       (.I0(Q[10]),
        .I1(PreviousData_DP[10]),
        .I2(Q[9]),
        .I3(PreviousData_DP[9]),
        .I4(PreviousData_DP[11]),
        .I5(Q[11]),
        .O(ChangeDetected_S1_carry_i_1__15_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_2__15
       (.I0(Q[6]),
        .I1(PreviousData_DP[6]),
        .I2(Q[7]),
        .I3(PreviousData_DP[7]),
        .I4(PreviousData_DP[8]),
        .I5(Q[8]),
        .O(ChangeDetected_S1_carry_i_2__15_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_3__15
       (.I0(Q[3]),
        .I1(PreviousData_DP[3]),
        .I2(Q[4]),
        .I3(PreviousData_DP[4]),
        .I4(PreviousData_DP[5]),
        .I5(Q[5]),
        .O(ChangeDetected_S1_carry_i_3__15_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_4__10
       (.I0(Q[0]),
        .I1(PreviousData_DP[0]),
        .I2(Q[1]),
        .I3(PreviousData_DP[1]),
        .I4(PreviousData_DP[2]),
        .I5(Q[2]),
        .O(ChangeDetected_S1_carry_i_4__10_n_0));
  FDCE \PreviousData_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(PreviousData_DP[0]));
  FDCE \PreviousData_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[10]),
        .Q(PreviousData_DP[10]));
  FDCE \PreviousData_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[11]),
        .Q(PreviousData_DP[11]));
  FDCE \PreviousData_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[12]),
        .Q(PreviousData_DP[12]));
  FDCE \PreviousData_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[13]),
        .Q(PreviousData_DP[13]));
  FDCE \PreviousData_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[14]),
        .Q(PreviousData_DP[14]));
  FDCE \PreviousData_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(PreviousData_DP[1]));
  FDCE \PreviousData_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(PreviousData_DP[2]));
  FDCE \PreviousData_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(PreviousData_DP[3]));
  FDCE \PreviousData_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(PreviousData_DP[4]));
  FDCE \PreviousData_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[5]),
        .Q(PreviousData_DP[5]));
  FDCE \PreviousData_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[6]),
        .Q(PreviousData_DP[6]));
  FDCE \PreviousData_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[7]),
        .Q(PreviousData_DP[7]));
  FDCE \PreviousData_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[8]),
        .Q(PreviousData_DP[8]));
  FDCE \PreviousData_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[9]),
        .Q(PreviousData_DP[9]));
  brd_testAERDVSSM_0_0_BufferClear_73 bufferChangeDetectedSignal
       (.Bias10Changed_S(Bias10Changed_S),
        .Bias12Changed_S(Bias12Changed_S),
        .Bias17Changed_S(Bias17Changed_S),
        .Bias18Changed_S(Bias18Changed_S),
        .Bias19Changed_S(Bias19Changed_S),
        .Bias1Changed_S(Bias1Changed_S),
        .Bias20Changed_S(Bias20Changed_S),
        .Bias21Changed_S(Bias21Changed_S),
        .Bias22Changed_S(Bias22Changed_S),
        .Bias23Changed_S(Bias23Changed_S),
        .Bias24Changed_S(Bias24Changed_S),
        .Bias2Changed_S(Bias2Changed_S),
        .Bias35Changed_S(Bias35Changed_S),
        .Bias36Changed_S(Bias36Changed_S),
        .Bias8Changed_S(Bias8Changed_S),
        .Bias9Changed_S(Bias9Changed_S),
        .CO(ChangeDetected_S1),
        .ChipChanged_S(ChipChanged_S),
        .D(D),
        .\FSM_onehot_State_DP_reg[0] (\FSM_onehot_State_DP_reg[0] ),
        .\FSM_onehot_State_DP_reg[22] (\FSM_onehot_State_DP_reg[22] ),
        .LogicClk_CI(LogicClk_CI),
        .Memory_SP_reg_0(Memory_SP_reg),
        .Memory_SP_reg_1(Memory_SP_reg_0),
        .Memory_SP_reg_2(Memory_SP_reg_1),
        .Memory_SP_reg_3(Memory_SP_reg_2),
        .Memory_SP_reg_4(Memory_SP_reg_3),
        .Memory_SP_reg_5(Memory_SP_reg_4),
        .Memory_SP_reg_6(Memory_SP_reg_5),
        .Memory_SP_reg_7(Memory_SP_reg_6),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__29),
        .out(out));
endmodule

(* ORIG_REF_NAME = "ChangeDetector" *) 
module brd_testAERDVSSM_0_0_ChangeDetector_36
   (Bias19Changed_S,
    \FSM_onehot_State_DP_reg[23] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    Q,
    Bias20Changed_S,
    Memory_SP_reg,
    Bias13Changed_S,
    Bias14Changed_S,
    Memory_SP_reg_0,
    out,
    AR);
  output Bias19Changed_S;
  output \FSM_onehot_State_DP_reg[23] ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input [14:0]Q;
  input Bias20Changed_S;
  input Memory_SP_reg;
  input Bias13Changed_S;
  input Bias14Changed_S;
  input Memory_SP_reg_0;
  input [0:0]out;
  input [0:0]AR;

  wire [0:0]AR;
  wire Bias13Changed_S;
  wire Bias14Changed_S;
  wire Bias19Changed_S;
  wire Bias20Changed_S;
  wire ChangeDetected_S1;
  wire ChangeDetected_S1_carry__0_i_1__11_n_0;
  wire ChangeDetected_S1_carry_i_1__16_n_0;
  wire ChangeDetected_S1_carry_i_2__16_n_0;
  wire ChangeDetected_S1_carry_i_3__16_n_0;
  wire ChangeDetected_S1_carry_i_4__11_n_0;
  wire ChangeDetected_S1_carry_n_0;
  wire ChangeDetected_S1_carry_n_1;
  wire ChangeDetected_S1_carry_n_2;
  wire ChangeDetected_S1_carry_n_3;
  wire \FSM_onehot_State_DP_reg[23] ;
  wire LogicClk_CI;
  wire Memory_SP_reg;
  wire Memory_SP_reg_0;
  wire [14:0]PreviousData_DP;
  wire [14:0]Q;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [0:0]out;
  wire [3:0]NLW_ChangeDetected_S1_carry_O_UNCONNECTED;
  wire [3:1]NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED;

  CARRY4 ChangeDetected_S1_carry
       (.CI(1'b0),
        .CO({ChangeDetected_S1_carry_n_0,ChangeDetected_S1_carry_n_1,ChangeDetected_S1_carry_n_2,ChangeDetected_S1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry_O_UNCONNECTED[3:0]),
        .S({ChangeDetected_S1_carry_i_1__16_n_0,ChangeDetected_S1_carry_i_2__16_n_0,ChangeDetected_S1_carry_i_3__16_n_0,ChangeDetected_S1_carry_i_4__11_n_0}));
  CARRY4 ChangeDetected_S1_carry__0
       (.CI(ChangeDetected_S1_carry_n_0),
        .CO({NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED[3:1],ChangeDetected_S1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,ChangeDetected_S1_carry__0_i_1__11_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__0_i_1__11
       (.I0(Q[12]),
        .I1(PreviousData_DP[12]),
        .I2(Q[13]),
        .I3(PreviousData_DP[13]),
        .I4(PreviousData_DP[14]),
        .I5(Q[14]),
        .O(ChangeDetected_S1_carry__0_i_1__11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_1__16
       (.I0(Q[11]),
        .I1(PreviousData_DP[11]),
        .I2(Q[9]),
        .I3(PreviousData_DP[9]),
        .I4(PreviousData_DP[10]),
        .I5(Q[10]),
        .O(ChangeDetected_S1_carry_i_1__16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_2__16
       (.I0(Q[6]),
        .I1(PreviousData_DP[6]),
        .I2(Q[7]),
        .I3(PreviousData_DP[7]),
        .I4(PreviousData_DP[8]),
        .I5(Q[8]),
        .O(ChangeDetected_S1_carry_i_2__16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_3__16
       (.I0(Q[3]),
        .I1(PreviousData_DP[3]),
        .I2(Q[4]),
        .I3(PreviousData_DP[4]),
        .I4(PreviousData_DP[5]),
        .I5(Q[5]),
        .O(ChangeDetected_S1_carry_i_3__16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_4__11
       (.I0(Q[0]),
        .I1(PreviousData_DP[0]),
        .I2(Q[1]),
        .I3(PreviousData_DP[1]),
        .I4(PreviousData_DP[2]),
        .I5(Q[2]),
        .O(ChangeDetected_S1_carry_i_4__11_n_0));
  FDCE \PreviousData_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(PreviousData_DP[0]));
  FDCE \PreviousData_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[10]),
        .Q(PreviousData_DP[10]));
  FDCE \PreviousData_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[11]),
        .Q(PreviousData_DP[11]));
  FDCE \PreviousData_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[12]),
        .Q(PreviousData_DP[12]));
  FDCE \PreviousData_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[13]),
        .Q(PreviousData_DP[13]));
  FDCE \PreviousData_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[14]),
        .Q(PreviousData_DP[14]));
  FDCE \PreviousData_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(PreviousData_DP[1]));
  FDCE \PreviousData_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(PreviousData_DP[2]));
  FDCE \PreviousData_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(PreviousData_DP[3]));
  FDCE \PreviousData_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(PreviousData_DP[4]));
  FDCE \PreviousData_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[5]),
        .Q(PreviousData_DP[5]));
  FDCE \PreviousData_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[6]),
        .Q(PreviousData_DP[6]));
  FDCE \PreviousData_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[7]),
        .Q(PreviousData_DP[7]));
  FDCE \PreviousData_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[8]),
        .Q(PreviousData_DP[8]));
  FDCE \PreviousData_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[9]),
        .Q(PreviousData_DP[9]));
  brd_testAERDVSSM_0_0_BufferClear_72 bufferChangeDetectedSignal
       (.Bias13Changed_S(Bias13Changed_S),
        .Bias14Changed_S(Bias14Changed_S),
        .Bias19Changed_S(Bias19Changed_S),
        .Bias20Changed_S(Bias20Changed_S),
        .CO(ChangeDetected_S1),
        .\FSM_onehot_State_DP_reg[23] (\FSM_onehot_State_DP_reg[23] ),
        .LogicClk_CI(LogicClk_CI),
        .Memory_SP_reg_0(Memory_SP_reg),
        .Memory_SP_reg_1(Memory_SP_reg_0),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__29),
        .out(out));
endmodule

(* ORIG_REF_NAME = "ChangeDetector" *) 
module brd_testAERDVSSM_0_0_ChangeDetector_38
   (Bias20Changed_S,
    \FSM_onehot_State_DP_reg[18] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    Q,
    Bias19Changed_S,
    ChipChanged_S,
    out,
    AR);
  output Bias20Changed_S;
  output \FSM_onehot_State_DP_reg[18] ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input [14:0]Q;
  input Bias19Changed_S;
  input ChipChanged_S;
  input [1:0]out;
  input [0:0]AR;

  wire [0:0]AR;
  wire Bias19Changed_S;
  wire Bias20Changed_S;
  wire ChangeDetected_S1;
  wire ChangeDetected_S1_carry__0_i_1__12_n_0;
  wire ChangeDetected_S1_carry_i_1__17_n_0;
  wire ChangeDetected_S1_carry_i_2__17_n_0;
  wire ChangeDetected_S1_carry_i_3__17_n_0;
  wire ChangeDetected_S1_carry_i_4__12_n_0;
  wire ChangeDetected_S1_carry_n_0;
  wire ChangeDetected_S1_carry_n_1;
  wire ChangeDetected_S1_carry_n_2;
  wire ChangeDetected_S1_carry_n_3;
  wire ChipChanged_S;
  wire \FSM_onehot_State_DP_reg[18] ;
  wire LogicClk_CI;
  wire [14:0]PreviousData_DP;
  wire [14:0]Q;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [1:0]out;
  wire [3:0]NLW_ChangeDetected_S1_carry_O_UNCONNECTED;
  wire [3:1]NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED;

  CARRY4 ChangeDetected_S1_carry
       (.CI(1'b0),
        .CO({ChangeDetected_S1_carry_n_0,ChangeDetected_S1_carry_n_1,ChangeDetected_S1_carry_n_2,ChangeDetected_S1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry_O_UNCONNECTED[3:0]),
        .S({ChangeDetected_S1_carry_i_1__17_n_0,ChangeDetected_S1_carry_i_2__17_n_0,ChangeDetected_S1_carry_i_3__17_n_0,ChangeDetected_S1_carry_i_4__12_n_0}));
  CARRY4 ChangeDetected_S1_carry__0
       (.CI(ChangeDetected_S1_carry_n_0),
        .CO({NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED[3:1],ChangeDetected_S1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,ChangeDetected_S1_carry__0_i_1__12_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__0_i_1__12
       (.I0(Q[12]),
        .I1(PreviousData_DP[12]),
        .I2(Q[13]),
        .I3(PreviousData_DP[13]),
        .I4(PreviousData_DP[14]),
        .I5(Q[14]),
        .O(ChangeDetected_S1_carry__0_i_1__12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_1__17
       (.I0(Q[9]),
        .I1(PreviousData_DP[9]),
        .I2(Q[10]),
        .I3(PreviousData_DP[10]),
        .I4(PreviousData_DP[11]),
        .I5(Q[11]),
        .O(ChangeDetected_S1_carry_i_1__17_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_2__17
       (.I0(Q[7]),
        .I1(PreviousData_DP[7]),
        .I2(Q[6]),
        .I3(PreviousData_DP[6]),
        .I4(PreviousData_DP[8]),
        .I5(Q[8]),
        .O(ChangeDetected_S1_carry_i_2__17_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_3__17
       (.I0(Q[3]),
        .I1(PreviousData_DP[3]),
        .I2(Q[4]),
        .I3(PreviousData_DP[4]),
        .I4(PreviousData_DP[5]),
        .I5(Q[5]),
        .O(ChangeDetected_S1_carry_i_3__17_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_4__12
       (.I0(Q[0]),
        .I1(PreviousData_DP[0]),
        .I2(Q[1]),
        .I3(PreviousData_DP[1]),
        .I4(PreviousData_DP[2]),
        .I5(Q[2]),
        .O(ChangeDetected_S1_carry_i_4__12_n_0));
  FDCE \PreviousData_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(PreviousData_DP[0]));
  FDCE \PreviousData_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[10]),
        .Q(PreviousData_DP[10]));
  FDCE \PreviousData_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[11]),
        .Q(PreviousData_DP[11]));
  FDCE \PreviousData_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[12]),
        .Q(PreviousData_DP[12]));
  FDCE \PreviousData_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[13]),
        .Q(PreviousData_DP[13]));
  FDCE \PreviousData_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[14]),
        .Q(PreviousData_DP[14]));
  FDCE \PreviousData_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(PreviousData_DP[1]));
  FDCE \PreviousData_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(PreviousData_DP[2]));
  FDCE \PreviousData_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(PreviousData_DP[3]));
  FDCE \PreviousData_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(PreviousData_DP[4]));
  FDCE \PreviousData_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[5]),
        .Q(PreviousData_DP[5]));
  FDCE \PreviousData_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[6]),
        .Q(PreviousData_DP[6]));
  FDCE \PreviousData_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[7]),
        .Q(PreviousData_DP[7]));
  FDCE \PreviousData_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[8]),
        .Q(PreviousData_DP[8]));
  FDCE \PreviousData_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[9]),
        .Q(PreviousData_DP[9]));
  brd_testAERDVSSM_0_0_BufferClear_70 bufferChangeDetectedSignal
       (.Bias19Changed_S(Bias19Changed_S),
        .Bias20Changed_S(Bias20Changed_S),
        .CO(ChangeDetected_S1),
        .ChipChanged_S(ChipChanged_S),
        .\FSM_onehot_State_DP_reg[18] (\FSM_onehot_State_DP_reg[18] ),
        .LogicClk_CI(LogicClk_CI),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__29),
        .out(out));
endmodule

(* ORIG_REF_NAME = "ChangeDetector" *) 
module brd_testAERDVSSM_0_0_ChangeDetector_39
   (Bias21Changed_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    Q,
    out,
    AR);
  output Bias21Changed_S;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input [14:0]Q;
  input [0:0]out;
  input [0:0]AR;

  wire [0:0]AR;
  wire Bias21Changed_S;
  wire ChangeDetected_S1;
  wire ChangeDetected_S1_carry__0_i_1__13_n_0;
  wire ChangeDetected_S1_carry_i_1__18_n_0;
  wire ChangeDetected_S1_carry_i_2__18_n_0;
  wire ChangeDetected_S1_carry_i_3__18_n_0;
  wire ChangeDetected_S1_carry_i_4__13_n_0;
  wire ChangeDetected_S1_carry_n_0;
  wire ChangeDetected_S1_carry_n_1;
  wire ChangeDetected_S1_carry_n_2;
  wire ChangeDetected_S1_carry_n_3;
  wire LogicClk_CI;
  wire [14:0]PreviousData_DP;
  wire [14:0]Q;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [0:0]out;
  wire [3:0]NLW_ChangeDetected_S1_carry_O_UNCONNECTED;
  wire [3:1]NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED;

  CARRY4 ChangeDetected_S1_carry
       (.CI(1'b0),
        .CO({ChangeDetected_S1_carry_n_0,ChangeDetected_S1_carry_n_1,ChangeDetected_S1_carry_n_2,ChangeDetected_S1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry_O_UNCONNECTED[3:0]),
        .S({ChangeDetected_S1_carry_i_1__18_n_0,ChangeDetected_S1_carry_i_2__18_n_0,ChangeDetected_S1_carry_i_3__18_n_0,ChangeDetected_S1_carry_i_4__13_n_0}));
  CARRY4 ChangeDetected_S1_carry__0
       (.CI(ChangeDetected_S1_carry_n_0),
        .CO({NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED[3:1],ChangeDetected_S1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,ChangeDetected_S1_carry__0_i_1__13_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__0_i_1__13
       (.I0(Q[12]),
        .I1(PreviousData_DP[12]),
        .I2(Q[13]),
        .I3(PreviousData_DP[13]),
        .I4(PreviousData_DP[14]),
        .I5(Q[14]),
        .O(ChangeDetected_S1_carry__0_i_1__13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_1__18
       (.I0(Q[10]),
        .I1(PreviousData_DP[10]),
        .I2(Q[9]),
        .I3(PreviousData_DP[9]),
        .I4(PreviousData_DP[11]),
        .I5(Q[11]),
        .O(ChangeDetected_S1_carry_i_1__18_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_2__18
       (.I0(Q[6]),
        .I1(PreviousData_DP[6]),
        .I2(Q[7]),
        .I3(PreviousData_DP[7]),
        .I4(PreviousData_DP[8]),
        .I5(Q[8]),
        .O(ChangeDetected_S1_carry_i_2__18_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_3__18
       (.I0(Q[3]),
        .I1(PreviousData_DP[3]),
        .I2(Q[4]),
        .I3(PreviousData_DP[4]),
        .I4(PreviousData_DP[5]),
        .I5(Q[5]),
        .O(ChangeDetected_S1_carry_i_3__18_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_4__13
       (.I0(Q[0]),
        .I1(PreviousData_DP[0]),
        .I2(Q[1]),
        .I3(PreviousData_DP[1]),
        .I4(PreviousData_DP[2]),
        .I5(Q[2]),
        .O(ChangeDetected_S1_carry_i_4__13_n_0));
  FDCE \PreviousData_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(PreviousData_DP[0]));
  FDCE \PreviousData_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[10]),
        .Q(PreviousData_DP[10]));
  FDCE \PreviousData_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[11]),
        .Q(PreviousData_DP[11]));
  FDCE \PreviousData_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[12]),
        .Q(PreviousData_DP[12]));
  FDCE \PreviousData_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[13]),
        .Q(PreviousData_DP[13]));
  FDCE \PreviousData_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[14]),
        .Q(PreviousData_DP[14]));
  FDCE \PreviousData_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(PreviousData_DP[1]));
  FDCE \PreviousData_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(PreviousData_DP[2]));
  FDCE \PreviousData_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(PreviousData_DP[3]));
  FDCE \PreviousData_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(PreviousData_DP[4]));
  FDCE \PreviousData_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[5]),
        .Q(PreviousData_DP[5]));
  FDCE \PreviousData_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[6]),
        .Q(PreviousData_DP[6]));
  FDCE \PreviousData_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[7]),
        .Q(PreviousData_DP[7]));
  FDCE \PreviousData_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[8]),
        .Q(PreviousData_DP[8]));
  FDCE \PreviousData_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[9]),
        .Q(PreviousData_DP[9]));
  brd_testAERDVSSM_0_0_BufferClear_69 bufferChangeDetectedSignal
       (.Bias21Changed_S(Bias21Changed_S),
        .CO(ChangeDetected_S1),
        .LogicClk_CI(LogicClk_CI),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__29),
        .out(out));
endmodule

(* ORIG_REF_NAME = "ChangeDetector" *) 
module brd_testAERDVSSM_0_0_ChangeDetector_40
   (Bias22Changed_S,
    D,
    \FSM_onehot_State_DP_reg[25] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__28,
    Q,
    Bias18Changed_S,
    Memory_SP_reg,
    Memory_SP_reg_0,
    Bias35Changed_S,
    Bias36Changed_S,
    Bias21Changed_S,
    Bias24Changed_S,
    Bias23Changed_S,
    Bias20Changed_S,
    Bias19Changed_S,
    out,
    AR,
    SyncSignalSyncFF_S_reg_rep__30);
  output Bias22Changed_S;
  output [0:0]D;
  output \FSM_onehot_State_DP_reg[25] ;
  input LogicClk_CI;
  input SyncSignalSyncFF_S_reg_rep__28;
  input [14:0]Q;
  input Bias18Changed_S;
  input Memory_SP_reg;
  input Memory_SP_reg_0;
  input Bias35Changed_S;
  input Bias36Changed_S;
  input Bias21Changed_S;
  input Bias24Changed_S;
  input Bias23Changed_S;
  input Bias20Changed_S;
  input Bias19Changed_S;
  input [0:0]out;
  input [0:0]AR;
  input [0:0]SyncSignalSyncFF_S_reg_rep__30;

  wire [0:0]AR;
  wire Bias18Changed_S;
  wire Bias19Changed_S;
  wire Bias20Changed_S;
  wire Bias21Changed_S;
  wire Bias22Changed_S;
  wire Bias23Changed_S;
  wire Bias24Changed_S;
  wire Bias35Changed_S;
  wire Bias36Changed_S;
  wire ChangeDetected_S1;
  wire ChangeDetected_S1_carry__0_i_1__14_n_0;
  wire ChangeDetected_S1_carry_i_1__19_n_0;
  wire ChangeDetected_S1_carry_i_2__19_n_0;
  wire ChangeDetected_S1_carry_i_3__19_n_0;
  wire ChangeDetected_S1_carry_i_4__14_n_0;
  wire ChangeDetected_S1_carry_n_0;
  wire ChangeDetected_S1_carry_n_1;
  wire ChangeDetected_S1_carry_n_2;
  wire ChangeDetected_S1_carry_n_3;
  wire [0:0]D;
  wire \FSM_onehot_State_DP_reg[25] ;
  wire LogicClk_CI;
  wire Memory_SP_reg;
  wire Memory_SP_reg_0;
  wire [14:0]PreviousData_DP;
  wire [14:0]Q;
  wire SyncSignalSyncFF_S_reg_rep__28;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__30;
  wire [0:0]out;
  wire [3:0]NLW_ChangeDetected_S1_carry_O_UNCONNECTED;
  wire [3:1]NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED;

  CARRY4 ChangeDetected_S1_carry
       (.CI(1'b0),
        .CO({ChangeDetected_S1_carry_n_0,ChangeDetected_S1_carry_n_1,ChangeDetected_S1_carry_n_2,ChangeDetected_S1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry_O_UNCONNECTED[3:0]),
        .S({ChangeDetected_S1_carry_i_1__19_n_0,ChangeDetected_S1_carry_i_2__19_n_0,ChangeDetected_S1_carry_i_3__19_n_0,ChangeDetected_S1_carry_i_4__14_n_0}));
  CARRY4 ChangeDetected_S1_carry__0
       (.CI(ChangeDetected_S1_carry_n_0),
        .CO({NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED[3:1],ChangeDetected_S1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,ChangeDetected_S1_carry__0_i_1__14_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__0_i_1__14
       (.I0(Q[13]),
        .I1(PreviousData_DP[13]),
        .I2(Q[12]),
        .I3(PreviousData_DP[12]),
        .I4(PreviousData_DP[14]),
        .I5(Q[14]),
        .O(ChangeDetected_S1_carry__0_i_1__14_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_1__19
       (.I0(Q[11]),
        .I1(PreviousData_DP[11]),
        .I2(Q[9]),
        .I3(PreviousData_DP[9]),
        .I4(PreviousData_DP[10]),
        .I5(Q[10]),
        .O(ChangeDetected_S1_carry_i_1__19_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_2__19
       (.I0(Q[6]),
        .I1(PreviousData_DP[6]),
        .I2(Q[7]),
        .I3(PreviousData_DP[7]),
        .I4(PreviousData_DP[8]),
        .I5(Q[8]),
        .O(ChangeDetected_S1_carry_i_2__19_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_3__19
       (.I0(Q[3]),
        .I1(PreviousData_DP[3]),
        .I2(Q[4]),
        .I3(PreviousData_DP[4]),
        .I4(PreviousData_DP[5]),
        .I5(Q[5]),
        .O(ChangeDetected_S1_carry_i_3__19_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_4__14
       (.I0(Q[0]),
        .I1(PreviousData_DP[0]),
        .I2(Q[1]),
        .I3(PreviousData_DP[1]),
        .I4(PreviousData_DP[2]),
        .I5(Q[2]),
        .O(ChangeDetected_S1_carry_i_4__14_n_0));
  FDCE \PreviousData_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[0]),
        .Q(PreviousData_DP[0]));
  FDCE \PreviousData_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[10]),
        .Q(PreviousData_DP[10]));
  FDCE \PreviousData_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[11]),
        .Q(PreviousData_DP[11]));
  FDCE \PreviousData_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[12]),
        .Q(PreviousData_DP[12]));
  FDCE \PreviousData_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[13]),
        .Q(PreviousData_DP[13]));
  FDCE \PreviousData_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[14]),
        .Q(PreviousData_DP[14]));
  FDCE \PreviousData_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[1]),
        .Q(PreviousData_DP[1]));
  FDCE \PreviousData_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[2]),
        .Q(PreviousData_DP[2]));
  FDCE \PreviousData_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[3]),
        .Q(PreviousData_DP[3]));
  FDCE \PreviousData_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[4]),
        .Q(PreviousData_DP[4]));
  FDCE \PreviousData_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[5]),
        .Q(PreviousData_DP[5]));
  FDCE \PreviousData_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[6]),
        .Q(PreviousData_DP[6]));
  FDCE \PreviousData_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[7]),
        .Q(PreviousData_DP[7]));
  FDCE \PreviousData_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[8]),
        .Q(PreviousData_DP[8]));
  FDCE \PreviousData_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[9]),
        .Q(PreviousData_DP[9]));
  brd_testAERDVSSM_0_0_BufferClear_68 bufferChangeDetectedSignal
       (.Bias18Changed_S(Bias18Changed_S),
        .Bias19Changed_S(Bias19Changed_S),
        .Bias20Changed_S(Bias20Changed_S),
        .Bias21Changed_S(Bias21Changed_S),
        .Bias23Changed_S(Bias23Changed_S),
        .Bias24Changed_S(Bias24Changed_S),
        .Bias35Changed_S(Bias35Changed_S),
        .Bias36Changed_S(Bias36Changed_S),
        .CO(ChangeDetected_S1),
        .D(D),
        .\FSM_onehot_State_DP_reg[25] (\FSM_onehot_State_DP_reg[25] ),
        .LogicClk_CI(LogicClk_CI),
        .Memory_SP_reg_0(Bias22Changed_S),
        .Memory_SP_reg_1(Memory_SP_reg),
        .Memory_SP_reg_2(Memory_SP_reg_0),
        .SyncSignalSyncFF_S_reg_rep__28(SyncSignalSyncFF_S_reg_rep__28),
        .out(out));
endmodule

(* ORIG_REF_NAME = "ChangeDetector" *) 
module brd_testAERDVSSM_0_0_ChangeDetector_41
   (Bias23Changed_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__28,
    Q,
    out,
    SyncSignalSyncFF_S_reg_rep__30);
  output Bias23Changed_S;
  input LogicClk_CI;
  input SyncSignalSyncFF_S_reg_rep__28;
  input [14:0]Q;
  input [0:0]out;
  input [0:0]SyncSignalSyncFF_S_reg_rep__30;

  wire Bias23Changed_S;
  wire ChangeDetected_S1;
  wire ChangeDetected_S1_carry__0_i_1__15_n_0;
  wire ChangeDetected_S1_carry_i_1__20_n_0;
  wire ChangeDetected_S1_carry_i_2__20_n_0;
  wire ChangeDetected_S1_carry_i_3__20_n_0;
  wire ChangeDetected_S1_carry_i_4__15_n_0;
  wire ChangeDetected_S1_carry_n_0;
  wire ChangeDetected_S1_carry_n_1;
  wire ChangeDetected_S1_carry_n_2;
  wire ChangeDetected_S1_carry_n_3;
  wire LogicClk_CI;
  wire [14:0]PreviousData_DP;
  wire [14:0]Q;
  wire SyncSignalSyncFF_S_reg_rep__28;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__30;
  wire [0:0]out;
  wire [3:0]NLW_ChangeDetected_S1_carry_O_UNCONNECTED;
  wire [3:1]NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED;

  CARRY4 ChangeDetected_S1_carry
       (.CI(1'b0),
        .CO({ChangeDetected_S1_carry_n_0,ChangeDetected_S1_carry_n_1,ChangeDetected_S1_carry_n_2,ChangeDetected_S1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry_O_UNCONNECTED[3:0]),
        .S({ChangeDetected_S1_carry_i_1__20_n_0,ChangeDetected_S1_carry_i_2__20_n_0,ChangeDetected_S1_carry_i_3__20_n_0,ChangeDetected_S1_carry_i_4__15_n_0}));
  CARRY4 ChangeDetected_S1_carry__0
       (.CI(ChangeDetected_S1_carry_n_0),
        .CO({NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED[3:1],ChangeDetected_S1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,ChangeDetected_S1_carry__0_i_1__15_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__0_i_1__15
       (.I0(Q[13]),
        .I1(PreviousData_DP[13]),
        .I2(Q[12]),
        .I3(PreviousData_DP[12]),
        .I4(PreviousData_DP[14]),
        .I5(Q[14]),
        .O(ChangeDetected_S1_carry__0_i_1__15_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_1__20
       (.I0(Q[10]),
        .I1(PreviousData_DP[10]),
        .I2(Q[9]),
        .I3(PreviousData_DP[9]),
        .I4(PreviousData_DP[11]),
        .I5(Q[11]),
        .O(ChangeDetected_S1_carry_i_1__20_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_2__20
       (.I0(Q[6]),
        .I1(PreviousData_DP[6]),
        .I2(Q[7]),
        .I3(PreviousData_DP[7]),
        .I4(PreviousData_DP[8]),
        .I5(Q[8]),
        .O(ChangeDetected_S1_carry_i_2__20_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_3__20
       (.I0(Q[4]),
        .I1(PreviousData_DP[4]),
        .I2(Q[3]),
        .I3(PreviousData_DP[3]),
        .I4(PreviousData_DP[5]),
        .I5(Q[5]),
        .O(ChangeDetected_S1_carry_i_3__20_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_4__15
       (.I0(Q[2]),
        .I1(PreviousData_DP[2]),
        .I2(Q[0]),
        .I3(PreviousData_DP[0]),
        .I4(PreviousData_DP[1]),
        .I5(Q[1]),
        .O(ChangeDetected_S1_carry_i_4__15_n_0));
  FDCE \PreviousData_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[0]),
        .Q(PreviousData_DP[0]));
  FDCE \PreviousData_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[10]),
        .Q(PreviousData_DP[10]));
  FDCE \PreviousData_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[11]),
        .Q(PreviousData_DP[11]));
  FDCE \PreviousData_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[12]),
        .Q(PreviousData_DP[12]));
  FDCE \PreviousData_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[13]),
        .Q(PreviousData_DP[13]));
  FDCE \PreviousData_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[14]),
        .Q(PreviousData_DP[14]));
  FDCE \PreviousData_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[1]),
        .Q(PreviousData_DP[1]));
  FDCE \PreviousData_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[2]),
        .Q(PreviousData_DP[2]));
  FDCE \PreviousData_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[3]),
        .Q(PreviousData_DP[3]));
  FDCE \PreviousData_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[4]),
        .Q(PreviousData_DP[4]));
  FDCE \PreviousData_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[5]),
        .Q(PreviousData_DP[5]));
  FDCE \PreviousData_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[6]),
        .Q(PreviousData_DP[6]));
  FDCE \PreviousData_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[7]),
        .Q(PreviousData_DP[7]));
  FDCE \PreviousData_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[8]),
        .Q(PreviousData_DP[8]));
  FDCE \PreviousData_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[9]),
        .Q(PreviousData_DP[9]));
  brd_testAERDVSSM_0_0_BufferClear_67 bufferChangeDetectedSignal
       (.Bias23Changed_S(Bias23Changed_S),
        .CO(ChangeDetected_S1),
        .LogicClk_CI(LogicClk_CI),
        .SyncSignalSyncFF_S_reg_rep__28(SyncSignalSyncFF_S_reg_rep__28),
        .out(out));
endmodule

(* ORIG_REF_NAME = "ChangeDetector" *) 
module brd_testAERDVSSM_0_0_ChangeDetector_42
   (Bias24Changed_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__28,
    Q,
    out,
    SyncSignalSyncFF_S_reg_rep__30);
  output Bias24Changed_S;
  input LogicClk_CI;
  input SyncSignalSyncFF_S_reg_rep__28;
  input [14:0]Q;
  input [0:0]out;
  input [0:0]SyncSignalSyncFF_S_reg_rep__30;

  wire Bias24Changed_S;
  wire ChangeDetected_S1;
  wire ChangeDetected_S1_carry__0_i_1__16_n_0;
  wire ChangeDetected_S1_carry_i_1__21_n_0;
  wire ChangeDetected_S1_carry_i_2__21_n_0;
  wire ChangeDetected_S1_carry_i_3__21_n_0;
  wire ChangeDetected_S1_carry_i_4__16_n_0;
  wire ChangeDetected_S1_carry_n_0;
  wire ChangeDetected_S1_carry_n_1;
  wire ChangeDetected_S1_carry_n_2;
  wire ChangeDetected_S1_carry_n_3;
  wire LogicClk_CI;
  wire [14:0]PreviousData_DP;
  wire [14:0]Q;
  wire SyncSignalSyncFF_S_reg_rep__28;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__30;
  wire [0:0]out;
  wire [3:0]NLW_ChangeDetected_S1_carry_O_UNCONNECTED;
  wire [3:1]NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED;

  CARRY4 ChangeDetected_S1_carry
       (.CI(1'b0),
        .CO({ChangeDetected_S1_carry_n_0,ChangeDetected_S1_carry_n_1,ChangeDetected_S1_carry_n_2,ChangeDetected_S1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry_O_UNCONNECTED[3:0]),
        .S({ChangeDetected_S1_carry_i_1__21_n_0,ChangeDetected_S1_carry_i_2__21_n_0,ChangeDetected_S1_carry_i_3__21_n_0,ChangeDetected_S1_carry_i_4__16_n_0}));
  CARRY4 ChangeDetected_S1_carry__0
       (.CI(ChangeDetected_S1_carry_n_0),
        .CO({NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED[3:1],ChangeDetected_S1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,ChangeDetected_S1_carry__0_i_1__16_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__0_i_1__16
       (.I0(Q[13]),
        .I1(PreviousData_DP[13]),
        .I2(Q[12]),
        .I3(PreviousData_DP[12]),
        .I4(PreviousData_DP[14]),
        .I5(Q[14]),
        .O(ChangeDetected_S1_carry__0_i_1__16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_1__21
       (.I0(Q[9]),
        .I1(PreviousData_DP[9]),
        .I2(Q[10]),
        .I3(PreviousData_DP[10]),
        .I4(PreviousData_DP[11]),
        .I5(Q[11]),
        .O(ChangeDetected_S1_carry_i_1__21_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_2__21
       (.I0(Q[6]),
        .I1(PreviousData_DP[6]),
        .I2(Q[7]),
        .I3(PreviousData_DP[7]),
        .I4(PreviousData_DP[8]),
        .I5(Q[8]),
        .O(ChangeDetected_S1_carry_i_2__21_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_3__21
       (.I0(Q[3]),
        .I1(PreviousData_DP[3]),
        .I2(Q[4]),
        .I3(PreviousData_DP[4]),
        .I4(PreviousData_DP[5]),
        .I5(Q[5]),
        .O(ChangeDetected_S1_carry_i_3__21_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_4__16
       (.I0(Q[2]),
        .I1(PreviousData_DP[2]),
        .I2(Q[0]),
        .I3(PreviousData_DP[0]),
        .I4(PreviousData_DP[1]),
        .I5(Q[1]),
        .O(ChangeDetected_S1_carry_i_4__16_n_0));
  FDCE \PreviousData_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[0]),
        .Q(PreviousData_DP[0]));
  FDCE \PreviousData_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[10]),
        .Q(PreviousData_DP[10]));
  FDCE \PreviousData_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[11]),
        .Q(PreviousData_DP[11]));
  FDCE \PreviousData_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[12]),
        .Q(PreviousData_DP[12]));
  FDCE \PreviousData_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[13]),
        .Q(PreviousData_DP[13]));
  FDCE \PreviousData_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[14]),
        .Q(PreviousData_DP[14]));
  FDCE \PreviousData_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[1]),
        .Q(PreviousData_DP[1]));
  FDCE \PreviousData_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[2]),
        .Q(PreviousData_DP[2]));
  FDCE \PreviousData_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[3]),
        .Q(PreviousData_DP[3]));
  FDCE \PreviousData_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[4]),
        .Q(PreviousData_DP[4]));
  FDCE \PreviousData_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[5]),
        .Q(PreviousData_DP[5]));
  FDCE \PreviousData_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[6]),
        .Q(PreviousData_DP[6]));
  FDCE \PreviousData_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[7]),
        .Q(PreviousData_DP[7]));
  FDCE \PreviousData_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[8]),
        .Q(PreviousData_DP[8]));
  FDCE \PreviousData_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[9]),
        .Q(PreviousData_DP[9]));
  brd_testAERDVSSM_0_0_BufferClear_66 bufferChangeDetectedSignal
       (.Bias24Changed_S(Bias24Changed_S),
        .CO(ChangeDetected_S1),
        .LogicClk_CI(LogicClk_CI),
        .SyncSignalSyncFF_S_reg_rep__28(SyncSignalSyncFF_S_reg_rep__28),
        .out(out));
endmodule

(* ORIG_REF_NAME = "ChangeDetector" *) 
module brd_testAERDVSSM_0_0_ChangeDetector_43
   (Bias25Changed_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__28,
    Q,
    out,
    SyncSignalSyncFF_S_reg_rep__30);
  output Bias25Changed_S;
  input LogicClk_CI;
  input SyncSignalSyncFF_S_reg_rep__28;
  input [14:0]Q;
  input [0:0]out;
  input [0:0]SyncSignalSyncFF_S_reg_rep__30;

  wire Bias25Changed_S;
  wire ChangeDetected_S1;
  wire ChangeDetected_S1_carry__0_i_1__17_n_0;
  wire ChangeDetected_S1_carry_i_1__22_n_0;
  wire ChangeDetected_S1_carry_i_2__22_n_0;
  wire ChangeDetected_S1_carry_i_3__22_n_0;
  wire ChangeDetected_S1_carry_i_4__17_n_0;
  wire ChangeDetected_S1_carry_n_0;
  wire ChangeDetected_S1_carry_n_1;
  wire ChangeDetected_S1_carry_n_2;
  wire ChangeDetected_S1_carry_n_3;
  wire LogicClk_CI;
  wire [14:0]PreviousData_DP;
  wire [14:0]Q;
  wire SyncSignalSyncFF_S_reg_rep__28;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__30;
  wire [0:0]out;
  wire [3:0]NLW_ChangeDetected_S1_carry_O_UNCONNECTED;
  wire [3:1]NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED;

  CARRY4 ChangeDetected_S1_carry
       (.CI(1'b0),
        .CO({ChangeDetected_S1_carry_n_0,ChangeDetected_S1_carry_n_1,ChangeDetected_S1_carry_n_2,ChangeDetected_S1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry_O_UNCONNECTED[3:0]),
        .S({ChangeDetected_S1_carry_i_1__22_n_0,ChangeDetected_S1_carry_i_2__22_n_0,ChangeDetected_S1_carry_i_3__22_n_0,ChangeDetected_S1_carry_i_4__17_n_0}));
  CARRY4 ChangeDetected_S1_carry__0
       (.CI(ChangeDetected_S1_carry_n_0),
        .CO({NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED[3:1],ChangeDetected_S1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,ChangeDetected_S1_carry__0_i_1__17_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__0_i_1__17
       (.I0(Q[13]),
        .I1(PreviousData_DP[13]),
        .I2(Q[12]),
        .I3(PreviousData_DP[12]),
        .I4(PreviousData_DP[14]),
        .I5(Q[14]),
        .O(ChangeDetected_S1_carry__0_i_1__17_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_1__22
       (.I0(Q[9]),
        .I1(PreviousData_DP[9]),
        .I2(Q[10]),
        .I3(PreviousData_DP[10]),
        .I4(PreviousData_DP[11]),
        .I5(Q[11]),
        .O(ChangeDetected_S1_carry_i_1__22_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_2__22
       (.I0(Q[6]),
        .I1(PreviousData_DP[6]),
        .I2(Q[7]),
        .I3(PreviousData_DP[7]),
        .I4(PreviousData_DP[8]),
        .I5(Q[8]),
        .O(ChangeDetected_S1_carry_i_2__22_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_3__22
       (.I0(Q[4]),
        .I1(PreviousData_DP[4]),
        .I2(Q[3]),
        .I3(PreviousData_DP[3]),
        .I4(PreviousData_DP[5]),
        .I5(Q[5]),
        .O(ChangeDetected_S1_carry_i_3__22_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_4__17
       (.I0(Q[0]),
        .I1(PreviousData_DP[0]),
        .I2(Q[1]),
        .I3(PreviousData_DP[1]),
        .I4(PreviousData_DP[2]),
        .I5(Q[2]),
        .O(ChangeDetected_S1_carry_i_4__17_n_0));
  FDCE \PreviousData_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[0]),
        .Q(PreviousData_DP[0]));
  FDCE \PreviousData_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[10]),
        .Q(PreviousData_DP[10]));
  FDCE \PreviousData_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[11]),
        .Q(PreviousData_DP[11]));
  FDCE \PreviousData_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[12]),
        .Q(PreviousData_DP[12]));
  FDCE \PreviousData_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[13]),
        .Q(PreviousData_DP[13]));
  FDCE \PreviousData_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[14]),
        .Q(PreviousData_DP[14]));
  FDCE \PreviousData_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[1]),
        .Q(PreviousData_DP[1]));
  FDCE \PreviousData_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[2]),
        .Q(PreviousData_DP[2]));
  FDCE \PreviousData_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[3]),
        .Q(PreviousData_DP[3]));
  FDCE \PreviousData_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[4]),
        .Q(PreviousData_DP[4]));
  FDCE \PreviousData_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[5]),
        .Q(PreviousData_DP[5]));
  FDCE \PreviousData_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[6]),
        .Q(PreviousData_DP[6]));
  FDCE \PreviousData_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[7]),
        .Q(PreviousData_DP[7]));
  FDCE \PreviousData_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[8]),
        .Q(PreviousData_DP[8]));
  FDCE \PreviousData_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[9]),
        .Q(PreviousData_DP[9]));
  brd_testAERDVSSM_0_0_BufferClear_65 bufferChangeDetectedSignal
       (.Bias25Changed_S(Bias25Changed_S),
        .CO(ChangeDetected_S1),
        .LogicClk_CI(LogicClk_CI),
        .SyncSignalSyncFF_S_reg_rep__28(SyncSignalSyncFF_S_reg_rep__28),
        .out(out));
endmodule

(* ORIG_REF_NAME = "ChangeDetector" *) 
module brd_testAERDVSSM_0_0_ChangeDetector_44
   (Bias26Changed_S,
    D,
    \FSM_onehot_State_DP_reg[23] ,
    \FSM_onehot_State_DP_reg[18] ,
    \FSM_onehot_State_DP_reg[0] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__28,
    Q,
    Bias36Changed_S,
    Bias35Changed_S,
    ChipChanged_S,
    out,
    Bias20Changed_S,
    Memory_SP_reg,
    Bias16Changed_S,
    Bias15Changed_S,
    Bias23Changed_S,
    Bias24Changed_S,
    Bias21Changed_S,
    Bias22Changed_S,
    Bias25Changed_S,
    Bias34Changed_S,
    Bias27Changed_S,
    SyncSignalSyncFF_S_reg_rep__30);
  output Bias26Changed_S;
  output [1:0]D;
  output \FSM_onehot_State_DP_reg[23] ;
  output \FSM_onehot_State_DP_reg[18] ;
  output \FSM_onehot_State_DP_reg[0] ;
  input LogicClk_CI;
  input SyncSignalSyncFF_S_reg_rep__28;
  input [14:0]Q;
  input Bias36Changed_S;
  input Bias35Changed_S;
  input ChipChanged_S;
  input [1:0]out;
  input Bias20Changed_S;
  input Memory_SP_reg;
  input Bias16Changed_S;
  input Bias15Changed_S;
  input Bias23Changed_S;
  input Bias24Changed_S;
  input Bias21Changed_S;
  input Bias22Changed_S;
  input Bias25Changed_S;
  input Bias34Changed_S;
  input Bias27Changed_S;
  input [0:0]SyncSignalSyncFF_S_reg_rep__30;

  wire Bias15Changed_S;
  wire Bias16Changed_S;
  wire Bias20Changed_S;
  wire Bias21Changed_S;
  wire Bias22Changed_S;
  wire Bias23Changed_S;
  wire Bias24Changed_S;
  wire Bias25Changed_S;
  wire Bias26Changed_S;
  wire Bias27Changed_S;
  wire Bias34Changed_S;
  wire Bias35Changed_S;
  wire Bias36Changed_S;
  wire ChangeDetected_S1;
  wire ChangeDetected_S1_carry__0_i_1__18_n_0;
  wire ChangeDetected_S1_carry_i_1__23_n_0;
  wire ChangeDetected_S1_carry_i_2__23_n_0;
  wire ChangeDetected_S1_carry_i_3__23_n_0;
  wire ChangeDetected_S1_carry_i_4__18_n_0;
  wire ChangeDetected_S1_carry_n_0;
  wire ChangeDetected_S1_carry_n_1;
  wire ChangeDetected_S1_carry_n_2;
  wire ChangeDetected_S1_carry_n_3;
  wire ChipChanged_S;
  wire [1:0]D;
  wire \FSM_onehot_State_DP_reg[0] ;
  wire \FSM_onehot_State_DP_reg[18] ;
  wire \FSM_onehot_State_DP_reg[23] ;
  wire LogicClk_CI;
  wire Memory_SP_reg;
  wire [14:0]PreviousData_DP;
  wire [14:0]Q;
  wire SyncSignalSyncFF_S_reg_rep__28;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__30;
  wire [1:0]out;
  wire [3:0]NLW_ChangeDetected_S1_carry_O_UNCONNECTED;
  wire [3:1]NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED;

  CARRY4 ChangeDetected_S1_carry
       (.CI(1'b0),
        .CO({ChangeDetected_S1_carry_n_0,ChangeDetected_S1_carry_n_1,ChangeDetected_S1_carry_n_2,ChangeDetected_S1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry_O_UNCONNECTED[3:0]),
        .S({ChangeDetected_S1_carry_i_1__23_n_0,ChangeDetected_S1_carry_i_2__23_n_0,ChangeDetected_S1_carry_i_3__23_n_0,ChangeDetected_S1_carry_i_4__18_n_0}));
  CARRY4 ChangeDetected_S1_carry__0
       (.CI(ChangeDetected_S1_carry_n_0),
        .CO({NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED[3:1],ChangeDetected_S1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,ChangeDetected_S1_carry__0_i_1__18_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__0_i_1__18
       (.I0(Q[12]),
        .I1(PreviousData_DP[12]),
        .I2(Q[13]),
        .I3(PreviousData_DP[13]),
        .I4(PreviousData_DP[14]),
        .I5(Q[14]),
        .O(ChangeDetected_S1_carry__0_i_1__18_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_1__23
       (.I0(Q[9]),
        .I1(PreviousData_DP[9]),
        .I2(Q[10]),
        .I3(PreviousData_DP[10]),
        .I4(PreviousData_DP[11]),
        .I5(Q[11]),
        .O(ChangeDetected_S1_carry_i_1__23_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_2__23
       (.I0(Q[6]),
        .I1(PreviousData_DP[6]),
        .I2(Q[7]),
        .I3(PreviousData_DP[7]),
        .I4(PreviousData_DP[8]),
        .I5(Q[8]),
        .O(ChangeDetected_S1_carry_i_2__23_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_3__23
       (.I0(Q[3]),
        .I1(PreviousData_DP[3]),
        .I2(Q[4]),
        .I3(PreviousData_DP[4]),
        .I4(PreviousData_DP[5]),
        .I5(Q[5]),
        .O(ChangeDetected_S1_carry_i_3__23_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_4__18
       (.I0(Q[0]),
        .I1(PreviousData_DP[0]),
        .I2(Q[1]),
        .I3(PreviousData_DP[1]),
        .I4(PreviousData_DP[2]),
        .I5(Q[2]),
        .O(ChangeDetected_S1_carry_i_4__18_n_0));
  FDCE \PreviousData_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[0]),
        .Q(PreviousData_DP[0]));
  FDCE \PreviousData_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[10]),
        .Q(PreviousData_DP[10]));
  FDCE \PreviousData_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[11]),
        .Q(PreviousData_DP[11]));
  FDCE \PreviousData_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[12]),
        .Q(PreviousData_DP[12]));
  FDCE \PreviousData_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[13]),
        .Q(PreviousData_DP[13]));
  FDCE \PreviousData_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[14]),
        .Q(PreviousData_DP[14]));
  FDCE \PreviousData_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[1]),
        .Q(PreviousData_DP[1]));
  FDCE \PreviousData_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[2]),
        .Q(PreviousData_DP[2]));
  FDCE \PreviousData_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[3]),
        .Q(PreviousData_DP[3]));
  FDCE \PreviousData_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[4]),
        .Q(PreviousData_DP[4]));
  FDCE \PreviousData_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[5]),
        .Q(PreviousData_DP[5]));
  FDCE \PreviousData_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[6]),
        .Q(PreviousData_DP[6]));
  FDCE \PreviousData_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[7]),
        .Q(PreviousData_DP[7]));
  FDCE \PreviousData_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[8]),
        .Q(PreviousData_DP[8]));
  FDCE \PreviousData_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[9]),
        .Q(PreviousData_DP[9]));
  brd_testAERDVSSM_0_0_BufferClear_64 bufferChangeDetectedSignal
       (.Bias15Changed_S(Bias15Changed_S),
        .Bias16Changed_S(Bias16Changed_S),
        .Bias20Changed_S(Bias20Changed_S),
        .Bias21Changed_S(Bias21Changed_S),
        .Bias22Changed_S(Bias22Changed_S),
        .Bias23Changed_S(Bias23Changed_S),
        .Bias24Changed_S(Bias24Changed_S),
        .Bias25Changed_S(Bias25Changed_S),
        .Bias27Changed_S(Bias27Changed_S),
        .Bias34Changed_S(Bias34Changed_S),
        .Bias35Changed_S(Bias35Changed_S),
        .Bias36Changed_S(Bias36Changed_S),
        .CO(ChangeDetected_S1),
        .ChipChanged_S(ChipChanged_S),
        .D(D),
        .\FSM_onehot_State_DP_reg[0] (\FSM_onehot_State_DP_reg[0] ),
        .\FSM_onehot_State_DP_reg[18] (\FSM_onehot_State_DP_reg[18] ),
        .\FSM_onehot_State_DP_reg[23] (\FSM_onehot_State_DP_reg[23] ),
        .LogicClk_CI(LogicClk_CI),
        .Memory_SP_reg_0(Bias26Changed_S),
        .Memory_SP_reg_1(Memory_SP_reg),
        .SyncSignalSyncFF_S_reg_rep__28(SyncSignalSyncFF_S_reg_rep__28),
        .out(out));
endmodule

(* ORIG_REF_NAME = "ChangeDetector" *) 
module brd_testAERDVSSM_0_0_ChangeDetector_45
   (Bias27Changed_S,
    D,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__28,
    Q,
    Bias34Changed_S,
    Bias25Changed_S,
    Bias26Changed_S,
    Memory_SP_reg,
    Bias24Changed_S,
    Memory_SP_reg_0,
    \FSM_onehot_State_DP_reg[0] ,
    out,
    SyncSignalSyncFF_S_reg_rep__30);
  output Bias27Changed_S;
  output [1:0]D;
  input LogicClk_CI;
  input SyncSignalSyncFF_S_reg_rep__28;
  input [14:0]Q;
  input Bias34Changed_S;
  input Bias25Changed_S;
  input Bias26Changed_S;
  input Memory_SP_reg;
  input Bias24Changed_S;
  input Memory_SP_reg_0;
  input \FSM_onehot_State_DP_reg[0] ;
  input [0:0]out;
  input [0:0]SyncSignalSyncFF_S_reg_rep__30;

  wire Bias24Changed_S;
  wire Bias25Changed_S;
  wire Bias26Changed_S;
  wire Bias27Changed_S;
  wire Bias34Changed_S;
  wire ChangeDetected_S1;
  wire ChangeDetected_S1_carry__0_i_1__19_n_0;
  wire ChangeDetected_S1_carry_i_1__24_n_0;
  wire ChangeDetected_S1_carry_i_2__24_n_0;
  wire ChangeDetected_S1_carry_i_3__24_n_0;
  wire ChangeDetected_S1_carry_i_4__19_n_0;
  wire ChangeDetected_S1_carry_n_0;
  wire ChangeDetected_S1_carry_n_1;
  wire ChangeDetected_S1_carry_n_2;
  wire ChangeDetected_S1_carry_n_3;
  wire [1:0]D;
  wire \FSM_onehot_State_DP_reg[0] ;
  wire LogicClk_CI;
  wire Memory_SP_reg;
  wire Memory_SP_reg_0;
  wire [14:0]PreviousData_DP;
  wire [14:0]Q;
  wire SyncSignalSyncFF_S_reg_rep__28;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__30;
  wire [0:0]out;
  wire [3:0]NLW_ChangeDetected_S1_carry_O_UNCONNECTED;
  wire [3:1]NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED;

  CARRY4 ChangeDetected_S1_carry
       (.CI(1'b0),
        .CO({ChangeDetected_S1_carry_n_0,ChangeDetected_S1_carry_n_1,ChangeDetected_S1_carry_n_2,ChangeDetected_S1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry_O_UNCONNECTED[3:0]),
        .S({ChangeDetected_S1_carry_i_1__24_n_0,ChangeDetected_S1_carry_i_2__24_n_0,ChangeDetected_S1_carry_i_3__24_n_0,ChangeDetected_S1_carry_i_4__19_n_0}));
  CARRY4 ChangeDetected_S1_carry__0
       (.CI(ChangeDetected_S1_carry_n_0),
        .CO({NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED[3:1],ChangeDetected_S1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,ChangeDetected_S1_carry__0_i_1__19_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__0_i_1__19
       (.I0(Q[13]),
        .I1(PreviousData_DP[13]),
        .I2(Q[12]),
        .I3(PreviousData_DP[12]),
        .I4(PreviousData_DP[14]),
        .I5(Q[14]),
        .O(ChangeDetected_S1_carry__0_i_1__19_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_1__24
       (.I0(Q[9]),
        .I1(PreviousData_DP[9]),
        .I2(Q[10]),
        .I3(PreviousData_DP[10]),
        .I4(PreviousData_DP[11]),
        .I5(Q[11]),
        .O(ChangeDetected_S1_carry_i_1__24_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_2__24
       (.I0(Q[6]),
        .I1(PreviousData_DP[6]),
        .I2(Q[7]),
        .I3(PreviousData_DP[7]),
        .I4(PreviousData_DP[8]),
        .I5(Q[8]),
        .O(ChangeDetected_S1_carry_i_2__24_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_3__24
       (.I0(Q[3]),
        .I1(PreviousData_DP[3]),
        .I2(Q[4]),
        .I3(PreviousData_DP[4]),
        .I4(PreviousData_DP[5]),
        .I5(Q[5]),
        .O(ChangeDetected_S1_carry_i_3__24_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_4__19
       (.I0(Q[0]),
        .I1(PreviousData_DP[0]),
        .I2(Q[1]),
        .I3(PreviousData_DP[1]),
        .I4(PreviousData_DP[2]),
        .I5(Q[2]),
        .O(ChangeDetected_S1_carry_i_4__19_n_0));
  FDCE \PreviousData_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[0]),
        .Q(PreviousData_DP[0]));
  FDCE \PreviousData_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[10]),
        .Q(PreviousData_DP[10]));
  FDCE \PreviousData_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[11]),
        .Q(PreviousData_DP[11]));
  FDCE \PreviousData_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[12]),
        .Q(PreviousData_DP[12]));
  FDCE \PreviousData_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[13]),
        .Q(PreviousData_DP[13]));
  FDCE \PreviousData_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[14]),
        .Q(PreviousData_DP[14]));
  FDCE \PreviousData_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[1]),
        .Q(PreviousData_DP[1]));
  FDCE \PreviousData_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[2]),
        .Q(PreviousData_DP[2]));
  FDCE \PreviousData_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[3]),
        .Q(PreviousData_DP[3]));
  FDCE \PreviousData_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[4]),
        .Q(PreviousData_DP[4]));
  FDCE \PreviousData_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[5]),
        .Q(PreviousData_DP[5]));
  FDCE \PreviousData_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[6]),
        .Q(PreviousData_DP[6]));
  FDCE \PreviousData_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[7]),
        .Q(PreviousData_DP[7]));
  FDCE \PreviousData_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[8]),
        .Q(PreviousData_DP[8]));
  FDCE \PreviousData_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[9]),
        .Q(PreviousData_DP[9]));
  brd_testAERDVSSM_0_0_BufferClear_63 bufferChangeDetectedSignal
       (.Bias24Changed_S(Bias24Changed_S),
        .Bias25Changed_S(Bias25Changed_S),
        .Bias26Changed_S(Bias26Changed_S),
        .Bias34Changed_S(Bias34Changed_S),
        .CO(ChangeDetected_S1),
        .D(D),
        .\FSM_onehot_State_DP_reg[0] (\FSM_onehot_State_DP_reg[0] ),
        .\FSM_onehot_State_DP_reg[11] (Bias27Changed_S),
        .LogicClk_CI(LogicClk_CI),
        .Memory_SP_reg_0(Memory_SP_reg),
        .Memory_SP_reg_1(Memory_SP_reg_0),
        .SyncSignalSyncFF_S_reg_rep__28(SyncSignalSyncFF_S_reg_rep__28),
        .out(out));
endmodule

(* ORIG_REF_NAME = "ChangeDetector" *) 
module brd_testAERDVSSM_0_0_ChangeDetector_47
   (Bias34Changed_S,
    D,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__28,
    Q,
    ChipChanged_S,
    Memory_SP_reg,
    out,
    Bias27Changed_S,
    Bias26Changed_S,
    Bias35Changed_S,
    Bias36Changed_S,
    SyncSignalSyncFF_S_reg_rep__30);
  output Bias34Changed_S;
  output [1:0]D;
  input LogicClk_CI;
  input SyncSignalSyncFF_S_reg_rep__28;
  input [14:0]Q;
  input ChipChanged_S;
  input Memory_SP_reg;
  input [1:0]out;
  input Bias27Changed_S;
  input Bias26Changed_S;
  input Bias35Changed_S;
  input Bias36Changed_S;
  input [0:0]SyncSignalSyncFF_S_reg_rep__30;

  wire Bias26Changed_S;
  wire Bias27Changed_S;
  wire Bias34Changed_S;
  wire Bias35Changed_S;
  wire Bias36Changed_S;
  wire ChangeDetected_S1;
  wire ChangeDetected_S1_carry__0_i_1__20_n_0;
  wire ChangeDetected_S1_carry_i_1__25_n_0;
  wire ChangeDetected_S1_carry_i_2__25_n_0;
  wire ChangeDetected_S1_carry_i_3__25_n_0;
  wire ChangeDetected_S1_carry_i_4__20_n_0;
  wire ChangeDetected_S1_carry_n_0;
  wire ChangeDetected_S1_carry_n_1;
  wire ChangeDetected_S1_carry_n_2;
  wire ChangeDetected_S1_carry_n_3;
  wire ChipChanged_S;
  wire [1:0]D;
  wire LogicClk_CI;
  wire Memory_SP_reg;
  wire [14:0]PreviousData_DP;
  wire [14:0]Q;
  wire SyncSignalSyncFF_S_reg_rep__28;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__30;
  wire [1:0]out;
  wire [3:0]NLW_ChangeDetected_S1_carry_O_UNCONNECTED;
  wire [3:1]NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED;

  CARRY4 ChangeDetected_S1_carry
       (.CI(1'b0),
        .CO({ChangeDetected_S1_carry_n_0,ChangeDetected_S1_carry_n_1,ChangeDetected_S1_carry_n_2,ChangeDetected_S1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry_O_UNCONNECTED[3:0]),
        .S({ChangeDetected_S1_carry_i_1__25_n_0,ChangeDetected_S1_carry_i_2__25_n_0,ChangeDetected_S1_carry_i_3__25_n_0,ChangeDetected_S1_carry_i_4__20_n_0}));
  CARRY4 ChangeDetected_S1_carry__0
       (.CI(ChangeDetected_S1_carry_n_0),
        .CO({NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED[3:1],ChangeDetected_S1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,ChangeDetected_S1_carry__0_i_1__20_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__0_i_1__20
       (.I0(Q[13]),
        .I1(PreviousData_DP[13]),
        .I2(Q[12]),
        .I3(PreviousData_DP[12]),
        .I4(PreviousData_DP[14]),
        .I5(Q[14]),
        .O(ChangeDetected_S1_carry__0_i_1__20_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_1__25
       (.I0(Q[9]),
        .I1(PreviousData_DP[9]),
        .I2(Q[10]),
        .I3(PreviousData_DP[10]),
        .I4(PreviousData_DP[11]),
        .I5(Q[11]),
        .O(ChangeDetected_S1_carry_i_1__25_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_2__25
       (.I0(Q[7]),
        .I1(PreviousData_DP[7]),
        .I2(Q[6]),
        .I3(PreviousData_DP[6]),
        .I4(PreviousData_DP[8]),
        .I5(Q[8]),
        .O(ChangeDetected_S1_carry_i_2__25_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_3__25
       (.I0(Q[3]),
        .I1(PreviousData_DP[3]),
        .I2(Q[4]),
        .I3(PreviousData_DP[4]),
        .I4(PreviousData_DP[5]),
        .I5(Q[5]),
        .O(ChangeDetected_S1_carry_i_3__25_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_4__20
       (.I0(Q[0]),
        .I1(PreviousData_DP[0]),
        .I2(Q[1]),
        .I3(PreviousData_DP[1]),
        .I4(PreviousData_DP[2]),
        .I5(Q[2]),
        .O(ChangeDetected_S1_carry_i_4__20_n_0));
  FDCE \PreviousData_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[0]),
        .Q(PreviousData_DP[0]));
  FDCE \PreviousData_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[10]),
        .Q(PreviousData_DP[10]));
  FDCE \PreviousData_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[11]),
        .Q(PreviousData_DP[11]));
  FDCE \PreviousData_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[12]),
        .Q(PreviousData_DP[12]));
  FDCE \PreviousData_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[13]),
        .Q(PreviousData_DP[13]));
  FDCE \PreviousData_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[14]),
        .Q(PreviousData_DP[14]));
  FDCE \PreviousData_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[1]),
        .Q(PreviousData_DP[1]));
  FDCE \PreviousData_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[2]),
        .Q(PreviousData_DP[2]));
  FDCE \PreviousData_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[3]),
        .Q(PreviousData_DP[3]));
  FDCE \PreviousData_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[4]),
        .Q(PreviousData_DP[4]));
  FDCE \PreviousData_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[5]),
        .Q(PreviousData_DP[5]));
  FDCE \PreviousData_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[6]),
        .Q(PreviousData_DP[6]));
  FDCE \PreviousData_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[7]),
        .Q(PreviousData_DP[7]));
  FDCE \PreviousData_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[8]),
        .Q(PreviousData_DP[8]));
  FDCE \PreviousData_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[9]),
        .Q(PreviousData_DP[9]));
  brd_testAERDVSSM_0_0_BufferClear_61 bufferChangeDetectedSignal
       (.Bias26Changed_S(Bias26Changed_S),
        .Bias27Changed_S(Bias27Changed_S),
        .Bias35Changed_S(Bias35Changed_S),
        .Bias36Changed_S(Bias36Changed_S),
        .CO(ChangeDetected_S1),
        .ChipChanged_S(ChipChanged_S),
        .D(D),
        .\FSM_onehot_State_DP_reg[8] (Bias34Changed_S),
        .LogicClk_CI(LogicClk_CI),
        .Memory_SP_reg_0(Memory_SP_reg),
        .SyncSignalSyncFF_S_reg_rep__28(SyncSignalSyncFF_S_reg_rep__28),
        .out(out));
endmodule

(* ORIG_REF_NAME = "ChangeDetector" *) 
module brd_testAERDVSSM_0_0_ChangeDetector_51
   (Bias8Changed_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    Q,
    out,
    AR);
  output Bias8Changed_S;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input [14:0]Q;
  input [0:0]out;
  input [0:0]AR;

  wire [0:0]AR;
  wire Bias8Changed_S;
  wire ChangeDetected_S1;
  wire ChangeDetected_S1_carry__0_i_1__0_n_0;
  wire ChangeDetected_S1_carry_i_1__5_n_0;
  wire ChangeDetected_S1_carry_i_2__5_n_0;
  wire ChangeDetected_S1_carry_i_3__5_n_0;
  wire ChangeDetected_S1_carry_i_4__0_n_0;
  wire ChangeDetected_S1_carry_n_0;
  wire ChangeDetected_S1_carry_n_1;
  wire ChangeDetected_S1_carry_n_2;
  wire ChangeDetected_S1_carry_n_3;
  wire LogicClk_CI;
  wire [14:0]PreviousData_DP;
  wire [14:0]Q;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [0:0]out;
  wire [3:0]NLW_ChangeDetected_S1_carry_O_UNCONNECTED;
  wire [3:1]NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED;

  CARRY4 ChangeDetected_S1_carry
       (.CI(1'b0),
        .CO({ChangeDetected_S1_carry_n_0,ChangeDetected_S1_carry_n_1,ChangeDetected_S1_carry_n_2,ChangeDetected_S1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry_O_UNCONNECTED[3:0]),
        .S({ChangeDetected_S1_carry_i_1__5_n_0,ChangeDetected_S1_carry_i_2__5_n_0,ChangeDetected_S1_carry_i_3__5_n_0,ChangeDetected_S1_carry_i_4__0_n_0}));
  CARRY4 ChangeDetected_S1_carry__0
       (.CI(ChangeDetected_S1_carry_n_0),
        .CO({NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED[3:1],ChangeDetected_S1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,ChangeDetected_S1_carry__0_i_1__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__0_i_1__0
       (.I0(Q[12]),
        .I1(PreviousData_DP[12]),
        .I2(Q[13]),
        .I3(PreviousData_DP[13]),
        .I4(PreviousData_DP[14]),
        .I5(Q[14]),
        .O(ChangeDetected_S1_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_1__5
       (.I0(Q[9]),
        .I1(PreviousData_DP[9]),
        .I2(Q[10]),
        .I3(PreviousData_DP[10]),
        .I4(PreviousData_DP[11]),
        .I5(Q[11]),
        .O(ChangeDetected_S1_carry_i_1__5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_2__5
       (.I0(Q[8]),
        .I1(PreviousData_DP[8]),
        .I2(Q[6]),
        .I3(PreviousData_DP[6]),
        .I4(PreviousData_DP[7]),
        .I5(Q[7]),
        .O(ChangeDetected_S1_carry_i_2__5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_3__5
       (.I0(Q[3]),
        .I1(PreviousData_DP[3]),
        .I2(Q[4]),
        .I3(PreviousData_DP[4]),
        .I4(PreviousData_DP[5]),
        .I5(Q[5]),
        .O(ChangeDetected_S1_carry_i_3__5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_4__0
       (.I0(Q[0]),
        .I1(PreviousData_DP[0]),
        .I2(Q[1]),
        .I3(PreviousData_DP[1]),
        .I4(PreviousData_DP[2]),
        .I5(Q[2]),
        .O(ChangeDetected_S1_carry_i_4__0_n_0));
  FDCE \PreviousData_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(PreviousData_DP[0]));
  FDCE \PreviousData_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[10]),
        .Q(PreviousData_DP[10]));
  FDCE \PreviousData_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[11]),
        .Q(PreviousData_DP[11]));
  FDCE \PreviousData_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[12]),
        .Q(PreviousData_DP[12]));
  FDCE \PreviousData_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[13]),
        .Q(PreviousData_DP[13]));
  FDCE \PreviousData_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[14]),
        .Q(PreviousData_DP[14]));
  FDCE \PreviousData_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(PreviousData_DP[1]));
  FDCE \PreviousData_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(PreviousData_DP[2]));
  FDCE \PreviousData_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(PreviousData_DP[3]));
  FDCE \PreviousData_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(PreviousData_DP[4]));
  FDCE \PreviousData_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[5]),
        .Q(PreviousData_DP[5]));
  FDCE \PreviousData_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[6]),
        .Q(PreviousData_DP[6]));
  FDCE \PreviousData_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[7]),
        .Q(PreviousData_DP[7]));
  FDCE \PreviousData_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[8]),
        .Q(PreviousData_DP[8]));
  FDCE \PreviousData_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[9]),
        .Q(PreviousData_DP[9]));
  brd_testAERDVSSM_0_0_BufferClear_56 bufferChangeDetectedSignal
       (.Bias8Changed_S(Bias8Changed_S),
        .CO(ChangeDetected_S1),
        .LogicClk_CI(LogicClk_CI),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__29),
        .out(out));
endmodule

(* ORIG_REF_NAME = "ChangeDetector" *) 
module brd_testAERDVSSM_0_0_ChangeDetector_52
   (Bias9Changed_S,
    \FSM_onehot_State_DP_reg[32] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    Q,
    Bias10Changed_S,
    out,
    AR);
  output Bias9Changed_S;
  output \FSM_onehot_State_DP_reg[32] ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input [14:0]Q;
  input Bias10Changed_S;
  input [0:0]out;
  input [0:0]AR;

  wire [0:0]AR;
  wire Bias10Changed_S;
  wire Bias9Changed_S;
  wire ChangeDetected_S1;
  wire ChangeDetected_S1_carry__0_i_1__1_n_0;
  wire ChangeDetected_S1_carry_i_1__6_n_0;
  wire ChangeDetected_S1_carry_i_2__6_n_0;
  wire ChangeDetected_S1_carry_i_3__6_n_0;
  wire ChangeDetected_S1_carry_i_4__1_n_0;
  wire ChangeDetected_S1_carry_n_0;
  wire ChangeDetected_S1_carry_n_1;
  wire ChangeDetected_S1_carry_n_2;
  wire ChangeDetected_S1_carry_n_3;
  wire \FSM_onehot_State_DP_reg[32] ;
  wire LogicClk_CI;
  wire [14:0]PreviousData_DP;
  wire [14:0]Q;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [0:0]out;
  wire [3:0]NLW_ChangeDetected_S1_carry_O_UNCONNECTED;
  wire [3:1]NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED;

  CARRY4 ChangeDetected_S1_carry
       (.CI(1'b0),
        .CO({ChangeDetected_S1_carry_n_0,ChangeDetected_S1_carry_n_1,ChangeDetected_S1_carry_n_2,ChangeDetected_S1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry_O_UNCONNECTED[3:0]),
        .S({ChangeDetected_S1_carry_i_1__6_n_0,ChangeDetected_S1_carry_i_2__6_n_0,ChangeDetected_S1_carry_i_3__6_n_0,ChangeDetected_S1_carry_i_4__1_n_0}));
  CARRY4 ChangeDetected_S1_carry__0
       (.CI(ChangeDetected_S1_carry_n_0),
        .CO({NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED[3:1],ChangeDetected_S1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,ChangeDetected_S1_carry__0_i_1__1_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__0_i_1__1
       (.I0(Q[12]),
        .I1(PreviousData_DP[12]),
        .I2(Q[13]),
        .I3(PreviousData_DP[13]),
        .I4(PreviousData_DP[14]),
        .I5(Q[14]),
        .O(ChangeDetected_S1_carry__0_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_1__6
       (.I0(Q[9]),
        .I1(PreviousData_DP[9]),
        .I2(Q[10]),
        .I3(PreviousData_DP[10]),
        .I4(PreviousData_DP[11]),
        .I5(Q[11]),
        .O(ChangeDetected_S1_carry_i_1__6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_2__6
       (.I0(Q[6]),
        .I1(PreviousData_DP[6]),
        .I2(Q[7]),
        .I3(PreviousData_DP[7]),
        .I4(PreviousData_DP[8]),
        .I5(Q[8]),
        .O(ChangeDetected_S1_carry_i_2__6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_3__6
       (.I0(Q[4]),
        .I1(PreviousData_DP[4]),
        .I2(Q[3]),
        .I3(PreviousData_DP[3]),
        .I4(PreviousData_DP[5]),
        .I5(Q[5]),
        .O(ChangeDetected_S1_carry_i_3__6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_4__1
       (.I0(Q[0]),
        .I1(PreviousData_DP[0]),
        .I2(Q[1]),
        .I3(PreviousData_DP[1]),
        .I4(PreviousData_DP[2]),
        .I5(Q[2]),
        .O(ChangeDetected_S1_carry_i_4__1_n_0));
  FDCE \PreviousData_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(PreviousData_DP[0]));
  FDCE \PreviousData_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[10]),
        .Q(PreviousData_DP[10]));
  FDCE \PreviousData_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[11]),
        .Q(PreviousData_DP[11]));
  FDCE \PreviousData_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[12]),
        .Q(PreviousData_DP[12]));
  FDCE \PreviousData_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[13]),
        .Q(PreviousData_DP[13]));
  FDCE \PreviousData_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[14]),
        .Q(PreviousData_DP[14]));
  FDCE \PreviousData_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(PreviousData_DP[1]));
  FDCE \PreviousData_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(PreviousData_DP[2]));
  FDCE \PreviousData_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(PreviousData_DP[3]));
  FDCE \PreviousData_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(PreviousData_DP[4]));
  FDCE \PreviousData_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[5]),
        .Q(PreviousData_DP[5]));
  FDCE \PreviousData_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[6]),
        .Q(PreviousData_DP[6]));
  FDCE \PreviousData_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[7]),
        .Q(PreviousData_DP[7]));
  FDCE \PreviousData_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[8]),
        .Q(PreviousData_DP[8]));
  FDCE \PreviousData_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[9]),
        .Q(PreviousData_DP[9]));
  brd_testAERDVSSM_0_0_BufferClear_55 bufferChangeDetectedSignal
       (.Bias10Changed_S(Bias10Changed_S),
        .Bias9Changed_S(Bias9Changed_S),
        .CO(ChangeDetected_S1),
        .\FSM_onehot_State_DP_reg[32] (\FSM_onehot_State_DP_reg[32] ),
        .LogicClk_CI(LogicClk_CI),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__29),
        .out(out));
endmodule

(* ORIG_REF_NAME = "ChangeDetector" *) 
module brd_testAERDVSSM_0_0_ChangeDetector__parameterized0
   (Bias0Changed_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    Q,
    out,
    SyncReset_RO);
  output Bias0Changed_S;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input [8:0]Q;
  input [0:0]out;
  input SyncReset_RO;

  wire Bias0Changed_S;
  wire ChangeDetected_S1;
  wire ChangeDetected_S1_carry_i_1__0_n_0;
  wire ChangeDetected_S1_carry_i_2__0_n_0;
  wire ChangeDetected_S1_carry_i_3__0_n_0;
  wire ChangeDetected_S1_carry_n_2;
  wire ChangeDetected_S1_carry_n_3;
  wire LogicClk_CI;
  wire [8:0]PreviousData_DP;
  wire [8:0]Q;
  wire SyncReset_RO;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [0:0]out;
  wire [3:3]NLW_ChangeDetected_S1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_ChangeDetected_S1_carry_O_UNCONNECTED;

  CARRY4 ChangeDetected_S1_carry
       (.CI(1'b0),
        .CO({NLW_ChangeDetected_S1_carry_CO_UNCONNECTED[3],ChangeDetected_S1,ChangeDetected_S1_carry_n_2,ChangeDetected_S1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,ChangeDetected_S1_carry_i_1__0_n_0,ChangeDetected_S1_carry_i_2__0_n_0,ChangeDetected_S1_carry_i_3__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_1__0
       (.I0(Q[8]),
        .I1(PreviousData_DP[8]),
        .I2(Q[6]),
        .I3(PreviousData_DP[6]),
        .I4(PreviousData_DP[7]),
        .I5(Q[7]),
        .O(ChangeDetected_S1_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_2__0
       (.I0(Q[4]),
        .I1(PreviousData_DP[4]),
        .I2(Q[3]),
        .I3(PreviousData_DP[3]),
        .I4(PreviousData_DP[5]),
        .I5(Q[5]),
        .O(ChangeDetected_S1_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_3__0
       (.I0(Q[2]),
        .I1(PreviousData_DP[2]),
        .I2(Q[0]),
        .I3(PreviousData_DP[0]),
        .I4(PreviousData_DP[1]),
        .I5(Q[1]),
        .O(ChangeDetected_S1_carry_i_3__0_n_0));
  FDCE \PreviousData_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncReset_RO),
        .D(Q[0]),
        .Q(PreviousData_DP[0]));
  FDCE \PreviousData_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncReset_RO),
        .D(Q[1]),
        .Q(PreviousData_DP[1]));
  FDCE \PreviousData_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncReset_RO),
        .D(Q[2]),
        .Q(PreviousData_DP[2]));
  FDCE \PreviousData_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncReset_RO),
        .D(Q[3]),
        .Q(PreviousData_DP[3]));
  FDCE \PreviousData_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncReset_RO),
        .D(Q[4]),
        .Q(PreviousData_DP[4]));
  FDCE \PreviousData_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncReset_RO),
        .D(Q[5]),
        .Q(PreviousData_DP[5]));
  FDCE \PreviousData_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncReset_RO),
        .D(Q[6]),
        .Q(PreviousData_DP[6]));
  FDCE \PreviousData_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncReset_RO),
        .D(Q[7]),
        .Q(PreviousData_DP[7]));
  FDCE \PreviousData_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncReset_RO),
        .D(Q[8]),
        .Q(PreviousData_DP[8]));
  brd_testAERDVSSM_0_0_BufferClear_82 bufferChangeDetectedSignal
       (.Bias0Changed_S(Bias0Changed_S),
        .CO(ChangeDetected_S1),
        .LogicClk_CI(LogicClk_CI),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__29),
        .out(out));
endmodule

(* ORIG_REF_NAME = "ChangeDetector" *) 
module brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_37
   (Bias1Changed_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    Q,
    out,
    AR,
    SyncReset_RO);
  output Bias1Changed_S;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input [8:0]Q;
  input [0:0]out;
  input [0:0]AR;
  input SyncReset_RO;

  wire [0:0]AR;
  wire Bias1Changed_S;
  wire ChangeDetected_S1;
  wire ChangeDetected_S1_carry_i_1__1_n_0;
  wire ChangeDetected_S1_carry_i_2__1_n_0;
  wire ChangeDetected_S1_carry_i_3__1_n_0;
  wire ChangeDetected_S1_carry_n_2;
  wire ChangeDetected_S1_carry_n_3;
  wire LogicClk_CI;
  wire [8:0]PreviousData_DP;
  wire [8:0]Q;
  wire SyncReset_RO;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [0:0]out;
  wire [3:3]NLW_ChangeDetected_S1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_ChangeDetected_S1_carry_O_UNCONNECTED;

  CARRY4 ChangeDetected_S1_carry
       (.CI(1'b0),
        .CO({NLW_ChangeDetected_S1_carry_CO_UNCONNECTED[3],ChangeDetected_S1,ChangeDetected_S1_carry_n_2,ChangeDetected_S1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,ChangeDetected_S1_carry_i_1__1_n_0,ChangeDetected_S1_carry_i_2__1_n_0,ChangeDetected_S1_carry_i_3__1_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_1__1
       (.I0(Q[6]),
        .I1(PreviousData_DP[6]),
        .I2(Q[7]),
        .I3(PreviousData_DP[7]),
        .I4(PreviousData_DP[8]),
        .I5(Q[8]),
        .O(ChangeDetected_S1_carry_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_2__1
       (.I0(Q[4]),
        .I1(PreviousData_DP[4]),
        .I2(Q[3]),
        .I3(PreviousData_DP[3]),
        .I4(PreviousData_DP[5]),
        .I5(Q[5]),
        .O(ChangeDetected_S1_carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_3__1
       (.I0(Q[1]),
        .I1(PreviousData_DP[1]),
        .I2(Q[0]),
        .I3(PreviousData_DP[0]),
        .I4(PreviousData_DP[2]),
        .I5(Q[2]),
        .O(ChangeDetected_S1_carry_i_3__1_n_0));
  FDCE \PreviousData_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(PreviousData_DP[0]));
  FDCE \PreviousData_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(PreviousData_DP[1]));
  FDCE \PreviousData_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(PreviousData_DP[2]));
  FDCE \PreviousData_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(PreviousData_DP[3]));
  FDCE \PreviousData_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(PreviousData_DP[4]));
  FDCE \PreviousData_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[5]),
        .Q(PreviousData_DP[5]));
  FDCE \PreviousData_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncReset_RO),
        .D(Q[6]),
        .Q(PreviousData_DP[6]));
  FDCE \PreviousData_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncReset_RO),
        .D(Q[7]),
        .Q(PreviousData_DP[7]));
  FDCE \PreviousData_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[8]),
        .Q(PreviousData_DP[8]));
  brd_testAERDVSSM_0_0_BufferClear_71 bufferChangeDetectedSignal
       (.Bias1Changed_S(Bias1Changed_S),
        .CO(ChangeDetected_S1),
        .LogicClk_CI(LogicClk_CI),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__29),
        .out(out));
endmodule

(* ORIG_REF_NAME = "ChangeDetector" *) 
module brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_46
   (Bias2Changed_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    Q,
    out,
    AR);
  output Bias2Changed_S;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input [8:0]Q;
  input [0:0]out;
  input [0:0]AR;

  wire [0:0]AR;
  wire Bias2Changed_S;
  wire ChangeDetected_S1;
  wire ChangeDetected_S1_carry_i_1__2_n_0;
  wire ChangeDetected_S1_carry_i_2__2_n_0;
  wire ChangeDetected_S1_carry_i_3__2_n_0;
  wire ChangeDetected_S1_carry_n_2;
  wire ChangeDetected_S1_carry_n_3;
  wire LogicClk_CI;
  wire [8:0]PreviousData_DP;
  wire [8:0]Q;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [0:0]out;
  wire [3:3]NLW_ChangeDetected_S1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_ChangeDetected_S1_carry_O_UNCONNECTED;

  CARRY4 ChangeDetected_S1_carry
       (.CI(1'b0),
        .CO({NLW_ChangeDetected_S1_carry_CO_UNCONNECTED[3],ChangeDetected_S1,ChangeDetected_S1_carry_n_2,ChangeDetected_S1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,ChangeDetected_S1_carry_i_1__2_n_0,ChangeDetected_S1_carry_i_2__2_n_0,ChangeDetected_S1_carry_i_3__2_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_1__2
       (.I0(Q[6]),
        .I1(PreviousData_DP[6]),
        .I2(Q[7]),
        .I3(PreviousData_DP[7]),
        .I4(PreviousData_DP[8]),
        .I5(Q[8]),
        .O(ChangeDetected_S1_carry_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_2__2
       (.I0(Q[3]),
        .I1(PreviousData_DP[3]),
        .I2(Q[4]),
        .I3(PreviousData_DP[4]),
        .I4(PreviousData_DP[5]),
        .I5(Q[5]),
        .O(ChangeDetected_S1_carry_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_3__2
       (.I0(Q[2]),
        .I1(PreviousData_DP[2]),
        .I2(Q[0]),
        .I3(PreviousData_DP[0]),
        .I4(PreviousData_DP[1]),
        .I5(Q[1]),
        .O(ChangeDetected_S1_carry_i_3__2_n_0));
  FDCE \PreviousData_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(PreviousData_DP[0]));
  FDCE \PreviousData_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(PreviousData_DP[1]));
  FDCE \PreviousData_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(PreviousData_DP[2]));
  FDCE \PreviousData_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(PreviousData_DP[3]));
  FDCE \PreviousData_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(PreviousData_DP[4]));
  FDCE \PreviousData_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[5]),
        .Q(PreviousData_DP[5]));
  FDCE \PreviousData_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[6]),
        .Q(PreviousData_DP[6]));
  FDCE \PreviousData_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[7]),
        .Q(PreviousData_DP[7]));
  FDCE \PreviousData_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[8]),
        .Q(PreviousData_DP[8]));
  brd_testAERDVSSM_0_0_BufferClear_62 bufferChangeDetectedSignal
       (.Bias2Changed_S(Bias2Changed_S),
        .CO(ChangeDetected_S1),
        .LogicClk_CI(LogicClk_CI),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__29),
        .out(out));
endmodule

(* ORIG_REF_NAME = "ChangeDetector" *) 
module brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_49
   (Bias3Changed_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    Q,
    out,
    AR);
  output Bias3Changed_S;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input [8:0]Q;
  input [0:0]out;
  input [0:0]AR;

  wire [0:0]AR;
  wire Bias3Changed_S;
  wire ChangeDetected_S1;
  wire ChangeDetected_S1_carry_i_1__3_n_0;
  wire ChangeDetected_S1_carry_i_2__3_n_0;
  wire ChangeDetected_S1_carry_i_3__3_n_0;
  wire ChangeDetected_S1_carry_n_2;
  wire ChangeDetected_S1_carry_n_3;
  wire LogicClk_CI;
  wire [8:0]PreviousData_DP;
  wire [8:0]Q;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [0:0]out;
  wire [3:3]NLW_ChangeDetected_S1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_ChangeDetected_S1_carry_O_UNCONNECTED;

  CARRY4 ChangeDetected_S1_carry
       (.CI(1'b0),
        .CO({NLW_ChangeDetected_S1_carry_CO_UNCONNECTED[3],ChangeDetected_S1,ChangeDetected_S1_carry_n_2,ChangeDetected_S1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,ChangeDetected_S1_carry_i_1__3_n_0,ChangeDetected_S1_carry_i_2__3_n_0,ChangeDetected_S1_carry_i_3__3_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_1__3
       (.I0(Q[6]),
        .I1(PreviousData_DP[6]),
        .I2(Q[7]),
        .I3(PreviousData_DP[7]),
        .I4(PreviousData_DP[8]),
        .I5(Q[8]),
        .O(ChangeDetected_S1_carry_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_2__3
       (.I0(Q[3]),
        .I1(PreviousData_DP[3]),
        .I2(Q[4]),
        .I3(PreviousData_DP[4]),
        .I4(PreviousData_DP[5]),
        .I5(Q[5]),
        .O(ChangeDetected_S1_carry_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_3__3
       (.I0(Q[0]),
        .I1(PreviousData_DP[0]),
        .I2(Q[1]),
        .I3(PreviousData_DP[1]),
        .I4(PreviousData_DP[2]),
        .I5(Q[2]),
        .O(ChangeDetected_S1_carry_i_3__3_n_0));
  FDCE \PreviousData_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(PreviousData_DP[0]));
  FDCE \PreviousData_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(PreviousData_DP[1]));
  FDCE \PreviousData_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(PreviousData_DP[2]));
  FDCE \PreviousData_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(PreviousData_DP[3]));
  FDCE \PreviousData_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(PreviousData_DP[4]));
  FDCE \PreviousData_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[5]),
        .Q(PreviousData_DP[5]));
  FDCE \PreviousData_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[6]),
        .Q(PreviousData_DP[6]));
  FDCE \PreviousData_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[7]),
        .Q(PreviousData_DP[7]));
  FDCE \PreviousData_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[8]),
        .Q(PreviousData_DP[8]));
  brd_testAERDVSSM_0_0_BufferClear_58 bufferChangeDetectedSignal
       (.Bias3Changed_S(Bias3Changed_S),
        .CO(ChangeDetected_S1),
        .LogicClk_CI(LogicClk_CI),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__29),
        .out(out));
endmodule

(* ORIG_REF_NAME = "ChangeDetector" *) 
module brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_50
   (Bias4Changed_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    Q,
    out,
    AR);
  output Bias4Changed_S;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input [8:0]Q;
  input [0:0]out;
  input [0:0]AR;

  wire [0:0]AR;
  wire Bias4Changed_S;
  wire ChangeDetected_S1;
  wire ChangeDetected_S1_carry_i_1__4_n_0;
  wire ChangeDetected_S1_carry_i_2__4_n_0;
  wire ChangeDetected_S1_carry_i_3__4_n_0;
  wire ChangeDetected_S1_carry_n_2;
  wire ChangeDetected_S1_carry_n_3;
  wire LogicClk_CI;
  wire [8:0]PreviousData_DP;
  wire [8:0]Q;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [0:0]out;
  wire [3:3]NLW_ChangeDetected_S1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_ChangeDetected_S1_carry_O_UNCONNECTED;

  CARRY4 ChangeDetected_S1_carry
       (.CI(1'b0),
        .CO({NLW_ChangeDetected_S1_carry_CO_UNCONNECTED[3],ChangeDetected_S1,ChangeDetected_S1_carry_n_2,ChangeDetected_S1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,ChangeDetected_S1_carry_i_1__4_n_0,ChangeDetected_S1_carry_i_2__4_n_0,ChangeDetected_S1_carry_i_3__4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_1__4
       (.I0(Q[6]),
        .I1(PreviousData_DP[6]),
        .I2(Q[7]),
        .I3(PreviousData_DP[7]),
        .I4(PreviousData_DP[8]),
        .I5(Q[8]),
        .O(ChangeDetected_S1_carry_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_2__4
       (.I0(Q[3]),
        .I1(PreviousData_DP[3]),
        .I2(Q[4]),
        .I3(PreviousData_DP[4]),
        .I4(PreviousData_DP[5]),
        .I5(Q[5]),
        .O(ChangeDetected_S1_carry_i_2__4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_3__4
       (.I0(Q[2]),
        .I1(PreviousData_DP[2]),
        .I2(Q[0]),
        .I3(PreviousData_DP[0]),
        .I4(PreviousData_DP[1]),
        .I5(Q[1]),
        .O(ChangeDetected_S1_carry_i_3__4_n_0));
  FDCE \PreviousData_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(PreviousData_DP[0]));
  FDCE \PreviousData_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(PreviousData_DP[1]));
  FDCE \PreviousData_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(PreviousData_DP[2]));
  FDCE \PreviousData_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(PreviousData_DP[3]));
  FDCE \PreviousData_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(PreviousData_DP[4]));
  FDCE \PreviousData_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[5]),
        .Q(PreviousData_DP[5]));
  FDCE \PreviousData_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[6]),
        .Q(PreviousData_DP[6]));
  FDCE \PreviousData_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[7]),
        .Q(PreviousData_DP[7]));
  FDCE \PreviousData_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[8]),
        .Q(PreviousData_DP[8]));
  brd_testAERDVSSM_0_0_BufferClear_57 bufferChangeDetectedSignal
       (.Bias4Changed_S(Bias4Changed_S),
        .CO(ChangeDetected_S1),
        .LogicClk_CI(LogicClk_CI),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__29),
        .out(out));
endmodule

(* ORIG_REF_NAME = "ChangeDetector" *) 
module brd_testAERDVSSM_0_0_ChangeDetector__parameterized1
   (Bias35Changed_S,
    \FSM_onehot_State_DP_reg[33] ,
    \FSM_onehot_State_DP_reg[10] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__28,
    Q,
    Bias11Changed_S,
    Bias12Changed_S,
    Bias3Changed_S,
    \FSM_onehot_State_DP_reg[0] ,
    Memory_SP_reg,
    Bias36Changed_S,
    out,
    SyncSignalSyncFF_S_reg_rep__27,
    SyncSignalSyncFF_S_reg_rep__30);
  output Bias35Changed_S;
  output \FSM_onehot_State_DP_reg[33] ;
  output \FSM_onehot_State_DP_reg[10] ;
  input LogicClk_CI;
  input SyncSignalSyncFF_S_reg_rep__28;
  input [15:0]Q;
  input Bias11Changed_S;
  input Bias12Changed_S;
  input Bias3Changed_S;
  input \FSM_onehot_State_DP_reg[0] ;
  input Memory_SP_reg;
  input Bias36Changed_S;
  input [0:0]out;
  input [0:0]SyncSignalSyncFF_S_reg_rep__27;
  input [0:0]SyncSignalSyncFF_S_reg_rep__30;

  wire Bias11Changed_S;
  wire Bias12Changed_S;
  wire Bias35Changed_S;
  wire Bias36Changed_S;
  wire Bias3Changed_S;
  wire ChangeDetected_S1;
  wire ChangeDetected_S1_carry__0_i_1__22_n_0;
  wire ChangeDetected_S1_carry__0_i_2_n_0;
  wire ChangeDetected_S1_carry__0_n_3;
  wire ChangeDetected_S1_carry_i_1__26_n_0;
  wire ChangeDetected_S1_carry_i_2__26_n_0;
  wire ChangeDetected_S1_carry_i_3__26_n_0;
  wire ChangeDetected_S1_carry_i_4__21_n_0;
  wire ChangeDetected_S1_carry_n_0;
  wire ChangeDetected_S1_carry_n_1;
  wire ChangeDetected_S1_carry_n_2;
  wire ChangeDetected_S1_carry_n_3;
  wire \FSM_onehot_State_DP_reg[0] ;
  wire \FSM_onehot_State_DP_reg[10] ;
  wire \FSM_onehot_State_DP_reg[33] ;
  wire LogicClk_CI;
  wire Memory_SP_reg;
  wire [15:0]PreviousData_DP;
  wire [15:0]Q;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__27;
  wire SyncSignalSyncFF_S_reg_rep__28;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__30;
  wire [0:0]out;
  wire [3:0]NLW_ChangeDetected_S1_carry_O_UNCONNECTED;
  wire [3:2]NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED;

  CARRY4 ChangeDetected_S1_carry
       (.CI(1'b0),
        .CO({ChangeDetected_S1_carry_n_0,ChangeDetected_S1_carry_n_1,ChangeDetected_S1_carry_n_2,ChangeDetected_S1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry_O_UNCONNECTED[3:0]),
        .S({ChangeDetected_S1_carry_i_1__26_n_0,ChangeDetected_S1_carry_i_2__26_n_0,ChangeDetected_S1_carry_i_3__26_n_0,ChangeDetected_S1_carry_i_4__21_n_0}));
  CARRY4 ChangeDetected_S1_carry__0
       (.CI(ChangeDetected_S1_carry_n_0),
        .CO({NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED[3:2],ChangeDetected_S1,ChangeDetected_S1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ChangeDetected_S1_carry__0_i_1__22_n_0,ChangeDetected_S1_carry__0_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    ChangeDetected_S1_carry__0_i_1__22
       (.I0(PreviousData_DP[15]),
        .I1(Q[15]),
        .O(ChangeDetected_S1_carry__0_i_1__22_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__0_i_2
       (.I0(Q[14]),
        .I1(PreviousData_DP[14]),
        .I2(Q[12]),
        .I3(PreviousData_DP[12]),
        .I4(PreviousData_DP[13]),
        .I5(Q[13]),
        .O(ChangeDetected_S1_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_1__26
       (.I0(Q[9]),
        .I1(PreviousData_DP[9]),
        .I2(Q[10]),
        .I3(PreviousData_DP[10]),
        .I4(PreviousData_DP[11]),
        .I5(Q[11]),
        .O(ChangeDetected_S1_carry_i_1__26_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_2__26
       (.I0(Q[6]),
        .I1(PreviousData_DP[6]),
        .I2(Q[7]),
        .I3(PreviousData_DP[7]),
        .I4(PreviousData_DP[8]),
        .I5(Q[8]),
        .O(ChangeDetected_S1_carry_i_2__26_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_3__26
       (.I0(Q[3]),
        .I1(PreviousData_DP[3]),
        .I2(Q[4]),
        .I3(PreviousData_DP[4]),
        .I4(PreviousData_DP[5]),
        .I5(Q[5]),
        .O(ChangeDetected_S1_carry_i_3__26_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_4__21
       (.I0(Q[0]),
        .I1(PreviousData_DP[0]),
        .I2(Q[1]),
        .I3(PreviousData_DP[1]),
        .I4(PreviousData_DP[2]),
        .I5(Q[2]),
        .O(ChangeDetected_S1_carry_i_4__21_n_0));
  FDCE \PreviousData_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[0]),
        .Q(PreviousData_DP[0]));
  FDCE \PreviousData_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[10]),
        .Q(PreviousData_DP[10]));
  FDCE \PreviousData_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[11]),
        .Q(PreviousData_DP[11]));
  FDCE \PreviousData_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[12]),
        .Q(PreviousData_DP[12]));
  FDCE \PreviousData_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[13]),
        .Q(PreviousData_DP[13]));
  FDCE \PreviousData_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[14]),
        .Q(PreviousData_DP[14]));
  FDCE \PreviousData_DP_reg[15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(Q[15]),
        .Q(PreviousData_DP[15]));
  FDCE \PreviousData_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[1]),
        .Q(PreviousData_DP[1]));
  FDCE \PreviousData_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[2]),
        .Q(PreviousData_DP[2]));
  FDCE \PreviousData_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[3]),
        .Q(PreviousData_DP[3]));
  FDCE \PreviousData_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[4]),
        .Q(PreviousData_DP[4]));
  FDCE \PreviousData_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[5]),
        .Q(PreviousData_DP[5]));
  FDCE \PreviousData_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[6]),
        .Q(PreviousData_DP[6]));
  FDCE \PreviousData_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[7]),
        .Q(PreviousData_DP[7]));
  FDCE \PreviousData_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[8]),
        .Q(PreviousData_DP[8]));
  FDCE \PreviousData_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30),
        .D(Q[9]),
        .Q(PreviousData_DP[9]));
  brd_testAERDVSSM_0_0_BufferClear_60 bufferChangeDetectedSignal
       (.Bias11Changed_S(Bias11Changed_S),
        .Bias12Changed_S(Bias12Changed_S),
        .Bias35Changed_S(Bias35Changed_S),
        .Bias36Changed_S(Bias36Changed_S),
        .Bias3Changed_S(Bias3Changed_S),
        .CO(ChangeDetected_S1),
        .\FSM_onehot_State_DP_reg[0] (\FSM_onehot_State_DP_reg[0] ),
        .\FSM_onehot_State_DP_reg[10] (\FSM_onehot_State_DP_reg[10] ),
        .\FSM_onehot_State_DP_reg[33] (\FSM_onehot_State_DP_reg[33] ),
        .LogicClk_CI(LogicClk_CI),
        .Memory_SP_reg_0(Memory_SP_reg),
        .SyncSignalSyncFF_S_reg_rep__28(SyncSignalSyncFF_S_reg_rep__28),
        .out(out));
endmodule

(* ORIG_REF_NAME = "ChangeDetector" *) 
module brd_testAERDVSSM_0_0_ChangeDetector__parameterized1_48
   (Bias36Changed_S,
    D,
    \FSM_onehot_State_DP_reg[25] ,
    \FSM_onehot_State_DP_reg[0] ,
    \FSM_onehot_State_DP_reg[12] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__28,
    Q,
    Bias17Changed_S,
    Bias18Changed_S,
    Memory_SP_reg,
    Bias16Changed_S,
    out,
    ChipChanged_S,
    Bias22Changed_S,
    Bias21Changed_S,
    Bias19Changed_S,
    Bias20Changed_S,
    \FSM_onehot_State_DP_reg[0]_0 ,
    Bias15Changed_S,
    Memory_SP_reg_0,
    Bias14Changed_S,
    Bias13Changed_S,
    Bias11Changed_S,
    Bias12Changed_S,
    Memory_SP_reg_1,
    Bias23Changed_S,
    Bias24Changed_S,
    Bias25Changed_S,
    Bias26Changed_S,
    Bias0Changed_S,
    Bias35Changed_S,
    Bias34Changed_S,
    Bias27Changed_S,
    SyncSignalSyncFF_S_reg_rep__27,
    SyncSignalSyncFF_S_reg_rep__30);
  output Bias36Changed_S;
  output [9:0]D;
  output \FSM_onehot_State_DP_reg[25] ;
  output \FSM_onehot_State_DP_reg[0] ;
  output \FSM_onehot_State_DP_reg[12] ;
  input LogicClk_CI;
  input SyncSignalSyncFF_S_reg_rep__28;
  input [15:0]Q;
  input Bias17Changed_S;
  input Bias18Changed_S;
  input Memory_SP_reg;
  input Bias16Changed_S;
  input [2:0]out;
  input ChipChanged_S;
  input Bias22Changed_S;
  input Bias21Changed_S;
  input Bias19Changed_S;
  input Bias20Changed_S;
  input \FSM_onehot_State_DP_reg[0]_0 ;
  input Bias15Changed_S;
  input Memory_SP_reg_0;
  input Bias14Changed_S;
  input Bias13Changed_S;
  input Bias11Changed_S;
  input Bias12Changed_S;
  input Memory_SP_reg_1;
  input Bias23Changed_S;
  input Bias24Changed_S;
  input Bias25Changed_S;
  input Bias26Changed_S;
  input Bias0Changed_S;
  input Bias35Changed_S;
  input Bias34Changed_S;
  input Bias27Changed_S;
  input [0:0]SyncSignalSyncFF_S_reg_rep__27;
  input [1:0]SyncSignalSyncFF_S_reg_rep__30;

  wire Bias0Changed_S;
  wire Bias11Changed_S;
  wire Bias12Changed_S;
  wire Bias13Changed_S;
  wire Bias14Changed_S;
  wire Bias15Changed_S;
  wire Bias16Changed_S;
  wire Bias17Changed_S;
  wire Bias18Changed_S;
  wire Bias19Changed_S;
  wire Bias20Changed_S;
  wire Bias21Changed_S;
  wire Bias22Changed_S;
  wire Bias23Changed_S;
  wire Bias24Changed_S;
  wire Bias25Changed_S;
  wire Bias26Changed_S;
  wire Bias27Changed_S;
  wire Bias34Changed_S;
  wire Bias35Changed_S;
  wire Bias36Changed_S;
  wire ChangeDetected_S1;
  wire ChangeDetected_S1_carry__0_i_1__23_n_0;
  wire ChangeDetected_S1_carry__0_i_2__0_n_0;
  wire ChangeDetected_S1_carry__0_n_3;
  wire ChangeDetected_S1_carry_i_1__27_n_0;
  wire ChangeDetected_S1_carry_i_2__27_n_0;
  wire ChangeDetected_S1_carry_i_3__27_n_0;
  wire ChangeDetected_S1_carry_i_4__22_n_0;
  wire ChangeDetected_S1_carry_n_0;
  wire ChangeDetected_S1_carry_n_1;
  wire ChangeDetected_S1_carry_n_2;
  wire ChangeDetected_S1_carry_n_3;
  wire ChipChanged_S;
  wire [9:0]D;
  wire \FSM_onehot_State_DP_reg[0] ;
  wire \FSM_onehot_State_DP_reg[0]_0 ;
  wire \FSM_onehot_State_DP_reg[12] ;
  wire \FSM_onehot_State_DP_reg[25] ;
  wire LogicClk_CI;
  wire Memory_SP_reg;
  wire Memory_SP_reg_0;
  wire Memory_SP_reg_1;
  wire [15:0]PreviousData_DP;
  wire [15:0]Q;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__27;
  wire SyncSignalSyncFF_S_reg_rep__28;
  wire [1:0]SyncSignalSyncFF_S_reg_rep__30;
  wire [2:0]out;
  wire [3:0]NLW_ChangeDetected_S1_carry_O_UNCONNECTED;
  wire [3:2]NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED;

  CARRY4 ChangeDetected_S1_carry
       (.CI(1'b0),
        .CO({ChangeDetected_S1_carry_n_0,ChangeDetected_S1_carry_n_1,ChangeDetected_S1_carry_n_2,ChangeDetected_S1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry_O_UNCONNECTED[3:0]),
        .S({ChangeDetected_S1_carry_i_1__27_n_0,ChangeDetected_S1_carry_i_2__27_n_0,ChangeDetected_S1_carry_i_3__27_n_0,ChangeDetected_S1_carry_i_4__22_n_0}));
  CARRY4 ChangeDetected_S1_carry__0
       (.CI(ChangeDetected_S1_carry_n_0),
        .CO({NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED[3:2],ChangeDetected_S1,ChangeDetected_S1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ChangeDetected_S1_carry__0_i_1__23_n_0,ChangeDetected_S1_carry__0_i_2__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    ChangeDetected_S1_carry__0_i_1__23
       (.I0(PreviousData_DP[15]),
        .I1(Q[15]),
        .O(ChangeDetected_S1_carry__0_i_1__23_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__0_i_2__0
       (.I0(Q[12]),
        .I1(PreviousData_DP[12]),
        .I2(Q[13]),
        .I3(PreviousData_DP[13]),
        .I4(PreviousData_DP[14]),
        .I5(Q[14]),
        .O(ChangeDetected_S1_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_1__27
       (.I0(Q[9]),
        .I1(PreviousData_DP[9]),
        .I2(Q[10]),
        .I3(PreviousData_DP[10]),
        .I4(PreviousData_DP[11]),
        .I5(Q[11]),
        .O(ChangeDetected_S1_carry_i_1__27_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_2__27
       (.I0(Q[6]),
        .I1(PreviousData_DP[6]),
        .I2(Q[7]),
        .I3(PreviousData_DP[7]),
        .I4(PreviousData_DP[8]),
        .I5(Q[8]),
        .O(ChangeDetected_S1_carry_i_2__27_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_3__27
       (.I0(Q[3]),
        .I1(PreviousData_DP[3]),
        .I2(Q[4]),
        .I3(PreviousData_DP[4]),
        .I4(PreviousData_DP[5]),
        .I5(Q[5]),
        .O(ChangeDetected_S1_carry_i_3__27_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_4__22
       (.I0(Q[2]),
        .I1(PreviousData_DP[2]),
        .I2(Q[0]),
        .I3(PreviousData_DP[0]),
        .I4(PreviousData_DP[1]),
        .I5(Q[1]),
        .O(ChangeDetected_S1_carry_i_4__22_n_0));
  FDCE \PreviousData_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[1]),
        .D(Q[0]),
        .Q(PreviousData_DP[0]));
  FDCE \PreviousData_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[1]),
        .D(Q[10]),
        .Q(PreviousData_DP[10]));
  FDCE \PreviousData_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[1]),
        .D(Q[11]),
        .Q(PreviousData_DP[11]));
  FDCE \PreviousData_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[1]),
        .D(Q[12]),
        .Q(PreviousData_DP[12]));
  FDCE \PreviousData_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[1]),
        .D(Q[13]),
        .Q(PreviousData_DP[13]));
  FDCE \PreviousData_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[1]),
        .D(Q[14]),
        .Q(PreviousData_DP[14]));
  FDCE \PreviousData_DP_reg[15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(Q[15]),
        .Q(PreviousData_DP[15]));
  FDCE \PreviousData_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[1]),
        .D(Q[1]),
        .Q(PreviousData_DP[1]));
  FDCE \PreviousData_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(Q[2]),
        .Q(PreviousData_DP[2]));
  FDCE \PreviousData_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[1]),
        .D(Q[3]),
        .Q(PreviousData_DP[3]));
  FDCE \PreviousData_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[1]),
        .D(Q[4]),
        .Q(PreviousData_DP[4]));
  FDCE \PreviousData_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[1]),
        .D(Q[5]),
        .Q(PreviousData_DP[5]));
  FDCE \PreviousData_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[1]),
        .D(Q[6]),
        .Q(PreviousData_DP[6]));
  FDCE \PreviousData_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[1]),
        .D(Q[7]),
        .Q(PreviousData_DP[7]));
  FDCE \PreviousData_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[1]),
        .D(Q[8]),
        .Q(PreviousData_DP[8]));
  FDCE \PreviousData_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[1]),
        .D(Q[9]),
        .Q(PreviousData_DP[9]));
  brd_testAERDVSSM_0_0_BufferClear_59 bufferChangeDetectedSignal
       (.Bias0Changed_S(Bias0Changed_S),
        .Bias11Changed_S(Bias11Changed_S),
        .Bias12Changed_S(Bias12Changed_S),
        .Bias13Changed_S(Bias13Changed_S),
        .Bias14Changed_S(Bias14Changed_S),
        .Bias15Changed_S(Bias15Changed_S),
        .Bias16Changed_S(Bias16Changed_S),
        .Bias17Changed_S(Bias17Changed_S),
        .Bias18Changed_S(Bias18Changed_S),
        .Bias19Changed_S(Bias19Changed_S),
        .Bias20Changed_S(Bias20Changed_S),
        .Bias21Changed_S(Bias21Changed_S),
        .Bias22Changed_S(Bias22Changed_S),
        .Bias23Changed_S(Bias23Changed_S),
        .Bias24Changed_S(Bias24Changed_S),
        .Bias25Changed_S(Bias25Changed_S),
        .Bias26Changed_S(Bias26Changed_S),
        .Bias27Changed_S(Bias27Changed_S),
        .Bias34Changed_S(Bias34Changed_S),
        .Bias35Changed_S(Bias35Changed_S),
        .CO(ChangeDetected_S1),
        .ChipChanged_S(ChipChanged_S),
        .D(D),
        .\FSM_onehot_State_DP_reg[0] (\FSM_onehot_State_DP_reg[0] ),
        .\FSM_onehot_State_DP_reg[0]_0 (\FSM_onehot_State_DP_reg[0]_0 ),
        .\FSM_onehot_State_DP_reg[12] (\FSM_onehot_State_DP_reg[12] ),
        .\FSM_onehot_State_DP_reg[25] (\FSM_onehot_State_DP_reg[25] ),
        .\FSM_onehot_State_DP_reg[6] (Bias36Changed_S),
        .LogicClk_CI(LogicClk_CI),
        .Memory_SP_reg_0(Memory_SP_reg),
        .Memory_SP_reg_1(Memory_SP_reg_0),
        .Memory_SP_reg_2(Memory_SP_reg_1),
        .SyncSignalSyncFF_S_reg_rep__28(SyncSignalSyncFF_S_reg_rep__28),
        .out(out));
endmodule

(* ORIG_REF_NAME = "ChangeDetector" *) 
module brd_testAERDVSSM_0_0_ChangeDetector__parameterized2
   (ChipChanged_S,
    \FSM_onehot_State_DP_reg[9] ,
    \FSM_onehot_State_DP_reg[13] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__28,
    D,
    out,
    Bias35Changed_S,
    Bias36Changed_S,
    Bias27Changed_S,
    Bias34Changed_S,
    SyncSignalSyncFF_S_reg_rep__27);
  output ChipChanged_S;
  output [2:0]\FSM_onehot_State_DP_reg[9] ;
  output \FSM_onehot_State_DP_reg[13] ;
  input LogicClk_CI;
  input SyncSignalSyncFF_S_reg_rep__28;
  input [39:0]D;
  input [1:0]out;
  input Bias35Changed_S;
  input Bias36Changed_S;
  input Bias27Changed_S;
  input Bias34Changed_S;
  input [0:0]SyncSignalSyncFF_S_reg_rep__27;

  wire Bias27Changed_S;
  wire Bias34Changed_S;
  wire Bias35Changed_S;
  wire Bias36Changed_S;
  wire ChangeDetected_S1;
  wire ChangeDetected_S1_carry__0_i_1__21_n_0;
  wire ChangeDetected_S1_carry__0_i_2__1_n_0;
  wire ChangeDetected_S1_carry__0_i_3_n_0;
  wire ChangeDetected_S1_carry__0_i_4_n_0;
  wire ChangeDetected_S1_carry__0_n_0;
  wire ChangeDetected_S1_carry__0_n_1;
  wire ChangeDetected_S1_carry__0_n_2;
  wire ChangeDetected_S1_carry__0_n_3;
  wire ChangeDetected_S1_carry__1_i_1_n_0;
  wire ChangeDetected_S1_carry__1_i_2_n_0;
  wire ChangeDetected_S1_carry__1_i_3_n_0;
  wire ChangeDetected_S1_carry__1_i_4_n_0;
  wire ChangeDetected_S1_carry__1_n_0;
  wire ChangeDetected_S1_carry__1_n_1;
  wire ChangeDetected_S1_carry__1_n_2;
  wire ChangeDetected_S1_carry__1_n_3;
  wire ChangeDetected_S1_carry__2_i_1_n_0;
  wire ChangeDetected_S1_carry__2_i_2_n_0;
  wire ChangeDetected_S1_carry__2_n_3;
  wire ChangeDetected_S1_carry_i_1__28_n_0;
  wire ChangeDetected_S1_carry_i_2__28_n_0;
  wire ChangeDetected_S1_carry_i_3__28_n_0;
  wire ChangeDetected_S1_carry_i_4__23_n_0;
  wire ChangeDetected_S1_carry_n_0;
  wire ChangeDetected_S1_carry_n_1;
  wire ChangeDetected_S1_carry_n_2;
  wire ChangeDetected_S1_carry_n_3;
  wire ChipChanged_S;
  wire [39:0]D;
  wire \FSM_onehot_State_DP_reg[13] ;
  wire [2:0]\FSM_onehot_State_DP_reg[9] ;
  wire LogicClk_CI;
  wire [39:0]PreviousData_DP;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__27;
  wire SyncSignalSyncFF_S_reg_rep__28;
  wire [1:0]out;
  wire [3:0]NLW_ChangeDetected_S1_carry_O_UNCONNECTED;
  wire [3:0]NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_ChangeDetected_S1_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_ChangeDetected_S1_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_ChangeDetected_S1_carry__2_O_UNCONNECTED;

  CARRY4 ChangeDetected_S1_carry
       (.CI(1'b0),
        .CO({ChangeDetected_S1_carry_n_0,ChangeDetected_S1_carry_n_1,ChangeDetected_S1_carry_n_2,ChangeDetected_S1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry_O_UNCONNECTED[3:0]),
        .S({ChangeDetected_S1_carry_i_1__28_n_0,ChangeDetected_S1_carry_i_2__28_n_0,ChangeDetected_S1_carry_i_3__28_n_0,ChangeDetected_S1_carry_i_4__23_n_0}));
  CARRY4 ChangeDetected_S1_carry__0
       (.CI(ChangeDetected_S1_carry_n_0),
        .CO({ChangeDetected_S1_carry__0_n_0,ChangeDetected_S1_carry__0_n_1,ChangeDetected_S1_carry__0_n_2,ChangeDetected_S1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED[3:0]),
        .S({ChangeDetected_S1_carry__0_i_1__21_n_0,ChangeDetected_S1_carry__0_i_2__1_n_0,ChangeDetected_S1_carry__0_i_3_n_0,ChangeDetected_S1_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__0_i_1__21
       (.I0(D[21]),
        .I1(PreviousData_DP[21]),
        .I2(D[22]),
        .I3(PreviousData_DP[22]),
        .I4(PreviousData_DP[23]),
        .I5(D[23]),
        .O(ChangeDetected_S1_carry__0_i_1__21_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__0_i_2__1
       (.I0(D[18]),
        .I1(PreviousData_DP[18]),
        .I2(D[19]),
        .I3(PreviousData_DP[19]),
        .I4(PreviousData_DP[20]),
        .I5(D[20]),
        .O(ChangeDetected_S1_carry__0_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__0_i_3
       (.I0(D[16]),
        .I1(PreviousData_DP[16]),
        .I2(D[15]),
        .I3(PreviousData_DP[15]),
        .I4(PreviousData_DP[17]),
        .I5(D[17]),
        .O(ChangeDetected_S1_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__0_i_4
       (.I0(D[12]),
        .I1(PreviousData_DP[12]),
        .I2(D[13]),
        .I3(PreviousData_DP[13]),
        .I4(PreviousData_DP[14]),
        .I5(D[14]),
        .O(ChangeDetected_S1_carry__0_i_4_n_0));
  CARRY4 ChangeDetected_S1_carry__1
       (.CI(ChangeDetected_S1_carry__0_n_0),
        .CO({ChangeDetected_S1_carry__1_n_0,ChangeDetected_S1_carry__1_n_1,ChangeDetected_S1_carry__1_n_2,ChangeDetected_S1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry__1_O_UNCONNECTED[3:0]),
        .S({ChangeDetected_S1_carry__1_i_1_n_0,ChangeDetected_S1_carry__1_i_2_n_0,ChangeDetected_S1_carry__1_i_3_n_0,ChangeDetected_S1_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__1_i_1
       (.I0(D[33]),
        .I1(PreviousData_DP[33]),
        .I2(D[34]),
        .I3(PreviousData_DP[34]),
        .I4(PreviousData_DP[35]),
        .I5(D[35]),
        .O(ChangeDetected_S1_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__1_i_2
       (.I0(D[31]),
        .I1(PreviousData_DP[31]),
        .I2(D[30]),
        .I3(PreviousData_DP[30]),
        .I4(PreviousData_DP[32]),
        .I5(D[32]),
        .O(ChangeDetected_S1_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__1_i_3
       (.I0(D[27]),
        .I1(PreviousData_DP[27]),
        .I2(D[28]),
        .I3(PreviousData_DP[28]),
        .I4(PreviousData_DP[29]),
        .I5(D[29]),
        .O(ChangeDetected_S1_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__1_i_4
       (.I0(D[24]),
        .I1(PreviousData_DP[24]),
        .I2(D[25]),
        .I3(PreviousData_DP[25]),
        .I4(PreviousData_DP[26]),
        .I5(D[26]),
        .O(ChangeDetected_S1_carry__1_i_4_n_0));
  CARRY4 ChangeDetected_S1_carry__2
       (.CI(ChangeDetected_S1_carry__1_n_0),
        .CO({NLW_ChangeDetected_S1_carry__2_CO_UNCONNECTED[3:2],ChangeDetected_S1,ChangeDetected_S1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ChangeDetected_S1_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ChangeDetected_S1_carry__2_i_1_n_0,ChangeDetected_S1_carry__2_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    ChangeDetected_S1_carry__2_i_1
       (.I0(PreviousData_DP[39]),
        .I1(D[39]),
        .O(ChangeDetected_S1_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__2_i_2
       (.I0(D[36]),
        .I1(PreviousData_DP[36]),
        .I2(D[37]),
        .I3(PreviousData_DP[37]),
        .I4(PreviousData_DP[38]),
        .I5(D[38]),
        .O(ChangeDetected_S1_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_1__28
       (.I0(D[9]),
        .I1(PreviousData_DP[9]),
        .I2(D[10]),
        .I3(PreviousData_DP[10]),
        .I4(PreviousData_DP[11]),
        .I5(D[11]),
        .O(ChangeDetected_S1_carry_i_1__28_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_2__28
       (.I0(D[6]),
        .I1(PreviousData_DP[6]),
        .I2(D[7]),
        .I3(PreviousData_DP[7]),
        .I4(PreviousData_DP[8]),
        .I5(D[8]),
        .O(ChangeDetected_S1_carry_i_2__28_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_3__28
       (.I0(D[3]),
        .I1(PreviousData_DP[3]),
        .I2(D[4]),
        .I3(PreviousData_DP[4]),
        .I4(PreviousData_DP[5]),
        .I5(D[5]),
        .O(ChangeDetected_S1_carry_i_3__28_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_4__23
       (.I0(D[1]),
        .I1(PreviousData_DP[1]),
        .I2(D[0]),
        .I3(PreviousData_DP[0]),
        .I4(PreviousData_DP[2]),
        .I5(D[2]),
        .O(ChangeDetected_S1_carry_i_4__23_n_0));
  FDCE \PreviousData_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[0]),
        .Q(PreviousData_DP[0]));
  FDCE \PreviousData_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[10]),
        .Q(PreviousData_DP[10]));
  FDCE \PreviousData_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[11]),
        .Q(PreviousData_DP[11]));
  FDCE \PreviousData_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[12]),
        .Q(PreviousData_DP[12]));
  FDCE \PreviousData_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[13]),
        .Q(PreviousData_DP[13]));
  FDCE \PreviousData_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[14]),
        .Q(PreviousData_DP[14]));
  FDCE \PreviousData_DP_reg[15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[15]),
        .Q(PreviousData_DP[15]));
  FDCE \PreviousData_DP_reg[16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[16]),
        .Q(PreviousData_DP[16]));
  FDCE \PreviousData_DP_reg[17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[17]),
        .Q(PreviousData_DP[17]));
  FDCE \PreviousData_DP_reg[18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[18]),
        .Q(PreviousData_DP[18]));
  FDCE \PreviousData_DP_reg[19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[19]),
        .Q(PreviousData_DP[19]));
  FDCE \PreviousData_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[1]),
        .Q(PreviousData_DP[1]));
  FDCE \PreviousData_DP_reg[20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[20]),
        .Q(PreviousData_DP[20]));
  FDCE \PreviousData_DP_reg[21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[21]),
        .Q(PreviousData_DP[21]));
  FDCE \PreviousData_DP_reg[22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[22]),
        .Q(PreviousData_DP[22]));
  FDCE \PreviousData_DP_reg[23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[23]),
        .Q(PreviousData_DP[23]));
  FDCE \PreviousData_DP_reg[24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[24]),
        .Q(PreviousData_DP[24]));
  FDCE \PreviousData_DP_reg[25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[25]),
        .Q(PreviousData_DP[25]));
  FDCE \PreviousData_DP_reg[26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[26]),
        .Q(PreviousData_DP[26]));
  FDCE \PreviousData_DP_reg[27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[27]),
        .Q(PreviousData_DP[27]));
  FDCE \PreviousData_DP_reg[28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[28]),
        .Q(PreviousData_DP[28]));
  FDCE \PreviousData_DP_reg[29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[29]),
        .Q(PreviousData_DP[29]));
  FDCE \PreviousData_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[2]),
        .Q(PreviousData_DP[2]));
  FDCE \PreviousData_DP_reg[30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[30]),
        .Q(PreviousData_DP[30]));
  FDCE \PreviousData_DP_reg[31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[31]),
        .Q(PreviousData_DP[31]));
  FDCE \PreviousData_DP_reg[32] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[32]),
        .Q(PreviousData_DP[32]));
  FDCE \PreviousData_DP_reg[33] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[33]),
        .Q(PreviousData_DP[33]));
  FDCE \PreviousData_DP_reg[34] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[34]),
        .Q(PreviousData_DP[34]));
  FDCE \PreviousData_DP_reg[35] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[35]),
        .Q(PreviousData_DP[35]));
  FDCE \PreviousData_DP_reg[36] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[36]),
        .Q(PreviousData_DP[36]));
  FDCE \PreviousData_DP_reg[37] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[37]),
        .Q(PreviousData_DP[37]));
  FDCE \PreviousData_DP_reg[38] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[38]),
        .Q(PreviousData_DP[38]));
  FDCE \PreviousData_DP_reg[39] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(D[39]),
        .Q(PreviousData_DP[39]));
  FDCE \PreviousData_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[3]),
        .Q(PreviousData_DP[3]));
  FDCE \PreviousData_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[4]),
        .Q(PreviousData_DP[4]));
  FDCE \PreviousData_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[5]),
        .Q(PreviousData_DP[5]));
  FDCE \PreviousData_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[6]),
        .Q(PreviousData_DP[6]));
  FDCE \PreviousData_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[7]),
        .Q(PreviousData_DP[7]));
  FDCE \PreviousData_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[8]),
        .Q(PreviousData_DP[8]));
  FDCE \PreviousData_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(D[9]),
        .Q(PreviousData_DP[9]));
  brd_testAERDVSSM_0_0_BufferClear_54 bufferChangeDetectedSignal
       (.Bias27Changed_S(Bias27Changed_S),
        .Bias34Changed_S(Bias34Changed_S),
        .Bias35Changed_S(Bias35Changed_S),
        .Bias36Changed_S(Bias36Changed_S),
        .CO(ChangeDetected_S1),
        .\FSM_onehot_State_DP_reg[13] (\FSM_onehot_State_DP_reg[13] ),
        .\FSM_onehot_State_DP_reg[1] (ChipChanged_S),
        .\FSM_onehot_State_DP_reg[9] (\FSM_onehot_State_DP_reg[9] ),
        .LogicClk_CI(LogicClk_CI),
        .SyncSignalSyncFF_S_reg_rep__28(SyncSignalSyncFF_S_reg_rep__28),
        .out(out));
endmodule

(* ORIG_REF_NAME = "ChipBiasSelector" *) 
module brd_testAERDVSSM_0_0_ChipBiasSelector
   (\ChipConfigReg_DP_reg[ResetCalibNeuron_S] ,
    \ChipConfigReg_DP_reg[TypeNCalibNeuron_S] ,
    \ChipConfigReg_DP_reg[ResetTestPixel_S] ,
    \ChipConfigReg_DP_reg[AERnArow_S] ,
    \ChipConfigReg_DP_reg[UseAOut_S] ,
    \ChipConfigReg_DP_reg[GlobalShutter_S] ,
    \ChipConfigReg_DP_reg[SelectGrayCounter_S] ,
    \ChipConfigReg_DP_reg[TestADC_S] ,
    \BiasOutput_DP_reg[14] ,
    Q,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15]_0 ,
    \BiasOutput_DP_reg[14]_0 ,
    \BiasOutput_DP_reg[13] ,
    \BiasOutput_DP_reg[13]_0 ,
    \BiasOutput_DP_reg[12] ,
    \BiasOutput_DP_reg[12]_0 ,
    \BiasOutput_DP_reg[11] ,
    \BiasOutput_DP_reg[11]_0 ,
    \BiasOutput_DP_reg[10] ,
    \BiasOutput_DP_reg[10]_0 ,
    \BiasOutput_DP_reg[9] ,
    \BiasOutput_DP_reg[9]_0 ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14]_0 ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14]_0 ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14]_0 ,
    \ChipOutput_DP_reg[0] ,
    \ChipOutput_DP_reg[0]_0 ,
    \ChipOutput_DP_reg[1] ,
    \ChipOutput_DP_reg[1]_0 ,
    \ChipOutput_DP_reg[2] ,
    \ChipOutput_DP_reg[2]_0 ,
    \ChipOutput_DP_reg[3] ,
    \ChipOutput_DP_reg[3]_0 ,
    \ParamOutput_DP_reg[15] ,
    \ParamOutput_DP_reg[3] ,
    ChipBiasDiagSelect_SO,
    ChipBiasAddrSelect_SBO,
    ChipBiasClock_CBO,
    ChipBiasBitIn_DO,
    ChipBiasLatch_SBO,
    LogicClk_CI,
    AR,
    SyncSignalSyncFF_S_reg_rep__28,
    \ParamInput_DP_reg[0] ,
    \ParamInput_DP_reg[0]_0 ,
    SyncSignalSyncFF_S_reg_rep__13,
    \ParamInput_DP_reg[0]_1 ,
    \ParamInput_DP_reg[0]_2 ,
    \ParamInput_DP_reg[0]_3 ,
    \ParamInput_DP_reg[0]_4 ,
    \ParamInput_DP_reg[0]_5 ,
    \ParamInput_DP_reg[0]_6 ,
    \ParamAddressReg_DP_reg[5] ,
    \ParamAddressReg_DP_reg[0]_rep ,
    \ParamAddressReg_DP_reg[0]_rep_0 ,
    \ParamAddressReg_DP_reg[0]_rep_1 ,
    \ParamAddressReg_DP_reg[5]_0 ,
    \ParamAddressReg_DP_reg[7] ,
    \ParamAddressReg_DP_reg[1]_rep ,
    \ParamAddressReg_DP_reg[0]_rep_2 ,
    ConfigParamAddress_DO,
    E,
    ConfigParamInput_DO,
    SyncSignalSyncFF_S_reg_rep__21,
    \ParamAddressReg_DP_reg[1]_rep_0 ,
    \ParamAddressReg_DP_reg[2] ,
    SyncSignalSyncFF_S_reg_rep__20,
    \ParamAddressReg_DP_reg[2]_0 ,
    \ParamAddressReg_DP_reg[1]_rep_1 ,
    \ParamAddressReg_DP_reg[1]_rep_2 ,
    \ParamAddressReg_DP_reg[1]_rep_3 ,
    \ParamAddressReg_DP_reg[3] ,
    \ParamAddressReg_DP_reg[0]_rep_3 ,
    SyncSignalSyncFF_S_reg_rep__19,
    \ParamAddressReg_DP_reg[3]_0 ,
    \ParamAddressReg_DP_reg[1]_rep_4 ,
    \ParamAddressReg_DP_reg[0]_rep_4 ,
    \ParamAddressReg_DP_reg[3]_1 ,
    SyncSignalSyncFF_S_reg_rep__18,
    \ParamAddressReg_DP_reg[1]_rep_5 ,
    \ParamAddressReg_DP_reg[4] ,
    \ParamAddressReg_DP_reg[4]_0 ,
    \ParamAddressReg_DP_reg[5]_1 ,
    SyncSignalSyncFF_S_reg_rep__17,
    \ParamAddressReg_DP_reg[5]_2 ,
    \ParamAddressReg_DP_reg[2]_1 ,
    \ParamAddressReg_DP_reg[5]_3 ,
    \ParamAddressReg_DP_reg[5]_4 ,
    SyncSignalSyncFF_S_reg_rep__16,
    \ParamAddressReg_DP_reg[0]_rep_5 ,
    \ParamAddressReg_DP_reg[1]_rep_6 ,
    \ParamAddressReg_DP_reg[7]_0 ,
    \ParamAddressReg_DP_reg[4]_1 ,
    SyncSignalSyncFF_S_reg_rep__10,
    SyncSignalSyncFF_S_reg_rep__9,
    \ParamAddressReg_DP_reg[7]_1 ,
    \ParamAddressReg_DP_reg[3]_2 ,
    \ParamAddressReg_DP_reg[1]_rep_7 ,
    D,
    SyncSignalSyncFF_S_reg_rep__1,
    SyncSignalSyncFF_S_reg_rep,
    \ParamAddressReg_DP_reg[3]_3 ,
    \ParamAddressReg_DP_reg[0]_rep_6 ,
    \ParamAddressReg_DP_reg[1]_rep_8 ,
    \ParamAddressReg_DP_reg[0]_rep_7 ,
    \ParamAddressReg_DP_reg[2]_2 ,
    \ParamAddressReg_DP_reg[0]_rep_8 ,
    \ParamAddressReg_DP_reg[1]_rep_9 ,
    \ParamAddressReg_DP_reg[3]_4 ,
    \ParamAddressReg_DP_reg[4]_2 ,
    SyncSignalSyncFF_S_reg_rep__23,
    SyncSignalSyncFF_S_reg_rep__25,
    SyncSignalSyncFF_S_reg_rep__27,
    SyncSignalSyncFF_S_reg_rep__30,
    SyncReset_RO,
    SyncSignalSyncFF_S_reg_rep__32,
    SyncSignalSyncFF_S_reg_rep__31);
  output \ChipConfigReg_DP_reg[ResetCalibNeuron_S] ;
  output \ChipConfigReg_DP_reg[TypeNCalibNeuron_S] ;
  output \ChipConfigReg_DP_reg[ResetTestPixel_S] ;
  output \ChipConfigReg_DP_reg[AERnArow_S] ;
  output \ChipConfigReg_DP_reg[UseAOut_S] ;
  output \ChipConfigReg_DP_reg[GlobalShutter_S] ;
  output \ChipConfigReg_DP_reg[SelectGrayCounter_S] ;
  output \ChipConfigReg_DP_reg[TestADC_S] ;
  output \BiasOutput_DP_reg[14] ;
  output [0:0]Q;
  output [0:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15]_0 ;
  output \BiasOutput_DP_reg[14]_0 ;
  output \BiasOutput_DP_reg[13] ;
  output \BiasOutput_DP_reg[13]_0 ;
  output \BiasOutput_DP_reg[12] ;
  output \BiasOutput_DP_reg[12]_0 ;
  output \BiasOutput_DP_reg[11] ;
  output \BiasOutput_DP_reg[11]_0 ;
  output \BiasOutput_DP_reg[10] ;
  output \BiasOutput_DP_reg[10]_0 ;
  output \BiasOutput_DP_reg[9] ;
  output \BiasOutput_DP_reg[9]_0 ;
  output [5:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14]_0 ;
  output [5:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14]_0 ;
  output [5:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14]_0 ;
  output \ChipOutput_DP_reg[0] ;
  output \ChipOutput_DP_reg[0]_0 ;
  output \ChipOutput_DP_reg[1] ;
  output \ChipOutput_DP_reg[1]_0 ;
  output \ChipOutput_DP_reg[2] ;
  output \ChipOutput_DP_reg[2]_0 ;
  output \ChipOutput_DP_reg[3] ;
  output \ChipOutput_DP_reg[3]_0 ;
  output [15:0]\ParamOutput_DP_reg[15] ;
  output [3:0]\ParamOutput_DP_reg[3] ;
  output ChipBiasDiagSelect_SO;
  output ChipBiasAddrSelect_SBO;
  output ChipBiasClock_CBO;
  output ChipBiasBitIn_DO;
  output ChipBiasLatch_SBO;
  input LogicClk_CI;
  input [0:0]AR;
  input SyncSignalSyncFF_S_reg_rep__28;
  input \ParamInput_DP_reg[0] ;
  input \ParamInput_DP_reg[0]_0 ;
  input [0:0]SyncSignalSyncFF_S_reg_rep__13;
  input \ParamInput_DP_reg[0]_1 ;
  input \ParamInput_DP_reg[0]_2 ;
  input \ParamInput_DP_reg[0]_3 ;
  input \ParamInput_DP_reg[0]_4 ;
  input \ParamInput_DP_reg[0]_5 ;
  input \ParamInput_DP_reg[0]_6 ;
  input \ParamAddressReg_DP_reg[5] ;
  input \ParamAddressReg_DP_reg[0]_rep ;
  input \ParamAddressReg_DP_reg[0]_rep_0 ;
  input \ParamAddressReg_DP_reg[0]_rep_1 ;
  input \ParamAddressReg_DP_reg[5]_0 ;
  input \ParamAddressReg_DP_reg[7] ;
  input \ParamAddressReg_DP_reg[1]_rep ;
  input \ParamAddressReg_DP_reg[0]_rep_2 ;
  input [0:0]ConfigParamAddress_DO;
  input [0:0]E;
  input [15:0]ConfigParamInput_DO;
  input [1:0]SyncSignalSyncFF_S_reg_rep__21;
  input [0:0]\ParamAddressReg_DP_reg[1]_rep_0 ;
  input [0:0]\ParamAddressReg_DP_reg[2] ;
  input [0:0]SyncSignalSyncFF_S_reg_rep__20;
  input [0:0]\ParamAddressReg_DP_reg[2]_0 ;
  input [0:0]\ParamAddressReg_DP_reg[1]_rep_1 ;
  input [0:0]\ParamAddressReg_DP_reg[1]_rep_2 ;
  input [0:0]\ParamAddressReg_DP_reg[1]_rep_3 ;
  input [0:0]\ParamAddressReg_DP_reg[3] ;
  input [0:0]\ParamAddressReg_DP_reg[0]_rep_3 ;
  input [0:0]SyncSignalSyncFF_S_reg_rep__19;
  input [0:0]\ParamAddressReg_DP_reg[3]_0 ;
  input [0:0]\ParamAddressReg_DP_reg[1]_rep_4 ;
  input [0:0]\ParamAddressReg_DP_reg[0]_rep_4 ;
  input [0:0]\ParamAddressReg_DP_reg[3]_1 ;
  input [0:0]SyncSignalSyncFF_S_reg_rep__18;
  input [0:0]\ParamAddressReg_DP_reg[1]_rep_5 ;
  input [0:0]\ParamAddressReg_DP_reg[4] ;
  input [0:0]\ParamAddressReg_DP_reg[4]_0 ;
  input [0:0]\ParamAddressReg_DP_reg[5]_1 ;
  input [0:0]SyncSignalSyncFF_S_reg_rep__17;
  input [0:0]\ParamAddressReg_DP_reg[5]_2 ;
  input [0:0]\ParamAddressReg_DP_reg[2]_1 ;
  input [0:0]\ParamAddressReg_DP_reg[5]_3 ;
  input [0:0]\ParamAddressReg_DP_reg[5]_4 ;
  input [0:0]SyncSignalSyncFF_S_reg_rep__16;
  input [0:0]\ParamAddressReg_DP_reg[0]_rep_5 ;
  input [0:0]\ParamAddressReg_DP_reg[1]_rep_6 ;
  input [0:0]\ParamAddressReg_DP_reg[7]_0 ;
  input [0:0]\ParamAddressReg_DP_reg[4]_1 ;
  input [0:0]SyncSignalSyncFF_S_reg_rep__10;
  input [0:0]SyncSignalSyncFF_S_reg_rep__9;
  input [0:0]\ParamAddressReg_DP_reg[7]_1 ;
  input [0:0]\ParamAddressReg_DP_reg[3]_2 ;
  input [0:0]\ParamAddressReg_DP_reg[1]_rep_7 ;
  input [6:0]D;
  input SyncSignalSyncFF_S_reg_rep__1;
  input [0:0]SyncSignalSyncFF_S_reg_rep;
  input [0:0]\ParamAddressReg_DP_reg[3]_3 ;
  input [0:0]\ParamAddressReg_DP_reg[0]_rep_6 ;
  input [0:0]\ParamAddressReg_DP_reg[1]_rep_8 ;
  input [0:0]\ParamAddressReg_DP_reg[0]_rep_7 ;
  input [0:0]\ParamAddressReg_DP_reg[2]_2 ;
  input [0:0]\ParamAddressReg_DP_reg[0]_rep_8 ;
  input [0:0]\ParamAddressReg_DP_reg[1]_rep_9 ;
  input [0:0]\ParamAddressReg_DP_reg[3]_4 ;
  input [3:0]\ParamAddressReg_DP_reg[4]_2 ;
  input [1:0]SyncSignalSyncFF_S_reg_rep__23;
  input [1:0]SyncSignalSyncFF_S_reg_rep__25;
  input [0:0]SyncSignalSyncFF_S_reg_rep__27;
  input [1:0]SyncSignalSyncFF_S_reg_rep__30;
  input SyncReset_RO;
  input [0:0]SyncSignalSyncFF_S_reg_rep__32;
  input [0:0]SyncSignalSyncFF_S_reg_rep__31;

  wire [0:0]AR;
  wire [14:0]\BiasConfigReg_DP_reg[AEPdBn_D] ;
  wire [14:0]\BiasConfigReg_DP_reg[AEPuXBp_D] ;
  wire [14:0]\BiasConfigReg_DP_reg[AEPuYBp_D] ;
  wire [14:0]\BiasConfigReg_DP_reg[AdcCompBp_D] ;
  wire [8:0]\BiasConfigReg_DP_reg[AdcRefHigh_D] ;
  wire [8:0]\BiasConfigReg_DP_reg[AdcRefLow_D] ;
  wire [8:0]\BiasConfigReg_DP_reg[AdcTestVoltage_D] ;
  wire [8:0]\BiasConfigReg_DP_reg[ApsCas_D] ;
  wire [8:0]\BiasConfigReg_DP_reg[ApsOverflowLevel_D] ;
  wire [14:0]\BiasConfigReg_DP_reg[ApsROSFBn_D] ;
  wire [14:0]\BiasConfigReg_DP_reg[BiasBuffer_D] ;
  wire [14:0]\BiasConfigReg_DP_reg[ColSelLowBn_D] ;
  wire [14:0]\BiasConfigReg_DP_reg[DACBufBp_D] ;
  wire [8:0]\BiasConfigReg_DP_reg[DiffBn_D] ;
  wire [14:0]\BiasConfigReg_DP_reg[IFRefrBn_D] ;
  wire [14:0]\BiasConfigReg_DP_reg[IFThrBn_D] ;
  wire [14:0]\BiasConfigReg_DP_reg[LcolTimeoutBn_D] ;
  wire [8:0]\BiasConfigReg_DP_reg[LocalBufBn_D] ;
  wire [14:0]\BiasConfigReg_DP_reg[OffBn_D] ;
  wire [14:0]\BiasConfigReg_DP_reg[OnBn_D] ;
  wire [8:0]\BiasConfigReg_DP_reg[PadFollBn_D] ;
  wire [14:0]\BiasConfigReg_DP_reg[PixInvBn_D] ;
  wire [14:0]\BiasConfigReg_DP_reg[PrBp_D] ;
  wire [14:0]\BiasConfigReg_DP_reg[PrSFBp_D] ;
  wire [14:0]\BiasConfigReg_DP_reg[ReadoutBufBp_D] ;
  wire [14:0]\BiasConfigReg_DP_reg[RefrBp_D] ;
  wire [14:0]\BiasConfigReg_DP_reg[SSN_D] ;
  wire [14:0]\BiasConfigReg_DP_reg[SSP_D] ;
  wire \BiasOutput_DP_reg[10] ;
  wire \BiasOutput_DP_reg[10]_0 ;
  wire \BiasOutput_DP_reg[11] ;
  wire \BiasOutput_DP_reg[11]_0 ;
  wire \BiasOutput_DP_reg[12] ;
  wire \BiasOutput_DP_reg[12]_0 ;
  wire \BiasOutput_DP_reg[13] ;
  wire \BiasOutput_DP_reg[13]_0 ;
  wire \BiasOutput_DP_reg[14] ;
  wire \BiasOutput_DP_reg[14]_0 ;
  wire \BiasOutput_DP_reg[9] ;
  wire \BiasOutput_DP_reg[9]_0 ;
  wire ChipBiasAddrSelect_SBO;
  wire ChipBiasBitIn_DO;
  wire ChipBiasClock_CBO;
  wire ChipBiasDiagSelect_SO;
  wire ChipBiasLatch_SBO;
  wire \ChipConfigReg_DP_reg[AERnArow_S] ;
  wire [3:0]\ChipConfigReg_DP_reg[AnalogMux0_D] ;
  wire [3:0]\ChipConfigReg_DP_reg[AnalogMux1_D] ;
  wire [3:0]\ChipConfigReg_DP_reg[AnalogMux2_D] ;
  wire [3:0]\ChipConfigReg_DP_reg[BiasMux0_D] ;
  wire [3:0]\ChipConfigReg_DP_reg[DigitalMux0_D] ;
  wire [3:0]\ChipConfigReg_DP_reg[DigitalMux1_D] ;
  wire [3:0]\ChipConfigReg_DP_reg[DigitalMux2_D] ;
  wire [3:0]\ChipConfigReg_DP_reg[DigitalMux3_D] ;
  wire \ChipConfigReg_DP_reg[GlobalShutter_S] ;
  wire \ChipConfigReg_DP_reg[ResetCalibNeuron_S] ;
  wire \ChipConfigReg_DP_reg[ResetTestPixel_S] ;
  wire \ChipConfigReg_DP_reg[SelectGrayCounter_S] ;
  wire \ChipConfigReg_DP_reg[TestADC_S] ;
  wire \ChipConfigReg_DP_reg[TypeNCalibNeuron_S] ;
  wire \ChipConfigReg_DP_reg[UseAOut_S] ;
  wire \ChipOutput_DP_reg[0] ;
  wire \ChipOutput_DP_reg[0]_0 ;
  wire \ChipOutput_DP_reg[1] ;
  wire \ChipOutput_DP_reg[1]_0 ;
  wire \ChipOutput_DP_reg[2] ;
  wire \ChipOutput_DP_reg[2]_0 ;
  wire \ChipOutput_DP_reg[3] ;
  wire \ChipOutput_DP_reg[3]_0 ;
  wire [0:0]ConfigParamAddress_DO;
  wire [15:0]ConfigParamInput_DO;
  wire [6:0]D;
  wire [0:0]E;
  wire LogicClk_CI;
  wire \ParamAddressReg_DP_reg[0]_rep ;
  wire \ParamAddressReg_DP_reg[0]_rep_0 ;
  wire \ParamAddressReg_DP_reg[0]_rep_1 ;
  wire \ParamAddressReg_DP_reg[0]_rep_2 ;
  wire [0:0]\ParamAddressReg_DP_reg[0]_rep_3 ;
  wire [0:0]\ParamAddressReg_DP_reg[0]_rep_4 ;
  wire [0:0]\ParamAddressReg_DP_reg[0]_rep_5 ;
  wire [0:0]\ParamAddressReg_DP_reg[0]_rep_6 ;
  wire [0:0]\ParamAddressReg_DP_reg[0]_rep_7 ;
  wire [0:0]\ParamAddressReg_DP_reg[0]_rep_8 ;
  wire \ParamAddressReg_DP_reg[1]_rep ;
  wire [0:0]\ParamAddressReg_DP_reg[1]_rep_0 ;
  wire [0:0]\ParamAddressReg_DP_reg[1]_rep_1 ;
  wire [0:0]\ParamAddressReg_DP_reg[1]_rep_2 ;
  wire [0:0]\ParamAddressReg_DP_reg[1]_rep_3 ;
  wire [0:0]\ParamAddressReg_DP_reg[1]_rep_4 ;
  wire [0:0]\ParamAddressReg_DP_reg[1]_rep_5 ;
  wire [0:0]\ParamAddressReg_DP_reg[1]_rep_6 ;
  wire [0:0]\ParamAddressReg_DP_reg[1]_rep_7 ;
  wire [0:0]\ParamAddressReg_DP_reg[1]_rep_8 ;
  wire [0:0]\ParamAddressReg_DP_reg[1]_rep_9 ;
  wire [0:0]\ParamAddressReg_DP_reg[2] ;
  wire [0:0]\ParamAddressReg_DP_reg[2]_0 ;
  wire [0:0]\ParamAddressReg_DP_reg[2]_1 ;
  wire [0:0]\ParamAddressReg_DP_reg[2]_2 ;
  wire [0:0]\ParamAddressReg_DP_reg[3] ;
  wire [0:0]\ParamAddressReg_DP_reg[3]_0 ;
  wire [0:0]\ParamAddressReg_DP_reg[3]_1 ;
  wire [0:0]\ParamAddressReg_DP_reg[3]_2 ;
  wire [0:0]\ParamAddressReg_DP_reg[3]_3 ;
  wire [0:0]\ParamAddressReg_DP_reg[3]_4 ;
  wire [0:0]\ParamAddressReg_DP_reg[4] ;
  wire [0:0]\ParamAddressReg_DP_reg[4]_0 ;
  wire [0:0]\ParamAddressReg_DP_reg[4]_1 ;
  wire [3:0]\ParamAddressReg_DP_reg[4]_2 ;
  wire \ParamAddressReg_DP_reg[5] ;
  wire \ParamAddressReg_DP_reg[5]_0 ;
  wire [0:0]\ParamAddressReg_DP_reg[5]_1 ;
  wire [0:0]\ParamAddressReg_DP_reg[5]_2 ;
  wire [0:0]\ParamAddressReg_DP_reg[5]_3 ;
  wire [0:0]\ParamAddressReg_DP_reg[5]_4 ;
  wire \ParamAddressReg_DP_reg[7] ;
  wire [0:0]\ParamAddressReg_DP_reg[7]_0 ;
  wire [0:0]\ParamAddressReg_DP_reg[7]_1 ;
  wire \ParamInput_DP_reg[0] ;
  wire \ParamInput_DP_reg[0]_0 ;
  wire \ParamInput_DP_reg[0]_1 ;
  wire \ParamInput_DP_reg[0]_2 ;
  wire \ParamInput_DP_reg[0]_3 ;
  wire \ParamInput_DP_reg[0]_4 ;
  wire \ParamInput_DP_reg[0]_5 ;
  wire \ParamInput_DP_reg[0]_6 ;
  wire [15:0]\ParamOutput_DP_reg[15] ;
  wire [3:0]\ParamOutput_DP_reg[3] ;
  wire [0:0]Q;
  wire SyncReset_RO;
  wire [0:0]SyncSignalSyncFF_S_reg_rep;
  wire SyncSignalSyncFF_S_reg_rep__1;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__10;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__13;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__16;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__17;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__18;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__19;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__20;
  wire [1:0]SyncSignalSyncFF_S_reg_rep__21;
  wire [1:0]SyncSignalSyncFF_S_reg_rep__23;
  wire [1:0]SyncSignalSyncFF_S_reg_rep__25;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__27;
  wire SyncSignalSyncFF_S_reg_rep__28;
  wire [1:0]SyncSignalSyncFF_S_reg_rep__30;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__31;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__32;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__9;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][10] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][11] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][12] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][13] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][14] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][4] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][5] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][6] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][7] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][8] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][9] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][10] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][11] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][12] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][13] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][14] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][4] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][5] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][6] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][7] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][8] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][9] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][10] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][11] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][12] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][13] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][14] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][4] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][5] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][6] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][7] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][8] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][9] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][10] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][11] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][12] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][13] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][14] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][4] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][5] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][6] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][7] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][8] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][9] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][4] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][5] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][6] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][7] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][8] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][4] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][5] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][6] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][7] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][8] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][4] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][5] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][6] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][7] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][8] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][4] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][5] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][6] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][7] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][8] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][4] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][5] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][6] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][7] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][8] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][10] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][11] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][12] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][13] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][14] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][4] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][5] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][6] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][7] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][8] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][9] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][10] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][11] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][12] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][13] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][14] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][4] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][5] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][6] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][7] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][8] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][9] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][10] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][11] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][12] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][13] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][14] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][4] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][5] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][6] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][7] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][8] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][9] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][10] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][11] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][12] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][13] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][14] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][4] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][5] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][6] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][7] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][8] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][9] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][10] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][11] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][12] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][13] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][14] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][4] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][5] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][6] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][7] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][8] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][9] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][10] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][11] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][12] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][13] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][14] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][4] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][5] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][6] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][7] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][8] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][9] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][10] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][11] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][12] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][13] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][14] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][4] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][5] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][6] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][7] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][8] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][9] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][10] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][11] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][12] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][13] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][14] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][4] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][5] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][6] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][7] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][8] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][9] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][10] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][11] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][12] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][13] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][14] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][4] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][5] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][6] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][7] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][8] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][9] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][10] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][11] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][12] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][13] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][14] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][4] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][5] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][6] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][7] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][8] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][9] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][10] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][11] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][12] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][13] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][14] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][4] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][5] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][6] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][7] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][8] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][9] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][10] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][11] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][12] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][13] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][14] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][4] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][5] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][6] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][7] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][8] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][9] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][10] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][11] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][12] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][13] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][14] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][4] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][5] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][6] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][7] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][8] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][9] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][10] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][11] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][12] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][13] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][14] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][4] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][5] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][6] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][7] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][8] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][9] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][10] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][11] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][12] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][13] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][14] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][4] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][5] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][6] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][7] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][8] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][9] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][10] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][11] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][12] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][13] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][14] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][4] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][5] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][6] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][7] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][8] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][9] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][10] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][11] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][12] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][13] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][14] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][4] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][5] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][6] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][7] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][8] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][9] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][10] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][11] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][12] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][13] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][14] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][15] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][4] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][5] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][6] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][7] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][8] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][9] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][10] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][11] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][12] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][13] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][14] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][15] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][4] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][5] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][6] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][7] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][8] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][9] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0 ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0 ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0 ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0 ;
  wire [8:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0 ;
  wire [8:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0 ;
  wire [8:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0 ;
  wire [8:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0 ;
  wire [8:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0 ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0 ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0 ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0 ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0 ;
  wire [5:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14]_0 ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0 ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0 ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0 ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0 ;
  wire [5:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14]_0 ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0 ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0 ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0 ;
  wire [5:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14]_0 ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0 ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0 ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0 ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0 ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0 ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0 ;
  wire [15:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0 ;
  wire [0:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15]_0 ;
  wire [15:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0 ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AERnArow_S_n_0_] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[BiasMux0_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[BiasMux0_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[BiasMux0_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[BiasMux0_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D_n_0_][0] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D_n_0_][1] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D_n_0_][2] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D_n_0_][3] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[GlobalShutter_S_n_0_] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[ResetCalibNeuron_S_n_0_] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[ResetTestPixel_S_n_0_] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[SelectGrayCounter_S_n_0_] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[TestADC_S_n_0_] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[TypeNCalibNeuron_S_n_0_] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[UseAOut_S_n_0_] ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AERnArow_S]__0 ;
  wire [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D]__0 ;
  wire [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D]__0 ;
  wire [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D]__0 ;
  wire [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D]__0 ;
  wire [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D]__0 ;
  wire [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D]__0 ;
  wire [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D]__0 ;
  wire [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D]__0 ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[GlobalShutter_S]__0 ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[ResetCalibNeuron_S]__0 ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[ResetTestPixel_S]__0 ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[SelectGrayCounter_S]__0 ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[TestADC_S]__0 ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[TypeNCalibNeuron_S]__0 ;
  wire \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[UseAOut_S]__0 ;

  brd_testAERDVSSM_0_0_DAVIS346StateMachine \davis346ChipBias.davis346ChipBiasSM 
       (.AR({SyncSignalSyncFF_S_reg_rep__31,SyncSignalSyncFF_S_reg_rep__32}),
        .ChipBiasAddrSelect_SBO(ChipBiasAddrSelect_SBO),
        .ChipBiasBitIn_DO(ChipBiasBitIn_DO),
        .ChipBiasClock_CBO(ChipBiasClock_CBO),
        .ChipBiasDiagSelect_SO(ChipBiasDiagSelect_SO),
        .ChipBiasLatch_SBO(ChipBiasLatch_SBO),
        .\ChipConfig_DI[AERnArow_S] (\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AERnArow_S_n_0_] ),
        .\ChipConfig_DI[GlobalShutter_S] (\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[GlobalShutter_S_n_0_] ),
        .\ChipConfig_DI[ResetCalibNeuron_S] (\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[ResetCalibNeuron_S_n_0_] ),
        .\ChipConfig_DI[ResetTestPixel_S] (\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[ResetTestPixel_S_n_0_] ),
        .\ChipConfig_DI[SelectGrayCounter_S] (\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[SelectGrayCounter_S_n_0_] ),
        .\ChipConfig_DI[TestADC_S] (\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[TestADC_S_n_0_] ),
        .\ChipConfig_DI[TypeNCalibNeuron_S] (\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[TypeNCalibNeuron_S_n_0_] ),
        .\ChipConfig_DI[UseAOut_S] (\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[UseAOut_S_n_0_] ),
        .LogicClk_CI(LogicClk_CI),
        .Q({\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[BiasMux0_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[BiasMux0_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[BiasMux0_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[BiasMux0_D_n_0_][0] }),
        .SyncReset_RO(SyncReset_RO),
        .SyncSignalSyncFF_S_reg_rep__1(SyncSignalSyncFF_S_reg_rep__1),
        .SyncSignalSyncFF_S_reg_rep__21(SyncSignalSyncFF_S_reg_rep__21),
        .SyncSignalSyncFF_S_reg_rep__23(SyncSignalSyncFF_S_reg_rep__23),
        .SyncSignalSyncFF_S_reg_rep__25(SyncSignalSyncFF_S_reg_rep__25[1]),
        .SyncSignalSyncFF_S_reg_rep__26({SyncSignalSyncFF_S_reg_rep__25[0],SyncSignalSyncFF_S_reg_rep__27}),
        .SyncSignalSyncFF_S_reg_rep__28(SyncSignalSyncFF_S_reg_rep__28),
        .SyncSignalSyncFF_S_reg_rep__30(SyncSignalSyncFF_S_reg_rep__30),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14] ({\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][14] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][13] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][12] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][11] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][10] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][9] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][8] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][7] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][6] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][5] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][4] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14] ({\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][14] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][13] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][12] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][11] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][10] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][9] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][8] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][7] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][6] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][5] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][4] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14] ({\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][14] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][13] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][12] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][11] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][10] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][9] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][8] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][7] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][6] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][5] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][4] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14] ({\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][14] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][13] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][12] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][11] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][10] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][9] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][8] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][7] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][6] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][5] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][4] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8] ({\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][8] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][7] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][6] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][5] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][4] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8] ({\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][8] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][7] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][6] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][5] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][4] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8] ({\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][8] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][7] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][6] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][5] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][4] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8] ({\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][8] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][7] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][6] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][5] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][4] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8] ({\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][8] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][7] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][6] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][5] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][4] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14] ({\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][14] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][13] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][12] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][11] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][10] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][9] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][8] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][7] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][6] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][5] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][4] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14] ({\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][14] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][13] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][12] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][11] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][10] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][9] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][8] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][7] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][6] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][5] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][4] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14] ({\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][14] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][13] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][12] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][11] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][10] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][9] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][8] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][7] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][6] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][5] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][4] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14] ({\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][14] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][13] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][12] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][11] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][10] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][9] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][8] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][7] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][6] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][5] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][4] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14] ({\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][14] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][13] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][12] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][11] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][10] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][9] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][8] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][7] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][6] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][5] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][4] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14] ({\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][14] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][13] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][12] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][11] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][10] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][9] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][8] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][7] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][6] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][5] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][4] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14] ({\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][14] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][13] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][12] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][11] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][10] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][9] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][8] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][7] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][6] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][5] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][4] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14] ({\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][14] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][13] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][12] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][11] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][10] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][9] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][8] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][7] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][6] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][5] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][4] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14] ({\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][14] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][13] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][12] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][11] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][10] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][9] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][8] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][7] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][6] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][5] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][4] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14] ({\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][14] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][13] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][12] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][11] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][10] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][9] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][8] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][7] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][6] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][5] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][4] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14] ({\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][14] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][13] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][12] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][11] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][10] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][9] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][8] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][7] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][6] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][5] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][4] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14] ({\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][14] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][13] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][12] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][11] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][10] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][9] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][8] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][7] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][6] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][5] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][4] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14] ({\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][14] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][13] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][12] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][11] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][10] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][9] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][8] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][7] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][6] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][5] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][4] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14] ({\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][14] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][13] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][12] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][11] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][10] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][9] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][8] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][7] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][6] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][5] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][4] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14] ({\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][14] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][13] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][12] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][11] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][10] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][9] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][8] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][7] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][6] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][5] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][4] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14] ({\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][14] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][13] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][12] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][11] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][10] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][9] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][8] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][7] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][6] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][5] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][4] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14] ({\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][14] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][13] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][12] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][11] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][10] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][9] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][8] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][7] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][6] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][5] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][4] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15] ({\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][15] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][14] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][13] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][12] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][11] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][10] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][9] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][8] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][7] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][6] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][5] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][4] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15] ({\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][15] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][14] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][13] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][12] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][11] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][10] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][9] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][8] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][7] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][6] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][5] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][4] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D][3] ({\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D][3] ({\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D][3] ({\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D][3] ({\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D][3] ({\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D][3] ({\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D_n_0_][0] }),
        .\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D][3] ({\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D_n_0_][3] ,\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D_n_0_][2] ,\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D_n_0_][1] ,\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D_n_0_][0] }));
  brd_testAERDVSSM_0_0_DAVIS346SPIConfig \davis346ChipBias.davis346ChipBiasSPIConfig 
       (.AR({SyncSignalSyncFF_S_reg_rep__13,AR}),
        .\BiasOutput_DP_reg[10]_0 (\BiasOutput_DP_reg[10] ),
        .\BiasOutput_DP_reg[10]_1 (\BiasOutput_DP_reg[10]_0 ),
        .\BiasOutput_DP_reg[11]_0 (\BiasOutput_DP_reg[11] ),
        .\BiasOutput_DP_reg[11]_1 (\BiasOutput_DP_reg[11]_0 ),
        .\BiasOutput_DP_reg[12]_0 (\BiasOutput_DP_reg[12] ),
        .\BiasOutput_DP_reg[12]_1 (\BiasOutput_DP_reg[12]_0 ),
        .\BiasOutput_DP_reg[13]_0 (\BiasOutput_DP_reg[13] ),
        .\BiasOutput_DP_reg[13]_1 (\BiasOutput_DP_reg[13]_0 ),
        .\BiasOutput_DP_reg[14]_0 (\BiasOutput_DP_reg[14] ),
        .\BiasOutput_DP_reg[14]_1 (\BiasOutput_DP_reg[14]_0 ),
        .\BiasOutput_DP_reg[9]_0 (\BiasOutput_DP_reg[9] ),
        .\BiasOutput_DP_reg[9]_1 (\BiasOutput_DP_reg[9]_0 ),
        .\ChipConfigReg_DP_reg[AERnArow_S] (\ChipConfigReg_DP_reg[AERnArow_S] ),
        .\ChipConfigReg_DP_reg[GlobalShutter_S] (\ChipConfigReg_DP_reg[GlobalShutter_S] ),
        .\ChipConfigReg_DP_reg[ResetCalibNeuron_S] (\ChipConfigReg_DP_reg[ResetCalibNeuron_S] ),
        .\ChipConfigReg_DP_reg[ResetTestPixel_S] (\ChipConfigReg_DP_reg[ResetTestPixel_S] ),
        .\ChipConfigReg_DP_reg[SelectGrayCounter_S] (\ChipConfigReg_DP_reg[SelectGrayCounter_S] ),
        .\ChipConfigReg_DP_reg[TestADC_S] (\ChipConfigReg_DP_reg[TestADC_S] ),
        .\ChipConfigReg_DP_reg[TypeNCalibNeuron_S] (\ChipConfigReg_DP_reg[TypeNCalibNeuron_S] ),
        .\ChipConfigReg_DP_reg[UseAOut_S] (\ChipConfigReg_DP_reg[UseAOut_S] ),
        .\ChipOutput_DP_reg[0]_0 (\ChipOutput_DP_reg[0] ),
        .\ChipOutput_DP_reg[0]_1 (\ChipOutput_DP_reg[0]_0 ),
        .\ChipOutput_DP_reg[1]_0 (\ChipOutput_DP_reg[1] ),
        .\ChipOutput_DP_reg[1]_1 (\ChipOutput_DP_reg[1]_0 ),
        .\ChipOutput_DP_reg[2]_0 (\ChipOutput_DP_reg[2] ),
        .\ChipOutput_DP_reg[2]_1 (\ChipOutput_DP_reg[2]_0 ),
        .\ChipOutput_DP_reg[3]_0 (\ChipOutput_DP_reg[3] ),
        .\ChipOutput_DP_reg[3]_1 (\ChipOutput_DP_reg[3]_0 ),
        .ConfigParamAddress_DO(ConfigParamAddress_DO),
        .ConfigParamInput_DO(ConfigParamInput_DO),
        .D(D),
        .E(E),
        .LogicClk_CI(LogicClk_CI),
        .\ParamAddressReg_DP_reg[0]_rep (\ParamAddressReg_DP_reg[0]_rep ),
        .\ParamAddressReg_DP_reg[0]_rep_0 (\ParamAddressReg_DP_reg[0]_rep_0 ),
        .\ParamAddressReg_DP_reg[0]_rep_1 (\ParamAddressReg_DP_reg[0]_rep_1 ),
        .\ParamAddressReg_DP_reg[0]_rep_2 (\ParamAddressReg_DP_reg[0]_rep_2 ),
        .\ParamAddressReg_DP_reg[0]_rep_3 (\ParamAddressReg_DP_reg[0]_rep_3 ),
        .\ParamAddressReg_DP_reg[0]_rep_4 (\ParamAddressReg_DP_reg[0]_rep_4 ),
        .\ParamAddressReg_DP_reg[0]_rep_5 (\ParamAddressReg_DP_reg[0]_rep_5 ),
        .\ParamAddressReg_DP_reg[0]_rep_6 (\ParamAddressReg_DP_reg[0]_rep_6 ),
        .\ParamAddressReg_DP_reg[0]_rep_7 (\ParamAddressReg_DP_reg[0]_rep_7 ),
        .\ParamAddressReg_DP_reg[0]_rep_8 (\ParamAddressReg_DP_reg[0]_rep_8 ),
        .\ParamAddressReg_DP_reg[1]_rep (\ParamAddressReg_DP_reg[1]_rep ),
        .\ParamAddressReg_DP_reg[1]_rep_0 (\ParamAddressReg_DP_reg[1]_rep_0 ),
        .\ParamAddressReg_DP_reg[1]_rep_1 (\ParamAddressReg_DP_reg[1]_rep_1 ),
        .\ParamAddressReg_DP_reg[1]_rep_2 (\ParamAddressReg_DP_reg[1]_rep_2 ),
        .\ParamAddressReg_DP_reg[1]_rep_3 (\ParamAddressReg_DP_reg[1]_rep_3 ),
        .\ParamAddressReg_DP_reg[1]_rep_4 (\ParamAddressReg_DP_reg[1]_rep_4 ),
        .\ParamAddressReg_DP_reg[1]_rep_5 (\ParamAddressReg_DP_reg[1]_rep_5 ),
        .\ParamAddressReg_DP_reg[1]_rep_6 (\ParamAddressReg_DP_reg[1]_rep_6 ),
        .\ParamAddressReg_DP_reg[1]_rep_7 (\ParamAddressReg_DP_reg[1]_rep_7 ),
        .\ParamAddressReg_DP_reg[1]_rep_8 (\ParamAddressReg_DP_reg[1]_rep_8 ),
        .\ParamAddressReg_DP_reg[1]_rep_9 (\ParamAddressReg_DP_reg[1]_rep_9 ),
        .\ParamAddressReg_DP_reg[2] (\ParamAddressReg_DP_reg[2] ),
        .\ParamAddressReg_DP_reg[2]_0 (\ParamAddressReg_DP_reg[2]_0 ),
        .\ParamAddressReg_DP_reg[2]_1 (\ParamAddressReg_DP_reg[2]_1 ),
        .\ParamAddressReg_DP_reg[2]_2 (\ParamAddressReg_DP_reg[2]_2 ),
        .\ParamAddressReg_DP_reg[3] (\ParamAddressReg_DP_reg[3] ),
        .\ParamAddressReg_DP_reg[3]_0 (\ParamAddressReg_DP_reg[3]_0 ),
        .\ParamAddressReg_DP_reg[3]_1 (\ParamAddressReg_DP_reg[3]_1 ),
        .\ParamAddressReg_DP_reg[3]_2 (\ParamAddressReg_DP_reg[3]_2 ),
        .\ParamAddressReg_DP_reg[3]_3 (\ParamAddressReg_DP_reg[3]_3 ),
        .\ParamAddressReg_DP_reg[3]_4 (\ParamAddressReg_DP_reg[3]_4 ),
        .\ParamAddressReg_DP_reg[4] (\ParamAddressReg_DP_reg[4] ),
        .\ParamAddressReg_DP_reg[4]_0 (\ParamAddressReg_DP_reg[4]_0 ),
        .\ParamAddressReg_DP_reg[4]_1 (\ParamAddressReg_DP_reg[4]_1 ),
        .\ParamAddressReg_DP_reg[4]_2 (\ParamAddressReg_DP_reg[4]_2 ),
        .\ParamAddressReg_DP_reg[5] (\ParamAddressReg_DP_reg[5] ),
        .\ParamAddressReg_DP_reg[5]_0 (\ParamAddressReg_DP_reg[5]_0 ),
        .\ParamAddressReg_DP_reg[5]_1 (\ParamAddressReg_DP_reg[5]_1 ),
        .\ParamAddressReg_DP_reg[5]_2 (\ParamAddressReg_DP_reg[5]_2 ),
        .\ParamAddressReg_DP_reg[5]_3 (\ParamAddressReg_DP_reg[5]_3 ),
        .\ParamAddressReg_DP_reg[5]_4 (\ParamAddressReg_DP_reg[5]_4 ),
        .\ParamAddressReg_DP_reg[7] (\ParamAddressReg_DP_reg[7] ),
        .\ParamAddressReg_DP_reg[7]_0 (\ParamAddressReg_DP_reg[7]_0 ),
        .\ParamAddressReg_DP_reg[7]_1 (\ParamAddressReg_DP_reg[7]_1 ),
        .\ParamInput_DP_reg[0] (\ParamInput_DP_reg[0] ),
        .\ParamInput_DP_reg[0]_0 (\ParamInput_DP_reg[0]_0 ),
        .\ParamInput_DP_reg[0]_1 (\ParamInput_DP_reg[0]_1 ),
        .\ParamInput_DP_reg[0]_2 (\ParamInput_DP_reg[0]_2 ),
        .\ParamInput_DP_reg[0]_3 (\ParamInput_DP_reg[0]_3 ),
        .\ParamInput_DP_reg[0]_4 (\ParamInput_DP_reg[0]_4 ),
        .\ParamInput_DP_reg[0]_5 (\ParamInput_DP_reg[0]_5 ),
        .\ParamInput_DP_reg[0]_6 (\ParamInput_DP_reg[0]_6 ),
        .\ParamOutput_DP_reg[15] (\ParamOutput_DP_reg[15] ),
        .\ParamOutput_DP_reg[3] (\ParamOutput_DP_reg[3] ),
        .Q({Q,\BiasConfigReg_DP_reg[SSN_D] }),
        .SyncSignalSyncFF_S_reg_rep__1({SyncSignalSyncFF_S_reg_rep__1,SyncSignalSyncFF_S_reg_rep}),
        .SyncSignalSyncFF_S_reg_rep__10({SyncSignalSyncFF_S_reg_rep__10,SyncSignalSyncFF_S_reg_rep__9}),
        .SyncSignalSyncFF_S_reg_rep__16(SyncSignalSyncFF_S_reg_rep__16),
        .SyncSignalSyncFF_S_reg_rep__18({SyncSignalSyncFF_S_reg_rep__18,SyncSignalSyncFF_S_reg_rep__17}),
        .SyncSignalSyncFF_S_reg_rep__20({SyncSignalSyncFF_S_reg_rep__20,SyncSignalSyncFF_S_reg_rep__19}),
        .SyncSignalSyncFF_S_reg_rep__21(SyncSignalSyncFF_S_reg_rep__21[1]),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] (\BiasConfigReg_DP_reg[AEPdBn_D] ),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] (\BiasConfigReg_DP_reg[AEPuXBp_D] ),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] (\BiasConfigReg_DP_reg[AEPuYBp_D] ),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] (\BiasConfigReg_DP_reg[AdcCompBp_D] ),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][8] (\BiasConfigReg_DP_reg[AdcRefHigh_D] ),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][8] (\BiasConfigReg_DP_reg[AdcRefLow_D] ),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][8] (\BiasConfigReg_DP_reg[AdcTestVoltage_D] ),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][8] (\BiasConfigReg_DP_reg[ApsCas_D] ),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][8] (\BiasConfigReg_DP_reg[ApsOverflowLevel_D] ),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] (\BiasConfigReg_DP_reg[ApsROSFBn_D] ),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] (\BiasConfigReg_DP_reg[BiasBuffer_D] ),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] (\BiasConfigReg_DP_reg[ColSelLowBn_D] ),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] (\BiasConfigReg_DP_reg[DACBufBp_D] ),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14] ({\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14]_0 ,\BiasConfigReg_DP_reg[DiffBn_D] }),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] (\BiasConfigReg_DP_reg[IFRefrBn_D] ),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] (\BiasConfigReg_DP_reg[IFThrBn_D] ),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] (\BiasConfigReg_DP_reg[LcolTimeoutBn_D] ),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14] ({\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14]_0 ,\BiasConfigReg_DP_reg[LocalBufBn_D] }),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] (\BiasConfigReg_DP_reg[OffBn_D] ),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] (\BiasConfigReg_DP_reg[OnBn_D] ),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14] ({\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14]_0 ,\BiasConfigReg_DP_reg[PadFollBn_D] }),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] (\BiasConfigReg_DP_reg[PixInvBn_D] ),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] (\BiasConfigReg_DP_reg[PrBp_D] ),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] (\BiasConfigReg_DP_reg[PrSFBp_D] ),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] (\BiasConfigReg_DP_reg[ReadoutBufBp_D] ),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] (\BiasConfigReg_DP_reg[RefrBp_D] ),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] ({\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15]_0 ,\BiasConfigReg_DP_reg[SSP_D] }),
        .\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D][3] (\ChipConfigReg_DP_reg[AnalogMux0_D] ),
        .\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D][3] (\ChipConfigReg_DP_reg[AnalogMux1_D] ),
        .\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D][3] (\ChipConfigReg_DP_reg[AnalogMux2_D] ),
        .\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D][3] (\ChipConfigReg_DP_reg[BiasMux0_D] ),
        .\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D][3] (\ChipConfigReg_DP_reg[DigitalMux0_D] ),
        .\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D][3] (\ChipConfigReg_DP_reg[DigitalMux1_D] ),
        .\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D][3] (\ChipConfigReg_DP_reg[DigitalMux2_D] ),
        .\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D][3] (\ChipConfigReg_DP_reg[DigitalMux3_D] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0 [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][10] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0 [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][11] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0 [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][12] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0 [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][13] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0 [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][14] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0 [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][4] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0 [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][5] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0 [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][6] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0 [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][7] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0 [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][8] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0 [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D_n_0_][9] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0 [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][10] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0 [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][11] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0 [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][12] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0 [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][13] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0 [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][14] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0 [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][4] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0 [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][5] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0 [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][6] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0 [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][7] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0 [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][8] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0 [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D_n_0_][9] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0 [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][10] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0 [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][11] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0 [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][12] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0 [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][13] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0 [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][14] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0 [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][4] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0 [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][5] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0 [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][6] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0 [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][7] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0 [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][8] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0 [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D_n_0_][9] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0 [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][10] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0 [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][11] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0 [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][12] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0 [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][13] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0 [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][14] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0 [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][4] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0 [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][5] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0 [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][6] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0 [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][7] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0 [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][8] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0 [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D_n_0_][9] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0 [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][4] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0 [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][5] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0 [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][6] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0 [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][7] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0 [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][8] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0 [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][4] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0 [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][5] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0 [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][6] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0 [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][7] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0 [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D_n_0_][8] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0 [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][4] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0 [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][5] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0 [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][6] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0 [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][7] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0 [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D_n_0_][8] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0 [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][4] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0 [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][5] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0 [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][6] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0 [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][7] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0 [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D_n_0_][8] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0 [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][4] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0 [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][5] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0 [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][6] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0 [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][7] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0 [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D_n_0_][8] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0 [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][10] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0 [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][11] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0 [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][12] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0 [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][13] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0 [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][14] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0 [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][4] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0 [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][5] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0 [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][6] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0 [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][7] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0 [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][8] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0 [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][9] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0 [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][10] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0 [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][11] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0 [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][12] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0 [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][13] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0 [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][14] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0 [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][4] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0 [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][5] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0 [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][6] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0 [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][7] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0 [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][8] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0 [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D_n_0_][9] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0 [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][10] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0 [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][11] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0 [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][12] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0 [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][13] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0 [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][14] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0 [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][4] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0 [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][5] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0 [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][6] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0 [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][7] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0 [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][8] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0 [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D_n_0_][9] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0 [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][10] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0 [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][11] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0 [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][12] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0 [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][13] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0 [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][14] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0 [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][4] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0 [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][5] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0 [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][6] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0 [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][7] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0 [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][8] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0 [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D_n_0_][9] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0 [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][10] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0 [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][11] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0 [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][12] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0 [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][13] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0 [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][14] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0 [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][4] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0 [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][5] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0 [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][6] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0 [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][7] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0 [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][8] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0 [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D_n_0_][9] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0 [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][10] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0 [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][11] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0 [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][12] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0 [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][13] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0 [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][14] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0 [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][4] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0 [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][5] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0 [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][6] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0 [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][7] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0 [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][8] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0 [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D_n_0_][9] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0 [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][10] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0 [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][11] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0 [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][12] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0 [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][13] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0 [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][14] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0 [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][4] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0 [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][5] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0 [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][6] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0 [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][7] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0 [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][8] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0 [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D_n_0_][9] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0 [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][10] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0 [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][11] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0 [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][12] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0 [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][13] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0 [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][14] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0 [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][4] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0 [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][5] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0 [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][6] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0 [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][7] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0 [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][8] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0 [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][9] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0 [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][10] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0 [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][11] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0 [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][12] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0 [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][13] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0 [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][14] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0 [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][4] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0 [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][5] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0 [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][6] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0 [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][7] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0 [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][8] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0 [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D_n_0_][9] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0 [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][10] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0 [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][11] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0 [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][12] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0 [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][13] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0 [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][14] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0 [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][4] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0 [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][5] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0 [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][6] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0 [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][7] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0 [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][8] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0 [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D_n_0_][9] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0 [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][10] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0 [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][11] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0 [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][12] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0 [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][13] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0 [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][14] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0 [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][4] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0 [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][5] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0 [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][6] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0 [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][7] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0 [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][8] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0 [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D_n_0_][9] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0 [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][10] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0 [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][11] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0 [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][12] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0 [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][13] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0 [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][14] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0 [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][4] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0 [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][5] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0 [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][6] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0 [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][7] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0 [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][8] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0 [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D_n_0_][9] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0 [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][10] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0 [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][11] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0 [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][12] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0 [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][13] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0 [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][14] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0 [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][4] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0 [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][5] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0 [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][6] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0 [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][7] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0 [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][8] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0 [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D_n_0_][9] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0 [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][10] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0 [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][11] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0 [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][12] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0 [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][13] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0 [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][14] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0 [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][4] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0 [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][5] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0 [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][6] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0 [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][7] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0 [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][8] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0 [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D_n_0_][9] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0 [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][10] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0 [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][11] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0 [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][12] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0 [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][13] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0 [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][14] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0 [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][4] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0 [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][5] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0 [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][6] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0 [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][7] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0 [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][8] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0 [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D_n_0_][9] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0 [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][10] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0 [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][11] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0 [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][12] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0 [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][13] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0 [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][14] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0 [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][4] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0 [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][5] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0 [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][6] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0 [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][7] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0 [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][8] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0 [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][9] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0 [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][10] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0 [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][11] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0 [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][12] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0 [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][13] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0 [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][14] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0 [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][4] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0 [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][5] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0 [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][6] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0 [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][7] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0 [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][8] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0 [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D_n_0_][9] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0 [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][10] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0 [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][11] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0 [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][12] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0 [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][13] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0 [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][14] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0 [15]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][15] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0 [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][4] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0 [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][5] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0 [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][6] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0 [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][7] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0 [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][8] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0 [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D_n_0_][9] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0 [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][10] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0 [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][11] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0 [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][12] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0 [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][13] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0 [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][14] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0 [15]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][15] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0 [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][4] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0 [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][5] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0 [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][6] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0 [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][7] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0 [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][8] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0 [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D_n_0_][9] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[AEPdBn_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[AEPdBn_D] [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0 [10]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[AEPdBn_D] [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0 [11]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[AEPdBn_D] [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0 [12]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[AEPdBn_D] [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0 [13]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[AEPdBn_D] [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0 [14]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[AEPdBn_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[AEPdBn_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[AEPdBn_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[AEPdBn_D] [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0 [4]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[AEPdBn_D] [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0 [5]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[AEPdBn_D] [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0 [6]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[AEPdBn_D] [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0 [7]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[AEPdBn_D] [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0 [8]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[AEPdBn_D] [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D]__0 [9]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[AEPuXBp_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[AEPuXBp_D] [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0 [10]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[AEPuXBp_D] [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0 [11]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[AEPuXBp_D] [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0 [12]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[AEPuXBp_D] [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0 [13]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[AEPuXBp_D] [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0 [14]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[AEPuXBp_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[AEPuXBp_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[AEPuXBp_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[AEPuXBp_D] [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0 [4]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[AEPuXBp_D] [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0 [5]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[AEPuXBp_D] [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0 [6]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[AEPuXBp_D] [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0 [7]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[AEPuXBp_D] [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0 [8]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[AEPuXBp_D] [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D]__0 [9]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[AEPuYBp_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[AEPuYBp_D] [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0 [10]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[AEPuYBp_D] [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0 [11]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[AEPuYBp_D] [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0 [12]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[AEPuYBp_D] [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0 [13]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[AEPuYBp_D] [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0 [14]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[AEPuYBp_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[AEPuYBp_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[AEPuYBp_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[AEPuYBp_D] [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0 [4]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[AEPuYBp_D] [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0 [5]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[AEPuYBp_D] [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0 [6]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[AEPuYBp_D] [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0 [7]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[AEPuYBp_D] [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0 [8]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[AEPuYBp_D] [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D]__0 [9]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[AdcCompBp_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[AdcCompBp_D] [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0 [10]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[AdcCompBp_D] [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0 [11]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[AdcCompBp_D] [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0 [12]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[AdcCompBp_D] [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0 [13]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[AdcCompBp_D] [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0 [14]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[AdcCompBp_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[AdcCompBp_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[AdcCompBp_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[AdcCompBp_D] [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0 [4]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[AdcCompBp_D] [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0 [5]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[AdcCompBp_D] [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0 [6]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[AdcCompBp_D] [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0 [7]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[AdcCompBp_D] [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0 [8]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[AdcCompBp_D] [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D]__0 [9]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[AdcRefHigh_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[AdcRefHigh_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[AdcRefHigh_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[AdcRefHigh_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[AdcRefHigh_D] [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0 [4]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[AdcRefHigh_D] [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0 [5]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[AdcRefHigh_D] [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0 [6]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[AdcRefHigh_D] [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0 [7]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[AdcRefHigh_D] [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D]__0 [8]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[AdcRefLow_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[AdcRefLow_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[AdcRefLow_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[AdcRefLow_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[AdcRefLow_D] [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0 [4]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[AdcRefLow_D] [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0 [5]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[AdcRefLow_D] [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0 [6]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[AdcRefLow_D] [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0 [7]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[AdcRefLow_D] [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D]__0 [8]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[AdcTestVoltage_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[AdcTestVoltage_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[AdcTestVoltage_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[AdcTestVoltage_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[AdcTestVoltage_D] [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0 [4]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[AdcTestVoltage_D] [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0 [5]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[AdcTestVoltage_D] [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0 [6]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[AdcTestVoltage_D] [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0 [7]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[AdcTestVoltage_D] [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D]__0 [8]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[ApsCas_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[ApsCas_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[ApsCas_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[ApsCas_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[ApsCas_D] [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0 [4]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[ApsCas_D] [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0 [5]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[ApsCas_D] [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0 [6]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[ApsCas_D] [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0 [7]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[ApsCas_D] [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D]__0 [8]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[ApsOverflowLevel_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[ApsOverflowLevel_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[ApsOverflowLevel_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[ApsOverflowLevel_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[ApsOverflowLevel_D] [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0 [4]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[ApsOverflowLevel_D] [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0 [5]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[ApsOverflowLevel_D] [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0 [6]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[ApsOverflowLevel_D] [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0 [7]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\BiasConfigReg_DP_reg[ApsOverflowLevel_D] [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D]__0 [8]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[ApsROSFBn_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[ApsROSFBn_D] [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0 [10]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[ApsROSFBn_D] [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0 [11]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[ApsROSFBn_D] [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0 [12]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[ApsROSFBn_D] [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0 [13]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[ApsROSFBn_D] [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0 [14]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[ApsROSFBn_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[ApsROSFBn_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[ApsROSFBn_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[ApsROSFBn_D] [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0 [4]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[ApsROSFBn_D] [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0 [5]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[ApsROSFBn_D] [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0 [6]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[ApsROSFBn_D] [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0 [7]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[ApsROSFBn_D] [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0 [8]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[ApsROSFBn_D] [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D]__0 [9]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[BiasBuffer_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[BiasBuffer_D] [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0 [10]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[BiasBuffer_D] [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0 [11]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[BiasBuffer_D] [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0 [12]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\BiasConfigReg_DP_reg[BiasBuffer_D] [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0 [13]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\BiasConfigReg_DP_reg[BiasBuffer_D] [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0 [14]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[BiasBuffer_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[BiasBuffer_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[BiasBuffer_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[BiasBuffer_D] [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0 [4]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[BiasBuffer_D] [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0 [5]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[BiasBuffer_D] [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0 [6]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[BiasBuffer_D] [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0 [7]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[BiasBuffer_D] [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0 [8]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[BiasBuffer_D] [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D]__0 [9]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[ColSelLowBn_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[ColSelLowBn_D] [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0 [10]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[ColSelLowBn_D] [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0 [11]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[ColSelLowBn_D] [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0 [12]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[ColSelLowBn_D] [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0 [13]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[ColSelLowBn_D] [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0 [14]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[ColSelLowBn_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[ColSelLowBn_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[ColSelLowBn_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[ColSelLowBn_D] [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0 [4]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[ColSelLowBn_D] [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0 [5]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[ColSelLowBn_D] [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0 [6]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[ColSelLowBn_D] [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0 [7]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[ColSelLowBn_D] [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0 [8]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[ColSelLowBn_D] [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D]__0 [9]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[DACBufBp_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[DACBufBp_D] [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0 [10]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[DACBufBp_D] [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0 [11]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[DACBufBp_D] [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0 [12]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[DACBufBp_D] [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0 [13]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[DACBufBp_D] [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0 [14]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[DACBufBp_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[DACBufBp_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[DACBufBp_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[DACBufBp_D] [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0 [4]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[DACBufBp_D] [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0 [5]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[DACBufBp_D] [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0 [6]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[DACBufBp_D] [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0 [7]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[DACBufBp_D] [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0 [8]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[DACBufBp_D] [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D]__0 [9]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[DiffBn_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14]_0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0 [10]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14]_0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0 [11]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14]_0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0 [12]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14]_0 [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0 [13]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14]_0 [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0 [14]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[DiffBn_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[DiffBn_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[DiffBn_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[DiffBn_D] [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0 [4]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[DiffBn_D] [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0 [5]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[DiffBn_D] [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0 [6]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[DiffBn_D] [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0 [7]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[DiffBn_D] [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0 [8]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14]_0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D]__0 [9]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[IFRefrBn_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[IFRefrBn_D] [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0 [10]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[IFRefrBn_D] [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0 [11]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[IFRefrBn_D] [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0 [12]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[IFRefrBn_D] [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0 [13]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[IFRefrBn_D] [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0 [14]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[IFRefrBn_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[IFRefrBn_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[IFRefrBn_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[IFRefrBn_D] [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0 [4]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[IFRefrBn_D] [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0 [5]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[IFRefrBn_D] [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0 [6]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[IFRefrBn_D] [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0 [7]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[IFRefrBn_D] [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0 [8]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(\BiasConfigReg_DP_reg[IFRefrBn_D] [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D]__0 [9]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[IFThrBn_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[IFThrBn_D] [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0 [10]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[IFThrBn_D] [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0 [11]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[IFThrBn_D] [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0 [12]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\BiasConfigReg_DP_reg[IFThrBn_D] [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0 [13]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\BiasConfigReg_DP_reg[IFThrBn_D] [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0 [14]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[IFThrBn_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[IFThrBn_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[IFThrBn_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[IFThrBn_D] [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0 [4]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[IFThrBn_D] [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0 [5]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[IFThrBn_D] [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0 [6]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[IFThrBn_D] [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0 [7]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[IFThrBn_D] [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0 [8]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[IFThrBn_D] [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D]__0 [9]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[LcolTimeoutBn_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[LcolTimeoutBn_D] [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0 [10]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[LcolTimeoutBn_D] [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0 [11]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[LcolTimeoutBn_D] [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0 [12]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[LcolTimeoutBn_D] [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0 [13]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[LcolTimeoutBn_D] [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0 [14]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[LcolTimeoutBn_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[LcolTimeoutBn_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[LcolTimeoutBn_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[LcolTimeoutBn_D] [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0 [4]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[LcolTimeoutBn_D] [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0 [5]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[LcolTimeoutBn_D] [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0 [6]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[LcolTimeoutBn_D] [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0 [7]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[LcolTimeoutBn_D] [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0 [8]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__17),
        .D(\BiasConfigReg_DP_reg[LcolTimeoutBn_D] [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D]__0 [9]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[LocalBufBn_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14]_0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0 [10]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14]_0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0 [11]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14]_0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0 [12]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14]_0 [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0 [13]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14]_0 [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0 [14]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[LocalBufBn_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[LocalBufBn_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[LocalBufBn_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[LocalBufBn_D] [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0 [4]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[LocalBufBn_D] [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0 [5]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[LocalBufBn_D] [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0 [6]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[LocalBufBn_D] [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0 [7]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[LocalBufBn_D] [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0 [8]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14]_0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D]__0 [9]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[OffBn_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[OffBn_D] [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0 [10]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[OffBn_D] [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0 [11]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[OffBn_D] [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0 [12]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[OffBn_D] [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0 [13]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[OffBn_D] [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0 [14]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[OffBn_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[OffBn_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[OffBn_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[OffBn_D] [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0 [4]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[OffBn_D] [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0 [5]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[OffBn_D] [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0 [6]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[OffBn_D] [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0 [7]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[OffBn_D] [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0 [8]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[OffBn_D] [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D]__0 [9]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[OnBn_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[OnBn_D] [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0 [10]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[OnBn_D] [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0 [11]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[OnBn_D] [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0 [12]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[OnBn_D] [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0 [13]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[OnBn_D] [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0 [14]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[OnBn_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[OnBn_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[OnBn_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[OnBn_D] [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0 [4]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[OnBn_D] [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0 [5]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[OnBn_D] [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0 [6]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[OnBn_D] [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0 [7]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[OnBn_D] [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0 [8]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[OnBn_D] [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D]__0 [9]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[PadFollBn_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14]_0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0 [10]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14]_0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0 [11]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14]_0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0 [12]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14]_0 [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0 [13]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14]_0 [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0 [14]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[PadFollBn_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[PadFollBn_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[PadFollBn_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[PadFollBn_D] [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0 [4]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[PadFollBn_D] [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0 [5]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[PadFollBn_D] [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0 [6]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[PadFollBn_D] [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0 [7]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[PadFollBn_D] [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0 [8]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14]_0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D]__0 [9]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[PixInvBn_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[PixInvBn_D] [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0 [10]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[PixInvBn_D] [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0 [11]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[PixInvBn_D] [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0 [12]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[PixInvBn_D] [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0 [13]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[PixInvBn_D] [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0 [14]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[PixInvBn_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[PixInvBn_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[PixInvBn_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[PixInvBn_D] [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0 [4]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[PixInvBn_D] [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0 [5]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[PixInvBn_D] [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0 [6]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[PixInvBn_D] [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0 [7]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[PixInvBn_D] [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0 [8]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[PixInvBn_D] [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D]__0 [9]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[PrBp_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[PrBp_D] [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0 [10]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[PrBp_D] [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0 [11]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[PrBp_D] [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0 [12]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[PrBp_D] [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0 [13]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__20),
        .D(\BiasConfigReg_DP_reg[PrBp_D] [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0 [14]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[PrBp_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[PrBp_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[PrBp_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[PrBp_D] [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0 [4]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[PrBp_D] [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0 [5]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[PrBp_D] [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0 [6]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[PrBp_D] [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0 [7]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[PrBp_D] [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0 [8]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[PrBp_D] [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D]__0 [9]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[PrSFBp_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[PrSFBp_D] [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0 [10]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[PrSFBp_D] [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0 [11]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[PrSFBp_D] [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0 [12]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[PrSFBp_D] [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0 [13]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[PrSFBp_D] [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0 [14]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[PrSFBp_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[PrSFBp_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[PrSFBp_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[PrSFBp_D] [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0 [4]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[PrSFBp_D] [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0 [5]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[PrSFBp_D] [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0 [6]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[PrSFBp_D] [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0 [7]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[PrSFBp_D] [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0 [8]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[PrSFBp_D] [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D]__0 [9]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[ReadoutBufBp_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[ReadoutBufBp_D] [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0 [10]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[ReadoutBufBp_D] [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0 [11]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[ReadoutBufBp_D] [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0 [12]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[ReadoutBufBp_D] [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0 [13]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[ReadoutBufBp_D] [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0 [14]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[ReadoutBufBp_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[ReadoutBufBp_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[ReadoutBufBp_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[ReadoutBufBp_D] [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0 [4]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[ReadoutBufBp_D] [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0 [5]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[ReadoutBufBp_D] [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0 [6]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[ReadoutBufBp_D] [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0 [7]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[ReadoutBufBp_D] [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0 [8]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[ReadoutBufBp_D] [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D]__0 [9]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[RefrBp_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[RefrBp_D] [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0 [10]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[RefrBp_D] [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0 [11]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[RefrBp_D] [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0 [12]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[RefrBp_D] [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0 [13]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__19),
        .D(\BiasConfigReg_DP_reg[RefrBp_D] [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0 [14]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[RefrBp_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[RefrBp_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[RefrBp_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[RefrBp_D] [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0 [4]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[RefrBp_D] [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0 [5]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[RefrBp_D] [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0 [6]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[RefrBp_D] [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0 [7]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[RefrBp_D] [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0 [8]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__18),
        .D(\BiasConfigReg_DP_reg[RefrBp_D] [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D]__0 [9]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[SSN_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[SSN_D] [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0 [10]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[SSN_D] [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0 [11]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[SSN_D] [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0 [12]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[SSN_D] [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0 [13]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\BiasConfigReg_DP_reg[SSN_D] [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0 [14]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(Q),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0 [15]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[SSN_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[SSN_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[SSN_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[SSN_D] [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0 [4]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[SSN_D] [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0 [5]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[SSN_D] [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0 [6]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[SSN_D] [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0 [7]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[SSN_D] [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0 [8]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[SSN_D] [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSN_D]__0 [9]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[SSP_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[SSP_D] [10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0 [10]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[SSP_D] [11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0 [11]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[SSP_D] [12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0 [12]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\BiasConfigReg_DP_reg[SSP_D] [13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0 [13]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\BiasConfigReg_DP_reg[SSP_D] [14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0 [14]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__10),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15]_0 ),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0 [15]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[SSP_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[SSP_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[SSP_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[SSP_D] [4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0 [4]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[SSP_D] [5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0 [5]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[SSP_D] [6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0 [6]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[SSP_D] [7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0 [7]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[SSP_D] [8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0 [8]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__9),
        .D(\BiasConfigReg_DP_reg[SSP_D] [9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D]__0 [9]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AERnArow_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AERnArow_S]__0 ),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AERnArow_S_n_0_] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[BiasMux0_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[BiasMux0_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[BiasMux0_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[BiasMux0_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[BiasMux0_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[BiasMux0_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[BiasMux0_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[BiasMux0_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__27),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D_n_0_][3] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D]__0 [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D_n_0_][0] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D]__0 [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D_n_0_][1] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D]__0 [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D_n_0_][2] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D]__0 [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D_n_0_][3] ));
  FDPE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[GlobalShutter_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[GlobalShutter_S]__0 ),
        .PRE(SyncSignalSyncFF_S_reg_rep__28),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[GlobalShutter_S_n_0_] ));
  FDPE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[ResetCalibNeuron_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[ResetCalibNeuron_S]__0 ),
        .PRE(SyncSignalSyncFF_S_reg_rep__28),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[ResetCalibNeuron_S_n_0_] ));
  FDPE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[ResetTestPixel_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[ResetTestPixel_S]__0 ),
        .PRE(SyncSignalSyncFF_S_reg_rep__28),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[ResetTestPixel_S_n_0_] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[SelectGrayCounter_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[SelectGrayCounter_S]__0 ),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[SelectGrayCounter_S_n_0_] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[TestADC_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[TestADC_S]__0 ),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[TestADC_S_n_0_] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[TypeNCalibNeuron_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[TypeNCalibNeuron_S]__0 ),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[TypeNCalibNeuron_S_n_0_] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[UseAOut_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[UseAOut_S]__0 ),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[UseAOut_S_n_0_] ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AERnArow_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[AERnArow_S] ),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AERnArow_S]__0 ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[AnalogMux0_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[AnalogMux0_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[AnalogMux0_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[AnalogMux0_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[AnalogMux1_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[AnalogMux1_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[AnalogMux1_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[AnalogMux1_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[AnalogMux2_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[AnalogMux2_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[AnalogMux2_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[AnalogMux2_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[BiasMux0_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[BiasMux0_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[BiasMux0_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[BiasMux0_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[DigitalMux0_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[DigitalMux0_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[DigitalMux0_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[DigitalMux0_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[DigitalMux1_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[DigitalMux1_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[DigitalMux1_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[DigitalMux1_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[DigitalMux2_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[DigitalMux2_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[DigitalMux2_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[DigitalMux2_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D]__0 [3]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[DigitalMux3_D] [0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D]__0 [0]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[DigitalMux3_D] [1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D]__0 [1]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[DigitalMux3_D] [2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D]__0 [2]));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[DigitalMux3_D] [3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D]__0 [3]));
  FDPE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[GlobalShutter_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\ChipConfigReg_DP_reg[GlobalShutter_S] ),
        .PRE(AR),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[GlobalShutter_S]__0 ));
  FDPE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[ResetCalibNeuron_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\ChipConfigReg_DP_reg[ResetCalibNeuron_S] ),
        .PRE(AR),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[ResetCalibNeuron_S]__0 ));
  FDPE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[ResetTestPixel_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\ChipConfigReg_DP_reg[ResetTestPixel_S] ),
        .PRE(AR),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[ResetTestPixel_S]__0 ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[SelectGrayCounter_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[SelectGrayCounter_S] ),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[SelectGrayCounter_S]__0 ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[TestADC_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[TestADC_S] ),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[TestADC_S]__0 ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[TypeNCalibNeuron_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[TypeNCalibNeuron_S] ),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[TypeNCalibNeuron_S]__0 ));
  FDCE \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[UseAOut_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\ChipConfigReg_DP_reg[UseAOut_S] ),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[UseAOut_S]__0 ));
endmodule

(* ORIG_REF_NAME = "ContinuousCounter" *) 
module brd_testAERDVSSM_0_0_ContinuousCounter
   (TimestampOverflow_S,
    Q,
    \Output_SO_reg[0] ,
    \AERSMOutFifoData_DO[0] ,
    \AERSMOutFifoData_DO[1] ,
    AERSMOutFifoWrite_SO,
    HighestTimestampSent_SP_reg,
    Overflow_S,
    E,
    S,
    Memory_SP_reg,
    HighestTimestampSent_SP_reg_0,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__5,
    \MultiplexerConfigReg_D_reg[TimestampRun_S] ,
    \SyncSignalSyncFF_S_reg[0] ,
    FifoData_DO,
    \State_DP_reg[4] ,
    \State_DP_reg[1] ,
    \State_DP_reg[1]_0 ,
    \Count_DP_reg[0]_0 ,
    \State_DP_reg[4]_0 ,
    HighestTimestampSent_SN0,
    HighestTimestampSent_SP,
    State_DN1,
    TimestampChanged_S,
    \State_DP_reg[2] ,
    BooleanToStdLogic,
    \TimestampBuffer_D_reg[14] ,
    HighestTimestampSent_SN6_out,
    \MultiplexerConfigReg_D_reg[TimestampRun_S]_0 ,
    SyncSignalSyncFF_S_reg_rep__2);
  output TimestampOverflow_S;
  output [14:0]Q;
  output \Output_SO_reg[0] ;
  output \AERSMOutFifoData_DO[0] ;
  output \AERSMOutFifoData_DO[1] ;
  output AERSMOutFifoWrite_SO;
  output HighestTimestampSent_SP_reg;
  output Overflow_S;
  output [0:0]E;
  output [3:0]S;
  output [0:0]Memory_SP_reg;
  output HighestTimestampSent_SP_reg_0;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__5;
  input \MultiplexerConfigReg_D_reg[TimestampRun_S] ;
  input \SyncSignalSyncFF_S_reg[0] ;
  input [0:0]FifoData_DO;
  input \State_DP_reg[4] ;
  input \State_DP_reg[1] ;
  input \State_DP_reg[1]_0 ;
  input [0:0]\Count_DP_reg[0]_0 ;
  input [4:0]\State_DP_reg[4]_0 ;
  input HighestTimestampSent_SN0;
  input HighestTimestampSent_SP;
  input State_DN1;
  input TimestampChanged_S;
  input \State_DP_reg[2] ;
  input BooleanToStdLogic;
  input [14:0]\TimestampBuffer_D_reg[14] ;
  input HighestTimestampSent_SN6_out;
  input [0:0]\MultiplexerConfigReg_D_reg[TimestampRun_S]_0 ;
  input [0:0]SyncSignalSyncFF_S_reg_rep__2;

  wire \AERSMOutFifoData_DO[0] ;
  wire \AERSMOutFifoData_DO[1] ;
  wire AERSMOutFifoWrite_SO;
  wire BooleanToStdLogic;
  wire BooleanToStdLogic_1;
  wire [14:0]Count_DN;
  wire \Count_DP[14]_i_3_n_0 ;
  wire [0:0]\Count_DP_reg[0]_0 ;
  wire [0:0]E;
  wire [0:0]FifoData_DO;
  wire HighestTimestampSent_SN0;
  wire HighestTimestampSent_SN6_out;
  wire HighestTimestampSent_SP;
  wire HighestTimestampSent_SP_reg;
  wire HighestTimestampSent_SP_reg_0;
  wire LogicClk_CI;
  wire [0:0]Memory_SP_reg;
  wire \MultiplexerConfigReg_D_reg[TimestampRun_S] ;
  wire [0:0]\MultiplexerConfigReg_D_reg[TimestampRun_S]_0 ;
  wire \Output_SO_reg[0] ;
  wire Overflow_S;
  wire [14:0]Q;
  wire [3:0]S;
  wire State_DN1;
  wire \State_DP_reg[1] ;
  wire \State_DP_reg[1]_0 ;
  wire \State_DP_reg[2] ;
  wire \State_DP_reg[4] ;
  wire [4:0]\State_DP_reg[4]_0 ;
  wire \SyncSignalSyncFF_S_reg[0] ;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__2;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__5;
  wire [14:0]\TimestampBuffer_D_reg[14] ;
  wire TimestampChanged_S;
  wire TimestampOverflow_S;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__1_n_4;
  wire plusOp_carry__1_n_5;
  wire plusOp_carry__1_n_6;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__2_n_6;
  wire plusOp_carry__2_n_7;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire [3:1]NLW_plusOp_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_plusOp_carry__2_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'hB)) 
    AERSMOutFifoWrite_SO_INST_0_i_4
       (.I0(\State_DP_reg[4]_0 [4]),
        .I1(\State_DP_reg[4]_0 [0]),
        .O(HighestTimestampSent_SP_reg));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry__0_i_1
       (.I0(Q[12]),
        .I1(\TimestampBuffer_D_reg[14] [12]),
        .I2(Q[13]),
        .I3(\TimestampBuffer_D_reg[14] [13]),
        .I4(\TimestampBuffer_D_reg[14] [14]),
        .I5(Q[14]),
        .O(Memory_SP_reg));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_1
       (.I0(Q[9]),
        .I1(\TimestampBuffer_D_reg[14] [9]),
        .I2(Q[10]),
        .I3(\TimestampBuffer_D_reg[14] [10]),
        .I4(\TimestampBuffer_D_reg[14] [11]),
        .I5(Q[11]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_2
       (.I0(Q[6]),
        .I1(\TimestampBuffer_D_reg[14] [6]),
        .I2(Q[7]),
        .I3(\TimestampBuffer_D_reg[14] [7]),
        .I4(\TimestampBuffer_D_reg[14] [8]),
        .I5(Q[8]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_3
       (.I0(Q[3]),
        .I1(\TimestampBuffer_D_reg[14] [3]),
        .I2(Q[4]),
        .I3(\TimestampBuffer_D_reg[14] [4]),
        .I4(\TimestampBuffer_D_reg[14] [5]),
        .I5(Q[5]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ChangeDetected_S1_carry_i_4
       (.I0(Q[0]),
        .I1(\TimestampBuffer_D_reg[14] [0]),
        .I2(Q[1]),
        .I3(\TimestampBuffer_D_reg[14] [1]),
        .I4(\TimestampBuffer_D_reg[14] [2]),
        .I5(Q[2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_DP[0]_i_1 
       (.I0(\Count_DP[14]_i_3_n_0 ),
        .I1(Q[0]),
        .O(Count_DN[0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[10]_i_1 
       (.I0(\Count_DP[14]_i_3_n_0 ),
        .I1(plusOp_carry__1_n_6),
        .O(Count_DN[10]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[11]_i_1 
       (.I0(\Count_DP[14]_i_3_n_0 ),
        .I1(plusOp_carry__1_n_5),
        .O(Count_DN[11]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_1 
       (.I0(\Count_DP[14]_i_3_n_0 ),
        .I1(plusOp_carry__1_n_4),
        .O(Count_DN[12]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[13]_i_1 
       (.I0(\Count_DP[14]_i_3_n_0 ),
        .I1(plusOp_carry__2_n_7),
        .O(Count_DN[13]));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[14]_i_2 
       (.I0(\Count_DP[14]_i_3_n_0 ),
        .I1(plusOp_carry__2_n_6),
        .O(Count_DN[14]));
  LUT6 #(
    .INIT(64'h5555555555555545)) 
    \Count_DP[14]_i_3 
       (.I0(BooleanToStdLogic_1),
        .I1(\State_DP_reg[4]_0 [4]),
        .I2(\State_DP_reg[4]_0 [0]),
        .I3(\State_DP_reg[4]_0 [3]),
        .I4(\State_DP_reg[4]_0 [2]),
        .I5(\State_DP_reg[4]_0 [1]),
        .O(\Count_DP[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[1]_i_1 
       (.I0(\Count_DP[14]_i_3_n_0 ),
        .I1(plusOp_carry_n_7),
        .O(Count_DN[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[2]_i_1 
       (.I0(\Count_DP[14]_i_3_n_0 ),
        .I1(plusOp_carry_n_6),
        .O(Count_DN[2]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[3]_i_1 
       (.I0(\Count_DP[14]_i_3_n_0 ),
        .I1(plusOp_carry_n_5),
        .O(Count_DN[3]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_1 
       (.I0(\Count_DP[14]_i_3_n_0 ),
        .I1(plusOp_carry_n_4),
        .O(Count_DN[4]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[5]_i_1 
       (.I0(\Count_DP[14]_i_3_n_0 ),
        .I1(plusOp_carry__0_n_7),
        .O(Count_DN[5]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[6]_i_1 
       (.I0(\Count_DP[14]_i_3_n_0 ),
        .I1(plusOp_carry__0_n_6),
        .O(Count_DN[6]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[7]_i_1 
       (.I0(\Count_DP[14]_i_3_n_0 ),
        .I1(plusOp_carry__0_n_5),
        .O(Count_DN[7]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_1 
       (.I0(\Count_DP[14]_i_3_n_0 ),
        .I1(plusOp_carry__0_n_4),
        .O(Count_DN[8]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[9]_i_1 
       (.I0(\Count_DP[14]_i_3_n_0 ),
        .I1(plusOp_carry__1_n_7),
        .O(Count_DN[9]));
  FDCE \Count_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(\MultiplexerConfigReg_D_reg[TimestampRun_S]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(Count_DN[0]),
        .Q(Q[0]));
  FDCE \Count_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(\MultiplexerConfigReg_D_reg[TimestampRun_S]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(Count_DN[10]),
        .Q(Q[10]));
  FDCE \Count_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(\MultiplexerConfigReg_D_reg[TimestampRun_S]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(Count_DN[11]),
        .Q(Q[11]));
  FDCE \Count_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(\MultiplexerConfigReg_D_reg[TimestampRun_S]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(Count_DN[12]),
        .Q(Q[12]));
  FDCE \Count_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(\MultiplexerConfigReg_D_reg[TimestampRun_S]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(Count_DN[13]),
        .Q(Q[13]));
  FDCE \Count_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(\MultiplexerConfigReg_D_reg[TimestampRun_S]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(Count_DN[14]),
        .Q(Q[14]));
  FDCE \Count_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(\MultiplexerConfigReg_D_reg[TimestampRun_S]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(Count_DN[1]),
        .Q(Q[1]));
  FDCE \Count_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(\MultiplexerConfigReg_D_reg[TimestampRun_S]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(Count_DN[2]),
        .Q(Q[2]));
  FDCE \Count_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(\MultiplexerConfigReg_D_reg[TimestampRun_S]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(Count_DN[3]),
        .Q(Q[3]));
  FDCE \Count_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(\MultiplexerConfigReg_D_reg[TimestampRun_S]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(Count_DN[4]),
        .Q(Q[4]));
  FDCE \Count_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(\MultiplexerConfigReg_D_reg[TimestampRun_S]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(Count_DN[5]),
        .Q(Q[5]));
  FDCE \Count_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(\MultiplexerConfigReg_D_reg[TimestampRun_S]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(Count_DN[6]),
        .Q(Q[6]));
  FDCE \Count_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(\MultiplexerConfigReg_D_reg[TimestampRun_S]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(Count_DN[7]),
        .Q(Q[7]));
  FDCE \Count_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(\MultiplexerConfigReg_D_reg[TimestampRun_S]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(Count_DN[8]),
        .Q(Q[8]));
  FDCE \Count_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(\MultiplexerConfigReg_D_reg[TimestampRun_S]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(Count_DN[9]),
        .Q(Q[9]));
  brd_testAERDVSSM_0_0_SimpleRegister_8 \overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay 
       (.\AERSMOutFifoData_DO[0] (\AERSMOutFifoData_DO[0] ),
        .\AERSMOutFifoData_DO[1] (\AERSMOutFifoData_DO[1] ),
        .AERSMOutFifoWrite_SO(AERSMOutFifoWrite_SO),
        .BooleanToStdLogic(BooleanToStdLogic),
        .BooleanToStdLogic_1(BooleanToStdLogic_1),
        .\Count_DP_reg[0] (\Count_DP_reg[0]_0 ),
        .\Count_DP_reg[11] (TimestampOverflow_S),
        .E(E),
        .FifoData_DO(FifoData_DO),
        .HighestTimestampSent_SN0(HighestTimestampSent_SN0),
        .HighestTimestampSent_SN6_out(HighestTimestampSent_SN6_out),
        .HighestTimestampSent_SP(HighestTimestampSent_SP),
        .HighestTimestampSent_SP_reg(HighestTimestampSent_SP_reg_0),
        .LogicClk_CI(LogicClk_CI),
        .\MultiplexerConfigReg_D_reg[TimestampRun_S] (\MultiplexerConfigReg_D_reg[TimestampRun_S] ),
        .\Output_SO_reg[0]_0 (\Output_SO_reg[0] ),
        .Overflow_S(Overflow_S),
        .Q(Q),
        .State_DN1(State_DN1),
        .\State_DP_reg[1] (\State_DP_reg[1] ),
        .\State_DP_reg[1]_0 (\State_DP_reg[1]_0 ),
        .\State_DP_reg[2] (\State_DP_reg[2] ),
        .\State_DP_reg[4] (\State_DP_reg[4] ),
        .\State_DP_reg[4]_0 (\State_DP_reg[4]_0 ),
        .\State_DP_reg[4]_1 (HighestTimestampSent_SP_reg),
        .\SyncSignalSyncFF_S_reg[0] (\SyncSignalSyncFF_S_reg[0] ),
        .SyncSignalSyncFF_S_reg_rep__5(SyncSignalSyncFF_S_reg_rep__5),
        .TimestampChanged_S(TimestampChanged_S));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S(Q[4:1]));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S(Q[8:5]));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .S(Q[12:9]));
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({NLW_plusOp_carry__2_CO_UNCONNECTED[3:1],plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__2_O_UNCONNECTED[3:2],plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .S({1'b0,1'b0,Q[14:13]}));
endmodule

(* ORIG_REF_NAME = "ContinuousCounter" *) 
module brd_testAERDVSSM_0_0_ContinuousCounter__parameterized0
   (TimestampOverflowBufferOverflow_S,
    Q,
    E,
    \State_DP_reg[0] ,
    D,
    BooleanToStdLogic,
    State_DN1,
    Overflow_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__2,
    \MultiplexerConfigReg_D_reg[Run_S] ,
    \State_DP_reg[4] ,
    \State_DP_reg[4]_0 ,
    \StateTimestampNext_DP_reg[1] ,
    \State_DP_reg[0]_0 ,
    TimestampOverflow_S,
    AERSMFifoAlmostFull_AI,
    \OutFifoControl_SO_reg[AlmostEmpty_S] ,
    \State_DP_reg[1] ,
    TimestampResetBuffer_S,
    AERSMFifoFull_AI,
    \OutFifoControl_SO[Empty_S] ,
    \OutFifoControl_SO[AlmostEmpty_S] ,
    \State_DP_reg[1]_0 ,
    SyncSignalSyncFF_S_reg_rep__5);
  output TimestampOverflowBufferOverflow_S;
  output [11:0]Q;
  output [0:0]E;
  output \State_DP_reg[0] ;
  output [2:0]D;
  output BooleanToStdLogic;
  output State_DN1;
  input Overflow_S;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__2;
  input \MultiplexerConfigReg_D_reg[Run_S] ;
  input [4:0]\State_DP_reg[4] ;
  input \State_DP_reg[4]_0 ;
  input [0:0]\StateTimestampNext_DP_reg[1] ;
  input \State_DP_reg[0]_0 ;
  input TimestampOverflow_S;
  input AERSMFifoAlmostFull_AI;
  input \OutFifoControl_SO_reg[AlmostEmpty_S] ;
  input \State_DP_reg[1] ;
  input TimestampResetBuffer_S;
  input AERSMFifoFull_AI;
  input \OutFifoControl_SO[Empty_S] ;
  input \OutFifoControl_SO[AlmostEmpty_S] ;
  input [0:0]\State_DP_reg[1]_0 ;
  input [0:0]SyncSignalSyncFF_S_reg_rep__5;

  wire AERSMFifoAlmostFull_AI;
  wire AERSMFifoFull_AI;
  wire AERSMOutFifoWrite_SO_INST_0_i_8_n_0;
  wire AERSMOutFifoWrite_SO_INST_0_i_9_n_0;
  wire BooleanToStdLogic;
  wire \Count_DP[0]_i_1__0_n_0 ;
  wire \Count_DP[10]_i_1__0_n_0 ;
  wire \Count_DP[11]_i_2_n_0 ;
  wire \Count_DP[11]_i_3_n_0 ;
  wire \Count_DP[1]_i_1__0_n_0 ;
  wire \Count_DP[2]_i_1__0_n_0 ;
  wire \Count_DP[3]_i_1__0_n_0 ;
  wire \Count_DP[4]_i_1__0_n_0 ;
  wire \Count_DP[5]_i_1__0_n_0 ;
  wire \Count_DP[6]_i_1__0_n_0 ;
  wire \Count_DP[7]_i_1__0_n_0 ;
  wire \Count_DP[8]_i_1__0_n_0 ;
  wire \Count_DP[9]_i_1__0_n_0 ;
  wire [2:0]D;
  wire [0:0]E;
  wire LogicClk_CI;
  wire \MultiplexerConfigReg_D_reg[Run_S] ;
  wire \OutFifoControl_SO[AlmostEmpty_S] ;
  wire \OutFifoControl_SO[Empty_S] ;
  wire \OutFifoControl_SO_reg[AlmostEmpty_S] ;
  wire Overflow_S;
  wire [11:0]Q;
  wire [0:0]\StateTimestampNext_DP_reg[1] ;
  wire State_DN1;
  wire \State_DP[1]_i_3_n_0 ;
  wire \State_DP[4]_i_3_n_0 ;
  wire \State_DP_reg[0] ;
  wire \State_DP_reg[0]_0 ;
  wire \State_DP_reg[1] ;
  wire [0:0]\State_DP_reg[1]_0 ;
  wire [4:0]\State_DP_reg[4] ;
  wire \State_DP_reg[4]_0 ;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__2;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__5;
  wire TimestampOverflowBufferOverflow_S;
  wire TimestampOverflow_S;
  wire TimestampResetBuffer_S;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__1_n_5;
  wire plusOp_carry__1_n_6;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire [3:2]NLW_plusOp_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__1_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    AERSMOutFifoWrite_SO_INST_0_i_3
       (.I0(AERSMOutFifoWrite_SO_INST_0_i_8_n_0),
        .I1(Q[11]),
        .I2(Q[9]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(AERSMOutFifoWrite_SO_INST_0_i_9_n_0),
        .O(State_DN1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    AERSMOutFifoWrite_SO_INST_0_i_8
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(AERSMOutFifoWrite_SO_INST_0_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    AERSMOutFifoWrite_SO_INST_0_i_9
       (.I0(Q[6]),
        .I1(Q[8]),
        .I2(Q[10]),
        .I3(Q[7]),
        .O(AERSMOutFifoWrite_SO_INST_0_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_DP[0]_i_1__0 
       (.I0(\Count_DP[11]_i_3_n_0 ),
        .I1(Q[0]),
        .O(\Count_DP[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[10]_i_1__0 
       (.I0(\Count_DP[11]_i_3_n_0 ),
        .I1(plusOp_carry__1_n_6),
        .O(\Count_DP[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[11]_i_2 
       (.I0(\Count_DP[11]_i_3_n_0 ),
        .I1(plusOp_carry__1_n_5),
        .O(\Count_DP[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555545555555451)) 
    \Count_DP[11]_i_3 
       (.I0(BooleanToStdLogic),
        .I1(\State_DP_reg[4] [1]),
        .I2(\State_DP_reg[0] ),
        .I3(\State_DP_reg[4] [0]),
        .I4(\State_DP_reg[4] [4]),
        .I5(TimestampOverflow_S),
        .O(\Count_DP[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[1]_i_1__0 
       (.I0(\Count_DP[11]_i_3_n_0 ),
        .I1(plusOp_carry_n_7),
        .O(\Count_DP[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[2]_i_1__0 
       (.I0(\Count_DP[11]_i_3_n_0 ),
        .I1(plusOp_carry_n_6),
        .O(\Count_DP[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[3]_i_1__0 
       (.I0(\Count_DP[11]_i_3_n_0 ),
        .I1(plusOp_carry_n_5),
        .O(\Count_DP[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_1__0 
       (.I0(\Count_DP[11]_i_3_n_0 ),
        .I1(plusOp_carry_n_4),
        .O(\Count_DP[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[5]_i_1__0 
       (.I0(\Count_DP[11]_i_3_n_0 ),
        .I1(plusOp_carry__0_n_7),
        .O(\Count_DP[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[6]_i_1__0 
       (.I0(\Count_DP[11]_i_3_n_0 ),
        .I1(plusOp_carry__0_n_6),
        .O(\Count_DP[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[7]_i_1__0 
       (.I0(\Count_DP[11]_i_3_n_0 ),
        .I1(plusOp_carry__0_n_5),
        .O(\Count_DP[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_1__0 
       (.I0(\Count_DP[11]_i_3_n_0 ),
        .I1(plusOp_carry__0_n_4),
        .O(\Count_DP[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[9]_i_1__0 
       (.I0(\Count_DP[11]_i_3_n_0 ),
        .I1(plusOp_carry__1_n_7),
        .O(\Count_DP[9]_i_1__0_n_0 ));
  FDCE \Count_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(\State_DP_reg[1]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__5),
        .D(\Count_DP[0]_i_1__0_n_0 ),
        .Q(Q[0]));
  FDCE \Count_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(\State_DP_reg[1]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__5),
        .D(\Count_DP[10]_i_1__0_n_0 ),
        .Q(Q[10]));
  FDCE \Count_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(\State_DP_reg[1]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__5),
        .D(\Count_DP[11]_i_2_n_0 ),
        .Q(Q[11]));
  FDCE \Count_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(\State_DP_reg[1]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__5),
        .D(\Count_DP[1]_i_1__0_n_0 ),
        .Q(Q[1]));
  FDCE \Count_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(\State_DP_reg[1]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__5),
        .D(\Count_DP[2]_i_1__0_n_0 ),
        .Q(Q[2]));
  FDCE \Count_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(\State_DP_reg[1]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__5),
        .D(\Count_DP[3]_i_1__0_n_0 ),
        .Q(Q[3]));
  FDCE \Count_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(\State_DP_reg[1]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__5),
        .D(\Count_DP[4]_i_1__0_n_0 ),
        .Q(Q[4]));
  FDCE \Count_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(\State_DP_reg[1]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__5),
        .D(\Count_DP[5]_i_1__0_n_0 ),
        .Q(Q[5]));
  FDCE \Count_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(\State_DP_reg[1]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__5),
        .D(\Count_DP[6]_i_1__0_n_0 ),
        .Q(Q[6]));
  FDCE \Count_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(\State_DP_reg[1]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__5),
        .D(\Count_DP[7]_i_1__0_n_0 ),
        .Q(Q[7]));
  FDCE \Count_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(\State_DP_reg[1]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__5),
        .D(\Count_DP[8]_i_1__0_n_0 ),
        .Q(Q[8]));
  FDCE \Count_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(\State_DP_reg[1]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__5),
        .D(\Count_DP[9]_i_1__0_n_0 ),
        .Q(Q[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
    \State_DP[1]_i_1 
       (.I0(\State_DP_reg[4]_0 ),
        .I1(\State_DP_reg[0] ),
        .I2(\State_DP_reg[4] [1]),
        .I3(\StateTimestampNext_DP_reg[1] ),
        .I4(\State_DP_reg[0]_0 ),
        .I5(\State_DP[1]_i_3_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h000000000000F100)) 
    \State_DP[1]_i_3 
       (.I0(AERSMFifoAlmostFull_AI),
        .I1(\OutFifoControl_SO_reg[AlmostEmpty_S] ),
        .I2(State_DN1),
        .I3(\State_DP_reg[1] ),
        .I4(TimestampResetBuffer_S),
        .I5(AERSMFifoFull_AI),
        .O(\State_DP[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000FF00000001)) 
    \State_DP[3]_i_1 
       (.I0(\State_DP[4]_i_3_n_0 ),
        .I1(\State_DP_reg[4] [1]),
        .I2(\State_DP_reg[4] [2]),
        .I3(\State_DP_reg[4] [0]),
        .I4(\State_DP_reg[4] [4]),
        .I5(\State_DP_reg[4] [3]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0F0FF8)) 
    \State_DP[4]_i_1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\State_DP[4]_i_3_n_0 ),
        .I2(\State_DP_reg[4] [4]),
        .I3(\State_DP_reg[4] [0]),
        .I4(\State_DP_reg[4] [1]),
        .I5(\State_DP_reg[0] ),
        .O(E));
  LUT5 #(
    .INIT(32'hFF100000)) 
    \State_DP[4]_i_2 
       (.I0(State_DN1),
        .I1(TimestampResetBuffer_S),
        .I2(AERSMFifoAlmostFull_AI),
        .I3(AERSMFifoFull_AI),
        .I4(\State_DP_reg[1] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \State_DP[4]_i_3 
       (.I0(State_DN1),
        .I1(TimestampResetBuffer_S),
        .I2(AERSMFifoFull_AI),
        .I3(AERSMFifoAlmostFull_AI),
        .I4(\OutFifoControl_SO[Empty_S] ),
        .I5(\OutFifoControl_SO[AlmostEmpty_S] ),
        .O(\State_DP[4]_i_3_n_0 ));
  brd_testAERDVSSM_0_0_SimpleRegister_7 \overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay 
       (.BooleanToStdLogic(BooleanToStdLogic),
        .LogicClk_CI(LogicClk_CI),
        .Overflow_S(Overflow_S),
        .Q(Q),
        .\State_DP_reg[0] (\State_DP_reg[0] ),
        .\State_DP_reg[3] (\State_DP_reg[4] [3:2]),
        .SyncSignalSyncFF_S_reg_rep__2(SyncSignalSyncFF_S_reg_rep__2),
        .TimestampOverflowBufferOverflow_S(TimestampOverflowBufferOverflow_S));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S(Q[4:1]));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S(Q[8:5]));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({NLW_plusOp_carry__1_CO_UNCONNECTED[3:2],plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__1_O_UNCONNECTED[3],plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .S({1'b0,Q[11:9]}));
endmodule

(* ORIG_REF_NAME = "ContinuousCounter" *) 
module brd_testAERDVSSM_0_0_ContinuousCounter__parameterized1
   (DVSAERAckReg_SB,
    \FSM_sequential_State_DP_reg[2] ,
    \FSM_sequential_State_DP_reg[1] ,
    \FSM_sequential_State_DP_reg[0] ,
    D,
    E,
    StatisticsEventsRow_SN,
    DVSAERAckReg_SB0,
    State_DN__0,
    out,
    in0,
    Q,
    \DVSAERConfigReg_D_reg[AckDelayRow_D][3] ,
    \DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] ,
    \DVSAERConfigReg_D_reg[AckDelayColumn_D][3] ,
    DVSAERReq_ABI,
    \FifoControl_SO[WriteSide][AlmostFull_S] ,
    DVSAERData_AI,
    \DVSAERConfigReg_D_reg[Run_S] ,
    LogicClk_CI,
    AR);
  output DVSAERAckReg_SB;
  output \FSM_sequential_State_DP_reg[2] ;
  output \FSM_sequential_State_DP_reg[1] ;
  output \FSM_sequential_State_DP_reg[0] ;
  output [10:0]D;
  output [0:0]E;
  output StatisticsEventsRow_SN;
  input DVSAERAckReg_SB0;
  input [2:0]State_DN__0;
  input [2:0]out;
  input [2:0]in0;
  input [3:0]Q;
  input [3:0]\DVSAERConfigReg_D_reg[AckDelayRow_D][3] ;
  input [3:0]\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] ;
  input [3:0]\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] ;
  input DVSAERReq_ABI;
  input \FifoControl_SO[WriteSide][AlmostFull_S] ;
  input [9:0]DVSAERData_AI;
  input \DVSAERConfigReg_D_reg[Run_S] ;
  input LogicClk_CI;
  input [0:0]AR;

  wire [0:0]AR;
  wire AckCount_S;
  wire [3:0]Count_DN;
  wire [3:0]Count_DP;
  wire \Count_DP[0]_i_2__1_n_0 ;
  wire \Count_DP[0]_i_3__7_n_0 ;
  wire \Count_DP[0]_i_4__7_n_0 ;
  wire \Count_DP[0]_i_5__7_n_0 ;
  wire \Count_DP[0]_i_6__1_n_0 ;
  wire \Count_DP[0]_i_7_n_0 ;
  wire \Count_DP[0]_i_8_n_0 ;
  wire \Count_DP[0]_i_9_n_0 ;
  wire \Count_DP[1]_i_10_n_0 ;
  wire \Count_DP[1]_i_11_n_0 ;
  wire \Count_DP[1]_i_4_n_0 ;
  wire \Count_DP[1]_i_5_n_0 ;
  wire \Count_DP[1]_i_6_n_0 ;
  wire \Count_DP[1]_i_7_n_0 ;
  wire \Count_DP[1]_i_8_n_0 ;
  wire \Count_DP[1]_i_9_n_0 ;
  wire \Count_DP[2]_i_10_n_0 ;
  wire \Count_DP[2]_i_11_n_0 ;
  wire \Count_DP[2]_i_12_n_0 ;
  wire \Count_DP[2]_i_4_n_0 ;
  wire \Count_DP[2]_i_5_n_0 ;
  wire \Count_DP[2]_i_6_n_0 ;
  wire \Count_DP[2]_i_7_n_0 ;
  wire \Count_DP[2]_i_8_n_0 ;
  wire \Count_DP[2]_i_9_n_0 ;
  wire \Count_DP[3]_i_10_n_0 ;
  wire \Count_DP[3]_i_11_n_0 ;
  wire \Count_DP[3]_i_5_n_0 ;
  wire \Count_DP[3]_i_6_n_0 ;
  wire \Count_DP[3]_i_7_n_0 ;
  wire \Count_DP[3]_i_8_n_0 ;
  wire \Count_DP[3]_i_9_n_0 ;
  wire \Count_DP_reg[1]_i_2_n_0 ;
  wire \Count_DP_reg[1]_i_3_n_0 ;
  wire \Count_DP_reg[2]_i_2_n_0 ;
  wire \Count_DP_reg[2]_i_3_n_0 ;
  wire \Count_DP_reg[3]_i_3_n_0 ;
  wire \Count_DP_reg[3]_i_4_n_0 ;
  wire [10:0]D;
  wire DVSAERAckReg_SB;
  wire DVSAERAckReg_SB0;
  wire DVSAERAck_SBO_i_2_n_0;
  wire DVSAERAck_SBO_i_4_n_0;
  wire DVSAERAck_SBO_i_5_n_0;
  wire DVSAERAck_SBO_i_6_n_0;
  wire DVSAERAck_SBO_i_7_n_0;
  wire [3:0]\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] ;
  wire [3:0]\DVSAERConfigReg_D_reg[AckDelayRow_D][3] ;
  wire [3:0]\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] ;
  wire \DVSAERConfigReg_D_reg[Run_S] ;
  wire [9:0]DVSAERData_AI;
  wire DVSAERReq_ABI;
  wire [0:0]E;
  wire \FSM_sequential_State_DP[2]_i_10__0_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_11__0_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_3__0_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_4__0_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_5__0_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_6__0_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_7__0_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_8__0_n_0 ;
  wire \FSM_sequential_State_DP_reg[0] ;
  wire \FSM_sequential_State_DP_reg[1] ;
  wire \FSM_sequential_State_DP_reg[2] ;
  wire \FifoControl_SO[WriteSide][AlmostFull_S] ;
  wire LogicClk_CI;
  wire \Output_SO[13]_i_3_n_0 ;
  wire \Output_SO[13]_i_4_n_0 ;
  wire \Output_SO[13]_i_5_n_0 ;
  wire \Output_SO[13]_i_6_n_0 ;
  wire [3:0]Q;
  wire [2:0]State_DN__0;
  wire StatisticsEventsRow_SN;
  wire [2:0]in0;
  wire [2:0]out;

  LUT5 #(
    .INIT(32'h3088FCBB)) 
    \Count_DP[0]_i_1__6 
       (.I0(\Count_DP[0]_i_2__1_n_0 ),
        .I1(out[2]),
        .I2(\Count_DP[0]_i_3__7_n_0 ),
        .I3(out[1]),
        .I4(Count_DP[0]),
        .O(Count_DN[0]));
  LUT6 #(
    .INIT(64'hC074FFFFC0740000)) 
    \Count_DP[0]_i_2__1 
       (.I0(Count_DP[0]),
        .I1(\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] [3]),
        .I2(\Count_DP[0]_i_4__7_n_0 ),
        .I3(Count_DP[3]),
        .I4(out[0]),
        .I5(\Count_DP[0]_i_5__7_n_0 ),
        .O(\Count_DP[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hC074FFFFC0740000)) 
    \Count_DP[0]_i_3__7 
       (.I0(Count_DP[0]),
        .I1(Q[3]),
        .I2(\Count_DP[0]_i_6__1_n_0 ),
        .I3(Count_DP[3]),
        .I4(out[0]),
        .I5(\Count_DP[0]_i_7_n_0 ),
        .O(\Count_DP[0]_i_3__7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DD4D4D44)) 
    \Count_DP[0]_i_4__7 
       (.I0(Count_DP[2]),
        .I1(\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] [2]),
        .I2(Count_DP[1]),
        .I3(\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] [1]),
        .I4(\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] [0]),
        .I5(Count_DP[0]),
        .O(\Count_DP[0]_i_4__7_n_0 ));
  LUT4 #(
    .INIT(16'hC074)) 
    \Count_DP[0]_i_5__7 
       (.I0(Count_DP[0]),
        .I1(\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] [3]),
        .I2(\Count_DP[0]_i_8_n_0 ),
        .I3(Count_DP[3]),
        .O(\Count_DP[0]_i_5__7_n_0 ));
  LUT6 #(
    .INIT(64'h0000D4DD000044D4)) 
    \Count_DP[0]_i_6__1 
       (.I0(Count_DP[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Count_DP[1]),
        .I4(Count_DP[0]),
        .I5(Q[0]),
        .O(\Count_DP[0]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'hC074)) 
    \Count_DP[0]_i_7 
       (.I0(Count_DP[0]),
        .I1(\DVSAERConfigReg_D_reg[AckDelayRow_D][3] [3]),
        .I2(\Count_DP[0]_i_9_n_0 ),
        .I3(Count_DP[3]),
        .O(\Count_DP[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000D4DD000044D4)) 
    \Count_DP[0]_i_8 
       (.I0(Count_DP[2]),
        .I1(\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] [2]),
        .I2(\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] [1]),
        .I3(Count_DP[1]),
        .I4(Count_DP[0]),
        .I5(\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] [0]),
        .O(\Count_DP[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000D4DD000044D4)) 
    \Count_DP[0]_i_9 
       (.I0(Count_DP[2]),
        .I1(\DVSAERConfigReg_D_reg[AckDelayRow_D][3] [2]),
        .I2(\DVSAERConfigReg_D_reg[AckDelayRow_D][3] [1]),
        .I3(Count_DP[1]),
        .I4(Count_DP[0]),
        .I5(\DVSAERConfigReg_D_reg[AckDelayRow_D][3] [0]),
        .O(\Count_DP[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0DD00D4004400440)) 
    \Count_DP[1]_i_10 
       (.I0(Count_DP[2]),
        .I1(\DVSAERConfigReg_D_reg[AckDelayRow_D][3] [2]),
        .I2(Count_DP[1]),
        .I3(Count_DP[0]),
        .I4(\DVSAERConfigReg_D_reg[AckDelayRow_D][3] [0]),
        .I5(\DVSAERConfigReg_D_reg[AckDelayRow_D][3] [1]),
        .O(\Count_DP[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0DD00D4004400440)) 
    \Count_DP[1]_i_11 
       (.I0(Count_DP[2]),
        .I1(Q[2]),
        .I2(Count_DP[1]),
        .I3(Count_DP[0]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\Count_DP[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h3088FCBBFCBB3088)) 
    \Count_DP[1]_i_1__1 
       (.I0(\Count_DP_reg[1]_i_2_n_0 ),
        .I1(out[2]),
        .I2(\Count_DP_reg[1]_i_3_n_0 ),
        .I3(out[1]),
        .I4(Count_DP[1]),
        .I5(Count_DP[0]),
        .O(Count_DN[1]));
  LUT5 #(
    .INIT(32'hF0006F60)) 
    \Count_DP[1]_i_4 
       (.I0(Count_DP[1]),
        .I1(Count_DP[0]),
        .I2(\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] [3]),
        .I3(\Count_DP[1]_i_8_n_0 ),
        .I4(Count_DP[3]),
        .O(\Count_DP[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF0006F60)) 
    \Count_DP[1]_i_5 
       (.I0(Count_DP[1]),
        .I1(Count_DP[0]),
        .I2(\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] [3]),
        .I3(\Count_DP[1]_i_9_n_0 ),
        .I4(Count_DP[3]),
        .O(\Count_DP[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF0006F60)) 
    \Count_DP[1]_i_6 
       (.I0(Count_DP[1]),
        .I1(Count_DP[0]),
        .I2(\DVSAERConfigReg_D_reg[AckDelayRow_D][3] [3]),
        .I3(\Count_DP[1]_i_10_n_0 ),
        .I4(Count_DP[3]),
        .O(\Count_DP[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hF0006F60)) 
    \Count_DP[1]_i_7 
       (.I0(Count_DP[1]),
        .I1(Count_DP[0]),
        .I2(Q[3]),
        .I3(\Count_DP[1]_i_11_n_0 ),
        .I4(Count_DP[3]),
        .O(\Count_DP[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0DD00D4004400440)) 
    \Count_DP[1]_i_8 
       (.I0(Count_DP[2]),
        .I1(\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] [2]),
        .I2(Count_DP[1]),
        .I3(Count_DP[0]),
        .I4(\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] [0]),
        .I5(\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] [1]),
        .O(\Count_DP[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00DDD40000444400)) 
    \Count_DP[1]_i_9 
       (.I0(Count_DP[2]),
        .I1(\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] [2]),
        .I2(\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] [0]),
        .I3(Count_DP[1]),
        .I4(Count_DP[0]),
        .I5(\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] [1]),
        .O(\Count_DP[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0F80A0E000000000)) 
    \Count_DP[2]_i_10 
       (.I0(\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] [1]),
        .I1(\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] [0]),
        .I2(Count_DP[2]),
        .I3(Count_DP[0]),
        .I4(Count_DP[1]),
        .I5(\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] [2]),
        .O(\Count_DP[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0F80C0E000000000)) 
    \Count_DP[2]_i_11 
       (.I0(\DVSAERConfigReg_D_reg[AckDelayRow_D][3] [0]),
        .I1(\DVSAERConfigReg_D_reg[AckDelayRow_D][3] [1]),
        .I2(Count_DP[2]),
        .I3(Count_DP[0]),
        .I4(Count_DP[1]),
        .I5(\DVSAERConfigReg_D_reg[AckDelayRow_D][3] [2]),
        .O(\Count_DP[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0F80C0E000000000)) 
    \Count_DP[2]_i_12 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Count_DP[2]),
        .I3(Count_DP[0]),
        .I4(Count_DP[1]),
        .I5(Q[2]),
        .O(\Count_DP[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h3088FCBBFCBB3088)) 
    \Count_DP[2]_i_1__1 
       (.I0(\Count_DP_reg[2]_i_2_n_0 ),
        .I1(out[2]),
        .I2(\Count_DP_reg[2]_i_3_n_0 ),
        .I3(out[1]),
        .I4(Count_DP[2]),
        .I5(\Count_DP[2]_i_4_n_0 ),
        .O(Count_DN[2]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[2]_i_4 
       (.I0(Count_DP[1]),
        .I1(Count_DP[0]),
        .O(\Count_DP[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF0000006AFF6A00)) 
    \Count_DP[2]_i_5 
       (.I0(Count_DP[2]),
        .I1(Count_DP[0]),
        .I2(Count_DP[1]),
        .I3(\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] [3]),
        .I4(\Count_DP[2]_i_9_n_0 ),
        .I5(Count_DP[3]),
        .O(\Count_DP[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF0000006AFF6A00)) 
    \Count_DP[2]_i_6 
       (.I0(Count_DP[2]),
        .I1(Count_DP[0]),
        .I2(Count_DP[1]),
        .I3(\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] [3]),
        .I4(\Count_DP[2]_i_10_n_0 ),
        .I5(Count_DP[3]),
        .O(\Count_DP[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF0000006AFF6A00)) 
    \Count_DP[2]_i_7 
       (.I0(Count_DP[2]),
        .I1(Count_DP[0]),
        .I2(Count_DP[1]),
        .I3(\DVSAERConfigReg_D_reg[AckDelayRow_D][3] [3]),
        .I4(\Count_DP[2]_i_11_n_0 ),
        .I5(Count_DP[3]),
        .O(\Count_DP[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF0000006AFF6A00)) 
    \Count_DP[2]_i_8 
       (.I0(Count_DP[2]),
        .I1(Count_DP[0]),
        .I2(Count_DP[1]),
        .I3(Q[3]),
        .I4(\Count_DP[2]_i_12_n_0 ),
        .I5(Count_DP[3]),
        .O(\Count_DP[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0F80C0E000000000)) 
    \Count_DP[2]_i_9 
       (.I0(\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] [0]),
        .I1(\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] [1]),
        .I2(Count_DP[2]),
        .I3(Count_DP[0]),
        .I4(Count_DP[1]),
        .I5(\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] [2]),
        .O(\Count_DP[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    \Count_DP[3]_i_10 
       (.I0(Count_DP[1]),
        .I1(Count_DP[0]),
        .I2(\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] [0]),
        .I3(\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] [1]),
        .O(\Count_DP[3]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \Count_DP[3]_i_11 
       (.I0(Q[1]),
        .I1(Count_DP[1]),
        .I2(Count_DP[0]),
        .I3(Q[0]),
        .O(\Count_DP[3]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h51A2)) 
    \Count_DP[3]_i_1__1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(DVSAERReq_ABI),
        .I3(out[1]),
        .O(AckCount_S));
  LUT5 #(
    .INIT(32'hFCBB3088)) 
    \Count_DP[3]_i_2 
       (.I0(\Count_DP_reg[3]_i_3_n_0 ),
        .I1(out[2]),
        .I2(\Count_DP_reg[3]_i_4_n_0 ),
        .I3(out[1]),
        .I4(\Count_DP[3]_i_5_n_0 ),
        .O(Count_DN[3]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \Count_DP[3]_i_5 
       (.I0(Count_DP[3]),
        .I1(Count_DP[0]),
        .I2(Count_DP[1]),
        .I3(Count_DP[2]),
        .O(\Count_DP[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF80008000000000)) 
    \Count_DP[3]_i_6 
       (.I0(Count_DP[2]),
        .I1(Count_DP[1]),
        .I2(Count_DP[0]),
        .I3(Count_DP[3]),
        .I4(DVSAERAck_SBO_i_6_n_0),
        .I5(\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] [3]),
        .O(\Count_DP[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF858580800000000)) 
    \Count_DP[3]_i_7 
       (.I0(Count_DP[2]),
        .I1(\Count_DP[2]_i_4_n_0 ),
        .I2(Count_DP[3]),
        .I3(\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] [2]),
        .I4(\Count_DP[3]_i_10_n_0 ),
        .I5(\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] [3]),
        .O(\Count_DP[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF80008000000000)) 
    \Count_DP[3]_i_8 
       (.I0(Count_DP[2]),
        .I1(Count_DP[1]),
        .I2(Count_DP[0]),
        .I3(Count_DP[3]),
        .I4(DVSAERAck_SBO_i_7_n_0),
        .I5(\DVSAERConfigReg_D_reg[AckDelayRow_D][3] [3]),
        .O(\Count_DP[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF858580800000000)) 
    \Count_DP[3]_i_9 
       (.I0(Count_DP[2]),
        .I1(\Count_DP[2]_i_4_n_0 ),
        .I2(Count_DP[3]),
        .I3(Q[2]),
        .I4(\Count_DP[3]_i_11_n_0 ),
        .I5(Q[3]),
        .O(\Count_DP[3]_i_9_n_0 ));
  FDCE \Count_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(AckCount_S),
        .CLR(AR),
        .D(Count_DN[0]),
        .Q(Count_DP[0]));
  FDCE \Count_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(AckCount_S),
        .CLR(AR),
        .D(Count_DN[1]),
        .Q(Count_DP[1]));
  MUXF7 \Count_DP_reg[1]_i_2 
       (.I0(\Count_DP[1]_i_4_n_0 ),
        .I1(\Count_DP[1]_i_5_n_0 ),
        .O(\Count_DP_reg[1]_i_2_n_0 ),
        .S(out[0]));
  MUXF7 \Count_DP_reg[1]_i_3 
       (.I0(\Count_DP[1]_i_6_n_0 ),
        .I1(\Count_DP[1]_i_7_n_0 ),
        .O(\Count_DP_reg[1]_i_3_n_0 ),
        .S(out[0]));
  FDCE \Count_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(AckCount_S),
        .CLR(AR),
        .D(Count_DN[2]),
        .Q(Count_DP[2]));
  MUXF7 \Count_DP_reg[2]_i_2 
       (.I0(\Count_DP[2]_i_5_n_0 ),
        .I1(\Count_DP[2]_i_6_n_0 ),
        .O(\Count_DP_reg[2]_i_2_n_0 ),
        .S(out[0]));
  MUXF7 \Count_DP_reg[2]_i_3 
       (.I0(\Count_DP[2]_i_7_n_0 ),
        .I1(\Count_DP[2]_i_8_n_0 ),
        .O(\Count_DP_reg[2]_i_3_n_0 ),
        .S(out[0]));
  FDCE \Count_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(AckCount_S),
        .CLR(AR),
        .D(Count_DN[3]),
        .Q(Count_DP[3]));
  MUXF7 \Count_DP_reg[3]_i_3 
       (.I0(\Count_DP[3]_i_6_n_0 ),
        .I1(\Count_DP[3]_i_7_n_0 ),
        .O(\Count_DP_reg[3]_i_3_n_0 ),
        .S(out[0]));
  MUXF7 \Count_DP_reg[3]_i_4 
       (.I0(\Count_DP[3]_i_8_n_0 ),
        .I1(\Count_DP[3]_i_9_n_0 ),
        .O(\Count_DP_reg[3]_i_4_n_0 ),
        .S(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    DVSAERAck_SBO_i_1
       (.I0(DVSAERAck_SBO_i_2_n_0),
        .I1(DVSAERAckReg_SB0),
        .O(DVSAERAckReg_SB));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    DVSAERAck_SBO_i_2
       (.I0(DVSAERReq_ABI),
        .I1(out[1]),
        .I2(DVSAERAck_SBO_i_4_n_0),
        .I3(out[2]),
        .I4(DVSAERAck_SBO_i_5_n_0),
        .O(DVSAERAck_SBO_i_2_n_0));
  LUT5 #(
    .INIT(32'hB888BBB8)) 
    DVSAERAck_SBO_i_4
       (.I0(\FSM_sequential_State_DP[2]_i_5__0_n_0 ),
        .I1(out[0]),
        .I2(\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] [3]),
        .I3(DVSAERAck_SBO_i_6_n_0),
        .I4(Count_DP[3]),
        .O(DVSAERAck_SBO_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFD400D4FFFFFFFF)) 
    DVSAERAck_SBO_i_5
       (.I0(Count_DP[3]),
        .I1(DVSAERAck_SBO_i_7_n_0),
        .I2(\DVSAERConfigReg_D_reg[AckDelayRow_D][3] [3]),
        .I3(out[0]),
        .I4(\FSM_sequential_State_DP[2]_i_7__0_n_0 ),
        .I5(out[1]),
        .O(DVSAERAck_SBO_i_5_n_0));
  LUT6 #(
    .INIT(64'h5DFF555D04550004)) 
    DVSAERAck_SBO_i_6
       (.I0(Count_DP[2]),
        .I1(\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] [0]),
        .I2(Count_DP[0]),
        .I3(Count_DP[1]),
        .I4(\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] [1]),
        .I5(\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] [2]),
        .O(DVSAERAck_SBO_i_6_n_0));
  LUT6 #(
    .INIT(64'h5DFF555D04550004)) 
    DVSAERAck_SBO_i_7
       (.I0(Count_DP[2]),
        .I1(\DVSAERConfigReg_D_reg[AckDelayRow_D][3] [0]),
        .I2(Count_DP[0]),
        .I3(Count_DP[1]),
        .I4(\DVSAERConfigReg_D_reg[AckDelayRow_D][3] [1]),
        .I5(\DVSAERConfigReg_D_reg[AckDelayRow_D][3] [2]),
        .O(DVSAERAck_SBO_i_7_n_0));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \FSM_sequential_State_DP[0]_i_1__2 
       (.I0(State_DN__0[0]),
        .I1(\FSM_sequential_State_DP[2]_i_3__0_n_0 ),
        .I2(out[2]),
        .I3(\FSM_sequential_State_DP[2]_i_4__0_n_0 ),
        .I4(in0[0]),
        .O(\FSM_sequential_State_DP_reg[0] ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \FSM_sequential_State_DP[1]_i_1__2 
       (.I0(State_DN__0[1]),
        .I1(\FSM_sequential_State_DP[2]_i_3__0_n_0 ),
        .I2(out[2]),
        .I3(\FSM_sequential_State_DP[2]_i_4__0_n_0 ),
        .I4(in0[1]),
        .O(\FSM_sequential_State_DP_reg[1] ));
  LUT6 #(
    .INIT(64'hA2AA2022FBFFBABB)) 
    \FSM_sequential_State_DP[2]_i_10__0 
       (.I0(Count_DP[2]),
        .I1(\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] [1]),
        .I2(Count_DP[0]),
        .I3(\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] [0]),
        .I4(Count_DP[1]),
        .I5(\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] [2]),
        .O(\FSM_sequential_State_DP[2]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hA020AAA2FABAFFFB)) 
    \FSM_sequential_State_DP[2]_i_11__0 
       (.I0(Count_DP[2]),
        .I1(Q[0]),
        .I2(Count_DP[1]),
        .I3(Count_DP[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\FSM_sequential_State_DP[2]_i_11__0_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \FSM_sequential_State_DP[2]_i_1__0 
       (.I0(State_DN__0[2]),
        .I1(\FSM_sequential_State_DP[2]_i_3__0_n_0 ),
        .I2(out[2]),
        .I3(\FSM_sequential_State_DP[2]_i_4__0_n_0 ),
        .I4(in0[2]),
        .O(\FSM_sequential_State_DP_reg[2] ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \FSM_sequential_State_DP[2]_i_3__0 
       (.I0(DVSAERReq_ABI),
        .I1(\FifoControl_SO[WriteSide][AlmostFull_S] ),
        .I2(out[1]),
        .I3(\FSM_sequential_State_DP[2]_i_5__0_n_0 ),
        .I4(out[0]),
        .I5(\FSM_sequential_State_DP[2]_i_6__0_n_0 ),
        .O(\FSM_sequential_State_DP[2]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \FSM_sequential_State_DP[2]_i_4__0 
       (.I0(\FSM_sequential_State_DP[2]_i_7__0_n_0 ),
        .I1(out[0]),
        .I2(\FSM_sequential_State_DP[2]_i_8__0_n_0 ),
        .I3(out[1]),
        .I4(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\FSM_sequential_State_DP[2]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h8E00)) 
    \FSM_sequential_State_DP[2]_i_5__0 
       (.I0(Count_DP[3]),
        .I1(\FSM_sequential_State_DP[2]_i_10__0_n_0 ),
        .I2(\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] [3]),
        .I3(DVSAERReq_ABI),
        .O(\FSM_sequential_State_DP[2]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \FSM_sequential_State_DP[2]_i_6__0 
       (.I0(\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] [3]),
        .I1(\Output_SO[13]_i_5_n_0 ),
        .I2(Count_DP[3]),
        .O(\FSM_sequential_State_DP[2]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h8E00)) 
    \FSM_sequential_State_DP[2]_i_7__0 
       (.I0(Count_DP[3]),
        .I1(\FSM_sequential_State_DP[2]_i_11__0_n_0 ),
        .I2(Q[3]),
        .I3(DVSAERReq_ABI),
        .O(\FSM_sequential_State_DP[2]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \FSM_sequential_State_DP[2]_i_8__0 
       (.I0(\DVSAERConfigReg_D_reg[AckDelayRow_D][3] [3]),
        .I1(\Output_SO[13]_i_6_n_0 ),
        .I2(Count_DP[3]),
        .O(\FSM_sequential_State_DP[2]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hF0008888)) 
    \Output_SO[0]_i_1__2 
       (.I0(\Output_SO[13]_i_4_n_0 ),
        .I1(DVSAERData_AI[0]),
        .I2(DVSAERData_AI[1]),
        .I3(\Output_SO[13]_i_3_n_0 ),
        .I4(out[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Output_SO[0]_i_1__3 
       (.I0(\Output_SO[13]_i_4_n_0 ),
        .I1(out[2]),
        .O(StatisticsEventsRow_SN));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \Output_SO[12]_i_1 
       (.I0(DVSAERData_AI[0]),
        .I1(\Output_SO[13]_i_4_n_0 ),
        .I2(out[2]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Output_SO[13]_i_1 
       (.I0(\Output_SO[13]_i_3_n_0 ),
        .I1(out[2]),
        .I2(\Output_SO[13]_i_4_n_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Output_SO[13]_i_2 
       (.I0(\Output_SO[13]_i_3_n_0 ),
        .I1(out[2]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h00005110)) 
    \Output_SO[13]_i_3 
       (.I0(out[0]),
        .I1(\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] [3]),
        .I2(\Output_SO[13]_i_5_n_0 ),
        .I3(Count_DP[3]),
        .I4(out[1]),
        .O(\Output_SO[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h51100000)) 
    \Output_SO[13]_i_4 
       (.I0(out[0]),
        .I1(\DVSAERConfigReg_D_reg[AckDelayRow_D][3] [3]),
        .I2(\Output_SO[13]_i_6_n_0 ),
        .I3(Count_DP[3]),
        .I4(out[1]),
        .O(\Output_SO[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA020AAA2FABAFFFB)) 
    \Output_SO[13]_i_5 
       (.I0(Count_DP[2]),
        .I1(\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] [0]),
        .I2(Count_DP[1]),
        .I3(Count_DP[0]),
        .I4(\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] [1]),
        .I5(\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] [2]),
        .O(\Output_SO[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA020AAA2FABAFFFB)) 
    \Output_SO[13]_i_6 
       (.I0(Count_DP[2]),
        .I1(\DVSAERConfigReg_D_reg[AckDelayRow_D][3] [0]),
        .I2(Count_DP[1]),
        .I3(Count_DP[0]),
        .I4(\DVSAERConfigReg_D_reg[AckDelayRow_D][3] [1]),
        .I5(\DVSAERConfigReg_D_reg[AckDelayRow_D][3] [2]),
        .O(\Output_SO[13]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h8F808080)) 
    \Output_SO[1]_i_1 
       (.I0(\Output_SO[13]_i_3_n_0 ),
        .I1(DVSAERData_AI[2]),
        .I2(out[2]),
        .I3(\Output_SO[13]_i_4_n_0 ),
        .I4(DVSAERData_AI[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \Output_SO[2]_i_1 
       (.I0(\Output_SO[13]_i_3_n_0 ),
        .I1(DVSAERData_AI[3]),
        .I2(out[2]),
        .I3(\Output_SO[13]_i_4_n_0 ),
        .I4(DVSAERData_AI[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \Output_SO[3]_i_1 
       (.I0(\Output_SO[13]_i_3_n_0 ),
        .I1(DVSAERData_AI[4]),
        .I2(out[2]),
        .I3(\Output_SO[13]_i_4_n_0 ),
        .I4(DVSAERData_AI[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h8F808080)) 
    \Output_SO[4]_i_1 
       (.I0(\Output_SO[13]_i_3_n_0 ),
        .I1(DVSAERData_AI[5]),
        .I2(out[2]),
        .I3(\Output_SO[13]_i_4_n_0 ),
        .I4(DVSAERData_AI[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h8F808080)) 
    \Output_SO[5]_i_1 
       (.I0(\Output_SO[13]_i_3_n_0 ),
        .I1(DVSAERData_AI[6]),
        .I2(out[2]),
        .I3(\Output_SO[13]_i_4_n_0 ),
        .I4(DVSAERData_AI[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \Output_SO[6]_i_1 
       (.I0(\Output_SO[13]_i_3_n_0 ),
        .I1(DVSAERData_AI[7]),
        .I2(out[2]),
        .I3(\Output_SO[13]_i_4_n_0 ),
        .I4(DVSAERData_AI[6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \Output_SO[7]_i_1 
       (.I0(\Output_SO[13]_i_3_n_0 ),
        .I1(DVSAERData_AI[8]),
        .I2(out[2]),
        .I3(\Output_SO[13]_i_4_n_0 ),
        .I4(DVSAERData_AI[7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h8888F000)) 
    \Output_SO[8]_i_1 
       (.I0(\Output_SO[13]_i_3_n_0 ),
        .I1(DVSAERData_AI[9]),
        .I2(DVSAERData_AI[8]),
        .I3(\Output_SO[13]_i_4_n_0 ),
        .I4(out[2]),
        .O(D[8]));
endmodule

(* ORIG_REF_NAME = "Counter" *) 
module brd_testAERDVSSM_0_0_Counter
   (D,
    \Output_SO_reg[0] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__4,
    \MultiplexerConfigReg_D_reg[Run_S] );
  output [39:0]D;
  input \Output_SO_reg[0] ;
  input LogicClk_CI;
  input [1:0]SyncSignalSyncFF_S_reg_rep__4;
  input \MultiplexerConfigReg_D_reg[Run_S] ;

  wire \Count_DP[0]_i_3_n_0 ;
  wire \Count_DP[0]_i_4_n_0 ;
  wire \Count_DP[0]_i_5_n_0 ;
  wire \Count_DP[0]_i_6_n_0 ;
  wire \Count_DP[12]_i_2_n_0 ;
  wire \Count_DP[12]_i_3_n_0 ;
  wire \Count_DP[12]_i_4_n_0 ;
  wire \Count_DP[12]_i_5_n_0 ;
  wire \Count_DP[16]_i_2_n_0 ;
  wire \Count_DP[16]_i_3_n_0 ;
  wire \Count_DP[16]_i_4_n_0 ;
  wire \Count_DP[16]_i_5_n_0 ;
  wire \Count_DP[20]_i_2_n_0 ;
  wire \Count_DP[20]_i_3_n_0 ;
  wire \Count_DP[20]_i_4_n_0 ;
  wire \Count_DP[20]_i_5_n_0 ;
  wire \Count_DP[24]_i_2_n_0 ;
  wire \Count_DP[24]_i_3_n_0 ;
  wire \Count_DP[24]_i_4_n_0 ;
  wire \Count_DP[24]_i_5_n_0 ;
  wire \Count_DP[28]_i_2_n_0 ;
  wire \Count_DP[28]_i_3_n_0 ;
  wire \Count_DP[28]_i_4_n_0 ;
  wire \Count_DP[28]_i_5_n_0 ;
  wire \Count_DP[32]_i_2_n_0 ;
  wire \Count_DP[32]_i_3_n_0 ;
  wire \Count_DP[32]_i_4_n_0 ;
  wire \Count_DP[32]_i_5_n_0 ;
  wire \Count_DP[36]_i_2_n_0 ;
  wire \Count_DP[36]_i_3_n_0 ;
  wire \Count_DP[36]_i_4_n_0 ;
  wire \Count_DP[36]_i_5_n_0 ;
  wire \Count_DP[4]_i_2_n_0 ;
  wire \Count_DP[4]_i_3_n_0 ;
  wire \Count_DP[4]_i_4_n_0 ;
  wire \Count_DP[4]_i_5_n_0 ;
  wire \Count_DP[8]_i_2_n_0 ;
  wire \Count_DP[8]_i_3_n_0 ;
  wire \Count_DP[8]_i_4_n_0 ;
  wire \Count_DP[8]_i_5_n_0 ;
  wire \Count_DP_reg[0]_i_2_n_0 ;
  wire \Count_DP_reg[0]_i_2_n_1 ;
  wire \Count_DP_reg[0]_i_2_n_2 ;
  wire \Count_DP_reg[0]_i_2_n_3 ;
  wire \Count_DP_reg[0]_i_2_n_4 ;
  wire \Count_DP_reg[0]_i_2_n_5 ;
  wire \Count_DP_reg[0]_i_2_n_6 ;
  wire \Count_DP_reg[0]_i_2_n_7 ;
  wire \Count_DP_reg[12]_i_1_n_0 ;
  wire \Count_DP_reg[12]_i_1_n_1 ;
  wire \Count_DP_reg[12]_i_1_n_2 ;
  wire \Count_DP_reg[12]_i_1_n_3 ;
  wire \Count_DP_reg[12]_i_1_n_4 ;
  wire \Count_DP_reg[12]_i_1_n_5 ;
  wire \Count_DP_reg[12]_i_1_n_6 ;
  wire \Count_DP_reg[12]_i_1_n_7 ;
  wire \Count_DP_reg[16]_i_1_n_0 ;
  wire \Count_DP_reg[16]_i_1_n_1 ;
  wire \Count_DP_reg[16]_i_1_n_2 ;
  wire \Count_DP_reg[16]_i_1_n_3 ;
  wire \Count_DP_reg[16]_i_1_n_4 ;
  wire \Count_DP_reg[16]_i_1_n_5 ;
  wire \Count_DP_reg[16]_i_1_n_6 ;
  wire \Count_DP_reg[16]_i_1_n_7 ;
  wire \Count_DP_reg[20]_i_1_n_0 ;
  wire \Count_DP_reg[20]_i_1_n_1 ;
  wire \Count_DP_reg[20]_i_1_n_2 ;
  wire \Count_DP_reg[20]_i_1_n_3 ;
  wire \Count_DP_reg[20]_i_1_n_4 ;
  wire \Count_DP_reg[20]_i_1_n_5 ;
  wire \Count_DP_reg[20]_i_1_n_6 ;
  wire \Count_DP_reg[20]_i_1_n_7 ;
  wire \Count_DP_reg[24]_i_1_n_0 ;
  wire \Count_DP_reg[24]_i_1_n_1 ;
  wire \Count_DP_reg[24]_i_1_n_2 ;
  wire \Count_DP_reg[24]_i_1_n_3 ;
  wire \Count_DP_reg[24]_i_1_n_4 ;
  wire \Count_DP_reg[24]_i_1_n_5 ;
  wire \Count_DP_reg[24]_i_1_n_6 ;
  wire \Count_DP_reg[24]_i_1_n_7 ;
  wire \Count_DP_reg[28]_i_1_n_0 ;
  wire \Count_DP_reg[28]_i_1_n_1 ;
  wire \Count_DP_reg[28]_i_1_n_2 ;
  wire \Count_DP_reg[28]_i_1_n_3 ;
  wire \Count_DP_reg[28]_i_1_n_4 ;
  wire \Count_DP_reg[28]_i_1_n_5 ;
  wire \Count_DP_reg[28]_i_1_n_6 ;
  wire \Count_DP_reg[28]_i_1_n_7 ;
  wire \Count_DP_reg[32]_i_1_n_0 ;
  wire \Count_DP_reg[32]_i_1_n_1 ;
  wire \Count_DP_reg[32]_i_1_n_2 ;
  wire \Count_DP_reg[32]_i_1_n_3 ;
  wire \Count_DP_reg[32]_i_1_n_4 ;
  wire \Count_DP_reg[32]_i_1_n_5 ;
  wire \Count_DP_reg[32]_i_1_n_6 ;
  wire \Count_DP_reg[32]_i_1_n_7 ;
  wire \Count_DP_reg[36]_i_1_n_1 ;
  wire \Count_DP_reg[36]_i_1_n_2 ;
  wire \Count_DP_reg[36]_i_1_n_3 ;
  wire \Count_DP_reg[36]_i_1_n_4 ;
  wire \Count_DP_reg[36]_i_1_n_5 ;
  wire \Count_DP_reg[36]_i_1_n_6 ;
  wire \Count_DP_reg[36]_i_1_n_7 ;
  wire \Count_DP_reg[4]_i_1_n_0 ;
  wire \Count_DP_reg[4]_i_1_n_1 ;
  wire \Count_DP_reg[4]_i_1_n_2 ;
  wire \Count_DP_reg[4]_i_1_n_3 ;
  wire \Count_DP_reg[4]_i_1_n_4 ;
  wire \Count_DP_reg[4]_i_1_n_5 ;
  wire \Count_DP_reg[4]_i_1_n_6 ;
  wire \Count_DP_reg[4]_i_1_n_7 ;
  wire \Count_DP_reg[8]_i_1_n_0 ;
  wire \Count_DP_reg[8]_i_1_n_1 ;
  wire \Count_DP_reg[8]_i_1_n_2 ;
  wire \Count_DP_reg[8]_i_1_n_3 ;
  wire \Count_DP_reg[8]_i_1_n_4 ;
  wire \Count_DP_reg[8]_i_1_n_5 ;
  wire \Count_DP_reg[8]_i_1_n_6 ;
  wire \Count_DP_reg[8]_i_1_n_7 ;
  wire [39:0]D;
  wire LogicClk_CI;
  wire \MultiplexerConfigReg_D_reg[Run_S] ;
  wire \Output_SO_reg[0] ;
  wire [1:0]SyncSignalSyncFF_S_reg_rep__4;
  wire [3:3]\NLW_Count_DP_reg[36]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_3 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[3]),
        .O(\Count_DP[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_4 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[2]),
        .O(\Count_DP[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_5 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[1]),
        .O(\Count_DP[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \Count_DP[0]_i_6 
       (.I0(D[0]),
        .I1(\MultiplexerConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[15]),
        .O(\Count_DP[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_3 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[14]),
        .O(\Count_DP[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_4 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[13]),
        .O(\Count_DP[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_5 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[12]),
        .O(\Count_DP[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[19]),
        .O(\Count_DP[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_3 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[18]),
        .O(\Count_DP[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_4 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[17]),
        .O(\Count_DP[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_5 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[16]),
        .O(\Count_DP[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[23]),
        .O(\Count_DP[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_3 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[22]),
        .O(\Count_DP[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_4 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[21]),
        .O(\Count_DP[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_5 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[20]),
        .O(\Count_DP[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[27]),
        .O(\Count_DP[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_3 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[26]),
        .O(\Count_DP[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_4 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[25]),
        .O(\Count_DP[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_5 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[24]),
        .O(\Count_DP[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[31]),
        .O(\Count_DP[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_3 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[30]),
        .O(\Count_DP[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_4 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[29]),
        .O(\Count_DP[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_5 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[28]),
        .O(\Count_DP[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[35]),
        .O(\Count_DP[32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_3 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[34]),
        .O(\Count_DP[32]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_4 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[33]),
        .O(\Count_DP[32]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_5 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[32]),
        .O(\Count_DP[32]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[39]),
        .O(\Count_DP[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_3 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[38]),
        .O(\Count_DP[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_4 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[37]),
        .O(\Count_DP[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_5 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[36]),
        .O(\Count_DP[36]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[7]),
        .O(\Count_DP[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_3 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[6]),
        .O(\Count_DP[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_4 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[5]),
        .O(\Count_DP[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_5 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[4]),
        .O(\Count_DP[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[11]),
        .O(\Count_DP[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_3 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[10]),
        .O(\Count_DP[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_4 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[9]),
        .O(\Count_DP[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_5 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(D[8]),
        .O(\Count_DP[8]_i_5_n_0 ));
  FDCE \Count_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[0]),
        .D(\Count_DP_reg[0]_i_2_n_7 ),
        .Q(D[0]));
  CARRY4 \Count_DP_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\Count_DP_reg[0]_i_2_n_0 ,\Count_DP_reg[0]_i_2_n_1 ,\Count_DP_reg[0]_i_2_n_2 ,\Count_DP_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\MultiplexerConfigReg_D_reg[Run_S] }),
        .O({\Count_DP_reg[0]_i_2_n_4 ,\Count_DP_reg[0]_i_2_n_5 ,\Count_DP_reg[0]_i_2_n_6 ,\Count_DP_reg[0]_i_2_n_7 }),
        .S({\Count_DP[0]_i_3_n_0 ,\Count_DP[0]_i_4_n_0 ,\Count_DP[0]_i_5_n_0 ,\Count_DP[0]_i_6_n_0 }));
  FDCE \Count_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[0]),
        .D(\Count_DP_reg[8]_i_1_n_5 ),
        .Q(D[10]));
  FDCE \Count_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[0]),
        .D(\Count_DP_reg[8]_i_1_n_4 ),
        .Q(D[11]));
  FDCE \Count_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[0]),
        .D(\Count_DP_reg[12]_i_1_n_7 ),
        .Q(D[12]));
  CARRY4 \Count_DP_reg[12]_i_1 
       (.CI(\Count_DP_reg[8]_i_1_n_0 ),
        .CO({\Count_DP_reg[12]_i_1_n_0 ,\Count_DP_reg[12]_i_1_n_1 ,\Count_DP_reg[12]_i_1_n_2 ,\Count_DP_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[12]_i_1_n_4 ,\Count_DP_reg[12]_i_1_n_5 ,\Count_DP_reg[12]_i_1_n_6 ,\Count_DP_reg[12]_i_1_n_7 }),
        .S({\Count_DP[12]_i_2_n_0 ,\Count_DP[12]_i_3_n_0 ,\Count_DP[12]_i_4_n_0 ,\Count_DP[12]_i_5_n_0 }));
  FDCE \Count_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[0]),
        .D(\Count_DP_reg[12]_i_1_n_6 ),
        .Q(D[13]));
  FDCE \Count_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[0]),
        .D(\Count_DP_reg[12]_i_1_n_5 ),
        .Q(D[14]));
  FDCE \Count_DP_reg[15] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[0]),
        .D(\Count_DP_reg[12]_i_1_n_4 ),
        .Q(D[15]));
  FDCE \Count_DP_reg[16] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[0]),
        .D(\Count_DP_reg[16]_i_1_n_7 ),
        .Q(D[16]));
  CARRY4 \Count_DP_reg[16]_i_1 
       (.CI(\Count_DP_reg[12]_i_1_n_0 ),
        .CO({\Count_DP_reg[16]_i_1_n_0 ,\Count_DP_reg[16]_i_1_n_1 ,\Count_DP_reg[16]_i_1_n_2 ,\Count_DP_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[16]_i_1_n_4 ,\Count_DP_reg[16]_i_1_n_5 ,\Count_DP_reg[16]_i_1_n_6 ,\Count_DP_reg[16]_i_1_n_7 }),
        .S({\Count_DP[16]_i_2_n_0 ,\Count_DP[16]_i_3_n_0 ,\Count_DP[16]_i_4_n_0 ,\Count_DP[16]_i_5_n_0 }));
  FDCE \Count_DP_reg[17] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[0]),
        .D(\Count_DP_reg[16]_i_1_n_6 ),
        .Q(D[17]));
  FDCE \Count_DP_reg[18] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[0]),
        .D(\Count_DP_reg[16]_i_1_n_5 ),
        .Q(D[18]));
  FDCE \Count_DP_reg[19] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[0]),
        .D(\Count_DP_reg[16]_i_1_n_4 ),
        .Q(D[19]));
  FDCE \Count_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[0]_i_2_n_6 ),
        .Q(D[1]));
  FDCE \Count_DP_reg[20] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[0]),
        .D(\Count_DP_reg[20]_i_1_n_7 ),
        .Q(D[20]));
  CARRY4 \Count_DP_reg[20]_i_1 
       (.CI(\Count_DP_reg[16]_i_1_n_0 ),
        .CO({\Count_DP_reg[20]_i_1_n_0 ,\Count_DP_reg[20]_i_1_n_1 ,\Count_DP_reg[20]_i_1_n_2 ,\Count_DP_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[20]_i_1_n_4 ,\Count_DP_reg[20]_i_1_n_5 ,\Count_DP_reg[20]_i_1_n_6 ,\Count_DP_reg[20]_i_1_n_7 }),
        .S({\Count_DP[20]_i_2_n_0 ,\Count_DP[20]_i_3_n_0 ,\Count_DP[20]_i_4_n_0 ,\Count_DP[20]_i_5_n_0 }));
  FDCE \Count_DP_reg[21] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[0]),
        .D(\Count_DP_reg[20]_i_1_n_6 ),
        .Q(D[21]));
  FDCE \Count_DP_reg[22] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[0]),
        .D(\Count_DP_reg[20]_i_1_n_5 ),
        .Q(D[22]));
  FDCE \Count_DP_reg[23] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[0]),
        .D(\Count_DP_reg[20]_i_1_n_4 ),
        .Q(D[23]));
  FDCE \Count_DP_reg[24] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[0]),
        .D(\Count_DP_reg[24]_i_1_n_7 ),
        .Q(D[24]));
  CARRY4 \Count_DP_reg[24]_i_1 
       (.CI(\Count_DP_reg[20]_i_1_n_0 ),
        .CO({\Count_DP_reg[24]_i_1_n_0 ,\Count_DP_reg[24]_i_1_n_1 ,\Count_DP_reg[24]_i_1_n_2 ,\Count_DP_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[24]_i_1_n_4 ,\Count_DP_reg[24]_i_1_n_5 ,\Count_DP_reg[24]_i_1_n_6 ,\Count_DP_reg[24]_i_1_n_7 }),
        .S({\Count_DP[24]_i_2_n_0 ,\Count_DP[24]_i_3_n_0 ,\Count_DP[24]_i_4_n_0 ,\Count_DP[24]_i_5_n_0 }));
  FDCE \Count_DP_reg[25] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[0]),
        .D(\Count_DP_reg[24]_i_1_n_6 ),
        .Q(D[25]));
  FDCE \Count_DP_reg[26] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[0]),
        .D(\Count_DP_reg[24]_i_1_n_5 ),
        .Q(D[26]));
  FDCE \Count_DP_reg[27] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[0]),
        .D(\Count_DP_reg[24]_i_1_n_4 ),
        .Q(D[27]));
  FDCE \Count_DP_reg[28] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[0]),
        .D(\Count_DP_reg[28]_i_1_n_7 ),
        .Q(D[28]));
  CARRY4 \Count_DP_reg[28]_i_1 
       (.CI(\Count_DP_reg[24]_i_1_n_0 ),
        .CO({\Count_DP_reg[28]_i_1_n_0 ,\Count_DP_reg[28]_i_1_n_1 ,\Count_DP_reg[28]_i_1_n_2 ,\Count_DP_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[28]_i_1_n_4 ,\Count_DP_reg[28]_i_1_n_5 ,\Count_DP_reg[28]_i_1_n_6 ,\Count_DP_reg[28]_i_1_n_7 }),
        .S({\Count_DP[28]_i_2_n_0 ,\Count_DP[28]_i_3_n_0 ,\Count_DP[28]_i_4_n_0 ,\Count_DP[28]_i_5_n_0 }));
  FDCE \Count_DP_reg[29] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[0]),
        .D(\Count_DP_reg[28]_i_1_n_6 ),
        .Q(D[29]));
  FDCE \Count_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[0]),
        .D(\Count_DP_reg[0]_i_2_n_5 ),
        .Q(D[2]));
  FDCE \Count_DP_reg[30] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[0]),
        .D(\Count_DP_reg[28]_i_1_n_5 ),
        .Q(D[30]));
  FDCE \Count_DP_reg[31] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[0]),
        .D(\Count_DP_reg[28]_i_1_n_4 ),
        .Q(D[31]));
  FDCE \Count_DP_reg[32] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[32]_i_1_n_7 ),
        .Q(D[32]));
  CARRY4 \Count_DP_reg[32]_i_1 
       (.CI(\Count_DP_reg[28]_i_1_n_0 ),
        .CO({\Count_DP_reg[32]_i_1_n_0 ,\Count_DP_reg[32]_i_1_n_1 ,\Count_DP_reg[32]_i_1_n_2 ,\Count_DP_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[32]_i_1_n_4 ,\Count_DP_reg[32]_i_1_n_5 ,\Count_DP_reg[32]_i_1_n_6 ,\Count_DP_reg[32]_i_1_n_7 }),
        .S({\Count_DP[32]_i_2_n_0 ,\Count_DP[32]_i_3_n_0 ,\Count_DP[32]_i_4_n_0 ,\Count_DP[32]_i_5_n_0 }));
  FDCE \Count_DP_reg[33] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[32]_i_1_n_6 ),
        .Q(D[33]));
  FDCE \Count_DP_reg[34] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[32]_i_1_n_5 ),
        .Q(D[34]));
  FDCE \Count_DP_reg[35] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[32]_i_1_n_4 ),
        .Q(D[35]));
  FDCE \Count_DP_reg[36] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[36]_i_1_n_7 ),
        .Q(D[36]));
  CARRY4 \Count_DP_reg[36]_i_1 
       (.CI(\Count_DP_reg[32]_i_1_n_0 ),
        .CO({\NLW_Count_DP_reg[36]_i_1_CO_UNCONNECTED [3],\Count_DP_reg[36]_i_1_n_1 ,\Count_DP_reg[36]_i_1_n_2 ,\Count_DP_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[36]_i_1_n_4 ,\Count_DP_reg[36]_i_1_n_5 ,\Count_DP_reg[36]_i_1_n_6 ,\Count_DP_reg[36]_i_1_n_7 }),
        .S({\Count_DP[36]_i_2_n_0 ,\Count_DP[36]_i_3_n_0 ,\Count_DP[36]_i_4_n_0 ,\Count_DP[36]_i_5_n_0 }));
  FDCE \Count_DP_reg[37] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[36]_i_1_n_6 ),
        .Q(D[37]));
  FDCE \Count_DP_reg[38] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[36]_i_1_n_5 ),
        .Q(D[38]));
  FDCE \Count_DP_reg[39] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[36]_i_1_n_4 ),
        .Q(D[39]));
  FDCE \Count_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[0]),
        .D(\Count_DP_reg[0]_i_2_n_4 ),
        .Q(D[3]));
  FDCE \Count_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[0]),
        .D(\Count_DP_reg[4]_i_1_n_7 ),
        .Q(D[4]));
  CARRY4 \Count_DP_reg[4]_i_1 
       (.CI(\Count_DP_reg[0]_i_2_n_0 ),
        .CO({\Count_DP_reg[4]_i_1_n_0 ,\Count_DP_reg[4]_i_1_n_1 ,\Count_DP_reg[4]_i_1_n_2 ,\Count_DP_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[4]_i_1_n_4 ,\Count_DP_reg[4]_i_1_n_5 ,\Count_DP_reg[4]_i_1_n_6 ,\Count_DP_reg[4]_i_1_n_7 }),
        .S({\Count_DP[4]_i_2_n_0 ,\Count_DP[4]_i_3_n_0 ,\Count_DP[4]_i_4_n_0 ,\Count_DP[4]_i_5_n_0 }));
  FDCE \Count_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[0]),
        .D(\Count_DP_reg[4]_i_1_n_6 ),
        .Q(D[5]));
  FDCE \Count_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[0]),
        .D(\Count_DP_reg[4]_i_1_n_5 ),
        .Q(D[6]));
  FDCE \Count_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[0]),
        .D(\Count_DP_reg[4]_i_1_n_4 ),
        .Q(D[7]));
  FDCE \Count_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[0]),
        .D(\Count_DP_reg[8]_i_1_n_7 ),
        .Q(D[8]));
  CARRY4 \Count_DP_reg[8]_i_1 
       (.CI(\Count_DP_reg[4]_i_1_n_0 ),
        .CO({\Count_DP_reg[8]_i_1_n_0 ,\Count_DP_reg[8]_i_1_n_1 ,\Count_DP_reg[8]_i_1_n_2 ,\Count_DP_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[8]_i_1_n_4 ,\Count_DP_reg[8]_i_1_n_5 ,\Count_DP_reg[8]_i_1_n_6 ,\Count_DP_reg[8]_i_1_n_7 }),
        .S({\Count_DP[8]_i_2_n_0 ,\Count_DP[8]_i_3_n_0 ,\Count_DP[8]_i_4_n_0 ,\Count_DP[8]_i_5_n_0 }));
  FDCE \Count_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[0]),
        .D(\Count_DP_reg[8]_i_1_n_6 ),
        .Q(D[9]));
endmodule

(* ORIG_REF_NAME = "Counter" *) 
module brd_testAERDVSSM_0_0_Counter_18
   (\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] ,
    \Output_SO_reg[0] ,
    LogicClk_CI,
    AR,
    SyncSignalSyncFF_S_reg_rep__7,
    \DVSAERConfigReg_D_reg[Run_S] );
  output [39:0]\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] ;
  input \Output_SO_reg[0] ;
  input LogicClk_CI;
  input [0:0]AR;
  input [0:0]SyncSignalSyncFF_S_reg_rep__7;
  input \DVSAERConfigReg_D_reg[Run_S] ;

  wire [0:0]AR;
  wire \Count_DP[0]_i_3__4_n_0 ;
  wire \Count_DP[0]_i_4__4_n_0 ;
  wire \Count_DP[0]_i_5__4_n_0 ;
  wire \Count_DP[0]_i_6__3_n_0 ;
  wire \Count_DP[12]_i_2__4_n_0 ;
  wire \Count_DP[12]_i_3__4_n_0 ;
  wire \Count_DP[12]_i_4__4_n_0 ;
  wire \Count_DP[12]_i_5__4_n_0 ;
  wire \Count_DP[16]_i_2__4_n_0 ;
  wire \Count_DP[16]_i_3__4_n_0 ;
  wire \Count_DP[16]_i_4__4_n_0 ;
  wire \Count_DP[16]_i_5__4_n_0 ;
  wire \Count_DP[20]_i_2__4_n_0 ;
  wire \Count_DP[20]_i_3__4_n_0 ;
  wire \Count_DP[20]_i_4__4_n_0 ;
  wire \Count_DP[20]_i_5__4_n_0 ;
  wire \Count_DP[24]_i_2__4_n_0 ;
  wire \Count_DP[24]_i_3__4_n_0 ;
  wire \Count_DP[24]_i_4__4_n_0 ;
  wire \Count_DP[24]_i_5__4_n_0 ;
  wire \Count_DP[28]_i_2__4_n_0 ;
  wire \Count_DP[28]_i_3__4_n_0 ;
  wire \Count_DP[28]_i_4__4_n_0 ;
  wire \Count_DP[28]_i_5__4_n_0 ;
  wire \Count_DP[32]_i_2__4_n_0 ;
  wire \Count_DP[32]_i_3__4_n_0 ;
  wire \Count_DP[32]_i_4__4_n_0 ;
  wire \Count_DP[32]_i_5__4_n_0 ;
  wire \Count_DP[36]_i_2__4_n_0 ;
  wire \Count_DP[36]_i_3__4_n_0 ;
  wire \Count_DP[36]_i_4__4_n_0 ;
  wire \Count_DP[36]_i_5__4_n_0 ;
  wire \Count_DP[4]_i_2__4_n_0 ;
  wire \Count_DP[4]_i_3__4_n_0 ;
  wire \Count_DP[4]_i_4__4_n_0 ;
  wire \Count_DP[4]_i_5__4_n_0 ;
  wire \Count_DP[8]_i_2__4_n_0 ;
  wire \Count_DP[8]_i_3__4_n_0 ;
  wire \Count_DP[8]_i_4__4_n_0 ;
  wire \Count_DP[8]_i_5__4_n_0 ;
  wire \Count_DP_reg[0]_i_2__2_n_0 ;
  wire \Count_DP_reg[0]_i_2__2_n_1 ;
  wire \Count_DP_reg[0]_i_2__2_n_2 ;
  wire \Count_DP_reg[0]_i_2__2_n_3 ;
  wire \Count_DP_reg[0]_i_2__2_n_4 ;
  wire \Count_DP_reg[0]_i_2__2_n_5 ;
  wire \Count_DP_reg[0]_i_2__2_n_6 ;
  wire \Count_DP_reg[0]_i_2__2_n_7 ;
  wire \Count_DP_reg[12]_i_1__4_n_0 ;
  wire \Count_DP_reg[12]_i_1__4_n_1 ;
  wire \Count_DP_reg[12]_i_1__4_n_2 ;
  wire \Count_DP_reg[12]_i_1__4_n_3 ;
  wire \Count_DP_reg[12]_i_1__4_n_4 ;
  wire \Count_DP_reg[12]_i_1__4_n_5 ;
  wire \Count_DP_reg[12]_i_1__4_n_6 ;
  wire \Count_DP_reg[12]_i_1__4_n_7 ;
  wire \Count_DP_reg[16]_i_1__4_n_0 ;
  wire \Count_DP_reg[16]_i_1__4_n_1 ;
  wire \Count_DP_reg[16]_i_1__4_n_2 ;
  wire \Count_DP_reg[16]_i_1__4_n_3 ;
  wire \Count_DP_reg[16]_i_1__4_n_4 ;
  wire \Count_DP_reg[16]_i_1__4_n_5 ;
  wire \Count_DP_reg[16]_i_1__4_n_6 ;
  wire \Count_DP_reg[16]_i_1__4_n_7 ;
  wire \Count_DP_reg[20]_i_1__4_n_0 ;
  wire \Count_DP_reg[20]_i_1__4_n_1 ;
  wire \Count_DP_reg[20]_i_1__4_n_2 ;
  wire \Count_DP_reg[20]_i_1__4_n_3 ;
  wire \Count_DP_reg[20]_i_1__4_n_4 ;
  wire \Count_DP_reg[20]_i_1__4_n_5 ;
  wire \Count_DP_reg[20]_i_1__4_n_6 ;
  wire \Count_DP_reg[20]_i_1__4_n_7 ;
  wire \Count_DP_reg[24]_i_1__4_n_0 ;
  wire \Count_DP_reg[24]_i_1__4_n_1 ;
  wire \Count_DP_reg[24]_i_1__4_n_2 ;
  wire \Count_DP_reg[24]_i_1__4_n_3 ;
  wire \Count_DP_reg[24]_i_1__4_n_4 ;
  wire \Count_DP_reg[24]_i_1__4_n_5 ;
  wire \Count_DP_reg[24]_i_1__4_n_6 ;
  wire \Count_DP_reg[24]_i_1__4_n_7 ;
  wire \Count_DP_reg[28]_i_1__4_n_0 ;
  wire \Count_DP_reg[28]_i_1__4_n_1 ;
  wire \Count_DP_reg[28]_i_1__4_n_2 ;
  wire \Count_DP_reg[28]_i_1__4_n_3 ;
  wire \Count_DP_reg[28]_i_1__4_n_4 ;
  wire \Count_DP_reg[28]_i_1__4_n_5 ;
  wire \Count_DP_reg[28]_i_1__4_n_6 ;
  wire \Count_DP_reg[28]_i_1__4_n_7 ;
  wire \Count_DP_reg[32]_i_1__4_n_0 ;
  wire \Count_DP_reg[32]_i_1__4_n_1 ;
  wire \Count_DP_reg[32]_i_1__4_n_2 ;
  wire \Count_DP_reg[32]_i_1__4_n_3 ;
  wire \Count_DP_reg[32]_i_1__4_n_4 ;
  wire \Count_DP_reg[32]_i_1__4_n_5 ;
  wire \Count_DP_reg[32]_i_1__4_n_6 ;
  wire \Count_DP_reg[32]_i_1__4_n_7 ;
  wire \Count_DP_reg[36]_i_1__4_n_1 ;
  wire \Count_DP_reg[36]_i_1__4_n_2 ;
  wire \Count_DP_reg[36]_i_1__4_n_3 ;
  wire \Count_DP_reg[36]_i_1__4_n_4 ;
  wire \Count_DP_reg[36]_i_1__4_n_5 ;
  wire \Count_DP_reg[36]_i_1__4_n_6 ;
  wire \Count_DP_reg[36]_i_1__4_n_7 ;
  wire \Count_DP_reg[4]_i_1__4_n_0 ;
  wire \Count_DP_reg[4]_i_1__4_n_1 ;
  wire \Count_DP_reg[4]_i_1__4_n_2 ;
  wire \Count_DP_reg[4]_i_1__4_n_3 ;
  wire \Count_DP_reg[4]_i_1__4_n_4 ;
  wire \Count_DP_reg[4]_i_1__4_n_5 ;
  wire \Count_DP_reg[4]_i_1__4_n_6 ;
  wire \Count_DP_reg[4]_i_1__4_n_7 ;
  wire \Count_DP_reg[8]_i_1__4_n_0 ;
  wire \Count_DP_reg[8]_i_1__4_n_1 ;
  wire \Count_DP_reg[8]_i_1__4_n_2 ;
  wire \Count_DP_reg[8]_i_1__4_n_3 ;
  wire \Count_DP_reg[8]_i_1__4_n_4 ;
  wire \Count_DP_reg[8]_i_1__4_n_5 ;
  wire \Count_DP_reg[8]_i_1__4_n_6 ;
  wire \Count_DP_reg[8]_i_1__4_n_7 ;
  wire [39:0]\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] ;
  wire \DVSAERConfigReg_D_reg[Run_S] ;
  wire LogicClk_CI;
  wire \Output_SO_reg[0] ;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__7;
  wire [3:3]\NLW_Count_DP_reg[36]_i_1__4_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_3__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [3]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[0]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_4__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [2]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[0]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_5__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [1]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[0]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \Count_DP[0]_i_6__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [0]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[0]_i_6__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_2__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [15]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[12]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_3__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [14]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[12]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_4__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [13]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[12]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_5__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [12]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[12]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_2__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [19]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[16]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_3__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [18]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[16]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_4__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [17]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[16]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_5__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [16]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[16]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_2__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [23]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[20]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_3__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [22]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[20]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_4__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [21]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[20]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_5__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [20]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[20]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_2__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [27]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[24]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_3__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [26]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[24]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_4__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [25]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[24]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_5__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [24]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[24]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_2__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [31]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[28]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_3__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [30]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[28]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_4__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [29]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[28]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_5__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [28]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[28]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_2__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [35]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[32]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_3__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [34]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[32]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_4__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [33]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[32]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_5__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [32]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[32]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_2__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [39]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[36]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_3__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [38]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[36]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_4__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [37]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[36]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_5__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [36]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[36]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_2__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [7]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[4]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_3__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [6]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[4]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_4__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [5]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[4]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_5__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [4]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[4]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_2__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [11]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[8]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_3__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [10]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[8]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_4__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [9]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[8]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_5__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [8]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[8]_i_5__4_n_0 ));
  FDCE \Count_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR),
        .D(\Count_DP_reg[0]_i_2__2_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [0]));
  CARRY4 \Count_DP_reg[0]_i_2__2 
       (.CI(1'b0),
        .CO({\Count_DP_reg[0]_i_2__2_n_0 ,\Count_DP_reg[0]_i_2__2_n_1 ,\Count_DP_reg[0]_i_2__2_n_2 ,\Count_DP_reg[0]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\DVSAERConfigReg_D_reg[Run_S] }),
        .O({\Count_DP_reg[0]_i_2__2_n_4 ,\Count_DP_reg[0]_i_2__2_n_5 ,\Count_DP_reg[0]_i_2__2_n_6 ,\Count_DP_reg[0]_i_2__2_n_7 }),
        .S({\Count_DP[0]_i_3__4_n_0 ,\Count_DP[0]_i_4__4_n_0 ,\Count_DP[0]_i_5__4_n_0 ,\Count_DP[0]_i_6__3_n_0 }));
  FDCE \Count_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[8]_i_1__4_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [10]));
  FDCE \Count_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[8]_i_1__4_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [11]));
  FDCE \Count_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[12]_i_1__4_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [12]));
  CARRY4 \Count_DP_reg[12]_i_1__4 
       (.CI(\Count_DP_reg[8]_i_1__4_n_0 ),
        .CO({\Count_DP_reg[12]_i_1__4_n_0 ,\Count_DP_reg[12]_i_1__4_n_1 ,\Count_DP_reg[12]_i_1__4_n_2 ,\Count_DP_reg[12]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[12]_i_1__4_n_4 ,\Count_DP_reg[12]_i_1__4_n_5 ,\Count_DP_reg[12]_i_1__4_n_6 ,\Count_DP_reg[12]_i_1__4_n_7 }),
        .S({\Count_DP[12]_i_2__4_n_0 ,\Count_DP[12]_i_3__4_n_0 ,\Count_DP[12]_i_4__4_n_0 ,\Count_DP[12]_i_5__4_n_0 }));
  FDCE \Count_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[12]_i_1__4_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [13]));
  FDCE \Count_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[12]_i_1__4_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [14]));
  FDCE \Count_DP_reg[15] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[12]_i_1__4_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [15]));
  FDCE \Count_DP_reg[16] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[16]_i_1__4_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [16]));
  CARRY4 \Count_DP_reg[16]_i_1__4 
       (.CI(\Count_DP_reg[12]_i_1__4_n_0 ),
        .CO({\Count_DP_reg[16]_i_1__4_n_0 ,\Count_DP_reg[16]_i_1__4_n_1 ,\Count_DP_reg[16]_i_1__4_n_2 ,\Count_DP_reg[16]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[16]_i_1__4_n_4 ,\Count_DP_reg[16]_i_1__4_n_5 ,\Count_DP_reg[16]_i_1__4_n_6 ,\Count_DP_reg[16]_i_1__4_n_7 }),
        .S({\Count_DP[16]_i_2__4_n_0 ,\Count_DP[16]_i_3__4_n_0 ,\Count_DP[16]_i_4__4_n_0 ,\Count_DP[16]_i_5__4_n_0 }));
  FDCE \Count_DP_reg[17] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[16]_i_1__4_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [17]));
  FDCE \Count_DP_reg[18] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[16]_i_1__4_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [18]));
  FDCE \Count_DP_reg[19] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[16]_i_1__4_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [19]));
  FDCE \Count_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[0]_i_2__2_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [1]));
  FDCE \Count_DP_reg[20] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[20]_i_1__4_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [20]));
  CARRY4 \Count_DP_reg[20]_i_1__4 
       (.CI(\Count_DP_reg[16]_i_1__4_n_0 ),
        .CO({\Count_DP_reg[20]_i_1__4_n_0 ,\Count_DP_reg[20]_i_1__4_n_1 ,\Count_DP_reg[20]_i_1__4_n_2 ,\Count_DP_reg[20]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[20]_i_1__4_n_4 ,\Count_DP_reg[20]_i_1__4_n_5 ,\Count_DP_reg[20]_i_1__4_n_6 ,\Count_DP_reg[20]_i_1__4_n_7 }),
        .S({\Count_DP[20]_i_2__4_n_0 ,\Count_DP[20]_i_3__4_n_0 ,\Count_DP[20]_i_4__4_n_0 ,\Count_DP[20]_i_5__4_n_0 }));
  FDCE \Count_DP_reg[21] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[20]_i_1__4_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [21]));
  FDCE \Count_DP_reg[22] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[20]_i_1__4_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [22]));
  FDCE \Count_DP_reg[23] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[20]_i_1__4_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [23]));
  FDCE \Count_DP_reg[24] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[24]_i_1__4_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [24]));
  CARRY4 \Count_DP_reg[24]_i_1__4 
       (.CI(\Count_DP_reg[20]_i_1__4_n_0 ),
        .CO({\Count_DP_reg[24]_i_1__4_n_0 ,\Count_DP_reg[24]_i_1__4_n_1 ,\Count_DP_reg[24]_i_1__4_n_2 ,\Count_DP_reg[24]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[24]_i_1__4_n_4 ,\Count_DP_reg[24]_i_1__4_n_5 ,\Count_DP_reg[24]_i_1__4_n_6 ,\Count_DP_reg[24]_i_1__4_n_7 }),
        .S({\Count_DP[24]_i_2__4_n_0 ,\Count_DP[24]_i_3__4_n_0 ,\Count_DP[24]_i_4__4_n_0 ,\Count_DP[24]_i_5__4_n_0 }));
  FDCE \Count_DP_reg[25] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[24]_i_1__4_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [25]));
  FDCE \Count_DP_reg[26] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[24]_i_1__4_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [26]));
  FDCE \Count_DP_reg[27] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[24]_i_1__4_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [27]));
  FDCE \Count_DP_reg[28] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[28]_i_1__4_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [28]));
  CARRY4 \Count_DP_reg[28]_i_1__4 
       (.CI(\Count_DP_reg[24]_i_1__4_n_0 ),
        .CO({\Count_DP_reg[28]_i_1__4_n_0 ,\Count_DP_reg[28]_i_1__4_n_1 ,\Count_DP_reg[28]_i_1__4_n_2 ,\Count_DP_reg[28]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[28]_i_1__4_n_4 ,\Count_DP_reg[28]_i_1__4_n_5 ,\Count_DP_reg[28]_i_1__4_n_6 ,\Count_DP_reg[28]_i_1__4_n_7 }),
        .S({\Count_DP[28]_i_2__4_n_0 ,\Count_DP[28]_i_3__4_n_0 ,\Count_DP[28]_i_4__4_n_0 ,\Count_DP[28]_i_5__4_n_0 }));
  FDCE \Count_DP_reg[29] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[28]_i_1__4_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [29]));
  FDCE \Count_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[0]_i_2__2_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [2]));
  FDCE \Count_DP_reg[30] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[28]_i_1__4_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [30]));
  FDCE \Count_DP_reg[31] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[28]_i_1__4_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [31]));
  FDCE \Count_DP_reg[32] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[32]_i_1__4_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [32]));
  CARRY4 \Count_DP_reg[32]_i_1__4 
       (.CI(\Count_DP_reg[28]_i_1__4_n_0 ),
        .CO({\Count_DP_reg[32]_i_1__4_n_0 ,\Count_DP_reg[32]_i_1__4_n_1 ,\Count_DP_reg[32]_i_1__4_n_2 ,\Count_DP_reg[32]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[32]_i_1__4_n_4 ,\Count_DP_reg[32]_i_1__4_n_5 ,\Count_DP_reg[32]_i_1__4_n_6 ,\Count_DP_reg[32]_i_1__4_n_7 }),
        .S({\Count_DP[32]_i_2__4_n_0 ,\Count_DP[32]_i_3__4_n_0 ,\Count_DP[32]_i_4__4_n_0 ,\Count_DP[32]_i_5__4_n_0 }));
  FDCE \Count_DP_reg[33] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[32]_i_1__4_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [33]));
  FDCE \Count_DP_reg[34] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[32]_i_1__4_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [34]));
  FDCE \Count_DP_reg[35] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[32]_i_1__4_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [35]));
  FDCE \Count_DP_reg[36] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[36]_i_1__4_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [36]));
  CARRY4 \Count_DP_reg[36]_i_1__4 
       (.CI(\Count_DP_reg[32]_i_1__4_n_0 ),
        .CO({\NLW_Count_DP_reg[36]_i_1__4_CO_UNCONNECTED [3],\Count_DP_reg[36]_i_1__4_n_1 ,\Count_DP_reg[36]_i_1__4_n_2 ,\Count_DP_reg[36]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[36]_i_1__4_n_4 ,\Count_DP_reg[36]_i_1__4_n_5 ,\Count_DP_reg[36]_i_1__4_n_6 ,\Count_DP_reg[36]_i_1__4_n_7 }),
        .S({\Count_DP[36]_i_2__4_n_0 ,\Count_DP[36]_i_3__4_n_0 ,\Count_DP[36]_i_4__4_n_0 ,\Count_DP[36]_i_5__4_n_0 }));
  FDCE \Count_DP_reg[37] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[36]_i_1__4_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [37]));
  FDCE \Count_DP_reg[38] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[36]_i_1__4_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [38]));
  FDCE \Count_DP_reg[39] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[36]_i_1__4_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [39]));
  FDCE \Count_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[0]_i_2__2_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [3]));
  FDCE \Count_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[4]_i_1__4_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [4]));
  CARRY4 \Count_DP_reg[4]_i_1__4 
       (.CI(\Count_DP_reg[0]_i_2__2_n_0 ),
        .CO({\Count_DP_reg[4]_i_1__4_n_0 ,\Count_DP_reg[4]_i_1__4_n_1 ,\Count_DP_reg[4]_i_1__4_n_2 ,\Count_DP_reg[4]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[4]_i_1__4_n_4 ,\Count_DP_reg[4]_i_1__4_n_5 ,\Count_DP_reg[4]_i_1__4_n_6 ,\Count_DP_reg[4]_i_1__4_n_7 }),
        .S({\Count_DP[4]_i_2__4_n_0 ,\Count_DP[4]_i_3__4_n_0 ,\Count_DP[4]_i_4__4_n_0 ,\Count_DP[4]_i_5__4_n_0 }));
  FDCE \Count_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[4]_i_1__4_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [5]));
  FDCE \Count_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[4]_i_1__4_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [6]));
  FDCE \Count_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[4]_i_1__4_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [7]));
  FDCE \Count_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[8]_i_1__4_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [8]));
  CARRY4 \Count_DP_reg[8]_i_1__4 
       (.CI(\Count_DP_reg[4]_i_1__4_n_0 ),
        .CO({\Count_DP_reg[8]_i_1__4_n_0 ,\Count_DP_reg[8]_i_1__4_n_1 ,\Count_DP_reg[8]_i_1__4_n_2 ,\Count_DP_reg[8]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[8]_i_1__4_n_4 ,\Count_DP_reg[8]_i_1__4_n_5 ,\Count_DP_reg[8]_i_1__4_n_6 ,\Count_DP_reg[8]_i_1__4_n_7 }),
        .S({\Count_DP[8]_i_2__4_n_0 ,\Count_DP[8]_i_3__4_n_0 ,\Count_DP[8]_i_4__4_n_0 ,\Count_DP[8]_i_5__4_n_0 }));
  FDCE \Count_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[8]_i_1__4_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] [9]));
endmodule

(* ORIG_REF_NAME = "Counter" *) 
module brd_testAERDVSSM_0_0_Counter_20
   (\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] ,
    \Output_SO_reg[0] ,
    LogicClk_CI,
    AR,
    SyncSignalSyncFF_S_reg_rep__7,
    \DVSAERConfigReg_D_reg[Run_S] );
  output [39:0]\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] ;
  input \Output_SO_reg[0] ;
  input LogicClk_CI;
  input [1:0]AR;
  input [0:0]SyncSignalSyncFF_S_reg_rep__7;
  input \DVSAERConfigReg_D_reg[Run_S] ;

  wire [1:0]AR;
  wire \Count_DP[0]_i_3__5_n_0 ;
  wire \Count_DP[0]_i_4__5_n_0 ;
  wire \Count_DP[0]_i_5__5_n_0 ;
  wire \Count_DP[0]_i_6__4_n_0 ;
  wire \Count_DP[12]_i_2__5_n_0 ;
  wire \Count_DP[12]_i_3__5_n_0 ;
  wire \Count_DP[12]_i_4__5_n_0 ;
  wire \Count_DP[12]_i_5__5_n_0 ;
  wire \Count_DP[16]_i_2__5_n_0 ;
  wire \Count_DP[16]_i_3__5_n_0 ;
  wire \Count_DP[16]_i_4__5_n_0 ;
  wire \Count_DP[16]_i_5__5_n_0 ;
  wire \Count_DP[20]_i_2__5_n_0 ;
  wire \Count_DP[20]_i_3__5_n_0 ;
  wire \Count_DP[20]_i_4__5_n_0 ;
  wire \Count_DP[20]_i_5__5_n_0 ;
  wire \Count_DP[24]_i_2__5_n_0 ;
  wire \Count_DP[24]_i_3__5_n_0 ;
  wire \Count_DP[24]_i_4__5_n_0 ;
  wire \Count_DP[24]_i_5__5_n_0 ;
  wire \Count_DP[28]_i_2__5_n_0 ;
  wire \Count_DP[28]_i_3__5_n_0 ;
  wire \Count_DP[28]_i_4__5_n_0 ;
  wire \Count_DP[28]_i_5__5_n_0 ;
  wire \Count_DP[32]_i_2__5_n_0 ;
  wire \Count_DP[32]_i_3__5_n_0 ;
  wire \Count_DP[32]_i_4__5_n_0 ;
  wire \Count_DP[32]_i_5__5_n_0 ;
  wire \Count_DP[36]_i_2__5_n_0 ;
  wire \Count_DP[36]_i_3__5_n_0 ;
  wire \Count_DP[36]_i_4__5_n_0 ;
  wire \Count_DP[36]_i_5__5_n_0 ;
  wire \Count_DP[4]_i_2__5_n_0 ;
  wire \Count_DP[4]_i_3__5_n_0 ;
  wire \Count_DP[4]_i_4__5_n_0 ;
  wire \Count_DP[4]_i_5__5_n_0 ;
  wire \Count_DP[8]_i_2__5_n_0 ;
  wire \Count_DP[8]_i_3__5_n_0 ;
  wire \Count_DP[8]_i_4__5_n_0 ;
  wire \Count_DP[8]_i_5__5_n_0 ;
  wire \Count_DP_reg[0]_i_2__3_n_0 ;
  wire \Count_DP_reg[0]_i_2__3_n_1 ;
  wire \Count_DP_reg[0]_i_2__3_n_2 ;
  wire \Count_DP_reg[0]_i_2__3_n_3 ;
  wire \Count_DP_reg[0]_i_2__3_n_4 ;
  wire \Count_DP_reg[0]_i_2__3_n_5 ;
  wire \Count_DP_reg[0]_i_2__3_n_6 ;
  wire \Count_DP_reg[0]_i_2__3_n_7 ;
  wire \Count_DP_reg[12]_i_1__5_n_0 ;
  wire \Count_DP_reg[12]_i_1__5_n_1 ;
  wire \Count_DP_reg[12]_i_1__5_n_2 ;
  wire \Count_DP_reg[12]_i_1__5_n_3 ;
  wire \Count_DP_reg[12]_i_1__5_n_4 ;
  wire \Count_DP_reg[12]_i_1__5_n_5 ;
  wire \Count_DP_reg[12]_i_1__5_n_6 ;
  wire \Count_DP_reg[12]_i_1__5_n_7 ;
  wire \Count_DP_reg[16]_i_1__5_n_0 ;
  wire \Count_DP_reg[16]_i_1__5_n_1 ;
  wire \Count_DP_reg[16]_i_1__5_n_2 ;
  wire \Count_DP_reg[16]_i_1__5_n_3 ;
  wire \Count_DP_reg[16]_i_1__5_n_4 ;
  wire \Count_DP_reg[16]_i_1__5_n_5 ;
  wire \Count_DP_reg[16]_i_1__5_n_6 ;
  wire \Count_DP_reg[16]_i_1__5_n_7 ;
  wire \Count_DP_reg[20]_i_1__5_n_0 ;
  wire \Count_DP_reg[20]_i_1__5_n_1 ;
  wire \Count_DP_reg[20]_i_1__5_n_2 ;
  wire \Count_DP_reg[20]_i_1__5_n_3 ;
  wire \Count_DP_reg[20]_i_1__5_n_4 ;
  wire \Count_DP_reg[20]_i_1__5_n_5 ;
  wire \Count_DP_reg[20]_i_1__5_n_6 ;
  wire \Count_DP_reg[20]_i_1__5_n_7 ;
  wire \Count_DP_reg[24]_i_1__5_n_0 ;
  wire \Count_DP_reg[24]_i_1__5_n_1 ;
  wire \Count_DP_reg[24]_i_1__5_n_2 ;
  wire \Count_DP_reg[24]_i_1__5_n_3 ;
  wire \Count_DP_reg[24]_i_1__5_n_4 ;
  wire \Count_DP_reg[24]_i_1__5_n_5 ;
  wire \Count_DP_reg[24]_i_1__5_n_6 ;
  wire \Count_DP_reg[24]_i_1__5_n_7 ;
  wire \Count_DP_reg[28]_i_1__5_n_0 ;
  wire \Count_DP_reg[28]_i_1__5_n_1 ;
  wire \Count_DP_reg[28]_i_1__5_n_2 ;
  wire \Count_DP_reg[28]_i_1__5_n_3 ;
  wire \Count_DP_reg[28]_i_1__5_n_4 ;
  wire \Count_DP_reg[28]_i_1__5_n_5 ;
  wire \Count_DP_reg[28]_i_1__5_n_6 ;
  wire \Count_DP_reg[28]_i_1__5_n_7 ;
  wire \Count_DP_reg[32]_i_1__5_n_0 ;
  wire \Count_DP_reg[32]_i_1__5_n_1 ;
  wire \Count_DP_reg[32]_i_1__5_n_2 ;
  wire \Count_DP_reg[32]_i_1__5_n_3 ;
  wire \Count_DP_reg[32]_i_1__5_n_4 ;
  wire \Count_DP_reg[32]_i_1__5_n_5 ;
  wire \Count_DP_reg[32]_i_1__5_n_6 ;
  wire \Count_DP_reg[32]_i_1__5_n_7 ;
  wire \Count_DP_reg[36]_i_1__5_n_1 ;
  wire \Count_DP_reg[36]_i_1__5_n_2 ;
  wire \Count_DP_reg[36]_i_1__5_n_3 ;
  wire \Count_DP_reg[36]_i_1__5_n_4 ;
  wire \Count_DP_reg[36]_i_1__5_n_5 ;
  wire \Count_DP_reg[36]_i_1__5_n_6 ;
  wire \Count_DP_reg[36]_i_1__5_n_7 ;
  wire \Count_DP_reg[4]_i_1__5_n_0 ;
  wire \Count_DP_reg[4]_i_1__5_n_1 ;
  wire \Count_DP_reg[4]_i_1__5_n_2 ;
  wire \Count_DP_reg[4]_i_1__5_n_3 ;
  wire \Count_DP_reg[4]_i_1__5_n_4 ;
  wire \Count_DP_reg[4]_i_1__5_n_5 ;
  wire \Count_DP_reg[4]_i_1__5_n_6 ;
  wire \Count_DP_reg[4]_i_1__5_n_7 ;
  wire \Count_DP_reg[8]_i_1__5_n_0 ;
  wire \Count_DP_reg[8]_i_1__5_n_1 ;
  wire \Count_DP_reg[8]_i_1__5_n_2 ;
  wire \Count_DP_reg[8]_i_1__5_n_3 ;
  wire \Count_DP_reg[8]_i_1__5_n_4 ;
  wire \Count_DP_reg[8]_i_1__5_n_5 ;
  wire \Count_DP_reg[8]_i_1__5_n_6 ;
  wire \Count_DP_reg[8]_i_1__5_n_7 ;
  wire [39:0]\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] ;
  wire \DVSAERConfigReg_D_reg[Run_S] ;
  wire LogicClk_CI;
  wire \Output_SO_reg[0] ;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__7;
  wire [3:3]\NLW_Count_DP_reg[36]_i_1__5_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_3__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [3]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[0]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_4__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [2]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[0]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_5__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [1]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[0]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \Count_DP[0]_i_6__4 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [0]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[0]_i_6__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_2__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [15]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[12]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_3__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [14]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[12]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_4__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [13]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[12]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_5__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [12]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[12]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_2__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [19]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[16]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_3__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [18]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[16]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_4__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [17]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[16]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_5__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [16]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[16]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_2__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [23]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[20]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_3__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [22]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[20]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_4__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [21]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[20]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_5__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [20]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[20]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_2__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [27]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[24]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_3__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [26]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[24]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_4__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [25]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[24]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_5__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [24]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[24]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_2__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [31]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[28]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_3__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [30]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[28]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_4__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [29]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[28]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_5__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [28]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[28]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_2__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [35]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[32]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_3__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [34]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[32]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_4__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [33]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[32]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_5__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [32]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[32]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_2__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [39]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[36]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_3__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [38]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[36]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_4__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [37]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[36]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_5__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [36]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[36]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_2__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [7]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[4]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_3__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [6]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[4]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_4__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [5]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[4]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_5__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [4]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[4]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_2__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [11]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[8]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_3__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [10]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[8]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_4__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [9]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[8]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_5__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [8]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[8]_i_5__5_n_0 ));
  FDCE \Count_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[0]),
        .D(\Count_DP_reg[0]_i_2__3_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [0]));
  CARRY4 \Count_DP_reg[0]_i_2__3 
       (.CI(1'b0),
        .CO({\Count_DP_reg[0]_i_2__3_n_0 ,\Count_DP_reg[0]_i_2__3_n_1 ,\Count_DP_reg[0]_i_2__3_n_2 ,\Count_DP_reg[0]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\DVSAERConfigReg_D_reg[Run_S] }),
        .O({\Count_DP_reg[0]_i_2__3_n_4 ,\Count_DP_reg[0]_i_2__3_n_5 ,\Count_DP_reg[0]_i_2__3_n_6 ,\Count_DP_reg[0]_i_2__3_n_7 }),
        .S({\Count_DP[0]_i_3__5_n_0 ,\Count_DP[0]_i_4__5_n_0 ,\Count_DP[0]_i_5__5_n_0 ,\Count_DP[0]_i_6__4_n_0 }));
  FDCE \Count_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[8]_i_1__5_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [10]));
  FDCE \Count_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[8]_i_1__5_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [11]));
  FDCE \Count_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[12]_i_1__5_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [12]));
  CARRY4 \Count_DP_reg[12]_i_1__5 
       (.CI(\Count_DP_reg[8]_i_1__5_n_0 ),
        .CO({\Count_DP_reg[12]_i_1__5_n_0 ,\Count_DP_reg[12]_i_1__5_n_1 ,\Count_DP_reg[12]_i_1__5_n_2 ,\Count_DP_reg[12]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[12]_i_1__5_n_4 ,\Count_DP_reg[12]_i_1__5_n_5 ,\Count_DP_reg[12]_i_1__5_n_6 ,\Count_DP_reg[12]_i_1__5_n_7 }),
        .S({\Count_DP[12]_i_2__5_n_0 ,\Count_DP[12]_i_3__5_n_0 ,\Count_DP[12]_i_4__5_n_0 ,\Count_DP[12]_i_5__5_n_0 }));
  FDCE \Count_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[12]_i_1__5_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [13]));
  FDCE \Count_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[12]_i_1__5_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [14]));
  FDCE \Count_DP_reg[15] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[12]_i_1__5_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [15]));
  FDCE \Count_DP_reg[16] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[16]_i_1__5_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [16]));
  CARRY4 \Count_DP_reg[16]_i_1__5 
       (.CI(\Count_DP_reg[12]_i_1__5_n_0 ),
        .CO({\Count_DP_reg[16]_i_1__5_n_0 ,\Count_DP_reg[16]_i_1__5_n_1 ,\Count_DP_reg[16]_i_1__5_n_2 ,\Count_DP_reg[16]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[16]_i_1__5_n_4 ,\Count_DP_reg[16]_i_1__5_n_5 ,\Count_DP_reg[16]_i_1__5_n_6 ,\Count_DP_reg[16]_i_1__5_n_7 }),
        .S({\Count_DP[16]_i_2__5_n_0 ,\Count_DP[16]_i_3__5_n_0 ,\Count_DP[16]_i_4__5_n_0 ,\Count_DP[16]_i_5__5_n_0 }));
  FDCE \Count_DP_reg[17] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[16]_i_1__5_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [17]));
  FDCE \Count_DP_reg[18] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[16]_i_1__5_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [18]));
  FDCE \Count_DP_reg[19] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[16]_i_1__5_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [19]));
  FDCE \Count_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[0]_i_2__3_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [1]));
  FDCE \Count_DP_reg[20] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[20]_i_1__5_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [20]));
  CARRY4 \Count_DP_reg[20]_i_1__5 
       (.CI(\Count_DP_reg[16]_i_1__5_n_0 ),
        .CO({\Count_DP_reg[20]_i_1__5_n_0 ,\Count_DP_reg[20]_i_1__5_n_1 ,\Count_DP_reg[20]_i_1__5_n_2 ,\Count_DP_reg[20]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[20]_i_1__5_n_4 ,\Count_DP_reg[20]_i_1__5_n_5 ,\Count_DP_reg[20]_i_1__5_n_6 ,\Count_DP_reg[20]_i_1__5_n_7 }),
        .S({\Count_DP[20]_i_2__5_n_0 ,\Count_DP[20]_i_3__5_n_0 ,\Count_DP[20]_i_4__5_n_0 ,\Count_DP[20]_i_5__5_n_0 }));
  FDCE \Count_DP_reg[21] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[20]_i_1__5_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [21]));
  FDCE \Count_DP_reg[22] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[20]_i_1__5_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [22]));
  FDCE \Count_DP_reg[23] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[20]_i_1__5_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [23]));
  FDCE \Count_DP_reg[24] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[24]_i_1__5_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [24]));
  CARRY4 \Count_DP_reg[24]_i_1__5 
       (.CI(\Count_DP_reg[20]_i_1__5_n_0 ),
        .CO({\Count_DP_reg[24]_i_1__5_n_0 ,\Count_DP_reg[24]_i_1__5_n_1 ,\Count_DP_reg[24]_i_1__5_n_2 ,\Count_DP_reg[24]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[24]_i_1__5_n_4 ,\Count_DP_reg[24]_i_1__5_n_5 ,\Count_DP_reg[24]_i_1__5_n_6 ,\Count_DP_reg[24]_i_1__5_n_7 }),
        .S({\Count_DP[24]_i_2__5_n_0 ,\Count_DP[24]_i_3__5_n_0 ,\Count_DP[24]_i_4__5_n_0 ,\Count_DP[24]_i_5__5_n_0 }));
  FDCE \Count_DP_reg[25] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[24]_i_1__5_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [25]));
  FDCE \Count_DP_reg[26] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[24]_i_1__5_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [26]));
  FDCE \Count_DP_reg[27] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[24]_i_1__5_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [27]));
  FDCE \Count_DP_reg[28] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[28]_i_1__5_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [28]));
  CARRY4 \Count_DP_reg[28]_i_1__5 
       (.CI(\Count_DP_reg[24]_i_1__5_n_0 ),
        .CO({\Count_DP_reg[28]_i_1__5_n_0 ,\Count_DP_reg[28]_i_1__5_n_1 ,\Count_DP_reg[28]_i_1__5_n_2 ,\Count_DP_reg[28]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[28]_i_1__5_n_4 ,\Count_DP_reg[28]_i_1__5_n_5 ,\Count_DP_reg[28]_i_1__5_n_6 ,\Count_DP_reg[28]_i_1__5_n_7 }),
        .S({\Count_DP[28]_i_2__5_n_0 ,\Count_DP[28]_i_3__5_n_0 ,\Count_DP[28]_i_4__5_n_0 ,\Count_DP[28]_i_5__5_n_0 }));
  FDCE \Count_DP_reg[29] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[28]_i_1__5_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [29]));
  FDCE \Count_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[0]_i_2__3_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [2]));
  FDCE \Count_DP_reg[30] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[28]_i_1__5_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [30]));
  FDCE \Count_DP_reg[31] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[28]_i_1__5_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [31]));
  FDCE \Count_DP_reg[32] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[32]_i_1__5_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [32]));
  CARRY4 \Count_DP_reg[32]_i_1__5 
       (.CI(\Count_DP_reg[28]_i_1__5_n_0 ),
        .CO({\Count_DP_reg[32]_i_1__5_n_0 ,\Count_DP_reg[32]_i_1__5_n_1 ,\Count_DP_reg[32]_i_1__5_n_2 ,\Count_DP_reg[32]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[32]_i_1__5_n_4 ,\Count_DP_reg[32]_i_1__5_n_5 ,\Count_DP_reg[32]_i_1__5_n_6 ,\Count_DP_reg[32]_i_1__5_n_7 }),
        .S({\Count_DP[32]_i_2__5_n_0 ,\Count_DP[32]_i_3__5_n_0 ,\Count_DP[32]_i_4__5_n_0 ,\Count_DP[32]_i_5__5_n_0 }));
  FDCE \Count_DP_reg[33] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[32]_i_1__5_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [33]));
  FDCE \Count_DP_reg[34] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[32]_i_1__5_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [34]));
  FDCE \Count_DP_reg[35] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[32]_i_1__5_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [35]));
  FDCE \Count_DP_reg[36] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[36]_i_1__5_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [36]));
  CARRY4 \Count_DP_reg[36]_i_1__5 
       (.CI(\Count_DP_reg[32]_i_1__5_n_0 ),
        .CO({\NLW_Count_DP_reg[36]_i_1__5_CO_UNCONNECTED [3],\Count_DP_reg[36]_i_1__5_n_1 ,\Count_DP_reg[36]_i_1__5_n_2 ,\Count_DP_reg[36]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[36]_i_1__5_n_4 ,\Count_DP_reg[36]_i_1__5_n_5 ,\Count_DP_reg[36]_i_1__5_n_6 ,\Count_DP_reg[36]_i_1__5_n_7 }),
        .S({\Count_DP[36]_i_2__5_n_0 ,\Count_DP[36]_i_3__5_n_0 ,\Count_DP[36]_i_4__5_n_0 ,\Count_DP[36]_i_5__5_n_0 }));
  FDCE \Count_DP_reg[37] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[36]_i_1__5_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [37]));
  FDCE \Count_DP_reg[38] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[36]_i_1__5_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [38]));
  FDCE \Count_DP_reg[39] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[36]_i_1__5_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [39]));
  FDCE \Count_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[0]_i_2__3_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [3]));
  FDCE \Count_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[4]_i_1__5_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [4]));
  CARRY4 \Count_DP_reg[4]_i_1__5 
       (.CI(\Count_DP_reg[0]_i_2__3_n_0 ),
        .CO({\Count_DP_reg[4]_i_1__5_n_0 ,\Count_DP_reg[4]_i_1__5_n_1 ,\Count_DP_reg[4]_i_1__5_n_2 ,\Count_DP_reg[4]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[4]_i_1__5_n_4 ,\Count_DP_reg[4]_i_1__5_n_5 ,\Count_DP_reg[4]_i_1__5_n_6 ,\Count_DP_reg[4]_i_1__5_n_7 }),
        .S({\Count_DP[4]_i_2__5_n_0 ,\Count_DP[4]_i_3__5_n_0 ,\Count_DP[4]_i_4__5_n_0 ,\Count_DP[4]_i_5__5_n_0 }));
  FDCE \Count_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[4]_i_1__5_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [5]));
  FDCE \Count_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[4]_i_1__5_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [6]));
  FDCE \Count_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[4]_i_1__5_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [7]));
  FDCE \Count_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[8]_i_1__5_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [8]));
  CARRY4 \Count_DP_reg[8]_i_1__5 
       (.CI(\Count_DP_reg[4]_i_1__5_n_0 ),
        .CO({\Count_DP_reg[8]_i_1__5_n_0 ,\Count_DP_reg[8]_i_1__5_n_1 ,\Count_DP_reg[8]_i_1__5_n_2 ,\Count_DP_reg[8]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[8]_i_1__5_n_4 ,\Count_DP_reg[8]_i_1__5_n_5 ,\Count_DP_reg[8]_i_1__5_n_6 ,\Count_DP_reg[8]_i_1__5_n_7 }),
        .S({\Count_DP[8]_i_2__5_n_0 ,\Count_DP[8]_i_3__5_n_0 ,\Count_DP[8]_i_4__5_n_0 ,\Count_DP[8]_i_5__5_n_0 }));
  FDCE \Count_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[8]_i_1__5_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] [9]));
endmodule

(* ORIG_REF_NAME = "Counter" *) 
module brd_testAERDVSSM_0_0_Counter_22
   (\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] ,
    \Output_SO_reg[0] ,
    LogicClk_CI,
    AR,
    SyncSignalSyncFF_S_reg_rep__7,
    \DVSAERConfigReg_D_reg[Run_S] );
  output [39:0]\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] ;
  input \Output_SO_reg[0] ;
  input LogicClk_CI;
  input [0:0]AR;
  input [0:0]SyncSignalSyncFF_S_reg_rep__7;
  input \DVSAERConfigReg_D_reg[Run_S] ;

  wire [0:0]AR;
  wire \Count_DP[0]_i_3__3_n_0 ;
  wire \Count_DP[0]_i_4__3_n_0 ;
  wire \Count_DP[0]_i_5__3_n_0 ;
  wire \Count_DP[0]_i_6__2_n_0 ;
  wire \Count_DP[12]_i_2__3_n_0 ;
  wire \Count_DP[12]_i_3__3_n_0 ;
  wire \Count_DP[12]_i_4__3_n_0 ;
  wire \Count_DP[12]_i_5__3_n_0 ;
  wire \Count_DP[16]_i_2__3_n_0 ;
  wire \Count_DP[16]_i_3__3_n_0 ;
  wire \Count_DP[16]_i_4__3_n_0 ;
  wire \Count_DP[16]_i_5__3_n_0 ;
  wire \Count_DP[20]_i_2__3_n_0 ;
  wire \Count_DP[20]_i_3__3_n_0 ;
  wire \Count_DP[20]_i_4__3_n_0 ;
  wire \Count_DP[20]_i_5__3_n_0 ;
  wire \Count_DP[24]_i_2__3_n_0 ;
  wire \Count_DP[24]_i_3__3_n_0 ;
  wire \Count_DP[24]_i_4__3_n_0 ;
  wire \Count_DP[24]_i_5__3_n_0 ;
  wire \Count_DP[28]_i_2__3_n_0 ;
  wire \Count_DP[28]_i_3__3_n_0 ;
  wire \Count_DP[28]_i_4__3_n_0 ;
  wire \Count_DP[28]_i_5__3_n_0 ;
  wire \Count_DP[32]_i_2__3_n_0 ;
  wire \Count_DP[32]_i_3__3_n_0 ;
  wire \Count_DP[32]_i_4__3_n_0 ;
  wire \Count_DP[32]_i_5__3_n_0 ;
  wire \Count_DP[36]_i_2__3_n_0 ;
  wire \Count_DP[36]_i_3__3_n_0 ;
  wire \Count_DP[36]_i_4__3_n_0 ;
  wire \Count_DP[36]_i_5__3_n_0 ;
  wire \Count_DP[4]_i_2__3_n_0 ;
  wire \Count_DP[4]_i_3__3_n_0 ;
  wire \Count_DP[4]_i_4__3_n_0 ;
  wire \Count_DP[4]_i_5__3_n_0 ;
  wire \Count_DP[8]_i_2__3_n_0 ;
  wire \Count_DP[8]_i_3__3_n_0 ;
  wire \Count_DP[8]_i_4__3_n_0 ;
  wire \Count_DP[8]_i_5__3_n_0 ;
  wire \Count_DP_reg[0]_i_2__1_n_0 ;
  wire \Count_DP_reg[0]_i_2__1_n_1 ;
  wire \Count_DP_reg[0]_i_2__1_n_2 ;
  wire \Count_DP_reg[0]_i_2__1_n_3 ;
  wire \Count_DP_reg[0]_i_2__1_n_4 ;
  wire \Count_DP_reg[0]_i_2__1_n_5 ;
  wire \Count_DP_reg[0]_i_2__1_n_6 ;
  wire \Count_DP_reg[0]_i_2__1_n_7 ;
  wire \Count_DP_reg[12]_i_1__3_n_0 ;
  wire \Count_DP_reg[12]_i_1__3_n_1 ;
  wire \Count_DP_reg[12]_i_1__3_n_2 ;
  wire \Count_DP_reg[12]_i_1__3_n_3 ;
  wire \Count_DP_reg[12]_i_1__3_n_4 ;
  wire \Count_DP_reg[12]_i_1__3_n_5 ;
  wire \Count_DP_reg[12]_i_1__3_n_6 ;
  wire \Count_DP_reg[12]_i_1__3_n_7 ;
  wire \Count_DP_reg[16]_i_1__3_n_0 ;
  wire \Count_DP_reg[16]_i_1__3_n_1 ;
  wire \Count_DP_reg[16]_i_1__3_n_2 ;
  wire \Count_DP_reg[16]_i_1__3_n_3 ;
  wire \Count_DP_reg[16]_i_1__3_n_4 ;
  wire \Count_DP_reg[16]_i_1__3_n_5 ;
  wire \Count_DP_reg[16]_i_1__3_n_6 ;
  wire \Count_DP_reg[16]_i_1__3_n_7 ;
  wire \Count_DP_reg[20]_i_1__3_n_0 ;
  wire \Count_DP_reg[20]_i_1__3_n_1 ;
  wire \Count_DP_reg[20]_i_1__3_n_2 ;
  wire \Count_DP_reg[20]_i_1__3_n_3 ;
  wire \Count_DP_reg[20]_i_1__3_n_4 ;
  wire \Count_DP_reg[20]_i_1__3_n_5 ;
  wire \Count_DP_reg[20]_i_1__3_n_6 ;
  wire \Count_DP_reg[20]_i_1__3_n_7 ;
  wire \Count_DP_reg[24]_i_1__3_n_0 ;
  wire \Count_DP_reg[24]_i_1__3_n_1 ;
  wire \Count_DP_reg[24]_i_1__3_n_2 ;
  wire \Count_DP_reg[24]_i_1__3_n_3 ;
  wire \Count_DP_reg[24]_i_1__3_n_4 ;
  wire \Count_DP_reg[24]_i_1__3_n_5 ;
  wire \Count_DP_reg[24]_i_1__3_n_6 ;
  wire \Count_DP_reg[24]_i_1__3_n_7 ;
  wire \Count_DP_reg[28]_i_1__3_n_0 ;
  wire \Count_DP_reg[28]_i_1__3_n_1 ;
  wire \Count_DP_reg[28]_i_1__3_n_2 ;
  wire \Count_DP_reg[28]_i_1__3_n_3 ;
  wire \Count_DP_reg[28]_i_1__3_n_4 ;
  wire \Count_DP_reg[28]_i_1__3_n_5 ;
  wire \Count_DP_reg[28]_i_1__3_n_6 ;
  wire \Count_DP_reg[28]_i_1__3_n_7 ;
  wire \Count_DP_reg[32]_i_1__3_n_0 ;
  wire \Count_DP_reg[32]_i_1__3_n_1 ;
  wire \Count_DP_reg[32]_i_1__3_n_2 ;
  wire \Count_DP_reg[32]_i_1__3_n_3 ;
  wire \Count_DP_reg[32]_i_1__3_n_4 ;
  wire \Count_DP_reg[32]_i_1__3_n_5 ;
  wire \Count_DP_reg[32]_i_1__3_n_6 ;
  wire \Count_DP_reg[32]_i_1__3_n_7 ;
  wire \Count_DP_reg[36]_i_1__3_n_1 ;
  wire \Count_DP_reg[36]_i_1__3_n_2 ;
  wire \Count_DP_reg[36]_i_1__3_n_3 ;
  wire \Count_DP_reg[36]_i_1__3_n_4 ;
  wire \Count_DP_reg[36]_i_1__3_n_5 ;
  wire \Count_DP_reg[36]_i_1__3_n_6 ;
  wire \Count_DP_reg[36]_i_1__3_n_7 ;
  wire \Count_DP_reg[4]_i_1__3_n_0 ;
  wire \Count_DP_reg[4]_i_1__3_n_1 ;
  wire \Count_DP_reg[4]_i_1__3_n_2 ;
  wire \Count_DP_reg[4]_i_1__3_n_3 ;
  wire \Count_DP_reg[4]_i_1__3_n_4 ;
  wire \Count_DP_reg[4]_i_1__3_n_5 ;
  wire \Count_DP_reg[4]_i_1__3_n_6 ;
  wire \Count_DP_reg[4]_i_1__3_n_7 ;
  wire \Count_DP_reg[8]_i_1__3_n_0 ;
  wire \Count_DP_reg[8]_i_1__3_n_1 ;
  wire \Count_DP_reg[8]_i_1__3_n_2 ;
  wire \Count_DP_reg[8]_i_1__3_n_3 ;
  wire \Count_DP_reg[8]_i_1__3_n_4 ;
  wire \Count_DP_reg[8]_i_1__3_n_5 ;
  wire \Count_DP_reg[8]_i_1__3_n_6 ;
  wire \Count_DP_reg[8]_i_1__3_n_7 ;
  wire [39:0]\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] ;
  wire \DVSAERConfigReg_D_reg[Run_S] ;
  wire LogicClk_CI;
  wire \Output_SO_reg[0] ;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__7;
  wire [3:3]\NLW_Count_DP_reg[36]_i_1__3_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_3__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [3]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[0]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_4__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [2]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[0]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_5__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [1]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[0]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \Count_DP[0]_i_6__2 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [0]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[0]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_2__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [15]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[12]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_3__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [14]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[12]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_4__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [13]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[12]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_5__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [12]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[12]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_2__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [19]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[16]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_3__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [18]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[16]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_4__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [17]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[16]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_5__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [16]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[16]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_2__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [23]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[20]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_3__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [22]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[20]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_4__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [21]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[20]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_5__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [20]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[20]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_2__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [27]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[24]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_3__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [26]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[24]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_4__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [25]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[24]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_5__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [24]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[24]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_2__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [31]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[28]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_3__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [30]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[28]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_4__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [29]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[28]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_5__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [28]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[28]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_2__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [35]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[32]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_3__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [34]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[32]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_4__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [33]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[32]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_5__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [32]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[32]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_2__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [39]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[36]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_3__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [38]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[36]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_4__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [37]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[36]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_5__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [36]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[36]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_2__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [7]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[4]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_3__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [6]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[4]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_4__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [5]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[4]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_5__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [4]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[4]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_2__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [11]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[8]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_3__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [10]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[8]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_4__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [9]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[8]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_5__3 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [8]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[8]_i_5__3_n_0 ));
  FDCE \Count_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR),
        .D(\Count_DP_reg[0]_i_2__1_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [0]));
  CARRY4 \Count_DP_reg[0]_i_2__1 
       (.CI(1'b0),
        .CO({\Count_DP_reg[0]_i_2__1_n_0 ,\Count_DP_reg[0]_i_2__1_n_1 ,\Count_DP_reg[0]_i_2__1_n_2 ,\Count_DP_reg[0]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\DVSAERConfigReg_D_reg[Run_S] }),
        .O({\Count_DP_reg[0]_i_2__1_n_4 ,\Count_DP_reg[0]_i_2__1_n_5 ,\Count_DP_reg[0]_i_2__1_n_6 ,\Count_DP_reg[0]_i_2__1_n_7 }),
        .S({\Count_DP[0]_i_3__3_n_0 ,\Count_DP[0]_i_4__3_n_0 ,\Count_DP[0]_i_5__3_n_0 ,\Count_DP[0]_i_6__2_n_0 }));
  FDCE \Count_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[8]_i_1__3_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [10]));
  FDCE \Count_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[8]_i_1__3_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [11]));
  FDCE \Count_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[12]_i_1__3_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [12]));
  CARRY4 \Count_DP_reg[12]_i_1__3 
       (.CI(\Count_DP_reg[8]_i_1__3_n_0 ),
        .CO({\Count_DP_reg[12]_i_1__3_n_0 ,\Count_DP_reg[12]_i_1__3_n_1 ,\Count_DP_reg[12]_i_1__3_n_2 ,\Count_DP_reg[12]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[12]_i_1__3_n_4 ,\Count_DP_reg[12]_i_1__3_n_5 ,\Count_DP_reg[12]_i_1__3_n_6 ,\Count_DP_reg[12]_i_1__3_n_7 }),
        .S({\Count_DP[12]_i_2__3_n_0 ,\Count_DP[12]_i_3__3_n_0 ,\Count_DP[12]_i_4__3_n_0 ,\Count_DP[12]_i_5__3_n_0 }));
  FDCE \Count_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[12]_i_1__3_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [13]));
  FDCE \Count_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR),
        .D(\Count_DP_reg[12]_i_1__3_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [14]));
  FDCE \Count_DP_reg[15] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR),
        .D(\Count_DP_reg[12]_i_1__3_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [15]));
  FDCE \Count_DP_reg[16] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR),
        .D(\Count_DP_reg[16]_i_1__3_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [16]));
  CARRY4 \Count_DP_reg[16]_i_1__3 
       (.CI(\Count_DP_reg[12]_i_1__3_n_0 ),
        .CO({\Count_DP_reg[16]_i_1__3_n_0 ,\Count_DP_reg[16]_i_1__3_n_1 ,\Count_DP_reg[16]_i_1__3_n_2 ,\Count_DP_reg[16]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[16]_i_1__3_n_4 ,\Count_DP_reg[16]_i_1__3_n_5 ,\Count_DP_reg[16]_i_1__3_n_6 ,\Count_DP_reg[16]_i_1__3_n_7 }),
        .S({\Count_DP[16]_i_2__3_n_0 ,\Count_DP[16]_i_3__3_n_0 ,\Count_DP[16]_i_4__3_n_0 ,\Count_DP[16]_i_5__3_n_0 }));
  FDCE \Count_DP_reg[17] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR),
        .D(\Count_DP_reg[16]_i_1__3_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [17]));
  FDCE \Count_DP_reg[18] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR),
        .D(\Count_DP_reg[16]_i_1__3_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [18]));
  FDCE \Count_DP_reg[19] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR),
        .D(\Count_DP_reg[16]_i_1__3_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [19]));
  FDCE \Count_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[0]_i_2__1_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [1]));
  FDCE \Count_DP_reg[20] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR),
        .D(\Count_DP_reg[20]_i_1__3_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [20]));
  CARRY4 \Count_DP_reg[20]_i_1__3 
       (.CI(\Count_DP_reg[16]_i_1__3_n_0 ),
        .CO({\Count_DP_reg[20]_i_1__3_n_0 ,\Count_DP_reg[20]_i_1__3_n_1 ,\Count_DP_reg[20]_i_1__3_n_2 ,\Count_DP_reg[20]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[20]_i_1__3_n_4 ,\Count_DP_reg[20]_i_1__3_n_5 ,\Count_DP_reg[20]_i_1__3_n_6 ,\Count_DP_reg[20]_i_1__3_n_7 }),
        .S({\Count_DP[20]_i_2__3_n_0 ,\Count_DP[20]_i_3__3_n_0 ,\Count_DP[20]_i_4__3_n_0 ,\Count_DP[20]_i_5__3_n_0 }));
  FDCE \Count_DP_reg[21] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR),
        .D(\Count_DP_reg[20]_i_1__3_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [21]));
  FDCE \Count_DP_reg[22] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR),
        .D(\Count_DP_reg[20]_i_1__3_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [22]));
  FDCE \Count_DP_reg[23] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR),
        .D(\Count_DP_reg[20]_i_1__3_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [23]));
  FDCE \Count_DP_reg[24] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR),
        .D(\Count_DP_reg[24]_i_1__3_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [24]));
  CARRY4 \Count_DP_reg[24]_i_1__3 
       (.CI(\Count_DP_reg[20]_i_1__3_n_0 ),
        .CO({\Count_DP_reg[24]_i_1__3_n_0 ,\Count_DP_reg[24]_i_1__3_n_1 ,\Count_DP_reg[24]_i_1__3_n_2 ,\Count_DP_reg[24]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[24]_i_1__3_n_4 ,\Count_DP_reg[24]_i_1__3_n_5 ,\Count_DP_reg[24]_i_1__3_n_6 ,\Count_DP_reg[24]_i_1__3_n_7 }),
        .S({\Count_DP[24]_i_2__3_n_0 ,\Count_DP[24]_i_3__3_n_0 ,\Count_DP[24]_i_4__3_n_0 ,\Count_DP[24]_i_5__3_n_0 }));
  FDCE \Count_DP_reg[25] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR),
        .D(\Count_DP_reg[24]_i_1__3_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [25]));
  FDCE \Count_DP_reg[26] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR),
        .D(\Count_DP_reg[24]_i_1__3_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [26]));
  FDCE \Count_DP_reg[27] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR),
        .D(\Count_DP_reg[24]_i_1__3_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [27]));
  FDCE \Count_DP_reg[28] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR),
        .D(\Count_DP_reg[28]_i_1__3_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [28]));
  CARRY4 \Count_DP_reg[28]_i_1__3 
       (.CI(\Count_DP_reg[24]_i_1__3_n_0 ),
        .CO({\Count_DP_reg[28]_i_1__3_n_0 ,\Count_DP_reg[28]_i_1__3_n_1 ,\Count_DP_reg[28]_i_1__3_n_2 ,\Count_DP_reg[28]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[28]_i_1__3_n_4 ,\Count_DP_reg[28]_i_1__3_n_5 ,\Count_DP_reg[28]_i_1__3_n_6 ,\Count_DP_reg[28]_i_1__3_n_7 }),
        .S({\Count_DP[28]_i_2__3_n_0 ,\Count_DP[28]_i_3__3_n_0 ,\Count_DP[28]_i_4__3_n_0 ,\Count_DP[28]_i_5__3_n_0 }));
  FDCE \Count_DP_reg[29] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR),
        .D(\Count_DP_reg[28]_i_1__3_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [29]));
  FDCE \Count_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[0]_i_2__1_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [2]));
  FDCE \Count_DP_reg[30] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR),
        .D(\Count_DP_reg[28]_i_1__3_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [30]));
  FDCE \Count_DP_reg[31] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR),
        .D(\Count_DP_reg[28]_i_1__3_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [31]));
  FDCE \Count_DP_reg[32] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[32]_i_1__3_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [32]));
  CARRY4 \Count_DP_reg[32]_i_1__3 
       (.CI(\Count_DP_reg[28]_i_1__3_n_0 ),
        .CO({\Count_DP_reg[32]_i_1__3_n_0 ,\Count_DP_reg[32]_i_1__3_n_1 ,\Count_DP_reg[32]_i_1__3_n_2 ,\Count_DP_reg[32]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[32]_i_1__3_n_4 ,\Count_DP_reg[32]_i_1__3_n_5 ,\Count_DP_reg[32]_i_1__3_n_6 ,\Count_DP_reg[32]_i_1__3_n_7 }),
        .S({\Count_DP[32]_i_2__3_n_0 ,\Count_DP[32]_i_3__3_n_0 ,\Count_DP[32]_i_4__3_n_0 ,\Count_DP[32]_i_5__3_n_0 }));
  FDCE \Count_DP_reg[33] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[32]_i_1__3_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [33]));
  FDCE \Count_DP_reg[34] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[32]_i_1__3_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [34]));
  FDCE \Count_DP_reg[35] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[32]_i_1__3_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [35]));
  FDCE \Count_DP_reg[36] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[36]_i_1__3_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [36]));
  CARRY4 \Count_DP_reg[36]_i_1__3 
       (.CI(\Count_DP_reg[32]_i_1__3_n_0 ),
        .CO({\NLW_Count_DP_reg[36]_i_1__3_CO_UNCONNECTED [3],\Count_DP_reg[36]_i_1__3_n_1 ,\Count_DP_reg[36]_i_1__3_n_2 ,\Count_DP_reg[36]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[36]_i_1__3_n_4 ,\Count_DP_reg[36]_i_1__3_n_5 ,\Count_DP_reg[36]_i_1__3_n_6 ,\Count_DP_reg[36]_i_1__3_n_7 }),
        .S({\Count_DP[36]_i_2__3_n_0 ,\Count_DP[36]_i_3__3_n_0 ,\Count_DP[36]_i_4__3_n_0 ,\Count_DP[36]_i_5__3_n_0 }));
  FDCE \Count_DP_reg[37] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[36]_i_1__3_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [37]));
  FDCE \Count_DP_reg[38] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[36]_i_1__3_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [38]));
  FDCE \Count_DP_reg[39] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[36]_i_1__3_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [39]));
  FDCE \Count_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[0]_i_2__1_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [3]));
  FDCE \Count_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[4]_i_1__3_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [4]));
  CARRY4 \Count_DP_reg[4]_i_1__3 
       (.CI(\Count_DP_reg[0]_i_2__1_n_0 ),
        .CO({\Count_DP_reg[4]_i_1__3_n_0 ,\Count_DP_reg[4]_i_1__3_n_1 ,\Count_DP_reg[4]_i_1__3_n_2 ,\Count_DP_reg[4]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[4]_i_1__3_n_4 ,\Count_DP_reg[4]_i_1__3_n_5 ,\Count_DP_reg[4]_i_1__3_n_6 ,\Count_DP_reg[4]_i_1__3_n_7 }),
        .S({\Count_DP[4]_i_2__3_n_0 ,\Count_DP[4]_i_3__3_n_0 ,\Count_DP[4]_i_4__3_n_0 ,\Count_DP[4]_i_5__3_n_0 }));
  FDCE \Count_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[4]_i_1__3_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [5]));
  FDCE \Count_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[4]_i_1__3_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [6]));
  FDCE \Count_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[4]_i_1__3_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [7]));
  FDCE \Count_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[8]_i_1__3_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [8]));
  CARRY4 \Count_DP_reg[8]_i_1__3 
       (.CI(\Count_DP_reg[4]_i_1__3_n_0 ),
        .CO({\Count_DP_reg[8]_i_1__3_n_0 ,\Count_DP_reg[8]_i_1__3_n_1 ,\Count_DP_reg[8]_i_1__3_n_2 ,\Count_DP_reg[8]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[8]_i_1__3_n_4 ,\Count_DP_reg[8]_i_1__3_n_5 ,\Count_DP_reg[8]_i_1__3_n_6 ,\Count_DP_reg[8]_i_1__3_n_7 }),
        .S({\Count_DP[8]_i_2__3_n_0 ,\Count_DP[8]_i_3__3_n_0 ,\Count_DP[8]_i_4__3_n_0 ,\Count_DP[8]_i_5__3_n_0 }));
  FDCE \Count_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__7),
        .D(\Count_DP_reg[8]_i_1__3_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] [9]));
endmodule

(* ORIG_REF_NAME = "Counter" *) 
module brd_testAERDVSSM_0_0_Counter_24
   (\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] ,
    \Output_SO_reg[0] ,
    LogicClk_CI,
    AR,
    \DVSAERConfigReg_D_reg[Run_S] );
  output [39:0]\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] ;
  input \Output_SO_reg[0] ;
  input LogicClk_CI;
  input [2:0]AR;
  input \DVSAERConfigReg_D_reg[Run_S] ;

  wire [2:0]AR;
  wire \Count_DP[0]_i_3__6_n_0 ;
  wire \Count_DP[0]_i_4__6_n_0 ;
  wire \Count_DP[0]_i_5__6_n_0 ;
  wire \Count_DP[0]_i_6__5_n_0 ;
  wire \Count_DP[12]_i_2__6_n_0 ;
  wire \Count_DP[12]_i_3__6_n_0 ;
  wire \Count_DP[12]_i_4__6_n_0 ;
  wire \Count_DP[12]_i_5__6_n_0 ;
  wire \Count_DP[16]_i_2__6_n_0 ;
  wire \Count_DP[16]_i_3__6_n_0 ;
  wire \Count_DP[16]_i_4__6_n_0 ;
  wire \Count_DP[16]_i_5__6_n_0 ;
  wire \Count_DP[20]_i_2__6_n_0 ;
  wire \Count_DP[20]_i_3__6_n_0 ;
  wire \Count_DP[20]_i_4__6_n_0 ;
  wire \Count_DP[20]_i_5__6_n_0 ;
  wire \Count_DP[24]_i_2__6_n_0 ;
  wire \Count_DP[24]_i_3__6_n_0 ;
  wire \Count_DP[24]_i_4__6_n_0 ;
  wire \Count_DP[24]_i_5__6_n_0 ;
  wire \Count_DP[28]_i_2__6_n_0 ;
  wire \Count_DP[28]_i_3__6_n_0 ;
  wire \Count_DP[28]_i_4__6_n_0 ;
  wire \Count_DP[28]_i_5__6_n_0 ;
  wire \Count_DP[32]_i_2__6_n_0 ;
  wire \Count_DP[32]_i_3__6_n_0 ;
  wire \Count_DP[32]_i_4__6_n_0 ;
  wire \Count_DP[32]_i_5__6_n_0 ;
  wire \Count_DP[36]_i_2__6_n_0 ;
  wire \Count_DP[36]_i_3__6_n_0 ;
  wire \Count_DP[36]_i_4__6_n_0 ;
  wire \Count_DP[36]_i_5__6_n_0 ;
  wire \Count_DP[4]_i_2__6_n_0 ;
  wire \Count_DP[4]_i_3__6_n_0 ;
  wire \Count_DP[4]_i_4__6_n_0 ;
  wire \Count_DP[4]_i_5__6_n_0 ;
  wire \Count_DP[8]_i_2__6_n_0 ;
  wire \Count_DP[8]_i_3__6_n_0 ;
  wire \Count_DP[8]_i_4__6_n_0 ;
  wire \Count_DP[8]_i_5__6_n_0 ;
  wire \Count_DP_reg[0]_i_2__4_n_0 ;
  wire \Count_DP_reg[0]_i_2__4_n_1 ;
  wire \Count_DP_reg[0]_i_2__4_n_2 ;
  wire \Count_DP_reg[0]_i_2__4_n_3 ;
  wire \Count_DP_reg[0]_i_2__4_n_4 ;
  wire \Count_DP_reg[0]_i_2__4_n_5 ;
  wire \Count_DP_reg[0]_i_2__4_n_6 ;
  wire \Count_DP_reg[0]_i_2__4_n_7 ;
  wire \Count_DP_reg[12]_i_1__6_n_0 ;
  wire \Count_DP_reg[12]_i_1__6_n_1 ;
  wire \Count_DP_reg[12]_i_1__6_n_2 ;
  wire \Count_DP_reg[12]_i_1__6_n_3 ;
  wire \Count_DP_reg[12]_i_1__6_n_4 ;
  wire \Count_DP_reg[12]_i_1__6_n_5 ;
  wire \Count_DP_reg[12]_i_1__6_n_6 ;
  wire \Count_DP_reg[12]_i_1__6_n_7 ;
  wire \Count_DP_reg[16]_i_1__6_n_0 ;
  wire \Count_DP_reg[16]_i_1__6_n_1 ;
  wire \Count_DP_reg[16]_i_1__6_n_2 ;
  wire \Count_DP_reg[16]_i_1__6_n_3 ;
  wire \Count_DP_reg[16]_i_1__6_n_4 ;
  wire \Count_DP_reg[16]_i_1__6_n_5 ;
  wire \Count_DP_reg[16]_i_1__6_n_6 ;
  wire \Count_DP_reg[16]_i_1__6_n_7 ;
  wire \Count_DP_reg[20]_i_1__6_n_0 ;
  wire \Count_DP_reg[20]_i_1__6_n_1 ;
  wire \Count_DP_reg[20]_i_1__6_n_2 ;
  wire \Count_DP_reg[20]_i_1__6_n_3 ;
  wire \Count_DP_reg[20]_i_1__6_n_4 ;
  wire \Count_DP_reg[20]_i_1__6_n_5 ;
  wire \Count_DP_reg[20]_i_1__6_n_6 ;
  wire \Count_DP_reg[20]_i_1__6_n_7 ;
  wire \Count_DP_reg[24]_i_1__6_n_0 ;
  wire \Count_DP_reg[24]_i_1__6_n_1 ;
  wire \Count_DP_reg[24]_i_1__6_n_2 ;
  wire \Count_DP_reg[24]_i_1__6_n_3 ;
  wire \Count_DP_reg[24]_i_1__6_n_4 ;
  wire \Count_DP_reg[24]_i_1__6_n_5 ;
  wire \Count_DP_reg[24]_i_1__6_n_6 ;
  wire \Count_DP_reg[24]_i_1__6_n_7 ;
  wire \Count_DP_reg[28]_i_1__6_n_0 ;
  wire \Count_DP_reg[28]_i_1__6_n_1 ;
  wire \Count_DP_reg[28]_i_1__6_n_2 ;
  wire \Count_DP_reg[28]_i_1__6_n_3 ;
  wire \Count_DP_reg[28]_i_1__6_n_4 ;
  wire \Count_DP_reg[28]_i_1__6_n_5 ;
  wire \Count_DP_reg[28]_i_1__6_n_6 ;
  wire \Count_DP_reg[28]_i_1__6_n_7 ;
  wire \Count_DP_reg[32]_i_1__6_n_0 ;
  wire \Count_DP_reg[32]_i_1__6_n_1 ;
  wire \Count_DP_reg[32]_i_1__6_n_2 ;
  wire \Count_DP_reg[32]_i_1__6_n_3 ;
  wire \Count_DP_reg[32]_i_1__6_n_4 ;
  wire \Count_DP_reg[32]_i_1__6_n_5 ;
  wire \Count_DP_reg[32]_i_1__6_n_6 ;
  wire \Count_DP_reg[32]_i_1__6_n_7 ;
  wire \Count_DP_reg[36]_i_1__6_n_1 ;
  wire \Count_DP_reg[36]_i_1__6_n_2 ;
  wire \Count_DP_reg[36]_i_1__6_n_3 ;
  wire \Count_DP_reg[36]_i_1__6_n_4 ;
  wire \Count_DP_reg[36]_i_1__6_n_5 ;
  wire \Count_DP_reg[36]_i_1__6_n_6 ;
  wire \Count_DP_reg[36]_i_1__6_n_7 ;
  wire \Count_DP_reg[4]_i_1__6_n_0 ;
  wire \Count_DP_reg[4]_i_1__6_n_1 ;
  wire \Count_DP_reg[4]_i_1__6_n_2 ;
  wire \Count_DP_reg[4]_i_1__6_n_3 ;
  wire \Count_DP_reg[4]_i_1__6_n_4 ;
  wire \Count_DP_reg[4]_i_1__6_n_5 ;
  wire \Count_DP_reg[4]_i_1__6_n_6 ;
  wire \Count_DP_reg[4]_i_1__6_n_7 ;
  wire \Count_DP_reg[8]_i_1__6_n_0 ;
  wire \Count_DP_reg[8]_i_1__6_n_1 ;
  wire \Count_DP_reg[8]_i_1__6_n_2 ;
  wire \Count_DP_reg[8]_i_1__6_n_3 ;
  wire \Count_DP_reg[8]_i_1__6_n_4 ;
  wire \Count_DP_reg[8]_i_1__6_n_5 ;
  wire \Count_DP_reg[8]_i_1__6_n_6 ;
  wire \Count_DP_reg[8]_i_1__6_n_7 ;
  wire [39:0]\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] ;
  wire \DVSAERConfigReg_D_reg[Run_S] ;
  wire LogicClk_CI;
  wire \Output_SO_reg[0] ;
  wire [3:3]\NLW_Count_DP_reg[36]_i_1__6_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_3__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [3]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[0]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_4__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [2]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[0]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_5__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [1]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[0]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \Count_DP[0]_i_6__5 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [0]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[0]_i_6__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_2__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [15]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[12]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_3__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [14]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[12]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_4__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [13]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[12]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_5__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [12]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[12]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_2__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [19]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[16]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_3__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [18]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[16]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_4__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [17]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[16]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_5__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [16]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[16]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_2__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [23]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[20]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_3__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [22]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[20]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_4__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [21]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[20]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_5__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [20]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[20]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_2__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [27]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[24]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_3__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [26]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[24]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_4__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [25]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[24]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_5__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [24]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[24]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_2__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [31]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[28]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_3__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [30]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[28]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_4__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [29]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[28]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_5__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [28]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[28]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_2__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [35]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[32]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_3__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [34]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[32]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_4__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [33]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[32]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_5__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [32]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[32]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_2__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [39]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[36]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_3__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [38]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[36]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_4__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [37]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[36]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_5__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [36]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[36]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_2__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [7]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[4]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_3__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [6]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[4]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_4__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [5]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[4]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_5__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [4]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[4]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_2__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [11]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[8]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_3__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [10]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[8]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_4__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [9]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[8]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_5__6 
       (.I0(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [8]),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[8]_i_5__6_n_0 ));
  FDCE \Count_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[0]),
        .D(\Count_DP_reg[0]_i_2__4_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [0]));
  CARRY4 \Count_DP_reg[0]_i_2__4 
       (.CI(1'b0),
        .CO({\Count_DP_reg[0]_i_2__4_n_0 ,\Count_DP_reg[0]_i_2__4_n_1 ,\Count_DP_reg[0]_i_2__4_n_2 ,\Count_DP_reg[0]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\DVSAERConfigReg_D_reg[Run_S] }),
        .O({\Count_DP_reg[0]_i_2__4_n_4 ,\Count_DP_reg[0]_i_2__4_n_5 ,\Count_DP_reg[0]_i_2__4_n_6 ,\Count_DP_reg[0]_i_2__4_n_7 }),
        .S({\Count_DP[0]_i_3__6_n_0 ,\Count_DP[0]_i_4__6_n_0 ,\Count_DP[0]_i_5__6_n_0 ,\Count_DP[0]_i_6__5_n_0 }));
  FDCE \Count_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[8]_i_1__6_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [10]));
  FDCE \Count_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[8]_i_1__6_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [11]));
  FDCE \Count_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[12]_i_1__6_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [12]));
  CARRY4 \Count_DP_reg[12]_i_1__6 
       (.CI(\Count_DP_reg[8]_i_1__6_n_0 ),
        .CO({\Count_DP_reg[12]_i_1__6_n_0 ,\Count_DP_reg[12]_i_1__6_n_1 ,\Count_DP_reg[12]_i_1__6_n_2 ,\Count_DP_reg[12]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[12]_i_1__6_n_4 ,\Count_DP_reg[12]_i_1__6_n_5 ,\Count_DP_reg[12]_i_1__6_n_6 ,\Count_DP_reg[12]_i_1__6_n_7 }),
        .S({\Count_DP[12]_i_2__6_n_0 ,\Count_DP[12]_i_3__6_n_0 ,\Count_DP[12]_i_4__6_n_0 ,\Count_DP[12]_i_5__6_n_0 }));
  FDCE \Count_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[12]_i_1__6_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [13]));
  FDCE \Count_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[12]_i_1__6_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [14]));
  FDCE \Count_DP_reg[15] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[12]_i_1__6_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [15]));
  FDCE \Count_DP_reg[16] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[16]_i_1__6_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [16]));
  CARRY4 \Count_DP_reg[16]_i_1__6 
       (.CI(\Count_DP_reg[12]_i_1__6_n_0 ),
        .CO({\Count_DP_reg[16]_i_1__6_n_0 ,\Count_DP_reg[16]_i_1__6_n_1 ,\Count_DP_reg[16]_i_1__6_n_2 ,\Count_DP_reg[16]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[16]_i_1__6_n_4 ,\Count_DP_reg[16]_i_1__6_n_5 ,\Count_DP_reg[16]_i_1__6_n_6 ,\Count_DP_reg[16]_i_1__6_n_7 }),
        .S({\Count_DP[16]_i_2__6_n_0 ,\Count_DP[16]_i_3__6_n_0 ,\Count_DP[16]_i_4__6_n_0 ,\Count_DP[16]_i_5__6_n_0 }));
  FDCE \Count_DP_reg[17] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[16]_i_1__6_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [17]));
  FDCE \Count_DP_reg[18] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[16]_i_1__6_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [18]));
  FDCE \Count_DP_reg[19] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[16]_i_1__6_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [19]));
  FDCE \Count_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[2]),
        .D(\Count_DP_reg[0]_i_2__4_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [1]));
  FDCE \Count_DP_reg[20] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[20]_i_1__6_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [20]));
  CARRY4 \Count_DP_reg[20]_i_1__6 
       (.CI(\Count_DP_reg[16]_i_1__6_n_0 ),
        .CO({\Count_DP_reg[20]_i_1__6_n_0 ,\Count_DP_reg[20]_i_1__6_n_1 ,\Count_DP_reg[20]_i_1__6_n_2 ,\Count_DP_reg[20]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[20]_i_1__6_n_4 ,\Count_DP_reg[20]_i_1__6_n_5 ,\Count_DP_reg[20]_i_1__6_n_6 ,\Count_DP_reg[20]_i_1__6_n_7 }),
        .S({\Count_DP[20]_i_2__6_n_0 ,\Count_DP[20]_i_3__6_n_0 ,\Count_DP[20]_i_4__6_n_0 ,\Count_DP[20]_i_5__6_n_0 }));
  FDCE \Count_DP_reg[21] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[20]_i_1__6_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [21]));
  FDCE \Count_DP_reg[22] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[20]_i_1__6_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [22]));
  FDCE \Count_DP_reg[23] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[20]_i_1__6_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [23]));
  FDCE \Count_DP_reg[24] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[24]_i_1__6_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [24]));
  CARRY4 \Count_DP_reg[24]_i_1__6 
       (.CI(\Count_DP_reg[20]_i_1__6_n_0 ),
        .CO({\Count_DP_reg[24]_i_1__6_n_0 ,\Count_DP_reg[24]_i_1__6_n_1 ,\Count_DP_reg[24]_i_1__6_n_2 ,\Count_DP_reg[24]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[24]_i_1__6_n_4 ,\Count_DP_reg[24]_i_1__6_n_5 ,\Count_DP_reg[24]_i_1__6_n_6 ,\Count_DP_reg[24]_i_1__6_n_7 }),
        .S({\Count_DP[24]_i_2__6_n_0 ,\Count_DP[24]_i_3__6_n_0 ,\Count_DP[24]_i_4__6_n_0 ,\Count_DP[24]_i_5__6_n_0 }));
  FDCE \Count_DP_reg[25] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[24]_i_1__6_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [25]));
  FDCE \Count_DP_reg[26] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[24]_i_1__6_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [26]));
  FDCE \Count_DP_reg[27] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[24]_i_1__6_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [27]));
  FDCE \Count_DP_reg[28] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[28]_i_1__6_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [28]));
  CARRY4 \Count_DP_reg[28]_i_1__6 
       (.CI(\Count_DP_reg[24]_i_1__6_n_0 ),
        .CO({\Count_DP_reg[28]_i_1__6_n_0 ,\Count_DP_reg[28]_i_1__6_n_1 ,\Count_DP_reg[28]_i_1__6_n_2 ,\Count_DP_reg[28]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[28]_i_1__6_n_4 ,\Count_DP_reg[28]_i_1__6_n_5 ,\Count_DP_reg[28]_i_1__6_n_6 ,\Count_DP_reg[28]_i_1__6_n_7 }),
        .S({\Count_DP[28]_i_2__6_n_0 ,\Count_DP[28]_i_3__6_n_0 ,\Count_DP[28]_i_4__6_n_0 ,\Count_DP[28]_i_5__6_n_0 }));
  FDCE \Count_DP_reg[29] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[28]_i_1__6_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [29]));
  FDCE \Count_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[2]),
        .D(\Count_DP_reg[0]_i_2__4_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [2]));
  FDCE \Count_DP_reg[30] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[28]_i_1__6_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [30]));
  FDCE \Count_DP_reg[31] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[28]_i_1__6_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [31]));
  FDCE \Count_DP_reg[32] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[2]),
        .D(\Count_DP_reg[32]_i_1__6_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [32]));
  CARRY4 \Count_DP_reg[32]_i_1__6 
       (.CI(\Count_DP_reg[28]_i_1__6_n_0 ),
        .CO({\Count_DP_reg[32]_i_1__6_n_0 ,\Count_DP_reg[32]_i_1__6_n_1 ,\Count_DP_reg[32]_i_1__6_n_2 ,\Count_DP_reg[32]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[32]_i_1__6_n_4 ,\Count_DP_reg[32]_i_1__6_n_5 ,\Count_DP_reg[32]_i_1__6_n_6 ,\Count_DP_reg[32]_i_1__6_n_7 }),
        .S({\Count_DP[32]_i_2__6_n_0 ,\Count_DP[32]_i_3__6_n_0 ,\Count_DP[32]_i_4__6_n_0 ,\Count_DP[32]_i_5__6_n_0 }));
  FDCE \Count_DP_reg[33] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[2]),
        .D(\Count_DP_reg[32]_i_1__6_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [33]));
  FDCE \Count_DP_reg[34] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[2]),
        .D(\Count_DP_reg[32]_i_1__6_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [34]));
  FDCE \Count_DP_reg[35] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[2]),
        .D(\Count_DP_reg[32]_i_1__6_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [35]));
  FDCE \Count_DP_reg[36] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[2]),
        .D(\Count_DP_reg[36]_i_1__6_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [36]));
  CARRY4 \Count_DP_reg[36]_i_1__6 
       (.CI(\Count_DP_reg[32]_i_1__6_n_0 ),
        .CO({\NLW_Count_DP_reg[36]_i_1__6_CO_UNCONNECTED [3],\Count_DP_reg[36]_i_1__6_n_1 ,\Count_DP_reg[36]_i_1__6_n_2 ,\Count_DP_reg[36]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[36]_i_1__6_n_4 ,\Count_DP_reg[36]_i_1__6_n_5 ,\Count_DP_reg[36]_i_1__6_n_6 ,\Count_DP_reg[36]_i_1__6_n_7 }),
        .S({\Count_DP[36]_i_2__6_n_0 ,\Count_DP[36]_i_3__6_n_0 ,\Count_DP[36]_i_4__6_n_0 ,\Count_DP[36]_i_5__6_n_0 }));
  FDCE \Count_DP_reg[37] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[2]),
        .D(\Count_DP_reg[36]_i_1__6_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [37]));
  FDCE \Count_DP_reg[38] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[2]),
        .D(\Count_DP_reg[36]_i_1__6_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [38]));
  FDCE \Count_DP_reg[39] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[2]),
        .D(\Count_DP_reg[36]_i_1__6_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [39]));
  FDCE \Count_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[2]),
        .D(\Count_DP_reg[0]_i_2__4_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [3]));
  FDCE \Count_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[2]),
        .D(\Count_DP_reg[4]_i_1__6_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [4]));
  CARRY4 \Count_DP_reg[4]_i_1__6 
       (.CI(\Count_DP_reg[0]_i_2__4_n_0 ),
        .CO({\Count_DP_reg[4]_i_1__6_n_0 ,\Count_DP_reg[4]_i_1__6_n_1 ,\Count_DP_reg[4]_i_1__6_n_2 ,\Count_DP_reg[4]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[4]_i_1__6_n_4 ,\Count_DP_reg[4]_i_1__6_n_5 ,\Count_DP_reg[4]_i_1__6_n_6 ,\Count_DP_reg[4]_i_1__6_n_7 }),
        .S({\Count_DP[4]_i_2__6_n_0 ,\Count_DP[4]_i_3__6_n_0 ,\Count_DP[4]_i_4__6_n_0 ,\Count_DP[4]_i_5__6_n_0 }));
  FDCE \Count_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[4]_i_1__6_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [5]));
  FDCE \Count_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[4]_i_1__6_n_5 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [6]));
  FDCE \Count_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[4]_i_1__6_n_4 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [7]));
  FDCE \Count_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[8]_i_1__6_n_7 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [8]));
  CARRY4 \Count_DP_reg[8]_i_1__6 
       (.CI(\Count_DP_reg[4]_i_1__6_n_0 ),
        .CO({\Count_DP_reg[8]_i_1__6_n_0 ,\Count_DP_reg[8]_i_1__6_n_1 ,\Count_DP_reg[8]_i_1__6_n_2 ,\Count_DP_reg[8]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[8]_i_1__6_n_4 ,\Count_DP_reg[8]_i_1__6_n_5 ,\Count_DP_reg[8]_i_1__6_n_6 ,\Count_DP_reg[8]_i_1__6_n_7 }),
        .S({\Count_DP[8]_i_2__6_n_0 ,\Count_DP[8]_i_3__6_n_0 ,\Count_DP[8]_i_4__6_n_0 ,\Count_DP[8]_i_5__6_n_0 }));
  FDCE \Count_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(\Output_SO_reg[0] ),
        .CLR(AR[1]),
        .D(\Count_DP_reg[8]_i_1__6_n_6 ),
        .Q(\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] [9]));
endmodule

(* ORIG_REF_NAME = "Counter" *) 
module brd_testAERDVSSM_0_0_Counter_4
   (\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] ,
    NOTMultiplexerConfigReg_DRun_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__4,
    \MultiplexerConfigReg_D_reg[Run_S] );
  output [39:0]\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] ;
  input NOTMultiplexerConfigReg_DRun_S;
  input LogicClk_CI;
  input [1:0]SyncSignalSyncFF_S_reg_rep__4;
  input \MultiplexerConfigReg_D_reg[Run_S] ;

  wire \Count_DP[0]_i_3__0_n_0 ;
  wire \Count_DP[0]_i_4__0_n_0 ;
  wire \Count_DP[0]_i_5__0_n_0 ;
  wire \Count_DP[0]_i_6__0_n_0 ;
  wire \Count_DP[12]_i_2__0_n_0 ;
  wire \Count_DP[12]_i_3__0_n_0 ;
  wire \Count_DP[12]_i_4__0_n_0 ;
  wire \Count_DP[12]_i_5__0_n_0 ;
  wire \Count_DP[16]_i_2__0_n_0 ;
  wire \Count_DP[16]_i_3__0_n_0 ;
  wire \Count_DP[16]_i_4__0_n_0 ;
  wire \Count_DP[16]_i_5__0_n_0 ;
  wire \Count_DP[20]_i_2__0_n_0 ;
  wire \Count_DP[20]_i_3__0_n_0 ;
  wire \Count_DP[20]_i_4__0_n_0 ;
  wire \Count_DP[20]_i_5__0_n_0 ;
  wire \Count_DP[24]_i_2__0_n_0 ;
  wire \Count_DP[24]_i_3__0_n_0 ;
  wire \Count_DP[24]_i_4__0_n_0 ;
  wire \Count_DP[24]_i_5__0_n_0 ;
  wire \Count_DP[28]_i_2__0_n_0 ;
  wire \Count_DP[28]_i_3__0_n_0 ;
  wire \Count_DP[28]_i_4__0_n_0 ;
  wire \Count_DP[28]_i_5__0_n_0 ;
  wire \Count_DP[32]_i_2__0_n_0 ;
  wire \Count_DP[32]_i_3__0_n_0 ;
  wire \Count_DP[32]_i_4__0_n_0 ;
  wire \Count_DP[32]_i_5__0_n_0 ;
  wire \Count_DP[36]_i_2__0_n_0 ;
  wire \Count_DP[36]_i_3__0_n_0 ;
  wire \Count_DP[36]_i_4__0_n_0 ;
  wire \Count_DP[36]_i_5__0_n_0 ;
  wire \Count_DP[4]_i_2__0_n_0 ;
  wire \Count_DP[4]_i_3__0_n_0 ;
  wire \Count_DP[4]_i_4__0_n_0 ;
  wire \Count_DP[4]_i_5__0_n_0 ;
  wire \Count_DP[8]_i_2__0_n_0 ;
  wire \Count_DP[8]_i_3__0_n_0 ;
  wire \Count_DP[8]_i_4__0_n_0 ;
  wire \Count_DP[8]_i_5__0_n_0 ;
  wire \Count_DP_reg[0]_i_2__0_n_0 ;
  wire \Count_DP_reg[0]_i_2__0_n_1 ;
  wire \Count_DP_reg[0]_i_2__0_n_2 ;
  wire \Count_DP_reg[0]_i_2__0_n_3 ;
  wire \Count_DP_reg[0]_i_2__0_n_4 ;
  wire \Count_DP_reg[0]_i_2__0_n_5 ;
  wire \Count_DP_reg[0]_i_2__0_n_6 ;
  wire \Count_DP_reg[0]_i_2__0_n_7 ;
  wire \Count_DP_reg[12]_i_1__0_n_0 ;
  wire \Count_DP_reg[12]_i_1__0_n_1 ;
  wire \Count_DP_reg[12]_i_1__0_n_2 ;
  wire \Count_DP_reg[12]_i_1__0_n_3 ;
  wire \Count_DP_reg[12]_i_1__0_n_4 ;
  wire \Count_DP_reg[12]_i_1__0_n_5 ;
  wire \Count_DP_reg[12]_i_1__0_n_6 ;
  wire \Count_DP_reg[12]_i_1__0_n_7 ;
  wire \Count_DP_reg[16]_i_1__0_n_0 ;
  wire \Count_DP_reg[16]_i_1__0_n_1 ;
  wire \Count_DP_reg[16]_i_1__0_n_2 ;
  wire \Count_DP_reg[16]_i_1__0_n_3 ;
  wire \Count_DP_reg[16]_i_1__0_n_4 ;
  wire \Count_DP_reg[16]_i_1__0_n_5 ;
  wire \Count_DP_reg[16]_i_1__0_n_6 ;
  wire \Count_DP_reg[16]_i_1__0_n_7 ;
  wire \Count_DP_reg[20]_i_1__0_n_0 ;
  wire \Count_DP_reg[20]_i_1__0_n_1 ;
  wire \Count_DP_reg[20]_i_1__0_n_2 ;
  wire \Count_DP_reg[20]_i_1__0_n_3 ;
  wire \Count_DP_reg[20]_i_1__0_n_4 ;
  wire \Count_DP_reg[20]_i_1__0_n_5 ;
  wire \Count_DP_reg[20]_i_1__0_n_6 ;
  wire \Count_DP_reg[20]_i_1__0_n_7 ;
  wire \Count_DP_reg[24]_i_1__0_n_0 ;
  wire \Count_DP_reg[24]_i_1__0_n_1 ;
  wire \Count_DP_reg[24]_i_1__0_n_2 ;
  wire \Count_DP_reg[24]_i_1__0_n_3 ;
  wire \Count_DP_reg[24]_i_1__0_n_4 ;
  wire \Count_DP_reg[24]_i_1__0_n_5 ;
  wire \Count_DP_reg[24]_i_1__0_n_6 ;
  wire \Count_DP_reg[24]_i_1__0_n_7 ;
  wire \Count_DP_reg[28]_i_1__0_n_0 ;
  wire \Count_DP_reg[28]_i_1__0_n_1 ;
  wire \Count_DP_reg[28]_i_1__0_n_2 ;
  wire \Count_DP_reg[28]_i_1__0_n_3 ;
  wire \Count_DP_reg[28]_i_1__0_n_4 ;
  wire \Count_DP_reg[28]_i_1__0_n_5 ;
  wire \Count_DP_reg[28]_i_1__0_n_6 ;
  wire \Count_DP_reg[28]_i_1__0_n_7 ;
  wire \Count_DP_reg[32]_i_1__0_n_0 ;
  wire \Count_DP_reg[32]_i_1__0_n_1 ;
  wire \Count_DP_reg[32]_i_1__0_n_2 ;
  wire \Count_DP_reg[32]_i_1__0_n_3 ;
  wire \Count_DP_reg[32]_i_1__0_n_4 ;
  wire \Count_DP_reg[32]_i_1__0_n_5 ;
  wire \Count_DP_reg[32]_i_1__0_n_6 ;
  wire \Count_DP_reg[32]_i_1__0_n_7 ;
  wire \Count_DP_reg[36]_i_1__0_n_1 ;
  wire \Count_DP_reg[36]_i_1__0_n_2 ;
  wire \Count_DP_reg[36]_i_1__0_n_3 ;
  wire \Count_DP_reg[36]_i_1__0_n_4 ;
  wire \Count_DP_reg[36]_i_1__0_n_5 ;
  wire \Count_DP_reg[36]_i_1__0_n_6 ;
  wire \Count_DP_reg[36]_i_1__0_n_7 ;
  wire \Count_DP_reg[4]_i_1__0_n_0 ;
  wire \Count_DP_reg[4]_i_1__0_n_1 ;
  wire \Count_DP_reg[4]_i_1__0_n_2 ;
  wire \Count_DP_reg[4]_i_1__0_n_3 ;
  wire \Count_DP_reg[4]_i_1__0_n_4 ;
  wire \Count_DP_reg[4]_i_1__0_n_5 ;
  wire \Count_DP_reg[4]_i_1__0_n_6 ;
  wire \Count_DP_reg[4]_i_1__0_n_7 ;
  wire \Count_DP_reg[8]_i_1__0_n_0 ;
  wire \Count_DP_reg[8]_i_1__0_n_1 ;
  wire \Count_DP_reg[8]_i_1__0_n_2 ;
  wire \Count_DP_reg[8]_i_1__0_n_3 ;
  wire \Count_DP_reg[8]_i_1__0_n_4 ;
  wire \Count_DP_reg[8]_i_1__0_n_5 ;
  wire \Count_DP_reg[8]_i_1__0_n_6 ;
  wire \Count_DP_reg[8]_i_1__0_n_7 ;
  wire LogicClk_CI;
  wire [39:0]\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] ;
  wire \MultiplexerConfigReg_D_reg[Run_S] ;
  wire NOTMultiplexerConfigReg_DRun_S;
  wire [1:0]SyncSignalSyncFF_S_reg_rep__4;
  wire [3:3]\NLW_Count_DP_reg[36]_i_1__0_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_3__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [3]),
        .O(\Count_DP[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_4__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [2]),
        .O(\Count_DP[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_5__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [1]),
        .O(\Count_DP[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \Count_DP[0]_i_6__0 
       (.I0(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [0]),
        .I1(\MultiplexerConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[0]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_2__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [15]),
        .O(\Count_DP[12]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_3__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [14]),
        .O(\Count_DP[12]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_4__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [13]),
        .O(\Count_DP[12]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_5__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [12]),
        .O(\Count_DP[12]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_2__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [19]),
        .O(\Count_DP[16]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_3__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [18]),
        .O(\Count_DP[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_4__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [17]),
        .O(\Count_DP[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_5__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [16]),
        .O(\Count_DP[16]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_2__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [23]),
        .O(\Count_DP[20]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_3__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [22]),
        .O(\Count_DP[20]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_4__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [21]),
        .O(\Count_DP[20]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_5__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [20]),
        .O(\Count_DP[20]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_2__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [27]),
        .O(\Count_DP[24]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_3__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [26]),
        .O(\Count_DP[24]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_4__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [25]),
        .O(\Count_DP[24]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_5__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [24]),
        .O(\Count_DP[24]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_2__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [31]),
        .O(\Count_DP[28]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_3__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [30]),
        .O(\Count_DP[28]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_4__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [29]),
        .O(\Count_DP[28]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_5__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [28]),
        .O(\Count_DP[28]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_2__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [35]),
        .O(\Count_DP[32]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_3__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [34]),
        .O(\Count_DP[32]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_4__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [33]),
        .O(\Count_DP[32]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_5__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [32]),
        .O(\Count_DP[32]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_2__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [39]),
        .O(\Count_DP[36]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_3__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [38]),
        .O(\Count_DP[36]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_4__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [37]),
        .O(\Count_DP[36]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_5__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [36]),
        .O(\Count_DP[36]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_2__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [7]),
        .O(\Count_DP[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_3__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [6]),
        .O(\Count_DP[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_4__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [5]),
        .O(\Count_DP[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_5__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [4]),
        .O(\Count_DP[4]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_2__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [11]),
        .O(\Count_DP[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_3__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [10]),
        .O(\Count_DP[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_4__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [9]),
        .O(\Count_DP[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_5__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [8]),
        .O(\Count_DP[8]_i_5__0_n_0 ));
  FDCE \Count_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[0]),
        .D(\Count_DP_reg[0]_i_2__0_n_7 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [0]));
  CARRY4 \Count_DP_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\Count_DP_reg[0]_i_2__0_n_0 ,\Count_DP_reg[0]_i_2__0_n_1 ,\Count_DP_reg[0]_i_2__0_n_2 ,\Count_DP_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\MultiplexerConfigReg_D_reg[Run_S] }),
        .O({\Count_DP_reg[0]_i_2__0_n_4 ,\Count_DP_reg[0]_i_2__0_n_5 ,\Count_DP_reg[0]_i_2__0_n_6 ,\Count_DP_reg[0]_i_2__0_n_7 }),
        .S({\Count_DP[0]_i_3__0_n_0 ,\Count_DP[0]_i_4__0_n_0 ,\Count_DP[0]_i_5__0_n_0 ,\Count_DP[0]_i_6__0_n_0 }));
  FDCE \Count_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[8]_i_1__0_n_5 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [10]));
  FDCE \Count_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[8]_i_1__0_n_4 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [11]));
  FDCE \Count_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[12]_i_1__0_n_7 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [12]));
  CARRY4 \Count_DP_reg[12]_i_1__0 
       (.CI(\Count_DP_reg[8]_i_1__0_n_0 ),
        .CO({\Count_DP_reg[12]_i_1__0_n_0 ,\Count_DP_reg[12]_i_1__0_n_1 ,\Count_DP_reg[12]_i_1__0_n_2 ,\Count_DP_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[12]_i_1__0_n_4 ,\Count_DP_reg[12]_i_1__0_n_5 ,\Count_DP_reg[12]_i_1__0_n_6 ,\Count_DP_reg[12]_i_1__0_n_7 }),
        .S({\Count_DP[12]_i_2__0_n_0 ,\Count_DP[12]_i_3__0_n_0 ,\Count_DP[12]_i_4__0_n_0 ,\Count_DP[12]_i_5__0_n_0 }));
  FDCE \Count_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[12]_i_1__0_n_6 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [13]));
  FDCE \Count_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[12]_i_1__0_n_5 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [14]));
  FDCE \Count_DP_reg[15] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[12]_i_1__0_n_4 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [15]));
  FDCE \Count_DP_reg[16] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[16]_i_1__0_n_7 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [16]));
  CARRY4 \Count_DP_reg[16]_i_1__0 
       (.CI(\Count_DP_reg[12]_i_1__0_n_0 ),
        .CO({\Count_DP_reg[16]_i_1__0_n_0 ,\Count_DP_reg[16]_i_1__0_n_1 ,\Count_DP_reg[16]_i_1__0_n_2 ,\Count_DP_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[16]_i_1__0_n_4 ,\Count_DP_reg[16]_i_1__0_n_5 ,\Count_DP_reg[16]_i_1__0_n_6 ,\Count_DP_reg[16]_i_1__0_n_7 }),
        .S({\Count_DP[16]_i_2__0_n_0 ,\Count_DP[16]_i_3__0_n_0 ,\Count_DP[16]_i_4__0_n_0 ,\Count_DP[16]_i_5__0_n_0 }));
  FDCE \Count_DP_reg[17] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[16]_i_1__0_n_6 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [17]));
  FDCE \Count_DP_reg[18] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[16]_i_1__0_n_5 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [18]));
  FDCE \Count_DP_reg[19] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[16]_i_1__0_n_4 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [19]));
  FDCE \Count_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[0]_i_2__0_n_6 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [1]));
  FDCE \Count_DP_reg[20] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[20]_i_1__0_n_7 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [20]));
  CARRY4 \Count_DP_reg[20]_i_1__0 
       (.CI(\Count_DP_reg[16]_i_1__0_n_0 ),
        .CO({\Count_DP_reg[20]_i_1__0_n_0 ,\Count_DP_reg[20]_i_1__0_n_1 ,\Count_DP_reg[20]_i_1__0_n_2 ,\Count_DP_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[20]_i_1__0_n_4 ,\Count_DP_reg[20]_i_1__0_n_5 ,\Count_DP_reg[20]_i_1__0_n_6 ,\Count_DP_reg[20]_i_1__0_n_7 }),
        .S({\Count_DP[20]_i_2__0_n_0 ,\Count_DP[20]_i_3__0_n_0 ,\Count_DP[20]_i_4__0_n_0 ,\Count_DP[20]_i_5__0_n_0 }));
  FDCE \Count_DP_reg[21] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[20]_i_1__0_n_6 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [21]));
  FDCE \Count_DP_reg[22] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[20]_i_1__0_n_5 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [22]));
  FDCE \Count_DP_reg[23] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[20]_i_1__0_n_4 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [23]));
  FDCE \Count_DP_reg[24] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[24]_i_1__0_n_7 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [24]));
  CARRY4 \Count_DP_reg[24]_i_1__0 
       (.CI(\Count_DP_reg[20]_i_1__0_n_0 ),
        .CO({\Count_DP_reg[24]_i_1__0_n_0 ,\Count_DP_reg[24]_i_1__0_n_1 ,\Count_DP_reg[24]_i_1__0_n_2 ,\Count_DP_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[24]_i_1__0_n_4 ,\Count_DP_reg[24]_i_1__0_n_5 ,\Count_DP_reg[24]_i_1__0_n_6 ,\Count_DP_reg[24]_i_1__0_n_7 }),
        .S({\Count_DP[24]_i_2__0_n_0 ,\Count_DP[24]_i_3__0_n_0 ,\Count_DP[24]_i_4__0_n_0 ,\Count_DP[24]_i_5__0_n_0 }));
  FDCE \Count_DP_reg[25] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[24]_i_1__0_n_6 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [25]));
  FDCE \Count_DP_reg[26] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[24]_i_1__0_n_5 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [26]));
  FDCE \Count_DP_reg[27] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[24]_i_1__0_n_4 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [27]));
  FDCE \Count_DP_reg[28] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[28]_i_1__0_n_7 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [28]));
  CARRY4 \Count_DP_reg[28]_i_1__0 
       (.CI(\Count_DP_reg[24]_i_1__0_n_0 ),
        .CO({\Count_DP_reg[28]_i_1__0_n_0 ,\Count_DP_reg[28]_i_1__0_n_1 ,\Count_DP_reg[28]_i_1__0_n_2 ,\Count_DP_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[28]_i_1__0_n_4 ,\Count_DP_reg[28]_i_1__0_n_5 ,\Count_DP_reg[28]_i_1__0_n_6 ,\Count_DP_reg[28]_i_1__0_n_7 }),
        .S({\Count_DP[28]_i_2__0_n_0 ,\Count_DP[28]_i_3__0_n_0 ,\Count_DP[28]_i_4__0_n_0 ,\Count_DP[28]_i_5__0_n_0 }));
  FDCE \Count_DP_reg[29] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[28]_i_1__0_n_6 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [29]));
  FDCE \Count_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[0]_i_2__0_n_5 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [2]));
  FDCE \Count_DP_reg[30] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[28]_i_1__0_n_5 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [30]));
  FDCE \Count_DP_reg[31] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[28]_i_1__0_n_4 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [31]));
  FDCE \Count_DP_reg[32] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[32]_i_1__0_n_7 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [32]));
  CARRY4 \Count_DP_reg[32]_i_1__0 
       (.CI(\Count_DP_reg[28]_i_1__0_n_0 ),
        .CO({\Count_DP_reg[32]_i_1__0_n_0 ,\Count_DP_reg[32]_i_1__0_n_1 ,\Count_DP_reg[32]_i_1__0_n_2 ,\Count_DP_reg[32]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[32]_i_1__0_n_4 ,\Count_DP_reg[32]_i_1__0_n_5 ,\Count_DP_reg[32]_i_1__0_n_6 ,\Count_DP_reg[32]_i_1__0_n_7 }),
        .S({\Count_DP[32]_i_2__0_n_0 ,\Count_DP[32]_i_3__0_n_0 ,\Count_DP[32]_i_4__0_n_0 ,\Count_DP[32]_i_5__0_n_0 }));
  FDCE \Count_DP_reg[33] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[32]_i_1__0_n_6 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [33]));
  FDCE \Count_DP_reg[34] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[32]_i_1__0_n_5 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [34]));
  FDCE \Count_DP_reg[35] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[32]_i_1__0_n_4 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [35]));
  FDCE \Count_DP_reg[36] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[36]_i_1__0_n_7 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [36]));
  CARRY4 \Count_DP_reg[36]_i_1__0 
       (.CI(\Count_DP_reg[32]_i_1__0_n_0 ),
        .CO({\NLW_Count_DP_reg[36]_i_1__0_CO_UNCONNECTED [3],\Count_DP_reg[36]_i_1__0_n_1 ,\Count_DP_reg[36]_i_1__0_n_2 ,\Count_DP_reg[36]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[36]_i_1__0_n_4 ,\Count_DP_reg[36]_i_1__0_n_5 ,\Count_DP_reg[36]_i_1__0_n_6 ,\Count_DP_reg[36]_i_1__0_n_7 }),
        .S({\Count_DP[36]_i_2__0_n_0 ,\Count_DP[36]_i_3__0_n_0 ,\Count_DP[36]_i_4__0_n_0 ,\Count_DP[36]_i_5__0_n_0 }));
  FDCE \Count_DP_reg[37] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[36]_i_1__0_n_6 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [37]));
  FDCE \Count_DP_reg[38] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[36]_i_1__0_n_5 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [38]));
  FDCE \Count_DP_reg[39] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[36]_i_1__0_n_4 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [39]));
  FDCE \Count_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[0]_i_2__0_n_4 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [3]));
  FDCE \Count_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[4]_i_1__0_n_7 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [4]));
  CARRY4 \Count_DP_reg[4]_i_1__0 
       (.CI(\Count_DP_reg[0]_i_2__0_n_0 ),
        .CO({\Count_DP_reg[4]_i_1__0_n_0 ,\Count_DP_reg[4]_i_1__0_n_1 ,\Count_DP_reg[4]_i_1__0_n_2 ,\Count_DP_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[4]_i_1__0_n_4 ,\Count_DP_reg[4]_i_1__0_n_5 ,\Count_DP_reg[4]_i_1__0_n_6 ,\Count_DP_reg[4]_i_1__0_n_7 }),
        .S({\Count_DP[4]_i_2__0_n_0 ,\Count_DP[4]_i_3__0_n_0 ,\Count_DP[4]_i_4__0_n_0 ,\Count_DP[4]_i_5__0_n_0 }));
  FDCE \Count_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[4]_i_1__0_n_6 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [5]));
  FDCE \Count_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[4]_i_1__0_n_5 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [6]));
  FDCE \Count_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[4]_i_1__0_n_4 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [7]));
  FDCE \Count_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[8]_i_1__0_n_7 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [8]));
  CARRY4 \Count_DP_reg[8]_i_1__0 
       (.CI(\Count_DP_reg[4]_i_1__0_n_0 ),
        .CO({\Count_DP_reg[8]_i_1__0_n_0 ,\Count_DP_reg[8]_i_1__0_n_1 ,\Count_DP_reg[8]_i_1__0_n_2 ,\Count_DP_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[8]_i_1__0_n_4 ,\Count_DP_reg[8]_i_1__0_n_5 ,\Count_DP_reg[8]_i_1__0_n_6 ,\Count_DP_reg[8]_i_1__0_n_7 }),
        .S({\Count_DP[8]_i_2__0_n_0 ,\Count_DP[8]_i_3__0_n_0 ,\Count_DP[8]_i_4__0_n_0 ,\Count_DP[8]_i_5__0_n_0 }));
  FDCE \Count_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__4[1]),
        .D(\Count_DP_reg[8]_i_1__0_n_6 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] [9]));
endmodule

(* ORIG_REF_NAME = "Counter" *) 
module brd_testAERDVSSM_0_0_Counter_5
   (\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] ,
    NOTMultiplexerConfigReg_DRun_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__3,
    \MultiplexerConfigReg_D_reg[Run_S] );
  output [39:0]\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] ;
  input NOTMultiplexerConfigReg_DRun_S;
  input LogicClk_CI;
  input [2:0]SyncSignalSyncFF_S_reg_rep__3;
  input \MultiplexerConfigReg_D_reg[Run_S] ;

  wire \Count_DP[0]_i_2_n_0 ;
  wire \Count_DP[0]_i_3__1_n_0 ;
  wire \Count_DP[0]_i_4__1_n_0 ;
  wire \Count_DP[0]_i_5__1_n_0 ;
  wire \Count_DP[12]_i_2__1_n_0 ;
  wire \Count_DP[12]_i_3__1_n_0 ;
  wire \Count_DP[12]_i_4__1_n_0 ;
  wire \Count_DP[12]_i_5__1_n_0 ;
  wire \Count_DP[16]_i_2__1_n_0 ;
  wire \Count_DP[16]_i_3__1_n_0 ;
  wire \Count_DP[16]_i_4__1_n_0 ;
  wire \Count_DP[16]_i_5__1_n_0 ;
  wire \Count_DP[20]_i_2__1_n_0 ;
  wire \Count_DP[20]_i_3__1_n_0 ;
  wire \Count_DP[20]_i_4__1_n_0 ;
  wire \Count_DP[20]_i_5__1_n_0 ;
  wire \Count_DP[24]_i_2__1_n_0 ;
  wire \Count_DP[24]_i_3__1_n_0 ;
  wire \Count_DP[24]_i_4__1_n_0 ;
  wire \Count_DP[24]_i_5__1_n_0 ;
  wire \Count_DP[28]_i_2__1_n_0 ;
  wire \Count_DP[28]_i_3__1_n_0 ;
  wire \Count_DP[28]_i_4__1_n_0 ;
  wire \Count_DP[28]_i_5__1_n_0 ;
  wire \Count_DP[32]_i_2__1_n_0 ;
  wire \Count_DP[32]_i_3__1_n_0 ;
  wire \Count_DP[32]_i_4__1_n_0 ;
  wire \Count_DP[32]_i_5__1_n_0 ;
  wire \Count_DP[36]_i_2__1_n_0 ;
  wire \Count_DP[36]_i_3__1_n_0 ;
  wire \Count_DP[36]_i_4__1_n_0 ;
  wire \Count_DP[36]_i_5__1_n_0 ;
  wire \Count_DP[4]_i_2__1_n_0 ;
  wire \Count_DP[4]_i_3__1_n_0 ;
  wire \Count_DP[4]_i_4__1_n_0 ;
  wire \Count_DP[4]_i_5__1_n_0 ;
  wire \Count_DP[8]_i_2__1_n_0 ;
  wire \Count_DP[8]_i_3__1_n_0 ;
  wire \Count_DP[8]_i_4__1_n_0 ;
  wire \Count_DP[8]_i_5__1_n_0 ;
  wire \Count_DP_reg[0]_i_1_n_0 ;
  wire \Count_DP_reg[0]_i_1_n_1 ;
  wire \Count_DP_reg[0]_i_1_n_2 ;
  wire \Count_DP_reg[0]_i_1_n_3 ;
  wire \Count_DP_reg[0]_i_1_n_4 ;
  wire \Count_DP_reg[0]_i_1_n_5 ;
  wire \Count_DP_reg[0]_i_1_n_6 ;
  wire \Count_DP_reg[0]_i_1_n_7 ;
  wire \Count_DP_reg[12]_i_1__1_n_0 ;
  wire \Count_DP_reg[12]_i_1__1_n_1 ;
  wire \Count_DP_reg[12]_i_1__1_n_2 ;
  wire \Count_DP_reg[12]_i_1__1_n_3 ;
  wire \Count_DP_reg[12]_i_1__1_n_4 ;
  wire \Count_DP_reg[12]_i_1__1_n_5 ;
  wire \Count_DP_reg[12]_i_1__1_n_6 ;
  wire \Count_DP_reg[12]_i_1__1_n_7 ;
  wire \Count_DP_reg[16]_i_1__1_n_0 ;
  wire \Count_DP_reg[16]_i_1__1_n_1 ;
  wire \Count_DP_reg[16]_i_1__1_n_2 ;
  wire \Count_DP_reg[16]_i_1__1_n_3 ;
  wire \Count_DP_reg[16]_i_1__1_n_4 ;
  wire \Count_DP_reg[16]_i_1__1_n_5 ;
  wire \Count_DP_reg[16]_i_1__1_n_6 ;
  wire \Count_DP_reg[16]_i_1__1_n_7 ;
  wire \Count_DP_reg[20]_i_1__1_n_0 ;
  wire \Count_DP_reg[20]_i_1__1_n_1 ;
  wire \Count_DP_reg[20]_i_1__1_n_2 ;
  wire \Count_DP_reg[20]_i_1__1_n_3 ;
  wire \Count_DP_reg[20]_i_1__1_n_4 ;
  wire \Count_DP_reg[20]_i_1__1_n_5 ;
  wire \Count_DP_reg[20]_i_1__1_n_6 ;
  wire \Count_DP_reg[20]_i_1__1_n_7 ;
  wire \Count_DP_reg[24]_i_1__1_n_0 ;
  wire \Count_DP_reg[24]_i_1__1_n_1 ;
  wire \Count_DP_reg[24]_i_1__1_n_2 ;
  wire \Count_DP_reg[24]_i_1__1_n_3 ;
  wire \Count_DP_reg[24]_i_1__1_n_4 ;
  wire \Count_DP_reg[24]_i_1__1_n_5 ;
  wire \Count_DP_reg[24]_i_1__1_n_6 ;
  wire \Count_DP_reg[24]_i_1__1_n_7 ;
  wire \Count_DP_reg[28]_i_1__1_n_0 ;
  wire \Count_DP_reg[28]_i_1__1_n_1 ;
  wire \Count_DP_reg[28]_i_1__1_n_2 ;
  wire \Count_DP_reg[28]_i_1__1_n_3 ;
  wire \Count_DP_reg[28]_i_1__1_n_4 ;
  wire \Count_DP_reg[28]_i_1__1_n_5 ;
  wire \Count_DP_reg[28]_i_1__1_n_6 ;
  wire \Count_DP_reg[28]_i_1__1_n_7 ;
  wire \Count_DP_reg[32]_i_1__1_n_0 ;
  wire \Count_DP_reg[32]_i_1__1_n_1 ;
  wire \Count_DP_reg[32]_i_1__1_n_2 ;
  wire \Count_DP_reg[32]_i_1__1_n_3 ;
  wire \Count_DP_reg[32]_i_1__1_n_4 ;
  wire \Count_DP_reg[32]_i_1__1_n_5 ;
  wire \Count_DP_reg[32]_i_1__1_n_6 ;
  wire \Count_DP_reg[32]_i_1__1_n_7 ;
  wire \Count_DP_reg[36]_i_1__1_n_1 ;
  wire \Count_DP_reg[36]_i_1__1_n_2 ;
  wire \Count_DP_reg[36]_i_1__1_n_3 ;
  wire \Count_DP_reg[36]_i_1__1_n_4 ;
  wire \Count_DP_reg[36]_i_1__1_n_5 ;
  wire \Count_DP_reg[36]_i_1__1_n_6 ;
  wire \Count_DP_reg[36]_i_1__1_n_7 ;
  wire \Count_DP_reg[4]_i_1__1_n_0 ;
  wire \Count_DP_reg[4]_i_1__1_n_1 ;
  wire \Count_DP_reg[4]_i_1__1_n_2 ;
  wire \Count_DP_reg[4]_i_1__1_n_3 ;
  wire \Count_DP_reg[4]_i_1__1_n_4 ;
  wire \Count_DP_reg[4]_i_1__1_n_5 ;
  wire \Count_DP_reg[4]_i_1__1_n_6 ;
  wire \Count_DP_reg[4]_i_1__1_n_7 ;
  wire \Count_DP_reg[8]_i_1__1_n_0 ;
  wire \Count_DP_reg[8]_i_1__1_n_1 ;
  wire \Count_DP_reg[8]_i_1__1_n_2 ;
  wire \Count_DP_reg[8]_i_1__1_n_3 ;
  wire \Count_DP_reg[8]_i_1__1_n_4 ;
  wire \Count_DP_reg[8]_i_1__1_n_5 ;
  wire \Count_DP_reg[8]_i_1__1_n_6 ;
  wire \Count_DP_reg[8]_i_1__1_n_7 ;
  wire LogicClk_CI;
  wire [39:0]\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] ;
  wire \MultiplexerConfigReg_D_reg[Run_S] ;
  wire NOTMultiplexerConfigReg_DRun_S;
  wire [2:0]SyncSignalSyncFF_S_reg_rep__3;
  wire [3:3]\NLW_Count_DP_reg[36]_i_1__1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [3]),
        .O(\Count_DP[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_3__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [2]),
        .O(\Count_DP[0]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_4__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [1]),
        .O(\Count_DP[0]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \Count_DP[0]_i_5__1 
       (.I0(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [0]),
        .I1(\MultiplexerConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[0]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_2__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [15]),
        .O(\Count_DP[12]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_3__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [14]),
        .O(\Count_DP[12]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_4__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [13]),
        .O(\Count_DP[12]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_5__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [12]),
        .O(\Count_DP[12]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_2__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [19]),
        .O(\Count_DP[16]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_3__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [18]),
        .O(\Count_DP[16]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_4__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [17]),
        .O(\Count_DP[16]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_5__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [16]),
        .O(\Count_DP[16]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_2__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [23]),
        .O(\Count_DP[20]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_3__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [22]),
        .O(\Count_DP[20]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_4__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [21]),
        .O(\Count_DP[20]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_5__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [20]),
        .O(\Count_DP[20]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_2__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [27]),
        .O(\Count_DP[24]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_3__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [26]),
        .O(\Count_DP[24]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_4__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [25]),
        .O(\Count_DP[24]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_5__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [24]),
        .O(\Count_DP[24]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_2__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [31]),
        .O(\Count_DP[28]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_3__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [30]),
        .O(\Count_DP[28]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_4__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [29]),
        .O(\Count_DP[28]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_5__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [28]),
        .O(\Count_DP[28]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_2__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [35]),
        .O(\Count_DP[32]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_3__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [34]),
        .O(\Count_DP[32]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_4__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [33]),
        .O(\Count_DP[32]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_5__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [32]),
        .O(\Count_DP[32]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_2__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [39]),
        .O(\Count_DP[36]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_3__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [38]),
        .O(\Count_DP[36]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_4__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [37]),
        .O(\Count_DP[36]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_5__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [36]),
        .O(\Count_DP[36]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_2__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [7]),
        .O(\Count_DP[4]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_3__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [6]),
        .O(\Count_DP[4]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_4__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [5]),
        .O(\Count_DP[4]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_5__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [4]),
        .O(\Count_DP[4]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_2__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [11]),
        .O(\Count_DP[8]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_3__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [10]),
        .O(\Count_DP[8]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_4__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [9]),
        .O(\Count_DP[8]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_5__1 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [8]),
        .O(\Count_DP[8]_i_5__1_n_0 ));
  FDCE \Count_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[0]),
        .D(\Count_DP_reg[0]_i_1_n_7 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [0]));
  CARRY4 \Count_DP_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\Count_DP_reg[0]_i_1_n_0 ,\Count_DP_reg[0]_i_1_n_1 ,\Count_DP_reg[0]_i_1_n_2 ,\Count_DP_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\MultiplexerConfigReg_D_reg[Run_S] }),
        .O({\Count_DP_reg[0]_i_1_n_4 ,\Count_DP_reg[0]_i_1_n_5 ,\Count_DP_reg[0]_i_1_n_6 ,\Count_DP_reg[0]_i_1_n_7 }),
        .S({\Count_DP[0]_i_2_n_0 ,\Count_DP[0]_i_3__1_n_0 ,\Count_DP[0]_i_4__1_n_0 ,\Count_DP[0]_i_5__1_n_0 }));
  FDCE \Count_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[2]),
        .D(\Count_DP_reg[8]_i_1__1_n_5 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [10]));
  FDCE \Count_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[2]),
        .D(\Count_DP_reg[8]_i_1__1_n_4 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [11]));
  FDCE \Count_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[2]),
        .D(\Count_DP_reg[12]_i_1__1_n_7 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [12]));
  CARRY4 \Count_DP_reg[12]_i_1__1 
       (.CI(\Count_DP_reg[8]_i_1__1_n_0 ),
        .CO({\Count_DP_reg[12]_i_1__1_n_0 ,\Count_DP_reg[12]_i_1__1_n_1 ,\Count_DP_reg[12]_i_1__1_n_2 ,\Count_DP_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[12]_i_1__1_n_4 ,\Count_DP_reg[12]_i_1__1_n_5 ,\Count_DP_reg[12]_i_1__1_n_6 ,\Count_DP_reg[12]_i_1__1_n_7 }),
        .S({\Count_DP[12]_i_2__1_n_0 ,\Count_DP[12]_i_3__1_n_0 ,\Count_DP[12]_i_4__1_n_0 ,\Count_DP[12]_i_5__1_n_0 }));
  FDCE \Count_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[2]),
        .D(\Count_DP_reg[12]_i_1__1_n_6 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [13]));
  FDCE \Count_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[2]),
        .D(\Count_DP_reg[12]_i_1__1_n_5 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [14]));
  FDCE \Count_DP_reg[15] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[2]),
        .D(\Count_DP_reg[12]_i_1__1_n_4 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [15]));
  FDCE \Count_DP_reg[16] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[2]),
        .D(\Count_DP_reg[16]_i_1__1_n_7 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [16]));
  CARRY4 \Count_DP_reg[16]_i_1__1 
       (.CI(\Count_DP_reg[12]_i_1__1_n_0 ),
        .CO({\Count_DP_reg[16]_i_1__1_n_0 ,\Count_DP_reg[16]_i_1__1_n_1 ,\Count_DP_reg[16]_i_1__1_n_2 ,\Count_DP_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[16]_i_1__1_n_4 ,\Count_DP_reg[16]_i_1__1_n_5 ,\Count_DP_reg[16]_i_1__1_n_6 ,\Count_DP_reg[16]_i_1__1_n_7 }),
        .S({\Count_DP[16]_i_2__1_n_0 ,\Count_DP[16]_i_3__1_n_0 ,\Count_DP[16]_i_4__1_n_0 ,\Count_DP[16]_i_5__1_n_0 }));
  FDCE \Count_DP_reg[17] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[16]_i_1__1_n_6 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [17]));
  FDCE \Count_DP_reg[18] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[16]_i_1__1_n_5 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [18]));
  FDCE \Count_DP_reg[19] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[16]_i_1__1_n_4 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [19]));
  FDCE \Count_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[2]),
        .D(\Count_DP_reg[0]_i_1_n_6 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [1]));
  FDCE \Count_DP_reg[20] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[20]_i_1__1_n_7 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [20]));
  CARRY4 \Count_DP_reg[20]_i_1__1 
       (.CI(\Count_DP_reg[16]_i_1__1_n_0 ),
        .CO({\Count_DP_reg[20]_i_1__1_n_0 ,\Count_DP_reg[20]_i_1__1_n_1 ,\Count_DP_reg[20]_i_1__1_n_2 ,\Count_DP_reg[20]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[20]_i_1__1_n_4 ,\Count_DP_reg[20]_i_1__1_n_5 ,\Count_DP_reg[20]_i_1__1_n_6 ,\Count_DP_reg[20]_i_1__1_n_7 }),
        .S({\Count_DP[20]_i_2__1_n_0 ,\Count_DP[20]_i_3__1_n_0 ,\Count_DP[20]_i_4__1_n_0 ,\Count_DP[20]_i_5__1_n_0 }));
  FDCE \Count_DP_reg[21] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[20]_i_1__1_n_6 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [21]));
  FDCE \Count_DP_reg[22] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[20]_i_1__1_n_5 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [22]));
  FDCE \Count_DP_reg[23] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[20]_i_1__1_n_4 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [23]));
  FDCE \Count_DP_reg[24] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[24]_i_1__1_n_7 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [24]));
  CARRY4 \Count_DP_reg[24]_i_1__1 
       (.CI(\Count_DP_reg[20]_i_1__1_n_0 ),
        .CO({\Count_DP_reg[24]_i_1__1_n_0 ,\Count_DP_reg[24]_i_1__1_n_1 ,\Count_DP_reg[24]_i_1__1_n_2 ,\Count_DP_reg[24]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[24]_i_1__1_n_4 ,\Count_DP_reg[24]_i_1__1_n_5 ,\Count_DP_reg[24]_i_1__1_n_6 ,\Count_DP_reg[24]_i_1__1_n_7 }),
        .S({\Count_DP[24]_i_2__1_n_0 ,\Count_DP[24]_i_3__1_n_0 ,\Count_DP[24]_i_4__1_n_0 ,\Count_DP[24]_i_5__1_n_0 }));
  FDCE \Count_DP_reg[25] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[24]_i_1__1_n_6 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [25]));
  FDCE \Count_DP_reg[26] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[24]_i_1__1_n_5 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [26]));
  FDCE \Count_DP_reg[27] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[24]_i_1__1_n_4 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [27]));
  FDCE \Count_DP_reg[28] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[28]_i_1__1_n_7 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [28]));
  CARRY4 \Count_DP_reg[28]_i_1__1 
       (.CI(\Count_DP_reg[24]_i_1__1_n_0 ),
        .CO({\Count_DP_reg[28]_i_1__1_n_0 ,\Count_DP_reg[28]_i_1__1_n_1 ,\Count_DP_reg[28]_i_1__1_n_2 ,\Count_DP_reg[28]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[28]_i_1__1_n_4 ,\Count_DP_reg[28]_i_1__1_n_5 ,\Count_DP_reg[28]_i_1__1_n_6 ,\Count_DP_reg[28]_i_1__1_n_7 }),
        .S({\Count_DP[28]_i_2__1_n_0 ,\Count_DP[28]_i_3__1_n_0 ,\Count_DP[28]_i_4__1_n_0 ,\Count_DP[28]_i_5__1_n_0 }));
  FDCE \Count_DP_reg[29] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[28]_i_1__1_n_6 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [29]));
  FDCE \Count_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[2]),
        .D(\Count_DP_reg[0]_i_1_n_5 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [2]));
  FDCE \Count_DP_reg[30] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[28]_i_1__1_n_5 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [30]));
  FDCE \Count_DP_reg[31] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[28]_i_1__1_n_4 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [31]));
  FDCE \Count_DP_reg[32] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[2]),
        .D(\Count_DP_reg[32]_i_1__1_n_7 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [32]));
  CARRY4 \Count_DP_reg[32]_i_1__1 
       (.CI(\Count_DP_reg[28]_i_1__1_n_0 ),
        .CO({\Count_DP_reg[32]_i_1__1_n_0 ,\Count_DP_reg[32]_i_1__1_n_1 ,\Count_DP_reg[32]_i_1__1_n_2 ,\Count_DP_reg[32]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[32]_i_1__1_n_4 ,\Count_DP_reg[32]_i_1__1_n_5 ,\Count_DP_reg[32]_i_1__1_n_6 ,\Count_DP_reg[32]_i_1__1_n_7 }),
        .S({\Count_DP[32]_i_2__1_n_0 ,\Count_DP[32]_i_3__1_n_0 ,\Count_DP[32]_i_4__1_n_0 ,\Count_DP[32]_i_5__1_n_0 }));
  FDCE \Count_DP_reg[33] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[2]),
        .D(\Count_DP_reg[32]_i_1__1_n_6 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [33]));
  FDCE \Count_DP_reg[34] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[2]),
        .D(\Count_DP_reg[32]_i_1__1_n_5 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [34]));
  FDCE \Count_DP_reg[35] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[2]),
        .D(\Count_DP_reg[32]_i_1__1_n_4 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [35]));
  FDCE \Count_DP_reg[36] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[2]),
        .D(\Count_DP_reg[36]_i_1__1_n_7 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [36]));
  CARRY4 \Count_DP_reg[36]_i_1__1 
       (.CI(\Count_DP_reg[32]_i_1__1_n_0 ),
        .CO({\NLW_Count_DP_reg[36]_i_1__1_CO_UNCONNECTED [3],\Count_DP_reg[36]_i_1__1_n_1 ,\Count_DP_reg[36]_i_1__1_n_2 ,\Count_DP_reg[36]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[36]_i_1__1_n_4 ,\Count_DP_reg[36]_i_1__1_n_5 ,\Count_DP_reg[36]_i_1__1_n_6 ,\Count_DP_reg[36]_i_1__1_n_7 }),
        .S({\Count_DP[36]_i_2__1_n_0 ,\Count_DP[36]_i_3__1_n_0 ,\Count_DP[36]_i_4__1_n_0 ,\Count_DP[36]_i_5__1_n_0 }));
  FDCE \Count_DP_reg[37] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[2]),
        .D(\Count_DP_reg[36]_i_1__1_n_6 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [37]));
  FDCE \Count_DP_reg[38] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[2]),
        .D(\Count_DP_reg[36]_i_1__1_n_5 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [38]));
  FDCE \Count_DP_reg[39] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[2]),
        .D(\Count_DP_reg[36]_i_1__1_n_4 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [39]));
  FDCE \Count_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[2]),
        .D(\Count_DP_reg[0]_i_1_n_4 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [3]));
  FDCE \Count_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[2]),
        .D(\Count_DP_reg[4]_i_1__1_n_7 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [4]));
  CARRY4 \Count_DP_reg[4]_i_1__1 
       (.CI(\Count_DP_reg[0]_i_1_n_0 ),
        .CO({\Count_DP_reg[4]_i_1__1_n_0 ,\Count_DP_reg[4]_i_1__1_n_1 ,\Count_DP_reg[4]_i_1__1_n_2 ,\Count_DP_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[4]_i_1__1_n_4 ,\Count_DP_reg[4]_i_1__1_n_5 ,\Count_DP_reg[4]_i_1__1_n_6 ,\Count_DP_reg[4]_i_1__1_n_7 }),
        .S({\Count_DP[4]_i_2__1_n_0 ,\Count_DP[4]_i_3__1_n_0 ,\Count_DP[4]_i_4__1_n_0 ,\Count_DP[4]_i_5__1_n_0 }));
  FDCE \Count_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[2]),
        .D(\Count_DP_reg[4]_i_1__1_n_6 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [5]));
  FDCE \Count_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[2]),
        .D(\Count_DP_reg[4]_i_1__1_n_5 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [6]));
  FDCE \Count_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[2]),
        .D(\Count_DP_reg[4]_i_1__1_n_4 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [7]));
  FDCE \Count_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[2]),
        .D(\Count_DP_reg[8]_i_1__1_n_7 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [8]));
  CARRY4 \Count_DP_reg[8]_i_1__1 
       (.CI(\Count_DP_reg[4]_i_1__1_n_0 ),
        .CO({\Count_DP_reg[8]_i_1__1_n_0 ,\Count_DP_reg[8]_i_1__1_n_1 ,\Count_DP_reg[8]_i_1__1_n_2 ,\Count_DP_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[8]_i_1__1_n_4 ,\Count_DP_reg[8]_i_1__1_n_5 ,\Count_DP_reg[8]_i_1__1_n_6 ,\Count_DP_reg[8]_i_1__1_n_7 }),
        .S({\Count_DP[8]_i_2__1_n_0 ,\Count_DP[8]_i_3__1_n_0 ,\Count_DP[8]_i_4__1_n_0 ,\Count_DP[8]_i_5__1_n_0 }));
  FDCE \Count_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[2]),
        .D(\Count_DP_reg[8]_i_1__1_n_6 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] [9]));
endmodule

(* ORIG_REF_NAME = "Counter" *) 
module brd_testAERDVSSM_0_0_Counter_6
   (\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] ,
    NOTMultiplexerConfigReg_DRun_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__3,
    \MultiplexerConfigReg_D_reg[Run_S] );
  output [39:0]\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] ;
  output NOTMultiplexerConfigReg_DRun_S;
  input LogicClk_CI;
  input [1:0]SyncSignalSyncFF_S_reg_rep__3;
  input \MultiplexerConfigReg_D_reg[Run_S] ;

  wire \Count_DP[0]_i_2__0_n_0 ;
  wire \Count_DP[0]_i_3__2_n_0 ;
  wire \Count_DP[0]_i_4__2_n_0 ;
  wire \Count_DP[0]_i_5__2_n_0 ;
  wire \Count_DP[12]_i_2__2_n_0 ;
  wire \Count_DP[12]_i_3__2_n_0 ;
  wire \Count_DP[12]_i_4__2_n_0 ;
  wire \Count_DP[12]_i_5__2_n_0 ;
  wire \Count_DP[16]_i_2__2_n_0 ;
  wire \Count_DP[16]_i_3__2_n_0 ;
  wire \Count_DP[16]_i_4__2_n_0 ;
  wire \Count_DP[16]_i_5__2_n_0 ;
  wire \Count_DP[20]_i_2__2_n_0 ;
  wire \Count_DP[20]_i_3__2_n_0 ;
  wire \Count_DP[20]_i_4__2_n_0 ;
  wire \Count_DP[20]_i_5__2_n_0 ;
  wire \Count_DP[24]_i_2__2_n_0 ;
  wire \Count_DP[24]_i_3__2_n_0 ;
  wire \Count_DP[24]_i_4__2_n_0 ;
  wire \Count_DP[24]_i_5__2_n_0 ;
  wire \Count_DP[28]_i_2__2_n_0 ;
  wire \Count_DP[28]_i_3__2_n_0 ;
  wire \Count_DP[28]_i_4__2_n_0 ;
  wire \Count_DP[28]_i_5__2_n_0 ;
  wire \Count_DP[32]_i_2__2_n_0 ;
  wire \Count_DP[32]_i_3__2_n_0 ;
  wire \Count_DP[32]_i_4__2_n_0 ;
  wire \Count_DP[32]_i_5__2_n_0 ;
  wire \Count_DP[36]_i_2__2_n_0 ;
  wire \Count_DP[36]_i_3__2_n_0 ;
  wire \Count_DP[36]_i_4__2_n_0 ;
  wire \Count_DP[36]_i_5__2_n_0 ;
  wire \Count_DP[4]_i_2__2_n_0 ;
  wire \Count_DP[4]_i_3__2_n_0 ;
  wire \Count_DP[4]_i_4__2_n_0 ;
  wire \Count_DP[4]_i_5__2_n_0 ;
  wire \Count_DP[8]_i_2__2_n_0 ;
  wire \Count_DP[8]_i_3__2_n_0 ;
  wire \Count_DP[8]_i_4__2_n_0 ;
  wire \Count_DP[8]_i_5__2_n_0 ;
  wire \Count_DP_reg[0]_i_1__0_n_0 ;
  wire \Count_DP_reg[0]_i_1__0_n_1 ;
  wire \Count_DP_reg[0]_i_1__0_n_2 ;
  wire \Count_DP_reg[0]_i_1__0_n_3 ;
  wire \Count_DP_reg[0]_i_1__0_n_4 ;
  wire \Count_DP_reg[0]_i_1__0_n_5 ;
  wire \Count_DP_reg[0]_i_1__0_n_6 ;
  wire \Count_DP_reg[0]_i_1__0_n_7 ;
  wire \Count_DP_reg[12]_i_1__2_n_0 ;
  wire \Count_DP_reg[12]_i_1__2_n_1 ;
  wire \Count_DP_reg[12]_i_1__2_n_2 ;
  wire \Count_DP_reg[12]_i_1__2_n_3 ;
  wire \Count_DP_reg[12]_i_1__2_n_4 ;
  wire \Count_DP_reg[12]_i_1__2_n_5 ;
  wire \Count_DP_reg[12]_i_1__2_n_6 ;
  wire \Count_DP_reg[12]_i_1__2_n_7 ;
  wire \Count_DP_reg[16]_i_1__2_n_0 ;
  wire \Count_DP_reg[16]_i_1__2_n_1 ;
  wire \Count_DP_reg[16]_i_1__2_n_2 ;
  wire \Count_DP_reg[16]_i_1__2_n_3 ;
  wire \Count_DP_reg[16]_i_1__2_n_4 ;
  wire \Count_DP_reg[16]_i_1__2_n_5 ;
  wire \Count_DP_reg[16]_i_1__2_n_6 ;
  wire \Count_DP_reg[16]_i_1__2_n_7 ;
  wire \Count_DP_reg[20]_i_1__2_n_0 ;
  wire \Count_DP_reg[20]_i_1__2_n_1 ;
  wire \Count_DP_reg[20]_i_1__2_n_2 ;
  wire \Count_DP_reg[20]_i_1__2_n_3 ;
  wire \Count_DP_reg[20]_i_1__2_n_4 ;
  wire \Count_DP_reg[20]_i_1__2_n_5 ;
  wire \Count_DP_reg[20]_i_1__2_n_6 ;
  wire \Count_DP_reg[20]_i_1__2_n_7 ;
  wire \Count_DP_reg[24]_i_1__2_n_0 ;
  wire \Count_DP_reg[24]_i_1__2_n_1 ;
  wire \Count_DP_reg[24]_i_1__2_n_2 ;
  wire \Count_DP_reg[24]_i_1__2_n_3 ;
  wire \Count_DP_reg[24]_i_1__2_n_4 ;
  wire \Count_DP_reg[24]_i_1__2_n_5 ;
  wire \Count_DP_reg[24]_i_1__2_n_6 ;
  wire \Count_DP_reg[24]_i_1__2_n_7 ;
  wire \Count_DP_reg[28]_i_1__2_n_0 ;
  wire \Count_DP_reg[28]_i_1__2_n_1 ;
  wire \Count_DP_reg[28]_i_1__2_n_2 ;
  wire \Count_DP_reg[28]_i_1__2_n_3 ;
  wire \Count_DP_reg[28]_i_1__2_n_4 ;
  wire \Count_DP_reg[28]_i_1__2_n_5 ;
  wire \Count_DP_reg[28]_i_1__2_n_6 ;
  wire \Count_DP_reg[28]_i_1__2_n_7 ;
  wire \Count_DP_reg[32]_i_1__2_n_0 ;
  wire \Count_DP_reg[32]_i_1__2_n_1 ;
  wire \Count_DP_reg[32]_i_1__2_n_2 ;
  wire \Count_DP_reg[32]_i_1__2_n_3 ;
  wire \Count_DP_reg[32]_i_1__2_n_4 ;
  wire \Count_DP_reg[32]_i_1__2_n_5 ;
  wire \Count_DP_reg[32]_i_1__2_n_6 ;
  wire \Count_DP_reg[32]_i_1__2_n_7 ;
  wire \Count_DP_reg[36]_i_1__2_n_1 ;
  wire \Count_DP_reg[36]_i_1__2_n_2 ;
  wire \Count_DP_reg[36]_i_1__2_n_3 ;
  wire \Count_DP_reg[36]_i_1__2_n_4 ;
  wire \Count_DP_reg[36]_i_1__2_n_5 ;
  wire \Count_DP_reg[36]_i_1__2_n_6 ;
  wire \Count_DP_reg[36]_i_1__2_n_7 ;
  wire \Count_DP_reg[4]_i_1__2_n_0 ;
  wire \Count_DP_reg[4]_i_1__2_n_1 ;
  wire \Count_DP_reg[4]_i_1__2_n_2 ;
  wire \Count_DP_reg[4]_i_1__2_n_3 ;
  wire \Count_DP_reg[4]_i_1__2_n_4 ;
  wire \Count_DP_reg[4]_i_1__2_n_5 ;
  wire \Count_DP_reg[4]_i_1__2_n_6 ;
  wire \Count_DP_reg[4]_i_1__2_n_7 ;
  wire \Count_DP_reg[8]_i_1__2_n_0 ;
  wire \Count_DP_reg[8]_i_1__2_n_1 ;
  wire \Count_DP_reg[8]_i_1__2_n_2 ;
  wire \Count_DP_reg[8]_i_1__2_n_3 ;
  wire \Count_DP_reg[8]_i_1__2_n_4 ;
  wire \Count_DP_reg[8]_i_1__2_n_5 ;
  wire \Count_DP_reg[8]_i_1__2_n_6 ;
  wire \Count_DP_reg[8]_i_1__2_n_7 ;
  wire LogicClk_CI;
  wire [39:0]\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] ;
  wire \MultiplexerConfigReg_D_reg[Run_S] ;
  wire NOTMultiplexerConfigReg_DRun_S;
  wire [1:0]SyncSignalSyncFF_S_reg_rep__3;
  wire [3:3]\NLW_Count_DP_reg[36]_i_1__2_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \Count_DP[0]_i_1__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .O(NOTMultiplexerConfigReg_DRun_S));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_2__0 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [3]),
        .O(\Count_DP[0]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_3__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [2]),
        .O(\Count_DP[0]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[0]_i_4__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [1]),
        .O(\Count_DP[0]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \Count_DP[0]_i_5__2 
       (.I0(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [0]),
        .I1(\MultiplexerConfigReg_D_reg[Run_S] ),
        .O(\Count_DP[0]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_2__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [15]),
        .O(\Count_DP[12]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_3__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [14]),
        .O(\Count_DP[12]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_4__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [13]),
        .O(\Count_DP[12]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[12]_i_5__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [12]),
        .O(\Count_DP[12]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_2__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [19]),
        .O(\Count_DP[16]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_3__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [18]),
        .O(\Count_DP[16]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_4__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [17]),
        .O(\Count_DP[16]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[16]_i_5__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [16]),
        .O(\Count_DP[16]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_2__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [23]),
        .O(\Count_DP[20]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_3__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [22]),
        .O(\Count_DP[20]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_4__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [21]),
        .O(\Count_DP[20]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[20]_i_5__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [20]),
        .O(\Count_DP[20]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_2__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [27]),
        .O(\Count_DP[24]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_3__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [26]),
        .O(\Count_DP[24]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_4__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [25]),
        .O(\Count_DP[24]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[24]_i_5__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [24]),
        .O(\Count_DP[24]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_2__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [31]),
        .O(\Count_DP[28]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_3__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [30]),
        .O(\Count_DP[28]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_4__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [29]),
        .O(\Count_DP[28]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[28]_i_5__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [28]),
        .O(\Count_DP[28]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_2__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [35]),
        .O(\Count_DP[32]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_3__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [34]),
        .O(\Count_DP[32]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_4__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [33]),
        .O(\Count_DP[32]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[32]_i_5__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [32]),
        .O(\Count_DP[32]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_2__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [39]),
        .O(\Count_DP[36]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_3__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [38]),
        .O(\Count_DP[36]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_4__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [37]),
        .O(\Count_DP[36]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[36]_i_5__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [36]),
        .O(\Count_DP[36]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_2__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [7]),
        .O(\Count_DP[4]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_3__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [6]),
        .O(\Count_DP[4]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_4__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [5]),
        .O(\Count_DP[4]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[4]_i_5__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [4]),
        .O(\Count_DP[4]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_2__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [11]),
        .O(\Count_DP[8]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_3__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [10]),
        .O(\Count_DP[8]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_4__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [9]),
        .O(\Count_DP[8]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[8]_i_5__2 
       (.I0(\MultiplexerConfigReg_D_reg[Run_S] ),
        .I1(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [8]),
        .O(\Count_DP[8]_i_5__2_n_0 ));
  FDCE \Count_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[0]),
        .D(\Count_DP_reg[0]_i_1__0_n_7 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [0]));
  CARRY4 \Count_DP_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\Count_DP_reg[0]_i_1__0_n_0 ,\Count_DP_reg[0]_i_1__0_n_1 ,\Count_DP_reg[0]_i_1__0_n_2 ,\Count_DP_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\MultiplexerConfigReg_D_reg[Run_S] }),
        .O({\Count_DP_reg[0]_i_1__0_n_4 ,\Count_DP_reg[0]_i_1__0_n_5 ,\Count_DP_reg[0]_i_1__0_n_6 ,\Count_DP_reg[0]_i_1__0_n_7 }),
        .S({\Count_DP[0]_i_2__0_n_0 ,\Count_DP[0]_i_3__2_n_0 ,\Count_DP[0]_i_4__2_n_0 ,\Count_DP[0]_i_5__2_n_0 }));
  FDCE \Count_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[8]_i_1__2_n_5 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [10]));
  FDCE \Count_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[8]_i_1__2_n_4 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [11]));
  FDCE \Count_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[12]_i_1__2_n_7 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [12]));
  CARRY4 \Count_DP_reg[12]_i_1__2 
       (.CI(\Count_DP_reg[8]_i_1__2_n_0 ),
        .CO({\Count_DP_reg[12]_i_1__2_n_0 ,\Count_DP_reg[12]_i_1__2_n_1 ,\Count_DP_reg[12]_i_1__2_n_2 ,\Count_DP_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[12]_i_1__2_n_4 ,\Count_DP_reg[12]_i_1__2_n_5 ,\Count_DP_reg[12]_i_1__2_n_6 ,\Count_DP_reg[12]_i_1__2_n_7 }),
        .S({\Count_DP[12]_i_2__2_n_0 ,\Count_DP[12]_i_3__2_n_0 ,\Count_DP[12]_i_4__2_n_0 ,\Count_DP[12]_i_5__2_n_0 }));
  FDCE \Count_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[12]_i_1__2_n_6 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [13]));
  FDCE \Count_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[12]_i_1__2_n_5 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [14]));
  FDCE \Count_DP_reg[15] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[12]_i_1__2_n_4 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [15]));
  FDCE \Count_DP_reg[16] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[16]_i_1__2_n_7 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [16]));
  CARRY4 \Count_DP_reg[16]_i_1__2 
       (.CI(\Count_DP_reg[12]_i_1__2_n_0 ),
        .CO({\Count_DP_reg[16]_i_1__2_n_0 ,\Count_DP_reg[16]_i_1__2_n_1 ,\Count_DP_reg[16]_i_1__2_n_2 ,\Count_DP_reg[16]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[16]_i_1__2_n_4 ,\Count_DP_reg[16]_i_1__2_n_5 ,\Count_DP_reg[16]_i_1__2_n_6 ,\Count_DP_reg[16]_i_1__2_n_7 }),
        .S({\Count_DP[16]_i_2__2_n_0 ,\Count_DP[16]_i_3__2_n_0 ,\Count_DP[16]_i_4__2_n_0 ,\Count_DP[16]_i_5__2_n_0 }));
  FDCE \Count_DP_reg[17] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[16]_i_1__2_n_6 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [17]));
  FDCE \Count_DP_reg[18] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[16]_i_1__2_n_5 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [18]));
  FDCE \Count_DP_reg[19] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[16]_i_1__2_n_4 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [19]));
  FDCE \Count_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[0]_i_1__0_n_6 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [1]));
  FDCE \Count_DP_reg[20] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[20]_i_1__2_n_7 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [20]));
  CARRY4 \Count_DP_reg[20]_i_1__2 
       (.CI(\Count_DP_reg[16]_i_1__2_n_0 ),
        .CO({\Count_DP_reg[20]_i_1__2_n_0 ,\Count_DP_reg[20]_i_1__2_n_1 ,\Count_DP_reg[20]_i_1__2_n_2 ,\Count_DP_reg[20]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[20]_i_1__2_n_4 ,\Count_DP_reg[20]_i_1__2_n_5 ,\Count_DP_reg[20]_i_1__2_n_6 ,\Count_DP_reg[20]_i_1__2_n_7 }),
        .S({\Count_DP[20]_i_2__2_n_0 ,\Count_DP[20]_i_3__2_n_0 ,\Count_DP[20]_i_4__2_n_0 ,\Count_DP[20]_i_5__2_n_0 }));
  FDCE \Count_DP_reg[21] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[20]_i_1__2_n_6 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [21]));
  FDCE \Count_DP_reg[22] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[20]_i_1__2_n_5 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [22]));
  FDCE \Count_DP_reg[23] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[20]_i_1__2_n_4 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [23]));
  FDCE \Count_DP_reg[24] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[24]_i_1__2_n_7 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [24]));
  CARRY4 \Count_DP_reg[24]_i_1__2 
       (.CI(\Count_DP_reg[20]_i_1__2_n_0 ),
        .CO({\Count_DP_reg[24]_i_1__2_n_0 ,\Count_DP_reg[24]_i_1__2_n_1 ,\Count_DP_reg[24]_i_1__2_n_2 ,\Count_DP_reg[24]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[24]_i_1__2_n_4 ,\Count_DP_reg[24]_i_1__2_n_5 ,\Count_DP_reg[24]_i_1__2_n_6 ,\Count_DP_reg[24]_i_1__2_n_7 }),
        .S({\Count_DP[24]_i_2__2_n_0 ,\Count_DP[24]_i_3__2_n_0 ,\Count_DP[24]_i_4__2_n_0 ,\Count_DP[24]_i_5__2_n_0 }));
  FDCE \Count_DP_reg[25] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[24]_i_1__2_n_6 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [25]));
  FDCE \Count_DP_reg[26] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[24]_i_1__2_n_5 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [26]));
  FDCE \Count_DP_reg[27] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[24]_i_1__2_n_4 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [27]));
  FDCE \Count_DP_reg[28] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[28]_i_1__2_n_7 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [28]));
  CARRY4 \Count_DP_reg[28]_i_1__2 
       (.CI(\Count_DP_reg[24]_i_1__2_n_0 ),
        .CO({\Count_DP_reg[28]_i_1__2_n_0 ,\Count_DP_reg[28]_i_1__2_n_1 ,\Count_DP_reg[28]_i_1__2_n_2 ,\Count_DP_reg[28]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[28]_i_1__2_n_4 ,\Count_DP_reg[28]_i_1__2_n_5 ,\Count_DP_reg[28]_i_1__2_n_6 ,\Count_DP_reg[28]_i_1__2_n_7 }),
        .S({\Count_DP[28]_i_2__2_n_0 ,\Count_DP[28]_i_3__2_n_0 ,\Count_DP[28]_i_4__2_n_0 ,\Count_DP[28]_i_5__2_n_0 }));
  FDCE \Count_DP_reg[29] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[28]_i_1__2_n_6 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [29]));
  FDCE \Count_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[0]_i_1__0_n_5 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [2]));
  FDCE \Count_DP_reg[30] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[28]_i_1__2_n_5 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [30]));
  FDCE \Count_DP_reg[31] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[28]_i_1__2_n_4 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [31]));
  FDCE \Count_DP_reg[32] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[32]_i_1__2_n_7 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [32]));
  CARRY4 \Count_DP_reg[32]_i_1__2 
       (.CI(\Count_DP_reg[28]_i_1__2_n_0 ),
        .CO({\Count_DP_reg[32]_i_1__2_n_0 ,\Count_DP_reg[32]_i_1__2_n_1 ,\Count_DP_reg[32]_i_1__2_n_2 ,\Count_DP_reg[32]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[32]_i_1__2_n_4 ,\Count_DP_reg[32]_i_1__2_n_5 ,\Count_DP_reg[32]_i_1__2_n_6 ,\Count_DP_reg[32]_i_1__2_n_7 }),
        .S({\Count_DP[32]_i_2__2_n_0 ,\Count_DP[32]_i_3__2_n_0 ,\Count_DP[32]_i_4__2_n_0 ,\Count_DP[32]_i_5__2_n_0 }));
  FDCE \Count_DP_reg[33] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[32]_i_1__2_n_6 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [33]));
  FDCE \Count_DP_reg[34] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[32]_i_1__2_n_5 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [34]));
  FDCE \Count_DP_reg[35] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[32]_i_1__2_n_4 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [35]));
  FDCE \Count_DP_reg[36] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[36]_i_1__2_n_7 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [36]));
  CARRY4 \Count_DP_reg[36]_i_1__2 
       (.CI(\Count_DP_reg[32]_i_1__2_n_0 ),
        .CO({\NLW_Count_DP_reg[36]_i_1__2_CO_UNCONNECTED [3],\Count_DP_reg[36]_i_1__2_n_1 ,\Count_DP_reg[36]_i_1__2_n_2 ,\Count_DP_reg[36]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[36]_i_1__2_n_4 ,\Count_DP_reg[36]_i_1__2_n_5 ,\Count_DP_reg[36]_i_1__2_n_6 ,\Count_DP_reg[36]_i_1__2_n_7 }),
        .S({\Count_DP[36]_i_2__2_n_0 ,\Count_DP[36]_i_3__2_n_0 ,\Count_DP[36]_i_4__2_n_0 ,\Count_DP[36]_i_5__2_n_0 }));
  FDCE \Count_DP_reg[37] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[36]_i_1__2_n_6 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [37]));
  FDCE \Count_DP_reg[38] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[36]_i_1__2_n_5 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [38]));
  FDCE \Count_DP_reg[39] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[36]_i_1__2_n_4 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [39]));
  FDCE \Count_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[0]_i_1__0_n_4 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [3]));
  FDCE \Count_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[4]_i_1__2_n_7 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [4]));
  CARRY4 \Count_DP_reg[4]_i_1__2 
       (.CI(\Count_DP_reg[0]_i_1__0_n_0 ),
        .CO({\Count_DP_reg[4]_i_1__2_n_0 ,\Count_DP_reg[4]_i_1__2_n_1 ,\Count_DP_reg[4]_i_1__2_n_2 ,\Count_DP_reg[4]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[4]_i_1__2_n_4 ,\Count_DP_reg[4]_i_1__2_n_5 ,\Count_DP_reg[4]_i_1__2_n_6 ,\Count_DP_reg[4]_i_1__2_n_7 }),
        .S({\Count_DP[4]_i_2__2_n_0 ,\Count_DP[4]_i_3__2_n_0 ,\Count_DP[4]_i_4__2_n_0 ,\Count_DP[4]_i_5__2_n_0 }));
  FDCE \Count_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[4]_i_1__2_n_6 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [5]));
  FDCE \Count_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[4]_i_1__2_n_5 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [6]));
  FDCE \Count_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[4]_i_1__2_n_4 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [7]));
  FDCE \Count_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[8]_i_1__2_n_7 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [8]));
  CARRY4 \Count_DP_reg[8]_i_1__2 
       (.CI(\Count_DP_reg[4]_i_1__2_n_0 ),
        .CO({\Count_DP_reg[8]_i_1__2_n_0 ,\Count_DP_reg[8]_i_1__2_n_1 ,\Count_DP_reg[8]_i_1__2_n_2 ,\Count_DP_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[8]_i_1__2_n_4 ,\Count_DP_reg[8]_i_1__2_n_5 ,\Count_DP_reg[8]_i_1__2_n_6 ,\Count_DP_reg[8]_i_1__2_n_7 }),
        .S({\Count_DP[8]_i_2__2_n_0 ,\Count_DP[8]_i_3__2_n_0 ,\Count_DP[8]_i_4__2_n_0 ,\Count_DP[8]_i_5__2_n_0 }));
  FDCE \Count_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(NOTMultiplexerConfigReg_DRun_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__3[1]),
        .D(\Count_DP_reg[8]_i_1__2_n_6 ),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] [9]));
endmodule

(* ORIG_REF_NAME = "Counter" *) 
module brd_testAERDVSSM_0_0_Counter__parameterized0
   (D,
    E,
    \ParamAddressReg_DP_reg[0]_rep ,
    \ParamInput_DP_reg[15] ,
    \State_DP_reg[1] ,
    \State_DP_reg[0] ,
    SPISlaveSelectSync_SB,
    SPISlaveSelectEdgeDetectorReg_S,
    \State_DP_reg[0]_0 ,
    State_DP,
    SPIClockEdgeDetectorReg_S_reg,
    SPIClockSync_C,
    Q,
    \ShiftReg_DP_reg[30] ,
    ReadOperationReg_SP,
    LogicClk_CI,
    AR);
  output [31:0]D;
  output [0:0]E;
  output [0:0]\ParamAddressReg_DP_reg[0]_rep ;
  output [1:0]\ParamInput_DP_reg[15] ;
  output \State_DP_reg[1] ;
  output \State_DP_reg[0] ;
  input SPISlaveSelectSync_SB;
  input SPISlaveSelectEdgeDetectorReg_S;
  input \State_DP_reg[0]_0 ;
  input [0:0]State_DP;
  input SPIClockEdgeDetectorReg_S_reg;
  input SPIClockSync_C;
  input [31:0]Q;
  input [30:0]\ShiftReg_DP_reg[30] ;
  input ReadOperationReg_SP;
  input LogicClk_CI;
  input [0:0]AR;

  wire [0:0]AR;
  wire [5:0]Count_DN;
  wire \Count_DP[4]_i_2__7_n_0 ;
  wire \Count_DP[5]_i_1__1_n_0 ;
  wire \Count_DP[5]_i_3_n_0 ;
  wire [31:0]D;
  wire [0:0]E;
  wire LogicClk_CI;
  wire \ModuleAddressReg_DP[6]_i_2_n_0 ;
  wire \ParamAddressReg_DP[7]_i_2_n_0 ;
  wire [0:0]\ParamAddressReg_DP_reg[0]_rep ;
  wire \ParamInput_DP[7]_i_2_n_0 ;
  wire [1:0]\ParamInput_DP_reg[15] ;
  wire [31:0]Q;
  wire ReadOperationReg_SP;
  wire [5:0]SPIBitCount_D;
  wire SPIClockEdgeDetectorReg_S_reg;
  wire SPIClockSync_C;
  wire SPISlaveSelectEdgeDetectorReg_S;
  wire SPISlaveSelectSync_SB;
  wire \ShiftReg_DP[31]_i_3_n_0 ;
  wire \ShiftReg_DP[31]_i_4_n_0 ;
  wire [30:0]\ShiftReg_DP_reg[30] ;
  wire [0:0]State_DP;
  wire \State_DP[1]_i_2__0_n_0 ;
  wire \State_DP[1]_i_3__0_n_0 ;
  wire \State_DP[1]_i_4_n_0 ;
  wire \State_DP[1]_i_5_n_0 ;
  wire \State_DP_reg[0] ;
  wire \State_DP_reg[0]_0 ;
  wire \State_DP_reg[1] ;

  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \Count_DP[0]_i_1__7 
       (.I0(State_DP),
        .I1(\State_DP_reg[0]_0 ),
        .I2(SPIBitCount_D[0]),
        .O(Count_DN[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0EE0)) 
    \Count_DP[1]_i_1__2 
       (.I0(\State_DP_reg[0]_0 ),
        .I1(State_DP),
        .I2(SPIBitCount_D[0]),
        .I3(SPIBitCount_D[1]),
        .O(Count_DN[1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h77708880)) 
    \Count_DP[2]_i_1__2 
       (.I0(SPIBitCount_D[0]),
        .I1(SPIBitCount_D[1]),
        .I2(State_DP),
        .I3(\State_DP_reg[0]_0 ),
        .I4(SPIBitCount_D[2]),
        .O(Count_DN[2]));
  LUT6 #(
    .INIT(64'h7F7F7F0080808000)) 
    \Count_DP[3]_i_1__2 
       (.I0(SPIBitCount_D[1]),
        .I1(SPIBitCount_D[0]),
        .I2(SPIBitCount_D[2]),
        .I3(State_DP),
        .I4(\State_DP_reg[0]_0 ),
        .I5(SPIBitCount_D[3]),
        .O(Count_DN[3]));
  LUT6 #(
    .INIT(64'h7FFF800000000000)) 
    \Count_DP[4]_i_1__1 
       (.I0(SPIBitCount_D[1]),
        .I1(SPIBitCount_D[0]),
        .I2(SPIBitCount_D[2]),
        .I3(SPIBitCount_D[3]),
        .I4(SPIBitCount_D[4]),
        .I5(\Count_DP[4]_i_2__7_n_0 ),
        .O(Count_DN[4]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \Count_DP[4]_i_2__7 
       (.I0(\State_DP_reg[0]_0 ),
        .I1(State_DP),
        .O(\Count_DP[4]_i_2__7_n_0 ));
  LUT5 #(
    .INIT(32'h0055105D)) 
    \Count_DP[5]_i_1__1 
       (.I0(State_DP),
        .I1(SPIClockEdgeDetectorReg_S_reg),
        .I2(SPIClockSync_C),
        .I3(\State_DP_reg[0]_0 ),
        .I4(SPISlaveSelectSync_SB),
        .O(\Count_DP[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hDFDFDF0020202000)) 
    \Count_DP[5]_i_2 
       (.I0(SPIBitCount_D[3]),
        .I1(\Count_DP[5]_i_3_n_0 ),
        .I2(SPIBitCount_D[4]),
        .I3(State_DP),
        .I4(\State_DP_reg[0]_0 ),
        .I5(SPIBitCount_D[5]),
        .O(Count_DN[5]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \Count_DP[5]_i_3 
       (.I0(SPIBitCount_D[1]),
        .I1(SPIBitCount_D[0]),
        .I2(SPIBitCount_D[2]),
        .O(\Count_DP[5]_i_3_n_0 ));
  FDCE \Count_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(\Count_DP[5]_i_1__1_n_0 ),
        .CLR(AR),
        .D(Count_DN[0]),
        .Q(SPIBitCount_D[0]));
  FDCE \Count_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(\Count_DP[5]_i_1__1_n_0 ),
        .CLR(AR),
        .D(Count_DN[1]),
        .Q(SPIBitCount_D[1]));
  FDCE \Count_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(\Count_DP[5]_i_1__1_n_0 ),
        .CLR(AR),
        .D(Count_DN[2]),
        .Q(SPIBitCount_D[2]));
  FDCE \Count_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(\Count_DP[5]_i_1__1_n_0 ),
        .CLR(AR),
        .D(Count_DN[3]),
        .Q(SPIBitCount_D[3]));
  FDCE \Count_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(\Count_DP[5]_i_1__1_n_0 ),
        .CLR(AR),
        .D(Count_DN[4]),
        .Q(SPIBitCount_D[4]));
  FDCE \Count_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(\Count_DP[5]_i_1__1_n_0 ),
        .CLR(AR),
        .D(Count_DN[5]),
        .Q(SPIBitCount_D[5]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \ModuleAddressReg_DP[6]_i_1 
       (.I0(\State_DP_reg[0]_0 ),
        .I1(State_DP),
        .I2(SPIBitCount_D[5]),
        .I3(SPIBitCount_D[4]),
        .I4(SPIBitCount_D[3]),
        .I5(\ModuleAddressReg_DP[6]_i_2_n_0 ),
        .O(E));
  LUT3 #(
    .INIT(8'hFE)) 
    \ModuleAddressReg_DP[6]_i_2 
       (.I0(SPIBitCount_D[2]),
        .I1(SPIBitCount_D[1]),
        .I2(SPIBitCount_D[0]),
        .O(\ModuleAddressReg_DP[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ParamAddressReg_DP[7]_i_1 
       (.I0(State_DP),
        .I1(\State_DP_reg[0]_0 ),
        .I2(\ParamAddressReg_DP[7]_i_2_n_0 ),
        .O(\ParamAddressReg_DP_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \ParamAddressReg_DP[7]_i_2 
       (.I0(SPIBitCount_D[3]),
        .I1(SPIBitCount_D[4]),
        .I2(SPIBitCount_D[2]),
        .I3(SPIBitCount_D[1]),
        .I4(SPIBitCount_D[0]),
        .I5(SPIBitCount_D[5]),
        .O(\ParamAddressReg_DP[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \ParamInput_DP[15]_i_1 
       (.I0(\State_DP_reg[0]_0 ),
        .I1(State_DP),
        .I2(SPIBitCount_D[4]),
        .I3(SPIBitCount_D[5]),
        .I4(SPIBitCount_D[3]),
        .I5(\ModuleAddressReg_DP[6]_i_2_n_0 ),
        .O(\ParamInput_DP_reg[15] [1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \ParamInput_DP[7]_i_1 
       (.I0(SPIBitCount_D[5]),
        .I1(\State_DP_reg[0]_0 ),
        .I2(State_DP),
        .I3(\ParamInput_DP[7]_i_2_n_0 ),
        .O(\ParamInput_DP_reg[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \ParamInput_DP[7]_i_2 
       (.I0(SPIBitCount_D[0]),
        .I1(SPIBitCount_D[1]),
        .I2(SPIBitCount_D[2]),
        .I3(SPIBitCount_D[4]),
        .I4(SPIBitCount_D[3]),
        .O(\ParamInput_DP[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ShiftReg_DP[0]_i_1 
       (.I0(\ShiftReg_DP[31]_i_3_n_0 ),
        .I1(Q[0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[10]_i_1 
       (.I0(Q[10]),
        .I1(\ShiftReg_DP[31]_i_3_n_0 ),
        .I2(\ShiftReg_DP_reg[30] [9]),
        .I3(\ShiftReg_DP[31]_i_4_n_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[11]_i_1 
       (.I0(Q[11]),
        .I1(\ShiftReg_DP[31]_i_3_n_0 ),
        .I2(\ShiftReg_DP_reg[30] [10]),
        .I3(\ShiftReg_DP[31]_i_4_n_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[12]_i_1 
       (.I0(Q[12]),
        .I1(\ShiftReg_DP[31]_i_3_n_0 ),
        .I2(\ShiftReg_DP_reg[30] [11]),
        .I3(\ShiftReg_DP[31]_i_4_n_0 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[13]_i_1 
       (.I0(Q[13]),
        .I1(\ShiftReg_DP[31]_i_3_n_0 ),
        .I2(\ShiftReg_DP_reg[30] [12]),
        .I3(\ShiftReg_DP[31]_i_4_n_0 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[14]_i_1 
       (.I0(Q[14]),
        .I1(\ShiftReg_DP[31]_i_3_n_0 ),
        .I2(\ShiftReg_DP_reg[30] [13]),
        .I3(\ShiftReg_DP[31]_i_4_n_0 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[15]_i_1 
       (.I0(Q[15]),
        .I1(\ShiftReg_DP[31]_i_3_n_0 ),
        .I2(\ShiftReg_DP_reg[30] [14]),
        .I3(\ShiftReg_DP[31]_i_4_n_0 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[16]_i_1 
       (.I0(Q[16]),
        .I1(\ShiftReg_DP[31]_i_3_n_0 ),
        .I2(\ShiftReg_DP_reg[30] [15]),
        .I3(\ShiftReg_DP[31]_i_4_n_0 ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[17]_i_1 
       (.I0(Q[17]),
        .I1(\ShiftReg_DP[31]_i_3_n_0 ),
        .I2(\ShiftReg_DP_reg[30] [16]),
        .I3(\ShiftReg_DP[31]_i_4_n_0 ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[18]_i_1 
       (.I0(Q[18]),
        .I1(\ShiftReg_DP[31]_i_3_n_0 ),
        .I2(\ShiftReg_DP_reg[30] [17]),
        .I3(\ShiftReg_DP[31]_i_4_n_0 ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[19]_i_1 
       (.I0(Q[19]),
        .I1(\ShiftReg_DP[31]_i_3_n_0 ),
        .I2(\ShiftReg_DP_reg[30] [18]),
        .I3(\ShiftReg_DP[31]_i_4_n_0 ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[1]_i_1 
       (.I0(Q[1]),
        .I1(\ShiftReg_DP[31]_i_3_n_0 ),
        .I2(\ShiftReg_DP_reg[30] [0]),
        .I3(\ShiftReg_DP[31]_i_4_n_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[20]_i_1 
       (.I0(Q[20]),
        .I1(\ShiftReg_DP[31]_i_3_n_0 ),
        .I2(\ShiftReg_DP_reg[30] [19]),
        .I3(\ShiftReg_DP[31]_i_4_n_0 ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[21]_i_1 
       (.I0(Q[21]),
        .I1(\ShiftReg_DP[31]_i_3_n_0 ),
        .I2(\ShiftReg_DP_reg[30] [20]),
        .I3(\ShiftReg_DP[31]_i_4_n_0 ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[22]_i_1 
       (.I0(Q[22]),
        .I1(\ShiftReg_DP[31]_i_3_n_0 ),
        .I2(\ShiftReg_DP_reg[30] [21]),
        .I3(\ShiftReg_DP[31]_i_4_n_0 ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[23]_i_1 
       (.I0(Q[23]),
        .I1(\ShiftReg_DP[31]_i_3_n_0 ),
        .I2(\ShiftReg_DP_reg[30] [22]),
        .I3(\ShiftReg_DP[31]_i_4_n_0 ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[24]_i_1 
       (.I0(Q[24]),
        .I1(\ShiftReg_DP[31]_i_3_n_0 ),
        .I2(\ShiftReg_DP_reg[30] [23]),
        .I3(\ShiftReg_DP[31]_i_4_n_0 ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[25]_i_1 
       (.I0(Q[25]),
        .I1(\ShiftReg_DP[31]_i_3_n_0 ),
        .I2(\ShiftReg_DP_reg[30] [24]),
        .I3(\ShiftReg_DP[31]_i_4_n_0 ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[26]_i_1 
       (.I0(Q[26]),
        .I1(\ShiftReg_DP[31]_i_3_n_0 ),
        .I2(\ShiftReg_DP_reg[30] [25]),
        .I3(\ShiftReg_DP[31]_i_4_n_0 ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[27]_i_1 
       (.I0(Q[27]),
        .I1(\ShiftReg_DP[31]_i_3_n_0 ),
        .I2(\ShiftReg_DP_reg[30] [26]),
        .I3(\ShiftReg_DP[31]_i_4_n_0 ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[28]_i_1 
       (.I0(Q[28]),
        .I1(\ShiftReg_DP[31]_i_3_n_0 ),
        .I2(\ShiftReg_DP_reg[30] [27]),
        .I3(\ShiftReg_DP[31]_i_4_n_0 ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[29]_i_1 
       (.I0(Q[29]),
        .I1(\ShiftReg_DP[31]_i_3_n_0 ),
        .I2(\ShiftReg_DP_reg[30] [28]),
        .I3(\ShiftReg_DP[31]_i_4_n_0 ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[2]_i_1 
       (.I0(Q[2]),
        .I1(\ShiftReg_DP[31]_i_3_n_0 ),
        .I2(\ShiftReg_DP_reg[30] [1]),
        .I3(\ShiftReg_DP[31]_i_4_n_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[30]_i_1 
       (.I0(Q[30]),
        .I1(\ShiftReg_DP[31]_i_3_n_0 ),
        .I2(\ShiftReg_DP_reg[30] [29]),
        .I3(\ShiftReg_DP[31]_i_4_n_0 ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[31]_i_2 
       (.I0(Q[31]),
        .I1(\ShiftReg_DP[31]_i_3_n_0 ),
        .I2(\ShiftReg_DP_reg[30] [30]),
        .I3(\ShiftReg_DP[31]_i_4_n_0 ),
        .O(D[31]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \ShiftReg_DP[31]_i_3 
       (.I0(State_DP),
        .I1(SPISlaveSelectSync_SB),
        .I2(\State_DP_reg[0]_0 ),
        .I3(SPIClockSync_C),
        .I4(SPIClockEdgeDetectorReg_S_reg),
        .I5(\ParamAddressReg_DP[7]_i_2_n_0 ),
        .O(\ShiftReg_DP[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ShiftReg_DP[31]_i_4 
       (.I0(State_DP),
        .I1(SPISlaveSelectSync_SB),
        .I2(\State_DP_reg[0]_0 ),
        .I3(SPIClockSync_C),
        .I4(SPIClockEdgeDetectorReg_S_reg),
        .I5(\ParamAddressReg_DP[7]_i_2_n_0 ),
        .O(\ShiftReg_DP[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[3]_i_1 
       (.I0(Q[3]),
        .I1(\ShiftReg_DP[31]_i_3_n_0 ),
        .I2(\ShiftReg_DP_reg[30] [2]),
        .I3(\ShiftReg_DP[31]_i_4_n_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[4]_i_1 
       (.I0(Q[4]),
        .I1(\ShiftReg_DP[31]_i_3_n_0 ),
        .I2(\ShiftReg_DP_reg[30] [3]),
        .I3(\ShiftReg_DP[31]_i_4_n_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[5]_i_1 
       (.I0(Q[5]),
        .I1(\ShiftReg_DP[31]_i_3_n_0 ),
        .I2(\ShiftReg_DP_reg[30] [4]),
        .I3(\ShiftReg_DP[31]_i_4_n_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[6]_i_1 
       (.I0(Q[6]),
        .I1(\ShiftReg_DP[31]_i_3_n_0 ),
        .I2(\ShiftReg_DP_reg[30] [5]),
        .I3(\ShiftReg_DP[31]_i_4_n_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[7]_i_1__0 
       (.I0(Q[7]),
        .I1(\ShiftReg_DP[31]_i_3_n_0 ),
        .I2(\ShiftReg_DP_reg[30] [6]),
        .I3(\ShiftReg_DP[31]_i_4_n_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[8]_i_1 
       (.I0(Q[8]),
        .I1(\ShiftReg_DP[31]_i_3_n_0 ),
        .I2(\ShiftReg_DP_reg[30] [7]),
        .I3(\ShiftReg_DP[31]_i_4_n_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[9]_i_1 
       (.I0(Q[9]),
        .I1(\ShiftReg_DP[31]_i_3_n_0 ),
        .I2(\ShiftReg_DP_reg[30] [8]),
        .I3(\ShiftReg_DP[31]_i_4_n_0 ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h2F30)) 
    \State_DP[0]_i_1__0 
       (.I0(SPIBitCount_D[5]),
        .I1(State_DP),
        .I2(\State_DP[1]_i_2__0_n_0 ),
        .I3(\State_DP_reg[0]_0 ),
        .O(\State_DP_reg[0] ));
  LUT3 #(
    .INIT(8'h38)) 
    \State_DP[1]_i_1__0 
       (.I0(\State_DP_reg[0]_0 ),
        .I1(\State_DP[1]_i_2__0_n_0 ),
        .I2(State_DP),
        .O(\State_DP_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFF0FFF0FFF4)) 
    \State_DP[1]_i_2__0 
       (.I0(SPISlaveSelectSync_SB),
        .I1(SPISlaveSelectEdgeDetectorReg_S),
        .I2(\State_DP[1]_i_3__0_n_0 ),
        .I3(\State_DP[1]_i_4_n_0 ),
        .I4(\State_DP_reg[0]_0 ),
        .I5(State_DP),
        .O(\State_DP[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    \State_DP[1]_i_3__0 
       (.I0(\State_DP_reg[0]_0 ),
        .I1(ReadOperationReg_SP),
        .I2(SPIBitCount_D[5]),
        .I3(\ParamInput_DP[7]_i_2_n_0 ),
        .O(\State_DP[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \State_DP[1]_i_4 
       (.I0(\State_DP[1]_i_5_n_0 ),
        .I1(SPIBitCount_D[1]),
        .I2(SPIBitCount_D[2]),
        .I3(State_DP),
        .I4(SPIBitCount_D[0]),
        .I5(SPIBitCount_D[5]),
        .O(\State_DP[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \State_DP[1]_i_5 
       (.I0(SPIBitCount_D[3]),
        .I1(SPIBitCount_D[4]),
        .O(\State_DP[1]_i_5_n_0 ));
endmodule

(* ORIG_REF_NAME = "Counter" *) 
module brd_testAERDVSSM_0_0_Counter__parameterized0_53
   (\Count_DP_reg[3]_0 ,
    out,
    \Count_DP_reg[4]_0 ,
    E,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29);
  output \Count_DP_reg[3]_0 ;
  input [2:0]out;
  input \Count_DP_reg[4]_0 ;
  input [0:0]E;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;

  wire [5:0]Count_DN;
  wire \Count_DP[5]_i_4_n_0 ;
  wire \Count_DP_reg[3]_0 ;
  wire \Count_DP_reg[4]_0 ;
  wire [0:0]E;
  wire \FSM_onehot_State_DP[40]_i_22_n_0 ;
  wire \FSM_onehot_State_DP[40]_i_23_n_0 ;
  wire LogicClk_CI;
  wire [5:0]SentBitsCounterData_D;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [2:0]out;

  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \Count_DP[0]_i_1__8 
       (.I0(SentBitsCounterData_D[0]),
        .O(Count_DN[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Count_DP[1]_i_1__3 
       (.I0(SentBitsCounterData_D[1]),
        .I1(SentBitsCounterData_D[0]),
        .O(Count_DN[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \Count_DP[2]_i_1__3 
       (.I0(SentBitsCounterData_D[2]),
        .I1(SentBitsCounterData_D[1]),
        .I2(SentBitsCounterData_D[0]),
        .O(Count_DN[2]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \Count_DP[3]_i_1__3 
       (.I0(SentBitsCounterData_D[0]),
        .I1(SentBitsCounterData_D[1]),
        .I2(SentBitsCounterData_D[2]),
        .I3(SentBitsCounterData_D[3]),
        .I4(\Count_DP_reg[3]_0 ),
        .O(Count_DN[3]));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \Count_DP[4]_i_1__2 
       (.I0(\Count_DP_reg[3]_0 ),
        .I1(SentBitsCounterData_D[2]),
        .I2(SentBitsCounterData_D[1]),
        .I3(SentBitsCounterData_D[0]),
        .I4(SentBitsCounterData_D[3]),
        .I5(SentBitsCounterData_D[4]),
        .O(Count_DN[4]));
  LUT5 #(
    .INIT(32'h0000F708)) 
    \Count_DP[5]_i_2__0 
       (.I0(SentBitsCounterData_D[4]),
        .I1(SentBitsCounterData_D[3]),
        .I2(\Count_DP[5]_i_4_n_0 ),
        .I3(SentBitsCounterData_D[5]),
        .I4(\Count_DP_reg[3]_0 ),
        .O(Count_DN[5]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \Count_DP[5]_i_4 
       (.I0(SentBitsCounterData_D[0]),
        .I1(SentBitsCounterData_D[1]),
        .I2(SentBitsCounterData_D[2]),
        .O(\Count_DP[5]_i_4_n_0 ));
  FDCE \Count_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(Count_DN[0]),
        .Q(SentBitsCounterData_D[0]));
  FDCE \Count_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(Count_DN[1]),
        .Q(SentBitsCounterData_D[1]));
  FDCE \Count_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(Count_DN[2]),
        .Q(SentBitsCounterData_D[2]));
  FDCE \Count_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(Count_DN[3]),
        .Q(SentBitsCounterData_D[3]));
  FDCE \Count_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(Count_DN[4]),
        .Q(SentBitsCounterData_D[4]));
  FDCE \Count_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(Count_DN[5]),
        .Q(SentBitsCounterData_D[5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \FSM_onehot_State_DP[40]_i_22 
       (.I0(SentBitsCounterData_D[3]),
        .I1(SentBitsCounterData_D[2]),
        .I2(SentBitsCounterData_D[1]),
        .I3(SentBitsCounterData_D[0]),
        .O(\FSM_onehot_State_DP[40]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002020300)) 
    \FSM_onehot_State_DP[40]_i_23 
       (.I0(out[2]),
        .I1(SentBitsCounterData_D[5]),
        .I2(SentBitsCounterData_D[4]),
        .I3(out[1]),
        .I4(SentBitsCounterData_D[3]),
        .I5(\Count_DP[5]_i_4_n_0 ),
        .O(\FSM_onehot_State_DP[40]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF8000)) 
    \FSM_onehot_State_DP[40]_i_7 
       (.I0(out[0]),
        .I1(SentBitsCounterData_D[4]),
        .I2(SentBitsCounterData_D[5]),
        .I3(\FSM_onehot_State_DP[40]_i_22_n_0 ),
        .I4(\FSM_onehot_State_DP[40]_i_23_n_0 ),
        .I5(\Count_DP_reg[4]_0 ),
        .O(\Count_DP_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "Counter" *) 
module brd_testAERDVSSM_0_0_Counter__parameterized1
   (D,
    \ShiftReg_DP_reg[55] ,
    E,
    \Count_DP_reg[0]_0 ,
    ChipBiasClockReg_CB,
    \Count_DP_reg[5]_0 ,
    \Count_DP_reg[5]_1 ,
    \ShiftReg_DP_reg[0] ,
    \ShiftReg_DP_reg[0]_0 ,
    \ShiftReg_DP_reg[7] ,
    \ShiftReg_DP_reg[0]_1 ,
    \ShiftReg_DP_reg[0]_2 ,
    \ShiftReg_DP_reg[15] ,
    \ShiftReg_DP_reg[55]_0 ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    out,
    \ChipConfigReg_D_reg[DigitalMux0_D][3] ,
    \FSM_onehot_State_DP_reg[0] ,
    \FSM_onehot_State_DP_reg[3] ,
    \FSM_onehot_State_DP_reg[6] ,
    \FSM_onehot_State_DP_reg[11] ,
    \FSM_onehot_State_DP_reg[21] ,
    \FSM_onehot_State_DP_reg[37] ,
    \FSM_onehot_State_DP_reg[19] ,
    \FSM_onehot_State_DP_reg[21]_0 ,
    \FSM_onehot_State_DP_reg[10] ,
    \FSM_onehot_State_DP_reg[33] ,
    \FSM_onehot_State_DP_reg[20] ,
    \FSM_onehot_State_DP_reg[0]_0 ,
    \FSM_onehot_State_DP_reg[28] ,
    \FSM_onehot_State_DP_reg[7] ,
    \FSM_onehot_State_DP_reg[6]_0 ,
    \FSM_onehot_State_DP_reg[19]_0 ,
    \FSM_onehot_State_DP_reg[39] ,
    \FSM_onehot_State_DP_reg[7]_0 ,
    \FSM_onehot_State_DP_reg[15] ,
    \FSM_onehot_State_DP_reg[7]_1 ,
    \BiasConfigReg_D_reg[BiasBuffer_D][0] ,
    \BiasConfigReg_D_reg[AdcCompBp_D][0] ,
    \BiasConfigReg_D_reg[PrBp_D][0] ,
    \FSM_onehot_State_DP_reg[33]_0 ,
    \ShiftReg_DP_reg[54] );
  output [39:0]D;
  output \ShiftReg_DP_reg[55] ;
  output [0:0]E;
  output \Count_DP_reg[0]_0 ;
  output ChipBiasClockReg_CB;
  output [0:0]\Count_DP_reg[5]_0 ;
  output \Count_DP_reg[5]_1 ;
  output [0:0]\ShiftReg_DP_reg[0] ;
  output \ShiftReg_DP_reg[0]_0 ;
  output [0:0]\ShiftReg_DP_reg[7] ;
  output [0:0]\ShiftReg_DP_reg[0]_1 ;
  output \ShiftReg_DP_reg[0]_2 ;
  output [0:0]\ShiftReg_DP_reg[15] ;
  output [0:0]\ShiftReg_DP_reg[55]_0 ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input [15:0]out;
  input [39:0]\ChipConfigReg_D_reg[DigitalMux0_D][3] ;
  input \FSM_onehot_State_DP_reg[0] ;
  input \FSM_onehot_State_DP_reg[3] ;
  input \FSM_onehot_State_DP_reg[6] ;
  input \FSM_onehot_State_DP_reg[11] ;
  input \FSM_onehot_State_DP_reg[21] ;
  input \FSM_onehot_State_DP_reg[37] ;
  input \FSM_onehot_State_DP_reg[19] ;
  input \FSM_onehot_State_DP_reg[21]_0 ;
  input \FSM_onehot_State_DP_reg[10] ;
  input \FSM_onehot_State_DP_reg[33] ;
  input \FSM_onehot_State_DP_reg[20] ;
  input \FSM_onehot_State_DP_reg[0]_0 ;
  input \FSM_onehot_State_DP_reg[28] ;
  input \FSM_onehot_State_DP_reg[7] ;
  input \FSM_onehot_State_DP_reg[6]_0 ;
  input \FSM_onehot_State_DP_reg[19]_0 ;
  input \FSM_onehot_State_DP_reg[39] ;
  input \FSM_onehot_State_DP_reg[7]_0 ;
  input \FSM_onehot_State_DP_reg[15] ;
  input \FSM_onehot_State_DP_reg[7]_1 ;
  input \BiasConfigReg_D_reg[BiasBuffer_D][0] ;
  input \BiasConfigReg_D_reg[AdcCompBp_D][0] ;
  input \BiasConfigReg_D_reg[PrBp_D][0] ;
  input \FSM_onehot_State_DP_reg[33]_0 ;
  input [38:0]\ShiftReg_DP_reg[54] ;

  wire \BiasConfigReg_D_reg[AdcCompBp_D][0] ;
  wire \BiasConfigReg_D_reg[BiasBuffer_D][0] ;
  wire \BiasConfigReg_D_reg[PrBp_D][0] ;
  wire ChipBiasClockReg_CB;
  wire ChipBiasClock_CBO_i_10_n_0;
  wire ChipBiasClock_CBO_i_3_n_0;
  wire ChipBiasClock_CBO_i_7_n_0;
  wire ChipBiasClock_CBO_i_8_n_0;
  wire ChipBiasClock_CBO_i_9_n_0;
  wire [39:0]\ChipConfigReg_D_reg[DigitalMux0_D][3] ;
  wire \Count_DP[0]_i_10_n_0 ;
  wire \Count_DP[0]_i_11_n_0 ;
  wire \Count_DP[0]_i_12_n_0 ;
  wire \Count_DP[0]_i_13_n_0 ;
  wire \Count_DP[0]_i_1__9_n_0 ;
  wire \Count_DP[0]_i_3__8_n_0 ;
  wire \Count_DP[0]_i_5__8_n_0 ;
  wire \Count_DP[0]_i_6__6_n_0 ;
  wire \Count_DP[0]_i_7__0_n_0 ;
  wire \Count_DP[0]_i_8__0_n_0 ;
  wire \Count_DP[0]_i_9__0_n_0 ;
  wire \Count_DP[12]_i_2__7_n_0 ;
  wire \Count_DP[4]_i_2__8_n_0 ;
  wire \Count_DP[4]_i_3__7_n_0 ;
  wire \Count_DP[4]_i_4__7_n_0 ;
  wire \Count_DP[4]_i_5__7_n_0 ;
  wire \Count_DP[5]_i_5_n_0 ;
  wire \Count_DP[5]_i_6_n_0 ;
  wire \Count_DP[8]_i_2__7_n_0 ;
  wire \Count_DP[8]_i_3__7_n_0 ;
  wire \Count_DP[8]_i_4__7_n_0 ;
  wire [13:0]Count_DP_reg;
  wire \Count_DP_reg[0]_0 ;
  wire \Count_DP_reg[0]_i_2__5_n_0 ;
  wire \Count_DP_reg[0]_i_2__5_n_1 ;
  wire \Count_DP_reg[0]_i_2__5_n_2 ;
  wire \Count_DP_reg[0]_i_2__5_n_3 ;
  wire \Count_DP_reg[0]_i_2__5_n_4 ;
  wire \Count_DP_reg[0]_i_2__5_n_5 ;
  wire \Count_DP_reg[0]_i_2__5_n_6 ;
  wire \Count_DP_reg[0]_i_2__5_n_7 ;
  wire \Count_DP_reg[12]_i_1__7_n_3 ;
  wire \Count_DP_reg[12]_i_1__7_n_6 ;
  wire \Count_DP_reg[12]_i_1__7_n_7 ;
  wire \Count_DP_reg[4]_i_1__7_n_0 ;
  wire \Count_DP_reg[4]_i_1__7_n_1 ;
  wire \Count_DP_reg[4]_i_1__7_n_2 ;
  wire \Count_DP_reg[4]_i_1__7_n_3 ;
  wire \Count_DP_reg[4]_i_1__7_n_4 ;
  wire \Count_DP_reg[4]_i_1__7_n_5 ;
  wire \Count_DP_reg[4]_i_1__7_n_6 ;
  wire \Count_DP_reg[4]_i_1__7_n_7 ;
  wire [0:0]\Count_DP_reg[5]_0 ;
  wire \Count_DP_reg[5]_1 ;
  wire \Count_DP_reg[8]_i_1__7_n_0 ;
  wire \Count_DP_reg[8]_i_1__7_n_1 ;
  wire \Count_DP_reg[8]_i_1__7_n_2 ;
  wire \Count_DP_reg[8]_i_1__7_n_3 ;
  wire \Count_DP_reg[8]_i_1__7_n_4 ;
  wire \Count_DP_reg[8]_i_1__7_n_5 ;
  wire \Count_DP_reg[8]_i_1__7_n_6 ;
  wire \Count_DP_reg[8]_i_1__7_n_7 ;
  wire [39:0]D;
  wire [0:0]E;
  wire \FSM_onehot_State_DP[40]_i_11_n_0 ;
  wire \FSM_onehot_State_DP[40]_i_17_n_0 ;
  wire \FSM_onehot_State_DP[40]_i_18_n_0 ;
  wire \FSM_onehot_State_DP[40]_i_24_n_0 ;
  wire \FSM_onehot_State_DP[40]_i_3_n_0 ;
  wire \FSM_onehot_State_DP[40]_i_4_n_0 ;
  wire \FSM_onehot_State_DP[40]_i_5_n_0 ;
  wire \FSM_onehot_State_DP_reg[0] ;
  wire \FSM_onehot_State_DP_reg[0]_0 ;
  wire \FSM_onehot_State_DP_reg[10] ;
  wire \FSM_onehot_State_DP_reg[11] ;
  wire \FSM_onehot_State_DP_reg[15] ;
  wire \FSM_onehot_State_DP_reg[19] ;
  wire \FSM_onehot_State_DP_reg[19]_0 ;
  wire \FSM_onehot_State_DP_reg[20] ;
  wire \FSM_onehot_State_DP_reg[21] ;
  wire \FSM_onehot_State_DP_reg[21]_0 ;
  wire \FSM_onehot_State_DP_reg[28] ;
  wire \FSM_onehot_State_DP_reg[33] ;
  wire \FSM_onehot_State_DP_reg[33]_0 ;
  wire \FSM_onehot_State_DP_reg[37] ;
  wire \FSM_onehot_State_DP_reg[39] ;
  wire \FSM_onehot_State_DP_reg[3] ;
  wire \FSM_onehot_State_DP_reg[6] ;
  wire \FSM_onehot_State_DP_reg[6]_0 ;
  wire \FSM_onehot_State_DP_reg[7] ;
  wire \FSM_onehot_State_DP_reg[7]_0 ;
  wire \FSM_onehot_State_DP_reg[7]_1 ;
  wire LogicClk_CI;
  wire \ShiftReg_DP[7]_i_5_n_0 ;
  wire \ShiftReg_DP[7]_i_6_n_0 ;
  wire [0:0]\ShiftReg_DP_reg[0] ;
  wire \ShiftReg_DP_reg[0]_0 ;
  wire [0:0]\ShiftReg_DP_reg[0]_1 ;
  wire \ShiftReg_DP_reg[0]_2 ;
  wire [0:0]\ShiftReg_DP_reg[15] ;
  wire [38:0]\ShiftReg_DP_reg[54] ;
  wire \ShiftReg_DP_reg[55] ;
  wire [0:0]\ShiftReg_DP_reg[55]_0 ;
  wire [0:0]\ShiftReg_DP_reg[7] ;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [15:0]out;
  wire [3:1]\NLW_Count_DP_reg[12]_i_1__7_CO_UNCONNECTED ;
  wire [3:2]\NLW_Count_DP_reg[12]_i_1__7_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFBFFFBFFFBAAAA)) 
    ChipBiasClock_CBO_i_1
       (.I0(\FSM_onehot_State_DP_reg[0]_0 ),
        .I1(ChipBiasClock_CBO_i_3_n_0),
        .I2(\FSM_onehot_State_DP_reg[28] ),
        .I3(\FSM_onehot_State_DP_reg[7] ),
        .I4(\FSM_onehot_State_DP_reg[6]_0 ),
        .I5(\FSM_onehot_State_DP_reg[19]_0 ),
        .O(ChipBiasClockReg_CB));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    ChipBiasClock_CBO_i_10
       (.I0(Count_DP_reg[5]),
        .I1(Count_DP_reg[6]),
        .I2(Count_DP_reg[7]),
        .I3(Count_DP_reg[4]),
        .I4(Count_DP_reg[3]),
        .I5(Count_DP_reg[2]),
        .O(ChipBiasClock_CBO_i_10_n_0));
  LUT6 #(
    .INIT(64'h0E0E0E0E0E0E000E)) 
    ChipBiasClock_CBO_i_3
       (.I0(ChipBiasClock_CBO_i_7_n_0),
        .I1(ChipBiasClock_CBO_i_8_n_0),
        .I2(ChipBiasClock_CBO_i_9_n_0),
        .I3(ChipBiasClock_CBO_i_10_n_0),
        .I4(Count_DP_reg[8]),
        .I5(Count_DP_reg[9]),
        .O(ChipBiasClock_CBO_i_3_n_0));
  LUT6 #(
    .INIT(64'h0FFF1FFF0FFFFFFF)) 
    ChipBiasClock_CBO_i_7
       (.I0(Count_DP_reg[1]),
        .I1(Count_DP_reg[0]),
        .I2(Count_DP_reg[9]),
        .I3(Count_DP_reg[4]),
        .I4(Count_DP_reg[3]),
        .I5(Count_DP_reg[2]),
        .O(ChipBiasClock_CBO_i_7_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    ChipBiasClock_CBO_i_8
       (.I0(Count_DP_reg[5]),
        .I1(Count_DP_reg[6]),
        .I2(Count_DP_reg[7]),
        .O(ChipBiasClock_CBO_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ChipBiasClock_CBO_i_9
       (.I0(out[9]),
        .I1(out[11]),
        .I2(out[12]),
        .I3(\Count_DP[5]_i_6_n_0 ),
        .I4(\FSM_onehot_State_DP_reg[39] ),
        .I5(\FSM_onehot_State_DP[40]_i_18_n_0 ),
        .O(ChipBiasClock_CBO_i_9_n_0));
  LUT6 #(
    .INIT(64'h1010101010101011)) 
    \Count_DP[0]_i_10 
       (.I0(Count_DP_reg[0]),
        .I1(\Count_DP[0]_i_12_n_0 ),
        .I2(\Count_DP[0]_i_11_n_0 ),
        .I3(out[13]),
        .I4(out[10]),
        .I5(out[2]),
        .O(\Count_DP[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF7FFFFFFFFF)) 
    \Count_DP[0]_i_11 
       (.I0(\Count_DP[5]_i_6_n_0 ),
        .I1(Count_DP_reg[6]),
        .I2(Count_DP_reg[5]),
        .I3(\Count_DP[5]_i_5_n_0 ),
        .I4(\Count_DP[0]_i_13_n_0 ),
        .I5(Count_DP_reg[7]),
        .O(\Count_DP[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8F8F8F8F888)) 
    \Count_DP[0]_i_12 
       (.I0(\FSM_onehot_State_DP[40]_i_5_n_0 ),
        .I1(\Count_DP[0]_i_5__8_n_0 ),
        .I2(\FSM_onehot_State_DP[40]_i_11_n_0 ),
        .I3(out[14]),
        .I4(out[11]),
        .I5(out[3]),
        .O(\Count_DP[0]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \Count_DP[0]_i_13 
       (.I0(Count_DP_reg[13]),
        .I1(Count_DP_reg[4]),
        .I2(\ShiftReg_DP[7]_i_5_n_0 ),
        .O(\Count_DP[0]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \Count_DP[0]_i_1__9 
       (.I0(\Count_DP[0]_i_3__8_n_0 ),
        .I1(\Count_DP_reg[0]_0 ),
        .I2(\Count_DP[0]_i_5__8_n_0 ),
        .O(\Count_DP[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \Count_DP[0]_i_3__8 
       (.I0(out[2]),
        .I1(out[10]),
        .I2(out[13]),
        .O(\Count_DP[0]_i_3__8_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \Count_DP[0]_i_4__8 
       (.I0(out[14]),
        .I1(out[11]),
        .I2(out[3]),
        .O(\Count_DP_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Count_DP[0]_i_5__8 
       (.I0(out[9]),
        .I1(out[4]),
        .I2(out[1]),
        .I3(out[12]),
        .I4(out[15]),
        .O(\Count_DP[0]_i_5__8_n_0 ));
  LUT6 #(
    .INIT(64'h00000DDD0DDD0DDD)) 
    \Count_DP[0]_i_6__6 
       (.I0(\Count_DP[0]_i_3__8_n_0 ),
        .I1(\Count_DP[0]_i_11_n_0 ),
        .I2(\Count_DP_reg[0]_0 ),
        .I3(\FSM_onehot_State_DP[40]_i_11_n_0 ),
        .I4(\Count_DP[0]_i_5__8_n_0 ),
        .I5(\FSM_onehot_State_DP[40]_i_5_n_0 ),
        .O(\Count_DP[0]_i_6__6_n_0 ));
  LUT6 #(
    .INIT(64'h2020202020202022)) 
    \Count_DP[0]_i_7__0 
       (.I0(Count_DP_reg[3]),
        .I1(\Count_DP[0]_i_12_n_0 ),
        .I2(\Count_DP[0]_i_11_n_0 ),
        .I3(out[13]),
        .I4(out[10]),
        .I5(out[2]),
        .O(\Count_DP[0]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h2020202020202022)) 
    \Count_DP[0]_i_8__0 
       (.I0(Count_DP_reg[2]),
        .I1(\Count_DP[0]_i_12_n_0 ),
        .I2(\Count_DP[0]_i_11_n_0 ),
        .I3(out[13]),
        .I4(out[10]),
        .I5(out[2]),
        .O(\Count_DP[0]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h2020202020202022)) 
    \Count_DP[0]_i_9__0 
       (.I0(Count_DP_reg[1]),
        .I1(\Count_DP[0]_i_12_n_0 ),
        .I2(\Count_DP[0]_i_11_n_0 ),
        .I3(out[13]),
        .I4(out[10]),
        .I5(out[2]),
        .O(\Count_DP[0]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h2020202020202022)) 
    \Count_DP[12]_i_2__7 
       (.I0(Count_DP_reg[13]),
        .I1(\Count_DP[0]_i_12_n_0 ),
        .I2(\Count_DP[0]_i_11_n_0 ),
        .I3(out[13]),
        .I4(out[10]),
        .I5(out[2]),
        .O(\Count_DP[12]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'h4444444500000000)) 
    \Count_DP[4]_i_2__8 
       (.I0(\Count_DP[0]_i_12_n_0 ),
        .I1(\Count_DP[0]_i_11_n_0 ),
        .I2(out[13]),
        .I3(out[10]),
        .I4(out[2]),
        .I5(Count_DP_reg[7]),
        .O(\Count_DP[4]_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'h2020202020202022)) 
    \Count_DP[4]_i_3__7 
       (.I0(Count_DP_reg[6]),
        .I1(\Count_DP[0]_i_12_n_0 ),
        .I2(\Count_DP[0]_i_11_n_0 ),
        .I3(out[13]),
        .I4(out[10]),
        .I5(out[2]),
        .O(\Count_DP[4]_i_3__7_n_0 ));
  LUT6 #(
    .INIT(64'h2020202020202022)) 
    \Count_DP[4]_i_4__7 
       (.I0(Count_DP_reg[5]),
        .I1(\Count_DP[0]_i_12_n_0 ),
        .I2(\Count_DP[0]_i_11_n_0 ),
        .I3(out[13]),
        .I4(out[10]),
        .I5(out[2]),
        .O(\Count_DP[4]_i_4__7_n_0 ));
  LUT6 #(
    .INIT(64'h2020202020202022)) 
    \Count_DP[4]_i_5__7 
       (.I0(Count_DP_reg[4]),
        .I1(\Count_DP[0]_i_12_n_0 ),
        .I2(\Count_DP[0]_i_11_n_0 ),
        .I3(out[13]),
        .I4(out[10]),
        .I5(out[2]),
        .O(\Count_DP[4]_i_5__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \Count_DP[5]_i_1__2 
       (.I0(out[13]),
        .I1(out[10]),
        .I2(out[2]),
        .I3(\Count_DP_reg[5]_1 ),
        .O(\Count_DP_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \Count_DP[5]_i_3__0 
       (.I0(\ShiftReg_DP[7]_i_5_n_0 ),
        .I1(Count_DP_reg[4]),
        .I2(Count_DP_reg[13]),
        .I3(\Count_DP[5]_i_5_n_0 ),
        .I4(\Count_DP[5]_i_6_n_0 ),
        .I5(ChipBiasClock_CBO_i_8_n_0),
        .O(\Count_DP_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \Count_DP[5]_i_5 
       (.I0(Count_DP_reg[11]),
        .I1(Count_DP_reg[10]),
        .O(\Count_DP[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_DP[5]_i_6 
       (.I0(Count_DP_reg[9]),
        .I1(Count_DP_reg[8]),
        .O(\Count_DP[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h2020202020202022)) 
    \Count_DP[8]_i_2__7 
       (.I0(Count_DP_reg[10]),
        .I1(\Count_DP[0]_i_12_n_0 ),
        .I2(\Count_DP[0]_i_11_n_0 ),
        .I3(out[13]),
        .I4(out[10]),
        .I5(out[2]),
        .O(\Count_DP[8]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'h2020202020202022)) 
    \Count_DP[8]_i_3__7 
       (.I0(Count_DP_reg[9]),
        .I1(\Count_DP[0]_i_12_n_0 ),
        .I2(\Count_DP[0]_i_11_n_0 ),
        .I3(out[13]),
        .I4(out[10]),
        .I5(out[2]),
        .O(\Count_DP[8]_i_3__7_n_0 ));
  LUT6 #(
    .INIT(64'h2020202020202022)) 
    \Count_DP[8]_i_4__7 
       (.I0(Count_DP_reg[8]),
        .I1(\Count_DP[0]_i_12_n_0 ),
        .I2(\Count_DP[0]_i_11_n_0 ),
        .I3(out[13]),
        .I4(out[10]),
        .I5(out[2]),
        .O(\Count_DP[8]_i_4__7_n_0 ));
  FDCE \Count_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(\Count_DP[0]_i_1__9_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(\Count_DP_reg[0]_i_2__5_n_7 ),
        .Q(Count_DP_reg[0]));
  CARRY4 \Count_DP_reg[0]_i_2__5 
       (.CI(1'b0),
        .CO({\Count_DP_reg[0]_i_2__5_n_0 ,\Count_DP_reg[0]_i_2__5_n_1 ,\Count_DP_reg[0]_i_2__5_n_2 ,\Count_DP_reg[0]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\Count_DP[0]_i_6__6_n_0 }),
        .O({\Count_DP_reg[0]_i_2__5_n_4 ,\Count_DP_reg[0]_i_2__5_n_5 ,\Count_DP_reg[0]_i_2__5_n_6 ,\Count_DP_reg[0]_i_2__5_n_7 }),
        .S({\Count_DP[0]_i_7__0_n_0 ,\Count_DP[0]_i_8__0_n_0 ,\Count_DP[0]_i_9__0_n_0 ,\Count_DP[0]_i_10_n_0 }));
  FDCE \Count_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(\Count_DP[0]_i_1__9_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(\Count_DP_reg[8]_i_1__7_n_5 ),
        .Q(Count_DP_reg[10]));
  FDCE \Count_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(\Count_DP[0]_i_1__9_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(\Count_DP_reg[8]_i_1__7_n_4 ),
        .Q(Count_DP_reg[11]));
  FDCE \Count_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(\Count_DP[0]_i_1__9_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(\Count_DP_reg[12]_i_1__7_n_7 ),
        .Q(Count_DP_reg[12]));
  CARRY4 \Count_DP_reg[12]_i_1__7 
       (.CI(\Count_DP_reg[8]_i_1__7_n_0 ),
        .CO({\NLW_Count_DP_reg[12]_i_1__7_CO_UNCONNECTED [3:1],\Count_DP_reg[12]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Count_DP_reg[12]_i_1__7_O_UNCONNECTED [3:2],\Count_DP_reg[12]_i_1__7_n_6 ,\Count_DP_reg[12]_i_1__7_n_7 }),
        .S({1'b0,1'b0,\Count_DP[12]_i_2__7_n_0 ,Count_DP_reg[12]}));
  FDCE \Count_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(\Count_DP[0]_i_1__9_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(\Count_DP_reg[12]_i_1__7_n_6 ),
        .Q(Count_DP_reg[13]));
  FDCE \Count_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(\Count_DP[0]_i_1__9_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(\Count_DP_reg[0]_i_2__5_n_6 ),
        .Q(Count_DP_reg[1]));
  FDCE \Count_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(\Count_DP[0]_i_1__9_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(\Count_DP_reg[0]_i_2__5_n_5 ),
        .Q(Count_DP_reg[2]));
  FDCE \Count_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(\Count_DP[0]_i_1__9_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(\Count_DP_reg[0]_i_2__5_n_4 ),
        .Q(Count_DP_reg[3]));
  FDCE \Count_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(\Count_DP[0]_i_1__9_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(\Count_DP_reg[4]_i_1__7_n_7 ),
        .Q(Count_DP_reg[4]));
  CARRY4 \Count_DP_reg[4]_i_1__7 
       (.CI(\Count_DP_reg[0]_i_2__5_n_0 ),
        .CO({\Count_DP_reg[4]_i_1__7_n_0 ,\Count_DP_reg[4]_i_1__7_n_1 ,\Count_DP_reg[4]_i_1__7_n_2 ,\Count_DP_reg[4]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[4]_i_1__7_n_4 ,\Count_DP_reg[4]_i_1__7_n_5 ,\Count_DP_reg[4]_i_1__7_n_6 ,\Count_DP_reg[4]_i_1__7_n_7 }),
        .S({\Count_DP[4]_i_2__8_n_0 ,\Count_DP[4]_i_3__7_n_0 ,\Count_DP[4]_i_4__7_n_0 ,\Count_DP[4]_i_5__7_n_0 }));
  FDCE \Count_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(\Count_DP[0]_i_1__9_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(\Count_DP_reg[4]_i_1__7_n_6 ),
        .Q(Count_DP_reg[5]));
  FDCE \Count_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(\Count_DP[0]_i_1__9_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(\Count_DP_reg[4]_i_1__7_n_5 ),
        .Q(Count_DP_reg[6]));
  FDCE \Count_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(\Count_DP[0]_i_1__9_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(\Count_DP_reg[4]_i_1__7_n_4 ),
        .Q(Count_DP_reg[7]));
  FDCE \Count_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(\Count_DP[0]_i_1__9_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(\Count_DP_reg[8]_i_1__7_n_7 ),
        .Q(Count_DP_reg[8]));
  CARRY4 \Count_DP_reg[8]_i_1__7 
       (.CI(\Count_DP_reg[4]_i_1__7_n_0 ),
        .CO({\Count_DP_reg[8]_i_1__7_n_0 ,\Count_DP_reg[8]_i_1__7_n_1 ,\Count_DP_reg[8]_i_1__7_n_2 ,\Count_DP_reg[8]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Count_DP_reg[8]_i_1__7_n_4 ,\Count_DP_reg[8]_i_1__7_n_5 ,\Count_DP_reg[8]_i_1__7_n_6 ,\Count_DP_reg[8]_i_1__7_n_7 }),
        .S({Count_DP_reg[11],\Count_DP[8]_i_2__7_n_0 ,\Count_DP[8]_i_3__7_n_0 ,\Count_DP[8]_i_4__7_n_0 }));
  FDCE \Count_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(\Count_DP[0]_i_1__9_n_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(\Count_DP_reg[8]_i_1__7_n_6 ),
        .Q(Count_DP_reg[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5554)) 
    \FSM_onehot_State_DP[40]_i_1 
       (.I0(\FSM_onehot_State_DP[40]_i_3_n_0 ),
        .I1(\FSM_onehot_State_DP[40]_i_4_n_0 ),
        .I2(\FSM_onehot_State_DP[40]_i_5_n_0 ),
        .I3(out[5]),
        .I4(\FSM_onehot_State_DP_reg[0] ),
        .I5(\FSM_onehot_State_DP_reg[3] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \FSM_onehot_State_DP[40]_i_11 
       (.I0(\ShiftReg_DP[7]_i_5_n_0 ),
        .I1(\FSM_onehot_State_DP[40]_i_24_n_0 ),
        .I2(Count_DP_reg[4]),
        .I3(Count_DP_reg[8]),
        .I4(Count_DP_reg[9]),
        .O(\FSM_onehot_State_DP[40]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_onehot_State_DP[40]_i_17 
       (.I0(Count_DP_reg[9]),
        .I1(Count_DP_reg[8]),
        .I2(Count_DP_reg[4]),
        .I3(Count_DP_reg[7]),
        .I4(Count_DP_reg[6]),
        .I5(Count_DP_reg[5]),
        .O(\FSM_onehot_State_DP[40]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_State_DP[40]_i_18 
       (.I0(Count_DP_reg[10]),
        .I1(Count_DP_reg[11]),
        .I2(Count_DP_reg[12]),
        .I3(Count_DP_reg[13]),
        .O(\FSM_onehot_State_DP[40]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    \FSM_onehot_State_DP[40]_i_24 
       (.I0(Count_DP_reg[13]),
        .I1(Count_DP_reg[10]),
        .I2(Count_DP_reg[5]),
        .I3(Count_DP_reg[6]),
        .I4(Count_DP_reg[11]),
        .I5(Count_DP_reg[7]),
        .O(\FSM_onehot_State_DP[40]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \FSM_onehot_State_DP[40]_i_3 
       (.I0(\FSM_onehot_State_DP[40]_i_11_n_0 ),
        .I1(\FSM_onehot_State_DP_reg[6] ),
        .I2(\FSM_onehot_State_DP_reg[11] ),
        .I3(\FSM_onehot_State_DP_reg[21] ),
        .I4(\FSM_onehot_State_DP_reg[37] ),
        .I5(\FSM_onehot_State_DP_reg[19] ),
        .O(\FSM_onehot_State_DP[40]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEE0EEEEEEEE)) 
    \FSM_onehot_State_DP[40]_i_4 
       (.I0(\FSM_onehot_State_DP_reg[21]_0 ),
        .I1(\FSM_onehot_State_DP_reg[10] ),
        .I2(\FSM_onehot_State_DP[40]_i_11_n_0 ),
        .I3(\FSM_onehot_State_DP_reg[33] ),
        .I4(\FSM_onehot_State_DP_reg[20] ),
        .I5(\FSM_onehot_State_DP_reg[21] ),
        .O(\FSM_onehot_State_DP[40]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \FSM_onehot_State_DP[40]_i_5 
       (.I0(\FSM_onehot_State_DP[40]_i_17_n_0 ),
        .I1(Count_DP_reg[0]),
        .I2(Count_DP_reg[1]),
        .I3(Count_DP_reg[2]),
        .I4(Count_DP_reg[3]),
        .I5(\FSM_onehot_State_DP[40]_i_18_n_0 ),
        .O(\FSM_onehot_State_DP[40]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFD)) 
    \ShiftReg_DP[0]_i_1__1 
       (.I0(\FSM_onehot_State_DP_reg[7]_0 ),
        .I1(out[7]),
        .I2(out[6]),
        .I3(out[8]),
        .I4(\FSM_onehot_State_DP_reg[15] ),
        .I5(\ShiftReg_DP_reg[0]_0 ),
        .O(\ShiftReg_DP_reg[0] ));
  LUT5 #(
    .INIT(32'h0000FFFD)) 
    \ShiftReg_DP[0]_i_1__2 
       (.I0(\BiasConfigReg_D_reg[BiasBuffer_D][0] ),
        .I1(\BiasConfigReg_D_reg[AdcCompBp_D][0] ),
        .I2(\BiasConfigReg_D_reg[PrBp_D][0] ),
        .I3(\FSM_onehot_State_DP_reg[33]_0 ),
        .I4(\ShiftReg_DP_reg[0]_2 ),
        .O(\ShiftReg_DP_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ShiftReg_DP[0]_i_1__3 
       (.I0(\ShiftReg_DP_reg[55] ),
        .I1(out[0]),
        .I2(\ChipConfigReg_D_reg[DigitalMux0_D][3] [8]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[10]_i_1__1 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [18]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [9]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[11]_i_1__1 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [19]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [10]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[12]_i_1__1 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [12]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [11]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[13]_i_1__1 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [13]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [12]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[14]_i_1__1 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [14]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ShiftReg_DP[15]_i_1__0 
       (.I0(\ShiftReg_DP_reg[0]_2 ),
        .I1(\FSM_onehot_State_DP_reg[7]_1 ),
        .O(\ShiftReg_DP_reg[15] ));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[15]_i_1__1 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [15]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [14]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \ShiftReg_DP[15]_i_3 
       (.I0(out[13]),
        .I1(Count_DP_reg[7]),
        .I2(\ShiftReg_DP[7]_i_5_n_0 ),
        .I3(Count_DP_reg[4]),
        .I4(Count_DP_reg[13]),
        .I5(\ShiftReg_DP[7]_i_6_n_0 ),
        .O(\ShiftReg_DP_reg[0]_2 ));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[16]_i_1__0 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [7]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [15]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[17]_i_1__0 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [6]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [16]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[18]_i_1__0 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [5]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [17]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[1]_i_1__3 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [9]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [0]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[20]_i_1__0 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [4]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [18]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[21]_i_1__0 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [3]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [19]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[22]_i_1__0 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [2]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [20]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[23]_i_1__0 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [1]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [21]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[24]_i_1__0 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [0]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [22]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[2]_i_1__3 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [10]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[3]_i_1__3 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [11]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [2]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[40]_i_1 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [36]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [23]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[41]_i_1 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [37]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [24]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[42]_i_1 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [38]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [25]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[43]_i_1 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [39]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [26]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[44]_i_1 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [32]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [27]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[45]_i_1 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [33]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [28]),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[46]_i_1 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [34]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [29]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[47]_i_1 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [35]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [30]),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[48]_i_1 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [28]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [31]),
        .O(D[32]));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[49]_i_1 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [29]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [32]),
        .O(D[33]));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[4]_i_1__3 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [20]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [3]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[50]_i_1 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [30]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [33]),
        .O(D[34]));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[51]_i_1 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [31]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [34]),
        .O(D[35]));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[52]_i_1 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [24]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[53]_i_1 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [25]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[54]_i_1 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [26]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ShiftReg_DP[55]_i_1 
       (.I0(out[0]),
        .I1(\ShiftReg_DP_reg[55] ),
        .O(\ShiftReg_DP_reg[55]_0 ));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[55]_i_2 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [27]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [38]),
        .O(D[39]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \ShiftReg_DP[55]_i_3 
       (.I0(out[2]),
        .I1(Count_DP_reg[7]),
        .I2(\ShiftReg_DP[7]_i_5_n_0 ),
        .I3(Count_DP_reg[4]),
        .I4(Count_DP_reg[13]),
        .I5(\ShiftReg_DP[7]_i_6_n_0 ),
        .O(\ShiftReg_DP_reg[55] ));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[5]_i_1__3 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [21]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [4]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[6]_i_1__3 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [22]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ShiftReg_DP[7]_i_1__1 
       (.I0(\ShiftReg_DP_reg[0]_0 ),
        .I1(\FSM_onehot_State_DP_reg[7]_1 ),
        .O(\ShiftReg_DP_reg[7] ));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[7]_i_1__3 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [23]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [6]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \ShiftReg_DP[7]_i_3 
       (.I0(out[10]),
        .I1(Count_DP_reg[7]),
        .I2(\ShiftReg_DP[7]_i_5_n_0 ),
        .I3(Count_DP_reg[4]),
        .I4(Count_DP_reg[13]),
        .I5(\ShiftReg_DP[7]_i_6_n_0 ),
        .O(\ShiftReg_DP_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \ShiftReg_DP[7]_i_5 
       (.I0(Count_DP_reg[2]),
        .I1(Count_DP_reg[3]),
        .I2(Count_DP_reg[1]),
        .I3(Count_DP_reg[0]),
        .I4(Count_DP_reg[12]),
        .O(\ShiftReg_DP[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \ShiftReg_DP[7]_i_6 
       (.I0(Count_DP_reg[9]),
        .I1(Count_DP_reg[8]),
        .I2(Count_DP_reg[6]),
        .I3(Count_DP_reg[5]),
        .I4(Count_DP_reg[10]),
        .I5(Count_DP_reg[11]),
        .O(\ShiftReg_DP[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[8]_i_1__1 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [16]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [7]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hF808)) 
    \ShiftReg_DP[9]_i_1__1 
       (.I0(out[0]),
        .I1(\ChipConfigReg_D_reg[DigitalMux0_D][3] [17]),
        .I2(\ShiftReg_DP_reg[55] ),
        .I3(\ShiftReg_DP_reg[54] [8]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "DAVIS346SPIConfig" *) 
module brd_testAERDVSSM_0_0_DAVIS346SPIConfig
   (\ChipConfigReg_DP_reg[ResetCalibNeuron_S] ,
    \ChipConfigReg_DP_reg[TypeNCalibNeuron_S] ,
    \ChipConfigReg_DP_reg[ResetTestPixel_S] ,
    \ChipConfigReg_DP_reg[AERnArow_S] ,
    \ChipConfigReg_DP_reg[UseAOut_S] ,
    \ChipConfigReg_DP_reg[GlobalShutter_S] ,
    \ChipConfigReg_DP_reg[SelectGrayCounter_S] ,
    \ChipConfigReg_DP_reg[TestADC_S] ,
    \BiasOutput_DP_reg[14]_0 ,
    Q,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] ,
    \BiasOutput_DP_reg[14]_1 ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] ,
    \BiasOutput_DP_reg[13]_0 ,
    \BiasOutput_DP_reg[13]_1 ,
    \BiasOutput_DP_reg[12]_0 ,
    \BiasOutput_DP_reg[12]_1 ,
    \BiasOutput_DP_reg[11]_0 ,
    \BiasOutput_DP_reg[11]_1 ,
    \BiasOutput_DP_reg[10]_0 ,
    \BiasOutput_DP_reg[10]_1 ,
    \BiasOutput_DP_reg[9]_0 ,
    \BiasOutput_DP_reg[9]_1 ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][8] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][8] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][8] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][8] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][8] ,
    \ChipOutput_DP_reg[0]_0 ,
    \ChipOutput_DP_reg[0]_1 ,
    \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D][3] ,
    \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D][3] ,
    \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D][3] ,
    \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D][3] ,
    \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D][3] ,
    \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D][3] ,
    \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D][3] ,
    \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D][3] ,
    \ChipOutput_DP_reg[1]_0 ,
    \ChipOutput_DP_reg[1]_1 ,
    \ChipOutput_DP_reg[2]_0 ,
    \ChipOutput_DP_reg[2]_1 ,
    \ChipOutput_DP_reg[3]_0 ,
    \ChipOutput_DP_reg[3]_1 ,
    \ParamOutput_DP_reg[15] ,
    \ParamOutput_DP_reg[3] ,
    \ParamInput_DP_reg[0] ,
    LogicClk_CI,
    AR,
    \ParamInput_DP_reg[0]_0 ,
    \ParamInput_DP_reg[0]_1 ,
    \ParamInput_DP_reg[0]_2 ,
    \ParamInput_DP_reg[0]_3 ,
    \ParamInput_DP_reg[0]_4 ,
    \ParamInput_DP_reg[0]_5 ,
    \ParamInput_DP_reg[0]_6 ,
    \ParamAddressReg_DP_reg[5] ,
    \ParamAddressReg_DP_reg[0]_rep ,
    \ParamAddressReg_DP_reg[0]_rep_0 ,
    \ParamAddressReg_DP_reg[0]_rep_1 ,
    \ParamAddressReg_DP_reg[5]_0 ,
    \ParamAddressReg_DP_reg[7] ,
    \ParamAddressReg_DP_reg[1]_rep ,
    \ParamAddressReg_DP_reg[0]_rep_2 ,
    ConfigParamAddress_DO,
    E,
    ConfigParamInput_DO,
    SyncSignalSyncFF_S_reg_rep__21,
    \ParamAddressReg_DP_reg[1]_rep_0 ,
    \ParamAddressReg_DP_reg[2] ,
    SyncSignalSyncFF_S_reg_rep__20,
    \ParamAddressReg_DP_reg[2]_0 ,
    \ParamAddressReg_DP_reg[1]_rep_1 ,
    \ParamAddressReg_DP_reg[1]_rep_2 ,
    \ParamAddressReg_DP_reg[1]_rep_3 ,
    \ParamAddressReg_DP_reg[3] ,
    \ParamAddressReg_DP_reg[0]_rep_3 ,
    \ParamAddressReg_DP_reg[3]_0 ,
    \ParamAddressReg_DP_reg[1]_rep_4 ,
    \ParamAddressReg_DP_reg[0]_rep_4 ,
    \ParamAddressReg_DP_reg[3]_1 ,
    SyncSignalSyncFF_S_reg_rep__18,
    \ParamAddressReg_DP_reg[1]_rep_5 ,
    \ParamAddressReg_DP_reg[4] ,
    \ParamAddressReg_DP_reg[4]_0 ,
    \ParamAddressReg_DP_reg[5]_1 ,
    \ParamAddressReg_DP_reg[5]_2 ,
    \ParamAddressReg_DP_reg[2]_1 ,
    \ParamAddressReg_DP_reg[5]_3 ,
    \ParamAddressReg_DP_reg[5]_4 ,
    SyncSignalSyncFF_S_reg_rep__16,
    \ParamAddressReg_DP_reg[0]_rep_5 ,
    \ParamAddressReg_DP_reg[1]_rep_6 ,
    \ParamAddressReg_DP_reg[7]_0 ,
    \ParamAddressReg_DP_reg[4]_1 ,
    SyncSignalSyncFF_S_reg_rep__10,
    \ParamAddressReg_DP_reg[7]_1 ,
    \ParamAddressReg_DP_reg[3]_2 ,
    \ParamAddressReg_DP_reg[1]_rep_7 ,
    D,
    SyncSignalSyncFF_S_reg_rep__1,
    \ParamAddressReg_DP_reg[3]_3 ,
    \ParamAddressReg_DP_reg[0]_rep_6 ,
    \ParamAddressReg_DP_reg[1]_rep_8 ,
    \ParamAddressReg_DP_reg[0]_rep_7 ,
    \ParamAddressReg_DP_reg[2]_2 ,
    \ParamAddressReg_DP_reg[0]_rep_8 ,
    \ParamAddressReg_DP_reg[1]_rep_9 ,
    \ParamAddressReg_DP_reg[3]_4 ,
    \ParamAddressReg_DP_reg[4]_2 );
  output \ChipConfigReg_DP_reg[ResetCalibNeuron_S] ;
  output \ChipConfigReg_DP_reg[TypeNCalibNeuron_S] ;
  output \ChipConfigReg_DP_reg[ResetTestPixel_S] ;
  output \ChipConfigReg_DP_reg[AERnArow_S] ;
  output \ChipConfigReg_DP_reg[UseAOut_S] ;
  output \ChipConfigReg_DP_reg[GlobalShutter_S] ;
  output \ChipConfigReg_DP_reg[SelectGrayCounter_S] ;
  output \ChipConfigReg_DP_reg[TestADC_S] ;
  output \BiasOutput_DP_reg[14]_0 ;
  output [15:0]Q;
  output [15:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] ;
  output [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] ;
  output [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] ;
  output [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] ;
  output [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] ;
  output [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] ;
  output [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] ;
  output [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] ;
  output [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] ;
  output [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] ;
  output [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] ;
  output \BiasOutput_DP_reg[14]_1 ;
  output [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] ;
  output [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] ;
  output [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] ;
  output [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] ;
  output [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] ;
  output [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] ;
  output [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] ;
  output [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] ;
  output \BiasOutput_DP_reg[13]_0 ;
  output \BiasOutput_DP_reg[13]_1 ;
  output \BiasOutput_DP_reg[12]_0 ;
  output \BiasOutput_DP_reg[12]_1 ;
  output \BiasOutput_DP_reg[11]_0 ;
  output \BiasOutput_DP_reg[11]_1 ;
  output \BiasOutput_DP_reg[10]_0 ;
  output \BiasOutput_DP_reg[10]_1 ;
  output \BiasOutput_DP_reg[9]_0 ;
  output \BiasOutput_DP_reg[9]_1 ;
  output [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14] ;
  output [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14] ;
  output [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14] ;
  output [8:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][8] ;
  output [8:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][8] ;
  output [8:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][8] ;
  output [8:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][8] ;
  output [8:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][8] ;
  output \ChipOutput_DP_reg[0]_0 ;
  output \ChipOutput_DP_reg[0]_1 ;
  output [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D][3] ;
  output [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D][3] ;
  output [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D][3] ;
  output [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D][3] ;
  output [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D][3] ;
  output [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D][3] ;
  output [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D][3] ;
  output [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D][3] ;
  output \ChipOutput_DP_reg[1]_0 ;
  output \ChipOutput_DP_reg[1]_1 ;
  output \ChipOutput_DP_reg[2]_0 ;
  output \ChipOutput_DP_reg[2]_1 ;
  output \ChipOutput_DP_reg[3]_0 ;
  output \ChipOutput_DP_reg[3]_1 ;
  output [15:0]\ParamOutput_DP_reg[15] ;
  output [3:0]\ParamOutput_DP_reg[3] ;
  input \ParamInput_DP_reg[0] ;
  input LogicClk_CI;
  input [1:0]AR;
  input \ParamInput_DP_reg[0]_0 ;
  input \ParamInput_DP_reg[0]_1 ;
  input \ParamInput_DP_reg[0]_2 ;
  input \ParamInput_DP_reg[0]_3 ;
  input \ParamInput_DP_reg[0]_4 ;
  input \ParamInput_DP_reg[0]_5 ;
  input \ParamInput_DP_reg[0]_6 ;
  input \ParamAddressReg_DP_reg[5] ;
  input \ParamAddressReg_DP_reg[0]_rep ;
  input \ParamAddressReg_DP_reg[0]_rep_0 ;
  input \ParamAddressReg_DP_reg[0]_rep_1 ;
  input \ParamAddressReg_DP_reg[5]_0 ;
  input \ParamAddressReg_DP_reg[7] ;
  input \ParamAddressReg_DP_reg[1]_rep ;
  input \ParamAddressReg_DP_reg[0]_rep_2 ;
  input [0:0]ConfigParamAddress_DO;
  input [0:0]E;
  input [15:0]ConfigParamInput_DO;
  input [0:0]SyncSignalSyncFF_S_reg_rep__21;
  input [0:0]\ParamAddressReg_DP_reg[1]_rep_0 ;
  input [0:0]\ParamAddressReg_DP_reg[2] ;
  input [1:0]SyncSignalSyncFF_S_reg_rep__20;
  input [0:0]\ParamAddressReg_DP_reg[2]_0 ;
  input [0:0]\ParamAddressReg_DP_reg[1]_rep_1 ;
  input [0:0]\ParamAddressReg_DP_reg[1]_rep_2 ;
  input [0:0]\ParamAddressReg_DP_reg[1]_rep_3 ;
  input [0:0]\ParamAddressReg_DP_reg[3] ;
  input [0:0]\ParamAddressReg_DP_reg[0]_rep_3 ;
  input [0:0]\ParamAddressReg_DP_reg[3]_0 ;
  input [0:0]\ParamAddressReg_DP_reg[1]_rep_4 ;
  input [0:0]\ParamAddressReg_DP_reg[0]_rep_4 ;
  input [0:0]\ParamAddressReg_DP_reg[3]_1 ;
  input [1:0]SyncSignalSyncFF_S_reg_rep__18;
  input [0:0]\ParamAddressReg_DP_reg[1]_rep_5 ;
  input [0:0]\ParamAddressReg_DP_reg[4] ;
  input [0:0]\ParamAddressReg_DP_reg[4]_0 ;
  input [0:0]\ParamAddressReg_DP_reg[5]_1 ;
  input [0:0]\ParamAddressReg_DP_reg[5]_2 ;
  input [0:0]\ParamAddressReg_DP_reg[2]_1 ;
  input [0:0]\ParamAddressReg_DP_reg[5]_3 ;
  input [0:0]\ParamAddressReg_DP_reg[5]_4 ;
  input [0:0]SyncSignalSyncFF_S_reg_rep__16;
  input [0:0]\ParamAddressReg_DP_reg[0]_rep_5 ;
  input [0:0]\ParamAddressReg_DP_reg[1]_rep_6 ;
  input [0:0]\ParamAddressReg_DP_reg[7]_0 ;
  input [0:0]\ParamAddressReg_DP_reg[4]_1 ;
  input [1:0]SyncSignalSyncFF_S_reg_rep__10;
  input [0:0]\ParamAddressReg_DP_reg[7]_1 ;
  input [0:0]\ParamAddressReg_DP_reg[3]_2 ;
  input [0:0]\ParamAddressReg_DP_reg[1]_rep_7 ;
  input [6:0]D;
  input [1:0]SyncSignalSyncFF_S_reg_rep__1;
  input [0:0]\ParamAddressReg_DP_reg[3]_3 ;
  input [0:0]\ParamAddressReg_DP_reg[0]_rep_6 ;
  input [0:0]\ParamAddressReg_DP_reg[1]_rep_8 ;
  input [0:0]\ParamAddressReg_DP_reg[0]_rep_7 ;
  input [0:0]\ParamAddressReg_DP_reg[2]_2 ;
  input [0:0]\ParamAddressReg_DP_reg[0]_rep_8 ;
  input [0:0]\ParamAddressReg_DP_reg[1]_rep_9 ;
  input [0:0]\ParamAddressReg_DP_reg[3]_4 ;
  input [3:0]\ParamAddressReg_DP_reg[4]_2 ;

  wire [1:0]AR;
  wire \BiasOutput_DP[0]_i_10_n_0 ;
  wire \BiasOutput_DP[0]_i_11_n_0 ;
  wire \BiasOutput_DP[0]_i_1_n_0 ;
  wire \BiasOutput_DP[0]_i_4_n_0 ;
  wire \BiasOutput_DP[0]_i_5_n_0 ;
  wire \BiasOutput_DP[0]_i_6_n_0 ;
  wire \BiasOutput_DP[0]_i_7_n_0 ;
  wire \BiasOutput_DP[0]_i_8_n_0 ;
  wire \BiasOutput_DP[0]_i_9_n_0 ;
  wire \BiasOutput_DP[10]_i_5_n_0 ;
  wire \BiasOutput_DP[10]_i_6_n_0 ;
  wire \BiasOutput_DP[10]_i_7_n_0 ;
  wire \BiasOutput_DP[10]_i_8_n_0 ;
  wire \BiasOutput_DP[10]_i_9_n_0 ;
  wire \BiasOutput_DP[11]_i_5_n_0 ;
  wire \BiasOutput_DP[11]_i_6_n_0 ;
  wire \BiasOutput_DP[11]_i_7_n_0 ;
  wire \BiasOutput_DP[11]_i_8_n_0 ;
  wire \BiasOutput_DP[11]_i_9_n_0 ;
  wire \BiasOutput_DP[12]_i_5_n_0 ;
  wire \BiasOutput_DP[12]_i_6_n_0 ;
  wire \BiasOutput_DP[12]_i_7_n_0 ;
  wire \BiasOutput_DP[12]_i_8_n_0 ;
  wire \BiasOutput_DP[12]_i_9_n_0 ;
  wire \BiasOutput_DP[13]_i_5_n_0 ;
  wire \BiasOutput_DP[13]_i_6_n_0 ;
  wire \BiasOutput_DP[13]_i_7_n_0 ;
  wire \BiasOutput_DP[13]_i_8_n_0 ;
  wire \BiasOutput_DP[13]_i_9_n_0 ;
  wire \BiasOutput_DP[14]_i_10_n_0 ;
  wire \BiasOutput_DP[14]_i_6_n_0 ;
  wire \BiasOutput_DP[14]_i_7_n_0 ;
  wire \BiasOutput_DP[14]_i_8_n_0 ;
  wire \BiasOutput_DP[14]_i_9_n_0 ;
  wire \BiasOutput_DP[1]_i_10_n_0 ;
  wire \BiasOutput_DP[1]_i_11_n_0 ;
  wire \BiasOutput_DP[1]_i_1_n_0 ;
  wire \BiasOutput_DP[1]_i_4_n_0 ;
  wire \BiasOutput_DP[1]_i_5_n_0 ;
  wire \BiasOutput_DP[1]_i_6_n_0 ;
  wire \BiasOutput_DP[1]_i_7_n_0 ;
  wire \BiasOutput_DP[1]_i_8_n_0 ;
  wire \BiasOutput_DP[1]_i_9_n_0 ;
  wire \BiasOutput_DP[2]_i_10_n_0 ;
  wire \BiasOutput_DP[2]_i_11_n_0 ;
  wire \BiasOutput_DP[2]_i_1_n_0 ;
  wire \BiasOutput_DP[2]_i_4_n_0 ;
  wire \BiasOutput_DP[2]_i_5_n_0 ;
  wire \BiasOutput_DP[2]_i_6_n_0 ;
  wire \BiasOutput_DP[2]_i_7_n_0 ;
  wire \BiasOutput_DP[2]_i_8_n_0 ;
  wire \BiasOutput_DP[2]_i_9_n_0 ;
  wire \BiasOutput_DP[3]_i_10_n_0 ;
  wire \BiasOutput_DP[3]_i_11_n_0 ;
  wire \BiasOutput_DP[3]_i_1_n_0 ;
  wire \BiasOutput_DP[3]_i_4_n_0 ;
  wire \BiasOutput_DP[3]_i_5_n_0 ;
  wire \BiasOutput_DP[3]_i_6_n_0 ;
  wire \BiasOutput_DP[3]_i_7_n_0 ;
  wire \BiasOutput_DP[3]_i_8_n_0 ;
  wire \BiasOutput_DP[3]_i_9_n_0 ;
  wire \BiasOutput_DP[4]_i_10_n_0 ;
  wire \BiasOutput_DP[4]_i_11_n_0 ;
  wire \BiasOutput_DP[4]_i_1_n_0 ;
  wire \BiasOutput_DP[4]_i_4_n_0 ;
  wire \BiasOutput_DP[4]_i_5_n_0 ;
  wire \BiasOutput_DP[4]_i_6_n_0 ;
  wire \BiasOutput_DP[4]_i_7_n_0 ;
  wire \BiasOutput_DP[4]_i_8_n_0 ;
  wire \BiasOutput_DP[4]_i_9_n_0 ;
  wire \BiasOutput_DP[5]_i_10_n_0 ;
  wire \BiasOutput_DP[5]_i_11_n_0 ;
  wire \BiasOutput_DP[5]_i_1_n_0 ;
  wire \BiasOutput_DP[5]_i_4_n_0 ;
  wire \BiasOutput_DP[5]_i_5_n_0 ;
  wire \BiasOutput_DP[5]_i_6_n_0 ;
  wire \BiasOutput_DP[5]_i_7_n_0 ;
  wire \BiasOutput_DP[5]_i_8_n_0 ;
  wire \BiasOutput_DP[5]_i_9_n_0 ;
  wire \BiasOutput_DP[6]_i_10_n_0 ;
  wire \BiasOutput_DP[6]_i_11_n_0 ;
  wire \BiasOutput_DP[6]_i_1_n_0 ;
  wire \BiasOutput_DP[6]_i_4_n_0 ;
  wire \BiasOutput_DP[6]_i_5_n_0 ;
  wire \BiasOutput_DP[6]_i_6_n_0 ;
  wire \BiasOutput_DP[6]_i_7_n_0 ;
  wire \BiasOutput_DP[6]_i_8_n_0 ;
  wire \BiasOutput_DP[6]_i_9_n_0 ;
  wire \BiasOutput_DP[7]_i_10_n_0 ;
  wire \BiasOutput_DP[7]_i_11_n_0 ;
  wire \BiasOutput_DP[7]_i_1_n_0 ;
  wire \BiasOutput_DP[7]_i_4_n_0 ;
  wire \BiasOutput_DP[7]_i_5_n_0 ;
  wire \BiasOutput_DP[7]_i_6_n_0 ;
  wire \BiasOutput_DP[7]_i_7_n_0 ;
  wire \BiasOutput_DP[7]_i_8_n_0 ;
  wire \BiasOutput_DP[7]_i_9_n_0 ;
  wire \BiasOutput_DP[8]_i_10_n_0 ;
  wire \BiasOutput_DP[8]_i_11_n_0 ;
  wire \BiasOutput_DP[8]_i_1_n_0 ;
  wire \BiasOutput_DP[8]_i_4_n_0 ;
  wire \BiasOutput_DP[8]_i_5_n_0 ;
  wire \BiasOutput_DP[8]_i_6_n_0 ;
  wire \BiasOutput_DP[8]_i_7_n_0 ;
  wire \BiasOutput_DP[8]_i_8_n_0 ;
  wire \BiasOutput_DP[8]_i_9_n_0 ;
  wire \BiasOutput_DP[9]_i_5_n_0 ;
  wire \BiasOutput_DP[9]_i_6_n_0 ;
  wire \BiasOutput_DP[9]_i_7_n_0 ;
  wire \BiasOutput_DP[9]_i_8_n_0 ;
  wire \BiasOutput_DP[9]_i_9_n_0 ;
  wire \BiasOutput_DP_reg[0]_i_2_n_0 ;
  wire \BiasOutput_DP_reg[0]_i_3_n_0 ;
  wire \BiasOutput_DP_reg[10]_0 ;
  wire \BiasOutput_DP_reg[10]_1 ;
  wire \BiasOutput_DP_reg[11]_0 ;
  wire \BiasOutput_DP_reg[11]_1 ;
  wire \BiasOutput_DP_reg[12]_0 ;
  wire \BiasOutput_DP_reg[12]_1 ;
  wire \BiasOutput_DP_reg[13]_0 ;
  wire \BiasOutput_DP_reg[13]_1 ;
  wire \BiasOutput_DP_reg[14]_0 ;
  wire \BiasOutput_DP_reg[14]_1 ;
  wire \BiasOutput_DP_reg[1]_i_2_n_0 ;
  wire \BiasOutput_DP_reg[1]_i_3_n_0 ;
  wire \BiasOutput_DP_reg[2]_i_2_n_0 ;
  wire \BiasOutput_DP_reg[2]_i_3_n_0 ;
  wire \BiasOutput_DP_reg[3]_i_2_n_0 ;
  wire \BiasOutput_DP_reg[3]_i_3_n_0 ;
  wire \BiasOutput_DP_reg[4]_i_2_n_0 ;
  wire \BiasOutput_DP_reg[4]_i_3_n_0 ;
  wire \BiasOutput_DP_reg[5]_i_2_n_0 ;
  wire \BiasOutput_DP_reg[5]_i_3_n_0 ;
  wire \BiasOutput_DP_reg[6]_i_2_n_0 ;
  wire \BiasOutput_DP_reg[6]_i_3_n_0 ;
  wire \BiasOutput_DP_reg[7]_i_2_n_0 ;
  wire \BiasOutput_DP_reg[7]_i_3_n_0 ;
  wire \BiasOutput_DP_reg[8]_i_2_n_0 ;
  wire \BiasOutput_DP_reg[8]_i_3_n_0 ;
  wire \BiasOutput_DP_reg[9]_0 ;
  wire \BiasOutput_DP_reg[9]_1 ;
  wire \ChipConfigReg_DP_reg[AERnArow_S] ;
  wire \ChipConfigReg_DP_reg[GlobalShutter_S] ;
  wire \ChipConfigReg_DP_reg[ResetCalibNeuron_S] ;
  wire \ChipConfigReg_DP_reg[ResetTestPixel_S] ;
  wire \ChipConfigReg_DP_reg[SelectGrayCounter_S] ;
  wire \ChipConfigReg_DP_reg[TestADC_S] ;
  wire \ChipConfigReg_DP_reg[TypeNCalibNeuron_S] ;
  wire \ChipConfigReg_DP_reg[UseAOut_S] ;
  wire \ChipOutput_DP[0]_i_5_n_0 ;
  wire \ChipOutput_DP[0]_i_6_n_0 ;
  wire \ChipOutput_DP[0]_i_7_n_0 ;
  wire \ChipOutput_DP[0]_i_8_n_0 ;
  wire \ChipOutput_DP_reg[0]_0 ;
  wire \ChipOutput_DP_reg[0]_1 ;
  wire \ChipOutput_DP_reg[1]_0 ;
  wire \ChipOutput_DP_reg[1]_1 ;
  wire \ChipOutput_DP_reg[2]_0 ;
  wire \ChipOutput_DP_reg[2]_1 ;
  wire \ChipOutput_DP_reg[3]_0 ;
  wire \ChipOutput_DP_reg[3]_1 ;
  wire [0:0]ConfigParamAddress_DO;
  wire [15:0]ConfigParamInput_DO;
  wire [6:0]D;
  wire [0:0]E;
  wire LogicClk_CI;
  wire \ParamAddressReg_DP_reg[0]_rep ;
  wire \ParamAddressReg_DP_reg[0]_rep_0 ;
  wire \ParamAddressReg_DP_reg[0]_rep_1 ;
  wire \ParamAddressReg_DP_reg[0]_rep_2 ;
  wire [0:0]\ParamAddressReg_DP_reg[0]_rep_3 ;
  wire [0:0]\ParamAddressReg_DP_reg[0]_rep_4 ;
  wire [0:0]\ParamAddressReg_DP_reg[0]_rep_5 ;
  wire [0:0]\ParamAddressReg_DP_reg[0]_rep_6 ;
  wire [0:0]\ParamAddressReg_DP_reg[0]_rep_7 ;
  wire [0:0]\ParamAddressReg_DP_reg[0]_rep_8 ;
  wire \ParamAddressReg_DP_reg[1]_rep ;
  wire [0:0]\ParamAddressReg_DP_reg[1]_rep_0 ;
  wire [0:0]\ParamAddressReg_DP_reg[1]_rep_1 ;
  wire [0:0]\ParamAddressReg_DP_reg[1]_rep_2 ;
  wire [0:0]\ParamAddressReg_DP_reg[1]_rep_3 ;
  wire [0:0]\ParamAddressReg_DP_reg[1]_rep_4 ;
  wire [0:0]\ParamAddressReg_DP_reg[1]_rep_5 ;
  wire [0:0]\ParamAddressReg_DP_reg[1]_rep_6 ;
  wire [0:0]\ParamAddressReg_DP_reg[1]_rep_7 ;
  wire [0:0]\ParamAddressReg_DP_reg[1]_rep_8 ;
  wire [0:0]\ParamAddressReg_DP_reg[1]_rep_9 ;
  wire [0:0]\ParamAddressReg_DP_reg[2] ;
  wire [0:0]\ParamAddressReg_DP_reg[2]_0 ;
  wire [0:0]\ParamAddressReg_DP_reg[2]_1 ;
  wire [0:0]\ParamAddressReg_DP_reg[2]_2 ;
  wire [0:0]\ParamAddressReg_DP_reg[3] ;
  wire [0:0]\ParamAddressReg_DP_reg[3]_0 ;
  wire [0:0]\ParamAddressReg_DP_reg[3]_1 ;
  wire [0:0]\ParamAddressReg_DP_reg[3]_2 ;
  wire [0:0]\ParamAddressReg_DP_reg[3]_3 ;
  wire [0:0]\ParamAddressReg_DP_reg[3]_4 ;
  wire [0:0]\ParamAddressReg_DP_reg[4] ;
  wire [0:0]\ParamAddressReg_DP_reg[4]_0 ;
  wire [0:0]\ParamAddressReg_DP_reg[4]_1 ;
  wire [3:0]\ParamAddressReg_DP_reg[4]_2 ;
  wire \ParamAddressReg_DP_reg[5] ;
  wire \ParamAddressReg_DP_reg[5]_0 ;
  wire [0:0]\ParamAddressReg_DP_reg[5]_1 ;
  wire [0:0]\ParamAddressReg_DP_reg[5]_2 ;
  wire [0:0]\ParamAddressReg_DP_reg[5]_3 ;
  wire [0:0]\ParamAddressReg_DP_reg[5]_4 ;
  wire \ParamAddressReg_DP_reg[7] ;
  wire [0:0]\ParamAddressReg_DP_reg[7]_0 ;
  wire [0:0]\ParamAddressReg_DP_reg[7]_1 ;
  wire \ParamInput_DP_reg[0] ;
  wire \ParamInput_DP_reg[0]_0 ;
  wire \ParamInput_DP_reg[0]_1 ;
  wire \ParamInput_DP_reg[0]_2 ;
  wire \ParamInput_DP_reg[0]_3 ;
  wire \ParamInput_DP_reg[0]_4 ;
  wire \ParamInput_DP_reg[0]_5 ;
  wire \ParamInput_DP_reg[0]_6 ;
  wire [15:0]\ParamOutput_DP_reg[15] ;
  wire [3:0]\ParamOutput_DP_reg[3] ;
  wire [15:0]Q;
  wire [1:0]SyncSignalSyncFF_S_reg_rep__1;
  wire [1:0]SyncSignalSyncFF_S_reg_rep__10;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__16;
  wire [1:0]SyncSignalSyncFF_S_reg_rep__18;
  wire [1:0]SyncSignalSyncFF_S_reg_rep__20;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__21;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] ;
  wire [8:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][8] ;
  wire [8:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][8] ;
  wire [8:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][8] ;
  wire [8:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][8] ;
  wire [8:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][8] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] ;
  wire [15:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] ;
  wire [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D][3] ;
  wire [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D][3] ;
  wire [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D][3] ;
  wire [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D][3] ;
  wire [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D][3] ;
  wire [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D][3] ;
  wire [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D][3] ;
  wire [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D][3] ;

  FDCE \BiasConfigReg_DP_reg[AEPdBn_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] [0]));
  FDCE \BiasConfigReg_DP_reg[AEPdBn_D][10] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] [10]));
  FDCE \BiasConfigReg_DP_reg[AEPdBn_D][11] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] [11]));
  FDCE \BiasConfigReg_DP_reg[AEPdBn_D][12] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] [12]));
  FDCE \BiasConfigReg_DP_reg[AEPdBn_D][13] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] [13]));
  FDCE \BiasConfigReg_DP_reg[AEPdBn_D][14] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] [14]));
  FDCE \BiasConfigReg_DP_reg[AEPdBn_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] [1]));
  FDCE \BiasConfigReg_DP_reg[AEPdBn_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] [2]));
  FDCE \BiasConfigReg_DP_reg[AEPdBn_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] [3]));
  FDCE \BiasConfigReg_DP_reg[AEPdBn_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] [4]));
  FDCE \BiasConfigReg_DP_reg[AEPdBn_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] [5]));
  FDCE \BiasConfigReg_DP_reg[AEPdBn_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] [6]));
  FDCE \BiasConfigReg_DP_reg[AEPdBn_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] [7]));
  FDCE \BiasConfigReg_DP_reg[AEPdBn_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] [8]));
  FDCE \BiasConfigReg_DP_reg[AEPdBn_D][9] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] [9]));
  FDCE \BiasConfigReg_DP_reg[AEPuXBp_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] [0]));
  FDCE \BiasConfigReg_DP_reg[AEPuXBp_D][10] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] [10]));
  FDCE \BiasConfigReg_DP_reg[AEPuXBp_D][11] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] [11]));
  FDCE \BiasConfigReg_DP_reg[AEPuXBp_D][12] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] [12]));
  FDCE \BiasConfigReg_DP_reg[AEPuXBp_D][13] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] [13]));
  FDCE \BiasConfigReg_DP_reg[AEPuXBp_D][14] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] [14]));
  FDCE \BiasConfigReg_DP_reg[AEPuXBp_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] [1]));
  FDCE \BiasConfigReg_DP_reg[AEPuXBp_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] [2]));
  FDCE \BiasConfigReg_DP_reg[AEPuXBp_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] [3]));
  FDCE \BiasConfigReg_DP_reg[AEPuXBp_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] [4]));
  FDCE \BiasConfigReg_DP_reg[AEPuXBp_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] [5]));
  FDCE \BiasConfigReg_DP_reg[AEPuXBp_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] [6]));
  FDCE \BiasConfigReg_DP_reg[AEPuXBp_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] [7]));
  FDCE \BiasConfigReg_DP_reg[AEPuXBp_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] [8]));
  FDCE \BiasConfigReg_DP_reg[AEPuXBp_D][9] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] [9]));
  FDCE \BiasConfigReg_DP_reg[AEPuYBp_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_6 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] [0]));
  FDCE \BiasConfigReg_DP_reg[AEPuYBp_D][10] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_6 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] [10]));
  FDCE \BiasConfigReg_DP_reg[AEPuYBp_D][11] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_6 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] [11]));
  FDCE \BiasConfigReg_DP_reg[AEPuYBp_D][12] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_6 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] [12]));
  FDCE \BiasConfigReg_DP_reg[AEPuYBp_D][13] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_6 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] [13]));
  FDCE \BiasConfigReg_DP_reg[AEPuYBp_D][14] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_6 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] [14]));
  FDCE \BiasConfigReg_DP_reg[AEPuYBp_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_6 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] [1]));
  FDCE \BiasConfigReg_DP_reg[AEPuYBp_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_6 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] [2]));
  FDCE \BiasConfigReg_DP_reg[AEPuYBp_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_6 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] [3]));
  FDCE \BiasConfigReg_DP_reg[AEPuYBp_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_6 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] [4]));
  FDCE \BiasConfigReg_DP_reg[AEPuYBp_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_6 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] [5]));
  FDCE \BiasConfigReg_DP_reg[AEPuYBp_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_6 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] [6]));
  FDCE \BiasConfigReg_DP_reg[AEPuYBp_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_6 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] [7]));
  FDCE \BiasConfigReg_DP_reg[AEPuYBp_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_6 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] [8]));
  FDCE \BiasConfigReg_DP_reg[AEPuYBp_D][9] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_6 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] [9]));
  FDCE \BiasConfigReg_DP_reg[AdcCompBp_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] [0]));
  FDCE \BiasConfigReg_DP_reg[AdcCompBp_D][10] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] [10]));
  FDCE \BiasConfigReg_DP_reg[AdcCompBp_D][11] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] [11]));
  FDCE \BiasConfigReg_DP_reg[AdcCompBp_D][12] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] [12]));
  FDCE \BiasConfigReg_DP_reg[AdcCompBp_D][13] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] [13]));
  FDCE \BiasConfigReg_DP_reg[AdcCompBp_D][14] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] [14]));
  FDCE \BiasConfigReg_DP_reg[AdcCompBp_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] [1]));
  FDCE \BiasConfigReg_DP_reg[AdcCompBp_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] [2]));
  FDCE \BiasConfigReg_DP_reg[AdcCompBp_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] [3]));
  FDCE \BiasConfigReg_DP_reg[AdcCompBp_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] [4]));
  FDCE \BiasConfigReg_DP_reg[AdcCompBp_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] [5]));
  FDCE \BiasConfigReg_DP_reg[AdcCompBp_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] [6]));
  FDCE \BiasConfigReg_DP_reg[AdcCompBp_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] [7]));
  FDCE \BiasConfigReg_DP_reg[AdcCompBp_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] [8]));
  FDCE \BiasConfigReg_DP_reg[AdcCompBp_D][9] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] [9]));
  FDCE \BiasConfigReg_DP_reg[AdcRefHigh_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][8] [0]));
  FDCE \BiasConfigReg_DP_reg[AdcRefHigh_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][8] [1]));
  FDCE \BiasConfigReg_DP_reg[AdcRefHigh_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][8] [2]));
  FDCE \BiasConfigReg_DP_reg[AdcRefHigh_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][8] [3]));
  FDCE \BiasConfigReg_DP_reg[AdcRefHigh_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][8] [4]));
  FDCE \BiasConfigReg_DP_reg[AdcRefHigh_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][8] [5]));
  FDCE \BiasConfigReg_DP_reg[AdcRefHigh_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][8] [6]));
  FDCE \BiasConfigReg_DP_reg[AdcRefHigh_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][8] [7]));
  FDCE \BiasConfigReg_DP_reg[AdcRefHigh_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][8] [8]));
  FDCE \BiasConfigReg_DP_reg[AdcRefLow_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][8] [0]));
  FDCE \BiasConfigReg_DP_reg[AdcRefLow_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][8] [1]));
  FDCE \BiasConfigReg_DP_reg[AdcRefLow_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][8] [2]));
  FDCE \BiasConfigReg_DP_reg[AdcRefLow_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][8] [3]));
  FDCE \BiasConfigReg_DP_reg[AdcRefLow_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][8] [4]));
  FDCE \BiasConfigReg_DP_reg[AdcRefLow_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][8] [5]));
  FDCE \BiasConfigReg_DP_reg[AdcRefLow_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][8] [6]));
  FDCE \BiasConfigReg_DP_reg[AdcRefLow_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][8] [7]));
  FDCE \BiasConfigReg_DP_reg[AdcRefLow_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][8] [8]));
  FDCE \BiasConfigReg_DP_reg[AdcTestVoltage_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][8] [0]));
  FDCE \BiasConfigReg_DP_reg[AdcTestVoltage_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][8] [1]));
  FDCE \BiasConfigReg_DP_reg[AdcTestVoltage_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][8] [2]));
  FDCE \BiasConfigReg_DP_reg[AdcTestVoltage_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][8] [3]));
  FDCE \BiasConfigReg_DP_reg[AdcTestVoltage_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][8] [4]));
  FDCE \BiasConfigReg_DP_reg[AdcTestVoltage_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][8] [5]));
  FDCE \BiasConfigReg_DP_reg[AdcTestVoltage_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][8] [6]));
  FDCE \BiasConfigReg_DP_reg[AdcTestVoltage_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][8] [7]));
  FDCE \BiasConfigReg_DP_reg[AdcTestVoltage_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][8] [8]));
  FDCE \BiasConfigReg_DP_reg[ApsCas_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][8] [0]));
  FDCE \BiasConfigReg_DP_reg[ApsCas_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][8] [1]));
  FDCE \BiasConfigReg_DP_reg[ApsCas_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][8] [2]));
  FDCE \BiasConfigReg_DP_reg[ApsCas_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][8] [3]));
  FDCE \BiasConfigReg_DP_reg[ApsCas_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][8] [4]));
  FDCE \BiasConfigReg_DP_reg[ApsCas_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][8] [5]));
  FDCE \BiasConfigReg_DP_reg[ApsCas_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][8] [6]));
  FDCE \BiasConfigReg_DP_reg[ApsCas_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][8] [7]));
  FDCE \BiasConfigReg_DP_reg[ApsCas_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][8] [8]));
  FDCE \BiasConfigReg_DP_reg[ApsOverflowLevel_D][0] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][8] [0]));
  FDCE \BiasConfigReg_DP_reg[ApsOverflowLevel_D][1] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][8] [1]));
  FDCE \BiasConfigReg_DP_reg[ApsOverflowLevel_D][2] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][8] [2]));
  FDCE \BiasConfigReg_DP_reg[ApsOverflowLevel_D][3] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][8] [3]));
  FDCE \BiasConfigReg_DP_reg[ApsOverflowLevel_D][4] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][8] [4]));
  FDCE \BiasConfigReg_DP_reg[ApsOverflowLevel_D][5] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][8] [5]));
  FDCE \BiasConfigReg_DP_reg[ApsOverflowLevel_D][6] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][8] [6]));
  FDCE \BiasConfigReg_DP_reg[ApsOverflowLevel_D][7] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][8] [7]));
  FDCE \BiasConfigReg_DP_reg[ApsOverflowLevel_D][8] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ConfigParamInput_DO[8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][8] [8]));
  FDCE \BiasConfigReg_DP_reg[ApsROSFBn_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] [0]));
  FDCE \BiasConfigReg_DP_reg[ApsROSFBn_D][10] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] [10]));
  FDCE \BiasConfigReg_DP_reg[ApsROSFBn_D][11] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] [11]));
  FDCE \BiasConfigReg_DP_reg[ApsROSFBn_D][12] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] [12]));
  FDCE \BiasConfigReg_DP_reg[ApsROSFBn_D][13] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] [13]));
  FDCE \BiasConfigReg_DP_reg[ApsROSFBn_D][14] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] [14]));
  FDCE \BiasConfigReg_DP_reg[ApsROSFBn_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] [1]));
  FDCE \BiasConfigReg_DP_reg[ApsROSFBn_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] [2]));
  FDCE \BiasConfigReg_DP_reg[ApsROSFBn_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] [3]));
  FDCE \BiasConfigReg_DP_reg[ApsROSFBn_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] [4]));
  FDCE \BiasConfigReg_DP_reg[ApsROSFBn_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] [5]));
  FDCE \BiasConfigReg_DP_reg[ApsROSFBn_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] [6]));
  FDCE \BiasConfigReg_DP_reg[ApsROSFBn_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] [7]));
  FDCE \BiasConfigReg_DP_reg[ApsROSFBn_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] [8]));
  FDCE \BiasConfigReg_DP_reg[ApsROSFBn_D][9] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] [9]));
  FDCE \BiasConfigReg_DP_reg[BiasBuffer_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[7]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] [0]));
  FDCE \BiasConfigReg_DP_reg[BiasBuffer_D][10] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[7]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] [10]));
  FDCE \BiasConfigReg_DP_reg[BiasBuffer_D][11] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[7]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] [11]));
  FDCE \BiasConfigReg_DP_reg[BiasBuffer_D][12] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[7]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] [12]));
  FDCE \BiasConfigReg_DP_reg[BiasBuffer_D][13] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[7]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] [13]));
  FDCE \BiasConfigReg_DP_reg[BiasBuffer_D][14] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[7]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[1]),
        .D(ConfigParamInput_DO[14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] [14]));
  FDCE \BiasConfigReg_DP_reg[BiasBuffer_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[7]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] [1]));
  FDCE \BiasConfigReg_DP_reg[BiasBuffer_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[7]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] [2]));
  FDCE \BiasConfigReg_DP_reg[BiasBuffer_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[7]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] [3]));
  FDCE \BiasConfigReg_DP_reg[BiasBuffer_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[7]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] [4]));
  FDCE \BiasConfigReg_DP_reg[BiasBuffer_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[7]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] [5]));
  FDCE \BiasConfigReg_DP_reg[BiasBuffer_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[7]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] [6]));
  FDCE \BiasConfigReg_DP_reg[BiasBuffer_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[7]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] [7]));
  FDCE \BiasConfigReg_DP_reg[BiasBuffer_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[7]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] [8]));
  FDCE \BiasConfigReg_DP_reg[BiasBuffer_D][9] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[7]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] [9]));
  FDCE \BiasConfigReg_DP_reg[ColSelLowBn_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] [0]));
  FDCE \BiasConfigReg_DP_reg[ColSelLowBn_D][10] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] [10]));
  FDCE \BiasConfigReg_DP_reg[ColSelLowBn_D][11] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] [11]));
  FDCE \BiasConfigReg_DP_reg[ColSelLowBn_D][12] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] [12]));
  FDCE \BiasConfigReg_DP_reg[ColSelLowBn_D][13] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] [13]));
  FDCE \BiasConfigReg_DP_reg[ColSelLowBn_D][14] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] [14]));
  FDCE \BiasConfigReg_DP_reg[ColSelLowBn_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] [1]));
  FDCE \BiasConfigReg_DP_reg[ColSelLowBn_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] [2]));
  FDCE \BiasConfigReg_DP_reg[ColSelLowBn_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] [3]));
  FDCE \BiasConfigReg_DP_reg[ColSelLowBn_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] [4]));
  FDCE \BiasConfigReg_DP_reg[ColSelLowBn_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] [5]));
  FDCE \BiasConfigReg_DP_reg[ColSelLowBn_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] [6]));
  FDCE \BiasConfigReg_DP_reg[ColSelLowBn_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] [7]));
  FDCE \BiasConfigReg_DP_reg[ColSelLowBn_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] [8]));
  FDCE \BiasConfigReg_DP_reg[ColSelLowBn_D][9] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] [9]));
  FDCE \BiasConfigReg_DP_reg[DACBufBp_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] [0]));
  FDCE \BiasConfigReg_DP_reg[DACBufBp_D][10] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] [10]));
  FDCE \BiasConfigReg_DP_reg[DACBufBp_D][11] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] [11]));
  FDCE \BiasConfigReg_DP_reg[DACBufBp_D][12] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] [12]));
  FDCE \BiasConfigReg_DP_reg[DACBufBp_D][13] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] [13]));
  FDCE \BiasConfigReg_DP_reg[DACBufBp_D][14] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] [14]));
  FDCE \BiasConfigReg_DP_reg[DACBufBp_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] [1]));
  FDCE \BiasConfigReg_DP_reg[DACBufBp_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] [2]));
  FDCE \BiasConfigReg_DP_reg[DACBufBp_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] [3]));
  FDCE \BiasConfigReg_DP_reg[DACBufBp_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] [4]));
  FDCE \BiasConfigReg_DP_reg[DACBufBp_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] [5]));
  FDCE \BiasConfigReg_DP_reg[DACBufBp_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] [6]));
  FDCE \BiasConfigReg_DP_reg[DACBufBp_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] [7]));
  FDCE \BiasConfigReg_DP_reg[DACBufBp_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] [8]));
  FDCE \BiasConfigReg_DP_reg[DACBufBp_D][9] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] [9]));
  FDCE \BiasConfigReg_DP_reg[DiffBn_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14] [0]));
  FDCE \BiasConfigReg_DP_reg[DiffBn_D][10] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14] [10]));
  FDCE \BiasConfigReg_DP_reg[DiffBn_D][11] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14] [11]));
  FDCE \BiasConfigReg_DP_reg[DiffBn_D][12] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14] [12]));
  FDCE \BiasConfigReg_DP_reg[DiffBn_D][13] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14] [13]));
  FDCE \BiasConfigReg_DP_reg[DiffBn_D][14] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14] [14]));
  FDCE \BiasConfigReg_DP_reg[DiffBn_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14] [1]));
  FDCE \BiasConfigReg_DP_reg[DiffBn_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14] [2]));
  FDCE \BiasConfigReg_DP_reg[DiffBn_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14] [3]));
  FDCE \BiasConfigReg_DP_reg[DiffBn_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14] [4]));
  FDCE \BiasConfigReg_DP_reg[DiffBn_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14] [5]));
  FDCE \BiasConfigReg_DP_reg[DiffBn_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14] [6]));
  FDCE \BiasConfigReg_DP_reg[DiffBn_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14] [7]));
  FDCE \BiasConfigReg_DP_reg[DiffBn_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14] [8]));
  FDCE \BiasConfigReg_DP_reg[DiffBn_D][9] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14] [9]));
  FDCE \BiasConfigReg_DP_reg[IFRefrBn_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[7]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] [0]));
  FDCE \BiasConfigReg_DP_reg[IFRefrBn_D][10] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[7]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] [10]));
  FDCE \BiasConfigReg_DP_reg[IFRefrBn_D][11] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[7]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] [11]));
  FDCE \BiasConfigReg_DP_reg[IFRefrBn_D][12] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[7]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] [12]));
  FDCE \BiasConfigReg_DP_reg[IFRefrBn_D][13] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[7]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] [13]));
  FDCE \BiasConfigReg_DP_reg[IFRefrBn_D][14] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[7]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] [14]));
  FDCE \BiasConfigReg_DP_reg[IFRefrBn_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[7]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] [1]));
  FDCE \BiasConfigReg_DP_reg[IFRefrBn_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[7]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] [2]));
  FDCE \BiasConfigReg_DP_reg[IFRefrBn_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[7]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] [3]));
  FDCE \BiasConfigReg_DP_reg[IFRefrBn_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[7]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] [4]));
  FDCE \BiasConfigReg_DP_reg[IFRefrBn_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[7]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] [5]));
  FDCE \BiasConfigReg_DP_reg[IFRefrBn_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[7]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] [6]));
  FDCE \BiasConfigReg_DP_reg[IFRefrBn_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[7]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] [7]));
  FDCE \BiasConfigReg_DP_reg[IFRefrBn_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[7]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] [8]));
  FDCE \BiasConfigReg_DP_reg[IFRefrBn_D][9] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[7]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__16),
        .D(ConfigParamInput_DO[9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] [9]));
  FDCE \BiasConfigReg_DP_reg[IFThrBn_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] [0]));
  FDCE \BiasConfigReg_DP_reg[IFThrBn_D][10] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] [10]));
  FDCE \BiasConfigReg_DP_reg[IFThrBn_D][11] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] [11]));
  FDCE \BiasConfigReg_DP_reg[IFThrBn_D][12] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] [12]));
  FDCE \BiasConfigReg_DP_reg[IFThrBn_D][13] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] [13]));
  FDCE \BiasConfigReg_DP_reg[IFThrBn_D][14] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[1]),
        .D(ConfigParamInput_DO[14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] [14]));
  FDCE \BiasConfigReg_DP_reg[IFThrBn_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] [1]));
  FDCE \BiasConfigReg_DP_reg[IFThrBn_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] [2]));
  FDCE \BiasConfigReg_DP_reg[IFThrBn_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] [3]));
  FDCE \BiasConfigReg_DP_reg[IFThrBn_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] [4]));
  FDCE \BiasConfigReg_DP_reg[IFThrBn_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] [5]));
  FDCE \BiasConfigReg_DP_reg[IFThrBn_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] [6]));
  FDCE \BiasConfigReg_DP_reg[IFThrBn_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] [7]));
  FDCE \BiasConfigReg_DP_reg[IFThrBn_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] [8]));
  FDCE \BiasConfigReg_DP_reg[IFThrBn_D][9] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] [9]));
  FDCE \BiasConfigReg_DP_reg[LcolTimeoutBn_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [0]));
  FDCE \BiasConfigReg_DP_reg[LcolTimeoutBn_D][10] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [10]));
  FDCE \BiasConfigReg_DP_reg[LcolTimeoutBn_D][11] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [11]));
  FDCE \BiasConfigReg_DP_reg[LcolTimeoutBn_D][12] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [12]));
  FDCE \BiasConfigReg_DP_reg[LcolTimeoutBn_D][13] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [13]));
  FDCE \BiasConfigReg_DP_reg[LcolTimeoutBn_D][14] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [14]));
  FDCE \BiasConfigReg_DP_reg[LcolTimeoutBn_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [1]));
  FDCE \BiasConfigReg_DP_reg[LcolTimeoutBn_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [2]));
  FDCE \BiasConfigReg_DP_reg[LcolTimeoutBn_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [3]));
  FDCE \BiasConfigReg_DP_reg[LcolTimeoutBn_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [4]));
  FDCE \BiasConfigReg_DP_reg[LcolTimeoutBn_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [5]));
  FDCE \BiasConfigReg_DP_reg[LcolTimeoutBn_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [6]));
  FDCE \BiasConfigReg_DP_reg[LcolTimeoutBn_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [7]));
  FDCE \BiasConfigReg_DP_reg[LcolTimeoutBn_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [8]));
  FDCE \BiasConfigReg_DP_reg[LcolTimeoutBn_D][9] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[0]),
        .D(ConfigParamInput_DO[9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [9]));
  FDCE \BiasConfigReg_DP_reg[LocalBufBn_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14] [0]));
  FDCE \BiasConfigReg_DP_reg[LocalBufBn_D][10] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14] [10]));
  FDCE \BiasConfigReg_DP_reg[LocalBufBn_D][11] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14] [11]));
  FDCE \BiasConfigReg_DP_reg[LocalBufBn_D][12] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14] [12]));
  FDCE \BiasConfigReg_DP_reg[LocalBufBn_D][13] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14] [13]));
  FDCE \BiasConfigReg_DP_reg[LocalBufBn_D][14] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14] [14]));
  FDCE \BiasConfigReg_DP_reg[LocalBufBn_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14] [1]));
  FDCE \BiasConfigReg_DP_reg[LocalBufBn_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14] [2]));
  FDCE \BiasConfigReg_DP_reg[LocalBufBn_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14] [3]));
  FDCE \BiasConfigReg_DP_reg[LocalBufBn_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14] [4]));
  FDCE \BiasConfigReg_DP_reg[LocalBufBn_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14] [5]));
  FDCE \BiasConfigReg_DP_reg[LocalBufBn_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14] [6]));
  FDCE \BiasConfigReg_DP_reg[LocalBufBn_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14] [7]));
  FDCE \BiasConfigReg_DP_reg[LocalBufBn_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14] [8]));
  FDCE \BiasConfigReg_DP_reg[LocalBufBn_D][9] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14] [9]));
  FDCE \BiasConfigReg_DP_reg[OffBn_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] [0]));
  FDCE \BiasConfigReg_DP_reg[OffBn_D][10] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] [10]));
  FDCE \BiasConfigReg_DP_reg[OffBn_D][11] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] [11]));
  FDCE \BiasConfigReg_DP_reg[OffBn_D][12] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] [12]));
  FDCE \BiasConfigReg_DP_reg[OffBn_D][13] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] [13]));
  FDCE \BiasConfigReg_DP_reg[OffBn_D][14] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] [14]));
  FDCE \BiasConfigReg_DP_reg[OffBn_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] [1]));
  FDCE \BiasConfigReg_DP_reg[OffBn_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] [2]));
  FDCE \BiasConfigReg_DP_reg[OffBn_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] [3]));
  FDCE \BiasConfigReg_DP_reg[OffBn_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] [4]));
  FDCE \BiasConfigReg_DP_reg[OffBn_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] [5]));
  FDCE \BiasConfigReg_DP_reg[OffBn_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] [6]));
  FDCE \BiasConfigReg_DP_reg[OffBn_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] [7]));
  FDCE \BiasConfigReg_DP_reg[OffBn_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] [8]));
  FDCE \BiasConfigReg_DP_reg[OffBn_D][9] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_0 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] [9]));
  FDCE \BiasConfigReg_DP_reg[OnBn_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] [0]));
  FDCE \BiasConfigReg_DP_reg[OnBn_D][10] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] [10]));
  FDCE \BiasConfigReg_DP_reg[OnBn_D][11] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] [11]));
  FDCE \BiasConfigReg_DP_reg[OnBn_D][12] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] [12]));
  FDCE \BiasConfigReg_DP_reg[OnBn_D][13] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] [13]));
  FDCE \BiasConfigReg_DP_reg[OnBn_D][14] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] [14]));
  FDCE \BiasConfigReg_DP_reg[OnBn_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] [1]));
  FDCE \BiasConfigReg_DP_reg[OnBn_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] [2]));
  FDCE \BiasConfigReg_DP_reg[OnBn_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] [3]));
  FDCE \BiasConfigReg_DP_reg[OnBn_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] [4]));
  FDCE \BiasConfigReg_DP_reg[OnBn_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] [5]));
  FDCE \BiasConfigReg_DP_reg[OnBn_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] [6]));
  FDCE \BiasConfigReg_DP_reg[OnBn_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] [7]));
  FDCE \BiasConfigReg_DP_reg[OnBn_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] [8]));
  FDCE \BiasConfigReg_DP_reg[OnBn_D][9] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] [9]));
  FDCE \BiasConfigReg_DP_reg[PadFollBn_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14] [0]));
  FDCE \BiasConfigReg_DP_reg[PadFollBn_D][10] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14] [10]));
  FDCE \BiasConfigReg_DP_reg[PadFollBn_D][11] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14] [11]));
  FDCE \BiasConfigReg_DP_reg[PadFollBn_D][12] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14] [12]));
  FDCE \BiasConfigReg_DP_reg[PadFollBn_D][13] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14] [13]));
  FDCE \BiasConfigReg_DP_reg[PadFollBn_D][14] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14] [14]));
  FDCE \BiasConfigReg_DP_reg[PadFollBn_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14] [1]));
  FDCE \BiasConfigReg_DP_reg[PadFollBn_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14] [2]));
  FDCE \BiasConfigReg_DP_reg[PadFollBn_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14] [3]));
  FDCE \BiasConfigReg_DP_reg[PadFollBn_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14] [4]));
  FDCE \BiasConfigReg_DP_reg[PadFollBn_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14] [5]));
  FDCE \BiasConfigReg_DP_reg[PadFollBn_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14] [6]));
  FDCE \BiasConfigReg_DP_reg[PadFollBn_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14] [7]));
  FDCE \BiasConfigReg_DP_reg[PadFollBn_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14] [8]));
  FDCE \BiasConfigReg_DP_reg[PadFollBn_D][9] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14] [9]));
  FDCE \BiasConfigReg_DP_reg[PixInvBn_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] [0]));
  FDCE \BiasConfigReg_DP_reg[PixInvBn_D][10] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] [10]));
  FDCE \BiasConfigReg_DP_reg[PixInvBn_D][11] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] [11]));
  FDCE \BiasConfigReg_DP_reg[PixInvBn_D][12] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] [12]));
  FDCE \BiasConfigReg_DP_reg[PixInvBn_D][13] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] [13]));
  FDCE \BiasConfigReg_DP_reg[PixInvBn_D][14] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] [14]));
  FDCE \BiasConfigReg_DP_reg[PixInvBn_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] [1]));
  FDCE \BiasConfigReg_DP_reg[PixInvBn_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] [2]));
  FDCE \BiasConfigReg_DP_reg[PixInvBn_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] [3]));
  FDCE \BiasConfigReg_DP_reg[PixInvBn_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] [4]));
  FDCE \BiasConfigReg_DP_reg[PixInvBn_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] [5]));
  FDCE \BiasConfigReg_DP_reg[PixInvBn_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] [6]));
  FDCE \BiasConfigReg_DP_reg[PixInvBn_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] [7]));
  FDCE \BiasConfigReg_DP_reg[PixInvBn_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] [8]));
  FDCE \BiasConfigReg_DP_reg[PixInvBn_D][9] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] [9]));
  FDCE \BiasConfigReg_DP_reg[PrBp_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] [0]));
  FDCE \BiasConfigReg_DP_reg[PrBp_D][10] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] [10]));
  FDCE \BiasConfigReg_DP_reg[PrBp_D][11] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] [11]));
  FDCE \BiasConfigReg_DP_reg[PrBp_D][12] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] [12]));
  FDCE \BiasConfigReg_DP_reg[PrBp_D][13] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] [13]));
  FDCE \BiasConfigReg_DP_reg[PrBp_D][14] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[1]),
        .D(ConfigParamInput_DO[14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] [14]));
  FDCE \BiasConfigReg_DP_reg[PrBp_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] [1]));
  FDCE \BiasConfigReg_DP_reg[PrBp_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] [2]));
  FDCE \BiasConfigReg_DP_reg[PrBp_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] [3]));
  FDCE \BiasConfigReg_DP_reg[PrBp_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] [4]));
  FDCE \BiasConfigReg_DP_reg[PrBp_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] [5]));
  FDCE \BiasConfigReg_DP_reg[PrBp_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] [6]));
  FDCE \BiasConfigReg_DP_reg[PrBp_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] [7]));
  FDCE \BiasConfigReg_DP_reg[PrBp_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] [8]));
  FDCE \BiasConfigReg_DP_reg[PrBp_D][9] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_4 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] [9]));
  FDCE \BiasConfigReg_DP_reg[PrSFBp_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] [0]));
  FDCE \BiasConfigReg_DP_reg[PrSFBp_D][10] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] [10]));
  FDCE \BiasConfigReg_DP_reg[PrSFBp_D][11] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] [11]));
  FDCE \BiasConfigReg_DP_reg[PrSFBp_D][12] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] [12]));
  FDCE \BiasConfigReg_DP_reg[PrSFBp_D][13] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] [13]));
  FDCE \BiasConfigReg_DP_reg[PrSFBp_D][14] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] [14]));
  FDCE \BiasConfigReg_DP_reg[PrSFBp_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] [1]));
  FDCE \BiasConfigReg_DP_reg[PrSFBp_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] [2]));
  FDCE \BiasConfigReg_DP_reg[PrSFBp_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] [3]));
  FDCE \BiasConfigReg_DP_reg[PrSFBp_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] [4]));
  FDCE \BiasConfigReg_DP_reg[PrSFBp_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] [5]));
  FDCE \BiasConfigReg_DP_reg[PrSFBp_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] [6]));
  FDCE \BiasConfigReg_DP_reg[PrSFBp_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] [7]));
  FDCE \BiasConfigReg_DP_reg[PrSFBp_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] [8]));
  FDCE \BiasConfigReg_DP_reg[PrSFBp_D][9] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_1 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] [9]));
  FDCE \BiasConfigReg_DP_reg[ReadoutBufBp_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] [0]));
  FDCE \BiasConfigReg_DP_reg[ReadoutBufBp_D][10] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] [10]));
  FDCE \BiasConfigReg_DP_reg[ReadoutBufBp_D][11] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] [11]));
  FDCE \BiasConfigReg_DP_reg[ReadoutBufBp_D][12] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] [12]));
  FDCE \BiasConfigReg_DP_reg[ReadoutBufBp_D][13] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] [13]));
  FDCE \BiasConfigReg_DP_reg[ReadoutBufBp_D][14] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] [14]));
  FDCE \BiasConfigReg_DP_reg[ReadoutBufBp_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] [1]));
  FDCE \BiasConfigReg_DP_reg[ReadoutBufBp_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] [2]));
  FDCE \BiasConfigReg_DP_reg[ReadoutBufBp_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] [3]));
  FDCE \BiasConfigReg_DP_reg[ReadoutBufBp_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] [4]));
  FDCE \BiasConfigReg_DP_reg[ReadoutBufBp_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] [5]));
  FDCE \BiasConfigReg_DP_reg[ReadoutBufBp_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] [6]));
  FDCE \BiasConfigReg_DP_reg[ReadoutBufBp_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] [7]));
  FDCE \BiasConfigReg_DP_reg[ReadoutBufBp_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] [8]));
  FDCE \BiasConfigReg_DP_reg[ReadoutBufBp_D][9] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[4] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] [9]));
  FDCE \BiasConfigReg_DP_reg[RefrBp_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] [0]));
  FDCE \BiasConfigReg_DP_reg[RefrBp_D][10] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] [10]));
  FDCE \BiasConfigReg_DP_reg[RefrBp_D][11] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] [11]));
  FDCE \BiasConfigReg_DP_reg[RefrBp_D][12] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] [12]));
  FDCE \BiasConfigReg_DP_reg[RefrBp_D][13] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] [13]));
  FDCE \BiasConfigReg_DP_reg[RefrBp_D][14] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__20[0]),
        .D(ConfigParamInput_DO[14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] [14]));
  FDCE \BiasConfigReg_DP_reg[RefrBp_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] [1]));
  FDCE \BiasConfigReg_DP_reg[RefrBp_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] [2]));
  FDCE \BiasConfigReg_DP_reg[RefrBp_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] [3]));
  FDCE \BiasConfigReg_DP_reg[RefrBp_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] [4]));
  FDCE \BiasConfigReg_DP_reg[RefrBp_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] [5]));
  FDCE \BiasConfigReg_DP_reg[RefrBp_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] [6]));
  FDCE \BiasConfigReg_DP_reg[RefrBp_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] [7]));
  FDCE \BiasConfigReg_DP_reg[RefrBp_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] [8]));
  FDCE \BiasConfigReg_DP_reg[RefrBp_D][9] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_5 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__18[1]),
        .D(ConfigParamInput_DO[9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] [9]));
  FDCE \BiasConfigReg_DP_reg[SSN_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_7 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[0]),
        .Q(Q[0]));
  FDCE \BiasConfigReg_DP_reg[SSN_D][10] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_7 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[10]),
        .Q(Q[10]));
  FDCE \BiasConfigReg_DP_reg[SSN_D][11] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_7 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[11]),
        .Q(Q[11]));
  FDCE \BiasConfigReg_DP_reg[SSN_D][12] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_7 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[12]),
        .Q(Q[12]));
  FDCE \BiasConfigReg_DP_reg[SSN_D][13] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_7 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[13]),
        .Q(Q[13]));
  FDCE \BiasConfigReg_DP_reg[SSN_D][14] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_7 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[1]),
        .D(ConfigParamInput_DO[14]),
        .Q(Q[14]));
  FDCE \BiasConfigReg_DP_reg[SSN_D][15] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_7 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[1]),
        .D(ConfigParamInput_DO[15]),
        .Q(Q[15]));
  FDCE \BiasConfigReg_DP_reg[SSN_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_7 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[1]),
        .Q(Q[1]));
  FDCE \BiasConfigReg_DP_reg[SSN_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_7 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[2]),
        .Q(Q[2]));
  FDCE \BiasConfigReg_DP_reg[SSN_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_7 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[3]),
        .Q(Q[3]));
  FDCE \BiasConfigReg_DP_reg[SSN_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_7 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[4]),
        .Q(Q[4]));
  FDCE \BiasConfigReg_DP_reg[SSN_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_7 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[5]),
        .Q(Q[5]));
  FDCE \BiasConfigReg_DP_reg[SSN_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_7 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[6]),
        .Q(Q[6]));
  FDCE \BiasConfigReg_DP_reg[SSN_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_7 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[7]),
        .Q(Q[7]));
  FDCE \BiasConfigReg_DP_reg[SSN_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_7 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[8]),
        .Q(Q[8]));
  FDCE \BiasConfigReg_DP_reg[SSN_D][9] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_7 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[9]),
        .Q(Q[9]));
  FDCE \BiasConfigReg_DP_reg[SSP_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] [0]));
  FDCE \BiasConfigReg_DP_reg[SSP_D][10] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[10]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] [10]));
  FDCE \BiasConfigReg_DP_reg[SSP_D][11] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[11]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] [11]));
  FDCE \BiasConfigReg_DP_reg[SSP_D][12] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[12]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] [12]));
  FDCE \BiasConfigReg_DP_reg[SSP_D][13] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[13]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] [13]));
  FDCE \BiasConfigReg_DP_reg[SSP_D][14] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[1]),
        .D(ConfigParamInput_DO[14]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] [14]));
  FDCE \BiasConfigReg_DP_reg[SSP_D][15] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[1]),
        .D(ConfigParamInput_DO[15]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] [15]));
  FDCE \BiasConfigReg_DP_reg[SSP_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] [1]));
  FDCE \BiasConfigReg_DP_reg[SSP_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] [2]));
  FDCE \BiasConfigReg_DP_reg[SSP_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] [3]));
  FDCE \BiasConfigReg_DP_reg[SSP_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[4]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] [4]));
  FDCE \BiasConfigReg_DP_reg[SSP_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[5]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] [5]));
  FDCE \BiasConfigReg_DP_reg[SSP_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[6]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] [6]));
  FDCE \BiasConfigReg_DP_reg[SSP_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[7]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] [7]));
  FDCE \BiasConfigReg_DP_reg[SSP_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[8]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] [8]));
  FDCE \BiasConfigReg_DP_reg[SSP_D][9] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_2 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__10[0]),
        .D(ConfigParamInput_DO[9]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] [9]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \BiasOutput_DP[0]_i_1 
       (.I0(\BiasOutput_DP_reg[0]_i_2_n_0 ),
        .I1(\ParamAddressReg_DP_reg[5] ),
        .I2(\BiasOutput_DP_reg[0]_i_3_n_0 ),
        .I3(\ParamAddressReg_DP_reg[5]_0 ),
        .I4(\BiasOutput_DP[0]_i_4_n_0 ),
        .I5(\ParamAddressReg_DP_reg[7] ),
        .O(\BiasOutput_DP[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[0]_i_10 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] [0]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] [0]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] [0]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] [0]),
        .O(\BiasOutput_DP[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[0]_i_11 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [0]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] [0]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] [0]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] [0]),
        .O(\BiasOutput_DP[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \BiasOutput_DP[0]_i_4 
       (.I0(\BiasOutput_DP[0]_i_9_n_0 ),
        .I1(\ParamAddressReg_DP_reg[5] ),
        .I2(\BiasOutput_DP[0]_i_10_n_0 ),
        .I3(\ParamAddressReg_DP_reg[0]_rep ),
        .I4(\BiasOutput_DP[0]_i_11_n_0 ),
        .O(\BiasOutput_DP[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[0]_i_5 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][8] [0]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][8] [0]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][8] [0]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][8] [0]),
        .O(\BiasOutput_DP[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[0]_i_6 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14] [0]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14] [0]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14] [0]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][8] [0]),
        .O(\BiasOutput_DP[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[0]_i_7 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] [0]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] [0]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] [0]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] [0]),
        .O(\BiasOutput_DP[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[0]_i_8 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] [0]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] [0]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] [0]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] [0]),
        .O(\BiasOutput_DP[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[0]_i_9 
       (.I0(Q[0]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] [0]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] [0]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] [0]),
        .O(\BiasOutput_DP[0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \BiasOutput_DP[10]_i_4 
       (.I0(\BiasOutput_DP[10]_i_7_n_0 ),
        .I1(\ParamAddressReg_DP_reg[5] ),
        .I2(\BiasOutput_DP[10]_i_8_n_0 ),
        .I3(\ParamAddressReg_DP_reg[0]_rep ),
        .I4(\BiasOutput_DP[10]_i_9_n_0 ),
        .O(\BiasOutput_DP_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[10]_i_5 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] [10]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] [10]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] [10]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] [10]),
        .O(\BiasOutput_DP[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[10]_i_6 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] [10]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] [10]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] [10]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] [10]),
        .O(\BiasOutput_DP[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[10]_i_7 
       (.I0(Q[10]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] [10]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] [10]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] [10]),
        .O(\BiasOutput_DP[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[10]_i_8 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] [10]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] [10]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] [10]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] [10]),
        .O(\BiasOutput_DP[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[10]_i_9 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [10]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] [10]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] [10]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] [10]),
        .O(\BiasOutput_DP[10]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \BiasOutput_DP[11]_i_4 
       (.I0(\BiasOutput_DP[11]_i_7_n_0 ),
        .I1(\ParamAddressReg_DP_reg[5] ),
        .I2(\BiasOutput_DP[11]_i_8_n_0 ),
        .I3(\ParamAddressReg_DP_reg[0]_rep ),
        .I4(\BiasOutput_DP[11]_i_9_n_0 ),
        .O(\BiasOutput_DP_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[11]_i_5 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] [11]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] [11]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] [11]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] [11]),
        .O(\BiasOutput_DP[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[11]_i_6 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] [11]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] [11]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] [11]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] [11]),
        .O(\BiasOutput_DP[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[11]_i_7 
       (.I0(Q[11]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] [11]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] [11]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] [11]),
        .O(\BiasOutput_DP[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[11]_i_8 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] [11]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] [11]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] [11]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] [11]),
        .O(\BiasOutput_DP[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[11]_i_9 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [11]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] [11]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] [11]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] [11]),
        .O(\BiasOutput_DP[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \BiasOutput_DP[12]_i_4 
       (.I0(\BiasOutput_DP[12]_i_7_n_0 ),
        .I1(\ParamAddressReg_DP_reg[5] ),
        .I2(\BiasOutput_DP[12]_i_8_n_0 ),
        .I3(\ParamAddressReg_DP_reg[0]_rep ),
        .I4(\BiasOutput_DP[12]_i_9_n_0 ),
        .O(\BiasOutput_DP_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[12]_i_5 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] [12]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] [12]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] [12]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] [12]),
        .O(\BiasOutput_DP[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[12]_i_6 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] [12]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] [12]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] [12]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] [12]),
        .O(\BiasOutput_DP[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[12]_i_7 
       (.I0(Q[12]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] [12]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] [12]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] [12]),
        .O(\BiasOutput_DP[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[12]_i_8 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] [12]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] [12]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] [12]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] [12]),
        .O(\BiasOutput_DP[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[12]_i_9 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [12]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] [12]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] [12]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] [12]),
        .O(\BiasOutput_DP[12]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \BiasOutput_DP[13]_i_4 
       (.I0(\BiasOutput_DP[13]_i_7_n_0 ),
        .I1(\ParamAddressReg_DP_reg[5] ),
        .I2(\BiasOutput_DP[13]_i_8_n_0 ),
        .I3(\ParamAddressReg_DP_reg[0]_rep ),
        .I4(\BiasOutput_DP[13]_i_9_n_0 ),
        .O(\BiasOutput_DP_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[13]_i_5 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] [13]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] [13]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] [13]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] [13]),
        .O(\BiasOutput_DP[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[13]_i_6 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] [13]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] [13]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] [13]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] [13]),
        .O(\BiasOutput_DP[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[13]_i_7 
       (.I0(Q[13]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] [13]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] [13]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] [13]),
        .O(\BiasOutput_DP[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[13]_i_8 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] [13]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] [13]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] [13]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] [13]),
        .O(\BiasOutput_DP[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[13]_i_9 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [13]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] [13]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] [13]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] [13]),
        .O(\BiasOutput_DP[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[14]_i_10 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [14]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] [14]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] [14]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] [14]),
        .O(\BiasOutput_DP[14]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \BiasOutput_DP[14]_i_5 
       (.I0(\BiasOutput_DP[14]_i_8_n_0 ),
        .I1(\ParamAddressReg_DP_reg[5] ),
        .I2(\BiasOutput_DP[14]_i_9_n_0 ),
        .I3(\ParamAddressReg_DP_reg[0]_rep ),
        .I4(\BiasOutput_DP[14]_i_10_n_0 ),
        .O(\BiasOutput_DP_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[14]_i_6 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] [14]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] [14]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] [14]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] [14]),
        .O(\BiasOutput_DP[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[14]_i_7 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] [14]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] [14]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] [14]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] [14]),
        .O(\BiasOutput_DP[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[14]_i_8 
       (.I0(Q[14]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] [14]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] [14]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] [14]),
        .O(\BiasOutput_DP[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[14]_i_9 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] [14]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] [14]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] [14]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] [14]),
        .O(\BiasOutput_DP[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \BiasOutput_DP[1]_i_1 
       (.I0(\BiasOutput_DP_reg[1]_i_2_n_0 ),
        .I1(\ParamAddressReg_DP_reg[5] ),
        .I2(\BiasOutput_DP_reg[1]_i_3_n_0 ),
        .I3(\ParamAddressReg_DP_reg[5]_0 ),
        .I4(\BiasOutput_DP[1]_i_4_n_0 ),
        .I5(\ParamAddressReg_DP_reg[7] ),
        .O(\BiasOutput_DP[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[1]_i_10 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] [1]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] [1]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] [1]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] [1]),
        .O(\BiasOutput_DP[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[1]_i_11 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [1]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] [1]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] [1]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] [1]),
        .O(\BiasOutput_DP[1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \BiasOutput_DP[1]_i_4 
       (.I0(\BiasOutput_DP[1]_i_9_n_0 ),
        .I1(\ParamAddressReg_DP_reg[5] ),
        .I2(\BiasOutput_DP[1]_i_10_n_0 ),
        .I3(\ParamAddressReg_DP_reg[0]_rep ),
        .I4(\BiasOutput_DP[1]_i_11_n_0 ),
        .O(\BiasOutput_DP[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[1]_i_5 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][8] [1]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][8] [1]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][8] [1]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][8] [1]),
        .O(\BiasOutput_DP[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[1]_i_6 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14] [1]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14] [1]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14] [1]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][8] [1]),
        .O(\BiasOutput_DP[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[1]_i_7 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] [1]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] [1]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] [1]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] [1]),
        .O(\BiasOutput_DP[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[1]_i_8 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] [1]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] [1]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] [1]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] [1]),
        .O(\BiasOutput_DP[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[1]_i_9 
       (.I0(Q[1]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] [1]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] [1]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] [1]),
        .O(\BiasOutput_DP[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \BiasOutput_DP[2]_i_1 
       (.I0(\BiasOutput_DP_reg[2]_i_2_n_0 ),
        .I1(\ParamAddressReg_DP_reg[5] ),
        .I2(\BiasOutput_DP_reg[2]_i_3_n_0 ),
        .I3(\ParamAddressReg_DP_reg[5]_0 ),
        .I4(\BiasOutput_DP[2]_i_4_n_0 ),
        .I5(\ParamAddressReg_DP_reg[7] ),
        .O(\BiasOutput_DP[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[2]_i_10 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] [2]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] [2]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] [2]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] [2]),
        .O(\BiasOutput_DP[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[2]_i_11 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [2]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] [2]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] [2]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] [2]),
        .O(\BiasOutput_DP[2]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \BiasOutput_DP[2]_i_4 
       (.I0(\BiasOutput_DP[2]_i_9_n_0 ),
        .I1(\ParamAddressReg_DP_reg[5] ),
        .I2(\BiasOutput_DP[2]_i_10_n_0 ),
        .I3(\ParamAddressReg_DP_reg[0]_rep ),
        .I4(\BiasOutput_DP[2]_i_11_n_0 ),
        .O(\BiasOutput_DP[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[2]_i_5 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][8] [2]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][8] [2]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][8] [2]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][8] [2]),
        .O(\BiasOutput_DP[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[2]_i_6 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14] [2]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14] [2]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14] [2]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][8] [2]),
        .O(\BiasOutput_DP[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[2]_i_7 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] [2]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] [2]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] [2]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] [2]),
        .O(\BiasOutput_DP[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[2]_i_8 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] [2]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] [2]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] [2]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] [2]),
        .O(\BiasOutput_DP[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[2]_i_9 
       (.I0(Q[2]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] [2]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] [2]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] [2]),
        .O(\BiasOutput_DP[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \BiasOutput_DP[3]_i_1 
       (.I0(\BiasOutput_DP_reg[3]_i_2_n_0 ),
        .I1(\ParamAddressReg_DP_reg[5] ),
        .I2(\BiasOutput_DP_reg[3]_i_3_n_0 ),
        .I3(\ParamAddressReg_DP_reg[5]_0 ),
        .I4(\BiasOutput_DP[3]_i_4_n_0 ),
        .I5(\ParamAddressReg_DP_reg[7] ),
        .O(\BiasOutput_DP[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[3]_i_10 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] [3]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] [3]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] [3]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] [3]),
        .O(\BiasOutput_DP[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[3]_i_11 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [3]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] [3]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] [3]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] [3]),
        .O(\BiasOutput_DP[3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \BiasOutput_DP[3]_i_4 
       (.I0(\BiasOutput_DP[3]_i_9_n_0 ),
        .I1(\ParamAddressReg_DP_reg[5] ),
        .I2(\BiasOutput_DP[3]_i_10_n_0 ),
        .I3(\ParamAddressReg_DP_reg[0]_rep ),
        .I4(\BiasOutput_DP[3]_i_11_n_0 ),
        .O(\BiasOutput_DP[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[3]_i_5 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][8] [3]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][8] [3]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][8] [3]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][8] [3]),
        .O(\BiasOutput_DP[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[3]_i_6 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14] [3]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14] [3]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14] [3]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][8] [3]),
        .O(\BiasOutput_DP[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[3]_i_7 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] [3]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] [3]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] [3]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] [3]),
        .O(\BiasOutput_DP[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[3]_i_8 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] [3]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] [3]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] [3]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] [3]),
        .O(\BiasOutput_DP[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[3]_i_9 
       (.I0(Q[3]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] [3]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] [3]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] [3]),
        .O(\BiasOutput_DP[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \BiasOutput_DP[4]_i_1 
       (.I0(\BiasOutput_DP_reg[4]_i_2_n_0 ),
        .I1(\ParamAddressReg_DP_reg[5] ),
        .I2(\BiasOutput_DP_reg[4]_i_3_n_0 ),
        .I3(\ParamAddressReg_DP_reg[5]_0 ),
        .I4(\BiasOutput_DP[4]_i_4_n_0 ),
        .I5(\ParamAddressReg_DP_reg[7] ),
        .O(\BiasOutput_DP[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[4]_i_10 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] [4]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] [4]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] [4]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] [4]),
        .O(\BiasOutput_DP[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[4]_i_11 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [4]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] [4]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] [4]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] [4]),
        .O(\BiasOutput_DP[4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \BiasOutput_DP[4]_i_4 
       (.I0(\BiasOutput_DP[4]_i_9_n_0 ),
        .I1(\ParamAddressReg_DP_reg[5] ),
        .I2(\BiasOutput_DP[4]_i_10_n_0 ),
        .I3(\ParamAddressReg_DP_reg[0]_rep ),
        .I4(\BiasOutput_DP[4]_i_11_n_0 ),
        .O(\BiasOutput_DP[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[4]_i_5 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][8] [4]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][8] [4]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][8] [4]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][8] [4]),
        .O(\BiasOutput_DP[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[4]_i_6 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14] [4]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14] [4]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14] [4]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][8] [4]),
        .O(\BiasOutput_DP[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[4]_i_7 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] [4]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] [4]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] [4]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] [4]),
        .O(\BiasOutput_DP[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[4]_i_8 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] [4]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] [4]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] [4]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] [4]),
        .O(\BiasOutput_DP[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[4]_i_9 
       (.I0(Q[4]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] [4]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] [4]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] [4]),
        .O(\BiasOutput_DP[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \BiasOutput_DP[5]_i_1 
       (.I0(\BiasOutput_DP_reg[5]_i_2_n_0 ),
        .I1(\ParamAddressReg_DP_reg[5] ),
        .I2(\BiasOutput_DP_reg[5]_i_3_n_0 ),
        .I3(\ParamAddressReg_DP_reg[5]_0 ),
        .I4(\BiasOutput_DP[5]_i_4_n_0 ),
        .I5(\ParamAddressReg_DP_reg[7] ),
        .O(\BiasOutput_DP[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[5]_i_10 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] [5]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] [5]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] [5]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] [5]),
        .O(\BiasOutput_DP[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[5]_i_11 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [5]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] [5]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] [5]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] [5]),
        .O(\BiasOutput_DP[5]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \BiasOutput_DP[5]_i_4 
       (.I0(\BiasOutput_DP[5]_i_9_n_0 ),
        .I1(\ParamAddressReg_DP_reg[5] ),
        .I2(\BiasOutput_DP[5]_i_10_n_0 ),
        .I3(\ParamAddressReg_DP_reg[0]_rep ),
        .I4(\BiasOutput_DP[5]_i_11_n_0 ),
        .O(\BiasOutput_DP[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[5]_i_5 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][8] [5]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][8] [5]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][8] [5]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][8] [5]),
        .O(\BiasOutput_DP[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[5]_i_6 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14] [5]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14] [5]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14] [5]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][8] [5]),
        .O(\BiasOutput_DP[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[5]_i_7 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] [5]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] [5]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] [5]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] [5]),
        .O(\BiasOutput_DP[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[5]_i_8 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] [5]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] [5]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] [5]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] [5]),
        .O(\BiasOutput_DP[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[5]_i_9 
       (.I0(Q[5]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] [5]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] [5]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] [5]),
        .O(\BiasOutput_DP[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \BiasOutput_DP[6]_i_1 
       (.I0(\BiasOutput_DP_reg[6]_i_2_n_0 ),
        .I1(\ParamAddressReg_DP_reg[5] ),
        .I2(\BiasOutput_DP_reg[6]_i_3_n_0 ),
        .I3(\ParamAddressReg_DP_reg[5]_0 ),
        .I4(\BiasOutput_DP[6]_i_4_n_0 ),
        .I5(\ParamAddressReg_DP_reg[7] ),
        .O(\BiasOutput_DP[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[6]_i_10 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] [6]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] [6]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] [6]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] [6]),
        .O(\BiasOutput_DP[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[6]_i_11 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [6]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] [6]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] [6]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] [6]),
        .O(\BiasOutput_DP[6]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \BiasOutput_DP[6]_i_4 
       (.I0(\BiasOutput_DP[6]_i_9_n_0 ),
        .I1(\ParamAddressReg_DP_reg[5] ),
        .I2(\BiasOutput_DP[6]_i_10_n_0 ),
        .I3(\ParamAddressReg_DP_reg[0]_rep ),
        .I4(\BiasOutput_DP[6]_i_11_n_0 ),
        .O(\BiasOutput_DP[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[6]_i_5 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][8] [6]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][8] [6]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][8] [6]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][8] [6]),
        .O(\BiasOutput_DP[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[6]_i_6 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14] [6]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14] [6]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14] [6]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][8] [6]),
        .O(\BiasOutput_DP[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[6]_i_7 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] [6]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] [6]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] [6]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] [6]),
        .O(\BiasOutput_DP[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[6]_i_8 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] [6]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] [6]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] [6]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] [6]),
        .O(\BiasOutput_DP[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[6]_i_9 
       (.I0(Q[6]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] [6]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] [6]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] [6]),
        .O(\BiasOutput_DP[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \BiasOutput_DP[7]_i_1 
       (.I0(\BiasOutput_DP_reg[7]_i_2_n_0 ),
        .I1(\ParamAddressReg_DP_reg[5] ),
        .I2(\BiasOutput_DP_reg[7]_i_3_n_0 ),
        .I3(\ParamAddressReg_DP_reg[5]_0 ),
        .I4(\BiasOutput_DP[7]_i_4_n_0 ),
        .I5(\ParamAddressReg_DP_reg[7] ),
        .O(\BiasOutput_DP[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[7]_i_10 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] [7]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] [7]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] [7]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] [7]),
        .O(\BiasOutput_DP[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[7]_i_11 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [7]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] [7]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] [7]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] [7]),
        .O(\BiasOutput_DP[7]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \BiasOutput_DP[7]_i_4 
       (.I0(\BiasOutput_DP[7]_i_9_n_0 ),
        .I1(\ParamAddressReg_DP_reg[5] ),
        .I2(\BiasOutput_DP[7]_i_10_n_0 ),
        .I3(\ParamAddressReg_DP_reg[0]_rep ),
        .I4(\BiasOutput_DP[7]_i_11_n_0 ),
        .O(\BiasOutput_DP[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[7]_i_5 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][8] [7]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][8] [7]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][8] [7]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][8] [7]),
        .O(\BiasOutput_DP[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[7]_i_6 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14] [7]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14] [7]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14] [7]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][8] [7]),
        .O(\BiasOutput_DP[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[7]_i_7 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] [7]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] [7]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] [7]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] [7]),
        .O(\BiasOutput_DP[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[7]_i_8 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] [7]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] [7]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] [7]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] [7]),
        .O(\BiasOutput_DP[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[7]_i_9 
       (.I0(Q[7]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] [7]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] [7]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] [7]),
        .O(\BiasOutput_DP[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \BiasOutput_DP[8]_i_1 
       (.I0(\BiasOutput_DP_reg[8]_i_2_n_0 ),
        .I1(\ParamAddressReg_DP_reg[5] ),
        .I2(\BiasOutput_DP_reg[8]_i_3_n_0 ),
        .I3(\ParamAddressReg_DP_reg[5]_0 ),
        .I4(\BiasOutput_DP[8]_i_4_n_0 ),
        .I5(\ParamAddressReg_DP_reg[7] ),
        .O(\BiasOutput_DP[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[8]_i_10 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] [8]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] [8]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] [8]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] [8]),
        .O(\BiasOutput_DP[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[8]_i_11 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [8]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] [8]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] [8]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] [8]),
        .O(\BiasOutput_DP[8]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \BiasOutput_DP[8]_i_4 
       (.I0(\BiasOutput_DP[8]_i_9_n_0 ),
        .I1(\ParamAddressReg_DP_reg[5] ),
        .I2(\BiasOutput_DP[8]_i_10_n_0 ),
        .I3(\ParamAddressReg_DP_reg[0]_rep ),
        .I4(\BiasOutput_DP[8]_i_11_n_0 ),
        .O(\BiasOutput_DP[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[8]_i_5 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefLow_D][8] [8]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcRefHigh_D][8] [8]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsCas_D][8] [8]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsOverflowLevel_D][8] [8]),
        .O(\BiasOutput_DP[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[8]_i_6 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14] [8]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14] [8]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14] [8]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcTestVoltage_D][8] [8]),
        .O(\BiasOutput_DP[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[8]_i_7 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] [8]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] [8]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] [8]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] [8]),
        .O(\BiasOutput_DP[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[8]_i_8 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] [8]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] [8]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] [8]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] [8]),
        .O(\BiasOutput_DP[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[8]_i_9 
       (.I0(Q[8]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] [8]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] [8]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] [8]),
        .O(\BiasOutput_DP[8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \BiasOutput_DP[9]_i_4 
       (.I0(\BiasOutput_DP[9]_i_7_n_0 ),
        .I1(\ParamAddressReg_DP_reg[5] ),
        .I2(\BiasOutput_DP[9]_i_8_n_0 ),
        .I3(\ParamAddressReg_DP_reg[0]_rep ),
        .I4(\BiasOutput_DP[9]_i_9_n_0 ),
        .O(\BiasOutput_DP_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[9]_i_5 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrBp_D][14] [9]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PixInvBn_D][14] [9]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OffBn_D][14] [9]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[OnBn_D][14] [9]),
        .O(\BiasOutput_DP[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[9]_i_6 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ApsROSFBn_D][14] [9]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ReadoutBufBp_D][14] [9]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[RefrBp_D][14] [9]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PrSFBp_D][14] [9]),
        .O(\BiasOutput_DP[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[9]_i_7 
       (.I0(Q[9]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15] [9]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[BiasBuffer_D][14] [9]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFThrBn_D][14] [9]),
        .O(\BiasOutput_DP[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[9]_i_8 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[IFRefrBn_D][14] [9]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuYBp_D][14] [9]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPuXBp_D][14] [9]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AEPdBn_D][14] [9]),
        .O(\BiasOutput_DP[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \BiasOutput_DP[9]_i_9 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [9]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DACBufBp_D][14] [9]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[ColSelLowBn_D][14] [9]),
        .I4(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[AdcCompBp_D][14] [9]),
        .O(\BiasOutput_DP[9]_i_9_n_0 ));
  FDCE \BiasOutput_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(\BiasOutput_DP[0]_i_1_n_0 ),
        .Q(\ParamOutput_DP_reg[15] [0]));
  MUXF7 \BiasOutput_DP_reg[0]_i_2 
       (.I0(\BiasOutput_DP[0]_i_5_n_0 ),
        .I1(\BiasOutput_DP[0]_i_6_n_0 ),
        .O(\BiasOutput_DP_reg[0]_i_2_n_0 ),
        .S(\ParamAddressReg_DP_reg[0]_rep ));
  MUXF7 \BiasOutput_DP_reg[0]_i_3 
       (.I0(\BiasOutput_DP[0]_i_7_n_0 ),
        .I1(\BiasOutput_DP[0]_i_8_n_0 ),
        .O(\BiasOutput_DP_reg[0]_i_3_n_0 ),
        .S(\ParamAddressReg_DP_reg[0]_rep ));
  FDCE \BiasOutput_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[0]),
        .D(D[1]),
        .Q(\ParamOutput_DP_reg[15] [10]));
  MUXF7 \BiasOutput_DP_reg[10]_i_3 
       (.I0(\BiasOutput_DP[10]_i_5_n_0 ),
        .I1(\BiasOutput_DP[10]_i_6_n_0 ),
        .O(\BiasOutput_DP_reg[10]_1 ),
        .S(\ParamAddressReg_DP_reg[0]_rep ));
  FDCE \BiasOutput_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[0]),
        .D(D[2]),
        .Q(\ParamOutput_DP_reg[15] [11]));
  MUXF7 \BiasOutput_DP_reg[11]_i_3 
       (.I0(\BiasOutput_DP[11]_i_5_n_0 ),
        .I1(\BiasOutput_DP[11]_i_6_n_0 ),
        .O(\BiasOutput_DP_reg[11]_1 ),
        .S(\ParamAddressReg_DP_reg[0]_rep ));
  FDCE \BiasOutput_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(D[3]),
        .Q(\ParamOutput_DP_reg[15] [12]));
  MUXF7 \BiasOutput_DP_reg[12]_i_3 
       (.I0(\BiasOutput_DP[12]_i_5_n_0 ),
        .I1(\BiasOutput_DP[12]_i_6_n_0 ),
        .O(\BiasOutput_DP_reg[12]_1 ),
        .S(\ParamAddressReg_DP_reg[0]_rep ));
  FDCE \BiasOutput_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(D[4]),
        .Q(\ParamOutput_DP_reg[15] [13]));
  MUXF7 \BiasOutput_DP_reg[13]_i_3 
       (.I0(\BiasOutput_DP[13]_i_5_n_0 ),
        .I1(\BiasOutput_DP[13]_i_6_n_0 ),
        .O(\BiasOutput_DP_reg[13]_1 ),
        .S(\ParamAddressReg_DP_reg[0]_rep ));
  FDCE \BiasOutput_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(D[5]),
        .Q(\ParamOutput_DP_reg[15] [14]));
  MUXF7 \BiasOutput_DP_reg[14]_i_4 
       (.I0(\BiasOutput_DP[14]_i_6_n_0 ),
        .I1(\BiasOutput_DP[14]_i_7_n_0 ),
        .O(\BiasOutput_DP_reg[14]_1 ),
        .S(\ParamAddressReg_DP_reg[0]_rep ));
  FDCE \BiasOutput_DP_reg[15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[1]),
        .D(D[6]),
        .Q(\ParamOutput_DP_reg[15] [15]));
  FDCE \BiasOutput_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(\BiasOutput_DP[1]_i_1_n_0 ),
        .Q(\ParamOutput_DP_reg[15] [1]));
  MUXF7 \BiasOutput_DP_reg[1]_i_2 
       (.I0(\BiasOutput_DP[1]_i_5_n_0 ),
        .I1(\BiasOutput_DP[1]_i_6_n_0 ),
        .O(\BiasOutput_DP_reg[1]_i_2_n_0 ),
        .S(\ParamAddressReg_DP_reg[0]_rep ));
  MUXF7 \BiasOutput_DP_reg[1]_i_3 
       (.I0(\BiasOutput_DP[1]_i_7_n_0 ),
        .I1(\BiasOutput_DP[1]_i_8_n_0 ),
        .O(\BiasOutput_DP_reg[1]_i_3_n_0 ),
        .S(\ParamAddressReg_DP_reg[0]_rep ));
  FDCE \BiasOutput_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(\BiasOutput_DP[2]_i_1_n_0 ),
        .Q(\ParamOutput_DP_reg[15] [2]));
  MUXF7 \BiasOutput_DP_reg[2]_i_2 
       (.I0(\BiasOutput_DP[2]_i_5_n_0 ),
        .I1(\BiasOutput_DP[2]_i_6_n_0 ),
        .O(\BiasOutput_DP_reg[2]_i_2_n_0 ),
        .S(\ParamAddressReg_DP_reg[0]_rep ));
  MUXF7 \BiasOutput_DP_reg[2]_i_3 
       (.I0(\BiasOutput_DP[2]_i_7_n_0 ),
        .I1(\BiasOutput_DP[2]_i_8_n_0 ),
        .O(\BiasOutput_DP_reg[2]_i_3_n_0 ),
        .S(\ParamAddressReg_DP_reg[0]_rep ));
  FDCE \BiasOutput_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(\BiasOutput_DP[3]_i_1_n_0 ),
        .Q(\ParamOutput_DP_reg[15] [3]));
  MUXF7 \BiasOutput_DP_reg[3]_i_2 
       (.I0(\BiasOutput_DP[3]_i_5_n_0 ),
        .I1(\BiasOutput_DP[3]_i_6_n_0 ),
        .O(\BiasOutput_DP_reg[3]_i_2_n_0 ),
        .S(\ParamAddressReg_DP_reg[0]_rep ));
  MUXF7 \BiasOutput_DP_reg[3]_i_3 
       (.I0(\BiasOutput_DP[3]_i_7_n_0 ),
        .I1(\BiasOutput_DP[3]_i_8_n_0 ),
        .O(\BiasOutput_DP_reg[3]_i_3_n_0 ),
        .S(\ParamAddressReg_DP_reg[0]_rep ));
  FDCE \BiasOutput_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[0]),
        .D(\BiasOutput_DP[4]_i_1_n_0 ),
        .Q(\ParamOutput_DP_reg[15] [4]));
  MUXF7 \BiasOutput_DP_reg[4]_i_2 
       (.I0(\BiasOutput_DP[4]_i_5_n_0 ),
        .I1(\BiasOutput_DP[4]_i_6_n_0 ),
        .O(\BiasOutput_DP_reg[4]_i_2_n_0 ),
        .S(\ParamAddressReg_DP_reg[0]_rep ));
  MUXF7 \BiasOutput_DP_reg[4]_i_3 
       (.I0(\BiasOutput_DP[4]_i_7_n_0 ),
        .I1(\BiasOutput_DP[4]_i_8_n_0 ),
        .O(\BiasOutput_DP_reg[4]_i_3_n_0 ),
        .S(\ParamAddressReg_DP_reg[0]_rep ));
  FDCE \BiasOutput_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[0]),
        .D(\BiasOutput_DP[5]_i_1_n_0 ),
        .Q(\ParamOutput_DP_reg[15] [5]));
  MUXF7 \BiasOutput_DP_reg[5]_i_2 
       (.I0(\BiasOutput_DP[5]_i_5_n_0 ),
        .I1(\BiasOutput_DP[5]_i_6_n_0 ),
        .O(\BiasOutput_DP_reg[5]_i_2_n_0 ),
        .S(\ParamAddressReg_DP_reg[0]_rep ));
  MUXF7 \BiasOutput_DP_reg[5]_i_3 
       (.I0(\BiasOutput_DP[5]_i_7_n_0 ),
        .I1(\BiasOutput_DP[5]_i_8_n_0 ),
        .O(\BiasOutput_DP_reg[5]_i_3_n_0 ),
        .S(\ParamAddressReg_DP_reg[0]_rep ));
  FDCE \BiasOutput_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[0]),
        .D(\BiasOutput_DP[6]_i_1_n_0 ),
        .Q(\ParamOutput_DP_reg[15] [6]));
  MUXF7 \BiasOutput_DP_reg[6]_i_2 
       (.I0(\BiasOutput_DP[6]_i_5_n_0 ),
        .I1(\BiasOutput_DP[6]_i_6_n_0 ),
        .O(\BiasOutput_DP_reg[6]_i_2_n_0 ),
        .S(\ParamAddressReg_DP_reg[0]_rep ));
  MUXF7 \BiasOutput_DP_reg[6]_i_3 
       (.I0(\BiasOutput_DP[6]_i_7_n_0 ),
        .I1(\BiasOutput_DP[6]_i_8_n_0 ),
        .O(\BiasOutput_DP_reg[6]_i_3_n_0 ),
        .S(\ParamAddressReg_DP_reg[0]_rep ));
  FDCE \BiasOutput_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[0]),
        .D(\BiasOutput_DP[7]_i_1_n_0 ),
        .Q(\ParamOutput_DP_reg[15] [7]));
  MUXF7 \BiasOutput_DP_reg[7]_i_2 
       (.I0(\BiasOutput_DP[7]_i_5_n_0 ),
        .I1(\BiasOutput_DP[7]_i_6_n_0 ),
        .O(\BiasOutput_DP_reg[7]_i_2_n_0 ),
        .S(\ParamAddressReg_DP_reg[0]_rep ));
  MUXF7 \BiasOutput_DP_reg[7]_i_3 
       (.I0(\BiasOutput_DP[7]_i_7_n_0 ),
        .I1(\BiasOutput_DP[7]_i_8_n_0 ),
        .O(\BiasOutput_DP_reg[7]_i_3_n_0 ),
        .S(\ParamAddressReg_DP_reg[0]_rep ));
  FDCE \BiasOutput_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[0]),
        .D(\BiasOutput_DP[8]_i_1_n_0 ),
        .Q(\ParamOutput_DP_reg[15] [8]));
  MUXF7 \BiasOutput_DP_reg[8]_i_2 
       (.I0(\BiasOutput_DP[8]_i_5_n_0 ),
        .I1(\BiasOutput_DP[8]_i_6_n_0 ),
        .O(\BiasOutput_DP_reg[8]_i_2_n_0 ),
        .S(\ParamAddressReg_DP_reg[0]_rep ));
  MUXF7 \BiasOutput_DP_reg[8]_i_3 
       (.I0(\BiasOutput_DP[8]_i_7_n_0 ),
        .I1(\BiasOutput_DP[8]_i_8_n_0 ),
        .O(\BiasOutput_DP_reg[8]_i_3_n_0 ),
        .S(\ParamAddressReg_DP_reg[0]_rep ));
  FDCE \BiasOutput_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__1[0]),
        .D(D[0]),
        .Q(\ParamOutput_DP_reg[15] [9]));
  MUXF7 \BiasOutput_DP_reg[9]_i_3 
       (.I0(\BiasOutput_DP[9]_i_5_n_0 ),
        .I1(\BiasOutput_DP[9]_i_6_n_0 ),
        .O(\BiasOutput_DP_reg[9]_1 ),
        .S(\ParamAddressReg_DP_reg[0]_rep ));
  FDCE \ChipConfigReg_DP_reg[AERnArow_S]__0 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ParamInput_DP_reg[0]_2 ),
        .Q(\ChipConfigReg_DP_reg[AERnArow_S] ));
  FDCE \ChipConfigReg_DP_reg[AnalogMux0_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_2 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D][3] [0]));
  FDCE \ChipConfigReg_DP_reg[AnalogMux0_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_2 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D][3] [1]));
  FDCE \ChipConfigReg_DP_reg[AnalogMux0_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_2 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D][3] [2]));
  FDCE \ChipConfigReg_DP_reg[AnalogMux0_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_2 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D][3] [3]));
  FDCE \ChipConfigReg_DP_reg[AnalogMux1_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_8 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D][3] [0]));
  FDCE \ChipConfigReg_DP_reg[AnalogMux1_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_8 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D][3] [1]));
  FDCE \ChipConfigReg_DP_reg[AnalogMux1_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_8 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D][3] [2]));
  FDCE \ChipConfigReg_DP_reg[AnalogMux1_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_8 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D][3] [3]));
  FDCE \ChipConfigReg_DP_reg[AnalogMux2_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_9 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D][3] [0]));
  FDCE \ChipConfigReg_DP_reg[AnalogMux2_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_9 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D][3] [1]));
  FDCE \ChipConfigReg_DP_reg[AnalogMux2_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_9 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D][3] [2]));
  FDCE \ChipConfigReg_DP_reg[AnalogMux2_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_9 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D][3] [3]));
  FDCE \ChipConfigReg_DP_reg[BiasMux0_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_4 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D][3] [0]));
  FDCE \ChipConfigReg_DP_reg[BiasMux0_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_4 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D][3] [1]));
  FDCE \ChipConfigReg_DP_reg[BiasMux0_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_4 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D][3] [2]));
  FDCE \ChipConfigReg_DP_reg[BiasMux0_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_4 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D][3] [3]));
  FDCE \ChipConfigReg_DP_reg[DigitalMux0_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_3 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D][3] [0]));
  FDCE \ChipConfigReg_DP_reg[DigitalMux0_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_3 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D][3] [1]));
  FDCE \ChipConfigReg_DP_reg[DigitalMux0_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_3 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D][3] [2]));
  FDCE \ChipConfigReg_DP_reg[DigitalMux0_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_3 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D][3] [3]));
  FDCE \ChipConfigReg_DP_reg[DigitalMux1_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_6 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D][3] [0]));
  FDCE \ChipConfigReg_DP_reg[DigitalMux1_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_6 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D][3] [1]));
  FDCE \ChipConfigReg_DP_reg[DigitalMux1_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_6 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D][3] [2]));
  FDCE \ChipConfigReg_DP_reg[DigitalMux1_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_6 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D][3] [3]));
  FDCE \ChipConfigReg_DP_reg[DigitalMux2_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_8 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D][3] [0]));
  FDCE \ChipConfigReg_DP_reg[DigitalMux2_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_8 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D][3] [1]));
  FDCE \ChipConfigReg_DP_reg[DigitalMux2_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_8 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D][3] [2]));
  FDCE \ChipConfigReg_DP_reg[DigitalMux2_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_rep_8 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D][3] [3]));
  FDCE \ChipConfigReg_DP_reg[DigitalMux3_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_7 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[0]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D][3] [0]));
  FDCE \ChipConfigReg_DP_reg[DigitalMux3_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_7 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[1]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D][3] [1]));
  FDCE \ChipConfigReg_DP_reg[DigitalMux3_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_7 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[2]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D][3] [2]));
  FDCE \ChipConfigReg_DP_reg[DigitalMux3_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_rep_7 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[3]),
        .Q(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D][3] [3]));
  FDPE \ChipConfigReg_DP_reg[GlobalShutter_S]__0 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\ParamInput_DP_reg[0]_4 ),
        .PRE(AR[1]),
        .Q(\ChipConfigReg_DP_reg[GlobalShutter_S] ));
  FDPE \ChipConfigReg_DP_reg[ResetCalibNeuron_S]__0 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\ParamInput_DP_reg[0] ),
        .PRE(AR[0]),
        .Q(\ChipConfigReg_DP_reg[ResetCalibNeuron_S] ));
  FDPE \ChipConfigReg_DP_reg[ResetTestPixel_S]__0 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\ParamInput_DP_reg[0]_1 ),
        .PRE(AR[0]),
        .Q(\ChipConfigReg_DP_reg[ResetTestPixel_S] ));
  FDCE \ChipConfigReg_DP_reg[SelectGrayCounter_S]__0 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(\ParamInput_DP_reg[0]_5 ),
        .Q(\ChipConfigReg_DP_reg[SelectGrayCounter_S] ));
  FDCE \ChipConfigReg_DP_reg[TestADC_S]__0 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ParamInput_DP_reg[0]_6 ),
        .Q(\ChipConfigReg_DP_reg[TestADC_S] ));
  FDCE \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]__0 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ParamInput_DP_reg[0]_0 ),
        .Q(\ChipConfigReg_DP_reg[TypeNCalibNeuron_S] ));
  FDCE \ChipConfigReg_DP_reg[UseAOut_S]__0 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(\ParamInput_DP_reg[0]_3 ),
        .Q(\ChipConfigReg_DP_reg[UseAOut_S] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ChipOutput_DP[0]_i_5 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D][3] [0]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D][3] [0]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_2 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D][3] [0]),
        .I4(ConfigParamAddress_DO),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D][3] [0]),
        .O(\ChipOutput_DP[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ChipOutput_DP[0]_i_6 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D][3] [0]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D][3] [0]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_2 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D][3] [0]),
        .I4(ConfigParamAddress_DO),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D][3] [0]),
        .O(\ChipOutput_DP[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ChipOutput_DP[0]_i_7 
       (.I0(\ChipConfigReg_DP_reg[UseAOut_S] ),
        .I1(\ChipConfigReg_DP_reg[TypeNCalibNeuron_S] ),
        .I2(\ParamAddressReg_DP_reg[0]_rep_2 ),
        .I3(\ChipConfigReg_DP_reg[AERnArow_S] ),
        .I4(ConfigParamAddress_DO),
        .I5(\ChipConfigReg_DP_reg[ResetCalibNeuron_S] ),
        .O(\ChipOutput_DP[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \ChipOutput_DP[0]_i_8 
       (.I0(\ChipConfigReg_DP_reg[SelectGrayCounter_S] ),
        .I1(\ParamAddressReg_DP_reg[0]_rep_2 ),
        .I2(\ChipConfigReg_DP_reg[GlobalShutter_S] ),
        .I3(ConfigParamAddress_DO),
        .I4(\ChipConfigReg_DP_reg[ResetTestPixel_S] ),
        .O(\ChipOutput_DP[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ChipOutput_DP[1]_i_2 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D][3] [1]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D][3] [1]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_2 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D][3] [1]),
        .I4(ConfigParamAddress_DO),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D][3] [1]),
        .O(\ChipOutput_DP_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ChipOutput_DP[1]_i_3 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D][3] [1]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D][3] [1]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_2 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D][3] [1]),
        .I4(ConfigParamAddress_DO),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D][3] [1]),
        .O(\ChipOutput_DP_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ChipOutput_DP[2]_i_2 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D][3] [2]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D][3] [2]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_2 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D][3] [2]),
        .I4(ConfigParamAddress_DO),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D][3] [2]),
        .O(\ChipOutput_DP_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ChipOutput_DP[2]_i_3 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D][3] [2]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D][3] [2]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_2 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D][3] [2]),
        .I4(ConfigParamAddress_DO),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D][3] [2]),
        .O(\ChipOutput_DP_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ChipOutput_DP[3]_i_2 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux1_D][3] [3]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux1_D][3] [3]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_2 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux0_D][3] [3]),
        .I4(ConfigParamAddress_DO),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux0_D][3] [3]),
        .O(\ChipOutput_DP_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ChipOutput_DP[3]_i_3 
       (.I0(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[BiasMux0_D][3] [3]),
        .I1(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux3_D][3] [3]),
        .I2(\ParamAddressReg_DP_reg[0]_rep_2 ),
        .I3(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[AnalogMux2_D][3] [3]),
        .I4(ConfigParamAddress_DO),
        .I5(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg_D_reg[DigitalMux2_D][3] [3]),
        .O(\ChipOutput_DP_reg[3]_1 ));
  FDCE \ChipOutput_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(\ParamAddressReg_DP_reg[4]_2 [0]),
        .Q(\ParamOutput_DP_reg[3] [0]));
  MUXF7 \ChipOutput_DP_reg[0]_i_2 
       (.I0(\ChipOutput_DP[0]_i_5_n_0 ),
        .I1(\ChipOutput_DP[0]_i_6_n_0 ),
        .O(\ChipOutput_DP_reg[0]_0 ),
        .S(\ParamAddressReg_DP_reg[1]_rep ));
  MUXF7 \ChipOutput_DP_reg[0]_i_3 
       (.I0(\ChipOutput_DP[0]_i_7_n_0 ),
        .I1(\ChipOutput_DP[0]_i_8_n_0 ),
        .O(\ChipOutput_DP_reg[0]_1 ),
        .S(\ParamAddressReg_DP_reg[1]_rep ));
  FDCE \ChipOutput_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(\ParamAddressReg_DP_reg[4]_2 [1]),
        .Q(\ParamOutput_DP_reg[3] [1]));
  FDCE \ChipOutput_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(\ParamAddressReg_DP_reg[4]_2 [2]),
        .Q(\ParamOutput_DP_reg[3] [2]));
  FDCE \ChipOutput_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(\ParamAddressReg_DP_reg[4]_2 [3]),
        .Q(\ParamOutput_DP_reg[3] [3]));
endmodule

(* ORIG_REF_NAME = "DAVIS346StateMachine" *) 
module brd_testAERDVSSM_0_0_DAVIS346StateMachine
   (ChipBiasDiagSelect_SO,
    ChipBiasAddrSelect_SBO,
    ChipBiasClock_CBO,
    ChipBiasBitIn_DO,
    ChipBiasLatch_SBO,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__30,
    SyncSignalSyncFF_S_reg_rep__21,
    SyncSignalSyncFF_S_reg_rep__1,
    SyncReset_RO,
    AR,
    SyncSignalSyncFF_S_reg_rep__26,
    SyncSignalSyncFF_S_reg_rep__28,
    Q,
    \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D][3] ,
    \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D][3] ,
    \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D][3] ,
    \ChipConfig_DI[ResetCalibNeuron_S] ,
    \ChipConfig_DI[TypeNCalibNeuron_S] ,
    \ChipConfig_DI[ResetTestPixel_S] ,
    \ChipConfig_DI[AERnArow_S] ,
    \ChipConfig_DI[UseAOut_S] ,
    \ChipConfig_DI[GlobalShutter_S] ,
    \ChipConfig_DI[TestADC_S] ,
    \ChipConfig_DI[SelectGrayCounter_S] ,
    \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D][3] ,
    \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D][3] ,
    \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D][3] ,
    \davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D][3] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14] ,
    SyncSignalSyncFF_S_reg_rep__23,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14] ,
    SyncSignalSyncFF_S_reg_rep__25,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15] ,
    \davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15] );
  output ChipBiasDiagSelect_SO;
  output ChipBiasAddrSelect_SBO;
  output ChipBiasClock_CBO;
  output ChipBiasBitIn_DO;
  output ChipBiasLatch_SBO;
  input LogicClk_CI;
  input [1:0]SyncSignalSyncFF_S_reg_rep__30;
  input [1:0]SyncSignalSyncFF_S_reg_rep__21;
  input SyncSignalSyncFF_S_reg_rep__1;
  input SyncReset_RO;
  input [1:0]AR;
  input [1:0]SyncSignalSyncFF_S_reg_rep__26;
  input SyncSignalSyncFF_S_reg_rep__28;
  input [3:0]Q;
  input [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D][3] ;
  input [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D][3] ;
  input [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D][3] ;
  input \ChipConfig_DI[ResetCalibNeuron_S] ;
  input \ChipConfig_DI[TypeNCalibNeuron_S] ;
  input \ChipConfig_DI[ResetTestPixel_S] ;
  input \ChipConfig_DI[AERnArow_S] ;
  input \ChipConfig_DI[UseAOut_S] ;
  input \ChipConfig_DI[GlobalShutter_S] ;
  input \ChipConfig_DI[TestADC_S] ;
  input \ChipConfig_DI[SelectGrayCounter_S] ;
  input [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D][3] ;
  input [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D][3] ;
  input [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D][3] ;
  input [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D][3] ;
  input [8:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8] ;
  input [8:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8] ;
  input [8:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8] ;
  input [8:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8] ;
  input [8:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8] ;
  input [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14] ;
  input [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14] ;
  input [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14] ;
  input [1:0]SyncSignalSyncFF_S_reg_rep__23;
  input [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14] ;
  input [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14] ;
  input [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14] ;
  input [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14] ;
  input [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14] ;
  input [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14] ;
  input [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14] ;
  input [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14] ;
  input [0:0]SyncSignalSyncFF_S_reg_rep__25;
  input [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14] ;
  input [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14] ;
  input [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14] ;
  input [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14] ;
  input [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14] ;
  input [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14] ;
  input [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14] ;
  input [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14] ;
  input [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14] ;
  input [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14] ;
  input [15:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15] ;
  input [15:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15] ;

  wire [1:0]AR;
  wire Bias0Changed_S;
  (* RTL_KEEP = "yes" *) wire Bias0Sent_S;
  wire Bias10Changed_S;
  (* RTL_KEEP = "yes" *) wire Bias10Sent_S;
  wire Bias11Changed_S;
  (* RTL_KEEP = "yes" *) wire Bias11Sent_S;
  wire Bias12Changed_S;
  (* RTL_KEEP = "yes" *) wire Bias12Sent_S;
  wire Bias13Changed_S;
  (* RTL_KEEP = "yes" *) wire Bias13Sent_S;
  wire Bias14Changed_S;
  (* RTL_KEEP = "yes" *) wire Bias14Sent_S;
  wire Bias15Changed_S;
  (* RTL_KEEP = "yes" *) wire Bias15Sent_S;
  wire Bias16Changed_S;
  (* RTL_KEEP = "yes" *) wire Bias16Sent_S;
  wire Bias17Changed_S;
  (* RTL_KEEP = "yes" *) wire Bias17Sent_S;
  wire Bias18Changed_S;
  (* RTL_KEEP = "yes" *) wire Bias18Sent_S;
  wire Bias19Changed_S;
  (* RTL_KEEP = "yes" *) wire Bias19Sent_S;
  wire Bias1Changed_S;
  (* RTL_KEEP = "yes" *) wire Bias1Sent_S;
  wire Bias20Changed_S;
  (* RTL_KEEP = "yes" *) wire Bias20Sent_S;
  wire Bias21Changed_S;
  (* RTL_KEEP = "yes" *) wire Bias21Sent_S;
  wire Bias22Changed_S;
  (* RTL_KEEP = "yes" *) wire Bias22Sent_S;
  wire Bias23Changed_S;
  (* RTL_KEEP = "yes" *) wire Bias23Sent_S;
  wire Bias24Changed_S;
  (* RTL_KEEP = "yes" *) wire Bias24Sent_S;
  wire Bias25Changed_S;
  (* RTL_KEEP = "yes" *) wire Bias25Sent_S;
  wire Bias26Changed_S;
  (* RTL_KEEP = "yes" *) wire Bias26Sent_S;
  wire Bias27Changed_S;
  (* RTL_KEEP = "yes" *) wire Bias27Sent_S;
  wire Bias2Changed_S;
  (* RTL_KEEP = "yes" *) wire Bias2Sent_S;
  wire Bias34Changed_S;
  (* RTL_KEEP = "yes" *) wire Bias34Sent_S;
  wire Bias35Changed_S;
  (* RTL_KEEP = "yes" *) wire Bias35Sent_S;
  wire Bias36Changed_S;
  (* RTL_KEEP = "yes" *) wire Bias36Sent_S;
  wire Bias3Changed_S;
  (* RTL_KEEP = "yes" *) wire Bias3Sent_S;
  wire Bias4Changed_S;
  (* RTL_KEEP = "yes" *) wire Bias4Sent_S;
  wire Bias8Changed_S;
  (* RTL_KEEP = "yes" *) wire Bias8Sent_S;
  wire Bias9Changed_S;
  (* RTL_KEEP = "yes" *) wire Bias9Sent_S;
  wire [7:7]BiasAddrSROutput_D;
  wire \BiasConfigReg_D_reg[AEPdBn_D_n_0_][0] ;
  wire \BiasConfigReg_D_reg[AEPdBn_D_n_0_][10] ;
  wire \BiasConfigReg_D_reg[AEPdBn_D_n_0_][11] ;
  wire \BiasConfigReg_D_reg[AEPdBn_D_n_0_][12] ;
  wire \BiasConfigReg_D_reg[AEPdBn_D_n_0_][13] ;
  wire \BiasConfigReg_D_reg[AEPdBn_D_n_0_][14] ;
  wire \BiasConfigReg_D_reg[AEPdBn_D_n_0_][1] ;
  wire \BiasConfigReg_D_reg[AEPdBn_D_n_0_][2] ;
  wire \BiasConfigReg_D_reg[AEPdBn_D_n_0_][3] ;
  wire \BiasConfigReg_D_reg[AEPdBn_D_n_0_][4] ;
  wire \BiasConfigReg_D_reg[AEPdBn_D_n_0_][5] ;
  wire \BiasConfigReg_D_reg[AEPdBn_D_n_0_][6] ;
  wire \BiasConfigReg_D_reg[AEPdBn_D_n_0_][7] ;
  wire \BiasConfigReg_D_reg[AEPdBn_D_n_0_][8] ;
  wire \BiasConfigReg_D_reg[AEPdBn_D_n_0_][9] ;
  wire \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][0] ;
  wire \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][10] ;
  wire \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][11] ;
  wire \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][12] ;
  wire \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][13] ;
  wire \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][14] ;
  wire \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][1] ;
  wire \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][2] ;
  wire \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][3] ;
  wire \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][4] ;
  wire \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][5] ;
  wire \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][6] ;
  wire \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][7] ;
  wire \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][8] ;
  wire \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][9] ;
  wire \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][0] ;
  wire \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][10] ;
  wire \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][11] ;
  wire \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][12] ;
  wire \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][13] ;
  wire \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][14] ;
  wire \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][1] ;
  wire \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][2] ;
  wire \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][3] ;
  wire \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][4] ;
  wire \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][5] ;
  wire \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][6] ;
  wire \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][7] ;
  wire \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][8] ;
  wire \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][9] ;
  wire \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][0] ;
  wire \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][10] ;
  wire \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][11] ;
  wire \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][12] ;
  wire \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][13] ;
  wire \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][14] ;
  wire \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][1] ;
  wire \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][2] ;
  wire \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][3] ;
  wire \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][4] ;
  wire \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][5] ;
  wire \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][6] ;
  wire \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][7] ;
  wire \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][8] ;
  wire \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][9] ;
  wire \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][0] ;
  wire \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][1] ;
  wire \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][2] ;
  wire \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][3] ;
  wire \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][4] ;
  wire \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][5] ;
  wire \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][6] ;
  wire \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][7] ;
  wire \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][8] ;
  wire \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][0] ;
  wire \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][1] ;
  wire \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][2] ;
  wire \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][3] ;
  wire \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][4] ;
  wire \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][5] ;
  wire \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][6] ;
  wire \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][7] ;
  wire \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][8] ;
  wire \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][0] ;
  wire \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][1] ;
  wire \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][2] ;
  wire \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][3] ;
  wire \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][4] ;
  wire \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][5] ;
  wire \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][6] ;
  wire \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][7] ;
  wire \BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][8] ;
  wire \BiasConfigReg_D_reg[ApsCas_D_n_0_][0] ;
  wire \BiasConfigReg_D_reg[ApsCas_D_n_0_][1] ;
  wire \BiasConfigReg_D_reg[ApsCas_D_n_0_][2] ;
  wire \BiasConfigReg_D_reg[ApsCas_D_n_0_][3] ;
  wire \BiasConfigReg_D_reg[ApsCas_D_n_0_][4] ;
  wire \BiasConfigReg_D_reg[ApsCas_D_n_0_][5] ;
  wire \BiasConfigReg_D_reg[ApsCas_D_n_0_][6] ;
  wire \BiasConfigReg_D_reg[ApsCas_D_n_0_][7] ;
  wire \BiasConfigReg_D_reg[ApsCas_D_n_0_][8] ;
  wire \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][0] ;
  wire \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][1] ;
  wire \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][2] ;
  wire \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][3] ;
  wire \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][4] ;
  wire \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][5] ;
  wire \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][6] ;
  wire \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][7] ;
  wire \BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][8] ;
  wire \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][0] ;
  wire \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][10] ;
  wire \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][11] ;
  wire \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][12] ;
  wire \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][13] ;
  wire \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][14] ;
  wire \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][1] ;
  wire \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][2] ;
  wire \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][3] ;
  wire \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][4] ;
  wire \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][5] ;
  wire \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][6] ;
  wire \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][7] ;
  wire \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][8] ;
  wire \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][9] ;
  wire \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][0] ;
  wire \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][10] ;
  wire \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][11] ;
  wire \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][12] ;
  wire \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][13] ;
  wire \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][14] ;
  wire \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][1] ;
  wire \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][2] ;
  wire \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][3] ;
  wire \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][4] ;
  wire \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][5] ;
  wire \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][6] ;
  wire \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][7] ;
  wire \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][8] ;
  wire \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][9] ;
  wire \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][0] ;
  wire \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][10] ;
  wire \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][11] ;
  wire \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][12] ;
  wire \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][13] ;
  wire \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][14] ;
  wire \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][1] ;
  wire \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][2] ;
  wire \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][3] ;
  wire \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][4] ;
  wire \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][5] ;
  wire \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][6] ;
  wire \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][7] ;
  wire \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][8] ;
  wire \BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][9] ;
  wire \BiasConfigReg_D_reg[DACBufBp_D_n_0_][0] ;
  wire \BiasConfigReg_D_reg[DACBufBp_D_n_0_][10] ;
  wire \BiasConfigReg_D_reg[DACBufBp_D_n_0_][11] ;
  wire \BiasConfigReg_D_reg[DACBufBp_D_n_0_][12] ;
  wire \BiasConfigReg_D_reg[DACBufBp_D_n_0_][13] ;
  wire \BiasConfigReg_D_reg[DACBufBp_D_n_0_][14] ;
  wire \BiasConfigReg_D_reg[DACBufBp_D_n_0_][1] ;
  wire \BiasConfigReg_D_reg[DACBufBp_D_n_0_][2] ;
  wire \BiasConfigReg_D_reg[DACBufBp_D_n_0_][3] ;
  wire \BiasConfigReg_D_reg[DACBufBp_D_n_0_][4] ;
  wire \BiasConfigReg_D_reg[DACBufBp_D_n_0_][5] ;
  wire \BiasConfigReg_D_reg[DACBufBp_D_n_0_][6] ;
  wire \BiasConfigReg_D_reg[DACBufBp_D_n_0_][7] ;
  wire \BiasConfigReg_D_reg[DACBufBp_D_n_0_][8] ;
  wire \BiasConfigReg_D_reg[DACBufBp_D_n_0_][9] ;
  wire \BiasConfigReg_D_reg[DiffBn_D_n_0_][0] ;
  wire \BiasConfigReg_D_reg[DiffBn_D_n_0_][10] ;
  wire \BiasConfigReg_D_reg[DiffBn_D_n_0_][11] ;
  wire \BiasConfigReg_D_reg[DiffBn_D_n_0_][12] ;
  wire \BiasConfigReg_D_reg[DiffBn_D_n_0_][13] ;
  wire \BiasConfigReg_D_reg[DiffBn_D_n_0_][14] ;
  wire \BiasConfigReg_D_reg[DiffBn_D_n_0_][1] ;
  wire \BiasConfigReg_D_reg[DiffBn_D_n_0_][2] ;
  wire \BiasConfigReg_D_reg[DiffBn_D_n_0_][3] ;
  wire \BiasConfigReg_D_reg[DiffBn_D_n_0_][4] ;
  wire \BiasConfigReg_D_reg[DiffBn_D_n_0_][5] ;
  wire \BiasConfigReg_D_reg[DiffBn_D_n_0_][6] ;
  wire \BiasConfigReg_D_reg[DiffBn_D_n_0_][7] ;
  wire \BiasConfigReg_D_reg[DiffBn_D_n_0_][8] ;
  wire \BiasConfigReg_D_reg[DiffBn_D_n_0_][9] ;
  wire \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][0] ;
  wire \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][10] ;
  wire \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][11] ;
  wire \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][12] ;
  wire \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][13] ;
  wire \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][14] ;
  wire \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][1] ;
  wire \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][2] ;
  wire \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][3] ;
  wire \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][4] ;
  wire \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][5] ;
  wire \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][6] ;
  wire \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][7] ;
  wire \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][8] ;
  wire \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][9] ;
  wire \BiasConfigReg_D_reg[IFThrBn_D_n_0_][0] ;
  wire \BiasConfigReg_D_reg[IFThrBn_D_n_0_][10] ;
  wire \BiasConfigReg_D_reg[IFThrBn_D_n_0_][11] ;
  wire \BiasConfigReg_D_reg[IFThrBn_D_n_0_][12] ;
  wire \BiasConfigReg_D_reg[IFThrBn_D_n_0_][13] ;
  wire \BiasConfigReg_D_reg[IFThrBn_D_n_0_][14] ;
  wire \BiasConfigReg_D_reg[IFThrBn_D_n_0_][1] ;
  wire \BiasConfigReg_D_reg[IFThrBn_D_n_0_][2] ;
  wire \BiasConfigReg_D_reg[IFThrBn_D_n_0_][3] ;
  wire \BiasConfigReg_D_reg[IFThrBn_D_n_0_][4] ;
  wire \BiasConfigReg_D_reg[IFThrBn_D_n_0_][5] ;
  wire \BiasConfigReg_D_reg[IFThrBn_D_n_0_][6] ;
  wire \BiasConfigReg_D_reg[IFThrBn_D_n_0_][7] ;
  wire \BiasConfigReg_D_reg[IFThrBn_D_n_0_][8] ;
  wire \BiasConfigReg_D_reg[IFThrBn_D_n_0_][9] ;
  wire \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][0] ;
  wire \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][10] ;
  wire \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][11] ;
  wire \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][12] ;
  wire \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][13] ;
  wire \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][14] ;
  wire \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][1] ;
  wire \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][2] ;
  wire \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][3] ;
  wire \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][4] ;
  wire \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][5] ;
  wire \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][6] ;
  wire \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][7] ;
  wire \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][8] ;
  wire \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][9] ;
  wire \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][0] ;
  wire \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][10] ;
  wire \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][11] ;
  wire \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][12] ;
  wire \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][13] ;
  wire \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][14] ;
  wire \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][1] ;
  wire \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][2] ;
  wire \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][3] ;
  wire \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][4] ;
  wire \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][5] ;
  wire \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][6] ;
  wire \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][7] ;
  wire \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][8] ;
  wire \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][9] ;
  wire \BiasConfigReg_D_reg[OffBn_D_n_0_][0] ;
  wire \BiasConfigReg_D_reg[OffBn_D_n_0_][10] ;
  wire \BiasConfigReg_D_reg[OffBn_D_n_0_][11] ;
  wire \BiasConfigReg_D_reg[OffBn_D_n_0_][12] ;
  wire \BiasConfigReg_D_reg[OffBn_D_n_0_][13] ;
  wire \BiasConfigReg_D_reg[OffBn_D_n_0_][14] ;
  wire \BiasConfigReg_D_reg[OffBn_D_n_0_][1] ;
  wire \BiasConfigReg_D_reg[OffBn_D_n_0_][2] ;
  wire \BiasConfigReg_D_reg[OffBn_D_n_0_][3] ;
  wire \BiasConfigReg_D_reg[OffBn_D_n_0_][4] ;
  wire \BiasConfigReg_D_reg[OffBn_D_n_0_][5] ;
  wire \BiasConfigReg_D_reg[OffBn_D_n_0_][6] ;
  wire \BiasConfigReg_D_reg[OffBn_D_n_0_][7] ;
  wire \BiasConfigReg_D_reg[OffBn_D_n_0_][8] ;
  wire \BiasConfigReg_D_reg[OffBn_D_n_0_][9] ;
  wire \BiasConfigReg_D_reg[OnBn_D_n_0_][0] ;
  wire \BiasConfigReg_D_reg[OnBn_D_n_0_][10] ;
  wire \BiasConfigReg_D_reg[OnBn_D_n_0_][11] ;
  wire \BiasConfigReg_D_reg[OnBn_D_n_0_][12] ;
  wire \BiasConfigReg_D_reg[OnBn_D_n_0_][13] ;
  wire \BiasConfigReg_D_reg[OnBn_D_n_0_][14] ;
  wire \BiasConfigReg_D_reg[OnBn_D_n_0_][1] ;
  wire \BiasConfigReg_D_reg[OnBn_D_n_0_][2] ;
  wire \BiasConfigReg_D_reg[OnBn_D_n_0_][3] ;
  wire \BiasConfigReg_D_reg[OnBn_D_n_0_][4] ;
  wire \BiasConfigReg_D_reg[OnBn_D_n_0_][5] ;
  wire \BiasConfigReg_D_reg[OnBn_D_n_0_][6] ;
  wire \BiasConfigReg_D_reg[OnBn_D_n_0_][7] ;
  wire \BiasConfigReg_D_reg[OnBn_D_n_0_][8] ;
  wire \BiasConfigReg_D_reg[OnBn_D_n_0_][9] ;
  wire \BiasConfigReg_D_reg[PadFollBn_D_n_0_][0] ;
  wire \BiasConfigReg_D_reg[PadFollBn_D_n_0_][10] ;
  wire \BiasConfigReg_D_reg[PadFollBn_D_n_0_][11] ;
  wire \BiasConfigReg_D_reg[PadFollBn_D_n_0_][12] ;
  wire \BiasConfigReg_D_reg[PadFollBn_D_n_0_][13] ;
  wire \BiasConfigReg_D_reg[PadFollBn_D_n_0_][14] ;
  wire \BiasConfigReg_D_reg[PadFollBn_D_n_0_][1] ;
  wire \BiasConfigReg_D_reg[PadFollBn_D_n_0_][2] ;
  wire \BiasConfigReg_D_reg[PadFollBn_D_n_0_][3] ;
  wire \BiasConfigReg_D_reg[PadFollBn_D_n_0_][4] ;
  wire \BiasConfigReg_D_reg[PadFollBn_D_n_0_][5] ;
  wire \BiasConfigReg_D_reg[PadFollBn_D_n_0_][6] ;
  wire \BiasConfigReg_D_reg[PadFollBn_D_n_0_][7] ;
  wire \BiasConfigReg_D_reg[PadFollBn_D_n_0_][8] ;
  wire \BiasConfigReg_D_reg[PadFollBn_D_n_0_][9] ;
  wire \BiasConfigReg_D_reg[PixInvBn_D_n_0_][0] ;
  wire \BiasConfigReg_D_reg[PixInvBn_D_n_0_][10] ;
  wire \BiasConfigReg_D_reg[PixInvBn_D_n_0_][11] ;
  wire \BiasConfigReg_D_reg[PixInvBn_D_n_0_][12] ;
  wire \BiasConfigReg_D_reg[PixInvBn_D_n_0_][13] ;
  wire \BiasConfigReg_D_reg[PixInvBn_D_n_0_][14] ;
  wire \BiasConfigReg_D_reg[PixInvBn_D_n_0_][1] ;
  wire \BiasConfigReg_D_reg[PixInvBn_D_n_0_][2] ;
  wire \BiasConfigReg_D_reg[PixInvBn_D_n_0_][3] ;
  wire \BiasConfigReg_D_reg[PixInvBn_D_n_0_][4] ;
  wire \BiasConfigReg_D_reg[PixInvBn_D_n_0_][5] ;
  wire \BiasConfigReg_D_reg[PixInvBn_D_n_0_][6] ;
  wire \BiasConfigReg_D_reg[PixInvBn_D_n_0_][7] ;
  wire \BiasConfigReg_D_reg[PixInvBn_D_n_0_][8] ;
  wire \BiasConfigReg_D_reg[PixInvBn_D_n_0_][9] ;
  wire \BiasConfigReg_D_reg[PrBp_D_n_0_][0] ;
  wire \BiasConfigReg_D_reg[PrBp_D_n_0_][10] ;
  wire \BiasConfigReg_D_reg[PrBp_D_n_0_][11] ;
  wire \BiasConfigReg_D_reg[PrBp_D_n_0_][12] ;
  wire \BiasConfigReg_D_reg[PrBp_D_n_0_][13] ;
  wire \BiasConfigReg_D_reg[PrBp_D_n_0_][14] ;
  wire \BiasConfigReg_D_reg[PrBp_D_n_0_][1] ;
  wire \BiasConfigReg_D_reg[PrBp_D_n_0_][2] ;
  wire \BiasConfigReg_D_reg[PrBp_D_n_0_][3] ;
  wire \BiasConfigReg_D_reg[PrBp_D_n_0_][4] ;
  wire \BiasConfigReg_D_reg[PrBp_D_n_0_][5] ;
  wire \BiasConfigReg_D_reg[PrBp_D_n_0_][6] ;
  wire \BiasConfigReg_D_reg[PrBp_D_n_0_][7] ;
  wire \BiasConfigReg_D_reg[PrBp_D_n_0_][8] ;
  wire \BiasConfigReg_D_reg[PrBp_D_n_0_][9] ;
  wire \BiasConfigReg_D_reg[PrSFBp_D_n_0_][0] ;
  wire \BiasConfigReg_D_reg[PrSFBp_D_n_0_][10] ;
  wire \BiasConfigReg_D_reg[PrSFBp_D_n_0_][11] ;
  wire \BiasConfigReg_D_reg[PrSFBp_D_n_0_][12] ;
  wire \BiasConfigReg_D_reg[PrSFBp_D_n_0_][13] ;
  wire \BiasConfigReg_D_reg[PrSFBp_D_n_0_][14] ;
  wire \BiasConfigReg_D_reg[PrSFBp_D_n_0_][1] ;
  wire \BiasConfigReg_D_reg[PrSFBp_D_n_0_][2] ;
  wire \BiasConfigReg_D_reg[PrSFBp_D_n_0_][3] ;
  wire \BiasConfigReg_D_reg[PrSFBp_D_n_0_][4] ;
  wire \BiasConfigReg_D_reg[PrSFBp_D_n_0_][5] ;
  wire \BiasConfigReg_D_reg[PrSFBp_D_n_0_][6] ;
  wire \BiasConfigReg_D_reg[PrSFBp_D_n_0_][7] ;
  wire \BiasConfigReg_D_reg[PrSFBp_D_n_0_][8] ;
  wire \BiasConfigReg_D_reg[PrSFBp_D_n_0_][9] ;
  wire \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][0] ;
  wire \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][10] ;
  wire \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][11] ;
  wire \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][12] ;
  wire \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][13] ;
  wire \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][14] ;
  wire \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][1] ;
  wire \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][2] ;
  wire \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][3] ;
  wire \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][4] ;
  wire \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][5] ;
  wire \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][6] ;
  wire \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][7] ;
  wire \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][8] ;
  wire \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][9] ;
  wire \BiasConfigReg_D_reg[RefrBp_D_n_0_][0] ;
  wire \BiasConfigReg_D_reg[RefrBp_D_n_0_][10] ;
  wire \BiasConfigReg_D_reg[RefrBp_D_n_0_][11] ;
  wire \BiasConfigReg_D_reg[RefrBp_D_n_0_][12] ;
  wire \BiasConfigReg_D_reg[RefrBp_D_n_0_][13] ;
  wire \BiasConfigReg_D_reg[RefrBp_D_n_0_][14] ;
  wire \BiasConfigReg_D_reg[RefrBp_D_n_0_][1] ;
  wire \BiasConfigReg_D_reg[RefrBp_D_n_0_][2] ;
  wire \BiasConfigReg_D_reg[RefrBp_D_n_0_][3] ;
  wire \BiasConfigReg_D_reg[RefrBp_D_n_0_][4] ;
  wire \BiasConfigReg_D_reg[RefrBp_D_n_0_][5] ;
  wire \BiasConfigReg_D_reg[RefrBp_D_n_0_][6] ;
  wire \BiasConfigReg_D_reg[RefrBp_D_n_0_][7] ;
  wire \BiasConfigReg_D_reg[RefrBp_D_n_0_][8] ;
  wire \BiasConfigReg_D_reg[RefrBp_D_n_0_][9] ;
  wire \BiasConfigReg_D_reg[SSN_D_n_0_][0] ;
  wire \BiasConfigReg_D_reg[SSN_D_n_0_][10] ;
  wire \BiasConfigReg_D_reg[SSN_D_n_0_][11] ;
  wire \BiasConfigReg_D_reg[SSN_D_n_0_][12] ;
  wire \BiasConfigReg_D_reg[SSN_D_n_0_][13] ;
  wire \BiasConfigReg_D_reg[SSN_D_n_0_][14] ;
  wire \BiasConfigReg_D_reg[SSN_D_n_0_][15] ;
  wire \BiasConfigReg_D_reg[SSN_D_n_0_][1] ;
  wire \BiasConfigReg_D_reg[SSN_D_n_0_][2] ;
  wire \BiasConfigReg_D_reg[SSN_D_n_0_][3] ;
  wire \BiasConfigReg_D_reg[SSN_D_n_0_][4] ;
  wire \BiasConfigReg_D_reg[SSN_D_n_0_][5] ;
  wire \BiasConfigReg_D_reg[SSN_D_n_0_][6] ;
  wire \BiasConfigReg_D_reg[SSN_D_n_0_][7] ;
  wire \BiasConfigReg_D_reg[SSN_D_n_0_][8] ;
  wire \BiasConfigReg_D_reg[SSN_D_n_0_][9] ;
  wire \BiasConfigReg_D_reg[SSP_D_n_0_][0] ;
  wire \BiasConfigReg_D_reg[SSP_D_n_0_][10] ;
  wire \BiasConfigReg_D_reg[SSP_D_n_0_][11] ;
  wire \BiasConfigReg_D_reg[SSP_D_n_0_][12] ;
  wire \BiasConfigReg_D_reg[SSP_D_n_0_][13] ;
  wire \BiasConfigReg_D_reg[SSP_D_n_0_][14] ;
  wire \BiasConfigReg_D_reg[SSP_D_n_0_][15] ;
  wire \BiasConfigReg_D_reg[SSP_D_n_0_][1] ;
  wire \BiasConfigReg_D_reg[SSP_D_n_0_][2] ;
  wire \BiasConfigReg_D_reg[SSP_D_n_0_][3] ;
  wire \BiasConfigReg_D_reg[SSP_D_n_0_][4] ;
  wire \BiasConfigReg_D_reg[SSP_D_n_0_][5] ;
  wire \BiasConfigReg_D_reg[SSP_D_n_0_][6] ;
  wire \BiasConfigReg_D_reg[SSP_D_n_0_][7] ;
  wire \BiasConfigReg_D_reg[SSP_D_n_0_][8] ;
  wire \BiasConfigReg_D_reg[SSP_D_n_0_][9] ;
  wire [15:15]BiasSROutput_D;
  wire ChipBiasAddrSelectReg_SB;
  wire ChipBiasAddrSelect_SBO;
  wire ChipBiasAddrSelect_SBO_i_10_n_0;
  wire ChipBiasAddrSelect_SBO_i_2_n_0;
  wire ChipBiasAddrSelect_SBO_i_3_n_0;
  wire ChipBiasAddrSelect_SBO_i_5_n_0;
  wire ChipBiasAddrSelect_SBO_i_6_n_0;
  wire ChipBiasAddrSelect_SBO_i_7_n_0;
  wire ChipBiasAddrSelect_SBO_i_8_n_0;
  wire ChipBiasBitInReg_D;
  wire ChipBiasBitIn_DO;
  wire ChipBiasClockReg_CB;
  wire ChipBiasClock_CBO;
  wire ChipBiasClock_CBO_i_11_n_0;
  wire ChipBiasClock_CBO_i_12_n_0;
  wire ChipBiasClock_CBO_i_13_n_0;
  wire ChipBiasClock_CBO_i_14_n_0;
  wire ChipBiasClock_CBO_i_15_n_0;
  wire ChipBiasClock_CBO_i_2_n_0;
  wire ChipBiasClock_CBO_i_4_n_0;
  wire ChipBiasClock_CBO_i_5_n_0;
  wire ChipBiasClock_CBO_i_6_n_0;
  wire ChipBiasDiagSelectReg_S;
  wire ChipBiasDiagSelect_SO;
  wire ChipBiasLatchReg_SB;
  wire ChipBiasLatch_SBO;
  wire ChipBiasLatch_SBO_i_2_n_0;
  wire ChipBiasLatch_SBO_i_3_n_0;
  wire ChipBiasLatch_SBO_i_4_n_0;
  wire [39:0]ChipChangedInput_D;
  wire ChipChanged_S;
  wire \ChipConfig_DI[AERnArow_S] ;
  wire \ChipConfig_DI[GlobalShutter_S] ;
  wire \ChipConfig_DI[ResetCalibNeuron_S] ;
  wire \ChipConfig_DI[ResetTestPixel_S] ;
  wire \ChipConfig_DI[SelectGrayCounter_S] ;
  wire \ChipConfig_DI[TestADC_S] ;
  wire \ChipConfig_DI[TypeNCalibNeuron_S] ;
  wire \ChipConfig_DI[UseAOut_S] ;
  (* RTL_KEEP = "yes" *) wire ChipSent_S;
  wire \FSM_onehot_State_DP[0]_i_1_n_0 ;
  wire \FSM_onehot_State_DP[0]_i_2_n_0 ;
  wire \FSM_onehot_State_DP[2]_i_1_n_0 ;
  wire \FSM_onehot_State_DP[34]_i_1_n_0 ;
  wire \FSM_onehot_State_DP[35]_i_1_n_0 ;
  wire \FSM_onehot_State_DP[35]_i_2_n_0 ;
  wire \FSM_onehot_State_DP[36]_i_1_n_0 ;
  wire \FSM_onehot_State_DP[37]_i_1_n_0 ;
  wire \FSM_onehot_State_DP[37]_i_2_n_0 ;
  wire \FSM_onehot_State_DP[38]_i_1_n_0 ;
  wire \FSM_onehot_State_DP[39]_i_1_n_0 ;
  wire \FSM_onehot_State_DP[3]_i_1_n_0 ;
  wire \FSM_onehot_State_DP[3]_i_2_n_0 ;
  wire \FSM_onehot_State_DP[3]_i_3_n_0 ;
  wire \FSM_onehot_State_DP[3]_i_4_n_0 ;
  wire \FSM_onehot_State_DP[40]_i_10_n_0 ;
  wire \FSM_onehot_State_DP[40]_i_12_n_0 ;
  wire \FSM_onehot_State_DP[40]_i_13_n_0 ;
  wire \FSM_onehot_State_DP[40]_i_14_n_0 ;
  wire \FSM_onehot_State_DP[40]_i_15_n_0 ;
  wire \FSM_onehot_State_DP[40]_i_16_n_0 ;
  wire \FSM_onehot_State_DP[40]_i_25_n_0 ;
  wire \FSM_onehot_State_DP[40]_i_26_n_0 ;
  wire \FSM_onehot_State_DP[40]_i_27_n_0 ;
  wire \FSM_onehot_State_DP[40]_i_2_n_0 ;
  wire \FSM_onehot_State_DP[40]_i_8_n_0 ;
  wire \FSM_onehot_State_DP[40]_i_9_n_0 ;
  wire \FSM_onehot_State_DP[4]_i_1_n_0 ;
  wire \FSM_onehot_State_DP[5]_i_1_n_0 ;
  wire \FSM_onehot_State_DP[5]_i_3_n_0 ;
  wire \FSM_onehot_State_DP[5]_i_4_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_State_DP_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_State_DP_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_State_DP_reg_n_0_[34] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_State_DP_reg_n_0_[35] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_State_DP_reg_n_0_[36] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_State_DP_reg_n_0_[37] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_State_DP_reg_n_0_[38] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_State_DP_reg_n_0_[39] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_State_DP_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_State_DP_reg_n_0_[40] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_State_DP_reg_n_0_[4] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_State_DP_reg_n_0_[5] ;
  wire LogicClk_CI;
  wire [3:0]Q;
  wire [0:0]ShiftReg_DN;
  wire [0:0]ShiftReg_DN_0;
  wire [55:0]ShiftReg_DN_1;
  wire SyncReset_RO;
  wire SyncSignalSyncFF_S_reg_rep__1;
  wire [1:0]SyncSignalSyncFF_S_reg_rep__21;
  wire [1:0]SyncSignalSyncFF_S_reg_rep__23;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__25;
  wire [1:0]SyncSignalSyncFF_S_reg_rep__26;
  wire SyncSignalSyncFF_S_reg_rep__28;
  wire [1:0]SyncSignalSyncFF_S_reg_rep__30;
  wire biasAddrSR_n_0;
  wire biasAddrSR_n_1;
  wire biasAddrSR_n_2;
  wire biasAddrSR_n_3;
  wire biasAddrSR_n_4;
  wire biasSR_n_0;
  wire biasSR_n_1;
  wire biasSR_n_2;
  wire biasSR_n_3;
  wire biasSR_n_4;
  wire biasSR_n_5;
  wire biasSR_n_6;
  wire biasSR_n_7;
  wire biasSR_n_8;
  wire biasSR_n_9;
  wire chipSR_n_1;
  wire chipSR_n_10;
  wire chipSR_n_11;
  wire chipSR_n_12;
  wire chipSR_n_13;
  wire chipSR_n_14;
  wire chipSR_n_15;
  wire chipSR_n_16;
  wire chipSR_n_17;
  wire chipSR_n_18;
  wire chipSR_n_19;
  wire chipSR_n_2;
  wire chipSR_n_20;
  wire chipSR_n_21;
  wire chipSR_n_22;
  wire chipSR_n_23;
  wire chipSR_n_24;
  wire chipSR_n_25;
  wire chipSR_n_26;
  wire chipSR_n_27;
  wire chipSR_n_28;
  wire chipSR_n_29;
  wire chipSR_n_3;
  wire chipSR_n_30;
  wire chipSR_n_31;
  wire chipSR_n_32;
  wire chipSR_n_33;
  wire chipSR_n_34;
  wire chipSR_n_35;
  wire chipSR_n_36;
  wire chipSR_n_37;
  wire chipSR_n_38;
  wire chipSR_n_39;
  wire chipSR_n_4;
  wire chipSR_n_5;
  wire chipSR_n_6;
  wire chipSR_n_7;
  wire chipSR_n_8;
  wire chipSR_n_9;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14] ;
  wire [8:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8] ;
  wire [8:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8] ;
  wire [8:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8] ;
  wire [8:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8] ;
  wire [8:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14] ;
  wire [14:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14] ;
  wire [15:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15] ;
  wire [15:0]\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15] ;
  wire [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D][3] ;
  wire [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D][3] ;
  wire [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D][3] ;
  wire [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D][3] ;
  wire [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D][3] ;
  wire [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D][3] ;
  wire [3:0]\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D][3] ;
  wire detectBias10Change_n_1;
  wire detectBias10Change_n_2;
  wire detectBias11Change_n_1;
  wire detectBias12Change_n_1;
  wire detectBias12Change_n_2;
  wire detectBias12Change_n_3;
  wire detectBias14Change_n_1;
  wire detectBias14Change_n_2;
  wire detectBias14Change_n_3;
  wire detectBias17Change_n_1;
  wire detectBias17Change_n_2;
  wire detectBias18Change_n_1;
  wire detectBias18Change_n_2;
  wire detectBias18Change_n_3;
  wire detectBias18Change_n_4;
  wire detectBias18Change_n_5;
  wire detectBias18Change_n_6;
  wire detectBias18Change_n_7;
  wire detectBias19Change_n_1;
  wire detectBias20Change_n_1;
  wire detectBias22Change_n_1;
  wire detectBias22Change_n_2;
  wire detectBias26Change_n_1;
  wire detectBias26Change_n_2;
  wire detectBias26Change_n_3;
  wire detectBias26Change_n_4;
  wire detectBias26Change_n_5;
  wire detectBias27Change_n_1;
  wire detectBias27Change_n_2;
  wire detectBias34Change_n_1;
  wire detectBias34Change_n_2;
  wire detectBias35Change_n_1;
  wire detectBias35Change_n_2;
  wire detectBias36Change_n_1;
  wire detectBias36Change_n_10;
  wire detectBias36Change_n_11;
  wire detectBias36Change_n_12;
  wire detectBias36Change_n_13;
  wire detectBias36Change_n_2;
  wire detectBias36Change_n_3;
  wire detectBias36Change_n_4;
  wire detectBias36Change_n_5;
  wire detectBias36Change_n_6;
  wire detectBias36Change_n_7;
  wire detectBias36Change_n_8;
  wire detectBias36Change_n_9;
  wire detectBias9Change_n_1;
  wire detectChipChange_n_1;
  wire detectChipChange_n_2;
  wire detectChipChange_n_3;
  wire detectChipChange_n_4;
  wire sentBitsCounter_n_0;
  wire waitCyclesCounter_n_40;
  wire waitCyclesCounter_n_41;
  wire waitCyclesCounter_n_42;
  wire waitCyclesCounter_n_44;
  wire waitCyclesCounter_n_45;
  wire waitCyclesCounter_n_47;
  wire waitCyclesCounter_n_48;
  wire waitCyclesCounter_n_50;
  wire waitCyclesCounter_n_51;
  wire waitCyclesCounter_n_52;

  FDCE \BiasConfigReg_D_reg[AEPdBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14] [0]),
        .Q(\BiasConfigReg_D_reg[AEPdBn_D_n_0_][0] ));
  FDCE \BiasConfigReg_D_reg[AEPdBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14] [10]),
        .Q(\BiasConfigReg_D_reg[AEPdBn_D_n_0_][10] ));
  FDCE \BiasConfigReg_D_reg[AEPdBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14] [11]),
        .Q(\BiasConfigReg_D_reg[AEPdBn_D_n_0_][11] ));
  FDCE \BiasConfigReg_D_reg[AEPdBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14] [12]),
        .Q(\BiasConfigReg_D_reg[AEPdBn_D_n_0_][12] ));
  FDCE \BiasConfigReg_D_reg[AEPdBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14] [13]),
        .Q(\BiasConfigReg_D_reg[AEPdBn_D_n_0_][13] ));
  FDCE \BiasConfigReg_D_reg[AEPdBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14] [14]),
        .Q(\BiasConfigReg_D_reg[AEPdBn_D_n_0_][14] ));
  FDCE \BiasConfigReg_D_reg[AEPdBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14] [1]),
        .Q(\BiasConfigReg_D_reg[AEPdBn_D_n_0_][1] ));
  FDCE \BiasConfigReg_D_reg[AEPdBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14] [2]),
        .Q(\BiasConfigReg_D_reg[AEPdBn_D_n_0_][2] ));
  FDCE \BiasConfigReg_D_reg[AEPdBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14] [3]),
        .Q(\BiasConfigReg_D_reg[AEPdBn_D_n_0_][3] ));
  FDCE \BiasConfigReg_D_reg[AEPdBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14] [4]),
        .Q(\BiasConfigReg_D_reg[AEPdBn_D_n_0_][4] ));
  FDCE \BiasConfigReg_D_reg[AEPdBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14] [5]),
        .Q(\BiasConfigReg_D_reg[AEPdBn_D_n_0_][5] ));
  FDCE \BiasConfigReg_D_reg[AEPdBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14] [6]),
        .Q(\BiasConfigReg_D_reg[AEPdBn_D_n_0_][6] ));
  FDCE \BiasConfigReg_D_reg[AEPdBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14] [7]),
        .Q(\BiasConfigReg_D_reg[AEPdBn_D_n_0_][7] ));
  FDCE \BiasConfigReg_D_reg[AEPdBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14] [8]),
        .Q(\BiasConfigReg_D_reg[AEPdBn_D_n_0_][8] ));
  FDCE \BiasConfigReg_D_reg[AEPdBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPdBn_D][14] [9]),
        .Q(\BiasConfigReg_D_reg[AEPdBn_D_n_0_][9] ));
  FDCE \BiasConfigReg_D_reg[AEPuXBp_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14] [0]),
        .Q(\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][0] ));
  FDCE \BiasConfigReg_D_reg[AEPuXBp_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14] [10]),
        .Q(\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][10] ));
  FDCE \BiasConfigReg_D_reg[AEPuXBp_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14] [11]),
        .Q(\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][11] ));
  FDCE \BiasConfigReg_D_reg[AEPuXBp_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14] [12]),
        .Q(\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][12] ));
  FDCE \BiasConfigReg_D_reg[AEPuXBp_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14] [13]),
        .Q(\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][13] ));
  FDCE \BiasConfigReg_D_reg[AEPuXBp_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14] [14]),
        .Q(\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][14] ));
  FDCE \BiasConfigReg_D_reg[AEPuXBp_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14] [1]),
        .Q(\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][1] ));
  FDCE \BiasConfigReg_D_reg[AEPuXBp_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14] [2]),
        .Q(\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][2] ));
  FDCE \BiasConfigReg_D_reg[AEPuXBp_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14] [3]),
        .Q(\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][3] ));
  FDCE \BiasConfigReg_D_reg[AEPuXBp_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14] [4]),
        .Q(\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][4] ));
  FDCE \BiasConfigReg_D_reg[AEPuXBp_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14] [5]),
        .Q(\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][5] ));
  FDCE \BiasConfigReg_D_reg[AEPuXBp_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14] [6]),
        .Q(\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][6] ));
  FDCE \BiasConfigReg_D_reg[AEPuXBp_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14] [7]),
        .Q(\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][7] ));
  FDCE \BiasConfigReg_D_reg[AEPuXBp_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14] [8]),
        .Q(\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][8] ));
  FDCE \BiasConfigReg_D_reg[AEPuXBp_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuXBp_D][14] [9]),
        .Q(\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][9] ));
  FDCE \BiasConfigReg_D_reg[AEPuYBp_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14] [0]),
        .Q(\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][0] ));
  FDCE \BiasConfigReg_D_reg[AEPuYBp_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14] [10]),
        .Q(\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][10] ));
  FDCE \BiasConfigReg_D_reg[AEPuYBp_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14] [11]),
        .Q(\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][11] ));
  FDCE \BiasConfigReg_D_reg[AEPuYBp_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14] [12]),
        .Q(\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][12] ));
  FDCE \BiasConfigReg_D_reg[AEPuYBp_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14] [13]),
        .Q(\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][13] ));
  FDCE \BiasConfigReg_D_reg[AEPuYBp_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14] [14]),
        .Q(\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][14] ));
  FDCE \BiasConfigReg_D_reg[AEPuYBp_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14] [1]),
        .Q(\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][1] ));
  FDCE \BiasConfigReg_D_reg[AEPuYBp_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14] [2]),
        .Q(\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][2] ));
  FDCE \BiasConfigReg_D_reg[AEPuYBp_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14] [3]),
        .Q(\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][3] ));
  FDCE \BiasConfigReg_D_reg[AEPuYBp_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14] [4]),
        .Q(\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][4] ));
  FDCE \BiasConfigReg_D_reg[AEPuYBp_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14] [5]),
        .Q(\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][5] ));
  FDCE \BiasConfigReg_D_reg[AEPuYBp_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14] [6]),
        .Q(\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][6] ));
  FDCE \BiasConfigReg_D_reg[AEPuYBp_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14] [7]),
        .Q(\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][7] ));
  FDCE \BiasConfigReg_D_reg[AEPuYBp_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14] [8]),
        .Q(\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][8] ));
  FDCE \BiasConfigReg_D_reg[AEPuYBp_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AEPuYBp_D][14] [9]),
        .Q(\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][9] ));
  FDCE \BiasConfigReg_D_reg[AdcCompBp_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14] [0]),
        .Q(\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][0] ));
  FDCE \BiasConfigReg_D_reg[AdcCompBp_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14] [10]),
        .Q(\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][10] ));
  FDCE \BiasConfigReg_D_reg[AdcCompBp_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14] [11]),
        .Q(\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][11] ));
  FDCE \BiasConfigReg_D_reg[AdcCompBp_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14] [12]),
        .Q(\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][12] ));
  FDCE \BiasConfigReg_D_reg[AdcCompBp_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14] [13]),
        .Q(\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][13] ));
  FDCE \BiasConfigReg_D_reg[AdcCompBp_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14] [14]),
        .Q(\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][14] ));
  FDCE \BiasConfigReg_D_reg[AdcCompBp_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14] [1]),
        .Q(\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][1] ));
  FDCE \BiasConfigReg_D_reg[AdcCompBp_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14] [2]),
        .Q(\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][2] ));
  FDCE \BiasConfigReg_D_reg[AdcCompBp_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14] [3]),
        .Q(\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][3] ));
  FDCE \BiasConfigReg_D_reg[AdcCompBp_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14] [4]),
        .Q(\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][4] ));
  FDCE \BiasConfigReg_D_reg[AdcCompBp_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14] [5]),
        .Q(\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][5] ));
  FDCE \BiasConfigReg_D_reg[AdcCompBp_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14] [6]),
        .Q(\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][6] ));
  FDCE \BiasConfigReg_D_reg[AdcCompBp_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14] [7]),
        .Q(\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][7] ));
  FDCE \BiasConfigReg_D_reg[AdcCompBp_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14] [8]),
        .Q(\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][8] ));
  FDCE \BiasConfigReg_D_reg[AdcCompBp_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcCompBp_D][14] [9]),
        .Q(\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][9] ));
  FDCE \BiasConfigReg_D_reg[AdcRefHigh_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8] [0]),
        .Q(\BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][0] ));
  FDCE \BiasConfigReg_D_reg[AdcRefHigh_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8] [1]),
        .Q(\BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][1] ));
  FDCE \BiasConfigReg_D_reg[AdcRefHigh_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8] [2]),
        .Q(\BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][2] ));
  FDCE \BiasConfigReg_D_reg[AdcRefHigh_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8] [3]),
        .Q(\BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][3] ));
  FDCE \BiasConfigReg_D_reg[AdcRefHigh_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8] [4]),
        .Q(\BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][4] ));
  FDCE \BiasConfigReg_D_reg[AdcRefHigh_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8] [5]),
        .Q(\BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][5] ));
  FDCE \BiasConfigReg_D_reg[AdcRefHigh_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8] [6]),
        .Q(\BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][6] ));
  FDCE \BiasConfigReg_D_reg[AdcRefHigh_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8] [7]),
        .Q(\BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][7] ));
  FDCE \BiasConfigReg_D_reg[AdcRefHigh_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefHigh_D][8] [8]),
        .Q(\BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][8] ));
  FDCE \BiasConfigReg_D_reg[AdcRefLow_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8] [0]),
        .Q(\BiasConfigReg_D_reg[AdcRefLow_D_n_0_][0] ));
  FDCE \BiasConfigReg_D_reg[AdcRefLow_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8] [1]),
        .Q(\BiasConfigReg_D_reg[AdcRefLow_D_n_0_][1] ));
  FDCE \BiasConfigReg_D_reg[AdcRefLow_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8] [2]),
        .Q(\BiasConfigReg_D_reg[AdcRefLow_D_n_0_][2] ));
  FDCE \BiasConfigReg_D_reg[AdcRefLow_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8] [3]),
        .Q(\BiasConfigReg_D_reg[AdcRefLow_D_n_0_][3] ));
  FDCE \BiasConfigReg_D_reg[AdcRefLow_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8] [4]),
        .Q(\BiasConfigReg_D_reg[AdcRefLow_D_n_0_][4] ));
  FDCE \BiasConfigReg_D_reg[AdcRefLow_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8] [5]),
        .Q(\BiasConfigReg_D_reg[AdcRefLow_D_n_0_][5] ));
  FDCE \BiasConfigReg_D_reg[AdcRefLow_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8] [6]),
        .Q(\BiasConfigReg_D_reg[AdcRefLow_D_n_0_][6] ));
  FDCE \BiasConfigReg_D_reg[AdcRefLow_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8] [7]),
        .Q(\BiasConfigReg_D_reg[AdcRefLow_D_n_0_][7] ));
  FDCE \BiasConfigReg_D_reg[AdcRefLow_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcRefLow_D][8] [8]),
        .Q(\BiasConfigReg_D_reg[AdcRefLow_D_n_0_][8] ));
  FDCE \BiasConfigReg_D_reg[AdcTestVoltage_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8] [0]),
        .Q(\BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][0] ));
  FDCE \BiasConfigReg_D_reg[AdcTestVoltage_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8] [1]),
        .Q(\BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][1] ));
  FDCE \BiasConfigReg_D_reg[AdcTestVoltage_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8] [2]),
        .Q(\BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][2] ));
  FDCE \BiasConfigReg_D_reg[AdcTestVoltage_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8] [3]),
        .Q(\BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][3] ));
  FDCE \BiasConfigReg_D_reg[AdcTestVoltage_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8] [4]),
        .Q(\BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][4] ));
  FDCE \BiasConfigReg_D_reg[AdcTestVoltage_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8] [5]),
        .Q(\BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][5] ));
  FDCE \BiasConfigReg_D_reg[AdcTestVoltage_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8] [6]),
        .Q(\BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][6] ));
  FDCE \BiasConfigReg_D_reg[AdcTestVoltage_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8] [7]),
        .Q(\BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][7] ));
  FDCE \BiasConfigReg_D_reg[AdcTestVoltage_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[AdcTestVoltage_D][8] [8]),
        .Q(\BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][8] ));
  FDCE \BiasConfigReg_D_reg[ApsCas_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8] [0]),
        .Q(\BiasConfigReg_D_reg[ApsCas_D_n_0_][0] ));
  FDCE \BiasConfigReg_D_reg[ApsCas_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8] [1]),
        .Q(\BiasConfigReg_D_reg[ApsCas_D_n_0_][1] ));
  FDCE \BiasConfigReg_D_reg[ApsCas_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8] [2]),
        .Q(\BiasConfigReg_D_reg[ApsCas_D_n_0_][2] ));
  FDCE \BiasConfigReg_D_reg[ApsCas_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8] [3]),
        .Q(\BiasConfigReg_D_reg[ApsCas_D_n_0_][3] ));
  FDCE \BiasConfigReg_D_reg[ApsCas_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8] [4]),
        .Q(\BiasConfigReg_D_reg[ApsCas_D_n_0_][4] ));
  FDCE \BiasConfigReg_D_reg[ApsCas_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8] [5]),
        .Q(\BiasConfigReg_D_reg[ApsCas_D_n_0_][5] ));
  FDCE \BiasConfigReg_D_reg[ApsCas_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8] [6]),
        .Q(\BiasConfigReg_D_reg[ApsCas_D_n_0_][6] ));
  FDCE \BiasConfigReg_D_reg[ApsCas_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8] [7]),
        .Q(\BiasConfigReg_D_reg[ApsCas_D_n_0_][7] ));
  FDCE \BiasConfigReg_D_reg[ApsCas_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsCas_D][8] [8]),
        .Q(\BiasConfigReg_D_reg[ApsCas_D_n_0_][8] ));
  FDCE \BiasConfigReg_D_reg[ApsOverflowLevel_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8] [0]),
        .Q(\BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][0] ));
  FDCE \BiasConfigReg_D_reg[ApsOverflowLevel_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8] [1]),
        .Q(\BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][1] ));
  FDCE \BiasConfigReg_D_reg[ApsOverflowLevel_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8] [2]),
        .Q(\BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][2] ));
  FDCE \BiasConfigReg_D_reg[ApsOverflowLevel_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8] [3]),
        .Q(\BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][3] ));
  FDCE \BiasConfigReg_D_reg[ApsOverflowLevel_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8] [4]),
        .Q(\BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][4] ));
  FDCE \BiasConfigReg_D_reg[ApsOverflowLevel_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8] [5]),
        .Q(\BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][5] ));
  FDCE \BiasConfigReg_D_reg[ApsOverflowLevel_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8] [6]),
        .Q(\BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][6] ));
  FDCE \BiasConfigReg_D_reg[ApsOverflowLevel_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8] [7]),
        .Q(\BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][7] ));
  FDCE \BiasConfigReg_D_reg[ApsOverflowLevel_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsOverflowLevel_D][8] [8]),
        .Q(\BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][8] ));
  FDCE \BiasConfigReg_D_reg[ApsROSFBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14] [0]),
        .Q(\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][0] ));
  FDCE \BiasConfigReg_D_reg[ApsROSFBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14] [10]),
        .Q(\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][10] ));
  FDCE \BiasConfigReg_D_reg[ApsROSFBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14] [11]),
        .Q(\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][11] ));
  FDCE \BiasConfigReg_D_reg[ApsROSFBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14] [12]),
        .Q(\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][12] ));
  FDCE \BiasConfigReg_D_reg[ApsROSFBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14] [13]),
        .Q(\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][13] ));
  FDCE \BiasConfigReg_D_reg[ApsROSFBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14] [14]),
        .Q(\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][14] ));
  FDCE \BiasConfigReg_D_reg[ApsROSFBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14] [1]),
        .Q(\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][1] ));
  FDCE \BiasConfigReg_D_reg[ApsROSFBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14] [2]),
        .Q(\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][2] ));
  FDCE \BiasConfigReg_D_reg[ApsROSFBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14] [3]),
        .Q(\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][3] ));
  FDCE \BiasConfigReg_D_reg[ApsROSFBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14] [4]),
        .Q(\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][4] ));
  FDCE \BiasConfigReg_D_reg[ApsROSFBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14] [5]),
        .Q(\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][5] ));
  FDCE \BiasConfigReg_D_reg[ApsROSFBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14] [6]),
        .Q(\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][6] ));
  FDCE \BiasConfigReg_D_reg[ApsROSFBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14] [7]),
        .Q(\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][7] ));
  FDCE \BiasConfigReg_D_reg[ApsROSFBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14] [8]),
        .Q(\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][8] ));
  FDCE \BiasConfigReg_D_reg[ApsROSFBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ApsROSFBn_D][14] [9]),
        .Q(\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][9] ));
  FDCE \BiasConfigReg_D_reg[BiasBuffer_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14] [0]),
        .Q(\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][0] ));
  FDCE \BiasConfigReg_D_reg[BiasBuffer_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14] [10]),
        .Q(\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][10] ));
  FDCE \BiasConfigReg_D_reg[BiasBuffer_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14] [11]),
        .Q(\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][11] ));
  FDCE \BiasConfigReg_D_reg[BiasBuffer_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14] [12]),
        .Q(\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][12] ));
  FDCE \BiasConfigReg_D_reg[BiasBuffer_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14] [13]),
        .Q(\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][13] ));
  FDCE \BiasConfigReg_D_reg[BiasBuffer_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14] [14]),
        .Q(\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][14] ));
  FDCE \BiasConfigReg_D_reg[BiasBuffer_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14] [1]),
        .Q(\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][1] ));
  FDCE \BiasConfigReg_D_reg[BiasBuffer_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14] [2]),
        .Q(\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][2] ));
  FDCE \BiasConfigReg_D_reg[BiasBuffer_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14] [3]),
        .Q(\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][3] ));
  FDCE \BiasConfigReg_D_reg[BiasBuffer_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14] [4]),
        .Q(\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][4] ));
  FDCE \BiasConfigReg_D_reg[BiasBuffer_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14] [5]),
        .Q(\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][5] ));
  FDCE \BiasConfigReg_D_reg[BiasBuffer_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14] [6]),
        .Q(\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][6] ));
  FDCE \BiasConfigReg_D_reg[BiasBuffer_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14] [7]),
        .Q(\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][7] ));
  FDCE \BiasConfigReg_D_reg[BiasBuffer_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14] [8]),
        .Q(\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][8] ));
  FDCE \BiasConfigReg_D_reg[BiasBuffer_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[BiasBuffer_D][14] [9]),
        .Q(\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][9] ));
  FDCE \BiasConfigReg_D_reg[ColSelLowBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14] [0]),
        .Q(\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][0] ));
  FDCE \BiasConfigReg_D_reg[ColSelLowBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14] [10]),
        .Q(\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][10] ));
  FDCE \BiasConfigReg_D_reg[ColSelLowBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14] [11]),
        .Q(\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][11] ));
  FDCE \BiasConfigReg_D_reg[ColSelLowBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14] [12]),
        .Q(\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][12] ));
  FDCE \BiasConfigReg_D_reg[ColSelLowBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14] [13]),
        .Q(\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][13] ));
  FDCE \BiasConfigReg_D_reg[ColSelLowBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14] [14]),
        .Q(\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][14] ));
  FDCE \BiasConfigReg_D_reg[ColSelLowBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14] [1]),
        .Q(\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][1] ));
  FDCE \BiasConfigReg_D_reg[ColSelLowBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14] [2]),
        .Q(\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][2] ));
  FDCE \BiasConfigReg_D_reg[ColSelLowBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14] [3]),
        .Q(\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][3] ));
  FDCE \BiasConfigReg_D_reg[ColSelLowBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14] [4]),
        .Q(\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][4] ));
  FDCE \BiasConfigReg_D_reg[ColSelLowBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14] [5]),
        .Q(\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][5] ));
  FDCE \BiasConfigReg_D_reg[ColSelLowBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14] [6]),
        .Q(\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][6] ));
  FDCE \BiasConfigReg_D_reg[ColSelLowBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14] [7]),
        .Q(\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][7] ));
  FDCE \BiasConfigReg_D_reg[ColSelLowBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14] [8]),
        .Q(\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][8] ));
  FDCE \BiasConfigReg_D_reg[ColSelLowBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ColSelLowBn_D][14] [9]),
        .Q(\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][9] ));
  FDCE \BiasConfigReg_D_reg[DACBufBp_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14] [0]),
        .Q(\BiasConfigReg_D_reg[DACBufBp_D_n_0_][0] ));
  FDCE \BiasConfigReg_D_reg[DACBufBp_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14] [10]),
        .Q(\BiasConfigReg_D_reg[DACBufBp_D_n_0_][10] ));
  FDCE \BiasConfigReg_D_reg[DACBufBp_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14] [11]),
        .Q(\BiasConfigReg_D_reg[DACBufBp_D_n_0_][11] ));
  FDCE \BiasConfigReg_D_reg[DACBufBp_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14] [12]),
        .Q(\BiasConfigReg_D_reg[DACBufBp_D_n_0_][12] ));
  FDCE \BiasConfigReg_D_reg[DACBufBp_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14] [13]),
        .Q(\BiasConfigReg_D_reg[DACBufBp_D_n_0_][13] ));
  FDCE \BiasConfigReg_D_reg[DACBufBp_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14] [14]),
        .Q(\BiasConfigReg_D_reg[DACBufBp_D_n_0_][14] ));
  FDCE \BiasConfigReg_D_reg[DACBufBp_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14] [1]),
        .Q(\BiasConfigReg_D_reg[DACBufBp_D_n_0_][1] ));
  FDCE \BiasConfigReg_D_reg[DACBufBp_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14] [2]),
        .Q(\BiasConfigReg_D_reg[DACBufBp_D_n_0_][2] ));
  FDCE \BiasConfigReg_D_reg[DACBufBp_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14] [3]),
        .Q(\BiasConfigReg_D_reg[DACBufBp_D_n_0_][3] ));
  FDCE \BiasConfigReg_D_reg[DACBufBp_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14] [4]),
        .Q(\BiasConfigReg_D_reg[DACBufBp_D_n_0_][4] ));
  FDCE \BiasConfigReg_D_reg[DACBufBp_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14] [5]),
        .Q(\BiasConfigReg_D_reg[DACBufBp_D_n_0_][5] ));
  FDCE \BiasConfigReg_D_reg[DACBufBp_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14] [6]),
        .Q(\BiasConfigReg_D_reg[DACBufBp_D_n_0_][6] ));
  FDCE \BiasConfigReg_D_reg[DACBufBp_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14] [7]),
        .Q(\BiasConfigReg_D_reg[DACBufBp_D_n_0_][7] ));
  FDCE \BiasConfigReg_D_reg[DACBufBp_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14] [8]),
        .Q(\BiasConfigReg_D_reg[DACBufBp_D_n_0_][8] ));
  FDCE \BiasConfigReg_D_reg[DACBufBp_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DACBufBp_D][14] [9]),
        .Q(\BiasConfigReg_D_reg[DACBufBp_D_n_0_][9] ));
  FDCE \BiasConfigReg_D_reg[DiffBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14] [0]),
        .Q(\BiasConfigReg_D_reg[DiffBn_D_n_0_][0] ));
  FDCE \BiasConfigReg_D_reg[DiffBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14] [10]),
        .Q(\BiasConfigReg_D_reg[DiffBn_D_n_0_][10] ));
  FDCE \BiasConfigReg_D_reg[DiffBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14] [11]),
        .Q(\BiasConfigReg_D_reg[DiffBn_D_n_0_][11] ));
  FDCE \BiasConfigReg_D_reg[DiffBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14] [12]),
        .Q(\BiasConfigReg_D_reg[DiffBn_D_n_0_][12] ));
  FDCE \BiasConfigReg_D_reg[DiffBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14] [13]),
        .Q(\BiasConfigReg_D_reg[DiffBn_D_n_0_][13] ));
  FDCE \BiasConfigReg_D_reg[DiffBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14] [14]),
        .Q(\BiasConfigReg_D_reg[DiffBn_D_n_0_][14] ));
  FDCE \BiasConfigReg_D_reg[DiffBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14] [1]),
        .Q(\BiasConfigReg_D_reg[DiffBn_D_n_0_][1] ));
  FDCE \BiasConfigReg_D_reg[DiffBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14] [2]),
        .Q(\BiasConfigReg_D_reg[DiffBn_D_n_0_][2] ));
  FDCE \BiasConfigReg_D_reg[DiffBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14] [3]),
        .Q(\BiasConfigReg_D_reg[DiffBn_D_n_0_][3] ));
  FDCE \BiasConfigReg_D_reg[DiffBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14] [4]),
        .Q(\BiasConfigReg_D_reg[DiffBn_D_n_0_][4] ));
  FDCE \BiasConfigReg_D_reg[DiffBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14] [5]),
        .Q(\BiasConfigReg_D_reg[DiffBn_D_n_0_][5] ));
  FDCE \BiasConfigReg_D_reg[DiffBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14] [6]),
        .Q(\BiasConfigReg_D_reg[DiffBn_D_n_0_][6] ));
  FDCE \BiasConfigReg_D_reg[DiffBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14] [7]),
        .Q(\BiasConfigReg_D_reg[DiffBn_D_n_0_][7] ));
  FDCE \BiasConfigReg_D_reg[DiffBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14] [8]),
        .Q(\BiasConfigReg_D_reg[DiffBn_D_n_0_][8] ));
  FDCE \BiasConfigReg_D_reg[DiffBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[DiffBn_D][14] [9]),
        .Q(\BiasConfigReg_D_reg[DiffBn_D_n_0_][9] ));
  FDCE \BiasConfigReg_D_reg[IFRefrBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14] [0]),
        .Q(\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][0] ));
  FDCE \BiasConfigReg_D_reg[IFRefrBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14] [10]),
        .Q(\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][10] ));
  FDCE \BiasConfigReg_D_reg[IFRefrBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14] [11]),
        .Q(\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][11] ));
  FDCE \BiasConfigReg_D_reg[IFRefrBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14] [12]),
        .Q(\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][12] ));
  FDCE \BiasConfigReg_D_reg[IFRefrBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14] [13]),
        .Q(\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][13] ));
  FDCE \BiasConfigReg_D_reg[IFRefrBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14] [14]),
        .Q(\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][14] ));
  FDCE \BiasConfigReg_D_reg[IFRefrBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14] [1]),
        .Q(\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][1] ));
  FDCE \BiasConfigReg_D_reg[IFRefrBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14] [2]),
        .Q(\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][2] ));
  FDCE \BiasConfigReg_D_reg[IFRefrBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14] [3]),
        .Q(\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][3] ));
  FDCE \BiasConfigReg_D_reg[IFRefrBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14] [4]),
        .Q(\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][4] ));
  FDCE \BiasConfigReg_D_reg[IFRefrBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14] [5]),
        .Q(\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][5] ));
  FDCE \BiasConfigReg_D_reg[IFRefrBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14] [6]),
        .Q(\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][6] ));
  FDCE \BiasConfigReg_D_reg[IFRefrBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14] [7]),
        .Q(\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][7] ));
  FDCE \BiasConfigReg_D_reg[IFRefrBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14] [8]),
        .Q(\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][8] ));
  FDCE \BiasConfigReg_D_reg[IFRefrBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFRefrBn_D][14] [9]),
        .Q(\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][9] ));
  FDCE \BiasConfigReg_D_reg[IFThrBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14] [0]),
        .Q(\BiasConfigReg_D_reg[IFThrBn_D_n_0_][0] ));
  FDCE \BiasConfigReg_D_reg[IFThrBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14] [10]),
        .Q(\BiasConfigReg_D_reg[IFThrBn_D_n_0_][10] ));
  FDCE \BiasConfigReg_D_reg[IFThrBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14] [11]),
        .Q(\BiasConfigReg_D_reg[IFThrBn_D_n_0_][11] ));
  FDCE \BiasConfigReg_D_reg[IFThrBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14] [12]),
        .Q(\BiasConfigReg_D_reg[IFThrBn_D_n_0_][12] ));
  FDCE \BiasConfigReg_D_reg[IFThrBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14] [13]),
        .Q(\BiasConfigReg_D_reg[IFThrBn_D_n_0_][13] ));
  FDCE \BiasConfigReg_D_reg[IFThrBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14] [14]),
        .Q(\BiasConfigReg_D_reg[IFThrBn_D_n_0_][14] ));
  FDCE \BiasConfigReg_D_reg[IFThrBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14] [1]),
        .Q(\BiasConfigReg_D_reg[IFThrBn_D_n_0_][1] ));
  FDCE \BiasConfigReg_D_reg[IFThrBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14] [2]),
        .Q(\BiasConfigReg_D_reg[IFThrBn_D_n_0_][2] ));
  FDCE \BiasConfigReg_D_reg[IFThrBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14] [3]),
        .Q(\BiasConfigReg_D_reg[IFThrBn_D_n_0_][3] ));
  FDCE \BiasConfigReg_D_reg[IFThrBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14] [4]),
        .Q(\BiasConfigReg_D_reg[IFThrBn_D_n_0_][4] ));
  FDCE \BiasConfigReg_D_reg[IFThrBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14] [5]),
        .Q(\BiasConfigReg_D_reg[IFThrBn_D_n_0_][5] ));
  FDCE \BiasConfigReg_D_reg[IFThrBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14] [6]),
        .Q(\BiasConfigReg_D_reg[IFThrBn_D_n_0_][6] ));
  FDCE \BiasConfigReg_D_reg[IFThrBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14] [7]),
        .Q(\BiasConfigReg_D_reg[IFThrBn_D_n_0_][7] ));
  FDCE \BiasConfigReg_D_reg[IFThrBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14] [8]),
        .Q(\BiasConfigReg_D_reg[IFThrBn_D_n_0_][8] ));
  FDCE \BiasConfigReg_D_reg[IFThrBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[IFThrBn_D][14] [9]),
        .Q(\BiasConfigReg_D_reg[IFThrBn_D_n_0_][9] ));
  FDCE \BiasConfigReg_D_reg[LcolTimeoutBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14] [0]),
        .Q(\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][0] ));
  FDCE \BiasConfigReg_D_reg[LcolTimeoutBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14] [10]),
        .Q(\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][10] ));
  FDCE \BiasConfigReg_D_reg[LcolTimeoutBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14] [11]),
        .Q(\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][11] ));
  FDCE \BiasConfigReg_D_reg[LcolTimeoutBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14] [12]),
        .Q(\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][12] ));
  FDCE \BiasConfigReg_D_reg[LcolTimeoutBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14] [13]),
        .Q(\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][13] ));
  FDCE \BiasConfigReg_D_reg[LcolTimeoutBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14] [14]),
        .Q(\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][14] ));
  FDCE \BiasConfigReg_D_reg[LcolTimeoutBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14] [1]),
        .Q(\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][1] ));
  FDCE \BiasConfigReg_D_reg[LcolTimeoutBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14] [2]),
        .Q(\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][2] ));
  FDCE \BiasConfigReg_D_reg[LcolTimeoutBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14] [3]),
        .Q(\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][3] ));
  FDCE \BiasConfigReg_D_reg[LcolTimeoutBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14] [4]),
        .Q(\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][4] ));
  FDCE \BiasConfigReg_D_reg[LcolTimeoutBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14] [5]),
        .Q(\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][5] ));
  FDCE \BiasConfigReg_D_reg[LcolTimeoutBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14] [6]),
        .Q(\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][6] ));
  FDCE \BiasConfigReg_D_reg[LcolTimeoutBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14] [7]),
        .Q(\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][7] ));
  FDCE \BiasConfigReg_D_reg[LcolTimeoutBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14] [8]),
        .Q(\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][8] ));
  FDCE \BiasConfigReg_D_reg[LcolTimeoutBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__25),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LcolTimeoutBn_D][14] [9]),
        .Q(\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][9] ));
  FDCE \BiasConfigReg_D_reg[LocalBufBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14] [0]),
        .Q(\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][0] ));
  FDCE \BiasConfigReg_D_reg[LocalBufBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14] [10]),
        .Q(\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][10] ));
  FDCE \BiasConfigReg_D_reg[LocalBufBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14] [11]),
        .Q(\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][11] ));
  FDCE \BiasConfigReg_D_reg[LocalBufBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14] [12]),
        .Q(\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][12] ));
  FDCE \BiasConfigReg_D_reg[LocalBufBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14] [13]),
        .Q(\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][13] ));
  FDCE \BiasConfigReg_D_reg[LocalBufBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14] [14]),
        .Q(\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][14] ));
  FDCE \BiasConfigReg_D_reg[LocalBufBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14] [1]),
        .Q(\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][1] ));
  FDCE \BiasConfigReg_D_reg[LocalBufBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14] [2]),
        .Q(\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][2] ));
  FDCE \BiasConfigReg_D_reg[LocalBufBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14] [3]),
        .Q(\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][3] ));
  FDCE \BiasConfigReg_D_reg[LocalBufBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14] [4]),
        .Q(\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][4] ));
  FDCE \BiasConfigReg_D_reg[LocalBufBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14] [5]),
        .Q(\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][5] ));
  FDCE \BiasConfigReg_D_reg[LocalBufBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14] [6]),
        .Q(\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][6] ));
  FDCE \BiasConfigReg_D_reg[LocalBufBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14] [7]),
        .Q(\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][7] ));
  FDCE \BiasConfigReg_D_reg[LocalBufBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14] [8]),
        .Q(\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][8] ));
  FDCE \BiasConfigReg_D_reg[LocalBufBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[LocalBufBn_D][14] [9]),
        .Q(\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][9] ));
  FDCE \BiasConfigReg_D_reg[OffBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14] [0]),
        .Q(\BiasConfigReg_D_reg[OffBn_D_n_0_][0] ));
  FDCE \BiasConfigReg_D_reg[OffBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14] [10]),
        .Q(\BiasConfigReg_D_reg[OffBn_D_n_0_][10] ));
  FDCE \BiasConfigReg_D_reg[OffBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14] [11]),
        .Q(\BiasConfigReg_D_reg[OffBn_D_n_0_][11] ));
  FDCE \BiasConfigReg_D_reg[OffBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14] [12]),
        .Q(\BiasConfigReg_D_reg[OffBn_D_n_0_][12] ));
  FDCE \BiasConfigReg_D_reg[OffBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14] [13]),
        .Q(\BiasConfigReg_D_reg[OffBn_D_n_0_][13] ));
  FDCE \BiasConfigReg_D_reg[OffBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14] [14]),
        .Q(\BiasConfigReg_D_reg[OffBn_D_n_0_][14] ));
  FDCE \BiasConfigReg_D_reg[OffBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14] [1]),
        .Q(\BiasConfigReg_D_reg[OffBn_D_n_0_][1] ));
  FDCE \BiasConfigReg_D_reg[OffBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14] [2]),
        .Q(\BiasConfigReg_D_reg[OffBn_D_n_0_][2] ));
  FDCE \BiasConfigReg_D_reg[OffBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14] [3]),
        .Q(\BiasConfigReg_D_reg[OffBn_D_n_0_][3] ));
  FDCE \BiasConfigReg_D_reg[OffBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14] [4]),
        .Q(\BiasConfigReg_D_reg[OffBn_D_n_0_][4] ));
  FDCE \BiasConfigReg_D_reg[OffBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14] [5]),
        .Q(\BiasConfigReg_D_reg[OffBn_D_n_0_][5] ));
  FDCE \BiasConfigReg_D_reg[OffBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14] [6]),
        .Q(\BiasConfigReg_D_reg[OffBn_D_n_0_][6] ));
  FDCE \BiasConfigReg_D_reg[OffBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14] [7]),
        .Q(\BiasConfigReg_D_reg[OffBn_D_n_0_][7] ));
  FDCE \BiasConfigReg_D_reg[OffBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14] [8]),
        .Q(\BiasConfigReg_D_reg[OffBn_D_n_0_][8] ));
  FDCE \BiasConfigReg_D_reg[OffBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OffBn_D][14] [9]),
        .Q(\BiasConfigReg_D_reg[OffBn_D_n_0_][9] ));
  FDCE \BiasConfigReg_D_reg[OnBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14] [0]),
        .Q(\BiasConfigReg_D_reg[OnBn_D_n_0_][0] ));
  FDCE \BiasConfigReg_D_reg[OnBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14] [10]),
        .Q(\BiasConfigReg_D_reg[OnBn_D_n_0_][10] ));
  FDCE \BiasConfigReg_D_reg[OnBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14] [11]),
        .Q(\BiasConfigReg_D_reg[OnBn_D_n_0_][11] ));
  FDCE \BiasConfigReg_D_reg[OnBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14] [12]),
        .Q(\BiasConfigReg_D_reg[OnBn_D_n_0_][12] ));
  FDCE \BiasConfigReg_D_reg[OnBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14] [13]),
        .Q(\BiasConfigReg_D_reg[OnBn_D_n_0_][13] ));
  FDCE \BiasConfigReg_D_reg[OnBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14] [14]),
        .Q(\BiasConfigReg_D_reg[OnBn_D_n_0_][14] ));
  FDCE \BiasConfigReg_D_reg[OnBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14] [1]),
        .Q(\BiasConfigReg_D_reg[OnBn_D_n_0_][1] ));
  FDCE \BiasConfigReg_D_reg[OnBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14] [2]),
        .Q(\BiasConfigReg_D_reg[OnBn_D_n_0_][2] ));
  FDCE \BiasConfigReg_D_reg[OnBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14] [3]),
        .Q(\BiasConfigReg_D_reg[OnBn_D_n_0_][3] ));
  FDCE \BiasConfigReg_D_reg[OnBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14] [4]),
        .Q(\BiasConfigReg_D_reg[OnBn_D_n_0_][4] ));
  FDCE \BiasConfigReg_D_reg[OnBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14] [5]),
        .Q(\BiasConfigReg_D_reg[OnBn_D_n_0_][5] ));
  FDCE \BiasConfigReg_D_reg[OnBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14] [6]),
        .Q(\BiasConfigReg_D_reg[OnBn_D_n_0_][6] ));
  FDCE \BiasConfigReg_D_reg[OnBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14] [7]),
        .Q(\BiasConfigReg_D_reg[OnBn_D_n_0_][7] ));
  FDCE \BiasConfigReg_D_reg[OnBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14] [8]),
        .Q(\BiasConfigReg_D_reg[OnBn_D_n_0_][8] ));
  FDCE \BiasConfigReg_D_reg[OnBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[OnBn_D][14] [9]),
        .Q(\BiasConfigReg_D_reg[OnBn_D_n_0_][9] ));
  FDCE \BiasConfigReg_D_reg[PadFollBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14] [0]),
        .Q(\BiasConfigReg_D_reg[PadFollBn_D_n_0_][0] ));
  FDCE \BiasConfigReg_D_reg[PadFollBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14] [10]),
        .Q(\BiasConfigReg_D_reg[PadFollBn_D_n_0_][10] ));
  FDCE \BiasConfigReg_D_reg[PadFollBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14] [11]),
        .Q(\BiasConfigReg_D_reg[PadFollBn_D_n_0_][11] ));
  FDCE \BiasConfigReg_D_reg[PadFollBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14] [12]),
        .Q(\BiasConfigReg_D_reg[PadFollBn_D_n_0_][12] ));
  FDCE \BiasConfigReg_D_reg[PadFollBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14] [13]),
        .Q(\BiasConfigReg_D_reg[PadFollBn_D_n_0_][13] ));
  FDCE \BiasConfigReg_D_reg[PadFollBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14] [14]),
        .Q(\BiasConfigReg_D_reg[PadFollBn_D_n_0_][14] ));
  FDCE \BiasConfigReg_D_reg[PadFollBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14] [1]),
        .Q(\BiasConfigReg_D_reg[PadFollBn_D_n_0_][1] ));
  FDCE \BiasConfigReg_D_reg[PadFollBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14] [2]),
        .Q(\BiasConfigReg_D_reg[PadFollBn_D_n_0_][2] ));
  FDCE \BiasConfigReg_D_reg[PadFollBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14] [3]),
        .Q(\BiasConfigReg_D_reg[PadFollBn_D_n_0_][3] ));
  FDCE \BiasConfigReg_D_reg[PadFollBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14] [4]),
        .Q(\BiasConfigReg_D_reg[PadFollBn_D_n_0_][4] ));
  FDCE \BiasConfigReg_D_reg[PadFollBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14] [5]),
        .Q(\BiasConfigReg_D_reg[PadFollBn_D_n_0_][5] ));
  FDCE \BiasConfigReg_D_reg[PadFollBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14] [6]),
        .Q(\BiasConfigReg_D_reg[PadFollBn_D_n_0_][6] ));
  FDCE \BiasConfigReg_D_reg[PadFollBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14] [7]),
        .Q(\BiasConfigReg_D_reg[PadFollBn_D_n_0_][7] ));
  FDCE \BiasConfigReg_D_reg[PadFollBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14] [8]),
        .Q(\BiasConfigReg_D_reg[PadFollBn_D_n_0_][8] ));
  FDCE \BiasConfigReg_D_reg[PadFollBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__21[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PadFollBn_D][14] [9]),
        .Q(\BiasConfigReg_D_reg[PadFollBn_D_n_0_][9] ));
  FDCE \BiasConfigReg_D_reg[PixInvBn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14] [0]),
        .Q(\BiasConfigReg_D_reg[PixInvBn_D_n_0_][0] ));
  FDCE \BiasConfigReg_D_reg[PixInvBn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14] [10]),
        .Q(\BiasConfigReg_D_reg[PixInvBn_D_n_0_][10] ));
  FDCE \BiasConfigReg_D_reg[PixInvBn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14] [11]),
        .Q(\BiasConfigReg_D_reg[PixInvBn_D_n_0_][11] ));
  FDCE \BiasConfigReg_D_reg[PixInvBn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14] [12]),
        .Q(\BiasConfigReg_D_reg[PixInvBn_D_n_0_][12] ));
  FDCE \BiasConfigReg_D_reg[PixInvBn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14] [13]),
        .Q(\BiasConfigReg_D_reg[PixInvBn_D_n_0_][13] ));
  FDCE \BiasConfigReg_D_reg[PixInvBn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14] [14]),
        .Q(\BiasConfigReg_D_reg[PixInvBn_D_n_0_][14] ));
  FDCE \BiasConfigReg_D_reg[PixInvBn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14] [1]),
        .Q(\BiasConfigReg_D_reg[PixInvBn_D_n_0_][1] ));
  FDCE \BiasConfigReg_D_reg[PixInvBn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14] [2]),
        .Q(\BiasConfigReg_D_reg[PixInvBn_D_n_0_][2] ));
  FDCE \BiasConfigReg_D_reg[PixInvBn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14] [3]),
        .Q(\BiasConfigReg_D_reg[PixInvBn_D_n_0_][3] ));
  FDCE \BiasConfigReg_D_reg[PixInvBn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14] [4]),
        .Q(\BiasConfigReg_D_reg[PixInvBn_D_n_0_][4] ));
  FDCE \BiasConfigReg_D_reg[PixInvBn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14] [5]),
        .Q(\BiasConfigReg_D_reg[PixInvBn_D_n_0_][5] ));
  FDCE \BiasConfigReg_D_reg[PixInvBn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14] [6]),
        .Q(\BiasConfigReg_D_reg[PixInvBn_D_n_0_][6] ));
  FDCE \BiasConfigReg_D_reg[PixInvBn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14] [7]),
        .Q(\BiasConfigReg_D_reg[PixInvBn_D_n_0_][7] ));
  FDCE \BiasConfigReg_D_reg[PixInvBn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14] [8]),
        .Q(\BiasConfigReg_D_reg[PixInvBn_D_n_0_][8] ));
  FDCE \BiasConfigReg_D_reg[PixInvBn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PixInvBn_D][14] [9]),
        .Q(\BiasConfigReg_D_reg[PixInvBn_D_n_0_][9] ));
  FDCE \BiasConfigReg_D_reg[PrBp_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14] [0]),
        .Q(\BiasConfigReg_D_reg[PrBp_D_n_0_][0] ));
  FDCE \BiasConfigReg_D_reg[PrBp_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14] [10]),
        .Q(\BiasConfigReg_D_reg[PrBp_D_n_0_][10] ));
  FDCE \BiasConfigReg_D_reg[PrBp_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14] [11]),
        .Q(\BiasConfigReg_D_reg[PrBp_D_n_0_][11] ));
  FDCE \BiasConfigReg_D_reg[PrBp_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14] [12]),
        .Q(\BiasConfigReg_D_reg[PrBp_D_n_0_][12] ));
  FDCE \BiasConfigReg_D_reg[PrBp_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14] [13]),
        .Q(\BiasConfigReg_D_reg[PrBp_D_n_0_][13] ));
  FDCE \BiasConfigReg_D_reg[PrBp_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14] [14]),
        .Q(\BiasConfigReg_D_reg[PrBp_D_n_0_][14] ));
  FDCE \BiasConfigReg_D_reg[PrBp_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14] [1]),
        .Q(\BiasConfigReg_D_reg[PrBp_D_n_0_][1] ));
  FDCE \BiasConfigReg_D_reg[PrBp_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14] [2]),
        .Q(\BiasConfigReg_D_reg[PrBp_D_n_0_][2] ));
  FDCE \BiasConfigReg_D_reg[PrBp_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14] [3]),
        .Q(\BiasConfigReg_D_reg[PrBp_D_n_0_][3] ));
  FDCE \BiasConfigReg_D_reg[PrBp_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14] [4]),
        .Q(\BiasConfigReg_D_reg[PrBp_D_n_0_][4] ));
  FDCE \BiasConfigReg_D_reg[PrBp_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14] [5]),
        .Q(\BiasConfigReg_D_reg[PrBp_D_n_0_][5] ));
  FDCE \BiasConfigReg_D_reg[PrBp_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14] [6]),
        .Q(\BiasConfigReg_D_reg[PrBp_D_n_0_][6] ));
  FDCE \BiasConfigReg_D_reg[PrBp_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14] [7]),
        .Q(\BiasConfigReg_D_reg[PrBp_D_n_0_][7] ));
  FDCE \BiasConfigReg_D_reg[PrBp_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14] [8]),
        .Q(\BiasConfigReg_D_reg[PrBp_D_n_0_][8] ));
  FDCE \BiasConfigReg_D_reg[PrBp_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[1]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrBp_D][14] [9]),
        .Q(\BiasConfigReg_D_reg[PrBp_D_n_0_][9] ));
  FDCE \BiasConfigReg_D_reg[PrSFBp_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14] [0]),
        .Q(\BiasConfigReg_D_reg[PrSFBp_D_n_0_][0] ));
  FDCE \BiasConfigReg_D_reg[PrSFBp_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14] [10]),
        .Q(\BiasConfigReg_D_reg[PrSFBp_D_n_0_][10] ));
  FDCE \BiasConfigReg_D_reg[PrSFBp_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14] [11]),
        .Q(\BiasConfigReg_D_reg[PrSFBp_D_n_0_][11] ));
  FDCE \BiasConfigReg_D_reg[PrSFBp_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14] [12]),
        .Q(\BiasConfigReg_D_reg[PrSFBp_D_n_0_][12] ));
  FDCE \BiasConfigReg_D_reg[PrSFBp_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14] [13]),
        .Q(\BiasConfigReg_D_reg[PrSFBp_D_n_0_][13] ));
  FDCE \BiasConfigReg_D_reg[PrSFBp_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14] [14]),
        .Q(\BiasConfigReg_D_reg[PrSFBp_D_n_0_][14] ));
  FDCE \BiasConfigReg_D_reg[PrSFBp_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14] [1]),
        .Q(\BiasConfigReg_D_reg[PrSFBp_D_n_0_][1] ));
  FDCE \BiasConfigReg_D_reg[PrSFBp_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14] [2]),
        .Q(\BiasConfigReg_D_reg[PrSFBp_D_n_0_][2] ));
  FDCE \BiasConfigReg_D_reg[PrSFBp_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14] [3]),
        .Q(\BiasConfigReg_D_reg[PrSFBp_D_n_0_][3] ));
  FDCE \BiasConfigReg_D_reg[PrSFBp_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14] [4]),
        .Q(\BiasConfigReg_D_reg[PrSFBp_D_n_0_][4] ));
  FDCE \BiasConfigReg_D_reg[PrSFBp_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14] [5]),
        .Q(\BiasConfigReg_D_reg[PrSFBp_D_n_0_][5] ));
  FDCE \BiasConfigReg_D_reg[PrSFBp_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14] [6]),
        .Q(\BiasConfigReg_D_reg[PrSFBp_D_n_0_][6] ));
  FDCE \BiasConfigReg_D_reg[PrSFBp_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14] [7]),
        .Q(\BiasConfigReg_D_reg[PrSFBp_D_n_0_][7] ));
  FDCE \BiasConfigReg_D_reg[PrSFBp_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14] [8]),
        .Q(\BiasConfigReg_D_reg[PrSFBp_D_n_0_][8] ));
  FDCE \BiasConfigReg_D_reg[PrSFBp_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[PrSFBp_D][14] [9]),
        .Q(\BiasConfigReg_D_reg[PrSFBp_D_n_0_][9] ));
  FDCE \BiasConfigReg_D_reg[ReadoutBufBp_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14] [0]),
        .Q(\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][0] ));
  FDCE \BiasConfigReg_D_reg[ReadoutBufBp_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14] [10]),
        .Q(\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][10] ));
  FDCE \BiasConfigReg_D_reg[ReadoutBufBp_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14] [11]),
        .Q(\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][11] ));
  FDCE \BiasConfigReg_D_reg[ReadoutBufBp_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14] [12]),
        .Q(\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][12] ));
  FDCE \BiasConfigReg_D_reg[ReadoutBufBp_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14] [13]),
        .Q(\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][13] ));
  FDCE \BiasConfigReg_D_reg[ReadoutBufBp_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14] [14]),
        .Q(\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][14] ));
  FDCE \BiasConfigReg_D_reg[ReadoutBufBp_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14] [1]),
        .Q(\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][1] ));
  FDCE \BiasConfigReg_D_reg[ReadoutBufBp_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14] [2]),
        .Q(\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][2] ));
  FDCE \BiasConfigReg_D_reg[ReadoutBufBp_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14] [3]),
        .Q(\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][3] ));
  FDCE \BiasConfigReg_D_reg[ReadoutBufBp_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14] [4]),
        .Q(\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][4] ));
  FDCE \BiasConfigReg_D_reg[ReadoutBufBp_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14] [5]),
        .Q(\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][5] ));
  FDCE \BiasConfigReg_D_reg[ReadoutBufBp_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14] [6]),
        .Q(\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][6] ));
  FDCE \BiasConfigReg_D_reg[ReadoutBufBp_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14] [7]),
        .Q(\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][7] ));
  FDCE \BiasConfigReg_D_reg[ReadoutBufBp_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14] [8]),
        .Q(\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][8] ));
  FDCE \BiasConfigReg_D_reg[ReadoutBufBp_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[ReadoutBufBp_D][14] [9]),
        .Q(\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][9] ));
  FDCE \BiasConfigReg_D_reg[RefrBp_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14] [0]),
        .Q(\BiasConfigReg_D_reg[RefrBp_D_n_0_][0] ));
  FDCE \BiasConfigReg_D_reg[RefrBp_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14] [10]),
        .Q(\BiasConfigReg_D_reg[RefrBp_D_n_0_][10] ));
  FDCE \BiasConfigReg_D_reg[RefrBp_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14] [11]),
        .Q(\BiasConfigReg_D_reg[RefrBp_D_n_0_][11] ));
  FDCE \BiasConfigReg_D_reg[RefrBp_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14] [12]),
        .Q(\BiasConfigReg_D_reg[RefrBp_D_n_0_][12] ));
  FDCE \BiasConfigReg_D_reg[RefrBp_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14] [13]),
        .Q(\BiasConfigReg_D_reg[RefrBp_D_n_0_][13] ));
  FDCE \BiasConfigReg_D_reg[RefrBp_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14] [14]),
        .Q(\BiasConfigReg_D_reg[RefrBp_D_n_0_][14] ));
  FDCE \BiasConfigReg_D_reg[RefrBp_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14] [1]),
        .Q(\BiasConfigReg_D_reg[RefrBp_D_n_0_][1] ));
  FDCE \BiasConfigReg_D_reg[RefrBp_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14] [2]),
        .Q(\BiasConfigReg_D_reg[RefrBp_D_n_0_][2] ));
  FDCE \BiasConfigReg_D_reg[RefrBp_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14] [3]),
        .Q(\BiasConfigReg_D_reg[RefrBp_D_n_0_][3] ));
  FDCE \BiasConfigReg_D_reg[RefrBp_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14] [4]),
        .Q(\BiasConfigReg_D_reg[RefrBp_D_n_0_][4] ));
  FDCE \BiasConfigReg_D_reg[RefrBp_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14] [5]),
        .Q(\BiasConfigReg_D_reg[RefrBp_D_n_0_][5] ));
  FDCE \BiasConfigReg_D_reg[RefrBp_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14] [6]),
        .Q(\BiasConfigReg_D_reg[RefrBp_D_n_0_][6] ));
  FDCE \BiasConfigReg_D_reg[RefrBp_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14] [7]),
        .Q(\BiasConfigReg_D_reg[RefrBp_D_n_0_][7] ));
  FDCE \BiasConfigReg_D_reg[RefrBp_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14] [8]),
        .Q(\BiasConfigReg_D_reg[RefrBp_D_n_0_][8] ));
  FDCE \BiasConfigReg_D_reg[RefrBp_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__23[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[RefrBp_D][14] [9]),
        .Q(\BiasConfigReg_D_reg[RefrBp_D_n_0_][9] ));
  FDCE \BiasConfigReg_D_reg[SSN_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15] [0]),
        .Q(\BiasConfigReg_D_reg[SSN_D_n_0_][0] ));
  FDCE \BiasConfigReg_D_reg[SSN_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15] [10]),
        .Q(\BiasConfigReg_D_reg[SSN_D_n_0_][10] ));
  FDCE \BiasConfigReg_D_reg[SSN_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15] [11]),
        .Q(\BiasConfigReg_D_reg[SSN_D_n_0_][11] ));
  FDCE \BiasConfigReg_D_reg[SSN_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15] [12]),
        .Q(\BiasConfigReg_D_reg[SSN_D_n_0_][12] ));
  FDCE \BiasConfigReg_D_reg[SSN_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15] [13]),
        .Q(\BiasConfigReg_D_reg[SSN_D_n_0_][13] ));
  FDCE \BiasConfigReg_D_reg[SSN_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15] [14]),
        .Q(\BiasConfigReg_D_reg[SSN_D_n_0_][14] ));
  FDCE \BiasConfigReg_D_reg[SSN_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15] [15]),
        .Q(\BiasConfigReg_D_reg[SSN_D_n_0_][15] ));
  FDCE \BiasConfigReg_D_reg[SSN_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15] [1]),
        .Q(\BiasConfigReg_D_reg[SSN_D_n_0_][1] ));
  FDCE \BiasConfigReg_D_reg[SSN_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15] [2]),
        .Q(\BiasConfigReg_D_reg[SSN_D_n_0_][2] ));
  FDCE \BiasConfigReg_D_reg[SSN_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15] [3]),
        .Q(\BiasConfigReg_D_reg[SSN_D_n_0_][3] ));
  FDCE \BiasConfigReg_D_reg[SSN_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15] [4]),
        .Q(\BiasConfigReg_D_reg[SSN_D_n_0_][4] ));
  FDCE \BiasConfigReg_D_reg[SSN_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15] [5]),
        .Q(\BiasConfigReg_D_reg[SSN_D_n_0_][5] ));
  FDCE \BiasConfigReg_D_reg[SSN_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15] [6]),
        .Q(\BiasConfigReg_D_reg[SSN_D_n_0_][6] ));
  FDCE \BiasConfigReg_D_reg[SSN_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15] [7]),
        .Q(\BiasConfigReg_D_reg[SSN_D_n_0_][7] ));
  FDCE \BiasConfigReg_D_reg[SSN_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15] [8]),
        .Q(\BiasConfigReg_D_reg[SSN_D_n_0_][8] ));
  FDCE \BiasConfigReg_D_reg[SSN_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSN_D][15] [9]),
        .Q(\BiasConfigReg_D_reg[SSN_D_n_0_][9] ));
  FDCE \BiasConfigReg_D_reg[SSP_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15] [0]),
        .Q(\BiasConfigReg_D_reg[SSP_D_n_0_][0] ));
  FDCE \BiasConfigReg_D_reg[SSP_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15] [10]),
        .Q(\BiasConfigReg_D_reg[SSP_D_n_0_][10] ));
  FDCE \BiasConfigReg_D_reg[SSP_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15] [11]),
        .Q(\BiasConfigReg_D_reg[SSP_D_n_0_][11] ));
  FDCE \BiasConfigReg_D_reg[SSP_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15] [12]),
        .Q(\BiasConfigReg_D_reg[SSP_D_n_0_][12] ));
  FDCE \BiasConfigReg_D_reg[SSP_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15] [13]),
        .Q(\BiasConfigReg_D_reg[SSP_D_n_0_][13] ));
  FDCE \BiasConfigReg_D_reg[SSP_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15] [14]),
        .Q(\BiasConfigReg_D_reg[SSP_D_n_0_][14] ));
  FDCE \BiasConfigReg_D_reg[SSP_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15] [15]),
        .Q(\BiasConfigReg_D_reg[SSP_D_n_0_][15] ));
  FDCE \BiasConfigReg_D_reg[SSP_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15] [1]),
        .Q(\BiasConfigReg_D_reg[SSP_D_n_0_][1] ));
  FDCE \BiasConfigReg_D_reg[SSP_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15] [2]),
        .Q(\BiasConfigReg_D_reg[SSP_D_n_0_][2] ));
  FDCE \BiasConfigReg_D_reg[SSP_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15] [3]),
        .Q(\BiasConfigReg_D_reg[SSP_D_n_0_][3] ));
  FDCE \BiasConfigReg_D_reg[SSP_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15] [4]),
        .Q(\BiasConfigReg_D_reg[SSP_D_n_0_][4] ));
  FDCE \BiasConfigReg_D_reg[SSP_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15] [5]),
        .Q(\BiasConfigReg_D_reg[SSP_D_n_0_][5] ));
  FDCE \BiasConfigReg_D_reg[SSP_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15] [6]),
        .Q(\BiasConfigReg_D_reg[SSP_D_n_0_][6] ));
  FDCE \BiasConfigReg_D_reg[SSP_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15] [7]),
        .Q(\BiasConfigReg_D_reg[SSP_D_n_0_][7] ));
  FDCE \BiasConfigReg_D_reg[SSP_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15] [8]),
        .Q(\BiasConfigReg_D_reg[SSP_D_n_0_][8] ));
  FDCE \BiasConfigReg_D_reg[SSP_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg2_D_reg[SSP_D][15] [9]),
        .Q(\BiasConfigReg_D_reg[SSP_D_n_0_][9] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ChipBiasAddrSelect_SBO_i_1
       (.I0(ChipBiasAddrSelect_SBO_i_2_n_0),
        .I1(ChipBiasAddrSelect_SBO_i_3_n_0),
        .I2(biasSR_n_5),
        .I3(ChipBiasAddrSelect_SBO_i_5_n_0),
        .I4(ChipBiasAddrSelect_SBO_i_6_n_0),
        .I5(ChipBiasAddrSelect_SBO_i_7_n_0),
        .O(ChipBiasAddrSelectReg_SB));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ChipBiasAddrSelect_SBO_i_10
       (.I0(Bias20Sent_S),
        .I1(Bias19Sent_S),
        .I2(Bias18Sent_S),
        .I3(Bias17Sent_S),
        .O(ChipBiasAddrSelect_SBO_i_10_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ChipBiasAddrSelect_SBO_i_2
       (.I0(Bias4Sent_S),
        .I1(Bias3Sent_S),
        .I2(Bias2Sent_S),
        .I3(Bias8Sent_S),
        .I4(Bias16Sent_S),
        .I5(Bias15Sent_S),
        .O(ChipBiasAddrSelect_SBO_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ChipBiasAddrSelect_SBO_i_3
       (.I0(\FSM_onehot_State_DP_reg_n_0_[3] ),
        .I1(ChipSent_S),
        .I2(\FSM_onehot_State_DP_reg_n_0_[2] ),
        .I3(\FSM_onehot_State_DP_reg_n_0_[0] ),
        .O(ChipBiasAddrSelect_SBO_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ChipBiasAddrSelect_SBO_i_5
       (.I0(Bias35Sent_S),
        .I1(Bias36Sent_S),
        .I2(\FSM_onehot_State_DP_reg_n_0_[4] ),
        .I3(\FSM_onehot_State_DP_reg_n_0_[5] ),
        .I4(ChipBiasAddrSelect_SBO_i_8_n_0),
        .O(ChipBiasAddrSelect_SBO_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ChipBiasAddrSelect_SBO_i_6
       (.I0(\FSM_onehot_State_DP_reg_n_0_[39] ),
        .I1(\FSM_onehot_State_DP_reg_n_0_[40] ),
        .I2(Bias1Sent_S),
        .I3(Bias0Sent_S),
        .O(ChipBiasAddrSelect_SBO_i_6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ChipBiasAddrSelect_SBO_i_7
       (.I0(\FSM_onehot_State_DP_reg_n_0_[37] ),
        .I1(\FSM_onehot_State_DP_reg_n_0_[38] ),
        .O(ChipBiasAddrSelect_SBO_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ChipBiasAddrSelect_SBO_i_8
       (.I0(biasSR_n_3),
        .I1(ChipBiasAddrSelect_SBO_i_10_n_0),
        .I2(Bias26Sent_S),
        .I3(Bias25Sent_S),
        .I4(Bias34Sent_S),
        .I5(Bias27Sent_S),
        .O(ChipBiasAddrSelect_SBO_i_8_n_0));
  FDPE ChipBiasAddrSelect_SBO_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(ChipBiasAddrSelectReg_SB),
        .PRE(SyncReset_RO),
        .Q(ChipBiasAddrSelect_SBO));
  FDCE ChipBiasBitIn_DO_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncReset_RO),
        .D(ChipBiasBitInReg_D),
        .Q(ChipBiasBitIn_DO));
  LUT2 #(
    .INIT(4'hE)) 
    ChipBiasClock_CBO_i_11
       (.I0(Bias15Sent_S),
        .I1(Bias16Sent_S),
        .O(ChipBiasClock_CBO_i_11_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    ChipBiasClock_CBO_i_12
       (.I0(ChipBiasClock_CBO_i_15_n_0),
        .I1(Bias15Sent_S),
        .I2(Bias8Sent_S),
        .I3(biasSR_n_5),
        .I4(Bias1Sent_S),
        .O(ChipBiasClock_CBO_i_12_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ChipBiasClock_CBO_i_13
       (.I0(biasAddrSR_n_0),
        .I1(Bias25Sent_S),
        .I2(Bias24Sent_S),
        .I3(Bias19Sent_S),
        .I4(Bias18Sent_S),
        .I5(biasAddrSR_n_1),
        .O(ChipBiasClock_CBO_i_13_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ChipBiasClock_CBO_i_14
       (.I0(\FSM_onehot_State_DP_reg_n_0_[38] ),
        .I1(\FSM_onehot_State_DP_reg_n_0_[35] ),
        .I2(\FSM_onehot_State_DP_reg_n_0_[3] ),
        .I3(\FSM_onehot_State_DP_reg_n_0_[4] ),
        .I4(\FSM_onehot_State_DP_reg_n_0_[36] ),
        .I5(\FSM_onehot_State_DP_reg_n_0_[39] ),
        .O(ChipBiasClock_CBO_i_14_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    ChipBiasClock_CBO_i_15
       (.I0(Bias4Sent_S),
        .I1(Bias3Sent_S),
        .I2(Bias2Sent_S),
        .O(ChipBiasClock_CBO_i_15_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    ChipBiasClock_CBO_i_2
       (.I0(\FSM_onehot_State_DP_reg_n_0_[0] ),
        .I1(\FSM_onehot_State_DP_reg_n_0_[2] ),
        .I2(ChipSent_S),
        .O(ChipBiasClock_CBO_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ChipBiasClock_CBO_i_4
       (.I0(biasSR_n_5),
        .I1(ChipBiasClock_CBO_i_11_n_0),
        .I2(Bias8Sent_S),
        .I3(Bias2Sent_S),
        .I4(Bias3Sent_S),
        .I5(Bias4Sent_S),
        .O(ChipBiasClock_CBO_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    ChipBiasClock_CBO_i_5
       (.I0(ChipBiasClock_CBO_i_12_n_0),
        .I1(Bias36Sent_S),
        .I2(\FSM_onehot_State_DP_reg_n_0_[5] ),
        .I3(\FSM_onehot_State_DP_reg_n_0_[37] ),
        .I4(\FSM_onehot_State_DP_reg_n_0_[40] ),
        .O(ChipBiasClock_CBO_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ChipBiasClock_CBO_i_6
       (.I0(ChipBiasClock_CBO_i_13_n_0),
        .I1(Bias17Sent_S),
        .I2(Bias16Sent_S),
        .I3(\FSM_onehot_State_DP_reg_n_0_[34] ),
        .I4(Bias0Sent_S),
        .I5(ChipBiasClock_CBO_i_14_n_0),
        .O(ChipBiasClock_CBO_i_6_n_0));
  FDPE ChipBiasClock_CBO_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(ChipBiasClockReg_CB),
        .PRE(SyncReset_RO),
        .Q(ChipBiasClock_CBO));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ChipBiasDiagSelect_SO_i_1
       (.I0(\FSM_onehot_State_DP_reg_n_0_[5] ),
        .I1(\FSM_onehot_State_DP_reg_n_0_[4] ),
        .I2(\FSM_onehot_State_DP_reg_n_0_[3] ),
        .I3(\FSM_onehot_State_DP_reg_n_0_[2] ),
        .O(ChipBiasDiagSelectReg_S));
  FDCE ChipBiasDiagSelect_SO_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncReset_RO),
        .D(ChipBiasDiagSelectReg_S),
        .Q(ChipBiasDiagSelect_SO));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ChipBiasLatch_SBO_i_1
       (.I0(ChipBiasClock_CBO_i_5_n_0),
        .I1(ChipBiasLatch_SBO_i_2_n_0),
        .I2(ChipBiasAddrSelect_SBO_i_3_n_0),
        .I3(ChipBiasLatch_SBO_i_3_n_0),
        .I4(ChipBiasLatch_SBO_i_4_n_0),
        .O(ChipBiasLatchReg_SB));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ChipBiasLatch_SBO_i_2
       (.I0(Bias24Sent_S),
        .I1(Bias25Sent_S),
        .I2(Bias26Sent_S),
        .I3(Bias27Sent_S),
        .I4(biasAddrSR_n_1),
        .O(ChipBiasLatch_SBO_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ChipBiasLatch_SBO_i_3
       (.I0(Bias17Sent_S),
        .I1(Bias16Sent_S),
        .I2(\FSM_onehot_State_DP_reg_n_0_[34] ),
        .I3(Bias0Sent_S),
        .O(ChipBiasLatch_SBO_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ChipBiasLatch_SBO_i_4
       (.I0(\FSM_onehot_State_DP_reg_n_0_[35] ),
        .I1(\FSM_onehot_State_DP_reg_n_0_[38] ),
        .I2(Bias34Sent_S),
        .I3(Bias35Sent_S),
        .I4(Bias18Sent_S),
        .I5(Bias19Sent_S),
        .O(ChipBiasLatch_SBO_i_4_n_0));
  FDPE ChipBiasLatch_SBO_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(ChipBiasLatchReg_SB),
        .PRE(SyncReset_RO),
        .Q(ChipBiasLatch_SBO));
  FDCE \ChipConfigReg_D_reg[AERnArow_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\ChipConfig_DI[AERnArow_S] ),
        .Q(ChipChangedInput_D[4]));
  FDCE \ChipConfigReg_D_reg[AnalogMux0_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D][3] [0]),
        .Q(ChipChangedInput_D[20]));
  FDCE \ChipConfigReg_D_reg[AnalogMux0_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D][3] [1]),
        .Q(ChipChangedInput_D[21]));
  FDCE \ChipConfigReg_D_reg[AnalogMux0_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D][3] [2]),
        .Q(ChipChangedInput_D[22]));
  FDCE \ChipConfigReg_D_reg[AnalogMux0_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux0_D][3] [3]),
        .Q(ChipChangedInput_D[23]));
  FDCE \ChipConfigReg_D_reg[AnalogMux1_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D][3] [0]),
        .Q(ChipChangedInput_D[16]));
  FDCE \ChipConfigReg_D_reg[AnalogMux1_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D][3] [1]),
        .Q(ChipChangedInput_D[17]));
  FDCE \ChipConfigReg_D_reg[AnalogMux1_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D][3] [2]),
        .Q(ChipChangedInput_D[18]));
  FDCE \ChipConfigReg_D_reg[AnalogMux1_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux1_D][3] [3]),
        .Q(ChipChangedInput_D[19]));
  FDCE \ChipConfigReg_D_reg[AnalogMux2_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D][3] [0]),
        .Q(ChipChangedInput_D[12]));
  FDCE \ChipConfigReg_D_reg[AnalogMux2_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D][3] [1]),
        .Q(ChipChangedInput_D[13]));
  FDCE \ChipConfigReg_D_reg[AnalogMux2_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D][3] [2]),
        .Q(ChipChangedInput_D[14]));
  FDCE \ChipConfigReg_D_reg[AnalogMux2_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[AnalogMux2_D][3] [3]),
        .Q(ChipChangedInput_D[15]));
  FDCE \ChipConfigReg_D_reg[BiasMux0_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(Q[0]),
        .Q(ChipChangedInput_D[8]));
  FDCE \ChipConfigReg_D_reg[BiasMux0_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(Q[1]),
        .Q(ChipChangedInput_D[9]));
  FDCE \ChipConfigReg_D_reg[BiasMux0_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(Q[2]),
        .Q(ChipChangedInput_D[10]));
  FDCE \ChipConfigReg_D_reg[BiasMux0_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(Q[3]),
        .Q(ChipChangedInput_D[11]));
  FDCE \ChipConfigReg_D_reg[DigitalMux0_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D][3] [0]),
        .Q(ChipChangedInput_D[36]));
  FDCE \ChipConfigReg_D_reg[DigitalMux0_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D][3] [1]),
        .Q(ChipChangedInput_D[37]));
  FDCE \ChipConfigReg_D_reg[DigitalMux0_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D][3] [2]),
        .Q(ChipChangedInput_D[38]));
  FDCE \ChipConfigReg_D_reg[DigitalMux0_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__26[0]),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux0_D][3] [3]),
        .Q(ChipChangedInput_D[39]));
  FDCE \ChipConfigReg_D_reg[DigitalMux1_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D][3] [0]),
        .Q(ChipChangedInput_D[32]));
  FDCE \ChipConfigReg_D_reg[DigitalMux1_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D][3] [1]),
        .Q(ChipChangedInput_D[33]));
  FDCE \ChipConfigReg_D_reg[DigitalMux1_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D][3] [2]),
        .Q(ChipChangedInput_D[34]));
  FDCE \ChipConfigReg_D_reg[DigitalMux1_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux1_D][3] [3]),
        .Q(ChipChangedInput_D[35]));
  FDCE \ChipConfigReg_D_reg[DigitalMux2_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D][3] [0]),
        .Q(ChipChangedInput_D[28]));
  FDCE \ChipConfigReg_D_reg[DigitalMux2_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D][3] [1]),
        .Q(ChipChangedInput_D[29]));
  FDCE \ChipConfigReg_D_reg[DigitalMux2_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D][3] [2]),
        .Q(ChipChangedInput_D[30]));
  FDCE \ChipConfigReg_D_reg[DigitalMux2_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux2_D][3] [3]),
        .Q(ChipChangedInput_D[31]));
  FDCE \ChipConfigReg_D_reg[DigitalMux3_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D][3] [0]),
        .Q(ChipChangedInput_D[24]));
  FDCE \ChipConfigReg_D_reg[DigitalMux3_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D][3] [1]),
        .Q(ChipChangedInput_D[25]));
  FDCE \ChipConfigReg_D_reg[DigitalMux3_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D][3] [2]),
        .Q(ChipChangedInput_D[26]));
  FDCE \ChipConfigReg_D_reg[DigitalMux3_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\davis346ChipBias.timingReg2Support.DAVIS346ChipConfigReg2_D_reg[DigitalMux3_D][3] [3]),
        .Q(ChipChangedInput_D[27]));
  FDPE \ChipConfigReg_D_reg[GlobalShutter_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\ChipConfig_DI[GlobalShutter_S] ),
        .PRE(SyncSignalSyncFF_S_reg_rep__28),
        .Q(ChipChangedInput_D[2]));
  FDPE \ChipConfigReg_D_reg[ResetCalibNeuron_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\ChipConfig_DI[ResetCalibNeuron_S] ),
        .PRE(SyncSignalSyncFF_S_reg_rep__28),
        .Q(ChipChangedInput_D[7]));
  FDPE \ChipConfigReg_D_reg[ResetTestPixel_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\ChipConfig_DI[ResetTestPixel_S] ),
        .PRE(SyncSignalSyncFF_S_reg_rep__28),
        .Q(ChipChangedInput_D[5]));
  FDCE \ChipConfigReg_D_reg[SelectGrayCounter_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\ChipConfig_DI[SelectGrayCounter_S] ),
        .Q(ChipChangedInput_D[0]));
  FDCE \ChipConfigReg_D_reg[TestADC_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\ChipConfig_DI[TestADC_S] ),
        .Q(ChipChangedInput_D[1]));
  FDCE \ChipConfigReg_D_reg[TypeNCalibNeuron_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\ChipConfig_DI[TypeNCalibNeuron_S] ),
        .Q(ChipChangedInput_D[6]));
  FDCE \ChipConfigReg_D_reg[UseAOut_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__28),
        .D(\ChipConfig_DI[UseAOut_S] ),
        .Q(ChipChangedInput_D[3]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_State_DP[0]_i_1 
       (.I0(ChipBiasAddrSelect_SBO_i_2_n_0),
        .I1(ChipBiasAddrSelect_SBO_i_3_n_0),
        .I2(biasSR_n_5),
        .I3(ChipBiasAddrSelect_SBO_i_5_n_0),
        .I4(\FSM_onehot_State_DP[0]_i_2_n_0 ),
        .I5(\FSM_onehot_State_DP[3]_i_3_n_0 ),
        .O(\FSM_onehot_State_DP[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_State_DP[0]_i_2 
       (.I0(\FSM_onehot_State_DP_reg_n_0_[35] ),
        .I1(\FSM_onehot_State_DP_reg_n_0_[34] ),
        .I2(Bias1Sent_S),
        .I3(Bias0Sent_S),
        .O(\FSM_onehot_State_DP[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \FSM_onehot_State_DP[2]_i_1 
       (.I0(\FSM_onehot_State_DP[3]_i_2_n_0 ),
        .I1(ChipSent_S),
        .I2(\FSM_onehot_State_DP[3]_i_3_n_0 ),
        .I3(Bias35Sent_S),
        .I4(Bias36Sent_S),
        .I5(\FSM_onehot_State_DP_reg_n_0_[0] ),
        .O(\FSM_onehot_State_DP[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_State_DP[34]_i_1 
       (.I0(\FSM_onehot_State_DP_reg_n_0_[0] ),
        .I1(biasSR_n_0),
        .O(\FSM_onehot_State_DP[34]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \FSM_onehot_State_DP[35]_i_1 
       (.I0(\FSM_onehot_State_DP_reg_n_0_[0] ),
        .I1(Bias1Sent_S),
        .I2(Bias0Sent_S),
        .I3(\FSM_onehot_State_DP[35]_i_2_n_0 ),
        .I4(\FSM_onehot_State_DP_reg_n_0_[34] ),
        .I5(\FSM_onehot_State_DP[40]_i_10_n_0 ),
        .O(\FSM_onehot_State_DP[35]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_State_DP[35]_i_2 
       (.I0(biasSR_n_5),
        .I1(Bias8Sent_S),
        .I2(Bias15Sent_S),
        .I3(Bias2Sent_S),
        .I4(Bias3Sent_S),
        .I5(Bias4Sent_S),
        .O(\FSM_onehot_State_DP[35]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \FSM_onehot_State_DP[36]_i_1 
       (.I0(biasSR_n_0),
        .I1(\FSM_onehot_State_DP_reg_n_0_[35] ),
        .I2(\FSM_onehot_State_DP_reg_n_0_[0] ),
        .I3(\FSM_onehot_State_DP_reg_n_0_[34] ),
        .O(\FSM_onehot_State_DP[36]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \FSM_onehot_State_DP[37]_i_1 
       (.I0(\FSM_onehot_State_DP[37]_i_2_n_0 ),
        .I1(\FSM_onehot_State_DP_reg_n_0_[35] ),
        .I2(\FSM_onehot_State_DP_reg_n_0_[34] ),
        .I3(\FSM_onehot_State_DP_reg_n_0_[36] ),
        .I4(\FSM_onehot_State_DP[40]_i_10_n_0 ),
        .O(\FSM_onehot_State_DP[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \FSM_onehot_State_DP[37]_i_2 
       (.I0(\FSM_onehot_State_DP[35]_i_2_n_0 ),
        .I1(Bias0Sent_S),
        .I2(Bias1Sent_S),
        .I3(\FSM_onehot_State_DP_reg_n_0_[0] ),
        .O(\FSM_onehot_State_DP[37]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \FSM_onehot_State_DP[38]_i_1 
       (.I0(biasSR_n_0),
        .I1(\FSM_onehot_State_DP_reg_n_0_[34] ),
        .I2(\FSM_onehot_State_DP_reg_n_0_[0] ),
        .I3(\FSM_onehot_State_DP_reg_n_0_[37] ),
        .I4(\FSM_onehot_State_DP_reg_n_0_[35] ),
        .I5(\FSM_onehot_State_DP_reg_n_0_[36] ),
        .O(\FSM_onehot_State_DP[38]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \FSM_onehot_State_DP[39]_i_1 
       (.I0(\FSM_onehot_State_DP[40]_i_8_n_0 ),
        .I1(\FSM_onehot_State_DP_reg_n_0_[37] ),
        .I2(\FSM_onehot_State_DP_reg_n_0_[38] ),
        .I3(\FSM_onehot_State_DP_reg_n_0_[0] ),
        .I4(\FSM_onehot_State_DP[40]_i_10_n_0 ),
        .O(\FSM_onehot_State_DP[39]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \FSM_onehot_State_DP[3]_i_1 
       (.I0(\FSM_onehot_State_DP[3]_i_2_n_0 ),
        .I1(ChipSent_S),
        .I2(\FSM_onehot_State_DP_reg_n_0_[2] ),
        .I3(\FSM_onehot_State_DP[3]_i_3_n_0 ),
        .I4(\FSM_onehot_State_DP[3]_i_4_n_0 ),
        .I5(\FSM_onehot_State_DP_reg_n_0_[0] ),
        .O(\FSM_onehot_State_DP[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_State_DP[3]_i_2 
       (.I0(\FSM_onehot_State_DP_reg_n_0_[35] ),
        .I1(\FSM_onehot_State_DP_reg_n_0_[34] ),
        .I2(Bias1Sent_S),
        .I3(Bias0Sent_S),
        .I4(ChipBiasAddrSelect_SBO_i_8_n_0),
        .I5(ChipBiasClock_CBO_i_4_n_0),
        .O(\FSM_onehot_State_DP[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_State_DP[3]_i_3 
       (.I0(\FSM_onehot_State_DP_reg_n_0_[36] ),
        .I1(\FSM_onehot_State_DP_reg_n_0_[39] ),
        .I2(\FSM_onehot_State_DP_reg_n_0_[38] ),
        .I3(\FSM_onehot_State_DP_reg_n_0_[37] ),
        .O(\FSM_onehot_State_DP[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_State_DP[3]_i_4 
       (.I0(Bias35Sent_S),
        .I1(Bias36Sent_S),
        .O(\FSM_onehot_State_DP[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_State_DP[40]_i_10 
       (.I0(Bias35Sent_S),
        .I1(Bias36Sent_S),
        .I2(Bias34Sent_S),
        .I3(biasAddrSR_n_2),
        .O(\FSM_onehot_State_DP[40]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_State_DP[40]_i_12 
       (.I0(ChipBiasLatch_SBO_i_3_n_0),
        .I1(Bias36Sent_S),
        .I2(\FSM_onehot_State_DP_reg_n_0_[5] ),
        .I3(\FSM_onehot_State_DP_reg_n_0_[40] ),
        .I4(\FSM_onehot_State_DP_reg_n_0_[37] ),
        .I5(\FSM_onehot_State_DP_reg_n_0_[2] ),
        .O(\FSM_onehot_State_DP[40]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_State_DP[40]_i_13 
       (.I0(\FSM_onehot_State_DP[5]_i_3_n_0 ),
        .I1(\FSM_onehot_State_DP[40]_i_25_n_0 ),
        .I2(\FSM_onehot_State_DP_reg_n_0_[37] ),
        .I3(\FSM_onehot_State_DP_reg_n_0_[2] ),
        .I4(\FSM_onehot_State_DP_reg_n_0_[36] ),
        .I5(\FSM_onehot_State_DP_reg_n_0_[4] ),
        .O(\FSM_onehot_State_DP[40]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_State_DP[40]_i_14 
       (.I0(\FSM_onehot_State_DP[40]_i_26_n_0 ),
        .I1(ChipBiasClock_CBO_i_11_n_0),
        .I2(biasSR_n_5),
        .I3(biasSR_n_4),
        .I4(\FSM_onehot_State_DP[40]_i_27_n_0 ),
        .I5(biasSR_n_3),
        .O(\FSM_onehot_State_DP[40]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_State_DP[40]_i_15 
       (.I0(biasSR_n_4),
        .I1(waitCyclesCounter_n_42),
        .I2(Bias15Sent_S),
        .I3(Bias16Sent_S),
        .I4(Bias36Sent_S),
        .I5(biasSR_n_5),
        .O(\FSM_onehot_State_DP[40]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_onehot_State_DP[40]_i_16 
       (.I0(Bias0Sent_S),
        .I1(Bias36Sent_S),
        .I2(Bias34Sent_S),
        .O(\FSM_onehot_State_DP[40]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \FSM_onehot_State_DP[40]_i_2 
       (.I0(\FSM_onehot_State_DP[40]_i_8_n_0 ),
        .I1(\FSM_onehot_State_DP_reg_n_0_[38] ),
        .I2(\FSM_onehot_State_DP_reg_n_0_[37] ),
        .I3(\FSM_onehot_State_DP[40]_i_9_n_0 ),
        .I4(\FSM_onehot_State_DP_reg_n_0_[0] ),
        .I5(\FSM_onehot_State_DP[40]_i_10_n_0 ),
        .O(\FSM_onehot_State_DP[40]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_State_DP[40]_i_25 
       (.I0(\FSM_onehot_State_DP_reg_n_0_[34] ),
        .I1(\FSM_onehot_State_DP_reg_n_0_[5] ),
        .I2(\FSM_onehot_State_DP_reg_n_0_[39] ),
        .I3(\FSM_onehot_State_DP_reg_n_0_[40] ),
        .O(\FSM_onehot_State_DP[40]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_State_DP[40]_i_26 
       (.I0(Bias17Sent_S),
        .I1(Bias18Sent_S),
        .O(\FSM_onehot_State_DP[40]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_State_DP[40]_i_27 
       (.I0(Bias26Sent_S),
        .I1(Bias25Sent_S),
        .I2(Bias20Sent_S),
        .I3(Bias19Sent_S),
        .O(\FSM_onehot_State_DP[40]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \FSM_onehot_State_DP[40]_i_8 
       (.I0(ChipBiasClock_CBO_i_12_n_0),
        .I1(Bias0Sent_S),
        .I2(\FSM_onehot_State_DP_reg_n_0_[34] ),
        .I3(\FSM_onehot_State_DP_reg_n_0_[35] ),
        .I4(\FSM_onehot_State_DP_reg_n_0_[36] ),
        .O(\FSM_onehot_State_DP[40]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFD)) 
    \FSM_onehot_State_DP[40]_i_9 
       (.I0(\FSM_onehot_State_DP_reg_n_0_[5] ),
        .I1(\FSM_onehot_State_DP_reg_n_0_[4] ),
        .I2(\FSM_onehot_State_DP_reg_n_0_[3] ),
        .I3(\FSM_onehot_State_DP_reg_n_0_[2] ),
        .I4(ChipSent_S),
        .I5(\FSM_onehot_State_DP_reg_n_0_[39] ),
        .O(\FSM_onehot_State_DP[40]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \FSM_onehot_State_DP[4]_i_1 
       (.I0(biasSR_n_2),
        .I1(\FSM_onehot_State_DP[5]_i_3_n_0 ),
        .I2(\FSM_onehot_State_DP_reg_n_0_[3] ),
        .I3(ChipBiasClock_CBO_i_2_n_0),
        .I4(\FSM_onehot_State_DP[5]_i_4_n_0 ),
        .O(\FSM_onehot_State_DP[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \FSM_onehot_State_DP[5]_i_1 
       (.I0(biasSR_n_2),
        .I1(\FSM_onehot_State_DP[5]_i_3_n_0 ),
        .I2(\FSM_onehot_State_DP_reg_n_0_[4] ),
        .I3(ChipBiasAddrSelect_SBO_i_3_n_0),
        .I4(\FSM_onehot_State_DP[5]_i_4_n_0 ),
        .O(\FSM_onehot_State_DP[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_State_DP[5]_i_3 
       (.I0(Bias34Sent_S),
        .I1(Bias27Sent_S),
        .I2(Bias36Sent_S),
        .I3(Bias35Sent_S),
        .O(\FSM_onehot_State_DP[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_State_DP[5]_i_4 
       (.I0(biasSR_n_1),
        .I1(\FSM_onehot_State_DP[3]_i_3_n_0 ),
        .I2(\FSM_onehot_State_DP_reg_n_0_[34] ),
        .I3(\FSM_onehot_State_DP_reg_n_0_[35] ),
        .O(\FSM_onehot_State_DP[5]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_State_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .D(\FSM_onehot_State_DP[0]_i_1_n_0 ),
        .PRE(SyncSignalSyncFF_S_reg_rep__30[0]),
        .Q(\FSM_onehot_State_DP_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(detectBias34Change_n_1),
        .Q(Bias26Sent_S));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(detectBias27Change_n_2),
        .Q(Bias25Sent_S));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(detectBias27Change_n_1),
        .Q(Bias24Sent_S));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(detectBias36Change_n_9),
        .Q(Bias23Sent_S));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(detectBias36Change_n_8),
        .Q(Bias22Sent_S));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[15] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(detectBias36Change_n_7),
        .Q(Bias21Sent_S));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[16] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(detectBias26Change_n_2),
        .Q(Bias20Sent_S));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[17] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(detectBias36Change_n_6),
        .Q(Bias19Sent_S));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[18] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(detectBias22Change_n_1),
        .Q(Bias18Sent_S));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[19] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(detectBias36Change_n_5),
        .Q(Bias17Sent_S));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(detectChipChange_n_3),
        .Q(ChipSent_S));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[20] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(detectBias36Change_n_4),
        .Q(Bias16Sent_S));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[21] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(detectBias36Change_n_3),
        .Q(Bias15Sent_S));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[22] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(detectBias36Change_n_2),
        .Q(Bias14Sent_S));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[23] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(detectBias26Change_n_1),
        .Q(Bias13Sent_S));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[24] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(detectBias18Change_n_6),
        .Q(Bias12Sent_S));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[25] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(detectBias36Change_n_1),
        .Q(Bias11Sent_S));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[26] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(detectBias10Change_n_1),
        .Q(Bias10Sent_S));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[27] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(detectBias18Change_n_5),
        .Q(Bias9Sent_S));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[28] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(detectBias18Change_n_4),
        .Q(Bias8Sent_S));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[29] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(detectBias14Change_n_2),
        .Q(Bias4Sent_S));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(\FSM_onehot_State_DP[2]_i_1_n_0 ),
        .Q(\FSM_onehot_State_DP_reg_n_0_[2] ));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[30] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(detectBias14Change_n_1),
        .Q(Bias3Sent_S));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[31] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(detectBias18Change_n_3),
        .Q(Bias2Sent_S));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[32] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(detectBias18Change_n_2),
        .Q(Bias1Sent_S));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[33] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(detectBias18Change_n_1),
        .Q(Bias0Sent_S));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[34] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(\FSM_onehot_State_DP[34]_i_1_n_0 ),
        .Q(\FSM_onehot_State_DP_reg_n_0_[34] ));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[35] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(\FSM_onehot_State_DP[35]_i_1_n_0 ),
        .Q(\FSM_onehot_State_DP_reg_n_0_[35] ));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[36] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(\FSM_onehot_State_DP[36]_i_1_n_0 ),
        .Q(\FSM_onehot_State_DP_reg_n_0_[36] ));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[37] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(\FSM_onehot_State_DP[37]_i_1_n_0 ),
        .Q(\FSM_onehot_State_DP_reg_n_0_[37] ));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[38] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(\FSM_onehot_State_DP[38]_i_1_n_0 ),
        .Q(\FSM_onehot_State_DP_reg_n_0_[38] ));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[39] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(\FSM_onehot_State_DP[39]_i_1_n_0 ),
        .Q(\FSM_onehot_State_DP_reg_n_0_[39] ));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(\FSM_onehot_State_DP[3]_i_1_n_0 ),
        .Q(\FSM_onehot_State_DP_reg_n_0_[3] ));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[40] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(\FSM_onehot_State_DP[40]_i_2_n_0 ),
        .Q(\FSM_onehot_State_DP_reg_n_0_[40] ));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(\FSM_onehot_State_DP[4]_i_1_n_0 ),
        .Q(\FSM_onehot_State_DP_reg_n_0_[4] ));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(\FSM_onehot_State_DP[5]_i_1_n_0 ),
        .Q(\FSM_onehot_State_DP_reg_n_0_[5] ));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(detectBias36Change_n_10),
        .Q(Bias36Sent_S));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(detectChipChange_n_2),
        .Q(Bias35Sent_S));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(detectBias34Change_n_2),
        .Q(Bias34Sent_S));
  (* FSM_ENCODED_STATES = "stackandloadbias1:00000000100000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000,stidle:00000000000000000000000000000000000000001,stackandloadbias35:00000000000000000000000000000000010000000,stsendchip:00000000000000000000000000000000000001000,stackandloadbias25:00000000000000000000000000000100000000000,stackandloadbias34:00000000000000000000000000000000100000000,stpreparesendchip:00000000000000000000000000000000000000100,stackandloadbias24:00000000000000000000000000001000000000000,stackandloadbias27:00000000000000000000000000000001000000000,stackandloadbias23:00000000000000000000000000010000000000000,stackandloadbias26:00000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000010,stackandloadbias17:00000000000000000000010000000000000000000,stsendbias:00100000000000000000000000000000000000000,stackandloadbias22:00000000000000000000000000100000000000000,stackandloadbias16:00000000000000000000100000000000000000000,stackandloadbias15:00000000000000000001000000000000000000000,stackandloadbias14:00000000000000000010000000000000000000000,stackandloadbias21:00000000000000000000000001000000000000000,stackandloadbias20:00000000000000000000000010000000000000000,stackandloadbias13:00000000000000000100000000000000000000000,stackandloadbias19:00000000000000000000000100000000000000000,stackandloadbias9:00000000000001000000000000000000000000000,stackandloadbias12:00000000000000001000000000000000000000000,stackandloadbias18:00000000000000000000001000000000000000000,stackandloadbias8:00000000000010000000000000000000000000000,stackandloadbias11:00000000000000010000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000,stackandloadbias10:00000000000000100000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000,stpreparesendbias:00010000000000000000000000000000000000000,stendchip:00000000000000000000000000000000000100000,stsendbiasaddress:00000100000000000000000000000000000000000,stlatchchip:00000000000000000000000000000000000010000,stpreparesendbiasaddress:00000010000000000000000000000000000000000,stdelay:10000000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000,stackandloadbias36:00000000000000000000000000000000001000000,stlatchbiasaddress:00001000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_State_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(waitCyclesCounter_n_41),
        .CLR(SyncSignalSyncFF_S_reg_rep__30[0]),
        .D(detectChipChange_n_1),
        .Q(Bias27Sent_S));
  brd_testAERDVSSM_0_0_ShiftRegister_26 biasAddrSR
       (.D(ShiftReg_DN_0),
        .E(waitCyclesCounter_n_48),
        .\FSM_onehot_State_DP_reg[23] (biasSR_n_5),
        .\FSM_onehot_State_DP_reg[35] (waitCyclesCounter_n_47),
        .LogicClk_CI(LogicClk_CI),
        .Q(BiasAddrSROutput_D),
        .\ShiftReg_DP_reg[0]_0 (biasAddrSR_n_3),
        .\ShiftReg_DP_reg[0]_1 (biasAddrSR_n_4),
        .\ShiftReg_DP_reg[1]_0 (biasAddrSR_n_0),
        .\ShiftReg_DP_reg[2]_0 (biasAddrSR_n_1),
        .\ShiftReg_DP_reg[4]_0 (biasAddrSR_n_2),
        .SyncSignalSyncFF_S_reg_rep__21(SyncSignalSyncFF_S_reg_rep__21[1]),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__30[0]),
        .out({Bias1Sent_S,Bias2Sent_S,Bias3Sent_S,Bias4Sent_S,Bias8Sent_S,Bias9Sent_S,Bias10Sent_S,Bias11Sent_S,Bias12Sent_S,Bias13Sent_S,Bias14Sent_S,Bias15Sent_S,Bias16Sent_S,Bias17Sent_S,Bias18Sent_S,Bias19Sent_S,Bias20Sent_S,Bias21Sent_S,Bias22Sent_S,Bias23Sent_S,Bias24Sent_S,Bias25Sent_S,Bias26Sent_S,Bias27Sent_S,Bias34Sent_S,Bias35Sent_S,Bias36Sent_S}));
  brd_testAERDVSSM_0_0_ShiftRegister__parameterized1 biasSR
       (.AR({SyncSignalSyncFF_S_reg_rep__30[0],SyncSignalSyncFF_S_reg_rep__1}),
        .\BiasConfigReg_D_reg[AEPdBn_D][14] ({\BiasConfigReg_D_reg[AEPdBn_D_n_0_][14] ,\BiasConfigReg_D_reg[AEPdBn_D_n_0_][13] ,\BiasConfigReg_D_reg[AEPdBn_D_n_0_][12] ,\BiasConfigReg_D_reg[AEPdBn_D_n_0_][11] ,\BiasConfigReg_D_reg[AEPdBn_D_n_0_][10] ,\BiasConfigReg_D_reg[AEPdBn_D_n_0_][9] ,\BiasConfigReg_D_reg[AEPdBn_D_n_0_][8] ,\BiasConfigReg_D_reg[AEPdBn_D_n_0_][7] ,\BiasConfigReg_D_reg[AEPdBn_D_n_0_][6] ,\BiasConfigReg_D_reg[AEPdBn_D_n_0_][5] ,\BiasConfigReg_D_reg[AEPdBn_D_n_0_][4] ,\BiasConfigReg_D_reg[AEPdBn_D_n_0_][3] ,\BiasConfigReg_D_reg[AEPdBn_D_n_0_][2] ,\BiasConfigReg_D_reg[AEPdBn_D_n_0_][1] ,\BiasConfigReg_D_reg[AEPdBn_D_n_0_][0] }),
        .\BiasConfigReg_D_reg[AEPuXBp_D][14] ({\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][14] ,\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][13] ,\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][12] ,\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][11] ,\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][10] ,\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][9] ,\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][8] ,\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][7] ,\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][6] ,\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][5] ,\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][4] ,\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][3] ,\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][2] ,\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][1] ,\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][0] }),
        .\BiasConfigReg_D_reg[AEPuYBp_D][14] ({\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][14] ,\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][13] ,\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][12] ,\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][11] ,\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][10] ,\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][9] ,\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][8] ,\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][7] ,\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][6] ,\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][5] ,\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][4] ,\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][3] ,\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][2] ,\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][1] ,\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][0] }),
        .\BiasConfigReg_D_reg[AdcCompBp_D][14] ({\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][14] ,\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][13] ,\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][12] ,\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][11] ,\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][10] ,\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][9] ,\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][8] ,\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][7] ,\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][6] ,\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][5] ,\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][4] ,\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][3] ,\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][2] ,\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][1] ,\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][0] }),
        .\BiasConfigReg_D_reg[AdcRefHigh_D][8] ({\BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][8] ,\BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][7] ,\BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][6] ,\BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][5] ,\BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][4] ,\BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][3] ,\BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][2] ,\BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][1] ,\BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][0] }),
        .\BiasConfigReg_D_reg[AdcRefLow_D][8] ({\BiasConfigReg_D_reg[AdcRefLow_D_n_0_][8] ,\BiasConfigReg_D_reg[AdcRefLow_D_n_0_][7] ,\BiasConfigReg_D_reg[AdcRefLow_D_n_0_][6] ,\BiasConfigReg_D_reg[AdcRefLow_D_n_0_][5] ,\BiasConfigReg_D_reg[AdcRefLow_D_n_0_][4] ,\BiasConfigReg_D_reg[AdcRefLow_D_n_0_][3] ,\BiasConfigReg_D_reg[AdcRefLow_D_n_0_][2] ,\BiasConfigReg_D_reg[AdcRefLow_D_n_0_][1] ,\BiasConfigReg_D_reg[AdcRefLow_D_n_0_][0] }),
        .\BiasConfigReg_D_reg[AdcTestVoltage_D][8] ({\BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][8] ,\BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][7] ,\BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][6] ,\BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][5] ,\BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][4] ,\BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][3] ,\BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][2] ,\BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][1] ,\BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][0] }),
        .\BiasConfigReg_D_reg[ApsCas_D][8] ({\BiasConfigReg_D_reg[ApsCas_D_n_0_][8] ,\BiasConfigReg_D_reg[ApsCas_D_n_0_][7] ,\BiasConfigReg_D_reg[ApsCas_D_n_0_][6] ,\BiasConfigReg_D_reg[ApsCas_D_n_0_][5] ,\BiasConfigReg_D_reg[ApsCas_D_n_0_][4] ,\BiasConfigReg_D_reg[ApsCas_D_n_0_][3] ,\BiasConfigReg_D_reg[ApsCas_D_n_0_][2] ,\BiasConfigReg_D_reg[ApsCas_D_n_0_][1] ,\BiasConfigReg_D_reg[ApsCas_D_n_0_][0] }),
        .\BiasConfigReg_D_reg[ApsOverflowLevel_D][8] ({\BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][8] ,\BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][7] ,\BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][6] ,\BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][5] ,\BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][4] ,\BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][3] ,\BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][2] ,\BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][1] ,\BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][0] }),
        .\BiasConfigReg_D_reg[ApsROSFBn_D][14] ({\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][14] ,\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][13] ,\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][12] ,\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][11] ,\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][10] ,\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][9] ,\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][8] ,\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][7] ,\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][6] ,\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][5] ,\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][4] ,\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][3] ,\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][2] ,\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][1] ,\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][0] }),
        .\BiasConfigReg_D_reg[BiasBuffer_D][14] ({\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][14] ,\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][13] ,\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][12] ,\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][11] ,\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][10] ,\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][9] ,\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][8] ,\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][7] ,\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][6] ,\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][5] ,\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][4] ,\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][3] ,\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][2] ,\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][1] ,\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][0] }),
        .\BiasConfigReg_D_reg[ColSelLowBn_D][14] ({\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][14] ,\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][13] ,\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][12] ,\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][11] ,\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][10] ,\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][9] ,\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][8] ,\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][7] ,\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][6] ,\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][5] ,\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][4] ,\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][3] ,\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][2] ,\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][1] ,\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][0] }),
        .\BiasConfigReg_D_reg[DACBufBp_D][14] ({\BiasConfigReg_D_reg[DACBufBp_D_n_0_][14] ,\BiasConfigReg_D_reg[DACBufBp_D_n_0_][13] ,\BiasConfigReg_D_reg[DACBufBp_D_n_0_][12] ,\BiasConfigReg_D_reg[DACBufBp_D_n_0_][11] ,\BiasConfigReg_D_reg[DACBufBp_D_n_0_][10] ,\BiasConfigReg_D_reg[DACBufBp_D_n_0_][9] ,\BiasConfigReg_D_reg[DACBufBp_D_n_0_][8] ,\BiasConfigReg_D_reg[DACBufBp_D_n_0_][7] ,\BiasConfigReg_D_reg[DACBufBp_D_n_0_][6] ,\BiasConfigReg_D_reg[DACBufBp_D_n_0_][5] ,\BiasConfigReg_D_reg[DACBufBp_D_n_0_][4] ,\BiasConfigReg_D_reg[DACBufBp_D_n_0_][3] ,\BiasConfigReg_D_reg[DACBufBp_D_n_0_][2] ,\BiasConfigReg_D_reg[DACBufBp_D_n_0_][1] ,\BiasConfigReg_D_reg[DACBufBp_D_n_0_][0] }),
        .\BiasConfigReg_D_reg[DiffBn_D][14] ({\BiasConfigReg_D_reg[DiffBn_D_n_0_][14] ,\BiasConfigReg_D_reg[DiffBn_D_n_0_][13] ,\BiasConfigReg_D_reg[DiffBn_D_n_0_][12] ,\BiasConfigReg_D_reg[DiffBn_D_n_0_][11] ,\BiasConfigReg_D_reg[DiffBn_D_n_0_][10] ,\BiasConfigReg_D_reg[DiffBn_D_n_0_][9] ,\BiasConfigReg_D_reg[DiffBn_D_n_0_][8] ,\BiasConfigReg_D_reg[DiffBn_D_n_0_][7] ,\BiasConfigReg_D_reg[DiffBn_D_n_0_][6] ,\BiasConfigReg_D_reg[DiffBn_D_n_0_][5] ,\BiasConfigReg_D_reg[DiffBn_D_n_0_][4] ,\BiasConfigReg_D_reg[DiffBn_D_n_0_][3] ,\BiasConfigReg_D_reg[DiffBn_D_n_0_][2] ,\BiasConfigReg_D_reg[DiffBn_D_n_0_][1] ,\BiasConfigReg_D_reg[DiffBn_D_n_0_][0] }),
        .\BiasConfigReg_D_reg[IFRefrBn_D][14] ({\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][14] ,\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][13] ,\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][12] ,\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][11] ,\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][10] ,\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][9] ,\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][8] ,\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][7] ,\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][6] ,\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][5] ,\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][4] ,\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][3] ,\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][2] ,\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][1] ,\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][0] }),
        .\BiasConfigReg_D_reg[IFThrBn_D][14] ({\BiasConfigReg_D_reg[IFThrBn_D_n_0_][14] ,\BiasConfigReg_D_reg[IFThrBn_D_n_0_][13] ,\BiasConfigReg_D_reg[IFThrBn_D_n_0_][12] ,\BiasConfigReg_D_reg[IFThrBn_D_n_0_][11] ,\BiasConfigReg_D_reg[IFThrBn_D_n_0_][10] ,\BiasConfigReg_D_reg[IFThrBn_D_n_0_][9] ,\BiasConfigReg_D_reg[IFThrBn_D_n_0_][8] ,\BiasConfigReg_D_reg[IFThrBn_D_n_0_][7] ,\BiasConfigReg_D_reg[IFThrBn_D_n_0_][6] ,\BiasConfigReg_D_reg[IFThrBn_D_n_0_][5] ,\BiasConfigReg_D_reg[IFThrBn_D_n_0_][4] ,\BiasConfigReg_D_reg[IFThrBn_D_n_0_][3] ,\BiasConfigReg_D_reg[IFThrBn_D_n_0_][2] ,\BiasConfigReg_D_reg[IFThrBn_D_n_0_][1] ,\BiasConfigReg_D_reg[IFThrBn_D_n_0_][0] }),
        .\BiasConfigReg_D_reg[LcolTimeoutBn_D][14] ({\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][14] ,\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][13] ,\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][12] ,\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][11] ,\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][10] ,\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][9] ,\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][8] ,\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][7] ,\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][6] ,\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][5] ,\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][4] ,\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][3] ,\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][2] ,\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][1] ,\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][0] }),
        .\BiasConfigReg_D_reg[LocalBufBn_D][14] ({\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][14] ,\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][13] ,\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][12] ,\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][11] ,\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][10] ,\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][9] ,\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][8] ,\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][7] ,\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][6] ,\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][5] ,\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][4] ,\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][3] ,\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][2] ,\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][1] ,\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][0] }),
        .\BiasConfigReg_D_reg[OffBn_D][14] ({\BiasConfigReg_D_reg[OffBn_D_n_0_][14] ,\BiasConfigReg_D_reg[OffBn_D_n_0_][13] ,\BiasConfigReg_D_reg[OffBn_D_n_0_][12] ,\BiasConfigReg_D_reg[OffBn_D_n_0_][11] ,\BiasConfigReg_D_reg[OffBn_D_n_0_][10] ,\BiasConfigReg_D_reg[OffBn_D_n_0_][9] ,\BiasConfigReg_D_reg[OffBn_D_n_0_][8] ,\BiasConfigReg_D_reg[OffBn_D_n_0_][7] ,\BiasConfigReg_D_reg[OffBn_D_n_0_][6] ,\BiasConfigReg_D_reg[OffBn_D_n_0_][5] ,\BiasConfigReg_D_reg[OffBn_D_n_0_][4] ,\BiasConfigReg_D_reg[OffBn_D_n_0_][3] ,\BiasConfigReg_D_reg[OffBn_D_n_0_][2] ,\BiasConfigReg_D_reg[OffBn_D_n_0_][1] ,\BiasConfigReg_D_reg[OffBn_D_n_0_][0] }),
        .\BiasConfigReg_D_reg[OnBn_D][14] ({\BiasConfigReg_D_reg[OnBn_D_n_0_][14] ,\BiasConfigReg_D_reg[OnBn_D_n_0_][13] ,\BiasConfigReg_D_reg[OnBn_D_n_0_][12] ,\BiasConfigReg_D_reg[OnBn_D_n_0_][11] ,\BiasConfigReg_D_reg[OnBn_D_n_0_][10] ,\BiasConfigReg_D_reg[OnBn_D_n_0_][9] ,\BiasConfigReg_D_reg[OnBn_D_n_0_][8] ,\BiasConfigReg_D_reg[OnBn_D_n_0_][7] ,\BiasConfigReg_D_reg[OnBn_D_n_0_][6] ,\BiasConfigReg_D_reg[OnBn_D_n_0_][5] ,\BiasConfigReg_D_reg[OnBn_D_n_0_][4] ,\BiasConfigReg_D_reg[OnBn_D_n_0_][3] ,\BiasConfigReg_D_reg[OnBn_D_n_0_][2] ,\BiasConfigReg_D_reg[OnBn_D_n_0_][1] ,\BiasConfigReg_D_reg[OnBn_D_n_0_][0] }),
        .\BiasConfigReg_D_reg[PadFollBn_D][14] ({\BiasConfigReg_D_reg[PadFollBn_D_n_0_][14] ,\BiasConfigReg_D_reg[PadFollBn_D_n_0_][13] ,\BiasConfigReg_D_reg[PadFollBn_D_n_0_][12] ,\BiasConfigReg_D_reg[PadFollBn_D_n_0_][11] ,\BiasConfigReg_D_reg[PadFollBn_D_n_0_][10] ,\BiasConfigReg_D_reg[PadFollBn_D_n_0_][9] ,\BiasConfigReg_D_reg[PadFollBn_D_n_0_][8] ,\BiasConfigReg_D_reg[PadFollBn_D_n_0_][7] ,\BiasConfigReg_D_reg[PadFollBn_D_n_0_][6] ,\BiasConfigReg_D_reg[PadFollBn_D_n_0_][5] ,\BiasConfigReg_D_reg[PadFollBn_D_n_0_][4] ,\BiasConfigReg_D_reg[PadFollBn_D_n_0_][3] ,\BiasConfigReg_D_reg[PadFollBn_D_n_0_][2] ,\BiasConfigReg_D_reg[PadFollBn_D_n_0_][1] ,\BiasConfigReg_D_reg[PadFollBn_D_n_0_][0] }),
        .\BiasConfigReg_D_reg[PixInvBn_D][14] ({\BiasConfigReg_D_reg[PixInvBn_D_n_0_][14] ,\BiasConfigReg_D_reg[PixInvBn_D_n_0_][13] ,\BiasConfigReg_D_reg[PixInvBn_D_n_0_][12] ,\BiasConfigReg_D_reg[PixInvBn_D_n_0_][11] ,\BiasConfigReg_D_reg[PixInvBn_D_n_0_][10] ,\BiasConfigReg_D_reg[PixInvBn_D_n_0_][9] ,\BiasConfigReg_D_reg[PixInvBn_D_n_0_][8] ,\BiasConfigReg_D_reg[PixInvBn_D_n_0_][7] ,\BiasConfigReg_D_reg[PixInvBn_D_n_0_][6] ,\BiasConfigReg_D_reg[PixInvBn_D_n_0_][5] ,\BiasConfigReg_D_reg[PixInvBn_D_n_0_][4] ,\BiasConfigReg_D_reg[PixInvBn_D_n_0_][3] ,\BiasConfigReg_D_reg[PixInvBn_D_n_0_][2] ,\BiasConfigReg_D_reg[PixInvBn_D_n_0_][1] ,\BiasConfigReg_D_reg[PixInvBn_D_n_0_][0] }),
        .\BiasConfigReg_D_reg[PrBp_D][14] ({\BiasConfigReg_D_reg[PrBp_D_n_0_][14] ,\BiasConfigReg_D_reg[PrBp_D_n_0_][13] ,\BiasConfigReg_D_reg[PrBp_D_n_0_][12] ,\BiasConfigReg_D_reg[PrBp_D_n_0_][11] ,\BiasConfigReg_D_reg[PrBp_D_n_0_][10] ,\BiasConfigReg_D_reg[PrBp_D_n_0_][9] ,\BiasConfigReg_D_reg[PrBp_D_n_0_][8] ,\BiasConfigReg_D_reg[PrBp_D_n_0_][7] ,\BiasConfigReg_D_reg[PrBp_D_n_0_][6] ,\BiasConfigReg_D_reg[PrBp_D_n_0_][5] ,\BiasConfigReg_D_reg[PrBp_D_n_0_][4] ,\BiasConfigReg_D_reg[PrBp_D_n_0_][3] ,\BiasConfigReg_D_reg[PrBp_D_n_0_][2] ,\BiasConfigReg_D_reg[PrBp_D_n_0_][1] ,\BiasConfigReg_D_reg[PrBp_D_n_0_][0] }),
        .\BiasConfigReg_D_reg[PrSFBp_D][14] ({\BiasConfigReg_D_reg[PrSFBp_D_n_0_][14] ,\BiasConfigReg_D_reg[PrSFBp_D_n_0_][13] ,\BiasConfigReg_D_reg[PrSFBp_D_n_0_][12] ,\BiasConfigReg_D_reg[PrSFBp_D_n_0_][11] ,\BiasConfigReg_D_reg[PrSFBp_D_n_0_][10] ,\BiasConfigReg_D_reg[PrSFBp_D_n_0_][9] ,\BiasConfigReg_D_reg[PrSFBp_D_n_0_][8] ,\BiasConfigReg_D_reg[PrSFBp_D_n_0_][7] ,\BiasConfigReg_D_reg[PrSFBp_D_n_0_][6] ,\BiasConfigReg_D_reg[PrSFBp_D_n_0_][5] ,\BiasConfigReg_D_reg[PrSFBp_D_n_0_][4] ,\BiasConfigReg_D_reg[PrSFBp_D_n_0_][3] ,\BiasConfigReg_D_reg[PrSFBp_D_n_0_][2] ,\BiasConfigReg_D_reg[PrSFBp_D_n_0_][1] ,\BiasConfigReg_D_reg[PrSFBp_D_n_0_][0] }),
        .\BiasConfigReg_D_reg[ReadoutBufBp_D][14] ({\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][14] ,\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][13] ,\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][12] ,\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][11] ,\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][10] ,\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][9] ,\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][8] ,\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][7] ,\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][6] ,\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][5] ,\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][4] ,\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][3] ,\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][2] ,\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][1] ,\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][0] }),
        .\BiasConfigReg_D_reg[RefrBp_D][14] ({\BiasConfigReg_D_reg[RefrBp_D_n_0_][14] ,\BiasConfigReg_D_reg[RefrBp_D_n_0_][13] ,\BiasConfigReg_D_reg[RefrBp_D_n_0_][12] ,\BiasConfigReg_D_reg[RefrBp_D_n_0_][11] ,\BiasConfigReg_D_reg[RefrBp_D_n_0_][10] ,\BiasConfigReg_D_reg[RefrBp_D_n_0_][9] ,\BiasConfigReg_D_reg[RefrBp_D_n_0_][8] ,\BiasConfigReg_D_reg[RefrBp_D_n_0_][7] ,\BiasConfigReg_D_reg[RefrBp_D_n_0_][6] ,\BiasConfigReg_D_reg[RefrBp_D_n_0_][5] ,\BiasConfigReg_D_reg[RefrBp_D_n_0_][4] ,\BiasConfigReg_D_reg[RefrBp_D_n_0_][3] ,\BiasConfigReg_D_reg[RefrBp_D_n_0_][2] ,\BiasConfigReg_D_reg[RefrBp_D_n_0_][1] ,\BiasConfigReg_D_reg[RefrBp_D_n_0_][0] }),
        .\BiasConfigReg_D_reg[SSP_D][15] ({\BiasConfigReg_D_reg[SSP_D_n_0_][15] ,\BiasConfigReg_D_reg[SSP_D_n_0_][14] ,\BiasConfigReg_D_reg[SSP_D_n_0_][13] ,\BiasConfigReg_D_reg[SSP_D_n_0_][12] ,\BiasConfigReg_D_reg[SSP_D_n_0_][11] ,\BiasConfigReg_D_reg[SSP_D_n_0_][10] ,\BiasConfigReg_D_reg[SSP_D_n_0_][9] ,\BiasConfigReg_D_reg[SSP_D_n_0_][8] ,\BiasConfigReg_D_reg[SSP_D_n_0_][7] ,\BiasConfigReg_D_reg[SSP_D_n_0_][6] ,\BiasConfigReg_D_reg[SSP_D_n_0_][5] ,\BiasConfigReg_D_reg[SSP_D_n_0_][4] ,\BiasConfigReg_D_reg[SSP_D_n_0_][3] ,\BiasConfigReg_D_reg[SSP_D_n_0_][2] ,\BiasConfigReg_D_reg[SSP_D_n_0_][1] ,\BiasConfigReg_D_reg[SSP_D_n_0_][0] }),
        .ChipBiasBitIn_DO_reg(BiasSROutput_D),
        .D(ShiftReg_DN),
        .E(waitCyclesCounter_n_51),
        .\FSM_onehot_State_DP_reg[38] (waitCyclesCounter_n_50),
        .\FSM_onehot_State_DP_reg[5] (biasSR_n_2),
        .\FSM_onehot_State_DP_reg[5]_0 (biasSR_n_4),
        .LogicClk_CI(LogicClk_CI),
        .Q({\BiasConfigReg_D_reg[SSN_D_n_0_][15] ,\BiasConfigReg_D_reg[SSN_D_n_0_][14] ,\BiasConfigReg_D_reg[SSN_D_n_0_][13] ,\BiasConfigReg_D_reg[SSN_D_n_0_][12] ,\BiasConfigReg_D_reg[SSN_D_n_0_][11] ,\BiasConfigReg_D_reg[SSN_D_n_0_][10] ,\BiasConfigReg_D_reg[SSN_D_n_0_][9] ,\BiasConfigReg_D_reg[SSN_D_n_0_][8] ,\BiasConfigReg_D_reg[SSN_D_n_0_][7] ,\BiasConfigReg_D_reg[SSN_D_n_0_][6] ,\BiasConfigReg_D_reg[SSN_D_n_0_][5] ,\BiasConfigReg_D_reg[SSN_D_n_0_][4] ,\BiasConfigReg_D_reg[SSN_D_n_0_][3] ,\BiasConfigReg_D_reg[SSN_D_n_0_][2] ,\BiasConfigReg_D_reg[SSN_D_n_0_][1] ,\BiasConfigReg_D_reg[SSN_D_n_0_][0] }),
        .\ShiftReg_DP_reg[0]_0 (biasSR_n_6),
        .\ShiftReg_DP_reg[0]_1 (biasSR_n_7),
        .\ShiftReg_DP_reg[0]_2 (biasSR_n_8),
        .\ShiftReg_DP_reg[0]_3 (biasSR_n_9),
        .\ShiftReg_DP_reg[3]_0 (biasSR_n_5),
        .\ShiftReg_DP_reg[7]_0 (biasSR_n_0),
        .\ShiftReg_DP_reg[7]_1 (biasSR_n_1),
        .\ShiftReg_DP_reg[7]_2 (biasSR_n_3),
        .out({Bias0Sent_S,Bias1Sent_S,Bias2Sent_S,Bias3Sent_S,Bias4Sent_S,Bias8Sent_S,Bias9Sent_S,Bias10Sent_S,Bias11Sent_S,Bias12Sent_S,Bias13Sent_S,Bias14Sent_S,Bias15Sent_S,Bias16Sent_S,Bias17Sent_S,Bias18Sent_S,Bias19Sent_S,Bias20Sent_S,Bias21Sent_S,Bias22Sent_S,Bias23Sent_S,Bias24Sent_S,Bias25Sent_S,Bias26Sent_S,Bias27Sent_S,Bias34Sent_S,Bias35Sent_S,Bias36Sent_S}));
  brd_testAERDVSSM_0_0_ShiftRegister__parameterized2 chipSR
       (.ChipBiasBitInReg_D(ChipBiasBitInReg_D),
        .D({ShiftReg_DN_1[55:40],ShiftReg_DN_1[24:20],ShiftReg_DN_1[18:0]}),
        .E(waitCyclesCounter_n_52),
        .\FSM_onehot_State_DP_reg[3] (waitCyclesCounter_n_40),
        .LogicClk_CI(LogicClk_CI),
        .Q(BiasAddrSROutput_D),
        .\ShiftReg_DP_reg[15]_0 (BiasSROutput_D),
        .\ShiftReg_DP_reg[55]_0 ({chipSR_n_1,chipSR_n_2,chipSR_n_3,chipSR_n_4,chipSR_n_5,chipSR_n_6,chipSR_n_7,chipSR_n_8,chipSR_n_9,chipSR_n_10,chipSR_n_11,chipSR_n_12,chipSR_n_13,chipSR_n_14,chipSR_n_15,chipSR_n_16,chipSR_n_17,chipSR_n_18,chipSR_n_19,chipSR_n_20,chipSR_n_21,chipSR_n_22,chipSR_n_23,chipSR_n_24,chipSR_n_25,chipSR_n_26,chipSR_n_27,chipSR_n_28,chipSR_n_29,chipSR_n_30,chipSR_n_31,chipSR_n_32,chipSR_n_33,chipSR_n_34,chipSR_n_35,chipSR_n_36,chipSR_n_37,chipSR_n_38,chipSR_n_39}),
        .SyncSignalSyncFF_S_reg_rep__21(SyncSignalSyncFF_S_reg_rep__21[1]),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__30[0]),
        .out({\FSM_onehot_State_DP_reg_n_0_[38] ,\FSM_onehot_State_DP_reg_n_0_[35] ,\FSM_onehot_State_DP_reg_n_0_[3] }));
  brd_testAERDVSSM_0_0_ChangeDetector__parameterized0 detectBias0Change
       (.Bias0Changed_S(Bias0Changed_S),
        .LogicClk_CI(LogicClk_CI),
        .Q({\BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][8] ,\BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][7] ,\BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][6] ,\BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][5] ,\BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][4] ,\BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][3] ,\BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][2] ,\BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][1] ,\BiasConfigReg_D_reg[ApsOverflowLevel_D_n_0_][0] }),
        .SyncReset_RO(SyncReset_RO),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__30[0]),
        .out(Bias0Sent_S));
  brd_testAERDVSSM_0_0_ChangeDetector_27 detectBias10Change
       (.AR(AR[0]),
        .Bias10Changed_S(Bias10Changed_S),
        .Bias13Changed_S(Bias13Changed_S),
        .Bias14Changed_S(Bias14Changed_S),
        .Bias4Changed_S(Bias4Changed_S),
        .Bias8Changed_S(Bias8Changed_S),
        .Bias9Changed_S(Bias9Changed_S),
        .D(detectBias10Change_n_1),
        .\FSM_onehot_State_DP_reg[0] (detectChipChange_n_4),
        .\FSM_onehot_State_DP_reg[30] (detectBias10Change_n_2),
        .LogicClk_CI(LogicClk_CI),
        .Memory_SP_reg(detectBias11Change_n_1),
        .Memory_SP_reg_0(detectBias36Change_n_11),
        .Q({\BiasConfigReg_D_reg[DiffBn_D_n_0_][14] ,\BiasConfigReg_D_reg[DiffBn_D_n_0_][13] ,\BiasConfigReg_D_reg[DiffBn_D_n_0_][12] ,\BiasConfigReg_D_reg[DiffBn_D_n_0_][11] ,\BiasConfigReg_D_reg[DiffBn_D_n_0_][10] ,\BiasConfigReg_D_reg[DiffBn_D_n_0_][9] ,\BiasConfigReg_D_reg[DiffBn_D_n_0_][8] ,\BiasConfigReg_D_reg[DiffBn_D_n_0_][7] ,\BiasConfigReg_D_reg[DiffBn_D_n_0_][6] ,\BiasConfigReg_D_reg[DiffBn_D_n_0_][5] ,\BiasConfigReg_D_reg[DiffBn_D_n_0_][4] ,\BiasConfigReg_D_reg[DiffBn_D_n_0_][3] ,\BiasConfigReg_D_reg[DiffBn_D_n_0_][2] ,\BiasConfigReg_D_reg[DiffBn_D_n_0_][1] ,\BiasConfigReg_D_reg[DiffBn_D_n_0_][0] }),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__30[0]),
        .out(Bias10Sent_S));
  brd_testAERDVSSM_0_0_ChangeDetector_28 detectBias11Change
       (.AR(AR[0]),
        .Bias11Changed_S(Bias11Changed_S),
        .Bias12Changed_S(Bias12Changed_S),
        .\FSM_onehot_State_DP_reg[26] (detectBias11Change_n_1),
        .LogicClk_CI(LogicClk_CI),
        .Q({\BiasConfigReg_D_reg[OnBn_D_n_0_][14] ,\BiasConfigReg_D_reg[OnBn_D_n_0_][13] ,\BiasConfigReg_D_reg[OnBn_D_n_0_][12] ,\BiasConfigReg_D_reg[OnBn_D_n_0_][11] ,\BiasConfigReg_D_reg[OnBn_D_n_0_][10] ,\BiasConfigReg_D_reg[OnBn_D_n_0_][9] ,\BiasConfigReg_D_reg[OnBn_D_n_0_][8] ,\BiasConfigReg_D_reg[OnBn_D_n_0_][7] ,\BiasConfigReg_D_reg[OnBn_D_n_0_][6] ,\BiasConfigReg_D_reg[OnBn_D_n_0_][5] ,\BiasConfigReg_D_reg[OnBn_D_n_0_][4] ,\BiasConfigReg_D_reg[OnBn_D_n_0_][3] ,\BiasConfigReg_D_reg[OnBn_D_n_0_][2] ,\BiasConfigReg_D_reg[OnBn_D_n_0_][1] ,\BiasConfigReg_D_reg[OnBn_D_n_0_][0] }),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__30[0]),
        .out(Bias11Sent_S));
  brd_testAERDVSSM_0_0_ChangeDetector_29 detectBias12Change
       (.AR(AR[0]),
        .Bias11Changed_S(Bias11Changed_S),
        .Bias12Changed_S(Bias12Changed_S),
        .Bias2Changed_S(Bias2Changed_S),
        .Bias35Changed_S(Bias35Changed_S),
        .Bias36Changed_S(Bias36Changed_S),
        .Bias3Changed_S(Bias3Changed_S),
        .Bias4Changed_S(Bias4Changed_S),
        .Bias8Changed_S(Bias8Changed_S),
        .ChipChanged_S(ChipChanged_S),
        .\FSM_onehot_State_DP_reg[27] (detectBias12Change_n_3),
        .\FSM_onehot_State_DP_reg[28] (detectBias12Change_n_2),
        .\FSM_onehot_State_DP_reg[32] (detectBias12Change_n_1),
        .LogicClk_CI(LogicClk_CI),
        .Q({\BiasConfigReg_D_reg[OffBn_D_n_0_][14] ,\BiasConfigReg_D_reg[OffBn_D_n_0_][13] ,\BiasConfigReg_D_reg[OffBn_D_n_0_][12] ,\BiasConfigReg_D_reg[OffBn_D_n_0_][11] ,\BiasConfigReg_D_reg[OffBn_D_n_0_][10] ,\BiasConfigReg_D_reg[OffBn_D_n_0_][9] ,\BiasConfigReg_D_reg[OffBn_D_n_0_][8] ,\BiasConfigReg_D_reg[OffBn_D_n_0_][7] ,\BiasConfigReg_D_reg[OffBn_D_n_0_][6] ,\BiasConfigReg_D_reg[OffBn_D_n_0_][5] ,\BiasConfigReg_D_reg[OffBn_D_n_0_][4] ,\BiasConfigReg_D_reg[OffBn_D_n_0_][3] ,\BiasConfigReg_D_reg[OffBn_D_n_0_][2] ,\BiasConfigReg_D_reg[OffBn_D_n_0_][1] ,\BiasConfigReg_D_reg[OffBn_D_n_0_][0] }),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__30[0]),
        .out({Bias12Sent_S,\FSM_onehot_State_DP_reg_n_0_[0] }));
  brd_testAERDVSSM_0_0_ChangeDetector_30 detectBias13Change
       (.AR(AR[0]),
        .Bias13Changed_S(Bias13Changed_S),
        .LogicClk_CI(LogicClk_CI),
        .Q({\BiasConfigReg_D_reg[PixInvBn_D_n_0_][14] ,\BiasConfigReg_D_reg[PixInvBn_D_n_0_][13] ,\BiasConfigReg_D_reg[PixInvBn_D_n_0_][12] ,\BiasConfigReg_D_reg[PixInvBn_D_n_0_][11] ,\BiasConfigReg_D_reg[PixInvBn_D_n_0_][10] ,\BiasConfigReg_D_reg[PixInvBn_D_n_0_][9] ,\BiasConfigReg_D_reg[PixInvBn_D_n_0_][8] ,\BiasConfigReg_D_reg[PixInvBn_D_n_0_][7] ,\BiasConfigReg_D_reg[PixInvBn_D_n_0_][6] ,\BiasConfigReg_D_reg[PixInvBn_D_n_0_][5] ,\BiasConfigReg_D_reg[PixInvBn_D_n_0_][4] ,\BiasConfigReg_D_reg[PixInvBn_D_n_0_][3] ,\BiasConfigReg_D_reg[PixInvBn_D_n_0_][2] ,\BiasConfigReg_D_reg[PixInvBn_D_n_0_][1] ,\BiasConfigReg_D_reg[PixInvBn_D_n_0_][0] }),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__30[0]),
        .out(Bias13Sent_S));
  brd_testAERDVSSM_0_0_ChangeDetector_31 detectBias14Change
       (.AR(AR),
        .Bias10Changed_S(Bias10Changed_S),
        .Bias11Changed_S(Bias11Changed_S),
        .Bias12Changed_S(Bias12Changed_S),
        .Bias13Changed_S(Bias13Changed_S),
        .Bias14Changed_S(Bias14Changed_S),
        .Bias15Changed_S(Bias15Changed_S),
        .Bias16Changed_S(Bias16Changed_S),
        .Bias3Changed_S(Bias3Changed_S),
        .Bias4Changed_S(Bias4Changed_S),
        .Bias8Changed_S(Bias8Changed_S),
        .Bias9Changed_S(Bias9Changed_S),
        .ChipChanged_S(ChipChanged_S),
        .D({detectBias14Change_n_1,detectBias14Change_n_2}),
        .\FSM_onehot_State_DP_reg[33] (detectBias14Change_n_3),
        .LogicClk_CI(LogicClk_CI),
        .Memory_SP_reg(detectBias36Change_n_11),
        .Memory_SP_reg_0(detectBias12Change_n_3),
        .Memory_SP_reg_1(detectBias10Change_n_2),
        .Q({\BiasConfigReg_D_reg[PrBp_D_n_0_][14] ,\BiasConfigReg_D_reg[PrBp_D_n_0_][13] ,\BiasConfigReg_D_reg[PrBp_D_n_0_][12] ,\BiasConfigReg_D_reg[PrBp_D_n_0_][11] ,\BiasConfigReg_D_reg[PrBp_D_n_0_][10] ,\BiasConfigReg_D_reg[PrBp_D_n_0_][9] ,\BiasConfigReg_D_reg[PrBp_D_n_0_][8] ,\BiasConfigReg_D_reg[PrBp_D_n_0_][7] ,\BiasConfigReg_D_reg[PrBp_D_n_0_][6] ,\BiasConfigReg_D_reg[PrBp_D_n_0_][5] ,\BiasConfigReg_D_reg[PrBp_D_n_0_][4] ,\BiasConfigReg_D_reg[PrBp_D_n_0_][3] ,\BiasConfigReg_D_reg[PrBp_D_n_0_][2] ,\BiasConfigReg_D_reg[PrBp_D_n_0_][1] ,\BiasConfigReg_D_reg[PrBp_D_n_0_][0] }),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__30[0]),
        .out({Bias14Sent_S,\FSM_onehot_State_DP_reg_n_0_[0] }));
  brd_testAERDVSSM_0_0_ChangeDetector_32 detectBias15Change
       (.AR(AR[1]),
        .Bias15Changed_S(Bias15Changed_S),
        .LogicClk_CI(LogicClk_CI),
        .Q({\BiasConfigReg_D_reg[PrSFBp_D_n_0_][14] ,\BiasConfigReg_D_reg[PrSFBp_D_n_0_][13] ,\BiasConfigReg_D_reg[PrSFBp_D_n_0_][12] ,\BiasConfigReg_D_reg[PrSFBp_D_n_0_][11] ,\BiasConfigReg_D_reg[PrSFBp_D_n_0_][10] ,\BiasConfigReg_D_reg[PrSFBp_D_n_0_][9] ,\BiasConfigReg_D_reg[PrSFBp_D_n_0_][8] ,\BiasConfigReg_D_reg[PrSFBp_D_n_0_][7] ,\BiasConfigReg_D_reg[PrSFBp_D_n_0_][6] ,\BiasConfigReg_D_reg[PrSFBp_D_n_0_][5] ,\BiasConfigReg_D_reg[PrSFBp_D_n_0_][4] ,\BiasConfigReg_D_reg[PrSFBp_D_n_0_][3] ,\BiasConfigReg_D_reg[PrSFBp_D_n_0_][2] ,\BiasConfigReg_D_reg[PrSFBp_D_n_0_][1] ,\BiasConfigReg_D_reg[PrSFBp_D_n_0_][0] }),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__30[0]),
        .out(Bias15Sent_S));
  brd_testAERDVSSM_0_0_ChangeDetector_33 detectBias16Change
       (.AR(AR[1]),
        .Bias16Changed_S(Bias16Changed_S),
        .LogicClk_CI(LogicClk_CI),
        .Q({\BiasConfigReg_D_reg[RefrBp_D_n_0_][14] ,\BiasConfigReg_D_reg[RefrBp_D_n_0_][13] ,\BiasConfigReg_D_reg[RefrBp_D_n_0_][12] ,\BiasConfigReg_D_reg[RefrBp_D_n_0_][11] ,\BiasConfigReg_D_reg[RefrBp_D_n_0_][10] ,\BiasConfigReg_D_reg[RefrBp_D_n_0_][9] ,\BiasConfigReg_D_reg[RefrBp_D_n_0_][8] ,\BiasConfigReg_D_reg[RefrBp_D_n_0_][7] ,\BiasConfigReg_D_reg[RefrBp_D_n_0_][6] ,\BiasConfigReg_D_reg[RefrBp_D_n_0_][5] ,\BiasConfigReg_D_reg[RefrBp_D_n_0_][4] ,\BiasConfigReg_D_reg[RefrBp_D_n_0_][3] ,\BiasConfigReg_D_reg[RefrBp_D_n_0_][2] ,\BiasConfigReg_D_reg[RefrBp_D_n_0_][1] ,\BiasConfigReg_D_reg[RefrBp_D_n_0_][0] }),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__30[0]),
        .out(Bias16Sent_S));
  brd_testAERDVSSM_0_0_ChangeDetector_34 detectBias17Change
       (.AR(AR[1]),
        .Bias11Changed_S(Bias11Changed_S),
        .Bias17Changed_S(Bias17Changed_S),
        .Bias18Changed_S(Bias18Changed_S),
        .Bias19Changed_S(Bias19Changed_S),
        .Bias1Changed_S(Bias1Changed_S),
        .Bias21Changed_S(Bias21Changed_S),
        .Bias22Changed_S(Bias22Changed_S),
        .Bias27Changed_S(Bias27Changed_S),
        .Bias2Changed_S(Bias2Changed_S),
        .Bias3Changed_S(Bias3Changed_S),
        .\FSM_onehot_State_DP_reg[0] (detectBias17Change_n_1),
        .\FSM_onehot_State_DP_reg[23] (detectBias17Change_n_2),
        .LogicClk_CI(LogicClk_CI),
        .Memory_SP_reg(detectBias36Change_n_12),
        .Memory_SP_reg_0(detectBias14Change_n_3),
        .Memory_SP_reg_1(detectBias10Change_n_2),
        .Memory_SP_reg_2(detectBias26Change_n_5),
        .Q({\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][14] ,\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][13] ,\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][12] ,\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][11] ,\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][10] ,\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][9] ,\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][8] ,\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][7] ,\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][6] ,\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][5] ,\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][4] ,\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][3] ,\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][2] ,\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][1] ,\BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][0] }),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__30[0]),
        .out({Bias17Sent_S,ChipSent_S,\FSM_onehot_State_DP_reg_n_0_[0] }));
  brd_testAERDVSSM_0_0_ChangeDetector_35 detectBias18Change
       (.AR(AR[1]),
        .Bias10Changed_S(Bias10Changed_S),
        .Bias12Changed_S(Bias12Changed_S),
        .Bias17Changed_S(Bias17Changed_S),
        .Bias18Changed_S(Bias18Changed_S),
        .Bias19Changed_S(Bias19Changed_S),
        .Bias1Changed_S(Bias1Changed_S),
        .Bias20Changed_S(Bias20Changed_S),
        .Bias21Changed_S(Bias21Changed_S),
        .Bias22Changed_S(Bias22Changed_S),
        .Bias23Changed_S(Bias23Changed_S),
        .Bias24Changed_S(Bias24Changed_S),
        .Bias2Changed_S(Bias2Changed_S),
        .Bias35Changed_S(Bias35Changed_S),
        .Bias36Changed_S(Bias36Changed_S),
        .Bias8Changed_S(Bias8Changed_S),
        .Bias9Changed_S(Bias9Changed_S),
        .ChipChanged_S(ChipChanged_S),
        .D({detectBias18Change_n_1,detectBias18Change_n_2,detectBias18Change_n_3,detectBias18Change_n_4,detectBias18Change_n_5,detectBias18Change_n_6}),
        .\FSM_onehot_State_DP_reg[0] (detectChipChange_n_4),
        .\FSM_onehot_State_DP_reg[22] (detectBias18Change_n_7),
        .LogicClk_CI(LogicClk_CI),
        .Memory_SP_reg(detectBias12Change_n_3),
        .Memory_SP_reg_0(detectBias12Change_n_2),
        .Memory_SP_reg_1(detectBias35Change_n_1),
        .Memory_SP_reg_2(detectBias35Change_n_2),
        .Memory_SP_reg_3(detectBias9Change_n_1),
        .Memory_SP_reg_4(detectBias12Change_n_1),
        .Memory_SP_reg_5(detectBias26Change_n_4),
        .Memory_SP_reg_6(detectBias14Change_n_3),
        .Q({\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][14] ,\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][13] ,\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][12] ,\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][11] ,\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][10] ,\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][9] ,\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][8] ,\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][7] ,\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][6] ,\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][5] ,\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][4] ,\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][3] ,\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][2] ,\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][1] ,\BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][0] }),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__30[0]),
        .out({Bias18Sent_S,\FSM_onehot_State_DP_reg_n_0_[0] }));
  brd_testAERDVSSM_0_0_ChangeDetector_36 detectBias19Change
       (.AR(AR[1]),
        .Bias13Changed_S(Bias13Changed_S),
        .Bias14Changed_S(Bias14Changed_S),
        .Bias19Changed_S(Bias19Changed_S),
        .Bias20Changed_S(Bias20Changed_S),
        .\FSM_onehot_State_DP_reg[23] (detectBias19Change_n_1),
        .LogicClk_CI(LogicClk_CI),
        .Memory_SP_reg(detectBias17Change_n_2),
        .Memory_SP_reg_0(detectBias35Change_n_2),
        .Q({\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][14] ,\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][13] ,\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][12] ,\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][11] ,\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][10] ,\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][9] ,\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][8] ,\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][7] ,\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][6] ,\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][5] ,\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][4] ,\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][3] ,\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][2] ,\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][1] ,\BiasConfigReg_D_reg[AdcCompBp_D_n_0_][0] }),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__30[0]),
        .out(Bias19Sent_S));
  brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_37 detectBias1Change
       (.AR(AR[0]),
        .Bias1Changed_S(Bias1Changed_S),
        .LogicClk_CI(LogicClk_CI),
        .Q({\BiasConfigReg_D_reg[ApsCas_D_n_0_][8] ,\BiasConfigReg_D_reg[ApsCas_D_n_0_][7] ,\BiasConfigReg_D_reg[ApsCas_D_n_0_][6] ,\BiasConfigReg_D_reg[ApsCas_D_n_0_][5] ,\BiasConfigReg_D_reg[ApsCas_D_n_0_][4] ,\BiasConfigReg_D_reg[ApsCas_D_n_0_][3] ,\BiasConfigReg_D_reg[ApsCas_D_n_0_][2] ,\BiasConfigReg_D_reg[ApsCas_D_n_0_][1] ,\BiasConfigReg_D_reg[ApsCas_D_n_0_][0] }),
        .SyncReset_RO(SyncReset_RO),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__30[0]),
        .out(Bias1Sent_S));
  brd_testAERDVSSM_0_0_ChangeDetector_38 detectBias20Change
       (.AR(AR[1]),
        .Bias19Changed_S(Bias19Changed_S),
        .Bias20Changed_S(Bias20Changed_S),
        .ChipChanged_S(ChipChanged_S),
        .\FSM_onehot_State_DP_reg[18] (detectBias20Change_n_1),
        .LogicClk_CI(LogicClk_CI),
        .Q({\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][14] ,\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][13] ,\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][12] ,\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][11] ,\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][10] ,\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][9] ,\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][8] ,\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][7] ,\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][6] ,\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][5] ,\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][4] ,\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][3] ,\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][2] ,\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][1] ,\BiasConfigReg_D_reg[ColSelLowBn_D_n_0_][0] }),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__30[0]),
        .out({Bias20Sent_S,\FSM_onehot_State_DP_reg_n_0_[0] }));
  brd_testAERDVSSM_0_0_ChangeDetector_39 detectBias21Change
       (.AR(AR[1]),
        .Bias21Changed_S(Bias21Changed_S),
        .LogicClk_CI(LogicClk_CI),
        .Q({\BiasConfigReg_D_reg[DACBufBp_D_n_0_][14] ,\BiasConfigReg_D_reg[DACBufBp_D_n_0_][13] ,\BiasConfigReg_D_reg[DACBufBp_D_n_0_][12] ,\BiasConfigReg_D_reg[DACBufBp_D_n_0_][11] ,\BiasConfigReg_D_reg[DACBufBp_D_n_0_][10] ,\BiasConfigReg_D_reg[DACBufBp_D_n_0_][9] ,\BiasConfigReg_D_reg[DACBufBp_D_n_0_][8] ,\BiasConfigReg_D_reg[DACBufBp_D_n_0_][7] ,\BiasConfigReg_D_reg[DACBufBp_D_n_0_][6] ,\BiasConfigReg_D_reg[DACBufBp_D_n_0_][5] ,\BiasConfigReg_D_reg[DACBufBp_D_n_0_][4] ,\BiasConfigReg_D_reg[DACBufBp_D_n_0_][3] ,\BiasConfigReg_D_reg[DACBufBp_D_n_0_][2] ,\BiasConfigReg_D_reg[DACBufBp_D_n_0_][1] ,\BiasConfigReg_D_reg[DACBufBp_D_n_0_][0] }),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__30[0]),
        .out(Bias21Sent_S));
  brd_testAERDVSSM_0_0_ChangeDetector_40 detectBias22Change
       (.AR(AR[1]),
        .Bias18Changed_S(Bias18Changed_S),
        .Bias19Changed_S(Bias19Changed_S),
        .Bias20Changed_S(Bias20Changed_S),
        .Bias21Changed_S(Bias21Changed_S),
        .Bias22Changed_S(Bias22Changed_S),
        .Bias23Changed_S(Bias23Changed_S),
        .Bias24Changed_S(Bias24Changed_S),
        .Bias35Changed_S(Bias35Changed_S),
        .Bias36Changed_S(Bias36Changed_S),
        .D(detectBias22Change_n_1),
        .\FSM_onehot_State_DP_reg[25] (detectBias22Change_n_2),
        .LogicClk_CI(LogicClk_CI),
        .Memory_SP_reg(detectBias20Change_n_1),
        .Memory_SP_reg_0(detectBias26Change_n_4),
        .Q({\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][14] ,\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][13] ,\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][12] ,\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][11] ,\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][10] ,\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][9] ,\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][8] ,\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][7] ,\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][6] ,\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][5] ,\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][4] ,\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][3] ,\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][2] ,\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][1] ,\BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][0] }),
        .SyncSignalSyncFF_S_reg_rep__28(SyncSignalSyncFF_S_reg_rep__28),
        .SyncSignalSyncFF_S_reg_rep__30(SyncSignalSyncFF_S_reg_rep__30[1]),
        .out(Bias22Sent_S));
  brd_testAERDVSSM_0_0_ChangeDetector_41 detectBias23Change
       (.Bias23Changed_S(Bias23Changed_S),
        .LogicClk_CI(LogicClk_CI),
        .Q({\BiasConfigReg_D_reg[AEPdBn_D_n_0_][14] ,\BiasConfigReg_D_reg[AEPdBn_D_n_0_][13] ,\BiasConfigReg_D_reg[AEPdBn_D_n_0_][12] ,\BiasConfigReg_D_reg[AEPdBn_D_n_0_][11] ,\BiasConfigReg_D_reg[AEPdBn_D_n_0_][10] ,\BiasConfigReg_D_reg[AEPdBn_D_n_0_][9] ,\BiasConfigReg_D_reg[AEPdBn_D_n_0_][8] ,\BiasConfigReg_D_reg[AEPdBn_D_n_0_][7] ,\BiasConfigReg_D_reg[AEPdBn_D_n_0_][6] ,\BiasConfigReg_D_reg[AEPdBn_D_n_0_][5] ,\BiasConfigReg_D_reg[AEPdBn_D_n_0_][4] ,\BiasConfigReg_D_reg[AEPdBn_D_n_0_][3] ,\BiasConfigReg_D_reg[AEPdBn_D_n_0_][2] ,\BiasConfigReg_D_reg[AEPdBn_D_n_0_][1] ,\BiasConfigReg_D_reg[AEPdBn_D_n_0_][0] }),
        .SyncSignalSyncFF_S_reg_rep__28(SyncSignalSyncFF_S_reg_rep__28),
        .SyncSignalSyncFF_S_reg_rep__30(SyncSignalSyncFF_S_reg_rep__30[1]),
        .out(Bias23Sent_S));
  brd_testAERDVSSM_0_0_ChangeDetector_42 detectBias24Change
       (.Bias24Changed_S(Bias24Changed_S),
        .LogicClk_CI(LogicClk_CI),
        .Q({\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][14] ,\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][13] ,\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][12] ,\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][11] ,\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][10] ,\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][9] ,\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][8] ,\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][7] ,\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][6] ,\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][5] ,\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][4] ,\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][3] ,\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][2] ,\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][1] ,\BiasConfigReg_D_reg[AEPuXBp_D_n_0_][0] }),
        .SyncSignalSyncFF_S_reg_rep__28(SyncSignalSyncFF_S_reg_rep__28),
        .SyncSignalSyncFF_S_reg_rep__30(SyncSignalSyncFF_S_reg_rep__30[1]),
        .out(Bias24Sent_S));
  brd_testAERDVSSM_0_0_ChangeDetector_43 detectBias25Change
       (.Bias25Changed_S(Bias25Changed_S),
        .LogicClk_CI(LogicClk_CI),
        .Q({\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][14] ,\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][13] ,\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][12] ,\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][11] ,\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][10] ,\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][9] ,\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][8] ,\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][7] ,\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][6] ,\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][5] ,\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][4] ,\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][3] ,\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][2] ,\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][1] ,\BiasConfigReg_D_reg[AEPuYBp_D_n_0_][0] }),
        .SyncSignalSyncFF_S_reg_rep__28(SyncSignalSyncFF_S_reg_rep__28),
        .SyncSignalSyncFF_S_reg_rep__30(SyncSignalSyncFF_S_reg_rep__30[1]),
        .out(Bias25Sent_S));
  brd_testAERDVSSM_0_0_ChangeDetector_44 detectBias26Change
       (.Bias15Changed_S(Bias15Changed_S),
        .Bias16Changed_S(Bias16Changed_S),
        .Bias20Changed_S(Bias20Changed_S),
        .Bias21Changed_S(Bias21Changed_S),
        .Bias22Changed_S(Bias22Changed_S),
        .Bias23Changed_S(Bias23Changed_S),
        .Bias24Changed_S(Bias24Changed_S),
        .Bias25Changed_S(Bias25Changed_S),
        .Bias26Changed_S(Bias26Changed_S),
        .Bias27Changed_S(Bias27Changed_S),
        .Bias34Changed_S(Bias34Changed_S),
        .Bias35Changed_S(Bias35Changed_S),
        .Bias36Changed_S(Bias36Changed_S),
        .ChipChanged_S(ChipChanged_S),
        .D({detectBias26Change_n_1,detectBias26Change_n_2}),
        .\FSM_onehot_State_DP_reg[0] (detectBias26Change_n_5),
        .\FSM_onehot_State_DP_reg[18] (detectBias26Change_n_4),
        .\FSM_onehot_State_DP_reg[23] (detectBias26Change_n_3),
        .LogicClk_CI(LogicClk_CI),
        .Memory_SP_reg(detectBias19Change_n_1),
        .Q({\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][14] ,\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][13] ,\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][12] ,\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][11] ,\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][10] ,\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][9] ,\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][8] ,\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][7] ,\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][6] ,\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][5] ,\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][4] ,\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][3] ,\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][2] ,\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][1] ,\BiasConfigReg_D_reg[IFRefrBn_D_n_0_][0] }),
        .SyncSignalSyncFF_S_reg_rep__28(SyncSignalSyncFF_S_reg_rep__28),
        .SyncSignalSyncFF_S_reg_rep__30(SyncSignalSyncFF_S_reg_rep__30[1]),
        .out({Bias26Sent_S,\FSM_onehot_State_DP_reg_n_0_[0] }));
  brd_testAERDVSSM_0_0_ChangeDetector_45 detectBias27Change
       (.Bias24Changed_S(Bias24Changed_S),
        .Bias25Changed_S(Bias25Changed_S),
        .Bias26Changed_S(Bias26Changed_S),
        .Bias27Changed_S(Bias27Changed_S),
        .Bias34Changed_S(Bias34Changed_S),
        .D({detectBias27Change_n_1,detectBias27Change_n_2}),
        .\FSM_onehot_State_DP_reg[0] (detectChipChange_n_4),
        .LogicClk_CI(LogicClk_CI),
        .Memory_SP_reg(detectBias36Change_n_13),
        .Memory_SP_reg_0(detectBias35Change_n_2),
        .Q({\BiasConfigReg_D_reg[IFThrBn_D_n_0_][14] ,\BiasConfigReg_D_reg[IFThrBn_D_n_0_][13] ,\BiasConfigReg_D_reg[IFThrBn_D_n_0_][12] ,\BiasConfigReg_D_reg[IFThrBn_D_n_0_][11] ,\BiasConfigReg_D_reg[IFThrBn_D_n_0_][10] ,\BiasConfigReg_D_reg[IFThrBn_D_n_0_][9] ,\BiasConfigReg_D_reg[IFThrBn_D_n_0_][8] ,\BiasConfigReg_D_reg[IFThrBn_D_n_0_][7] ,\BiasConfigReg_D_reg[IFThrBn_D_n_0_][6] ,\BiasConfigReg_D_reg[IFThrBn_D_n_0_][5] ,\BiasConfigReg_D_reg[IFThrBn_D_n_0_][4] ,\BiasConfigReg_D_reg[IFThrBn_D_n_0_][3] ,\BiasConfigReg_D_reg[IFThrBn_D_n_0_][2] ,\BiasConfigReg_D_reg[IFThrBn_D_n_0_][1] ,\BiasConfigReg_D_reg[IFThrBn_D_n_0_][0] }),
        .SyncSignalSyncFF_S_reg_rep__28(SyncSignalSyncFF_S_reg_rep__28),
        .SyncSignalSyncFF_S_reg_rep__30(SyncSignalSyncFF_S_reg_rep__30[1]),
        .out(Bias27Sent_S));
  brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_46 detectBias2Change
       (.AR(AR[0]),
        .Bias2Changed_S(Bias2Changed_S),
        .LogicClk_CI(LogicClk_CI),
        .Q({\BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][8] ,\BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][7] ,\BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][6] ,\BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][5] ,\BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][4] ,\BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][3] ,\BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][2] ,\BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][1] ,\BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][0] }),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__30[0]),
        .out(Bias2Sent_S));
  brd_testAERDVSSM_0_0_ChangeDetector_47 detectBias34Change
       (.Bias26Changed_S(Bias26Changed_S),
        .Bias27Changed_S(Bias27Changed_S),
        .Bias34Changed_S(Bias34Changed_S),
        .Bias35Changed_S(Bias35Changed_S),
        .Bias36Changed_S(Bias36Changed_S),
        .ChipChanged_S(ChipChanged_S),
        .D({detectBias34Change_n_1,detectBias34Change_n_2}),
        .LogicClk_CI(LogicClk_CI),
        .Memory_SP_reg(detectBias35Change_n_2),
        .Q({\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][14] ,\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][13] ,\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][12] ,\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][11] ,\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][10] ,\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][9] ,\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][8] ,\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][7] ,\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][6] ,\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][5] ,\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][4] ,\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][3] ,\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][2] ,\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][1] ,\BiasConfigReg_D_reg[BiasBuffer_D_n_0_][0] }),
        .SyncSignalSyncFF_S_reg_rep__28(SyncSignalSyncFF_S_reg_rep__28),
        .SyncSignalSyncFF_S_reg_rep__30(SyncSignalSyncFF_S_reg_rep__30[1]),
        .out({Bias34Sent_S,\FSM_onehot_State_DP_reg_n_0_[0] }));
  brd_testAERDVSSM_0_0_ChangeDetector__parameterized1 detectBias35Change
       (.Bias11Changed_S(Bias11Changed_S),
        .Bias12Changed_S(Bias12Changed_S),
        .Bias35Changed_S(Bias35Changed_S),
        .Bias36Changed_S(Bias36Changed_S),
        .Bias3Changed_S(Bias3Changed_S),
        .\FSM_onehot_State_DP_reg[0] (detectChipChange_n_4),
        .\FSM_onehot_State_DP_reg[10] (detectBias35Change_n_2),
        .\FSM_onehot_State_DP_reg[33] (detectBias35Change_n_1),
        .LogicClk_CI(LogicClk_CI),
        .Memory_SP_reg(detectBias10Change_n_2),
        .Q({\BiasConfigReg_D_reg[SSP_D_n_0_][15] ,\BiasConfigReg_D_reg[SSP_D_n_0_][14] ,\BiasConfigReg_D_reg[SSP_D_n_0_][13] ,\BiasConfigReg_D_reg[SSP_D_n_0_][12] ,\BiasConfigReg_D_reg[SSP_D_n_0_][11] ,\BiasConfigReg_D_reg[SSP_D_n_0_][10] ,\BiasConfigReg_D_reg[SSP_D_n_0_][9] ,\BiasConfigReg_D_reg[SSP_D_n_0_][8] ,\BiasConfigReg_D_reg[SSP_D_n_0_][7] ,\BiasConfigReg_D_reg[SSP_D_n_0_][6] ,\BiasConfigReg_D_reg[SSP_D_n_0_][5] ,\BiasConfigReg_D_reg[SSP_D_n_0_][4] ,\BiasConfigReg_D_reg[SSP_D_n_0_][3] ,\BiasConfigReg_D_reg[SSP_D_n_0_][2] ,\BiasConfigReg_D_reg[SSP_D_n_0_][1] ,\BiasConfigReg_D_reg[SSP_D_n_0_][0] }),
        .SyncSignalSyncFF_S_reg_rep__27(SyncSignalSyncFF_S_reg_rep__26[0]),
        .SyncSignalSyncFF_S_reg_rep__28(SyncSignalSyncFF_S_reg_rep__28),
        .SyncSignalSyncFF_S_reg_rep__30(SyncSignalSyncFF_S_reg_rep__30[1]),
        .out(Bias35Sent_S));
  brd_testAERDVSSM_0_0_ChangeDetector__parameterized1_48 detectBias36Change
       (.Bias0Changed_S(Bias0Changed_S),
        .Bias11Changed_S(Bias11Changed_S),
        .Bias12Changed_S(Bias12Changed_S),
        .Bias13Changed_S(Bias13Changed_S),
        .Bias14Changed_S(Bias14Changed_S),
        .Bias15Changed_S(Bias15Changed_S),
        .Bias16Changed_S(Bias16Changed_S),
        .Bias17Changed_S(Bias17Changed_S),
        .Bias18Changed_S(Bias18Changed_S),
        .Bias19Changed_S(Bias19Changed_S),
        .Bias20Changed_S(Bias20Changed_S),
        .Bias21Changed_S(Bias21Changed_S),
        .Bias22Changed_S(Bias22Changed_S),
        .Bias23Changed_S(Bias23Changed_S),
        .Bias24Changed_S(Bias24Changed_S),
        .Bias25Changed_S(Bias25Changed_S),
        .Bias26Changed_S(Bias26Changed_S),
        .Bias27Changed_S(Bias27Changed_S),
        .Bias34Changed_S(Bias34Changed_S),
        .Bias35Changed_S(Bias35Changed_S),
        .Bias36Changed_S(Bias36Changed_S),
        .ChipChanged_S(ChipChanged_S),
        .D({detectBias36Change_n_1,detectBias36Change_n_2,detectBias36Change_n_3,detectBias36Change_n_4,detectBias36Change_n_5,detectBias36Change_n_6,detectBias36Change_n_7,detectBias36Change_n_8,detectBias36Change_n_9,detectBias36Change_n_10}),
        .\FSM_onehot_State_DP_reg[0] (detectBias36Change_n_12),
        .\FSM_onehot_State_DP_reg[0]_0 (detectChipChange_n_4),
        .\FSM_onehot_State_DP_reg[12] (detectBias36Change_n_13),
        .\FSM_onehot_State_DP_reg[25] (detectBias36Change_n_11),
        .LogicClk_CI(LogicClk_CI),
        .Memory_SP_reg(detectBias26Change_n_3),
        .Memory_SP_reg_0(detectBias18Change_n_7),
        .Memory_SP_reg_1(detectBias22Change_n_2),
        .Q({\BiasConfigReg_D_reg[SSN_D_n_0_][15] ,\BiasConfigReg_D_reg[SSN_D_n_0_][14] ,\BiasConfigReg_D_reg[SSN_D_n_0_][13] ,\BiasConfigReg_D_reg[SSN_D_n_0_][12] ,\BiasConfigReg_D_reg[SSN_D_n_0_][11] ,\BiasConfigReg_D_reg[SSN_D_n_0_][10] ,\BiasConfigReg_D_reg[SSN_D_n_0_][9] ,\BiasConfigReg_D_reg[SSN_D_n_0_][8] ,\BiasConfigReg_D_reg[SSN_D_n_0_][7] ,\BiasConfigReg_D_reg[SSN_D_n_0_][6] ,\BiasConfigReg_D_reg[SSN_D_n_0_][5] ,\BiasConfigReg_D_reg[SSN_D_n_0_][4] ,\BiasConfigReg_D_reg[SSN_D_n_0_][3] ,\BiasConfigReg_D_reg[SSN_D_n_0_][2] ,\BiasConfigReg_D_reg[SSN_D_n_0_][1] ,\BiasConfigReg_D_reg[SSN_D_n_0_][0] }),
        .SyncSignalSyncFF_S_reg_rep__27(SyncSignalSyncFF_S_reg_rep__26[0]),
        .SyncSignalSyncFF_S_reg_rep__28(SyncSignalSyncFF_S_reg_rep__28),
        .SyncSignalSyncFF_S_reg_rep__30(SyncSignalSyncFF_S_reg_rep__30),
        .out({Bias36Sent_S,ChipSent_S,\FSM_onehot_State_DP_reg_n_0_[0] }));
  brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_49 detectBias3Change
       (.AR(AR[0]),
        .Bias3Changed_S(Bias3Changed_S),
        .LogicClk_CI(LogicClk_CI),
        .Q({\BiasConfigReg_D_reg[AdcRefLow_D_n_0_][8] ,\BiasConfigReg_D_reg[AdcRefLow_D_n_0_][7] ,\BiasConfigReg_D_reg[AdcRefLow_D_n_0_][6] ,\BiasConfigReg_D_reg[AdcRefLow_D_n_0_][5] ,\BiasConfigReg_D_reg[AdcRefLow_D_n_0_][4] ,\BiasConfigReg_D_reg[AdcRefLow_D_n_0_][3] ,\BiasConfigReg_D_reg[AdcRefLow_D_n_0_][2] ,\BiasConfigReg_D_reg[AdcRefLow_D_n_0_][1] ,\BiasConfigReg_D_reg[AdcRefLow_D_n_0_][0] }),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__30[0]),
        .out(Bias3Sent_S));
  brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_50 detectBias4Change
       (.AR(AR[0]),
        .Bias4Changed_S(Bias4Changed_S),
        .LogicClk_CI(LogicClk_CI),
        .Q({\BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][8] ,\BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][7] ,\BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][6] ,\BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][5] ,\BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][4] ,\BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][3] ,\BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][2] ,\BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][1] ,\BiasConfigReg_D_reg[AdcTestVoltage_D_n_0_][0] }),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__30[0]),
        .out(Bias4Sent_S));
  brd_testAERDVSSM_0_0_ChangeDetector_51 detectBias8Change
       (.AR(AR[0]),
        .Bias8Changed_S(Bias8Changed_S),
        .LogicClk_CI(LogicClk_CI),
        .Q({\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][14] ,\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][13] ,\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][12] ,\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][11] ,\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][10] ,\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][9] ,\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][8] ,\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][7] ,\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][6] ,\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][5] ,\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][4] ,\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][3] ,\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][2] ,\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][1] ,\BiasConfigReg_D_reg[LocalBufBn_D_n_0_][0] }),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__30[0]),
        .out(Bias8Sent_S));
  brd_testAERDVSSM_0_0_ChangeDetector_52 detectBias9Change
       (.AR(AR[0]),
        .Bias10Changed_S(Bias10Changed_S),
        .Bias9Changed_S(Bias9Changed_S),
        .\FSM_onehot_State_DP_reg[32] (detectBias9Change_n_1),
        .LogicClk_CI(LogicClk_CI),
        .Q({\BiasConfigReg_D_reg[PadFollBn_D_n_0_][14] ,\BiasConfigReg_D_reg[PadFollBn_D_n_0_][13] ,\BiasConfigReg_D_reg[PadFollBn_D_n_0_][12] ,\BiasConfigReg_D_reg[PadFollBn_D_n_0_][11] ,\BiasConfigReg_D_reg[PadFollBn_D_n_0_][10] ,\BiasConfigReg_D_reg[PadFollBn_D_n_0_][9] ,\BiasConfigReg_D_reg[PadFollBn_D_n_0_][8] ,\BiasConfigReg_D_reg[PadFollBn_D_n_0_][7] ,\BiasConfigReg_D_reg[PadFollBn_D_n_0_][6] ,\BiasConfigReg_D_reg[PadFollBn_D_n_0_][5] ,\BiasConfigReg_D_reg[PadFollBn_D_n_0_][4] ,\BiasConfigReg_D_reg[PadFollBn_D_n_0_][3] ,\BiasConfigReg_D_reg[PadFollBn_D_n_0_][2] ,\BiasConfigReg_D_reg[PadFollBn_D_n_0_][1] ,\BiasConfigReg_D_reg[PadFollBn_D_n_0_][0] }),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__30[0]),
        .out(Bias9Sent_S));
  brd_testAERDVSSM_0_0_ChangeDetector__parameterized2 detectChipChange
       (.Bias27Changed_S(Bias27Changed_S),
        .Bias34Changed_S(Bias34Changed_S),
        .Bias35Changed_S(Bias35Changed_S),
        .Bias36Changed_S(Bias36Changed_S),
        .ChipChanged_S(ChipChanged_S),
        .D(ChipChangedInput_D),
        .\FSM_onehot_State_DP_reg[13] (detectChipChange_n_4),
        .\FSM_onehot_State_DP_reg[9] ({detectChipChange_n_1,detectChipChange_n_2,detectChipChange_n_3}),
        .LogicClk_CI(LogicClk_CI),
        .SyncSignalSyncFF_S_reg_rep__27(SyncSignalSyncFF_S_reg_rep__26[0]),
        .SyncSignalSyncFF_S_reg_rep__28(SyncSignalSyncFF_S_reg_rep__28),
        .out({ChipSent_S,\FSM_onehot_State_DP_reg_n_0_[0] }));
  brd_testAERDVSSM_0_0_Counter__parameterized0_53 sentBitsCounter
       (.\Count_DP_reg[3]_0 (sentBitsCounter_n_0),
        .\Count_DP_reg[4]_0 (waitCyclesCounter_n_45),
        .E(waitCyclesCounter_n_44),
        .LogicClk_CI(LogicClk_CI),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__30[0]),
        .out({\FSM_onehot_State_DP_reg_n_0_[38] ,\FSM_onehot_State_DP_reg_n_0_[35] ,\FSM_onehot_State_DP_reg_n_0_[3] }));
  brd_testAERDVSSM_0_0_Counter__parameterized1 waitCyclesCounter
       (.\BiasConfigReg_D_reg[AdcCompBp_D][0] (biasSR_n_6),
        .\BiasConfigReg_D_reg[BiasBuffer_D][0] (biasSR_n_7),
        .\BiasConfigReg_D_reg[PrBp_D][0] (biasSR_n_9),
        .ChipBiasClockReg_CB(ChipBiasClockReg_CB),
        .\ChipConfigReg_D_reg[DigitalMux0_D][3] (ChipChangedInput_D),
        .\Count_DP_reg[0]_0 (waitCyclesCounter_n_42),
        .\Count_DP_reg[5]_0 (waitCyclesCounter_n_44),
        .\Count_DP_reg[5]_1 (waitCyclesCounter_n_45),
        .D({ShiftReg_DN_1[55:40],ShiftReg_DN_1[24:20],ShiftReg_DN_1[18:0]}),
        .E(waitCyclesCounter_n_41),
        .\FSM_onehot_State_DP_reg[0] (detectBias17Change_n_1),
        .\FSM_onehot_State_DP_reg[0]_0 (ChipBiasClock_CBO_i_2_n_0),
        .\FSM_onehot_State_DP_reg[10] (ChipBiasAddrSelect_SBO_i_8_n_0),
        .\FSM_onehot_State_DP_reg[11] (ChipBiasClock_CBO_i_13_n_0),
        .\FSM_onehot_State_DP_reg[15] (biasAddrSR_n_4),
        .\FSM_onehot_State_DP_reg[19] (\FSM_onehot_State_DP[40]_i_14_n_0 ),
        .\FSM_onehot_State_DP_reg[19]_0 (ChipBiasClock_CBO_i_6_n_0),
        .\FSM_onehot_State_DP_reg[20] (biasAddrSR_n_2),
        .\FSM_onehot_State_DP_reg[21] (ChipBiasClock_CBO_i_12_n_0),
        .\FSM_onehot_State_DP_reg[21]_0 (\FSM_onehot_State_DP[40]_i_15_n_0 ),
        .\FSM_onehot_State_DP_reg[28] (ChipBiasClock_CBO_i_4_n_0),
        .\FSM_onehot_State_DP_reg[33] (\FSM_onehot_State_DP[40]_i_16_n_0 ),
        .\FSM_onehot_State_DP_reg[33]_0 (biasSR_n_8),
        .\FSM_onehot_State_DP_reg[37] (\FSM_onehot_State_DP[40]_i_13_n_0 ),
        .\FSM_onehot_State_DP_reg[39] (ChipBiasAddrSelect_SBO_i_6_n_0),
        .\FSM_onehot_State_DP_reg[3] (sentBitsCounter_n_0),
        .\FSM_onehot_State_DP_reg[6] (\FSM_onehot_State_DP[40]_i_12_n_0 ),
        .\FSM_onehot_State_DP_reg[6]_0 (ChipBiasClock_CBO_i_5_n_0),
        .\FSM_onehot_State_DP_reg[7] (ChipBiasAddrSelect_SBO_i_5_n_0),
        .\FSM_onehot_State_DP_reg[7]_0 (biasAddrSR_n_3),
        .\FSM_onehot_State_DP_reg[7]_1 (biasSR_n_0),
        .LogicClk_CI(LogicClk_CI),
        .\ShiftReg_DP_reg[0] (ShiftReg_DN_0),
        .\ShiftReg_DP_reg[0]_0 (waitCyclesCounter_n_47),
        .\ShiftReg_DP_reg[0]_1 (ShiftReg_DN),
        .\ShiftReg_DP_reg[0]_2 (waitCyclesCounter_n_50),
        .\ShiftReg_DP_reg[15] (waitCyclesCounter_n_51),
        .\ShiftReg_DP_reg[54] ({chipSR_n_1,chipSR_n_2,chipSR_n_3,chipSR_n_4,chipSR_n_5,chipSR_n_6,chipSR_n_7,chipSR_n_8,chipSR_n_9,chipSR_n_10,chipSR_n_11,chipSR_n_12,chipSR_n_13,chipSR_n_14,chipSR_n_15,chipSR_n_16,chipSR_n_17,chipSR_n_18,chipSR_n_19,chipSR_n_20,chipSR_n_21,chipSR_n_22,chipSR_n_23,chipSR_n_24,chipSR_n_25,chipSR_n_26,chipSR_n_27,chipSR_n_28,chipSR_n_29,chipSR_n_30,chipSR_n_31,chipSR_n_32,chipSR_n_33,chipSR_n_34,chipSR_n_35,chipSR_n_36,chipSR_n_37,chipSR_n_38,chipSR_n_39}),
        .\ShiftReg_DP_reg[55] (waitCyclesCounter_n_40),
        .\ShiftReg_DP_reg[55]_0 (waitCyclesCounter_n_52),
        .\ShiftReg_DP_reg[7] (waitCyclesCounter_n_48),
        .SyncSignalSyncFF_S_reg_rep__29(SyncSignalSyncFF_S_reg_rep__30[0]),
        .out({\FSM_onehot_State_DP_reg_n_0_[40] ,\FSM_onehot_State_DP_reg_n_0_[39] ,\FSM_onehot_State_DP_reg_n_0_[38] ,\FSM_onehot_State_DP_reg_n_0_[37] ,\FSM_onehot_State_DP_reg_n_0_[36] ,\FSM_onehot_State_DP_reg_n_0_[35] ,\FSM_onehot_State_DP_reg_n_0_[34] ,Bias17Sent_S,Bias19Sent_S,Bias25Sent_S,Bias35Sent_S,\FSM_onehot_State_DP_reg_n_0_[5] ,\FSM_onehot_State_DP_reg_n_0_[4] ,\FSM_onehot_State_DP_reg_n_0_[3] ,\FSM_onehot_State_DP_reg_n_0_[2] ,ChipSent_S}));
endmodule

(* ORIG_REF_NAME = "DFFSynchronizer" *) 
module brd_testAERDVSSM_0_0_DFFSynchronizer
   (SPISlaveSelectSync_SB,
    SPISlaveSelect_ABI,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__11);
  output SPISlaveSelectSync_SB;
  input SPISlaveSelect_ABI;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__11;

  wire LogicClk_CI;
  wire SPISlaveSelectSync_SB;
  wire SPISlaveSelect_ABI;
  wire \SyncSignalDemetFF_S_reg_n_0_[0] ;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__11;

  FDPE \SyncSignalDemetFF_S_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SPISlaveSelect_ABI),
        .PRE(SyncSignalSyncFF_S_reg_rep__11),
        .Q(\SyncSignalDemetFF_S_reg_n_0_[0] ));
  FDPE \SyncSignalSyncFF_S_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\SyncSignalDemetFF_S_reg_n_0_[0] ),
        .PRE(SyncSignalSyncFF_S_reg_rep__11),
        .Q(SPISlaveSelectSync_SB));
endmodule

(* ORIG_REF_NAME = "DFFSynchronizer" *) 
module brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0
   (SPIClockSync_C,
    \ShiftReg_DP_reg[0] ,
    SPIClock_AI,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__11,
    \State_DP_reg[0] ,
    SPIClockEdgeDetectorReg_S,
    SPISlaveSelectSync_SB,
    SPIMOSISync_D);
  output SPIClockSync_C;
  output [0:0]\ShiftReg_DP_reg[0] ;
  input SPIClock_AI;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__11;
  input [0:0]\State_DP_reg[0] ;
  input SPIClockEdgeDetectorReg_S;
  input SPISlaveSelectSync_SB;
  input SPIMOSISync_D;

  wire LogicClk_CI;
  wire SPIClockEdgeDetectorReg_S;
  wire SPIClockSync_C;
  wire SPIClock_AI;
  wire SPIMOSISync_D;
  wire SPISlaveSelectSync_SB;
  wire [0:0]\ShiftReg_DP_reg[0] ;
  wire [0:0]\State_DP_reg[0] ;
  wire \SyncSignalDemetFF_S_reg_n_0_[0] ;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__11;

  LUT5 #(
    .INIT(32'h00200000)) 
    \ShiftReg_DP[0]_i_1__0 
       (.I0(\State_DP_reg[0] ),
        .I1(SPIClockEdgeDetectorReg_S),
        .I2(SPIClockSync_C),
        .I3(SPISlaveSelectSync_SB),
        .I4(SPIMOSISync_D),
        .O(\ShiftReg_DP_reg[0] ));
  FDCE \SyncSignalDemetFF_S_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__11),
        .D(SPIClock_AI),
        .Q(\SyncSignalDemetFF_S_reg_n_0_[0] ));
  FDCE \SyncSignalSyncFF_S_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__11),
        .D(\SyncSignalDemetFF_S_reg_n_0_[0] ),
        .Q(SPIClockSync_C));
endmodule

(* ORIG_REF_NAME = "DFFSynchronizer" *) 
module brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_1
   (SPIMOSISync_D,
    SPIMOSI_AI,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__11);
  output SPIMOSISync_D;
  input SPIMOSI_AI;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__11;

  wire LogicClk_CI;
  wire SPIMOSISync_D;
  wire SPIMOSI_AI;
  wire \SyncSignalDemetFF_S_reg_n_0_[0] ;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__11;

  FDCE \SyncSignalDemetFF_S_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__11),
        .D(SPIMOSI_AI),
        .Q(\SyncSignalDemetFF_S_reg_n_0_[0] ));
  FDCE \SyncSignalSyncFF_S_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__11),
        .D(\SyncSignalDemetFF_S_reg_n_0_[0] ),
        .Q(SPIMOSISync_D));
endmodule

(* ORIG_REF_NAME = "DFFSynchronizer" *) 
module brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_2
   (SyncInClockSync_CO,
    SyncInClock_AI,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__2);
  output SyncInClockSync_CO;
  input SyncInClock_AI;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__2;

  wire LogicClk_CI;
  wire SyncInClockSync_CO;
  wire SyncInClock_AI;
  wire \SyncSignalDemetFF_S_reg_n_0_[0] ;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__2;

  FDCE \SyncSignalDemetFF_S_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(SyncInClock_AI),
        .Q(\SyncSignalDemetFF_S_reg_n_0_[0] ));
  FDCE \SyncSignalSyncFF_S_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\SyncSignalDemetFF_S_reg_n_0_[0] ),
        .Q(SyncInClockSync_CO));
endmodule

(* ORIG_REF_NAME = "DVSAERSPIConfig" *) 
module brd_testAERDVSSM_0_0_DVSAERSPIConfig
   (\DVSAERConfig_D[Run_S] ,
    \DVSAERConfig_D[WaitOnTransferStall_S] ,
    \DVSAERConfig_D[FilterRowOnlyEvents_S] ,
    \DVSAERConfig_D[ExternalAERControl_S] ,
    \DVSAEROutput_DP_reg[8]_0 ,
    \DVSAEROutput_DP_reg[3]_0 ,
    \DVSAEROutput_DP_reg[1]_0 ,
    \DVSAEROutput_DP_reg[5]_0 ,
    \DVSAEROutput_DP_reg[8]_1 ,
    Q,
    \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8] ,
    \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] ,
    \DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] ,
    \DVSAEROutput_DP_reg[8]_2 ,
    \DVSAERConfigReg_D_reg[FilterPixel1Column_D][8] ,
    \DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] ,
    \DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] ,
    \DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] ,
    \DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] ,
    \DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] ,
    \DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] ,
    \DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] ,
    \DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] ,
    \DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] ,
    \DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] ,
    \DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] ,
    \DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] ,
    \DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] ,
    \DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] ,
    \DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] ,
    \DVSAEROutput_DP_reg[7]_0 ,
    \DVSAEROutput_DP_reg[7]_1 ,
    \DVSAEROutput_DP_reg[7]_2 ,
    \DVSAEROutput_DP_reg[7]_3 ,
    \DVSAEROutput_DP_reg[6]_0 ,
    \DVSAEROutput_DP_reg[6]_1 ,
    \DVSAEROutput_DP_reg[6]_2 ,
    \DVSAEROutput_DP_reg[6]_3 ,
    \DVSAEROutput_DP_reg[6]_4 ,
    \DVSAEROutput_DP_reg[5]_1 ,
    \DVSAEROutput_DP_reg[5]_2 ,
    \DVSAEROutput_DP_reg[4]_0 ,
    \DVSAEROutput_DP_reg[4]_1 ,
    \DVSAEROutput_DP_reg[4]_2 ,
    \DVSAEROutput_DP_reg[4]_3 ,
    \DVSAEROutput_DP_reg[4]_4 ,
    \DVSAEROutput_DP_reg[3]_1 ,
    \DVSAEROutput_DP_reg[3]_2 ,
    \DVSAEROutput_DP_reg[3]_3 ,
    \DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] ,
    \DVSAERConfigReg_D_reg[AckExtensionRow_D][3] ,
    \DVSAERConfigReg_D_reg[AckDelayColumn_D][3] ,
    \DVSAERConfigReg_D_reg[AckDelayRow_D][3] ,
    \DVSAEROutput_DP_reg[2]_0 ,
    \DVSAEROutput_DP_reg[2]_1 ,
    \DVSAEROutput_DP_reg[2]_2 ,
    \DVSAEROutput_DP_reg[2]_3 ,
    \DVSAEROutput_DP_reg[1]_1 ,
    \DVSAEROutput_DP_reg[1]_2 ,
    \DVSAEROutput_DP_reg[1]_3 ,
    \DVSAEROutput_DP_reg[0]_0 ,
    \DVSAEROutput_DP_reg[0]_1 ,
    \DVSAEROutput_DP_reg[0]_2 ,
    \DVSAEROutput_DP_reg[0]_3 ,
    \DVSAEROutput_DP_reg[0]_4 ,
    \DVSAEROutput_DP_reg[0]_5 ,
    \DVSAEROutput_DP_reg[0]_6 ,
    \ParamOutput_DP_reg[31] ,
    \ParamInput_DP_reg[0] ,
    LogicClk_CI,
    AR,
    \ParamInput_DP_reg[0]_0 ,
    \ParamInput_DP_reg[0]_1 ,
    \ParamInput_DP_reg[0]_2 ,
    ConfigParamAddress_DO,
    E,
    ConfigParamInput_DO,
    \ParamAddressReg_DP_reg[1] ,
    \ParamAddressReg_DP_reg[0] ,
    \ParamAddressReg_DP_reg[5] ,
    \ParamAddressReg_DP_reg[0]_0 ,
    \ParamAddressReg_DP_reg[1]_0 ,
    \ParamAddressReg_DP_reg[0]_1 ,
    \ParamAddressReg_DP_reg[3] ,
    \ParamAddressReg_DP_reg[2] ,
    \ParamAddressReg_DP_reg[1]_1 ,
    \ParamAddressReg_DP_reg[1]_2 ,
    \ParamAddressReg_DP_reg[2]_0 ,
    \ParamAddressReg_DP_reg[5]_0 ,
    \ParamAddressReg_DP_reg[2]_1 ,
    \ParamAddressReg_DP_reg[1]_3 ,
    \ParamAddressReg_DP_reg[6] ,
    \ParamAddressReg_DP_reg[5]_1 ,
    \ParamAddressReg_DP_reg[2]_2 ,
    \ParamAddressReg_DP_reg[2]_3 ,
    \ParamAddressReg_DP_reg[5]_2 ,
    \ParamAddressReg_DP_reg[3]_0 ,
    \ParamAddressReg_DP_reg[0]_2 ,
    \ParamAddressReg_DP_reg[5]_3 ,
    \ParamAddressReg_DP_reg[0]_3 ,
    SyncSignalSyncFF_S_reg_rep__11,
    D,
    SyncSignalSyncFF_S_reg_rep__8,
    SyncSignalSyncFF_S_reg_rep__1,
    SyncSignalSyncFF_S_reg_rep);
  output \DVSAERConfig_D[Run_S] ;
  output \DVSAERConfig_D[WaitOnTransferStall_S] ;
  output \DVSAERConfig_D[FilterRowOnlyEvents_S] ;
  output \DVSAERConfig_D[ExternalAERControl_S] ;
  output \DVSAEROutput_DP_reg[8]_0 ;
  output \DVSAEROutput_DP_reg[3]_0 ;
  output \DVSAEROutput_DP_reg[1]_0 ;
  output \DVSAEROutput_DP_reg[5]_0 ;
  output \DVSAEROutput_DP_reg[8]_1 ;
  output [8:0]Q;
  output [8:0]\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8] ;
  output [8:0]\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] ;
  output [8:0]\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] ;
  output \DVSAEROutput_DP_reg[8]_2 ;
  output [8:0]\DVSAERConfigReg_D_reg[FilterPixel1Column_D][8] ;
  output [8:0]\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] ;
  output [8:0]\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] ;
  output [8:0]\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] ;
  output [8:0]\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] ;
  output [8:0]\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] ;
  output [8:0]\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] ;
  output [8:0]\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] ;
  output [8:0]\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] ;
  output [8:0]\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] ;
  output [8:0]\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] ;
  output [8:0]\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] ;
  output [8:0]\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] ;
  output [8:0]\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] ;
  output [8:0]\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] ;
  output [8:0]\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] ;
  output \DVSAEROutput_DP_reg[7]_0 ;
  output \DVSAEROutput_DP_reg[7]_1 ;
  output \DVSAEROutput_DP_reg[7]_2 ;
  output \DVSAEROutput_DP_reg[7]_3 ;
  output \DVSAEROutput_DP_reg[6]_0 ;
  output \DVSAEROutput_DP_reg[6]_1 ;
  output \DVSAEROutput_DP_reg[6]_2 ;
  output \DVSAEROutput_DP_reg[6]_3 ;
  output \DVSAEROutput_DP_reg[6]_4 ;
  output \DVSAEROutput_DP_reg[5]_1 ;
  output \DVSAEROutput_DP_reg[5]_2 ;
  output \DVSAEROutput_DP_reg[4]_0 ;
  output \DVSAEROutput_DP_reg[4]_1 ;
  output \DVSAEROutput_DP_reg[4]_2 ;
  output \DVSAEROutput_DP_reg[4]_3 ;
  output \DVSAEROutput_DP_reg[4]_4 ;
  output \DVSAEROutput_DP_reg[3]_1 ;
  output \DVSAEROutput_DP_reg[3]_2 ;
  output \DVSAEROutput_DP_reg[3]_3 ;
  output [3:0]\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] ;
  output [3:0]\DVSAERConfigReg_D_reg[AckExtensionRow_D][3] ;
  output [3:0]\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] ;
  output [3:0]\DVSAERConfigReg_D_reg[AckDelayRow_D][3] ;
  output \DVSAEROutput_DP_reg[2]_0 ;
  output \DVSAEROutput_DP_reg[2]_1 ;
  output \DVSAEROutput_DP_reg[2]_2 ;
  output \DVSAEROutput_DP_reg[2]_3 ;
  output \DVSAEROutput_DP_reg[1]_1 ;
  output \DVSAEROutput_DP_reg[1]_2 ;
  output \DVSAEROutput_DP_reg[1]_3 ;
  output \DVSAEROutput_DP_reg[0]_0 ;
  output \DVSAEROutput_DP_reg[0]_1 ;
  output \DVSAEROutput_DP_reg[0]_2 ;
  output \DVSAEROutput_DP_reg[0]_3 ;
  output \DVSAEROutput_DP_reg[0]_4 ;
  output \DVSAEROutput_DP_reg[0]_5 ;
  output \DVSAEROutput_DP_reg[0]_6 ;
  output [31:0]\ParamOutput_DP_reg[31] ;
  input \ParamInput_DP_reg[0] ;
  input LogicClk_CI;
  input [1:0]AR;
  input \ParamInput_DP_reg[0]_0 ;
  input \ParamInput_DP_reg[0]_1 ;
  input \ParamInput_DP_reg[0]_2 ;
  input [4:0]ConfigParamAddress_DO;
  input [0:0]E;
  input [8:0]ConfigParamInput_DO;
  input [0:0]\ParamAddressReg_DP_reg[1] ;
  input [0:0]\ParamAddressReg_DP_reg[0] ;
  input [0:0]\ParamAddressReg_DP_reg[5] ;
  input [0:0]\ParamAddressReg_DP_reg[0]_0 ;
  input [0:0]\ParamAddressReg_DP_reg[1]_0 ;
  input [0:0]\ParamAddressReg_DP_reg[0]_1 ;
  input [0:0]\ParamAddressReg_DP_reg[3] ;
  input [0:0]\ParamAddressReg_DP_reg[2] ;
  input [0:0]\ParamAddressReg_DP_reg[1]_1 ;
  input [0:0]\ParamAddressReg_DP_reg[1]_2 ;
  input [0:0]\ParamAddressReg_DP_reg[2]_0 ;
  input [0:0]\ParamAddressReg_DP_reg[5]_0 ;
  input [0:0]\ParamAddressReg_DP_reg[2]_1 ;
  input [0:0]\ParamAddressReg_DP_reg[1]_3 ;
  input [0:0]\ParamAddressReg_DP_reg[6] ;
  input [0:0]\ParamAddressReg_DP_reg[5]_1 ;
  input [0:0]\ParamAddressReg_DP_reg[2]_2 ;
  input [0:0]\ParamAddressReg_DP_reg[2]_3 ;
  input [0:0]\ParamAddressReg_DP_reg[5]_2 ;
  input [0:0]\ParamAddressReg_DP_reg[3]_0 ;
  input [0:0]\ParamAddressReg_DP_reg[0]_2 ;
  input [0:0]\ParamAddressReg_DP_reg[5]_3 ;
  input [0:0]\ParamAddressReg_DP_reg[0]_3 ;
  input [0:0]SyncSignalSyncFF_S_reg_rep__11;
  input [31:0]D;
  input [0:0]SyncSignalSyncFF_S_reg_rep__8;
  input SyncSignalSyncFF_S_reg_rep__1;
  input [0:0]SyncSignalSyncFF_S_reg_rep;

  wire [1:0]AR;
  wire [4:0]ConfigParamAddress_DO;
  wire [8:0]ConfigParamInput_DO;
  wire [31:0]D;
  wire [3:0]\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] ;
  wire [3:0]\DVSAERConfigReg_D_reg[AckDelayRow_D][3] ;
  wire [3:0]\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] ;
  wire [3:0]\DVSAERConfigReg_D_reg[AckExtensionRow_D][3] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel1Column_D][8] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] ;
  wire \DVSAERConfig_D[ExternalAERControl_S] ;
  wire \DVSAERConfig_D[FilterRowOnlyEvents_S] ;
  wire \DVSAERConfig_D[Run_S] ;
  wire \DVSAERConfig_D[WaitOnTransferStall_S] ;
  wire \DVSAEROutput_DP[1]_i_7_n_0 ;
  wire \DVSAEROutput_DP[1]_i_8_n_0 ;
  wire \DVSAEROutput_DP[1]_i_9_n_0 ;
  wire \DVSAEROutput_DP[2]_i_12_n_0 ;
  wire \DVSAEROutput_DP[2]_i_13_n_0 ;
  wire \DVSAEROutput_DP[2]_i_14_n_0 ;
  wire \DVSAEROutput_DP[3]_i_10_n_0 ;
  wire \DVSAEROutput_DP[3]_i_11_n_0 ;
  wire \DVSAEROutput_DP[3]_i_12_n_0 ;
  wire \DVSAEROutput_DP[5]_i_12_n_0 ;
  wire \DVSAEROutput_DP[5]_i_13_n_0 ;
  wire \DVSAEROutput_DP[5]_i_14_n_0 ;
  wire \DVSAEROutput_DP[7]_i_13_n_0 ;
  wire \DVSAEROutput_DP[7]_i_14_n_0 ;
  wire \DVSAEROutput_DP[8]_i_10_n_0 ;
  wire \DVSAEROutput_DP[8]_i_8_n_0 ;
  wire \DVSAEROutput_DP[8]_i_9_n_0 ;
  wire \DVSAEROutput_DP_reg[0]_0 ;
  wire \DVSAEROutput_DP_reg[0]_1 ;
  wire \DVSAEROutput_DP_reg[0]_2 ;
  wire \DVSAEROutput_DP_reg[0]_3 ;
  wire \DVSAEROutput_DP_reg[0]_4 ;
  wire \DVSAEROutput_DP_reg[0]_5 ;
  wire \DVSAEROutput_DP_reg[0]_6 ;
  wire \DVSAEROutput_DP_reg[1]_0 ;
  wire \DVSAEROutput_DP_reg[1]_1 ;
  wire \DVSAEROutput_DP_reg[1]_2 ;
  wire \DVSAEROutput_DP_reg[1]_3 ;
  wire \DVSAEROutput_DP_reg[2]_0 ;
  wire \DVSAEROutput_DP_reg[2]_1 ;
  wire \DVSAEROutput_DP_reg[2]_2 ;
  wire \DVSAEROutput_DP_reg[2]_3 ;
  wire \DVSAEROutput_DP_reg[3]_0 ;
  wire \DVSAEROutput_DP_reg[3]_1 ;
  wire \DVSAEROutput_DP_reg[3]_2 ;
  wire \DVSAEROutput_DP_reg[3]_3 ;
  wire \DVSAEROutput_DP_reg[4]_0 ;
  wire \DVSAEROutput_DP_reg[4]_1 ;
  wire \DVSAEROutput_DP_reg[4]_2 ;
  wire \DVSAEROutput_DP_reg[4]_3 ;
  wire \DVSAEROutput_DP_reg[4]_4 ;
  wire \DVSAEROutput_DP_reg[5]_0 ;
  wire \DVSAEROutput_DP_reg[5]_1 ;
  wire \DVSAEROutput_DP_reg[5]_2 ;
  wire \DVSAEROutput_DP_reg[6]_0 ;
  wire \DVSAEROutput_DP_reg[6]_1 ;
  wire \DVSAEROutput_DP_reg[6]_2 ;
  wire \DVSAEROutput_DP_reg[6]_3 ;
  wire \DVSAEROutput_DP_reg[6]_4 ;
  wire \DVSAEROutput_DP_reg[7]_0 ;
  wire \DVSAEROutput_DP_reg[7]_1 ;
  wire \DVSAEROutput_DP_reg[7]_2 ;
  wire \DVSAEROutput_DP_reg[7]_3 ;
  wire \DVSAEROutput_DP_reg[8]_0 ;
  wire \DVSAEROutput_DP_reg[8]_1 ;
  wire \DVSAEROutput_DP_reg[8]_2 ;
  wire [0:0]E;
  wire LogicClk_CI;
  wire [0:0]\ParamAddressReg_DP_reg[0] ;
  wire [0:0]\ParamAddressReg_DP_reg[0]_0 ;
  wire [0:0]\ParamAddressReg_DP_reg[0]_1 ;
  wire [0:0]\ParamAddressReg_DP_reg[0]_2 ;
  wire [0:0]\ParamAddressReg_DP_reg[0]_3 ;
  wire [0:0]\ParamAddressReg_DP_reg[1] ;
  wire [0:0]\ParamAddressReg_DP_reg[1]_0 ;
  wire [0:0]\ParamAddressReg_DP_reg[1]_1 ;
  wire [0:0]\ParamAddressReg_DP_reg[1]_2 ;
  wire [0:0]\ParamAddressReg_DP_reg[1]_3 ;
  wire [0:0]\ParamAddressReg_DP_reg[2] ;
  wire [0:0]\ParamAddressReg_DP_reg[2]_0 ;
  wire [0:0]\ParamAddressReg_DP_reg[2]_1 ;
  wire [0:0]\ParamAddressReg_DP_reg[2]_2 ;
  wire [0:0]\ParamAddressReg_DP_reg[2]_3 ;
  wire [0:0]\ParamAddressReg_DP_reg[3] ;
  wire [0:0]\ParamAddressReg_DP_reg[3]_0 ;
  wire [0:0]\ParamAddressReg_DP_reg[5] ;
  wire [0:0]\ParamAddressReg_DP_reg[5]_0 ;
  wire [0:0]\ParamAddressReg_DP_reg[5]_1 ;
  wire [0:0]\ParamAddressReg_DP_reg[5]_2 ;
  wire [0:0]\ParamAddressReg_DP_reg[5]_3 ;
  wire [0:0]\ParamAddressReg_DP_reg[6] ;
  wire \ParamInput_DP_reg[0] ;
  wire \ParamInput_DP_reg[0]_0 ;
  wire \ParamInput_DP_reg[0]_1 ;
  wire \ParamInput_DP_reg[0]_2 ;
  wire [31:0]\ParamOutput_DP_reg[31] ;
  wire [8:0]Q;
  wire [0:0]SyncSignalSyncFF_S_reg_rep;
  wire SyncSignalSyncFF_S_reg_rep__1;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__11;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__8;

  FDCE \DVSAERConfigReg_DP_reg[AckDelayColumn_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1] ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[0]),
        .Q(\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] [0]));
  FDCE \DVSAERConfigReg_DP_reg[AckDelayColumn_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1] ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[1]),
        .Q(\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] [1]));
  FDCE \DVSAERConfigReg_DP_reg[AckDelayColumn_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1] ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[2]),
        .Q(\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] [2]));
  FDCE \DVSAERConfigReg_DP_reg[AckDelayColumn_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1] ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[3]),
        .Q(\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] [3]));
  FDCE \DVSAERConfigReg_DP_reg[AckDelayRow_D][0] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[0]),
        .Q(\DVSAERConfigReg_D_reg[AckDelayRow_D][3] [0]));
  FDCE \DVSAERConfigReg_DP_reg[AckDelayRow_D][1] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[1]),
        .Q(\DVSAERConfigReg_D_reg[AckDelayRow_D][3] [1]));
  FDPE \DVSAERConfigReg_DP_reg[AckDelayRow_D][2] 
       (.C(LogicClk_CI),
        .CE(E),
        .D(ConfigParamInput_DO[2]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[AckDelayRow_D][3] [2]));
  FDCE \DVSAERConfigReg_DP_reg[AckDelayRow_D][3] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[3]),
        .Q(\DVSAERConfigReg_D_reg[AckDelayRow_D][3] [3]));
  FDCE \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5] ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[0]),
        .Q(\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] [0]));
  FDCE \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5] ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[1]),
        .Q(\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] [1]));
  FDCE \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5] ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[2]),
        .Q(\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] [2]));
  FDCE \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5] ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[3]),
        .Q(\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] [3]));
  FDPE \DVSAERConfigReg_DP_reg[AckExtensionRow_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0] ),
        .D(ConfigParamInput_DO[0]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[AckExtensionRow_D][3] [0]));
  FDCE \DVSAERConfigReg_DP_reg[AckExtensionRow_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0] ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[1]),
        .Q(\DVSAERConfigReg_D_reg[AckExtensionRow_D][3] [1]));
  FDCE \DVSAERConfigReg_DP_reg[AckExtensionRow_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0] ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[2]),
        .Q(\DVSAERConfigReg_D_reg[AckExtensionRow_D][3] [2]));
  FDCE \DVSAERConfigReg_DP_reg[AckExtensionRow_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0] ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[3]),
        .Q(\DVSAERConfigReg_D_reg[AckExtensionRow_D][3] [3]));
  FDCE \DVSAERConfigReg_DP_reg[ExternalAERControl_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ParamInput_DP_reg[0]_2 ),
        .Q(\DVSAERConfig_D[ExternalAERControl_S] ));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_0 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] [0]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_0 ),
        .D(ConfigParamInput_DO[1]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] [1]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_0 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[2]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] [2]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_0 ),
        .D(ConfigParamInput_DO[3]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] [3]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_0 ),
        .D(ConfigParamInput_DO[4]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] [4]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_0 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] [5]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_0 ),
        .D(ConfigParamInput_DO[6]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] [6]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_0 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] [7]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_0 ),
        .D(ConfigParamInput_DO[8]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] [8]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_0 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] [0]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_0 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] [1]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_0 ),
        .D(ConfigParamInput_DO[2]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] [2]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_0 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[3]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] [3]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_0 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[4]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] [4]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_0 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] [5]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_0 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[6]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] [6]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_0 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] [7]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_0 ),
        .D(ConfigParamInput_DO[8]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] [8]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3] ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Column_D][8] [0]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3] ),
        .D(ConfigParamInput_DO[1]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Column_D][8] [1]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3] ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[2]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Column_D][8] [2]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3] ),
        .D(ConfigParamInput_DO[3]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Column_D][8] [3]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3] ),
        .D(ConfigParamInput_DO[4]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Column_D][8] [4]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3] ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Column_D][8] [5]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3] ),
        .D(ConfigParamInput_DO[6]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Column_D][8] [6]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3] ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Column_D][8] [7]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3] ),
        .D(ConfigParamInput_DO[8]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Column_D][8] [8]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_1 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] [0]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_1 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] [1]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_1 ),
        .D(ConfigParamInput_DO[2]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] [2]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_1 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[3]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] [3]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_1 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[4]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] [4]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_1 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] [5]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_1 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[6]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] [6]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_1 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] [7]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_1 ),
        .D(ConfigParamInput_DO[8]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] [8]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_1 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] [0]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_1 ),
        .D(ConfigParamInput_DO[1]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] [1]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_1 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[2]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] [2]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_1 ),
        .D(ConfigParamInput_DO[3]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] [3]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_1 ),
        .D(ConfigParamInput_DO[4]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] [4]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_1 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] [5]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_1 ),
        .D(ConfigParamInput_DO[6]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] [6]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_1 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] [7]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_1 ),
        .D(ConfigParamInput_DO[8]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] [8]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2] ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] [0]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2] ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] [1]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2] ),
        .D(ConfigParamInput_DO[2]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] [2]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2] ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[3]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] [3]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2] ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[4]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] [4]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2] ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] [5]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2] ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[6]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] [6]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2] ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] [7]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2] ),
        .D(ConfigParamInput_DO[8]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] [8]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_0 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] [0]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_0 ),
        .D(ConfigParamInput_DO[1]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] [1]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_0 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[2]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] [2]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_0 ),
        .D(ConfigParamInput_DO[3]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] [3]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_0 ),
        .D(ConfigParamInput_DO[4]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] [4]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_0 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] [5]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_0 ),
        .D(ConfigParamInput_DO[6]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] [6]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_0 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] [7]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_0 ),
        .D(ConfigParamInput_DO[8]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] [8]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_2 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] [0]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_2 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] [1]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_2 ),
        .D(ConfigParamInput_DO[2]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] [2]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_2 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[3]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] [3]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_2 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[4]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] [4]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_2 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] [5]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_2 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[6]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] [6]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_2 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] [7]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_2 ),
        .D(ConfigParamInput_DO[8]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] [8]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_1 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] [0]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_1 ),
        .D(ConfigParamInput_DO[1]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] [1]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_1 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[2]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] [2]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_1 ),
        .D(ConfigParamInput_DO[3]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] [3]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_1 ),
        .D(ConfigParamInput_DO[4]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] [4]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_1 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] [5]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_1 ),
        .D(ConfigParamInput_DO[6]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] [6]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_1 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] [7]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_1 ),
        .D(ConfigParamInput_DO[8]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] [8]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_0 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] [0]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_0 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] [1]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_0 ),
        .D(ConfigParamInput_DO[2]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] [2]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_0 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[3]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] [3]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_0 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[4]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] [4]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_0 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] [5]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_0 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[6]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] [6]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_0 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] [7]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_0 ),
        .D(ConfigParamInput_DO[8]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] [8]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[6] ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] [0]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[6] ),
        .D(ConfigParamInput_DO[1]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] [1]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[6] ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[2]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] [2]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[6] ),
        .D(ConfigParamInput_DO[3]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] [3]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[6] ),
        .D(ConfigParamInput_DO[4]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] [4]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[6] ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] [5]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[6] ),
        .D(ConfigParamInput_DO[6]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] [6]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[6] ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] [7]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[6] ),
        .D(ConfigParamInput_DO[8]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] [8]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_3 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] [0]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_3 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] [1]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_3 ),
        .D(ConfigParamInput_DO[2]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] [2]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_3 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[3]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] [3]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_3 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[4]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] [4]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_3 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] [5]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_3 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[6]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] [6]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_3 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] [7]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[1]_3 ),
        .D(ConfigParamInput_DO[8]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] [8]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_2 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] [0]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_2 ),
        .D(ConfigParamInput_DO[1]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] [1]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_2 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[2]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] [2]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_2 ),
        .D(ConfigParamInput_DO[3]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] [3]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_2 ),
        .D(ConfigParamInput_DO[4]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] [4]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_2 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] [5]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_2 ),
        .D(ConfigParamInput_DO[6]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] [6]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_2 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] [7]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_2 ),
        .D(ConfigParamInput_DO[8]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] [8]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_1 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] [0]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_1 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] [1]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_1 ),
        .D(ConfigParamInput_DO[2]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] [2]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_1 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[3]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] [3]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_1 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[4]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] [4]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_1 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] [5]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_1 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[6]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] [6]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_1 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] [7]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_1 ),
        .D(ConfigParamInput_DO[8]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] [8]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_2 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] [0]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_2 ),
        .D(ConfigParamInput_DO[1]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] [1]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_2 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[2]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] [2]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_2 ),
        .D(ConfigParamInput_DO[3]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] [3]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_2 ),
        .D(ConfigParamInput_DO[4]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] [4]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_2 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] [5]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_2 ),
        .D(ConfigParamInput_DO[6]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] [6]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_2 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] [7]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_2 ),
        .D(ConfigParamInput_DO[8]),
        .PRE(AR[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] [8]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_3 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] [0]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_3 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] [1]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_3 ),
        .D(ConfigParamInput_DO[2]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] [2]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_3 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[3]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] [3]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_3 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[4]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] [4]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_3 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] [5]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_3 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[6]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] [6]));
  FDCE \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_3 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] [7]));
  FDPE \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[2]_3 ),
        .D(ConfigParamInput_DO[8]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] [8]));
  FDPE \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_3 ),
        .D(ConfigParamInput_DO[0]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8] [0]));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_3 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8] [1]));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_3 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[2]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8] [2]));
  FDPE \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_3 ),
        .D(ConfigParamInput_DO[3]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8] [3]));
  FDPE \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_3 ),
        .D(ConfigParamInput_DO[4]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8] [4]));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_3 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[5]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8] [5]));
  FDPE \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_3 ),
        .D(ConfigParamInput_DO[6]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8] [6]));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_3 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[7]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8] [7]));
  FDPE \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[5]_3 ),
        .D(ConfigParamInput_DO[8]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8] [8]));
  FDPE \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_3 ),
        .D(ConfigParamInput_DO[0]),
        .PRE(AR[1]),
        .Q(Q[0]));
  FDPE \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_3 ),
        .D(ConfigParamInput_DO[1]),
        .PRE(AR[1]),
        .Q(Q[1]));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__11),
        .D(ConfigParamInput_DO[2]),
        .Q(Q[2]));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__11),
        .D(ConfigParamInput_DO[3]),
        .Q(Q[3]));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__11),
        .D(ConfigParamInput_DO[4]),
        .Q(Q[4]));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__11),
        .D(ConfigParamInput_DO[5]),
        .Q(Q[5]));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__11),
        .D(ConfigParamInput_DO[6]),
        .Q(Q[6]));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_3 ),
        .CLR(SyncSignalSyncFF_S_reg_rep__11),
        .D(ConfigParamInput_DO[7]),
        .Q(Q[7]));
  FDPE \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_3 ),
        .D(ConfigParamInput_DO[8]),
        .PRE(AR[1]),
        .Q(Q[8]));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_0 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [0]));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_0 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [1]));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_0 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[2]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [2]));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_0 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[3]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [3]));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_0 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[4]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [4]));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_0 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[5]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [5]));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_0 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[6]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [6]));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_0 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[7]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [7]));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[3]_0 ),
        .CLR(AR[0]),
        .D(ConfigParamInput_DO[8]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [8]));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][0] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_2 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [0]));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][1] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_2 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [1]));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][2] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_2 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[2]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [2]));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][3] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_2 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[3]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [3]));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][4] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_2 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[4]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [4]));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][5] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_2 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[5]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [5]));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][6] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_2 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[6]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [6]));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][7] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_2 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[7]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [7]));
  FDCE \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][8] 
       (.C(LogicClk_CI),
        .CE(\ParamAddressReg_DP_reg[0]_2 ),
        .CLR(AR[1]),
        .D(ConfigParamInput_DO[8]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [8]));
  FDPE \DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\ParamInput_DP_reg[0]_1 ),
        .PRE(AR[1]),
        .Q(\DVSAERConfig_D[FilterRowOnlyEvents_S] ));
  FDCE \DVSAERConfigReg_DP_reg[Run_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ParamInput_DP_reg[0] ),
        .Q(\DVSAERConfig_D[Run_S] ));
  FDCE \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ParamInput_DP_reg[0]_0 ),
        .Q(\DVSAERConfig_D[WaitOnTransferStall_S] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[0]_i_10 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] [0]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] [0]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] [0]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] [0]),
        .O(\DVSAEROutput_DP_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[0]_i_11 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] [0]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] [0]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] [0]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] [0]),
        .O(\DVSAEROutput_DP_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[0]_i_12 
       (.I0(\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] [0]),
        .I1(\DVSAERConfigReg_D_reg[AckExtensionRow_D][3] [0]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] [0]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[AckDelayRow_D][3] [0]),
        .O(\DVSAEROutput_DP_reg[0]_4 ));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    \DVSAEROutput_DP[0]_i_13 
       (.I0(\DVSAERConfig_D[ExternalAERControl_S] ),
        .I1(ConfigParamAddress_DO[1]),
        .I2(\DVSAERConfig_D[FilterRowOnlyEvents_S] ),
        .I3(ConfigParamAddress_DO[0]),
        .I4(\DVSAERConfig_D[WaitOnTransferStall_S] ),
        .O(\DVSAEROutput_DP_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[0]_i_15 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel1Column_D][8] [0]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] [0]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] [0]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] [0]),
        .O(\DVSAEROutput_DP_reg[0]_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[0]_i_7 
       (.I0(Q[0]),
        .I1(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8] [0]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [0]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [0]),
        .O(\DVSAEROutput_DP_reg[0]_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[0]_i_9 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] [0]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] [0]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] [0]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] [0]),
        .O(\DVSAEROutput_DP_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[1]_i_12 
       (.I0(Q[1]),
        .I1(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8] [1]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [1]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [1]),
        .O(\DVSAEROutput_DP_reg[1]_3 ));
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \DVSAEROutput_DP[1]_i_3 
       (.I0(\DVSAEROutput_DP[1]_i_7_n_0 ),
        .I1(\DVSAEROutput_DP[1]_i_8_n_0 ),
        .I2(ConfigParamAddress_DO[3]),
        .I3(ConfigParamAddress_DO[2]),
        .I4(\DVSAEROutput_DP[1]_i_9_n_0 ),
        .O(\DVSAEROutput_DP_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[1]_i_5 
       (.I0(\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] [1]),
        .I1(\DVSAERConfigReg_D_reg[AckExtensionRow_D][3] [1]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] [1]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[AckDelayRow_D][3] [1]),
        .O(\DVSAEROutput_DP_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[1]_i_6 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel1Column_D][8] [1]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] [1]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] [1]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] [1]),
        .O(\DVSAEROutput_DP_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[1]_i_7 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] [1]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] [1]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] [1]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] [1]),
        .O(\DVSAEROutput_DP[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[1]_i_8 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] [1]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] [1]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] [1]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] [1]),
        .O(\DVSAEROutput_DP[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[1]_i_9 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] [1]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] [1]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] [1]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] [1]),
        .O(\DVSAEROutput_DP[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[2]_i_10 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel1Column_D][8] [2]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] [2]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] [2]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] [2]),
        .O(\DVSAEROutput_DP_reg[2]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[2]_i_11 
       (.I0(\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] [2]),
        .I1(\DVSAERConfigReg_D_reg[AckExtensionRow_D][3] [2]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] [2]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[AckDelayRow_D][3] [2]),
        .O(\DVSAEROutput_DP_reg[2]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[2]_i_12 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] [2]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] [2]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] [2]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] [2]),
        .O(\DVSAEROutput_DP[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[2]_i_13 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] [2]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] [2]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] [2]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] [2]),
        .O(\DVSAEROutput_DP[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[2]_i_14 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] [2]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] [2]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] [2]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] [2]),
        .O(\DVSAEROutput_DP[2]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hF053FF53)) 
    \DVSAEROutput_DP[2]_i_6 
       (.I0(\DVSAEROutput_DP[2]_i_12_n_0 ),
        .I1(\DVSAEROutput_DP[2]_i_13_n_0 ),
        .I2(ConfigParamAddress_DO[2]),
        .I3(ConfigParamAddress_DO[3]),
        .I4(\DVSAEROutput_DP[2]_i_14_n_0 ),
        .O(\DVSAEROutput_DP_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[2]_i_9 
       (.I0(Q[2]),
        .I1(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8] [2]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [2]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [2]),
        .O(\DVSAEROutput_DP_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[3]_i_10 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] [3]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] [3]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] [3]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] [3]),
        .O(\DVSAEROutput_DP[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[3]_i_11 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] [3]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] [3]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] [3]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] [3]),
        .O(\DVSAEROutput_DP[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[3]_i_12 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] [3]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] [3]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] [3]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] [3]),
        .O(\DVSAEROutput_DP[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[3]_i_13 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel1Column_D][8] [3]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] [3]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] [3]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] [3]),
        .O(\DVSAEROutput_DP_reg[3]_2 ));
  LUT6 #(
    .INIT(64'hCC44000CCC44CC0C)) 
    \DVSAEROutput_DP[3]_i_4 
       (.I0(\DVSAEROutput_DP[3]_i_10_n_0 ),
        .I1(ConfigParamAddress_DO[4]),
        .I2(\DVSAEROutput_DP[3]_i_11_n_0 ),
        .I3(ConfigParamAddress_DO[3]),
        .I4(ConfigParamAddress_DO[2]),
        .I5(\DVSAEROutput_DP[3]_i_12_n_0 ),
        .O(\DVSAEROutput_DP_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[3]_i_5 
       (.I0(\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] [3]),
        .I1(\DVSAERConfigReg_D_reg[AckExtensionRow_D][3] [3]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] [3]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[AckDelayRow_D][3] [3]),
        .O(\DVSAEROutput_DP_reg[3]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[3]_i_9 
       (.I0(Q[3]),
        .I1(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8] [3]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [3]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [3]),
        .O(\DVSAEROutput_DP_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[4]_i_10 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] [4]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] [4]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] [4]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] [4]),
        .O(\DVSAEROutput_DP_reg[4]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[4]_i_11 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] [4]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] [4]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] [4]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] [4]),
        .O(\DVSAEROutput_DP_reg[4]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[4]_i_5 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel1Column_D][8] [4]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] [4]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] [4]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] [4]),
        .O(\DVSAEROutput_DP_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[4]_i_8 
       (.I0(Q[4]),
        .I1(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8] [4]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [4]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [4]),
        .O(\DVSAEROutput_DP_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[4]_i_9 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] [4]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] [4]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] [4]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] [4]),
        .O(\DVSAEROutput_DP_reg[4]_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[5]_i_12 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] [5]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] [5]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] [5]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] [5]),
        .O(\DVSAEROutput_DP[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[5]_i_13 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] [5]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] [5]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] [5]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] [5]),
        .O(\DVSAEROutput_DP[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[5]_i_14 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] [5]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] [5]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] [5]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] [5]),
        .O(\DVSAEROutput_DP[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[5]_i_5 
       (.I0(Q[5]),
        .I1(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8] [5]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [5]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [5]),
        .O(\DVSAEROutput_DP_reg[5]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[5]_i_7 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel1Column_D][8] [5]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] [5]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] [5]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] [5]),
        .O(\DVSAEROutput_DP_reg[5]_1 ));
  LUT5 #(
    .INIT(32'hF305F3F5)) 
    \DVSAEROutput_DP[5]_i_8 
       (.I0(\DVSAEROutput_DP[5]_i_12_n_0 ),
        .I1(\DVSAEROutput_DP[5]_i_13_n_0 ),
        .I2(ConfigParamAddress_DO[3]),
        .I3(ConfigParamAddress_DO[2]),
        .I4(\DVSAEROutput_DP[5]_i_14_n_0 ),
        .O(\DVSAEROutput_DP_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[6]_i_10 
       (.I0(Q[6]),
        .I1(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8] [6]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [6]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [6]),
        .O(\DVSAEROutput_DP_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[6]_i_11 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] [6]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] [6]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] [6]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] [6]),
        .O(\DVSAEROutput_DP_reg[6]_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[6]_i_12 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] [6]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] [6]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] [6]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] [6]),
        .O(\DVSAEROutput_DP_reg[6]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[6]_i_13 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] [6]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] [6]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] [6]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] [6]),
        .O(\DVSAEROutput_DP_reg[6]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[6]_i_7 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel1Column_D][8] [6]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] [6]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] [6]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] [6]),
        .O(\DVSAEROutput_DP_reg[6]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[7]_i_11 
       (.I0(Q[7]),
        .I1(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8] [7]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [7]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [7]),
        .O(\DVSAEROutput_DP_reg[7]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[7]_i_13 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] [7]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] [7]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] [7]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] [7]),
        .O(\DVSAEROutput_DP[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[7]_i_14 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] [7]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] [7]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] [7]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] [7]),
        .O(\DVSAEROutput_DP[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[7]_i_4 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel1Column_D][8] [7]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] [7]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] [7]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] [7]),
        .O(\DVSAEROutput_DP_reg[7]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[7]_i_8 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] [7]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] [7]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] [7]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] [7]),
        .O(\DVSAEROutput_DP_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[8]_i_10 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] [8]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] [8]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] [8]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] [8]),
        .O(\DVSAEROutput_DP[8]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hF305F3F5)) 
    \DVSAEROutput_DP[8]_i_4 
       (.I0(\DVSAEROutput_DP[8]_i_8_n_0 ),
        .I1(\DVSAEROutput_DP[8]_i_9_n_0 ),
        .I2(ConfigParamAddress_DO[2]),
        .I3(ConfigParamAddress_DO[3]),
        .I4(\DVSAEROutput_DP[8]_i_10_n_0 ),
        .O(\DVSAEROutput_DP_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[8]_i_5 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel1Column_D][8] [8]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] [8]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] [8]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] [8]),
        .O(\DVSAEROutput_DP_reg[8]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[8]_i_6 
       (.I0(Q[8]),
        .I1(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8] [8]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [8]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [8]),
        .O(\DVSAEROutput_DP_reg[8]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[8]_i_8 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] [8]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] [8]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] [8]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] [8]),
        .O(\DVSAEROutput_DP[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[8]_i_9 
       (.I0(\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] [8]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] [8]),
        .I2(ConfigParamAddress_DO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] [8]),
        .I4(ConfigParamAddress_DO[0]),
        .I5(\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] [8]),
        .O(\DVSAEROutput_DP[8]_i_9_n_0 ));
  FDCE \DVSAEROutput_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(D[0]),
        .Q(\ParamOutput_DP_reg[31] [0]));
  FDCE \DVSAEROutput_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(D[10]),
        .Q(\ParamOutput_DP_reg[31] [10]));
  FDCE \DVSAEROutput_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(D[11]),
        .Q(\ParamOutput_DP_reg[31] [11]));
  FDCE \DVSAEROutput_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__1),
        .D(D[12]),
        .Q(\ParamOutput_DP_reg[31] [12]));
  FDCE \DVSAEROutput_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__1),
        .D(D[13]),
        .Q(\ParamOutput_DP_reg[31] [13]));
  FDCE \DVSAEROutput_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__1),
        .D(D[14]),
        .Q(\ParamOutput_DP_reg[31] [14]));
  FDCE \DVSAEROutput_DP_reg[15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__1),
        .D(D[15]),
        .Q(\ParamOutput_DP_reg[31] [15]));
  FDCE \DVSAEROutput_DP_reg[16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8),
        .D(D[16]),
        .Q(\ParamOutput_DP_reg[31] [16]));
  FDCE \DVSAEROutput_DP_reg[17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8),
        .D(D[17]),
        .Q(\ParamOutput_DP_reg[31] [17]));
  FDCE \DVSAEROutput_DP_reg[18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8),
        .D(D[18]),
        .Q(\ParamOutput_DP_reg[31] [18]));
  FDCE \DVSAEROutput_DP_reg[19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8),
        .D(D[19]),
        .Q(\ParamOutput_DP_reg[31] [19]));
  FDCE \DVSAEROutput_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(D[1]),
        .Q(\ParamOutput_DP_reg[31] [1]));
  FDCE \DVSAEROutput_DP_reg[20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8),
        .D(D[20]),
        .Q(\ParamOutput_DP_reg[31] [20]));
  FDCE \DVSAEROutput_DP_reg[21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8),
        .D(D[21]),
        .Q(\ParamOutput_DP_reg[31] [21]));
  FDCE \DVSAEROutput_DP_reg[22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8),
        .D(D[22]),
        .Q(\ParamOutput_DP_reg[31] [22]));
  FDCE \DVSAEROutput_DP_reg[23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8),
        .D(D[23]),
        .Q(\ParamOutput_DP_reg[31] [23]));
  FDCE \DVSAEROutput_DP_reg[24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8),
        .D(D[24]),
        .Q(\ParamOutput_DP_reg[31] [24]));
  FDCE \DVSAEROutput_DP_reg[25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8),
        .D(D[25]),
        .Q(\ParamOutput_DP_reg[31] [25]));
  FDCE \DVSAEROutput_DP_reg[26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8),
        .D(D[26]),
        .Q(\ParamOutput_DP_reg[31] [26]));
  FDCE \DVSAEROutput_DP_reg[27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8),
        .D(D[27]),
        .Q(\ParamOutput_DP_reg[31] [27]));
  FDCE \DVSAEROutput_DP_reg[28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8),
        .D(D[28]),
        .Q(\ParamOutput_DP_reg[31] [28]));
  FDCE \DVSAEROutput_DP_reg[29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8),
        .D(D[29]),
        .Q(\ParamOutput_DP_reg[31] [29]));
  FDCE \DVSAEROutput_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(D[2]),
        .Q(\ParamOutput_DP_reg[31] [2]));
  FDCE \DVSAEROutput_DP_reg[30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8),
        .D(D[30]),
        .Q(\ParamOutput_DP_reg[31] [30]));
  FDCE \DVSAEROutput_DP_reg[31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__8),
        .D(D[31]),
        .Q(\ParamOutput_DP_reg[31] [31]));
  FDCE \DVSAEROutput_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(D[3]),
        .Q(\ParamOutput_DP_reg[31] [3]));
  FDCE \DVSAEROutput_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(D[4]),
        .Q(\ParamOutput_DP_reg[31] [4]));
  FDCE \DVSAEROutput_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(D[5]),
        .Q(\ParamOutput_DP_reg[31] [5]));
  FDCE \DVSAEROutput_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(D[6]),
        .Q(\ParamOutput_DP_reg[31] [6]));
  FDCE \DVSAEROutput_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(D[7]),
        .Q(\ParamOutput_DP_reg[31] [7]));
  MUXF7 \DVSAEROutput_DP_reg[7]_i_7 
       (.I0(\DVSAEROutput_DP[7]_i_13_n_0 ),
        .I1(\DVSAEROutput_DP[7]_i_14_n_0 ),
        .O(\DVSAEROutput_DP_reg[7]_0 ),
        .S(ConfigParamAddress_DO[2]));
  FDCE \DVSAEROutput_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(D[8]),
        .Q(\ParamOutput_DP_reg[31] [8]));
  FDCE \DVSAEROutput_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep),
        .D(D[9]),
        .Q(\ParamOutput_DP_reg[31] [9]));
endmodule

(* ORIG_REF_NAME = "DVSAERStateMachine" *) 
module brd_testAERDVSSM_0_0_DVSAERStateMachine
   (Q,
    DVSAERAck_SBO,
    DVSAERReset_SBO,
    \DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] ,
    \DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] ,
    \DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] ,
    \DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] ,
    \FifoControl_SI[WriteSide][Write_S] ,
    LogicClk_CI,
    AR,
    SyncSignalSyncFF_S_reg_rep__0,
    SyncSignalSyncFF_S_reg_rep__1,
    SyncSignalSyncFF_S_reg_rep__35,
    O180,
    O182,
    SyncReset_RO,
    O183,
    O181,
    \DVSAERConfigReg2_D_reg[AckDelayRow_D][3] ,
    \DVSAERConfigReg2_D_reg[AckExtensionRow_D][3] ,
    \DVSAERConfigReg2_D_reg[AckDelayColumn_D][3] ,
    \DVSAERConfigReg2_D_reg[AckExtensionColumn_D][3] ,
    \DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8] ,
    SyncSignalSyncFF_S_reg_rep__33,
    \DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8] ,
    \DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8] ,
    \DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8] ,
    \DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8] ,
    \DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8] ,
    \DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8] ,
    \DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8] ,
    \DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8] ,
    \DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8] ,
    \DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8] ,
    \DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8] ,
    \DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8] ,
    \DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8] ,
    \DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8] ,
    \DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8] ,
    \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8] ,
    \DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8] ,
    \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8] ,
    \DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8] ,
    SyncSignalSyncFF_S_reg_rep__7,
    DVSAERReq_ABI,
    \FifoControl_SO[WriteSide][AlmostFull_S] ,
    DVSAERData_AI);
  output [10:0]Q;
  output DVSAERAck_SBO;
  output DVSAERReset_SBO;
  output [39:0]\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] ;
  output [39:0]\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] ;
  output [39:0]\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] ;
  output [39:0]\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] ;
  output \FifoControl_SI[WriteSide][Write_S] ;
  input LogicClk_CI;
  input [2:0]AR;
  input [1:0]SyncSignalSyncFF_S_reg_rep__0;
  input SyncSignalSyncFF_S_reg_rep__1;
  input [0:0]SyncSignalSyncFF_S_reg_rep__35;
  input O180;
  input O182;
  input SyncReset_RO;
  input O183;
  input O181;
  input [3:0]\DVSAERConfigReg2_D_reg[AckDelayRow_D][3] ;
  input [3:0]\DVSAERConfigReg2_D_reg[AckExtensionRow_D][3] ;
  input [3:0]\DVSAERConfigReg2_D_reg[AckDelayColumn_D][3] ;
  input [3:0]\DVSAERConfigReg2_D_reg[AckExtensionColumn_D][3] ;
  input [8:0]\DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8] ;
  input [1:0]SyncSignalSyncFF_S_reg_rep__33;
  input [8:0]\DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8] ;
  input [8:0]\DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8] ;
  input [8:0]\DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8] ;
  input [8:0]\DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8] ;
  input [8:0]\DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8] ;
  input [8:0]\DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8] ;
  input [8:0]\DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8] ;
  input [8:0]\DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8] ;
  input [8:0]\DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8] ;
  input [8:0]\DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8] ;
  input [8:0]\DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8] ;
  input [8:0]\DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8] ;
  input [8:0]\DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8] ;
  input [8:0]\DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8] ;
  input [8:0]\DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8] ;
  input [8:0]\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8] ;
  input [8:0]\DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8] ;
  input [8:0]\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8] ;
  input [8:0]\DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8] ;
  input [0:0]SyncSignalSyncFF_S_reg_rep__7;
  input DVSAERReq_ABI;
  input \FifoControl_SO[WriteSide][AlmostFull_S] ;
  input [10:0]DVSAERData_AI;

  wire [2:0]AR;
  wire BOOL1;
  wire BOOL10_out;
  wire BOOL121_in;
  wire BOOL123_in;
  wire BOOL2;
  wire BOOL21_out;
  wire BOOL3;
  wire BOOL32_out;
  wire BOOL4;
  wire BOOL43_out;
  wire BOOL5;
  wire BOOL54_out;
  wire BOOL6;
  wire BOOL65_out;
  wire BOOL7;
  wire BOOL76_out;
  wire BOOL77_out;
  wire BOOL78_out;
  wire DVSAERAckReg_SB;
  wire DVSAERAckReg_SB0;
  wire DVSAERAck_SBO;
  wire [39:0]\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] ;
  wire [39:0]\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] ;
  wire [39:0]\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] ;
  wire [39:0]\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] ;
  wire [3:0]\DVSAERConfigReg2_D_reg[AckDelayColumn_D][3] ;
  wire [3:0]\DVSAERConfigReg2_D_reg[AckDelayRow_D][3] ;
  wire [3:0]\DVSAERConfigReg2_D_reg[AckExtensionColumn_D][3] ;
  wire [3:0]\DVSAERConfigReg2_D_reg[AckExtensionRow_D][3] ;
  wire [8:0]\DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8] ;
  wire [8:0]\DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8] ;
  wire [8:0]\DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8] ;
  wire [8:0]\DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8] ;
  wire [8:0]\DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8] ;
  wire [8:0]\DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8] ;
  wire [8:0]\DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8] ;
  wire [8:0]\DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8] ;
  wire [8:0]\DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8] ;
  wire [8:0]\DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8] ;
  wire [8:0]\DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8] ;
  wire [8:0]\DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8] ;
  wire [8:0]\DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8] ;
  wire [8:0]\DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8] ;
  wire [8:0]\DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8] ;
  wire [8:0]\DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8] ;
  wire [8:0]\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8] ;
  wire [8:0]\DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8] ;
  wire [8:0]\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8] ;
  wire [8:0]\DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8] ;
  wire \DVSAERConfigReg_D_reg[AckDelayColumn_D_n_0_][0] ;
  wire \DVSAERConfigReg_D_reg[AckDelayColumn_D_n_0_][1] ;
  wire \DVSAERConfigReg_D_reg[AckDelayColumn_D_n_0_][2] ;
  wire \DVSAERConfigReg_D_reg[AckDelayColumn_D_n_0_][3] ;
  wire \DVSAERConfigReg_D_reg[AckDelayRow_D_n_0_][0] ;
  wire \DVSAERConfigReg_D_reg[AckDelayRow_D_n_0_][1] ;
  wire \DVSAERConfigReg_D_reg[AckDelayRow_D_n_0_][2] ;
  wire \DVSAERConfigReg_D_reg[AckDelayRow_D_n_0_][3] ;
  wire \DVSAERConfigReg_D_reg[AckExtensionColumn_D_n_0_][0] ;
  wire \DVSAERConfigReg_D_reg[AckExtensionColumn_D_n_0_][1] ;
  wire \DVSAERConfigReg_D_reg[AckExtensionColumn_D_n_0_][2] ;
  wire \DVSAERConfigReg_D_reg[AckExtensionColumn_D_n_0_][3] ;
  wire \DVSAERConfigReg_D_reg[AckExtensionRow_D_n_0_][0] ;
  wire \DVSAERConfigReg_D_reg[AckExtensionRow_D_n_0_][1] ;
  wire \DVSAERConfigReg_D_reg[AckExtensionRow_D_n_0_][2] ;
  wire \DVSAERConfigReg_D_reg[AckExtensionRow_D_n_0_][3] ;
  wire \DVSAERConfigReg_D_reg[ExternalAERControl_S_n_0_] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel0Column_D]__0 ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel0Row_D]__0 ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel1Column_D]__0 ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel1Row_D]__0 ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel2Column_D]__0 ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel2Row_D]__0 ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel3Column_D]__0 ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel3Row_D]__0 ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel4Column_D]__0 ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel4Row_D]__0 ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel5Column_D]__0 ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel5Row_D]__0 ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel6Column_D]__0 ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel6Row_D]__0 ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel7Column_D]__0 ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel7Row_D]__0 ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterROIEndColumn_D]__0 ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterROIEndRow_D]__0 ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterROIStartColumn_D]__0 ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterROIStartRow_D]__0 ;
  wire \DVSAERConfigReg_D_reg[FilterRowOnlyEvents_S]__0 ;
  wire \DVSAERConfigReg_D_reg[Run_S]__0 ;
  wire \DVSAERConfigReg_D_reg[WaitOnTransferStall_S]__0 ;
  wire [10:0]DVSAERData_AI;
  wire DVSAERReq_ABI;
  wire DVSAERResetReg_SB;
  wire DVSAERReset_SBO;
  wire [12:0]DVSEventDataReg_D;
  wire [13:13]DVSEventOutDataReg_D;
  wire DVSEventOutValidReg_S;
  wire DVSEventValidReg_S;
  wire \FSM_sequential_State_DP[2]_i_9__0_n_0 ;
  wire \FifoControl_SI[WriteSide][Write_S] ;
  wire \FifoControl_SO[WriteSide][AlmostFull_S] ;
  wire LogicClk_CI;
  wire O180;
  wire O181;
  wire O182;
  wire O183;
  wire [8:0]Output_SO;
  wire [12:0]Output_SO__0;
  wire PixelFilterInValidReg_S;
  wire [13:13]PixelFilterOutDataReg_D;
  wire PixelFilterOutValidReg_S;
  wire [10:0]Q;
  wire ROIFilterInValidReg_S;
  wire [13:13]ROIFilterOutDataReg_D;
  wire ROIFilterOutValidReg_S;
  wire RowOnlyFilterInValidReg_S;
  wire [2:0]State_DN__0;
  (* RTL_KEEP = "yes" *) wire [2:0]State_DP;
  wire StatisticsEventsColumn_SN;
  wire StatisticsEventsRow_SN;
  wire StatisticsFilteredPixels_SN;
  wire SyncReset_RO;
  wire [1:0]SyncSignalSyncFF_S_reg_rep__0;
  wire SyncSignalSyncFF_S_reg_rep__1;
  wire [1:0]SyncSignalSyncFF_S_reg_rep__33;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__35;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__7;
  wire aerAckCounter_n_1;
  wire aerAckCounter_n_2;
  wire aerAckCounter_n_3;
  wire dvsEventDataRegister_n_12;
  wire dvsEventDataRegister_n_13;
  wire dvsEventDataRegister_n_14;
  wire dvsEventDataRegister_n_15;
  wire dvsEventDataRegister_n_16;
  wire dvsEventDataRegister_n_17;
  wire dvsEventDataRegister_n_18;
  wire dvsEventDataRegister_n_19;
  wire dvsEventDataRegister_n_20;
  wire \pixelFilterSupportEnabled.pixelFilterDataRegister_n_10 ;
  wire \pixelFilterSupportEnabled.pixelFilterDataRegister_n_11 ;
  wire \pixelFilterSupportEnabled.pixelFilterDataRegister_n_2 ;
  wire \pixelFilterSupportEnabled.pixelFilterDataRegister_n_3 ;
  wire \pixelFilterSupportEnabled.pixelFilterDataRegister_n_4 ;
  wire \pixelFilterSupportEnabled.pixelFilterDataRegister_n_5 ;
  wire \pixelFilterSupportEnabled.pixelFilterDataRegister_n_6 ;
  wire \pixelFilterSupportEnabled.pixelFilterDataRegister_n_7 ;
  wire \pixelFilterSupportEnabled.pixelFilterDataRegister_n_8 ;
  wire \pixelFilterSupportEnabled.pixelFilterDataRegister_n_9 ;
  wire \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_0 ;
  wire \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_1 ;
  wire \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_2 ;
  wire \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_3 ;
  wire \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_4 ;
  wire \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_5 ;
  wire \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_6 ;
  wire \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_7 ;
  wire \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_8 ;
  wire \roiFilterSupportEnabled.roiFilterDataRegister_n_1 ;
  wire \roiFilterSupportEnabled.roiFilterDataRegister_n_10 ;
  wire \roiFilterSupportEnabled.roiFilterDataRegister_n_11 ;
  wire \roiFilterSupportEnabled.roiFilterDataRegister_n_12 ;
  wire \roiFilterSupportEnabled.roiFilterDataRegister_n_13 ;
  wire \roiFilterSupportEnabled.roiFilterDataRegister_n_14 ;
  wire \roiFilterSupportEnabled.roiFilterDataRegister_n_15 ;
  wire \roiFilterSupportEnabled.roiFilterDataRegister_n_16 ;
  wire \roiFilterSupportEnabled.roiFilterDataRegister_n_17 ;
  wire \roiFilterSupportEnabled.roiFilterDataRegister_n_18 ;
  wire \roiFilterSupportEnabled.roiFilterDataRegister_n_19 ;
  wire \roiFilterSupportEnabled.roiFilterDataRegister_n_2 ;
  wire \roiFilterSupportEnabled.roiFilterDataRegister_n_3 ;
  wire \roiFilterSupportEnabled.roiFilterDataRegister_n_4 ;
  wire \roiFilterSupportEnabled.roiFilterDataRegister_n_5 ;
  wire \roiFilterSupportEnabled.roiFilterDataRegister_n_6 ;
  wire \roiFilterSupportEnabled.roiFilterDataRegister_n_7 ;
  wire \roiFilterSupportEnabled.roiFilterDataRegister_n_8 ;
  wire \roiFilterSupportEnabled.roiFilterDataRegister_n_9 ;
  wire \statisticsSupport.StatisticsEventsColumnReg_n_0 ;
  wire \statisticsSupport.StatisticsEventsDroppedReg_n_0 ;
  wire \statisticsSupport.StatisticsEventsRowReg_n_0 ;
  wire \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_0 ;
  wire \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_1 ;
  wire \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_2 ;
  wire \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_3 ;
  wire \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_4 ;

  LUT5 #(
    .INIT(32'h7777FEFF)) 
    DVSAERAck_SBO_i_3
       (.I0(State_DP[2]),
        .I1(State_DP[0]),
        .I2(\DVSAERConfigReg_D_reg[Run_S]__0 ),
        .I3(\DVSAERConfigReg_D_reg[ExternalAERControl_S_n_0_] ),
        .I4(State_DP[1]),
        .O(DVSAERAckReg_SB0));
  FDPE DVSAERAck_SBO_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(DVSAERAckReg_SB),
        .PRE(SyncReset_RO),
        .Q(DVSAERAck_SBO));
  FDCE \DVSAERConfigReg_D_reg[AckDelayColumn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(\DVSAERConfigReg2_D_reg[AckDelayColumn_D][3] [0]),
        .Q(\DVSAERConfigReg_D_reg[AckDelayColumn_D_n_0_][0] ));
  FDCE \DVSAERConfigReg_D_reg[AckDelayColumn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(\DVSAERConfigReg2_D_reg[AckDelayColumn_D][3] [1]),
        .Q(\DVSAERConfigReg_D_reg[AckDelayColumn_D_n_0_][1] ));
  FDCE \DVSAERConfigReg_D_reg[AckDelayColumn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(\DVSAERConfigReg2_D_reg[AckDelayColumn_D][3] [2]),
        .Q(\DVSAERConfigReg_D_reg[AckDelayColumn_D_n_0_][2] ));
  FDCE \DVSAERConfigReg_D_reg[AckDelayColumn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(\DVSAERConfigReg2_D_reg[AckDelayColumn_D][3] [3]),
        .Q(\DVSAERConfigReg_D_reg[AckDelayColumn_D_n_0_][3] ));
  FDCE \DVSAERConfigReg_D_reg[AckDelayRow_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(\DVSAERConfigReg2_D_reg[AckDelayRow_D][3] [0]),
        .Q(\DVSAERConfigReg_D_reg[AckDelayRow_D_n_0_][0] ));
  FDCE \DVSAERConfigReg_D_reg[AckDelayRow_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(\DVSAERConfigReg2_D_reg[AckDelayRow_D][3] [1]),
        .Q(\DVSAERConfigReg_D_reg[AckDelayRow_D_n_0_][1] ));
  FDPE \DVSAERConfigReg_D_reg[AckDelayRow_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[AckDelayRow_D][3] [2]),
        .PRE(AR[0]),
        .Q(\DVSAERConfigReg_D_reg[AckDelayRow_D_n_0_][2] ));
  FDCE \DVSAERConfigReg_D_reg[AckDelayRow_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(\DVSAERConfigReg2_D_reg[AckDelayRow_D][3] [3]),
        .Q(\DVSAERConfigReg_D_reg[AckDelayRow_D_n_0_][3] ));
  FDCE \DVSAERConfigReg_D_reg[AckExtensionColumn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(\DVSAERConfigReg2_D_reg[AckExtensionColumn_D][3] [0]),
        .Q(\DVSAERConfigReg_D_reg[AckExtensionColumn_D_n_0_][0] ));
  FDCE \DVSAERConfigReg_D_reg[AckExtensionColumn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(\DVSAERConfigReg2_D_reg[AckExtensionColumn_D][3] [1]),
        .Q(\DVSAERConfigReg_D_reg[AckExtensionColumn_D_n_0_][1] ));
  FDCE \DVSAERConfigReg_D_reg[AckExtensionColumn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(\DVSAERConfigReg2_D_reg[AckExtensionColumn_D][3] [2]),
        .Q(\DVSAERConfigReg_D_reg[AckExtensionColumn_D_n_0_][2] ));
  FDCE \DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(\DVSAERConfigReg2_D_reg[AckExtensionColumn_D][3] [3]),
        .Q(\DVSAERConfigReg_D_reg[AckExtensionColumn_D_n_0_][3] ));
  FDPE \DVSAERConfigReg_D_reg[AckExtensionRow_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[AckExtensionRow_D][3] [0]),
        .PRE(AR[2]),
        .Q(\DVSAERConfigReg_D_reg[AckExtensionRow_D_n_0_][0] ));
  FDCE \DVSAERConfigReg_D_reg[AckExtensionRow_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(\DVSAERConfigReg2_D_reg[AckExtensionRow_D][3] [1]),
        .Q(\DVSAERConfigReg_D_reg[AckExtensionRow_D_n_0_][1] ));
  FDCE \DVSAERConfigReg_D_reg[AckExtensionRow_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(\DVSAERConfigReg2_D_reg[AckExtensionRow_D][3] [2]),
        .Q(\DVSAERConfigReg_D_reg[AckExtensionRow_D_n_0_][2] ));
  FDCE \DVSAERConfigReg_D_reg[AckExtensionRow_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(\DVSAERConfigReg2_D_reg[AckExtensionRow_D][3] [3]),
        .Q(\DVSAERConfigReg_D_reg[AckExtensionRow_D_n_0_][3] ));
  FDCE \DVSAERConfigReg_D_reg[ExternalAERControl_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(O183),
        .Q(\DVSAERConfigReg_D_reg[ExternalAERControl_S_n_0_] ));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel0Column_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Column_D]__0 [0]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel0Column_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8] [1]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Column_D]__0 [1]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel0Column_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8] [2]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Column_D]__0 [2]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel0Column_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8] [3]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Column_D]__0 [3]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel0Column_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8] [4]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Column_D]__0 [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel0Column_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Column_D]__0 [5]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel0Column_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8] [6]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Column_D]__0 [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel0Column_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Column_D]__0 [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8] [8]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Column_D]__0 [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel0Row_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Row_D]__0 [0]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel0Row_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8] [1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Row_D]__0 [1]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel0Row_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8] [2]),
        .PRE(SyncSignalSyncFF_S_reg_rep__33[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Row_D]__0 [2]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel0Row_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8] [3]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Row_D]__0 [3]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel0Row_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8] [4]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Row_D]__0 [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel0Row_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Row_D]__0 [5]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel0Row_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8] [6]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Row_D]__0 [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel0Row_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Row_D]__0 [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8] [8]),
        .PRE(SyncSignalSyncFF_S_reg_rep__33[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Row_D]__0 [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel1Column_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Column_D]__0 [0]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel1Column_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8] [1]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Column_D]__0 [1]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel1Column_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8] [2]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Column_D]__0 [2]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel1Column_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8] [3]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Column_D]__0 [3]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel1Column_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8] [4]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Column_D]__0 [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel1Column_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Column_D]__0 [5]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel1Column_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8] [6]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Column_D]__0 [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel1Column_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Column_D]__0 [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel1Column_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8] [8]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Column_D]__0 [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel1Row_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Row_D]__0 [0]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel1Row_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8] [1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Row_D]__0 [1]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel1Row_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8] [2]),
        .PRE(SyncSignalSyncFF_S_reg_rep__33[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Row_D]__0 [2]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel1Row_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8] [3]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Row_D]__0 [3]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel1Row_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8] [4]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Row_D]__0 [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel1Row_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Row_D]__0 [5]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel1Row_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8] [6]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Row_D]__0 [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel1Row_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Row_D]__0 [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8] [8]),
        .PRE(SyncSignalSyncFF_S_reg_rep__33[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Row_D]__0 [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel2Column_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Column_D]__0 [0]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel2Column_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8] [1]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Column_D]__0 [1]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel2Column_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8] [2]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Column_D]__0 [2]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel2Column_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8] [3]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Column_D]__0 [3]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel2Column_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8] [4]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Column_D]__0 [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel2Column_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Column_D]__0 [5]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel2Column_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8] [6]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Column_D]__0 [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel2Column_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Column_D]__0 [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8] [8]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Column_D]__0 [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel2Row_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Row_D]__0 [0]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel2Row_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8] [1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Row_D]__0 [1]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel2Row_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8] [2]),
        .PRE(SyncSignalSyncFF_S_reg_rep__33[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Row_D]__0 [2]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel2Row_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8] [3]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Row_D]__0 [3]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel2Row_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8] [4]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Row_D]__0 [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel2Row_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Row_D]__0 [5]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel2Row_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8] [6]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Row_D]__0 [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel2Row_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Row_D]__0 [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8] [8]),
        .PRE(SyncSignalSyncFF_S_reg_rep__33[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Row_D]__0 [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel3Column_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Column_D]__0 [0]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel3Column_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8] [1]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Column_D]__0 [1]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel3Column_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8] [2]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Column_D]__0 [2]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel3Column_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8] [3]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Column_D]__0 [3]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel3Column_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8] [4]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Column_D]__0 [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel3Column_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Column_D]__0 [5]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel3Column_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8] [6]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Column_D]__0 [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel3Column_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Column_D]__0 [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8] [8]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Column_D]__0 [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel3Row_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Row_D]__0 [0]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel3Row_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8] [1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Row_D]__0 [1]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel3Row_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8] [2]),
        .PRE(SyncSignalSyncFF_S_reg_rep__33[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Row_D]__0 [2]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel3Row_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8] [3]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Row_D]__0 [3]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel3Row_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8] [4]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Row_D]__0 [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel3Row_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Row_D]__0 [5]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel3Row_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8] [6]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Row_D]__0 [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel3Row_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Row_D]__0 [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8] [8]),
        .PRE(SyncSignalSyncFF_S_reg_rep__33[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Row_D]__0 [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel4Column_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Column_D]__0 [0]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel4Column_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8] [1]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Column_D]__0 [1]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel4Column_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8] [2]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Column_D]__0 [2]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel4Column_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8] [3]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Column_D]__0 [3]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel4Column_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8] [4]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Column_D]__0 [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel4Column_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Column_D]__0 [5]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel4Column_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8] [6]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Column_D]__0 [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel4Column_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Column_D]__0 [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8] [8]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Column_D]__0 [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel4Row_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[0]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Row_D]__0 [0]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel4Row_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[0]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8] [1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Row_D]__0 [1]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel4Row_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8] [2]),
        .PRE(SyncSignalSyncFF_S_reg_rep__33[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Row_D]__0 [2]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel4Row_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[0]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8] [3]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Row_D]__0 [3]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel4Row_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[0]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8] [4]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Row_D]__0 [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel4Row_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[0]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Row_D]__0 [5]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel4Row_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8] [6]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Row_D]__0 [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel4Row_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Row_D]__0 [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8] [8]),
        .PRE(SyncSignalSyncFF_S_reg_rep__33[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Row_D]__0 [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel5Column_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Column_D]__0 [0]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel5Column_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8] [1]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Column_D]__0 [1]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel5Column_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8] [2]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Column_D]__0 [2]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel5Column_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8] [3]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Column_D]__0 [3]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel5Column_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8] [4]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Column_D]__0 [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel5Column_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Column_D]__0 [5]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel5Column_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8] [6]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Column_D]__0 [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel5Column_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Column_D]__0 [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8] [8]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Column_D]__0 [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel5Row_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[0]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Row_D]__0 [0]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel5Row_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[0]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8] [1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Row_D]__0 [1]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel5Row_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8] [2]),
        .PRE(SyncSignalSyncFF_S_reg_rep__33[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Row_D]__0 [2]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel5Row_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[0]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8] [3]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Row_D]__0 [3]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel5Row_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[0]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8] [4]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Row_D]__0 [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel5Row_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[0]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Row_D]__0 [5]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel5Row_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[0]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8] [6]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Row_D]__0 [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel5Row_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[0]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Row_D]__0 [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8] [8]),
        .PRE(SyncSignalSyncFF_S_reg_rep__33[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Row_D]__0 [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel6Column_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Column_D]__0 [0]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel6Column_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8] [1]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Column_D]__0 [1]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel6Column_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8] [2]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Column_D]__0 [2]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel6Column_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8] [3]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Column_D]__0 [3]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel6Column_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8] [4]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Column_D]__0 [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel6Column_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Column_D]__0 [5]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel6Column_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8] [6]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Column_D]__0 [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel6Column_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Column_D]__0 [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8] [8]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Column_D]__0 [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel6Row_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[0]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Row_D]__0 [0]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel6Row_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[0]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8] [1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Row_D]__0 [1]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel6Row_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8] [2]),
        .PRE(SyncSignalSyncFF_S_reg_rep__33[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Row_D]__0 [2]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel6Row_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[0]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8] [3]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Row_D]__0 [3]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel6Row_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[0]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8] [4]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Row_D]__0 [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel6Row_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[0]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Row_D]__0 [5]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel6Row_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[0]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8] [6]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Row_D]__0 [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel6Row_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[0]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Row_D]__0 [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8] [8]),
        .PRE(SyncSignalSyncFF_S_reg_rep__33[0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Row_D]__0 [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel7Column_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Column_D]__0 [0]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel7Column_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8] [1]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Column_D]__0 [1]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel7Column_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8] [2]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Column_D]__0 [2]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel7Column_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8] [3]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Column_D]__0 [3]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel7Column_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8] [4]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Column_D]__0 [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel7Column_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Column_D]__0 [5]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel7Column_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8] [6]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Column_D]__0 [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel7Column_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Column_D]__0 [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8] [8]),
        .PRE(SyncSignalSyncFF_S_reg_rep__35),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Column_D]__0 [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel7Row_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Row_D]__0 [0]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel7Row_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8] [1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Row_D]__0 [1]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel7Row_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8] [2]),
        .PRE(SyncSignalSyncFF_S_reg_rep__33[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Row_D]__0 [2]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel7Row_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8] [3]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Row_D]__0 [3]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel7Row_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8] [4]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Row_D]__0 [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel7Row_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Row_D]__0 [5]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel7Row_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8] [6]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Row_D]__0 [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel7Row_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__33[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Row_D]__0 [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8] [8]),
        .PRE(SyncSignalSyncFF_S_reg_rep__33[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Row_D]__0 [8]));
  FDPE \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8] [0]),
        .PRE(SyncSignalSyncFF_S_reg_rep__0[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D]__0 [0]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8] [1]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D]__0 [1]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8] [2]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D]__0 [2]));
  FDPE \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8] [3]),
        .PRE(SyncSignalSyncFF_S_reg_rep__0[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D]__0 [3]));
  FDPE \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8] [4]),
        .PRE(SyncSignalSyncFF_S_reg_rep__0[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D]__0 [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D]__0 [5]));
  FDPE \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8] [6]),
        .PRE(SyncSignalSyncFF_S_reg_rep__0[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D]__0 [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D]__0 [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8] [8]),
        .PRE(SyncSignalSyncFF_S_reg_rep__0[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D]__0 [8]));
  FDPE \DVSAERConfigReg_D_reg[FilterROIEndRow_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8] [0]),
        .PRE(SyncSignalSyncFF_S_reg_rep__0[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndRow_D]__0 [0]));
  FDPE \DVSAERConfigReg_D_reg[FilterROIEndRow_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8] [1]),
        .PRE(SyncSignalSyncFF_S_reg_rep__0[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndRow_D]__0 [1]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIEndRow_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8] [2]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndRow_D]__0 [2]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIEndRow_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8] [3]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndRow_D]__0 [3]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIEndRow_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8] [4]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndRow_D]__0 [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIEndRow_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndRow_D]__0 [5]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIEndRow_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8] [6]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndRow_D]__0 [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIEndRow_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndRow_D]__0 [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterROIEndRow_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8] [8]),
        .PRE(SyncSignalSyncFF_S_reg_rep__0[1]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndRow_D]__0 [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartColumn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D]__0 [0]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartColumn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8] [1]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D]__0 [1]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartColumn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8] [2]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D]__0 [2]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartColumn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8] [3]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D]__0 [3]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartColumn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8] [4]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D]__0 [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartColumn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D]__0 [5]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartColumn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8] [6]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D]__0 [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartColumn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D]__0 [7]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8] [8]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D]__0 [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartRow_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartRow_D]__0 [0]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartRow_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8] [1]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartRow_D]__0 [1]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartRow_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8] [2]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartRow_D]__0 [2]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartRow_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8] [3]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartRow_D]__0 [3]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartRow_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8] [4]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartRow_D]__0 [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartRow_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartRow_D]__0 [5]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartRow_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8] [6]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartRow_D]__0 [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartRow_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartRow_D]__0 [7]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(\DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8] [8]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartRow_D]__0 [8]));
  FDPE \DVSAERConfigReg_D_reg[FilterRowOnlyEvents_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(O182),
        .PRE(SyncSignalSyncFF_S_reg_rep__1),
        .Q(\DVSAERConfigReg_D_reg[FilterRowOnlyEvents_S]__0 ));
  FDCE \DVSAERConfigReg_D_reg[Run_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(O180),
        .Q(\DVSAERConfigReg_D_reg[Run_S]__0 ));
  FDCE \DVSAERConfigReg_D_reg[WaitOnTransferStall_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(O181),
        .Q(\DVSAERConfigReg_D_reg[WaitOnTransferStall_S]__0 ));
  LUT5 #(
    .INIT(32'h7777FFFE)) 
    DVSAERReset_SBO_i_1
       (.I0(State_DP[2]),
        .I1(State_DP[0]),
        .I2(\DVSAERConfigReg_D_reg[ExternalAERControl_S_n_0_] ),
        .I3(\DVSAERConfigReg_D_reg[Run_S]__0 ),
        .I4(State_DP[1]),
        .O(DVSAERResetReg_SB));
  FDCE DVSAERReset_SBO_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncReset_RO),
        .D(DVSAERResetReg_SB),
        .Q(DVSAERReset_SBO));
  LUT4 #(
    .INIT(16'h0067)) 
    \FSM_sequential_State_DP[0]_i_2 
       (.I0(State_DP[2]),
        .I1(State_DP[1]),
        .I2(\FifoControl_SO[WriteSide][AlmostFull_S] ),
        .I3(State_DP[0]),
        .O(State_DN__0[0]));
  LUT5 #(
    .INIT(32'h0000332E)) 
    \FSM_sequential_State_DP[1]_i_2__0 
       (.I0(\FifoControl_SO[WriteSide][AlmostFull_S] ),
        .I1(State_DP[0]),
        .I2(DVSAERData_AI[10]),
        .I3(State_DP[1]),
        .I4(State_DP[2]),
        .O(State_DN__0[1]));
  LUT5 #(
    .INIT(32'h00005E0E)) 
    \FSM_sequential_State_DP[2]_i_2__0 
       (.I0(State_DP[2]),
        .I1(\FifoControl_SO[WriteSide][AlmostFull_S] ),
        .I2(State_DP[0]),
        .I3(DVSAERData_AI[10]),
        .I4(State_DP[1]),
        .O(State_DN__0[2]));
  LUT5 #(
    .INIT(32'hFFFF0444)) 
    \FSM_sequential_State_DP[2]_i_9__0 
       (.I0(DVSAERReq_ABI),
        .I1(\DVSAERConfigReg_D_reg[Run_S]__0 ),
        .I2(\FifoControl_SO[WriteSide][AlmostFull_S] ),
        .I3(\DVSAERConfigReg_D_reg[WaitOnTransferStall_S]__0 ),
        .I4(State_DP[0]),
        .O(\FSM_sequential_State_DP[2]_i_9__0_n_0 ));
  (* FSM_ENCODED_STATES = "stidle:000,staerackrow:011,staerackcol:101,stfifofull:110,stdifferentiaterowcol:001,staerhandlecol:100,staerhandlerow:010" *) 
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_State_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(aerAckCounter_n_3),
        .Q(State_DP[0]));
  (* FSM_ENCODED_STATES = "stidle:000,staerackrow:011,staerackcol:101,stfifofull:110,stdifferentiaterowcol:001,staerhandlecol:100,staerhandlerow:010" *) 
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_State_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(aerAckCounter_n_2),
        .Q(State_DP[1]));
  (* FSM_ENCODED_STATES = "stidle:000,staerackrow:011,staerackcol:101,stfifofull:110,stdifferentiaterowcol:001,staerhandlecol:100,staerhandlerow:010" *) 
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_State_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(aerAckCounter_n_1),
        .Q(State_DP[2]));
  brd_testAERDVSSM_0_0_ContinuousCounter__parameterized1 aerAckCounter
       (.AR(AR[0]),
        .D({StatisticsEventsColumn_SN,DVSEventDataReg_D[12],DVSEventDataReg_D[8:0]}),
        .DVSAERAckReg_SB(DVSAERAckReg_SB),
        .DVSAERAckReg_SB0(DVSAERAckReg_SB0),
        .\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] ({\DVSAERConfigReg_D_reg[AckDelayColumn_D_n_0_][3] ,\DVSAERConfigReg_D_reg[AckDelayColumn_D_n_0_][2] ,\DVSAERConfigReg_D_reg[AckDelayColumn_D_n_0_][1] ,\DVSAERConfigReg_D_reg[AckDelayColumn_D_n_0_][0] }),
        .\DVSAERConfigReg_D_reg[AckDelayRow_D][3] ({\DVSAERConfigReg_D_reg[AckDelayRow_D_n_0_][3] ,\DVSAERConfigReg_D_reg[AckDelayRow_D_n_0_][2] ,\DVSAERConfigReg_D_reg[AckDelayRow_D_n_0_][1] ,\DVSAERConfigReg_D_reg[AckDelayRow_D_n_0_][0] }),
        .\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] ({\DVSAERConfigReg_D_reg[AckExtensionColumn_D_n_0_][3] ,\DVSAERConfigReg_D_reg[AckExtensionColumn_D_n_0_][2] ,\DVSAERConfigReg_D_reg[AckExtensionColumn_D_n_0_][1] ,\DVSAERConfigReg_D_reg[AckExtensionColumn_D_n_0_][0] }),
        .\DVSAERConfigReg_D_reg[Run_S] (\FSM_sequential_State_DP[2]_i_9__0_n_0 ),
        .DVSAERData_AI(DVSAERData_AI[9:0]),
        .DVSAERReq_ABI(DVSAERReq_ABI),
        .E(DVSEventValidReg_S),
        .\FSM_sequential_State_DP_reg[0] (aerAckCounter_n_3),
        .\FSM_sequential_State_DP_reg[1] (aerAckCounter_n_2),
        .\FSM_sequential_State_DP_reg[2] (aerAckCounter_n_1),
        .\FifoControl_SO[WriteSide][AlmostFull_S] (\FifoControl_SO[WriteSide][AlmostFull_S] ),
        .LogicClk_CI(LogicClk_CI),
        .Q({\DVSAERConfigReg_D_reg[AckExtensionRow_D_n_0_][3] ,\DVSAERConfigReg_D_reg[AckExtensionRow_D_n_0_][2] ,\DVSAERConfigReg_D_reg[AckExtensionRow_D_n_0_][1] ,\DVSAERConfigReg_D_reg[AckExtensionRow_D_n_0_][0] }),
        .State_DN__0(State_DN__0),
        .StatisticsEventsRow_SN(StatisticsEventsRow_SN),
        .in0(State_DP),
        .out(State_DP));
  brd_testAERDVSSM_0_0_SimpleRegister__parameterized0 dvsEventDataRegister
       (.CO(BOOL121_in),
        .D({StatisticsEventsColumn_SN,DVSEventDataReg_D[12],DVSEventDataReg_D[8:0]}),
        .\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] (\DVSAERConfigReg_D_reg[FilterROIStartRow_D]__0 ),
        .DVSEventOutValidReg_S(DVSEventOutValidReg_S),
        .E(ROIFilterInValidReg_S),
        .\FSM_sequential_State_DP_reg[2] (DVSEventValidReg_S),
        .LogicClk_CI(LogicClk_CI),
        .Output_SO(Output_SO),
        .\Output_SO_reg[0]_0 (dvsEventDataRegister_n_12),
        .\Output_SO_reg[13]_0 ({DVSEventOutDataReg_D,Output_SO__0[12],Output_SO__0[8:0]}),
        .\Output_SO_reg[1]_0 (dvsEventDataRegister_n_13),
        .\Output_SO_reg[2]_0 (dvsEventDataRegister_n_14),
        .\Output_SO_reg[3]_0 (dvsEventDataRegister_n_15),
        .\Output_SO_reg[4]_0 (dvsEventDataRegister_n_16),
        .\Output_SO_reg[5]_0 (dvsEventDataRegister_n_17),
        .\Output_SO_reg[6]_0 (dvsEventDataRegister_n_18),
        .\Output_SO_reg[7]_0 (dvsEventDataRegister_n_19),
        .\Output_SO_reg[8]_0 (dvsEventDataRegister_n_20),
        .\Output_SO_reg[8]_1 (BOOL123_in),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndRow_D]__0 ),
        .SyncSignalSyncFF_S_reg_rep__0(SyncSignalSyncFF_S_reg_rep__0));
  brd_testAERDVSSM_0_0_SimpleRegister_10 dvsEventValidRegister
       (.DVSEventOutValidReg_S(DVSEventOutValidReg_S),
        .E(DVSEventValidReg_S),
        .LogicClk_CI(LogicClk_CI),
        .SyncSignalSyncFF_S_reg_rep__0(SyncSignalSyncFF_S_reg_rep__0[1]));
  brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_11 \pixelFilterSupportEnabled.pixelFilterDataRegister 
       (.AR({SyncSignalSyncFF_S_reg_rep__1,SyncSignalSyncFF_S_reg_rep__0[0]}),
        .\DVSAERConfigReg_D_reg[FilterRowOnlyEvents_S] (\DVSAERConfigReg_D_reg[FilterRowOnlyEvents_S]__0 ),
        .E(PixelFilterInValidReg_S),
        .LogicClk_CI(LogicClk_CI),
        .\Output_SO_reg[13]_0 ({ROIFilterOutDataReg_D,\roiFilterSupportEnabled.roiFilterDataRegister_n_1 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_2 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_3 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_4 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_5 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_6 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_7 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_8 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_9 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_10 }),
        .PixelFilterOutValidReg_S(PixelFilterOutValidReg_S),
        .Q({PixelFilterOutDataReg_D,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_2 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_3 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_4 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_5 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_6 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_7 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_8 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_9 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_10 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_11 }),
        .RowOnlyFilterInValidReg_S(RowOnlyFilterInValidReg_S));
  brd_testAERDVSSM_0_0_SimpleRegister__parameterized1 \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister 
       (.CO(BOOL76_out),
        .\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] (\DVSAERConfigReg_D_reg[FilterPixel0Column_D]__0 ),
        .\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] (\DVSAERConfigReg_D_reg[FilterPixel2Column_D]__0 ),
        .\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] (\DVSAERConfigReg_D_reg[FilterPixel3Column_D]__0 ),
        .\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] (\DVSAERConfigReg_D_reg[FilterPixel4Column_D]__0 ),
        .\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] (\DVSAERConfigReg_D_reg[FilterPixel5Column_D]__0 ),
        .\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] (\DVSAERConfigReg_D_reg[FilterPixel6Column_D]__0 ),
        .\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] (\DVSAERConfigReg_D_reg[FilterPixel7Column_D]__0 ),
        .LogicClk_CI(LogicClk_CI),
        .\Output_SO_reg[0]_0 (\pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_0 ),
        .\Output_SO_reg[0]_1 (BOOL65_out),
        .\Output_SO_reg[0]_2 (BOOL54_out),
        .\Output_SO_reg[0]_3 (BOOL43_out),
        .\Output_SO_reg[0]_4 (BOOL32_out),
        .\Output_SO_reg[0]_5 (BOOL21_out),
        .\Output_SO_reg[0]_6 (BOOL10_out),
        .\Output_SO_reg[0]_7 (BOOL78_out),
        .\Output_SO_reg[0]_8 (\roiFilterSupportEnabled.roiFilterDataRegister_n_11 ),
        .\Output_SO_reg[1]_0 (\pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_2 ),
        .\Output_SO_reg[1]_1 (\roiFilterSupportEnabled.roiFilterDataRegister_n_12 ),
        .\Output_SO_reg[2]_0 (\pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_1 ),
        .\Output_SO_reg[2]_1 (\roiFilterSupportEnabled.roiFilterDataRegister_n_13 ),
        .\Output_SO_reg[3]_0 (\pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_3 ),
        .\Output_SO_reg[3]_1 (\roiFilterSupportEnabled.roiFilterDataRegister_n_14 ),
        .\Output_SO_reg[4]_0 (\pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_5 ),
        .\Output_SO_reg[4]_1 (\roiFilterSupportEnabled.roiFilterDataRegister_n_15 ),
        .\Output_SO_reg[5]_0 (\pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_4 ),
        .\Output_SO_reg[5]_1 (\roiFilterSupportEnabled.roiFilterDataRegister_n_16 ),
        .\Output_SO_reg[6]_0 (\pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_6 ),
        .\Output_SO_reg[6]_1 (\roiFilterSupportEnabled.roiFilterDataRegister_n_17 ),
        .\Output_SO_reg[7]_0 (\pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_8 ),
        .\Output_SO_reg[7]_1 (\roiFilterSupportEnabled.roiFilterDataRegister_n_18 ),
        .\Output_SO_reg[8]_0 (\pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_7 ),
        .\Output_SO_reg[8]_1 (\roiFilterSupportEnabled.roiFilterDataRegister_n_19 ),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Column_D]__0 ),
        .ROIFilterOutValidReg_S(ROIFilterOutValidReg_S),
        .SyncReset_RO(SyncReset_RO),
        .SyncSignalSyncFF_S_reg_rep__35(SyncSignalSyncFF_S_reg_rep__35));
  brd_testAERDVSSM_0_0_SimpleRegister_12 \pixelFilterSupportEnabled.pixelFilterValidRegister 
       (.E(PixelFilterInValidReg_S),
        .LogicClk_CI(LogicClk_CI),
        .PixelFilterOutValidReg_S(PixelFilterOutValidReg_S),
        .SyncSignalSyncFF_S_reg_rep__1(SyncSignalSyncFF_S_reg_rep__1));
  brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_13 \roiFilterSupportEnabled.roiFilterDataRegister 
       (.CO(BOOL7),
        .D({DVSEventOutDataReg_D,Output_SO__0[12],Output_SO__0[8:0]}),
        .\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] (\DVSAERConfigReg_D_reg[FilterPixel0Row_D]__0 ),
        .\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] (\DVSAERConfigReg_D_reg[FilterPixel1Row_D]__0 ),
        .\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] (\DVSAERConfigReg_D_reg[FilterPixel2Row_D]__0 ),
        .\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] (\DVSAERConfigReg_D_reg[FilterPixel3Row_D]__0 ),
        .\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] (\DVSAERConfigReg_D_reg[FilterPixel4Row_D]__0 ),
        .\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] (\DVSAERConfigReg_D_reg[FilterPixel5Row_D]__0 ),
        .\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] (\DVSAERConfigReg_D_reg[FilterPixel6Row_D]__0 ),
        .\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] (\DVSAERConfigReg_D_reg[FilterPixel7Row_D]__0 ),
        .E(ROIFilterInValidReg_S),
        .LogicClk_CI(LogicClk_CI),
        .\Output_SO_reg[0]_0 (\roiFilterSupportEnabled.roiFilterDataRegister_n_11 ),
        .\Output_SO_reg[0]_1 (BOOL6),
        .\Output_SO_reg[0]_2 (BOOL5),
        .\Output_SO_reg[0]_3 (BOOL4),
        .\Output_SO_reg[0]_4 (BOOL3),
        .\Output_SO_reg[0]_5 (BOOL2),
        .\Output_SO_reg[0]_6 (BOOL1),
        .\Output_SO_reg[0]_7 (BOOL77_out),
        .\Output_SO_reg[0]_8 (\pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_0 ),
        .\Output_SO_reg[1]_0 (\roiFilterSupportEnabled.roiFilterDataRegister_n_12 ),
        .\Output_SO_reg[1]_1 (\pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_2 ),
        .\Output_SO_reg[2]_0 (\roiFilterSupportEnabled.roiFilterDataRegister_n_13 ),
        .\Output_SO_reg[2]_1 (\pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_1 ),
        .\Output_SO_reg[3]_0 (\roiFilterSupportEnabled.roiFilterDataRegister_n_14 ),
        .\Output_SO_reg[3]_1 (\pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_3 ),
        .\Output_SO_reg[4]_0 (\roiFilterSupportEnabled.roiFilterDataRegister_n_15 ),
        .\Output_SO_reg[4]_1 (\pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_5 ),
        .\Output_SO_reg[5]_0 (\roiFilterSupportEnabled.roiFilterDataRegister_n_16 ),
        .\Output_SO_reg[5]_1 (\pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_4 ),
        .\Output_SO_reg[6]_0 (\roiFilterSupportEnabled.roiFilterDataRegister_n_17 ),
        .\Output_SO_reg[6]_1 (\pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_6 ),
        .\Output_SO_reg[7]_0 (\roiFilterSupportEnabled.roiFilterDataRegister_n_18 ),
        .\Output_SO_reg[7]_1 (\pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_8 ),
        .\Output_SO_reg[8]_0 (\roiFilterSupportEnabled.roiFilterDataRegister_n_19 ),
        .\Output_SO_reg[8]_1 (\pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_7 ),
        .Q({ROIFilterOutDataReg_D,\roiFilterSupportEnabled.roiFilterDataRegister_n_1 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_2 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_3 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_4 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_5 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_6 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_7 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_8 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_9 ,\roiFilterSupportEnabled.roiFilterDataRegister_n_10 }),
        .SyncSignalSyncFF_S_reg_rep__0(SyncSignalSyncFF_S_reg_rep__0));
  brd_testAERDVSSM_0_0_SimpleRegister__parameterized1_14 \roiFilterSupportEnabled.roiFilterLastRowAddressRegister 
       (.CO(BOOL121_in),
        .\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] (\DVSAERConfigReg_D_reg[FilterROIStartColumn_D]__0 ),
        .DVSEventOutValidReg_S(DVSEventOutValidReg_S),
        .LogicClk_CI(LogicClk_CI),
        .Output_SO(Output_SO),
        .\Output_SO_reg[0]_0 (BOOL123_in),
        .\Output_SO_reg[0]_1 (dvsEventDataRegister_n_12),
        .\Output_SO_reg[1]_0 (dvsEventDataRegister_n_13),
        .\Output_SO_reg[2]_0 (dvsEventDataRegister_n_14),
        .\Output_SO_reg[3]_0 (dvsEventDataRegister_n_15),
        .\Output_SO_reg[4]_0 (dvsEventDataRegister_n_16),
        .\Output_SO_reg[5]_0 (dvsEventDataRegister_n_17),
        .\Output_SO_reg[6]_0 (dvsEventDataRegister_n_18),
        .\Output_SO_reg[7]_0 (dvsEventDataRegister_n_19),
        .\Output_SO_reg[8]_0 (dvsEventDataRegister_n_20),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D]__0 ),
        .SyncSignalSyncFF_S_reg_rep__0(SyncSignalSyncFF_S_reg_rep__0[1]));
  brd_testAERDVSSM_0_0_SimpleRegister_15 \roiFilterSupportEnabled.roiFilterValidRegister 
       (.E(ROIFilterInValidReg_S),
        .LogicClk_CI(LogicClk_CI),
        .\Output_SO_reg[0]_0 (PixelFilterInValidReg_S),
        .\Output_SO_reg[6] (\statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_3 ),
        .\Output_SO_reg[6]_0 (\statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_4 ),
        .\Output_SO_reg[6]_1 (\statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_1 ),
        .\Output_SO_reg[6]_2 (\statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_2 ),
        .Q(ROIFilterOutDataReg_D),
        .ROIFilterOutValidReg_S(ROIFilterOutValidReg_S),
        .StatisticsFilteredPixels_SN(StatisticsFilteredPixels_SN),
        .SyncSignalSyncFF_S_reg_rep__35(SyncSignalSyncFF_S_reg_rep__35));
  brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_16 rowOnlyFilterDataRegister
       (.AR({SyncSignalSyncFF_S_reg_rep__1,SyncSignalSyncFF_S_reg_rep__0[0]}),
        .D({PixelFilterOutDataReg_D,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_2 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_3 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_4 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_5 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_6 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_7 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_8 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_9 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_10 ,\pixelFilterSupportEnabled.pixelFilterDataRegister_n_11 }),
        .LogicClk_CI(LogicClk_CI),
        .Q(Q));
  brd_testAERDVSSM_0_0_SimpleRegister_17 rowOnlyFilterValidRegister
       (.\DVSAERConfigReg_D_reg[FilterRowOnlyEvents_S] (\DVSAERConfigReg_D_reg[FilterRowOnlyEvents_S]__0 ),
        .\FifoControl_SI[WriteSide][Write_S] (\FifoControl_SI[WriteSide][Write_S] ),
        .LogicClk_CI(LogicClk_CI),
        .\Output_SO_reg[13] (Q[10]),
        .PixelFilterOutValidReg_S(PixelFilterOutValidReg_S),
        .Q(PixelFilterOutDataReg_D),
        .RowOnlyFilterInValidReg_S(RowOnlyFilterInValidReg_S),
        .SyncSignalSyncFF_S_reg_rep__1(SyncSignalSyncFF_S_reg_rep__1));
  brd_testAERDVSSM_0_0_Counter_18 \statisticsSupport.StatisticsEventsColumnCounter 
       (.AR(AR[0]),
        .\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] (\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] ),
        .\DVSAERConfigReg_D_reg[Run_S] (\DVSAERConfigReg_D_reg[Run_S]__0 ),
        .LogicClk_CI(LogicClk_CI),
        .\Output_SO_reg[0] (\statisticsSupport.StatisticsEventsColumnReg_n_0 ),
        .SyncSignalSyncFF_S_reg_rep__7(SyncSignalSyncFF_S_reg_rep__7));
  brd_testAERDVSSM_0_0_SimpleRegister_19 \statisticsSupport.StatisticsEventsColumnReg 
       (.AR(AR[2]),
        .\Count_DP_reg[39] (\statisticsSupport.StatisticsEventsColumnReg_n_0 ),
        .D(StatisticsEventsColumn_SN),
        .\DVSAERConfigReg_D_reg[Run_S] (\DVSAERConfigReg_D_reg[Run_S]__0 ),
        .LogicClk_CI(LogicClk_CI));
  brd_testAERDVSSM_0_0_Counter_20 \statisticsSupport.StatisticsEventsDroppedCounter 
       (.AR(AR[1:0]),
        .\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] (\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] ),
        .\DVSAERConfigReg_D_reg[Run_S] (\DVSAERConfigReg_D_reg[Run_S]__0 ),
        .LogicClk_CI(LogicClk_CI),
        .\Output_SO_reg[0] (\statisticsSupport.StatisticsEventsDroppedReg_n_0 ),
        .SyncSignalSyncFF_S_reg_rep__7(SyncSignalSyncFF_S_reg_rep__7));
  brd_testAERDVSSM_0_0_SimpleRegister_21 \statisticsSupport.StatisticsEventsDroppedReg 
       (.AR(AR[0]),
        .\Count_DP_reg[39] (\statisticsSupport.StatisticsEventsDroppedReg_n_0 ),
        .\DVSAERConfigReg_D_reg[Run_S] (\DVSAERConfigReg_D_reg[Run_S]__0 ),
        .\DVSAERConfigReg_D_reg[WaitOnTransferStall_S] (\DVSAERConfigReg_D_reg[WaitOnTransferStall_S]__0 ),
        .DVSAERReq_ABI(DVSAERReq_ABI),
        .\FifoControl_SO[WriteSide][AlmostFull_S] (\FifoControl_SO[WriteSide][AlmostFull_S] ),
        .LogicClk_CI(LogicClk_CI),
        .out(State_DP));
  brd_testAERDVSSM_0_0_Counter_22 \statisticsSupport.StatisticsEventsRowCounter 
       (.AR(AR[0]),
        .\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] (\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] ),
        .\DVSAERConfigReg_D_reg[Run_S] (\DVSAERConfigReg_D_reg[Run_S]__0 ),
        .LogicClk_CI(LogicClk_CI),
        .\Output_SO_reg[0] (\statisticsSupport.StatisticsEventsRowReg_n_0 ),
        .SyncSignalSyncFF_S_reg_rep__7(SyncSignalSyncFF_S_reg_rep__7));
  brd_testAERDVSSM_0_0_SimpleRegister_23 \statisticsSupport.StatisticsEventsRowReg 
       (.AR(AR[2]),
        .\Count_DP_reg[0] (\statisticsSupport.StatisticsEventsRowReg_n_0 ),
        .\DVSAERConfigReg_D_reg[Run_S] (\DVSAERConfigReg_D_reg[Run_S]__0 ),
        .LogicClk_CI(LogicClk_CI),
        .StatisticsEventsRow_SN(StatisticsEventsRow_SN));
  brd_testAERDVSSM_0_0_Counter_24 \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsCounter 
       (.AR(AR),
        .\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] (\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] ),
        .\DVSAERConfigReg_D_reg[Run_S] (\DVSAERConfigReg_D_reg[Run_S]__0 ),
        .LogicClk_CI(LogicClk_CI),
        .\Output_SO_reg[0] (\statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_0 ));
  brd_testAERDVSSM_0_0_SimpleRegister_25 \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg 
       (.AR(AR[2]),
        .CO(BOOL7),
        .\Count_DP_reg[39] (\statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_0 ),
        .\DVSAERConfigReg_D_reg[Run_S] (\DVSAERConfigReg_D_reg[Run_S]__0 ),
        .LogicClk_CI(LogicClk_CI),
        .\Output_SO_reg[0]_0 (\statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_1 ),
        .\Output_SO_reg[0]_1 (\statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_2 ),
        .\Output_SO_reg[0]_2 (\statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_3 ),
        .\Output_SO_reg[0]_3 (\statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_4 ),
        .\Output_SO_reg[6] (BOOL6),
        .\Output_SO_reg[6]_0 (BOOL65_out),
        .\Output_SO_reg[6]_1 (BOOL76_out),
        .\Output_SO_reg[6]_10 (BOOL77_out),
        .\Output_SO_reg[6]_11 (BOOL78_out),
        .\Output_SO_reg[6]_12 (BOOL1),
        .\Output_SO_reg[6]_13 (BOOL10_out),
        .\Output_SO_reg[6]_2 (BOOL4),
        .\Output_SO_reg[6]_3 (BOOL43_out),
        .\Output_SO_reg[6]_4 (BOOL5),
        .\Output_SO_reg[6]_5 (BOOL54_out),
        .\Output_SO_reg[6]_6 (BOOL2),
        .\Output_SO_reg[6]_7 (BOOL21_out),
        .\Output_SO_reg[6]_8 (BOOL3),
        .\Output_SO_reg[6]_9 (BOOL32_out),
        .StatisticsFilteredPixels_SN(StatisticsFilteredPixels_SN));
endmodule

(* ORIG_REF_NAME = "FIFO" *) 
module brd_testAERDVSSM_0_0_FIFO
   (\State_DP_reg[2] ,
    FifoData_DO,
    D,
    \State_DP_reg[2]_0 ,
    \OutFifoControl_SO[AlmostEmpty_S] ,
    \OutFifoControl_SO[Empty_S] ,
    \FifoControl_SO[WriteSide][AlmostFull_S] ,
    Q,
    \State_DP_reg[4] ,
    LogicClk_CI,
    AR,
    \FifoControl_SI[WriteSide][Write_S] ,
    OutFifoData_DO,
    \DVSAERFifoControlIn_S[ReadSide][Read_S] );
  output \State_DP_reg[2] ;
  output [14:0]FifoData_DO;
  output [0:0]D;
  output \State_DP_reg[2]_0 ;
  output \OutFifoControl_SO[AlmostEmpty_S] ;
  output \OutFifoControl_SO[Empty_S] ;
  output \FifoControl_SO[WriteSide][AlmostFull_S] ;
  input [1:0]Q;
  input \State_DP_reg[4] ;
  input LogicClk_CI;
  input [1:0]AR;
  input \FifoControl_SI[WriteSide][Write_S] ;
  input [10:0]OutFifoData_DO;
  input \DVSAERFifoControlIn_S[ReadSide][Read_S] ;

  wire [1:0]AR;
  wire [0:0]D;
  wire \DVSAERFifoControlIn_S[ReadSide][Read_S] ;
  wire [14:0]FIFOData_D;
  wire \FIFORead_S[Read_S] ;
  wire \FIFOState_S[AlmostEmpty_S] ;
  wire \FIFOState_S[Empty_S] ;
  wire \FifoControl_SI[WriteSide][Write_S] ;
  wire \FifoControl_SO[WriteSide][AlmostFull_S] ;
  wire [14:0]FifoData_DO;
  wire LogicClk_CI;
  wire \OutFifoControl_SO[AlmostEmpty_S] ;
  wire \OutFifoControl_SO[Empty_S] ;
  wire [10:0]OutFifoData_DO;
  wire [1:0]Q;
  wire \State_DP_reg[2] ;
  wire \State_DP_reg[2]_0 ;
  wire \State_DP_reg[4] ;

  brd_testAERDVSSM_0_0_unimacro_FIFO_SYNC_MACRO fifo
       (.AR(AR[1]),
        .\FIFORead_S[Read_S] (\FIFORead_S[Read_S] ),
        .\FIFOState_S[AlmostEmpty_S] (\FIFOState_S[AlmostEmpty_S] ),
        .\FIFOState_S[Empty_S] (\FIFOState_S[Empty_S] ),
        .\FifoControl_SI[WriteSide][Write_S] (\FifoControl_SI[WriteSide][Write_S] ),
        .\FifoControl_SO[WriteSide][AlmostFull_S] (\FifoControl_SO[WriteSide][AlmostFull_S] ),
        .FifoData_DI(FIFOData_D),
        .LogicClk_CI(LogicClk_CI),
        .OutFifoData_DO(OutFifoData_DO));
  brd_testAERDVSSM_0_0_FIFOReadSideDelay readSideOutputDelayReg
       (.AR(AR),
        .D(D),
        .\DVSAERFifoControlIn_S[ReadSide][Read_S] (\DVSAERFifoControlIn_S[ReadSide][Read_S] ),
        .\FIFORead_S[Read_S] (\FIFORead_S[Read_S] ),
        .\FIFOState_S[AlmostEmpty_S] (\FIFOState_S[AlmostEmpty_S] ),
        .\FIFOState_S[Empty_S] (\FIFOState_S[Empty_S] ),
        .FifoData_DO(FifoData_DO),
        .LogicClk_CI(LogicClk_CI),
        .\OutFifoControl_SO[AlmostEmpty_S] (\OutFifoControl_SO[AlmostEmpty_S] ),
        .\OutFifoControl_SO[Empty_S] (\OutFifoControl_SO[Empty_S] ),
        .Q(Q),
        .\State_DP_reg[2] (\State_DP_reg[2] ),
        .\State_DP_reg[2]_0 (\State_DP_reg[2]_0 ),
        .\State_DP_reg[4] (\State_DP_reg[4] ),
        .SyncSignalSyncFF_S_reg_rep__5(FIFOData_D));
endmodule

(* ORIG_REF_NAME = "FIFOReadSideDelay" *) 
module brd_testAERDVSSM_0_0_FIFOReadSideDelay
   (\State_DP_reg[2] ,
    FifoData_DO,
    D,
    \State_DP_reg[2]_0 ,
    \OutFifoControl_SO[AlmostEmpty_S] ,
    \OutFifoControl_SO[Empty_S] ,
    \FIFORead_S[Read_S] ,
    Q,
    \State_DP_reg[4] ,
    \DVSAERFifoControlIn_S[ReadSide][Read_S] ,
    \FIFOState_S[Empty_S] ,
    LogicClk_CI,
    AR,
    SyncSignalSyncFF_S_reg_rep__5,
    \FIFOState_S[AlmostEmpty_S] );
  output \State_DP_reg[2] ;
  output [14:0]FifoData_DO;
  output [0:0]D;
  output \State_DP_reg[2]_0 ;
  output \OutFifoControl_SO[AlmostEmpty_S] ;
  output \OutFifoControl_SO[Empty_S] ;
  output \FIFORead_S[Read_S] ;
  input [1:0]Q;
  input \State_DP_reg[4] ;
  input \DVSAERFifoControlIn_S[ReadSide][Read_S] ;
  input \FIFOState_S[Empty_S] ;
  input LogicClk_CI;
  input [1:0]AR;
  input [14:0]SyncSignalSyncFF_S_reg_rep__5;
  input \FIFOState_S[AlmostEmpty_S] ;

  wire [1:0]AR;
  wire AlmostEmptyReg_S;
  wire [0:0]D;
  wire \DVSAERFifoControlIn_S[ReadSide][Read_S] ;
  wire EmptyReg_S;
  wire \FIFORead_S[Read_S] ;
  wire \FIFOState_S[AlmostEmpty_S] ;
  wire \FIFOState_S[Empty_S] ;
  wire \FSM_sequential_State_DP[0]_i_1__1_n_0 ;
  wire \FSM_sequential_State_DP[1]_i_1__1_n_0 ;
  wire [14:0]FifoData_DO;
  wire \FifoData_DO[14]_i_1_n_0 ;
  wire LogicClk_CI;
  wire \OutFifoControl_SO[AlmostEmpty_S] ;
  wire \OutFifoControl_SO[Empty_S] ;
  wire [1:0]Q;
  (* RTL_KEEP = "yes" *) wire [1:0]State_DP;
  wire \State_DP_reg[2] ;
  wire \State_DP_reg[2]_0 ;
  wire \State_DP_reg[4] ;
  wire [14:0]SyncSignalSyncFF_S_reg_rep__5;

  LUT5 #(
    .INIT(32'hD3FB0023)) 
    \FSM_sequential_State_DP[0]_i_1__1 
       (.I0(\DVSAERFifoControlIn_S[ReadSide][Read_S] ),
        .I1(State_DP[0]),
        .I2(State_DP[1]),
        .I3(\FIFOState_S[Empty_S] ),
        .I4(State_DP[0]),
        .O(\FSM_sequential_State_DP[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hD7DC0404)) 
    \FSM_sequential_State_DP[1]_i_1__1 
       (.I0(\DVSAERFifoControlIn_S[ReadSide][Read_S] ),
        .I1(State_DP[0]),
        .I2(State_DP[1]),
        .I3(\FIFOState_S[Empty_S] ),
        .I4(State_DP[1]),
        .O(\FSM_sequential_State_DP[1]_i_1__1_n_0 ));
  (* FSM_ENCODED_STATES = "stwaitread:10,stinit:00,stgetdata:01" *) 
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_State_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\FSM_sequential_State_DP[0]_i_1__1_n_0 ),
        .Q(State_DP[0]));
  (* FSM_ENCODED_STATES = "stwaitread:10,stinit:00,stgetdata:01" *) 
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_State_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\FSM_sequential_State_DP[1]_i_1__1_n_0 ),
        .Q(State_DP[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \FifoData_DO[14]_i_1 
       (.I0(State_DP[0]),
        .I1(State_DP[1]),
        .O(\FifoData_DO[14]_i_1_n_0 ));
  FDCE \FifoData_DO_reg[0] 
       (.C(LogicClk_CI),
        .CE(\FifoData_DO[14]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(SyncSignalSyncFF_S_reg_rep__5[0]),
        .Q(FifoData_DO[0]));
  FDCE \FifoData_DO_reg[10] 
       (.C(LogicClk_CI),
        .CE(\FifoData_DO[14]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(SyncSignalSyncFF_S_reg_rep__5[10]),
        .Q(FifoData_DO[10]));
  FDCE \FifoData_DO_reg[11] 
       (.C(LogicClk_CI),
        .CE(\FifoData_DO[14]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(SyncSignalSyncFF_S_reg_rep__5[11]),
        .Q(FifoData_DO[11]));
  FDCE \FifoData_DO_reg[12] 
       (.C(LogicClk_CI),
        .CE(\FifoData_DO[14]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(SyncSignalSyncFF_S_reg_rep__5[12]),
        .Q(FifoData_DO[12]));
  FDCE \FifoData_DO_reg[13] 
       (.C(LogicClk_CI),
        .CE(\FifoData_DO[14]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(SyncSignalSyncFF_S_reg_rep__5[13]),
        .Q(FifoData_DO[13]));
  FDCE \FifoData_DO_reg[14] 
       (.C(LogicClk_CI),
        .CE(\FifoData_DO[14]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(SyncSignalSyncFF_S_reg_rep__5[14]),
        .Q(FifoData_DO[14]));
  FDCE \FifoData_DO_reg[1] 
       (.C(LogicClk_CI),
        .CE(\FifoData_DO[14]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(SyncSignalSyncFF_S_reg_rep__5[1]),
        .Q(FifoData_DO[1]));
  FDCE \FifoData_DO_reg[2] 
       (.C(LogicClk_CI),
        .CE(\FifoData_DO[14]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(SyncSignalSyncFF_S_reg_rep__5[2]),
        .Q(FifoData_DO[2]));
  FDCE \FifoData_DO_reg[3] 
       (.C(LogicClk_CI),
        .CE(\FifoData_DO[14]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(SyncSignalSyncFF_S_reg_rep__5[3]),
        .Q(FifoData_DO[3]));
  FDCE \FifoData_DO_reg[4] 
       (.C(LogicClk_CI),
        .CE(\FifoData_DO[14]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(SyncSignalSyncFF_S_reg_rep__5[4]),
        .Q(FifoData_DO[4]));
  FDCE \FifoData_DO_reg[5] 
       (.C(LogicClk_CI),
        .CE(\FifoData_DO[14]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(SyncSignalSyncFF_S_reg_rep__5[5]),
        .Q(FifoData_DO[5]));
  FDCE \FifoData_DO_reg[6] 
       (.C(LogicClk_CI),
        .CE(\FifoData_DO[14]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(SyncSignalSyncFF_S_reg_rep__5[6]),
        .Q(FifoData_DO[6]));
  FDCE \FifoData_DO_reg[7] 
       (.C(LogicClk_CI),
        .CE(\FifoData_DO[14]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(SyncSignalSyncFF_S_reg_rep__5[7]),
        .Q(FifoData_DO[7]));
  FDCE \FifoData_DO_reg[8] 
       (.C(LogicClk_CI),
        .CE(\FifoData_DO[14]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(SyncSignalSyncFF_S_reg_rep__5[8]),
        .Q(FifoData_DO[8]));
  FDCE \FifoData_DO_reg[9] 
       (.C(LogicClk_CI),
        .CE(\FifoData_DO[14]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(SyncSignalSyncFF_S_reg_rep__5[9]),
        .Q(FifoData_DO[9]));
  FDPE \OutFifoControl_SO_reg[AlmostEmpty_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(AlmostEmptyReg_S),
        .PRE(AR[1]),
        .Q(\OutFifoControl_SO[AlmostEmpty_S] ));
  FDPE \OutFifoControl_SO_reg[Empty_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(EmptyReg_S),
        .PRE(AR[1]),
        .Q(\OutFifoControl_SO[Empty_S] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \StateTimestampNext_DP[1]_i_1 
       (.I0(FifoData_DO[12]),
        .I1(FifoData_DO[14]),
        .I2(FifoData_DO[13]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\State_DP_reg[4] ),
        .O(D));
  LUT2 #(
    .INIT(4'h7)) 
    \State_DP[2]_i_3 
       (.I0(\OutFifoControl_SO[AlmostEmpty_S] ),
        .I1(\OutFifoControl_SO[Empty_S] ),
        .O(\State_DP_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFD)) 
    \State_DP[2]_i_5 
       (.I0(FifoData_DO[12]),
        .I1(FifoData_DO[14]),
        .I2(FifoData_DO[13]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\State_DP_reg[4] ),
        .O(\State_DP_reg[2] ));
  LUT5 #(
    .INIT(32'h00EAEAFA)) 
    \__0/i_ 
       (.I0(\FIFOState_S[AlmostEmpty_S] ),
        .I1(\DVSAERFifoControlIn_S[ReadSide][Read_S] ),
        .I2(\FIFOState_S[Empty_S] ),
        .I3(State_DP[0]),
        .I4(State_DP[1]),
        .O(AlmostEmptyReg_S));
  LUT4 #(
    .INIT(16'h088A)) 
    \__1/i_ 
       (.I0(\FIFOState_S[Empty_S] ),
        .I1(\DVSAERFifoControlIn_S[ReadSide][Read_S] ),
        .I2(State_DP[0]),
        .I3(State_DP[1]),
        .O(EmptyReg_S));
  LUT4 #(
    .INIT(16'h0445)) 
    \__3/i_ 
       (.I0(\FIFOState_S[Empty_S] ),
        .I1(\DVSAERFifoControlIn_S[ReadSide][Read_S] ),
        .I2(State_DP[0]),
        .I3(State_DP[1]),
        .O(\FIFORead_S[Read_S] ));
endmodule

(* ORIG_REF_NAME = "LogicClockSynchronizer" *) 
module brd_testAERDVSSM_0_0_LogicClockSynchronizer
   (SPISlaveSelectSync_SB,
    SPIClockSync_C,
    SyncInClockSync_CO,
    \ShiftReg_DP_reg[0] ,
    SPISlaveSelect_ABI,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__11,
    SPIClock_AI,
    SPIMOSI_AI,
    SyncInClock_AI,
    SyncSignalSyncFF_S_reg_rep__2,
    \State_DP_reg[0] ,
    SPIClockEdgeDetectorReg_S);
  output SPISlaveSelectSync_SB;
  output SPIClockSync_C;
  output SyncInClockSync_CO;
  output [0:0]\ShiftReg_DP_reg[0] ;
  input SPISlaveSelect_ABI;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__11;
  input SPIClock_AI;
  input SPIMOSI_AI;
  input SyncInClock_AI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__2;
  input [0:0]\State_DP_reg[0] ;
  input SPIClockEdgeDetectorReg_S;

  wire LogicClk_CI;
  wire SPIClockEdgeDetectorReg_S;
  wire SPIClockSync_C;
  wire SPIClock_AI;
  wire SPIMOSISync_D;
  wire SPIMOSI_AI;
  wire SPISlaveSelectSync_SB;
  wire SPISlaveSelect_ABI;
  wire [0:0]\ShiftReg_DP_reg[0] ;
  wire [0:0]\State_DP_reg[0] ;
  wire SyncInClockSync_CO;
  wire SyncInClock_AI;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__11;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__2;

  brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0 syncSPIClock
       (.LogicClk_CI(LogicClk_CI),
        .SPIClockEdgeDetectorReg_S(SPIClockEdgeDetectorReg_S),
        .SPIClockSync_C(SPIClockSync_C),
        .SPIClock_AI(SPIClock_AI),
        .SPIMOSISync_D(SPIMOSISync_D),
        .SPISlaveSelectSync_SB(SPISlaveSelectSync_SB),
        .\ShiftReg_DP_reg[0] (\ShiftReg_DP_reg[0] ),
        .\State_DP_reg[0] (\State_DP_reg[0] ),
        .SyncSignalSyncFF_S_reg_rep__11(SyncSignalSyncFF_S_reg_rep__11));
  brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_1 syncSPIMOSI
       (.LogicClk_CI(LogicClk_CI),
        .SPIMOSISync_D(SPIMOSISync_D),
        .SPIMOSI_AI(SPIMOSI_AI),
        .SyncSignalSyncFF_S_reg_rep__11(SyncSignalSyncFF_S_reg_rep__11));
  brd_testAERDVSSM_0_0_DFFSynchronizer syncSPISlaveSelect
       (.LogicClk_CI(LogicClk_CI),
        .SPISlaveSelectSync_SB(SPISlaveSelectSync_SB),
        .SPISlaveSelect_ABI(SPISlaveSelect_ABI),
        .SyncSignalSyncFF_S_reg_rep__11(SyncSignalSyncFF_S_reg_rep__11));
  brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_2 syncSyncInClock
       (.LogicClk_CI(LogicClk_CI),
        .SyncInClockSync_CO(SyncInClockSync_CO),
        .SyncInClock_AI(SyncInClock_AI),
        .SyncSignalSyncFF_S_reg_rep__2(SyncSignalSyncFF_S_reg_rep__2));
endmodule

(* ORIG_REF_NAME = "MultiplexerSPIConfig" *) 
module brd_testAERDVSSM_0_0_MultiplexerSPIConfig
   (\MultiplexerConfig_D[Run_S] ,
    \MultiplexerConfig_D[TimestampRun_S] ,
    \MultiplexerConfig_D[TimestampReset_S] ,
    \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0 ,
    \MultiplexerConfig_D[DropInput1OnTransferStall_S] ,
    \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0 ,
    \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0 ,
    \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0 ,
    \MultiplexerOutput_DP_reg[0]_0 ,
    \MultiplexerOutput_DP_reg[0]_1 ,
    Q,
    \ParamInput_DP_reg[0] ,
    LogicClk_CI,
    Reset_RI,
    \ParamInput_DP_reg[0]_0 ,
    \ParamInput_DP_reg[0]_1 ,
    \ParamInput_DP_reg[0]_2 ,
    \ParamInput_DP_reg[0]_3 ,
    \ParamInput_DP_reg[0]_4 ,
    \ParamInput_DP_reg[0]_5 ,
    \ParamInput_DP_reg[0]_6 ,
    \ParamAddressReg_DP_reg[0]_rep ,
    \ParamAddressReg_DP_reg[1]_rep ,
    D,
    AR);
  output \MultiplexerConfig_D[Run_S] ;
  output \MultiplexerConfig_D[TimestampRun_S] ;
  output \MultiplexerConfig_D[TimestampReset_S] ;
  output \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0 ;
  output \MultiplexerConfig_D[DropInput1OnTransferStall_S] ;
  output \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0 ;
  output \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0 ;
  output \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0 ;
  output \MultiplexerOutput_DP_reg[0]_0 ;
  output \MultiplexerOutput_DP_reg[0]_1 ;
  output [31:0]Q;
  input \ParamInput_DP_reg[0] ;
  input LogicClk_CI;
  input Reset_RI;
  input \ParamInput_DP_reg[0]_0 ;
  input \ParamInput_DP_reg[0]_1 ;
  input \ParamInput_DP_reg[0]_2 ;
  input \ParamInput_DP_reg[0]_3 ;
  input \ParamInput_DP_reg[0]_4 ;
  input \ParamInput_DP_reg[0]_5 ;
  input \ParamInput_DP_reg[0]_6 ;
  input \ParamAddressReg_DP_reg[0]_rep ;
  input \ParamAddressReg_DP_reg[1]_rep ;
  input [31:0]D;
  input [2:0]AR;

  wire [2:0]AR;
  wire [31:0]D;
  wire LogicClk_CI;
  wire \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0 ;
  wire \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0 ;
  wire \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0 ;
  wire \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0 ;
  wire \MultiplexerConfig_D[DropInput1OnTransferStall_S] ;
  wire \MultiplexerConfig_D[Run_S] ;
  wire \MultiplexerConfig_D[TimestampReset_S] ;
  wire \MultiplexerConfig_D[TimestampRun_S] ;
  wire \MultiplexerOutput_DP_reg[0]_0 ;
  wire \MultiplexerOutput_DP_reg[0]_1 ;
  wire \ParamAddressReg_DP_reg[0]_rep ;
  wire \ParamAddressReg_DP_reg[1]_rep ;
  wire \ParamInput_DP_reg[0] ;
  wire \ParamInput_DP_reg[0]_0 ;
  wire \ParamInput_DP_reg[0]_1 ;
  wire \ParamInput_DP_reg[0]_2 ;
  wire \ParamInput_DP_reg[0]_3 ;
  wire \ParamInput_DP_reg[0]_4 ;
  wire \ParamInput_DP_reg[0]_5 ;
  wire \ParamInput_DP_reg[0]_6 ;
  wire [31:0]Q;
  wire Reset_RI;

  FDCE \MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(Reset_RI),
        .D(\ParamInput_DP_reg[0]_3 ),
        .Q(\MultiplexerConfig_D[DropInput1OnTransferStall_S] ));
  FDCE \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(Reset_RI),
        .D(\ParamInput_DP_reg[0]_4 ),
        .Q(\MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0 ));
  FDCE \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(Reset_RI),
        .D(\ParamInput_DP_reg[0]_5 ),
        .Q(\MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0 ));
  FDCE \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(Reset_RI),
        .D(\ParamInput_DP_reg[0]_6 ),
        .Q(\MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0 ));
  FDCE \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(Reset_RI),
        .D(\ParamInput_DP_reg[0]_2 ),
        .Q(\MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0 ));
  FDCE \MultiplexerConfigReg_DP_reg[Run_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(Reset_RI),
        .D(\ParamInput_DP_reg[0] ),
        .Q(\MultiplexerConfig_D[Run_S] ));
  FDCE \MultiplexerConfigReg_DP_reg[TimestampReset_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(Reset_RI),
        .D(\ParamInput_DP_reg[0]_1 ),
        .Q(\MultiplexerConfig_D[TimestampReset_S] ));
  FDCE \MultiplexerConfigReg_DP_reg[TimestampRun_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(Reset_RI),
        .D(\ParamInput_DP_reg[0]_0 ),
        .Q(\MultiplexerConfig_D[TimestampRun_S] ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \MultiplexerOutput_DP[0]_i_4 
       (.I0(\MultiplexerConfig_D[TimestampRun_S] ),
        .I1(\MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0 ),
        .I2(\ParamAddressReg_DP_reg[0]_rep ),
        .I3(\ParamAddressReg_DP_reg[1]_rep ),
        .I4(\MultiplexerConfig_D[Run_S] ),
        .I5(\MultiplexerConfig_D[TimestampReset_S] ),
        .O(\MultiplexerOutput_DP_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \MultiplexerOutput_DP[0]_i_5 
       (.I0(\MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0 ),
        .I1(\MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0 ),
        .I2(\ParamAddressReg_DP_reg[0]_rep ),
        .I3(\ParamAddressReg_DP_reg[1]_rep ),
        .I4(\MultiplexerConfig_D[DropInput1OnTransferStall_S] ),
        .I5(\MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0 ),
        .O(\MultiplexerOutput_DP_reg[0]_0 ));
  FDCE \MultiplexerOutput_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \MultiplexerOutput_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \MultiplexerOutput_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \MultiplexerOutput_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \MultiplexerOutput_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \MultiplexerOutput_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \MultiplexerOutput_DP_reg[15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \MultiplexerOutput_DP_reg[16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(D[16]),
        .Q(Q[16]));
  FDCE \MultiplexerOutput_DP_reg[17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(D[17]),
        .Q(Q[17]));
  FDCE \MultiplexerOutput_DP_reg[18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(D[18]),
        .Q(Q[18]));
  FDCE \MultiplexerOutput_DP_reg[19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(D[19]),
        .Q(Q[19]));
  FDCE \MultiplexerOutput_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \MultiplexerOutput_DP_reg[20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(D[20]),
        .Q(Q[20]));
  FDCE \MultiplexerOutput_DP_reg[21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(D[21]),
        .Q(Q[21]));
  FDCE \MultiplexerOutput_DP_reg[22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(D[22]),
        .Q(Q[22]));
  FDCE \MultiplexerOutput_DP_reg[23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(D[23]),
        .Q(Q[23]));
  FDCE \MultiplexerOutput_DP_reg[24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(D[24]),
        .Q(Q[24]));
  FDCE \MultiplexerOutput_DP_reg[25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(D[25]),
        .Q(Q[25]));
  FDCE \MultiplexerOutput_DP_reg[26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(D[26]),
        .Q(Q[26]));
  FDCE \MultiplexerOutput_DP_reg[27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(D[27]),
        .Q(Q[27]));
  FDCE \MultiplexerOutput_DP_reg[28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(D[28]),
        .Q(Q[28]));
  FDCE \MultiplexerOutput_DP_reg[29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(D[29]),
        .Q(Q[29]));
  FDCE \MultiplexerOutput_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \MultiplexerOutput_DP_reg[30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(D[30]),
        .Q(Q[30]));
  FDCE \MultiplexerOutput_DP_reg[31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(D[31]),
        .Q(Q[31]));
  FDCE \MultiplexerOutput_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \MultiplexerOutput_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \MultiplexerOutput_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \MultiplexerOutput_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \MultiplexerOutput_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \MultiplexerOutput_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \MultiplexerOutput_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "MultiplexerStateMachine" *) 
module brd_testAERDVSSM_0_0_MultiplexerStateMachine
   (SyncOutClock_CO,
    I148,
    D,
    \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] ,
    \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] ,
    \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] ,
    Q,
    \DVSAERFifoControlIn_S[ReadSide][Read_S] ,
    AERSMOutFifoData_DO,
    AERSMOutFifoWrite_SO,
    \StateTimestampNext_DP_reg[2]_0 ,
    O193,
    LogicClk_CI,
    AR,
    SyncSignalSyncFF_S_reg_rep__2,
    O192,
    SyncReset_RO,
    SyncSignalSyncFF_S_reg_rep__3,
    O191,
    O195,
    SyncInClockSync_CO,
    \OutFifoControl_SO[Empty_S] ,
    FifoData_DO,
    AERSMFifoFull_AI,
    \OutFifoControl_SO_reg[AlmostEmpty_S] ,
    \FifoData_DO_reg[12] ,
    In1Timestamp_S,
    AERSMFifoAlmostFull_AI,
    \FifoData_DO_reg[12]_0 ,
    \OutFifoControl_SO[AlmostEmpty_S] );
  output SyncOutClock_CO;
  output [0:0]I148;
  output [39:0]D;
  output [39:0]\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] ;
  output [39:0]\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] ;
  output [39:0]\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] ;
  output [1:0]Q;
  output \DVSAERFifoControlIn_S[ReadSide][Read_S] ;
  output [15:0]AERSMOutFifoData_DO;
  output AERSMOutFifoWrite_SO;
  output \StateTimestampNext_DP_reg[2]_0 ;
  input O193;
  input LogicClk_CI;
  input [1:0]AR;
  input [0:0]SyncSignalSyncFF_S_reg_rep__2;
  input O192;
  input SyncReset_RO;
  input [2:0]SyncSignalSyncFF_S_reg_rep__3;
  input O191;
  input O195;
  input SyncInClockSync_CO;
  input \OutFifoControl_SO[Empty_S] ;
  input [14:0]FifoData_DO;
  input AERSMFifoFull_AI;
  input \OutFifoControl_SO_reg[AlmostEmpty_S] ;
  input \FifoData_DO_reg[12] ;
  input In1Timestamp_S;
  input AERSMFifoAlmostFull_AI;
  input [0:0]\FifoData_DO_reg[12]_0 ;
  input \OutFifoControl_SO[AlmostEmpty_S] ;

  wire AERSMFifoAlmostFull_AI;
  wire AERSMFifoFull_AI;
  wire [15:0]AERSMOutFifoData_DO;
  wire \AERSMOutFifoData_DO[0]_INST_0_i_1_n_0 ;
  wire \AERSMOutFifoData_DO[0]_INST_0_i_3_n_0 ;
  wire \AERSMOutFifoData_DO[0]_INST_0_i_4_n_0 ;
  wire \AERSMOutFifoData_DO[10]_INST_0_i_1_n_0 ;
  wire \AERSMOutFifoData_DO[11]_INST_0_i_1_n_0 ;
  wire \AERSMOutFifoData_DO[14]_INST_0_i_2_n_0 ;
  wire \AERSMOutFifoData_DO[1]_INST_0_i_1_n_0 ;
  wire \AERSMOutFifoData_DO[2]_INST_0_i_1_n_0 ;
  wire \AERSMOutFifoData_DO[3]_INST_0_i_1_n_0 ;
  wire \AERSMOutFifoData_DO[4]_INST_0_i_1_n_0 ;
  wire \AERSMOutFifoData_DO[5]_INST_0_i_1_n_0 ;
  wire \AERSMOutFifoData_DO[6]_INST_0_i_1_n_0 ;
  wire \AERSMOutFifoData_DO[7]_INST_0_i_1_n_0 ;
  wire \AERSMOutFifoData_DO[8]_INST_0_i_1_n_0 ;
  wire \AERSMOutFifoData_DO[9]_INST_0_i_1_n_0 ;
  wire AERSMOutFifoWrite_SO;
  wire AERSMOutFifoWrite_SO_INST_0_i_5_n_0;
  wire AERSMOutFifoWrite_SO_INST_0_i_6_n_0;
  wire AERSMOutFifoWrite_SO_INST_0_i_7_n_0;
  wire [1:0]AR;
  wire BooleanToStdLogic;
  wire [39:0]D;
  wire \DVSAERFifoControlIn_S[ReadSide][Read_S] ;
  wire [14:0]FifoData_DO;
  wire \FifoData_DO_reg[12] ;
  wire [0:0]\FifoData_DO_reg[12]_0 ;
  wire HighestTimestampSent_SN0;
  wire HighestTimestampSent_SN6_out;
  wire HighestTimestampSent_SP;
  wire HighestTimestampSent_SP_i_6_n_0;
  wire HighestTimestampSent_SP_i_7_n_0;
  wire HighestTimestampSent_SP_i_8_n_0;
  wire [0:0]I148;
  wire In1Timestamp_S;
  wire LogicClk_CI;
  wire [39:0]\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] ;
  wire [39:0]\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] ;
  wire [39:0]\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] ;
  wire \MultiplexerConfigReg_D_reg[DropInput1OnTransferStall_S]__0 ;
  wire \MultiplexerConfigReg_D_reg[Run_S_n_0_] ;
  wire \MultiplexerConfigReg_D_reg[TimestampRun_S_n_0_] ;
  wire NOTMultiplexerConfigReg_DRun_S;
  wire O191;
  wire O192;
  wire O193;
  wire O195;
  wire \OutFifoControl_SO[AlmostEmpty_S] ;
  wire \OutFifoControl_SO[Empty_S] ;
  wire \OutFifoControl_SO_reg[AlmostEmpty_S] ;
  wire Overflow_S;
  wire [14:0]PreviousData_DP;
  wire [1:0]Q;
  wire [2:2]StateTimestampNext_DN;
  wire [2:1]StateTimestampNext_DP;
  wire \StateTimestampNext_DP_reg[2]_0 ;
  wire [4:0]State_DN;
  wire State_DN1;
  wire State_DN10_out;
  wire [4:0]State_DP;
  wire \State_DP[1]_i_2_n_0 ;
  wire \State_DP[2]_i_4_n_0 ;
  wire \State_DP[4]_i_4_n_0 ;
  wire SyncInClockSync_CO;
  wire SyncOutClock_CO;
  wire SyncReset_RO;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__2;
  wire [2:0]SyncSignalSyncFF_S_reg_rep__3;
  wire TimestampChanged_S;
  wire TimestampOverflowBufferOverflow_S;
  wire TimestampOverflow_S;
  wire TimestampResetBuffer_S;
  wire TimestampResetExternalDetected_S;
  wire i__i_2_n_0;
  wire \statisticsSupport.StatisticsInput1DroppedReg_n_0 ;
  wire tsGenerator_n_1;
  wire tsGenerator_n_10;
  wire tsGenerator_n_11;
  wire tsGenerator_n_12;
  wire tsGenerator_n_13;
  wire tsGenerator_n_14;
  wire tsGenerator_n_15;
  wire tsGenerator_n_16;
  wire tsGenerator_n_17;
  wire tsGenerator_n_18;
  wire tsGenerator_n_2;
  wire tsGenerator_n_20;
  wire tsGenerator_n_22;
  wire tsGenerator_n_23;
  wire tsGenerator_n_24;
  wire tsGenerator_n_25;
  wire tsGenerator_n_26;
  wire tsGenerator_n_27;
  wire tsGenerator_n_28;
  wire tsGenerator_n_3;
  wire tsGenerator_n_4;
  wire tsGenerator_n_5;
  wire tsGenerator_n_6;
  wire tsGenerator_n_7;
  wire tsGenerator_n_8;
  wire tsGenerator_n_9;
  wire tsOverflowBuffer_n_1;
  wire tsOverflowBuffer_n_10;
  wire tsOverflowBuffer_n_11;
  wire tsOverflowBuffer_n_12;
  wire tsOverflowBuffer_n_13;
  wire tsOverflowBuffer_n_14;
  wire tsOverflowBuffer_n_2;
  wire tsOverflowBuffer_n_3;
  wire tsOverflowBuffer_n_4;
  wire tsOverflowBuffer_n_5;
  wire tsOverflowBuffer_n_6;
  wire tsOverflowBuffer_n_7;
  wire tsOverflowBuffer_n_8;
  wire tsOverflowBuffer_n_9;
  wire tsSynchronizer_n_2;
  wire tsSynchronizer_n_3;
  wire tsSynchronizer_n_4;

  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \AERSMOutFifoData_DO[0]_INST_0_i_1 
       (.I0(Q[0]),
        .I1(State_DP[2]),
        .I2(Q[1]),
        .I3(State_DP[4]),
        .I4(State_DP[0]),
        .O(\AERSMOutFifoData_DO[0]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hFF1FFFFF)) 
    \AERSMOutFifoData_DO[0]_INST_0_i_3 
       (.I0(Q[0]),
        .I1(State_DP[2]),
        .I2(Q[1]),
        .I3(State_DP[4]),
        .I4(State_DP[0]),
        .O(\AERSMOutFifoData_DO[0]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hFF7EFFFD)) 
    \AERSMOutFifoData_DO[0]_INST_0_i_4 
       (.I0(Q[0]),
        .I1(State_DP[2]),
        .I2(Q[1]),
        .I3(State_DP[4]),
        .I4(State_DP[0]),
        .O(\AERSMOutFifoData_DO[0]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \AERSMOutFifoData_DO[10]_INST_0_i_1 
       (.I0(Q[0]),
        .I1(State_DP[2]),
        .I2(Q[1]),
        .I3(State_DP[0]),
        .I4(State_DP[4]),
        .I5(FifoData_DO[10]),
        .O(\AERSMOutFifoData_DO[10]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \AERSMOutFifoData_DO[11]_INST_0_i_1 
       (.I0(Q[0]),
        .I1(State_DP[2]),
        .I2(Q[1]),
        .I3(State_DP[0]),
        .I4(State_DP[4]),
        .I5(FifoData_DO[11]),
        .O(\AERSMOutFifoData_DO[11]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \AERSMOutFifoData_DO[14]_INST_0_i_2 
       (.I0(State_DP[4]),
        .I1(State_DP[0]),
        .I2(Q[1]),
        .I3(State_DP[2]),
        .I4(Q[0]),
        .O(\AERSMOutFifoData_DO[14]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \AERSMOutFifoData_DO[1]_INST_0_i_1 
       (.I0(Q[0]),
        .I1(State_DP[2]),
        .I2(Q[1]),
        .I3(State_DP[0]),
        .I4(State_DP[4]),
        .I5(FifoData_DO[1]),
        .O(\AERSMOutFifoData_DO[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \AERSMOutFifoData_DO[2]_INST_0_i_1 
       (.I0(Q[0]),
        .I1(State_DP[2]),
        .I2(Q[1]),
        .I3(State_DP[0]),
        .I4(State_DP[4]),
        .I5(FifoData_DO[2]),
        .O(\AERSMOutFifoData_DO[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \AERSMOutFifoData_DO[3]_INST_0_i_1 
       (.I0(Q[0]),
        .I1(State_DP[2]),
        .I2(Q[1]),
        .I3(State_DP[0]),
        .I4(State_DP[4]),
        .I5(FifoData_DO[3]),
        .O(\AERSMOutFifoData_DO[3]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \AERSMOutFifoData_DO[4]_INST_0_i_1 
       (.I0(Q[0]),
        .I1(State_DP[2]),
        .I2(Q[1]),
        .I3(State_DP[0]),
        .I4(State_DP[4]),
        .I5(FifoData_DO[4]),
        .O(\AERSMOutFifoData_DO[4]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \AERSMOutFifoData_DO[5]_INST_0_i_1 
       (.I0(Q[0]),
        .I1(State_DP[2]),
        .I2(Q[1]),
        .I3(State_DP[0]),
        .I4(State_DP[4]),
        .I5(FifoData_DO[5]),
        .O(\AERSMOutFifoData_DO[5]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \AERSMOutFifoData_DO[6]_INST_0_i_1 
       (.I0(Q[0]),
        .I1(State_DP[2]),
        .I2(Q[1]),
        .I3(State_DP[0]),
        .I4(State_DP[4]),
        .I5(FifoData_DO[6]),
        .O(\AERSMOutFifoData_DO[6]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \AERSMOutFifoData_DO[7]_INST_0_i_1 
       (.I0(Q[0]),
        .I1(State_DP[2]),
        .I2(Q[1]),
        .I3(State_DP[0]),
        .I4(State_DP[4]),
        .I5(FifoData_DO[7]),
        .O(\AERSMOutFifoData_DO[7]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \AERSMOutFifoData_DO[8]_INST_0_i_1 
       (.I0(Q[0]),
        .I1(State_DP[2]),
        .I2(Q[1]),
        .I3(State_DP[0]),
        .I4(State_DP[4]),
        .I5(FifoData_DO[8]),
        .O(\AERSMOutFifoData_DO[8]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \AERSMOutFifoData_DO[9]_INST_0_i_1 
       (.I0(Q[0]),
        .I1(State_DP[2]),
        .I2(Q[1]),
        .I3(State_DP[0]),
        .I4(State_DP[4]),
        .I5(FifoData_DO[9]),
        .O(\AERSMOutFifoData_DO[9]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    AERSMOutFifoWrite_SO_INST_0_i_2
       (.I0(AERSMOutFifoWrite_SO_INST_0_i_5_n_0),
        .I1(AERSMOutFifoWrite_SO_INST_0_i_6_n_0),
        .I2(PreviousData_DP[7]),
        .I3(PreviousData_DP[6]),
        .I4(PreviousData_DP[10]),
        .I5(AERSMOutFifoWrite_SO_INST_0_i_7_n_0),
        .O(HighestTimestampSent_SN0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    AERSMOutFifoWrite_SO_INST_0_i_5
       (.I0(PreviousData_DP[14]),
        .I1(PreviousData_DP[12]),
        .I2(PreviousData_DP[3]),
        .I3(PreviousData_DP[2]),
        .O(AERSMOutFifoWrite_SO_INST_0_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    AERSMOutFifoWrite_SO_INST_0_i_6
       (.I0(PreviousData_DP[8]),
        .I1(PreviousData_DP[11]),
        .I2(PreviousData_DP[13]),
        .I3(PreviousData_DP[9]),
        .O(AERSMOutFifoWrite_SO_INST_0_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    AERSMOutFifoWrite_SO_INST_0_i_7
       (.I0(PreviousData_DP[1]),
        .I1(PreviousData_DP[0]),
        .I2(PreviousData_DP[5]),
        .I3(PreviousData_DP[4]),
        .O(AERSMOutFifoWrite_SO_INST_0_i_7_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    HighestTimestampSent_SP_i_6
       (.I0(PreviousData_DP[2]),
        .I1(PreviousData_DP[3]),
        .I2(PreviousData_DP[0]),
        .I3(PreviousData_DP[1]),
        .I4(HighestTimestampSent_SP_i_8_n_0),
        .O(HighestTimestampSent_SP_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    HighestTimestampSent_SP_i_7
       (.I0(PreviousData_DP[11]),
        .I1(PreviousData_DP[10]),
        .I2(PreviousData_DP[9]),
        .I3(PreviousData_DP[8]),
        .O(HighestTimestampSent_SP_i_7_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    HighestTimestampSent_SP_i_8
       (.I0(PreviousData_DP[7]),
        .I1(PreviousData_DP[6]),
        .I2(PreviousData_DP[5]),
        .I3(PreviousData_DP[4]),
        .O(HighestTimestampSent_SP_i_8_n_0));
  FDCE HighestTimestampSent_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(tsGenerator_n_28),
        .Q(HighestTimestampSent_SP));
  FDCE \MultiplexerConfigReg_D_reg[DropInput1OnTransferStall_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(O195),
        .Q(\MultiplexerConfigReg_D_reg[DropInput1OnTransferStall_S]__0 ));
  FDCE \MultiplexerConfigReg_D_reg[Run_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(O191),
        .Q(\MultiplexerConfigReg_D_reg[Run_S_n_0_] ));
  FDCE \MultiplexerConfigReg_D_reg[TimestampReset_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(O193),
        .Q(State_DN10_out));
  FDCE \MultiplexerConfigReg_D_reg[TimestampRun_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(O192),
        .Q(\MultiplexerConfigReg_D_reg[TimestampRun_S_n_0_] ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \StateTimestampNext_DP[2]_i_1 
       (.I0(\StateTimestampNext_DP_reg[2]_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(FifoData_DO[13]),
        .I4(FifoData_DO[14]),
        .I5(FifoData_DO[12]),
        .O(StateTimestampNext_DN));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \StateTimestampNext_DP[2]_i_2 
       (.I0(State_DP[4]),
        .I1(State_DP[0]),
        .I2(State_DP[2]),
        .O(\StateTimestampNext_DP_reg[2]_0 ));
  FDPE \StateTimestampNext_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\FifoData_DO_reg[12]_0 ),
        .PRE(AR[1]),
        .Q(StateTimestampNext_DP[1]));
  FDCE \StateTimestampNext_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(StateTimestampNext_DN),
        .Q(StateTimestampNext_DP[2]));
  LUT6 #(
    .INIT(64'h0303030000020000)) 
    \State_DP[1]_i_2 
       (.I0(In1Timestamp_S),
        .I1(State_DP[0]),
        .I2(State_DP[4]),
        .I3(Q[1]),
        .I4(State_DP[2]),
        .I5(Q[0]),
        .O(\State_DP[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \State_DP[2]_i_4 
       (.I0(Q[0]),
        .I1(State_DP[2]),
        .I2(Q[1]),
        .I3(State_DP[0]),
        .I4(State_DP[4]),
        .O(\State_DP[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \State_DP[4]_i_4 
       (.I0(Q[0]),
        .I1(State_DP[2]),
        .I2(Q[1]),
        .I3(State_DP[4]),
        .I4(State_DP[0]),
        .O(\State_DP[4]_i_4_n_0 ));
  FDCE \State_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(tsOverflowBuffer_n_13),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(State_DN[0]),
        .Q(State_DP[0]));
  FDCE \State_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(tsOverflowBuffer_n_13),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(State_DN[1]),
        .Q(Q[0]));
  FDCE \State_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(tsOverflowBuffer_n_13),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(State_DN[2]),
        .Q(State_DP[2]));
  FDCE \State_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(tsOverflowBuffer_n_13),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(State_DN[3]),
        .Q(Q[1]));
  FDCE \State_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(tsOverflowBuffer_n_13),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(State_DN[4]),
        .Q(State_DP[4]));
  FDCE \TimestampBuffer_D_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(tsGenerator_n_15),
        .Q(PreviousData_DP[0]));
  FDCE \TimestampBuffer_D_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(tsGenerator_n_5),
        .Q(PreviousData_DP[10]));
  FDCE \TimestampBuffer_D_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(tsGenerator_n_4),
        .Q(PreviousData_DP[11]));
  FDCE \TimestampBuffer_D_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(tsGenerator_n_3),
        .Q(PreviousData_DP[12]));
  FDCE \TimestampBuffer_D_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(tsGenerator_n_2),
        .Q(PreviousData_DP[13]));
  FDCE \TimestampBuffer_D_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(tsGenerator_n_1),
        .Q(PreviousData_DP[14]));
  FDCE \TimestampBuffer_D_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(tsGenerator_n_14),
        .Q(PreviousData_DP[1]));
  FDCE \TimestampBuffer_D_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(tsGenerator_n_13),
        .Q(PreviousData_DP[2]));
  FDCE \TimestampBuffer_D_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(tsGenerator_n_12),
        .Q(PreviousData_DP[3]));
  FDCE \TimestampBuffer_D_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(tsGenerator_n_11),
        .Q(PreviousData_DP[4]));
  FDCE \TimestampBuffer_D_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(tsGenerator_n_10),
        .Q(PreviousData_DP[5]));
  FDCE \TimestampBuffer_D_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(tsGenerator_n_9),
        .Q(PreviousData_DP[6]));
  FDCE \TimestampBuffer_D_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(tsGenerator_n_8),
        .Q(PreviousData_DP[7]));
  FDCE \TimestampBuffer_D_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(tsGenerator_n_7),
        .Q(PreviousData_DP[8]));
  FDCE \TimestampBuffer_D_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(tsGenerator_n_6),
        .Q(PreviousData_DP[9]));
  LUT6 #(
    .INIT(64'h0100111100000000)) 
    i__i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\OutFifoControl_SO[Empty_S] ),
        .I3(\MultiplexerConfigReg_D_reg[DropInput1OnTransferStall_S]__0 ),
        .I4(State_DP[4]),
        .I5(i__i_2_n_0),
        .O(\DVSAERFifoControlIn_S[ReadSide][Read_S] ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h0F0000F1)) 
    i__i_2
       (.I0(\MultiplexerConfigReg_D_reg[Run_S_n_0_] ),
        .I1(\OutFifoControl_SO[Empty_S] ),
        .I2(State_DP[4]),
        .I3(State_DP[2]),
        .I4(State_DP[0]),
        .O(i__i_2_n_0));
  brd_testAERDVSSM_0_0_Counter \statisticsSupport.StatisticsInput1DroppedCounter 
       (.D(D),
        .LogicClk_CI(LogicClk_CI),
        .\MultiplexerConfigReg_D_reg[Run_S] (\MultiplexerConfigReg_D_reg[Run_S_n_0_] ),
        .\Output_SO_reg[0] (\statisticsSupport.StatisticsInput1DroppedReg_n_0 ),
        .SyncSignalSyncFF_S_reg_rep__4(SyncSignalSyncFF_S_reg_rep__3[1:0]));
  brd_testAERDVSSM_0_0_SimpleRegister_3 \statisticsSupport.StatisticsInput1DroppedReg 
       (.\Count_DP_reg[39] (\statisticsSupport.StatisticsInput1DroppedReg_n_0 ),
        .LogicClk_CI(LogicClk_CI),
        .\MultiplexerConfigReg_D_reg[DropInput1OnTransferStall_S] (\MultiplexerConfigReg_D_reg[DropInput1OnTransferStall_S]__0 ),
        .\MultiplexerConfigReg_D_reg[Run_S] (\MultiplexerConfigReg_D_reg[Run_S_n_0_] ),
        .\OutFifoControl_SO[Empty_S] (\OutFifoControl_SO[Empty_S] ),
        .Q({State_DP[4],Q[0],State_DP[0]}),
        .\State_DP_reg[2] (tsOverflowBuffer_n_14),
        .SyncSignalSyncFF_S_reg_rep__2(SyncSignalSyncFF_S_reg_rep__2));
  brd_testAERDVSSM_0_0_Counter_4 \statisticsSupport.StatisticsInput2DroppedCounter 
       (.LogicClk_CI(LogicClk_CI),
        .\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] (\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] ),
        .\MultiplexerConfigReg_D_reg[Run_S] (\MultiplexerConfigReg_D_reg[Run_S_n_0_] ),
        .NOTMultiplexerConfigReg_DRun_S(NOTMultiplexerConfigReg_DRun_S),
        .SyncSignalSyncFF_S_reg_rep__4(SyncSignalSyncFF_S_reg_rep__3[1:0]));
  brd_testAERDVSSM_0_0_Counter_5 \statisticsSupport.StatisticsInput3DroppedCounter 
       (.LogicClk_CI(LogicClk_CI),
        .\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] (\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] ),
        .\MultiplexerConfigReg_D_reg[Run_S] (\MultiplexerConfigReg_D_reg[Run_S_n_0_] ),
        .NOTMultiplexerConfigReg_DRun_S(NOTMultiplexerConfigReg_DRun_S),
        .SyncSignalSyncFF_S_reg_rep__3(SyncSignalSyncFF_S_reg_rep__3));
  brd_testAERDVSSM_0_0_Counter_6 \statisticsSupport.StatisticsInput4DroppedCounter 
       (.LogicClk_CI(LogicClk_CI),
        .\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] (\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] ),
        .\MultiplexerConfigReg_D_reg[Run_S] (\MultiplexerConfigReg_D_reg[Run_S_n_0_] ),
        .NOTMultiplexerConfigReg_DRun_S(NOTMultiplexerConfigReg_DRun_S),
        .SyncSignalSyncFF_S_reg_rep__3({SyncSignalSyncFF_S_reg_rep__3[2],SyncSignalSyncFF_S_reg_rep__3[0]}));
  brd_testAERDVSSM_0_0_ChangeDetector timestampChangeDetector
       (.AERSMOutFifoData_DO(AERSMOutFifoData_DO),
        .AR(AR[1]),
        .\Count_DP_reg[11] ({tsOverflowBuffer_n_1,tsOverflowBuffer_n_2,tsOverflowBuffer_n_3,tsOverflowBuffer_n_4,tsOverflowBuffer_n_5,tsOverflowBuffer_n_6,tsOverflowBuffer_n_7,tsOverflowBuffer_n_8,tsOverflowBuffer_n_9,tsOverflowBuffer_n_10,tsOverflowBuffer_n_11}),
        .\Count_DP_reg[12] (tsGenerator_n_27),
        .FifoData_DO(FifoData_DO[14:12]),
        .\FifoData_DO_reg[0] (tsGenerator_n_17),
        .HighestTimestampSent_SN0(HighestTimestampSent_SN0),
        .HighestTimestampSent_SN6_out(HighestTimestampSent_SN6_out),
        .HighestTimestampSent_SP(HighestTimestampSent_SP),
        .LogicClk_CI(LogicClk_CI),
        .\Output_SO_reg[0] (tsGenerator_n_18),
        .Q(PreviousData_DP),
        .S({tsGenerator_n_23,tsGenerator_n_24,tsGenerator_n_25,tsGenerator_n_26}),
        .State_DN1(State_DN1),
        .\State_DP_reg[1] (\AERSMOutFifoData_DO[0]_INST_0_i_1_n_0 ),
        .\State_DP_reg[1]_0 (\AERSMOutFifoData_DO[1]_INST_0_i_1_n_0 ),
        .\State_DP_reg[1]_1 (\AERSMOutFifoData_DO[2]_INST_0_i_1_n_0 ),
        .\State_DP_reg[1]_10 (\AERSMOutFifoData_DO[11]_INST_0_i_1_n_0 ),
        .\State_DP_reg[1]_2 (\AERSMOutFifoData_DO[3]_INST_0_i_1_n_0 ),
        .\State_DP_reg[1]_3 (\AERSMOutFifoData_DO[4]_INST_0_i_1_n_0 ),
        .\State_DP_reg[1]_4 (\AERSMOutFifoData_DO[5]_INST_0_i_1_n_0 ),
        .\State_DP_reg[1]_5 (\AERSMOutFifoData_DO[6]_INST_0_i_1_n_0 ),
        .\State_DP_reg[1]_6 (\AERSMOutFifoData_DO[7]_INST_0_i_1_n_0 ),
        .\State_DP_reg[1]_7 (\AERSMOutFifoData_DO[8]_INST_0_i_1_n_0 ),
        .\State_DP_reg[1]_8 (\AERSMOutFifoData_DO[9]_INST_0_i_1_n_0 ),
        .\State_DP_reg[1]_9 (\AERSMOutFifoData_DO[10]_INST_0_i_1_n_0 ),
        .\State_DP_reg[4] (\AERSMOutFifoData_DO[14]_INST_0_i_2_n_0 ),
        .\State_DP_reg[4]_0 ({State_DP[4],Q[1],State_DP[2],Q[0],State_DP[0]}),
        .\State_DP_reg[4]_1 (tsGenerator_n_20),
        .\TimestampBuffer_D_reg[11] (HighestTimestampSent_SP_i_7_n_0),
        .\TimestampBuffer_D_reg[2] (HighestTimestampSent_SP_i_6_n_0),
        .TimestampChanged_S(TimestampChanged_S));
  brd_testAERDVSSM_0_0_ContinuousCounter tsGenerator
       (.\AERSMOutFifoData_DO[0] (tsGenerator_n_17),
        .\AERSMOutFifoData_DO[1] (tsGenerator_n_18),
        .AERSMOutFifoWrite_SO(AERSMOutFifoWrite_SO),
        .BooleanToStdLogic(BooleanToStdLogic),
        .\Count_DP_reg[0]_0 (tsOverflowBuffer_n_12),
        .E(tsGenerator_n_22),
        .FifoData_DO(FifoData_DO[0]),
        .HighestTimestampSent_SN0(HighestTimestampSent_SN0),
        .HighestTimestampSent_SN6_out(HighestTimestampSent_SN6_out),
        .HighestTimestampSent_SP(HighestTimestampSent_SP),
        .HighestTimestampSent_SP_reg(tsGenerator_n_20),
        .HighestTimestampSent_SP_reg_0(tsGenerator_n_28),
        .LogicClk_CI(LogicClk_CI),
        .Memory_SP_reg(tsGenerator_n_27),
        .\MultiplexerConfigReg_D_reg[TimestampRun_S] (\MultiplexerConfigReg_D_reg[TimestampRun_S_n_0_] ),
        .\MultiplexerConfigReg_D_reg[TimestampRun_S]_0 (tsSynchronizer_n_2),
        .\Output_SO_reg[0] (tsGenerator_n_16),
        .Overflow_S(Overflow_S),
        .Q({tsGenerator_n_1,tsGenerator_n_2,tsGenerator_n_3,tsGenerator_n_4,tsGenerator_n_5,tsGenerator_n_6,tsGenerator_n_7,tsGenerator_n_8,tsGenerator_n_9,tsGenerator_n_10,tsGenerator_n_11,tsGenerator_n_12,tsGenerator_n_13,tsGenerator_n_14,tsGenerator_n_15}),
        .S({tsGenerator_n_23,tsGenerator_n_24,tsGenerator_n_25,tsGenerator_n_26}),
        .State_DN1(State_DN1),
        .\State_DP_reg[1] (\AERSMOutFifoData_DO[0]_INST_0_i_3_n_0 ),
        .\State_DP_reg[1]_0 (\AERSMOutFifoData_DO[0]_INST_0_i_4_n_0 ),
        .\State_DP_reg[2] (tsOverflowBuffer_n_14),
        .\State_DP_reg[4] (\AERSMOutFifoData_DO[14]_INST_0_i_2_n_0 ),
        .\State_DP_reg[4]_0 ({State_DP[4],Q[1],State_DP[2],Q[0],State_DP[0]}),
        .\SyncSignalSyncFF_S_reg[0] (tsSynchronizer_n_3),
        .SyncSignalSyncFF_S_reg_rep__2(SyncSignalSyncFF_S_reg_rep__2),
        .SyncSignalSyncFF_S_reg_rep__5(SyncSignalSyncFF_S_reg_rep__3[0]),
        .\TimestampBuffer_D_reg[14] (PreviousData_DP),
        .TimestampChanged_S(TimestampChanged_S),
        .TimestampOverflow_S(TimestampOverflow_S));
  brd_testAERDVSSM_0_0_ContinuousCounter__parameterized0 tsOverflowBuffer
       (.AERSMFifoAlmostFull_AI(AERSMFifoAlmostFull_AI),
        .AERSMFifoFull_AI(AERSMFifoFull_AI),
        .BooleanToStdLogic(BooleanToStdLogic),
        .D({State_DN[4:3],State_DN[1]}),
        .E(tsOverflowBuffer_n_13),
        .LogicClk_CI(LogicClk_CI),
        .\MultiplexerConfigReg_D_reg[Run_S] (\MultiplexerConfigReg_D_reg[Run_S_n_0_] ),
        .\OutFifoControl_SO[AlmostEmpty_S] (\OutFifoControl_SO[AlmostEmpty_S] ),
        .\OutFifoControl_SO[Empty_S] (\OutFifoControl_SO[Empty_S] ),
        .\OutFifoControl_SO_reg[AlmostEmpty_S] (\OutFifoControl_SO_reg[AlmostEmpty_S] ),
        .Overflow_S(Overflow_S),
        .Q({tsOverflowBuffer_n_1,tsOverflowBuffer_n_2,tsOverflowBuffer_n_3,tsOverflowBuffer_n_4,tsOverflowBuffer_n_5,tsOverflowBuffer_n_6,tsOverflowBuffer_n_7,tsOverflowBuffer_n_8,tsOverflowBuffer_n_9,tsOverflowBuffer_n_10,tsOverflowBuffer_n_11,tsOverflowBuffer_n_12}),
        .\StateTimestampNext_DP_reg[1] (StateTimestampNext_DP[1]),
        .State_DN1(State_DN1),
        .\State_DP_reg[0] (tsOverflowBuffer_n_14),
        .\State_DP_reg[0]_0 (\State_DP[1]_i_2_n_0 ),
        .\State_DP_reg[1] (\State_DP[4]_i_4_n_0 ),
        .\State_DP_reg[1]_0 (tsGenerator_n_22),
        .\State_DP_reg[4] ({State_DP[4],Q[1],State_DP[2],Q[0],State_DP[0]}),
        .\State_DP_reg[4]_0 (tsGenerator_n_20),
        .SyncSignalSyncFF_S_reg_rep__2(SyncSignalSyncFF_S_reg_rep__2),
        .SyncSignalSyncFF_S_reg_rep__5(SyncSignalSyncFF_S_reg_rep__3[0]),
        .TimestampOverflowBufferOverflow_S(TimestampOverflowBufferOverflow_S),
        .TimestampOverflow_S(TimestampOverflow_S),
        .TimestampResetBuffer_S(TimestampResetBuffer_S));
  brd_testAERDVSSM_0_0_BufferClear tsResetBuffer
       (.AERSMFifoAlmostFull_AI(AERSMFifoAlmostFull_AI),
        .AERSMFifoFull_AI(AERSMFifoFull_AI),
        .D({State_DN[2],State_DN[0]}),
        .\FifoData_DO_reg[12] (\FifoData_DO_reg[12] ),
        .LogicClk_CI(LogicClk_CI),
        .\OutFifoControl_SO_reg[AlmostEmpty_S] (\OutFifoControl_SO_reg[AlmostEmpty_S] ),
        .\Output_SO_reg[0] (tsSynchronizer_n_4),
        .Q({State_DP[4],Q[0],State_DP[0]}),
        .\StateTimestampNext_DP_reg[2] (StateTimestampNext_DP[2]),
        .State_DN1(State_DN1),
        .\State_DP_reg[1] (\State_DP[4]_i_4_n_0 ),
        .\State_DP_reg[1]_0 (\State_DP[2]_i_4_n_0 ),
        .\State_DP_reg[2] (tsOverflowBuffer_n_14),
        .SyncSignalSyncFF_S_reg_rep__2(SyncSignalSyncFF_S_reg_rep__2),
        .TimestampResetBuffer_S(TimestampResetBuffer_S));
  brd_testAERDVSSM_0_0_PulseDetector tsResetExternalDetector
       (.AR(AR[0]),
        .LogicClk_CI(LogicClk_CI),
        .State_DN10_out(State_DN10_out),
        .SyncSignalSyncFF_S_reg_rep__2(SyncSignalSyncFF_S_reg_rep__2),
        .TimestampResetExternalDetected_S(TimestampResetExternalDetected_S));
  brd_testAERDVSSM_0_0_TimestampSynchronizer tsSynchronizer
       (.AR(AR[1]),
        .\Count_DP_reg[14] (tsSynchronizer_n_2),
        .\Count_DP_reg[14]_0 (tsSynchronizer_n_3),
        .I148(I148),
        .LogicClk_CI(LogicClk_CI),
        .Memory_SP_reg(tsSynchronizer_n_4),
        .\MultiplexerConfigReg_D_reg[TimestampRun_S] (\MultiplexerConfigReg_D_reg[TimestampRun_S_n_0_] ),
        .Q({Q[1],State_DP[2],Q[0]}),
        .\State_DP_reg[1] (tsGenerator_n_16),
        .\State_DP_reg[4] (tsGenerator_n_20),
        .SyncInClockSync_CO(SyncInClockSync_CO),
        .SyncOutClock_CO(SyncOutClock_CO),
        .SyncReset_RO(SyncReset_RO),
        .SyncSignalSyncFF_S_reg_rep__2(SyncSignalSyncFF_S_reg_rep__2),
        .TimestampOverflowBufferOverflow_S(TimestampOverflowBufferOverflow_S),
        .TimestampResetBuffer_S(TimestampResetBuffer_S),
        .TimestampResetExternalDetected_S(TimestampResetExternalDetected_S));
endmodule

(* ORIG_REF_NAME = "PulseDetector" *) 
module brd_testAERDVSSM_0_0_PulseDetector
   (TimestampResetExternalDetected_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__2,
    State_DN10_out,
    AR);
  output TimestampResetExternalDetected_S;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__2;
  input State_DN10_out;
  input [0:0]AR;

  wire [0:0]AR;
  wire [1:0]Count_DN;
  wire [1:0]Count_DP;
  wire \FSM_sequential_State_DP[0]_i_1_n_0 ;
  wire \FSM_sequential_State_DP[1]_i_1_n_0 ;
  wire LogicClk_CI;
  wire PulseDetected_S;
  wire State_DN10_out;
  (* RTL_KEEP = "yes" *) wire [1:0]State_DP;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__2;
  wire TimestampResetExternalDetected_S;

  LUT3 #(
    .INIT(8'h40)) 
    \/i_ 
       (.I0(State_DP[1]),
        .I1(State_DP[0]),
        .I2(Count_DP[1]),
        .O(PulseDetected_S));
  LUT5 #(
    .INIT(32'h00000400)) 
    \Count_DP[0]_i_1 
       (.I0(State_DP[1]),
        .I1(State_DP[0]),
        .I2(Count_DP[0]),
        .I3(State_DN10_out),
        .I4(Count_DP[1]),
        .O(Count_DN[0]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \Count_DP[1]_i_1 
       (.I0(State_DP[1]),
        .I1(State_DP[0]),
        .I2(Count_DP[0]),
        .I3(State_DN10_out),
        .I4(Count_DP[1]),
        .O(Count_DN[1]));
  FDCE \Count_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Count_DN[0]),
        .Q(Count_DP[0]));
  FDCE \Count_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(Count_DN[1]),
        .Q(Count_DP[1]));
  LUT5 #(
    .INIT(32'hD9F91010)) 
    \FSM_sequential_State_DP[0]_i_1 
       (.I0(State_DP[0]),
        .I1(State_DP[1]),
        .I2(State_DN10_out),
        .I3(Count_DP[1]),
        .I4(State_DP[0]),
        .O(\FSM_sequential_State_DP[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE9E92000)) 
    \FSM_sequential_State_DP[1]_i_1 
       (.I0(State_DP[0]),
        .I1(State_DP[1]),
        .I2(State_DN10_out),
        .I3(Count_DP[1]),
        .I4(State_DP[1]),
        .O(\FSM_sequential_State_DP[1]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "stpulsedetected:01,stwaitforpulse:00,stpulseoverflowwait:10" *) 
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_State_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_sequential_State_DP[0]_i_1_n_0 ),
        .Q(State_DP[0]));
  (* FSM_ENCODED_STATES = "stpulsedetected:01,stwaitforpulse:00,stpulseoverflowwait:10" *) 
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_State_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(\FSM_sequential_State_DP[1]_i_1_n_0 ),
        .Q(State_DP[1]));
  FDCE PulseDetectedBuffer_S_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(PulseDetected_S),
        .Q(TimestampResetExternalDetected_S));
endmodule

(* ORIG_REF_NAME = "ResetSynchronizer" *) 
module brd_testAERDVSSM_0_0_ResetSynchronizer
   (SyncReset_RO,
    AR,
    \Output_SO_reg[8] ,
    \Count_DP_reg[31] ,
    \Count_DP_reg[31]_0 ,
    \BiasConfigReg_DP_reg[SSN_D][15] ,
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][0] ,
    \DVSAERConfigReg_D_reg[FilterPixel5Column_D][2] ,
    \BiasConfigReg_DP_reg[IFRefrBn_D][10] ,
    \BiasConfigReg_DP_reg[ColSelLowBn_D][11] ,
    \BiasConfigReg_DP_reg[ReadoutBufBp_D][12] ,
    \BiasConfigReg_DP_reg[PrBp_D][12] ,
    \BiasConfigReg_DP_reg[AdcRefHigh_D][0] ,
    \BiasConfigReg_DP_reg[AdcRefLow_D][8] ,
    \BiasConfigReg_D_reg[PrBp_D][7] ,
    \BiasConfigReg_D_reg[LcolTimeoutBn_D][1] ,
    \PreviousData_DP_reg[39] ,
    Memory_SP_reg,
    \PreviousData_DP_reg[1] ,
    \PreviousData_DP_reg[7] ,
    \PreviousData_DP_reg[2] ,
    \DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] ,
    \Output_SO_reg[0] ,
    LogicClk_CI,
    Reset_RI);
  output SyncReset_RO;
  output [4:0]AR;
  output [1:0]\Output_SO_reg[8] ;
  output [2:0]\Count_DP_reg[31] ;
  output [1:0]\Count_DP_reg[31]_0 ;
  output [1:0]\BiasConfigReg_DP_reg[SSN_D][15] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][0] ;
  output [1:0]\DVSAERConfigReg_D_reg[FilterPixel5Column_D][2] ;
  output [0:0]\BiasConfigReg_DP_reg[IFRefrBn_D][10] ;
  output [0:0]\BiasConfigReg_DP_reg[ColSelLowBn_D][11] ;
  output [0:0]\BiasConfigReg_DP_reg[ReadoutBufBp_D][12] ;
  output [0:0]\BiasConfigReg_DP_reg[PrBp_D][12] ;
  output [0:0]\BiasConfigReg_DP_reg[AdcRefHigh_D][0] ;
  output [1:0]\BiasConfigReg_DP_reg[AdcRefLow_D][8] ;
  output [1:0]\BiasConfigReg_D_reg[PrBp_D][7] ;
  output [1:0]\BiasConfigReg_D_reg[LcolTimeoutBn_D][1] ;
  output [0:0]\PreviousData_DP_reg[39] ;
  output Memory_SP_reg;
  output [1:0]\PreviousData_DP_reg[1] ;
  output [0:0]\PreviousData_DP_reg[7] ;
  output [0:0]\PreviousData_DP_reg[2] ;
  output [1:0]\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] ;
  output [0:0]\Output_SO_reg[0] ;
  input LogicClk_CI;
  input Reset_RI;

  wire [4:0]AR;
  wire [0:0]\BiasConfigReg_DP_reg[AdcRefHigh_D][0] ;
  wire [1:0]\BiasConfigReg_DP_reg[AdcRefLow_D][8] ;
  wire [0:0]\BiasConfigReg_DP_reg[ColSelLowBn_D][11] ;
  wire [0:0]\BiasConfigReg_DP_reg[IFRefrBn_D][10] ;
  wire [0:0]\BiasConfigReg_DP_reg[PrBp_D][12] ;
  wire [0:0]\BiasConfigReg_DP_reg[ReadoutBufBp_D][12] ;
  wire [1:0]\BiasConfigReg_DP_reg[SSN_D][15] ;
  wire [1:0]\BiasConfigReg_D_reg[LcolTimeoutBn_D][1] ;
  wire [1:0]\BiasConfigReg_D_reg[PrBp_D][7] ;
  wire [2:0]\Count_DP_reg[31] ;
  wire [1:0]\Count_DP_reg[31]_0 ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][0] ;
  wire [1:0]\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] ;
  wire [1:0]\DVSAERConfigReg_D_reg[FilterPixel5Column_D][2] ;
  wire LogicClk_CI;
  wire Memory_SP_reg;
  wire [0:0]\Output_SO_reg[0] ;
  wire [1:0]\Output_SO_reg[8] ;
  wire [1:0]\PreviousData_DP_reg[1] ;
  wire [0:0]\PreviousData_DP_reg[2] ;
  wire [0:0]\PreviousData_DP_reg[39] ;
  wire [0:0]\PreviousData_DP_reg[7] ;
  wire Reset_RI;
  wire SyncReset_RO;
  wire SyncSignalDemetFF_S;

  FDPE SyncSignalDemetFF_S_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Reset_RI),
        .Q(SyncSignalDemetFF_S));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(SyncReset_RO));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(AR[0]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__0
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\Output_SO_reg[8] [1]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__1
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(AR[1]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__10
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\BiasConfigReg_DP_reg[SSN_D][15] [1]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__11
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\BiasConfigReg_DP_reg[SSN_D][15] [0]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__12
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][0] ));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__13
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(AR[4]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__14
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Column_D][2] [0]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__15
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Column_D][2] [1]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__16
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\BiasConfigReg_DP_reg[IFRefrBn_D][10] ));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__17
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\BiasConfigReg_DP_reg[ColSelLowBn_D][11] ));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__18
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\BiasConfigReg_DP_reg[ReadoutBufBp_D][12] ));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__19
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\BiasConfigReg_DP_reg[PrBp_D][12] ));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__2
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\Output_SO_reg[8] [0]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__20
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\BiasConfigReg_DP_reg[AdcRefHigh_D][0] ));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__21
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\BiasConfigReg_DP_reg[AdcRefLow_D][8] [1]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__22
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\BiasConfigReg_DP_reg[AdcRefLow_D][8] [0]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__23
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\BiasConfigReg_D_reg[PrBp_D][7] [1]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__24
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\BiasConfigReg_D_reg[PrBp_D][7] [0]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__25
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\BiasConfigReg_D_reg[LcolTimeoutBn_D][1] [1]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__26
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\BiasConfigReg_D_reg[LcolTimeoutBn_D][1] [0]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__27
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\PreviousData_DP_reg[39] ));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__28
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(Memory_SP_reg));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__29
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\PreviousData_DP_reg[1] [0]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__3
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\Count_DP_reg[31] [2]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__30
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\PreviousData_DP_reg[1] [1]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__31
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\PreviousData_DP_reg[7] ));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__32
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\PreviousData_DP_reg[2] ));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__33
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] [1]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__34
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] [0]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__35
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\Output_SO_reg[0] ));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__4
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\Count_DP_reg[31] [1]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__5
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\Count_DP_reg[31] [0]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__6
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\Count_DP_reg[31]_0 [1]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__7
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(\Count_DP_reg[31]_0 [0]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__8
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(AR[2]));
  (* ORIG_CELL_NAME = "SyncSignalSyncFF_S_reg" *) 
  FDPE SyncSignalSyncFF_S_reg_rep__9
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SyncSignalDemetFF_S),
        .PRE(Reset_RI),
        .Q(AR[3]));
endmodule

(* ORIG_REF_NAME = "SPIConfig" *) 
module brd_testAERDVSSM_0_0_SPIConfig
   (SPIMISO_DZO,
    SPIClockEdgeDetectorReg_S,
    D,
    \MultiplexerConfigReg_DP_reg[Run_S] ,
    \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][0] ,
    \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][0] ,
    \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][0] ,
    \BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ,
    \BiasConfigReg_DP_reg[ApsCas_D][0] ,
    \MultiplexerOutput_DP_reg[31] ,
    \MultiplexerConfigReg_DP_reg[Run_S]_0 ,
    \BiasConfigReg_DP_reg[SSN_D][15] ,
    \MultiplexerConfigReg_DP_reg[TimestampRun_S] ,
    \MultiplexerConfigReg_DP_reg[TimestampReset_S] ,
    \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S] ,
    \MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S] ,
    \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S] ,
    \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S] ,
    \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S] ,
    \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8] ,
    \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8] ,
    \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8] ,
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][8] ,
    \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][8] ,
    \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8] ,
    \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8] ,
    \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8] ,
    \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][8] ,
    \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][8] ,
    \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][8] ,
    \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][8] ,
    E,
    \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8] ,
    \DVSAERConfigReg_DP_reg[AckDelayColumn_D][3] ,
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8] ,
    \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][8] ,
    \DVSAERConfigReg_DP_reg[AckExtensionRow_D][3] ,
    \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8] ,
    \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][8] ,
    \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][8] ,
    \DVSAERConfigReg_DP_reg[ExternalAERControl_S] ,
    \DVSAERConfigReg_DP_reg[Run_S] ,
    \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S] ,
    \DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S] ,
    \ShiftReg_DP_reg[0] ,
    \BiasConfigReg_DP_reg[BiasBuffer_D][0] ,
    \BiasOutput_DP_reg[15] ,
    \BiasOutput_DP_reg[9] ,
    \BiasOutput_DP_reg[9]_0 ,
    \BiasOutput_DP_reg[9]_1 ,
    \BiasOutput_DP_reg[9]_2 ,
    \BiasOutput_DP_reg[9]_3 ,
    \BiasOutput_DP_reg[9]_4 ,
    \BiasConfigReg_DP_reg[ReadoutBufBp_D][0]_0 ,
    \BiasConfigReg_DP_reg[AdcRefHigh_D][0] ,
    \BiasConfigReg_DP_reg[ApsOverflowLevel_D][0] ,
    \BiasConfigReg_DP_reg[ApsCas_D][0]_0 ,
    \BiasConfigReg_DP_reg[AdcRefLow_D][0] ,
    \BiasConfigReg_DP_reg[RefrBp_D][0] ,
    \BiasConfigReg_DP_reg[ApsROSFBn_D][0] ,
    \BiasConfigReg_DP_reg[SSP_D][0] ,
    \BiasConfigReg_DP_reg[IFThrBn_D][0] ,
    \BiasConfigReg_DP_reg[AEPdBn_D][0] ,
    \BiasConfigReg_DP_reg[AdcCompBp_D][0] ,
    \BiasConfigReg_DP_reg[PrSFBp_D][0] ,
    \BiasConfigReg_DP_reg[OnBn_D][0] ,
    \ChipConfigReg_DP_reg[BiasMux0_D][0] ,
    \BiasConfigReg_DP_reg[SSN_D][0] ,
    \BiasConfigReg_DP_reg[IFRefrBn_D][0] ,
    \BiasConfigReg_DP_reg[AEPuYBp_D][0] ,
    \BiasConfigReg_DP_reg[AEPuXBp_D][0] ,
    \BiasConfigReg_DP_reg[LcolTimeoutBn_D][0] ,
    \BiasConfigReg_DP_reg[DACBufBp_D][0] ,
    \BiasConfigReg_DP_reg[ColSelLowBn_D][0] ,
    \BiasConfigReg_DP_reg[PrBp_D][0] ,
    \BiasConfigReg_DP_reg[PixInvBn_D][0] ,
    \BiasConfigReg_DP_reg[OffBn_D][0] ,
    \BiasConfigReg_DP_reg[DiffBn_D][0] ,
    \BiasConfigReg_DP_reg[PadFollBn_D][0] ,
    \BiasConfigReg_DP_reg[LocalBufBn_D][0] ,
    \BiasConfigReg_DP_reg[AdcTestVoltage_D][0] ,
    \ChipConfigReg_DP_reg[AnalogMux2_D][0] ,
    \ChipConfigReg_DP_reg[AnalogMux1_D][0] ,
    \ChipConfigReg_DP_reg[AnalogMux0_D][0] ,
    \ChipConfigReg_DP_reg[DigitalMux3_D][0] ,
    \ChipConfigReg_DP_reg[DigitalMux2_D][0] ,
    \ChipConfigReg_DP_reg[DigitalMux1_D][0] ,
    \ChipConfigReg_DP_reg[DigitalMux0_D][0] ,
    \ChipOutput_DP_reg[3] ,
    \ChipConfigReg_DP_reg[SelectGrayCounter_S]__0 ,
    \ChipConfigReg_DP_reg[TestADC_S]__0 ,
    \ChipConfigReg_DP_reg[GlobalShutter_S]__0 ,
    \ChipConfigReg_DP_reg[UseAOut_S]__0 ,
    \ChipConfigReg_DP_reg[AERnArow_S]__0 ,
    \ChipConfigReg_DP_reg[ResetTestPixel_S]__0 ,
    \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]__0 ,
    \ChipConfigReg_DP_reg[ResetCalibNeuron_S]__0 ,
    \SystemInfoOutput_DP_reg[6] ,
    LogicClk_CI,
    SPIClockSync_C,
    AR,
    SPISlaveSelectSync_SB,
    SyncSignalSyncFF_S_reg_rep__14,
    Q,
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][7] ,
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][5] ,
    \ParamAddressReg_DP_reg[3]_0 ,
    \ParamAddressReg_DP_reg[4]_0 ,
    \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][3] ,
    \ChipConfigReg_DP_reg[TestADC_S] ,
    \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] ,
    \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] ,
    \MultiplexerConfigReg_DP_reg[TimestampRun_S]_0 ,
    \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0 ,
    \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] ,
    \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] ,
    \MultiplexerConfig_D[Run_S] ,
    \MultiplexerConfig_D[TimestampRun_S] ,
    \MultiplexerConfig_D[TimestampReset_S] ,
    \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0 ,
    \MultiplexerConfig_D[DropInput1OnTransferStall_S] ,
    \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_1 ,
    \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0 ,
    \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0 ,
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][8]_0 ,
    \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] ,
    \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] ,
    \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] ,
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][0] ,
    \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][0]_0 ,
    \DVSAERConfigReg_DP_reg[ExternalAERControl_S]_0 ,
    \DVSAERConfig_D[Run_S] ,
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][0] ,
    \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][0] ,
    \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][0]_0 ,
    \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][0] ,
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][4] ,
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][6] ,
    \ParamAddressReg_DP_reg[2]_0 ,
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]_0 ,
    \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][6] ,
    \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][6] ,
    \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][6] ,
    \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][4] ,
    \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][4] ,
    \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][4] ,
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][5] ,
    \ParamAddressReg_DP_reg[3]_1 ,
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][1] ,
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][7] ,
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][3] ,
    \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][1] ,
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][1] ,
    \ParamAddressReg_DP_reg[2]_1 ,
    \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][7] ,
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][6] ,
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][4] ,
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][3] ,
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][2] ,
    \ParamAddressReg_DP_reg[2]_2 ,
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][2] ,
    \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][2] ,
    \DVSAERConfig_D[ExternalAERControl_S] ,
    \DVSAERConfig_D[WaitOnTransferStall_S] ,
    \DVSAERConfig_D[FilterRowOnlyEvents_S] ,
    \State_DP_reg[0]_0 ,
    \ParamAddressReg_DP_reg[0]_rep_0 ,
    \BiasConfigReg_DP_reg[SSN_D][9] ,
    \BiasConfigReg_DP_reg[LocalBufBn_D][14] ,
    \BiasConfigReg_DP_reg[PadFollBn_D][14] ,
    \BiasConfigReg_DP_reg[DiffBn_D][14] ,
    \ParamAddressReg_DP_reg[0]_rep_1 ,
    \BiasConfigReg_DP_reg[SSN_D][10] ,
    \ParamAddressReg_DP_reg[0]_rep_2 ,
    \BiasConfigReg_DP_reg[SSN_D][11] ,
    \ParamAddressReg_DP_reg[0]_rep_3 ,
    \BiasConfigReg_DP_reg[SSN_D][12] ,
    \ParamAddressReg_DP_reg[0]_rep_4 ,
    \BiasConfigReg_DP_reg[SSN_D][13] ,
    \ParamAddressReg_DP_reg[0]_rep_5 ,
    \BiasConfigReg_DP_reg[SSN_D][14] ,
    \BiasConfigReg_DP_reg[SSP_D][15] ,
    \BiasConfigReg_DP_reg[SSN_D][15]_0 ,
    \ParamAddressReg_DP_reg[1]_rep_0 ,
    \ParamAddressReg_DP_reg[1]_rep_1 ,
    \ChipConfigReg_DP_reg[AnalogMux1_D][1] ,
    \ChipConfigReg_DP_reg[BiasMux0_D][1] ,
    \ChipConfigReg_DP_reg[AnalogMux1_D][2] ,
    \ChipConfigReg_DP_reg[BiasMux0_D][2] ,
    \ChipConfigReg_DP_reg[AnalogMux1_D][3] ,
    \ChipConfigReg_DP_reg[BiasMux0_D][3] ,
    \ChipConfigReg_DP_reg[SelectGrayCounter_S] ,
    \ChipConfigReg_DP_reg[GlobalShutter_S] ,
    \ChipConfigReg_DP_reg[UseAOut_S] ,
    \ChipConfigReg_DP_reg[AERnArow_S] ,
    \ChipConfigReg_DP_reg[ResetTestPixel_S] ,
    \ChipConfigReg_DP_reg[TypeNCalibNeuron_S] ,
    \ChipConfigReg_DP_reg[ResetCalibNeuron_S] ,
    Output_SO,
    \MultiplexerOutput_DP_reg[31]_0 ,
    \DVSAEROutput_DP_reg[31] ,
    \BiasOutput_DP_reg[15]_0 ,
    \SystemInfoOutput_DP_reg[6]_0 ,
    \ChipOutput_DP_reg[3]_0 );
  output SPIMISO_DZO;
  output SPIClockEdgeDetectorReg_S;
  output [31:0]D;
  output [4:0]\MultiplexerConfigReg_DP_reg[Run_S] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterPixel7Row_D][0] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][0] ;
  output [0:0]\DVSAERConfigReg_DP_reg[AckExtensionColumn_D][0] ;
  output \BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ;
  output \BiasConfigReg_DP_reg[ApsCas_D][0] ;
  output [31:0]\MultiplexerOutput_DP_reg[31] ;
  output \MultiplexerConfigReg_DP_reg[Run_S]_0 ;
  output [15:0]\BiasConfigReg_DP_reg[SSN_D][15] ;
  output \MultiplexerConfigReg_DP_reg[TimestampRun_S] ;
  output \MultiplexerConfigReg_DP_reg[TimestampReset_S] ;
  output \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S] ;
  output \MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S] ;
  output \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S] ;
  output \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S] ;
  output \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][8] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterROIStartRow_D][8] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterPixel6Row_D][8] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterPixel4Row_D][8] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterPixel2Row_D][8] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterPixel0Row_D][8] ;
  output [0:0]E;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8] ;
  output [0:0]\DVSAERConfigReg_DP_reg[AckDelayColumn_D][3] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterPixel1Row_D][8] ;
  output [0:0]\DVSAERConfigReg_DP_reg[AckExtensionRow_D][3] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterPixel5Row_D][8] ;
  output [0:0]\DVSAERConfigReg_DP_reg[FilterPixel3Row_D][8] ;
  output \DVSAERConfigReg_DP_reg[ExternalAERControl_S] ;
  output \DVSAERConfigReg_DP_reg[Run_S] ;
  output \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S] ;
  output \DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S] ;
  output [0:0]\ShiftReg_DP_reg[0] ;
  output [0:0]\BiasConfigReg_DP_reg[BiasBuffer_D][0] ;
  output [6:0]\BiasOutput_DP_reg[15] ;
  output \BiasOutput_DP_reg[9] ;
  output \BiasOutput_DP_reg[9]_0 ;
  output \BiasOutput_DP_reg[9]_1 ;
  output \BiasOutput_DP_reg[9]_2 ;
  output \BiasOutput_DP_reg[9]_3 ;
  output \BiasOutput_DP_reg[9]_4 ;
  output [0:0]\BiasConfigReg_DP_reg[ReadoutBufBp_D][0]_0 ;
  output [0:0]\BiasConfigReg_DP_reg[AdcRefHigh_D][0] ;
  output [0:0]\BiasConfigReg_DP_reg[ApsOverflowLevel_D][0] ;
  output [0:0]\BiasConfigReg_DP_reg[ApsCas_D][0]_0 ;
  output [0:0]\BiasConfigReg_DP_reg[AdcRefLow_D][0] ;
  output [0:0]\BiasConfigReg_DP_reg[RefrBp_D][0] ;
  output [0:0]\BiasConfigReg_DP_reg[ApsROSFBn_D][0] ;
  output [0:0]\BiasConfigReg_DP_reg[SSP_D][0] ;
  output [0:0]\BiasConfigReg_DP_reg[IFThrBn_D][0] ;
  output [0:0]\BiasConfigReg_DP_reg[AEPdBn_D][0] ;
  output [0:0]\BiasConfigReg_DP_reg[AdcCompBp_D][0] ;
  output [0:0]\BiasConfigReg_DP_reg[PrSFBp_D][0] ;
  output [0:0]\BiasConfigReg_DP_reg[OnBn_D][0] ;
  output [0:0]\ChipConfigReg_DP_reg[BiasMux0_D][0] ;
  output [0:0]\BiasConfigReg_DP_reg[SSN_D][0] ;
  output [0:0]\BiasConfigReg_DP_reg[IFRefrBn_D][0] ;
  output [0:0]\BiasConfigReg_DP_reg[AEPuYBp_D][0] ;
  output [0:0]\BiasConfigReg_DP_reg[AEPuXBp_D][0] ;
  output [0:0]\BiasConfigReg_DP_reg[LcolTimeoutBn_D][0] ;
  output [0:0]\BiasConfigReg_DP_reg[DACBufBp_D][0] ;
  output [0:0]\BiasConfigReg_DP_reg[ColSelLowBn_D][0] ;
  output [0:0]\BiasConfigReg_DP_reg[PrBp_D][0] ;
  output [0:0]\BiasConfigReg_DP_reg[PixInvBn_D][0] ;
  output [0:0]\BiasConfigReg_DP_reg[OffBn_D][0] ;
  output [0:0]\BiasConfigReg_DP_reg[DiffBn_D][0] ;
  output [0:0]\BiasConfigReg_DP_reg[PadFollBn_D][0] ;
  output [0:0]\BiasConfigReg_DP_reg[LocalBufBn_D][0] ;
  output [0:0]\BiasConfigReg_DP_reg[AdcTestVoltage_D][0] ;
  output [0:0]\ChipConfigReg_DP_reg[AnalogMux2_D][0] ;
  output [0:0]\ChipConfigReg_DP_reg[AnalogMux1_D][0] ;
  output [0:0]\ChipConfigReg_DP_reg[AnalogMux0_D][0] ;
  output [0:0]\ChipConfigReg_DP_reg[DigitalMux3_D][0] ;
  output [0:0]\ChipConfigReg_DP_reg[DigitalMux2_D][0] ;
  output [0:0]\ChipConfigReg_DP_reg[DigitalMux1_D][0] ;
  output [0:0]\ChipConfigReg_DP_reg[DigitalMux0_D][0] ;
  output [3:0]\ChipOutput_DP_reg[3] ;
  output \ChipConfigReg_DP_reg[SelectGrayCounter_S]__0 ;
  output \ChipConfigReg_DP_reg[TestADC_S]__0 ;
  output \ChipConfigReg_DP_reg[GlobalShutter_S]__0 ;
  output \ChipConfigReg_DP_reg[UseAOut_S]__0 ;
  output \ChipConfigReg_DP_reg[AERnArow_S]__0 ;
  output \ChipConfigReg_DP_reg[ResetTestPixel_S]__0 ;
  output \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]__0 ;
  output \ChipConfigReg_DP_reg[ResetCalibNeuron_S]__0 ;
  output [6:0]\SystemInfoOutput_DP_reg[6] ;
  input LogicClk_CI;
  input SPIClockSync_C;
  input [4:0]AR;
  input SPISlaveSelectSync_SB;
  input [0:0]SyncSignalSyncFF_S_reg_rep__14;
  input [39:0]Q;
  input \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][7] ;
  input \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][5] ;
  input \ParamAddressReg_DP_reg[3]_0 ;
  input \ParamAddressReg_DP_reg[4]_0 ;
  input \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][3] ;
  input \ChipConfigReg_DP_reg[TestADC_S] ;
  input [39:0]\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] ;
  input [39:0]\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] ;
  input \MultiplexerConfigReg_DP_reg[TimestampRun_S]_0 ;
  input \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0 ;
  input [39:0]\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] ;
  input [39:0]\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] ;
  input \MultiplexerConfig_D[Run_S] ;
  input \MultiplexerConfig_D[TimestampRun_S] ;
  input \MultiplexerConfig_D[TimestampReset_S] ;
  input \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0 ;
  input \MultiplexerConfig_D[DropInput1OnTransferStall_S] ;
  input \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_1 ;
  input \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0 ;
  input \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0 ;
  input \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][8]_0 ;
  input [39:0]\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] ;
  input [39:0]\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] ;
  input [39:0]\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] ;
  input \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][0] ;
  input \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][0]_0 ;
  input \DVSAERConfigReg_DP_reg[ExternalAERControl_S]_0 ;
  input \DVSAERConfig_D[Run_S] ;
  input \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][0] ;
  input \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][0] ;
  input \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][0]_0 ;
  input \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][0] ;
  input \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][4] ;
  input \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][6] ;
  input \ParamAddressReg_DP_reg[2]_0 ;
  input \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]_0 ;
  input \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][6] ;
  input \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][6] ;
  input \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][6] ;
  input \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][4] ;
  input \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][4] ;
  input \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][4] ;
  input \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][5] ;
  input \ParamAddressReg_DP_reg[3]_1 ;
  input \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][1] ;
  input \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][7] ;
  input \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][3] ;
  input \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][1] ;
  input \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][1] ;
  input \ParamAddressReg_DP_reg[2]_1 ;
  input \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][7] ;
  input \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][6] ;
  input \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][4] ;
  input \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][3] ;
  input \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][2] ;
  input \ParamAddressReg_DP_reg[2]_2 ;
  input \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][2] ;
  input \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][2] ;
  input \DVSAERConfig_D[ExternalAERControl_S] ;
  input \DVSAERConfig_D[WaitOnTransferStall_S] ;
  input \DVSAERConfig_D[FilterRowOnlyEvents_S] ;
  input [0:0]\State_DP_reg[0]_0 ;
  input \ParamAddressReg_DP_reg[0]_rep_0 ;
  input \BiasConfigReg_DP_reg[SSN_D][9] ;
  input [5:0]\BiasConfigReg_DP_reg[LocalBufBn_D][14] ;
  input [5:0]\BiasConfigReg_DP_reg[PadFollBn_D][14] ;
  input [5:0]\BiasConfigReg_DP_reg[DiffBn_D][14] ;
  input \ParamAddressReg_DP_reg[0]_rep_1 ;
  input \BiasConfigReg_DP_reg[SSN_D][10] ;
  input \ParamAddressReg_DP_reg[0]_rep_2 ;
  input \BiasConfigReg_DP_reg[SSN_D][11] ;
  input \ParamAddressReg_DP_reg[0]_rep_3 ;
  input \BiasConfigReg_DP_reg[SSN_D][12] ;
  input \ParamAddressReg_DP_reg[0]_rep_4 ;
  input \BiasConfigReg_DP_reg[SSN_D][13] ;
  input \ParamAddressReg_DP_reg[0]_rep_5 ;
  input \BiasConfigReg_DP_reg[SSN_D][14] ;
  input [0:0]\BiasConfigReg_DP_reg[SSP_D][15] ;
  input [0:0]\BiasConfigReg_DP_reg[SSN_D][15]_0 ;
  input \ParamAddressReg_DP_reg[1]_rep_0 ;
  input \ParamAddressReg_DP_reg[1]_rep_1 ;
  input \ChipConfigReg_DP_reg[AnalogMux1_D][1] ;
  input \ChipConfigReg_DP_reg[BiasMux0_D][1] ;
  input \ChipConfigReg_DP_reg[AnalogMux1_D][2] ;
  input \ChipConfigReg_DP_reg[BiasMux0_D][2] ;
  input \ChipConfigReg_DP_reg[AnalogMux1_D][3] ;
  input \ChipConfigReg_DP_reg[BiasMux0_D][3] ;
  input \ChipConfigReg_DP_reg[SelectGrayCounter_S] ;
  input \ChipConfigReg_DP_reg[GlobalShutter_S] ;
  input \ChipConfigReg_DP_reg[UseAOut_S] ;
  input \ChipConfigReg_DP_reg[AERnArow_S] ;
  input \ChipConfigReg_DP_reg[ResetTestPixel_S] ;
  input \ChipConfigReg_DP_reg[TypeNCalibNeuron_S] ;
  input \ChipConfigReg_DP_reg[ResetCalibNeuron_S] ;
  input Output_SO;
  input [31:0]\MultiplexerOutput_DP_reg[31]_0 ;
  input [31:0]\DVSAEROutput_DP_reg[31] ;
  input [15:0]\BiasOutput_DP_reg[15]_0 ;
  input [6:0]\SystemInfoOutput_DP_reg[6]_0 ;
  input [3:0]\ChipOutput_DP_reg[3]_0 ;

  wire [4:0]AR;
  wire \BiasConfigReg_DP[AEPuXBp_D][14]_i_2_n_0 ;
  wire \BiasConfigReg_DP[AEPuYBp_D][14]_i_2_n_0 ;
  wire \BiasConfigReg_DP[AdcRefHigh_D][8]_i_2_n_0 ;
  wire \BiasConfigReg_DP[AdcTestVoltage_D][8]_i_2_n_0 ;
  wire \BiasConfigReg_DP[ApsCas_D][8]_i_2_n_0 ;
  wire \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_4_n_0 ;
  wire \BiasConfigReg_DP[BiasBuffer_D][14]_i_2_n_0 ;
  wire \BiasConfigReg_DP[ColSelLowBn_D][14]_i_2_n_0 ;
  wire \BiasConfigReg_DP[IFRefrBn_D][14]_i_2_n_0 ;
  wire \BiasConfigReg_DP[LocalBufBn_D][14]_i_2_n_0 ;
  wire \BiasConfigReg_DP[OnBn_D][14]_i_2_n_0 ;
  wire \BiasConfigReg_DP[PadFollBn_D][14]_i_2_n_0 ;
  wire \BiasConfigReg_DP[PixInvBn_D][14]_i_2_n_0 ;
  wire \BiasConfigReg_DP[PrBp_D][14]_i_2_n_0 ;
  wire \BiasConfigReg_DP[ReadoutBufBp_D][14]_i_2_n_0 ;
  wire \BiasConfigReg_DP[RefrBp_D][14]_i_2_n_0 ;
  wire \BiasConfigReg_DP[SSN_D][15]_i_2_n_0 ;
  wire \BiasConfigReg_DP[SSP_D][15]_i_2_n_0 ;
  wire [0:0]\BiasConfigReg_DP_reg[AEPdBn_D][0] ;
  wire [0:0]\BiasConfigReg_DP_reg[AEPuXBp_D][0] ;
  wire [0:0]\BiasConfigReg_DP_reg[AEPuYBp_D][0] ;
  wire [0:0]\BiasConfigReg_DP_reg[AdcCompBp_D][0] ;
  wire [0:0]\BiasConfigReg_DP_reg[AdcRefHigh_D][0] ;
  wire [0:0]\BiasConfigReg_DP_reg[AdcRefLow_D][0] ;
  wire [0:0]\BiasConfigReg_DP_reg[AdcTestVoltage_D][0] ;
  wire \BiasConfigReg_DP_reg[ApsCas_D][0] ;
  wire [0:0]\BiasConfigReg_DP_reg[ApsCas_D][0]_0 ;
  wire [0:0]\BiasConfigReg_DP_reg[ApsOverflowLevel_D][0] ;
  wire [0:0]\BiasConfigReg_DP_reg[ApsROSFBn_D][0] ;
  wire [0:0]\BiasConfigReg_DP_reg[BiasBuffer_D][0] ;
  wire [0:0]\BiasConfigReg_DP_reg[ColSelLowBn_D][0] ;
  wire [0:0]\BiasConfigReg_DP_reg[DACBufBp_D][0] ;
  wire [0:0]\BiasConfigReg_DP_reg[DiffBn_D][0] ;
  wire [5:0]\BiasConfigReg_DP_reg[DiffBn_D][14] ;
  wire [0:0]\BiasConfigReg_DP_reg[IFRefrBn_D][0] ;
  wire [0:0]\BiasConfigReg_DP_reg[IFThrBn_D][0] ;
  wire [0:0]\BiasConfigReg_DP_reg[LcolTimeoutBn_D][0] ;
  wire [0:0]\BiasConfigReg_DP_reg[LocalBufBn_D][0] ;
  wire [5:0]\BiasConfigReg_DP_reg[LocalBufBn_D][14] ;
  wire [0:0]\BiasConfigReg_DP_reg[OffBn_D][0] ;
  wire [0:0]\BiasConfigReg_DP_reg[OnBn_D][0] ;
  wire [0:0]\BiasConfigReg_DP_reg[PadFollBn_D][0] ;
  wire [5:0]\BiasConfigReg_DP_reg[PadFollBn_D][14] ;
  wire [0:0]\BiasConfigReg_DP_reg[PixInvBn_D][0] ;
  wire [0:0]\BiasConfigReg_DP_reg[PrBp_D][0] ;
  wire [0:0]\BiasConfigReg_DP_reg[PrSFBp_D][0] ;
  wire \BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ;
  wire [0:0]\BiasConfigReg_DP_reg[ReadoutBufBp_D][0]_0 ;
  wire [0:0]\BiasConfigReg_DP_reg[RefrBp_D][0] ;
  wire [0:0]\BiasConfigReg_DP_reg[SSN_D][0] ;
  wire \BiasConfigReg_DP_reg[SSN_D][10] ;
  wire \BiasConfigReg_DP_reg[SSN_D][11] ;
  wire \BiasConfigReg_DP_reg[SSN_D][12] ;
  wire \BiasConfigReg_DP_reg[SSN_D][13] ;
  wire \BiasConfigReg_DP_reg[SSN_D][14] ;
  wire [15:0]\BiasConfigReg_DP_reg[SSN_D][15] ;
  wire [0:0]\BiasConfigReg_DP_reg[SSN_D][15]_0 ;
  wire \BiasConfigReg_DP_reg[SSN_D][9] ;
  wire [0:0]\BiasConfigReg_DP_reg[SSP_D][0] ;
  wire [0:0]\BiasConfigReg_DP_reg[SSP_D][15] ;
  wire \BiasOutput_DP[10]_i_2_n_0 ;
  wire \BiasOutput_DP[11]_i_2_n_0 ;
  wire \BiasOutput_DP[12]_i_2_n_0 ;
  wire \BiasOutput_DP[13]_i_2_n_0 ;
  wire \BiasOutput_DP[14]_i_2_n_0 ;
  wire \BiasOutput_DP[15]_i_2_n_0 ;
  wire \BiasOutput_DP[9]_i_2_n_0 ;
  wire [6:0]\BiasOutput_DP_reg[15] ;
  wire [15:0]\BiasOutput_DP_reg[15]_0 ;
  wire \BiasOutput_DP_reg[9] ;
  wire \BiasOutput_DP_reg[9]_0 ;
  wire \BiasOutput_DP_reg[9]_1 ;
  wire \BiasOutput_DP_reg[9]_2 ;
  wire \BiasOutput_DP_reg[9]_3 ;
  wire \BiasOutput_DP_reg[9]_4 ;
  wire \ChipConfigReg_DP[AERnArow_S]_i_2_n_0 ;
  wire \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0 ;
  wire \ChipConfigReg_DP[GlobalShutter_S]_i_2_n_0 ;
  wire \ChipConfigReg_DP[ResetCalibNeuron_S]_i_2_n_0 ;
  wire \ChipConfigReg_DP[ResetTestPixel_S]_i_2_n_0 ;
  wire \ChipConfigReg_DP[SelectGrayCounter_S]_i_2_n_0 ;
  wire \ChipConfigReg_DP[TestADC_S]_i_2_n_0 ;
  wire \ChipConfigReg_DP[TypeNCalibNeuron_S]_i_2_n_0 ;
  wire \ChipConfigReg_DP[UseAOut_S]_i_2_n_0 ;
  wire \ChipConfigReg_DP_reg[AERnArow_S] ;
  wire \ChipConfigReg_DP_reg[AERnArow_S]__0 ;
  wire [0:0]\ChipConfigReg_DP_reg[AnalogMux0_D][0] ;
  wire [0:0]\ChipConfigReg_DP_reg[AnalogMux1_D][0] ;
  wire \ChipConfigReg_DP_reg[AnalogMux1_D][1] ;
  wire \ChipConfigReg_DP_reg[AnalogMux1_D][2] ;
  wire \ChipConfigReg_DP_reg[AnalogMux1_D][3] ;
  wire [0:0]\ChipConfigReg_DP_reg[AnalogMux2_D][0] ;
  wire [0:0]\ChipConfigReg_DP_reg[BiasMux0_D][0] ;
  wire \ChipConfigReg_DP_reg[BiasMux0_D][1] ;
  wire \ChipConfigReg_DP_reg[BiasMux0_D][2] ;
  wire \ChipConfigReg_DP_reg[BiasMux0_D][3] ;
  wire [0:0]\ChipConfigReg_DP_reg[DigitalMux0_D][0] ;
  wire [0:0]\ChipConfigReg_DP_reg[DigitalMux1_D][0] ;
  wire [0:0]\ChipConfigReg_DP_reg[DigitalMux2_D][0] ;
  wire [0:0]\ChipConfigReg_DP_reg[DigitalMux3_D][0] ;
  wire \ChipConfigReg_DP_reg[GlobalShutter_S] ;
  wire \ChipConfigReg_DP_reg[GlobalShutter_S]__0 ;
  wire \ChipConfigReg_DP_reg[ResetCalibNeuron_S] ;
  wire \ChipConfigReg_DP_reg[ResetCalibNeuron_S]__0 ;
  wire \ChipConfigReg_DP_reg[ResetTestPixel_S] ;
  wire \ChipConfigReg_DP_reg[ResetTestPixel_S]__0 ;
  wire \ChipConfigReg_DP_reg[SelectGrayCounter_S] ;
  wire \ChipConfigReg_DP_reg[SelectGrayCounter_S]__0 ;
  wire \ChipConfigReg_DP_reg[TestADC_S] ;
  wire \ChipConfigReg_DP_reg[TestADC_S]__0 ;
  wire \ChipConfigReg_DP_reg[TypeNCalibNeuron_S] ;
  wire \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]__0 ;
  wire \ChipConfigReg_DP_reg[UseAOut_S] ;
  wire \ChipConfigReg_DP_reg[UseAOut_S]__0 ;
  wire \ChipOutput_DP[0]_i_4_n_0 ;
  wire [3:0]\ChipOutput_DP_reg[3] ;
  wire [3:0]\ChipOutput_DP_reg[3]_0 ;
  wire ConfigLatchInput_S;
  wire [6:0]ConfigModuleAddress_D;
  wire [7:5]ConfigParamAddress_D;
  wire [31:0]D;
  wire [39:0]\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] ;
  wire [39:0]\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] ;
  wire [39:0]\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] ;
  wire \DVSAERConfigReg_DP[AckDelayColumn_D][3]_i_2_n_0 ;
  wire \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0 ;
  wire \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_3_n_0 ;
  wire \DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_2_n_0 ;
  wire \DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_3_n_0 ;
  wire \DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_4_n_0 ;
  wire \DVSAERConfigReg_DP[ExternalAERControl_S]_i_2_n_0 ;
  wire \DVSAERConfigReg_DP[FilterPixel2Row_D][8]_i_2_n_0 ;
  wire \DVSAERConfigReg_DP[FilterPixel3Row_D][8]_i_2_n_0 ;
  wire \DVSAERConfigReg_DP[FilterPixel4Column_D][8]_i_2_n_0 ;
  wire \DVSAERConfigReg_DP[FilterPixel6Row_D][8]_i_2_n_0 ;
  wire \DVSAERConfigReg_DP[FilterROIEndRow_D][8]_i_2_n_0 ;
  wire \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0 ;
  wire \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_3_n_0 ;
  wire \DVSAERConfigReg_DP[Run_S]_i_2_n_0 ;
  wire [0:0]\DVSAERConfigReg_DP_reg[AckDelayColumn_D][3] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[AckExtensionColumn_D][0] ;
  wire \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][0]_0 ;
  wire \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][1] ;
  wire \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][2] ;
  wire \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][3] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[AckExtensionRow_D][3] ;
  wire \DVSAERConfigReg_DP_reg[ExternalAERControl_S] ;
  wire \DVSAERConfigReg_DP_reg[ExternalAERControl_S]_0 ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel0Row_D][8] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][0] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][1] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][2] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][3] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][4] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][5] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][6] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][7] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]_0 ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel1Row_D][8] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel2Row_D][8] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][0] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][4] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][6] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel3Row_D][8] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel4Row_D][8] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][0] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][0]_0 ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][4] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][6] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel5Row_D][8] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel6Row_D][8] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][0] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][4] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][6] ;
  wire \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][7] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterPixel7Row_D][0] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][0] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][1] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][2] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][3] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][4] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][5] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][6] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][7] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][8] ;
  wire \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][8]_0 ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8] ;
  wire [0:0]\DVSAERConfigReg_DP_reg[FilterROIStartRow_D][8] ;
  wire \DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S] ;
  wire \DVSAERConfigReg_DP_reg[Run_S] ;
  wire \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S] ;
  wire \DVSAERConfig_D[ExternalAERControl_S] ;
  wire \DVSAERConfig_D[FilterRowOnlyEvents_S] ;
  wire \DVSAERConfig_D[Run_S] ;
  wire \DVSAERConfig_D[WaitOnTransferStall_S] ;
  wire \DVSAEROutput_DP[0]_i_14_n_0 ;
  wire \DVSAEROutput_DP[0]_i_2_n_0 ;
  wire \DVSAEROutput_DP[0]_i_3_n_0 ;
  wire \DVSAEROutput_DP[0]_i_4_n_0 ;
  wire \DVSAEROutput_DP[0]_i_5_n_0 ;
  wire \DVSAEROutput_DP[0]_i_6_n_0 ;
  wire \DVSAEROutput_DP[0]_i_8_n_0 ;
  wire \DVSAEROutput_DP[10]_i_2_n_0 ;
  wire \DVSAEROutput_DP[11]_i_2_n_0 ;
  wire \DVSAEROutput_DP[12]_i_2_n_0 ;
  wire \DVSAEROutput_DP[13]_i_2_n_0 ;
  wire \DVSAEROutput_DP[14]_i_2_n_0 ;
  wire \DVSAEROutput_DP[15]_i_2_n_0 ;
  wire \DVSAEROutput_DP[16]_i_2_n_0 ;
  wire \DVSAEROutput_DP[17]_i_2_n_0 ;
  wire \DVSAEROutput_DP[18]_i_2_n_0 ;
  wire \DVSAEROutput_DP[19]_i_2_n_0 ;
  wire \DVSAEROutput_DP[1]_i_10_n_0 ;
  wire \DVSAEROutput_DP[1]_i_11_n_0 ;
  wire \DVSAEROutput_DP[1]_i_13_n_0 ;
  wire \DVSAEROutput_DP[1]_i_14_n_0 ;
  wire \DVSAEROutput_DP[1]_i_2_n_0 ;
  wire \DVSAEROutput_DP[1]_i_4_n_0 ;
  wire \DVSAEROutput_DP[20]_i_2_n_0 ;
  wire \DVSAEROutput_DP[21]_i_2_n_0 ;
  wire \DVSAEROutput_DP[22]_i_2_n_0 ;
  wire \DVSAEROutput_DP[23]_i_2_n_0 ;
  wire \DVSAEROutput_DP[24]_i_2_n_0 ;
  wire \DVSAEROutput_DP[25]_i_2_n_0 ;
  wire \DVSAEROutput_DP[26]_i_2_n_0 ;
  wire \DVSAEROutput_DP[27]_i_2_n_0 ;
  wire \DVSAEROutput_DP[28]_i_2_n_0 ;
  wire \DVSAEROutput_DP[29]_i_2_n_0 ;
  wire \DVSAEROutput_DP[2]_i_3_n_0 ;
  wire \DVSAEROutput_DP[2]_i_4_n_0 ;
  wire \DVSAEROutput_DP[2]_i_5_n_0 ;
  wire \DVSAEROutput_DP[2]_i_7_n_0 ;
  wire \DVSAEROutput_DP[2]_i_8_n_0 ;
  wire \DVSAEROutput_DP[30]_i_2_n_0 ;
  wire \DVSAEROutput_DP[31]_i_2_n_0 ;
  wire \DVSAEROutput_DP[31]_i_3_n_0 ;
  wire \DVSAEROutput_DP[31]_i_4_n_0 ;
  wire \DVSAEROutput_DP[3]_i_2_n_0 ;
  wire \DVSAEROutput_DP[3]_i_3_n_0 ;
  wire \DVSAEROutput_DP[3]_i_6_n_0 ;
  wire \DVSAEROutput_DP[3]_i_7_n_0 ;
  wire \DVSAEROutput_DP[3]_i_8_n_0 ;
  wire \DVSAEROutput_DP[4]_i_2_n_0 ;
  wire \DVSAEROutput_DP[4]_i_3_n_0 ;
  wire \DVSAEROutput_DP[4]_i_4_n_0 ;
  wire \DVSAEROutput_DP[4]_i_6_n_0 ;
  wire \DVSAEROutput_DP[4]_i_7_n_0 ;
  wire \DVSAEROutput_DP[5]_i_10_n_0 ;
  wire \DVSAEROutput_DP[5]_i_11_n_0 ;
  wire \DVSAEROutput_DP[5]_i_15_n_0 ;
  wire \DVSAEROutput_DP[5]_i_2_n_0 ;
  wire \DVSAEROutput_DP[5]_i_3_n_0 ;
  wire \DVSAEROutput_DP[5]_i_4_n_0 ;
  wire \DVSAEROutput_DP[5]_i_6_n_0 ;
  wire \DVSAEROutput_DP[5]_i_9_n_0 ;
  wire \DVSAEROutput_DP[6]_i_2_n_0 ;
  wire \DVSAEROutput_DP[6]_i_3_n_0 ;
  wire \DVSAEROutput_DP[6]_i_4_n_0 ;
  wire \DVSAEROutput_DP[6]_i_5_n_0 ;
  wire \DVSAEROutput_DP[6]_i_6_n_0 ;
  wire \DVSAEROutput_DP[6]_i_8_n_0 ;
  wire \DVSAEROutput_DP[6]_i_9_n_0 ;
  wire \DVSAEROutput_DP[7]_i_10_n_0 ;
  wire \DVSAEROutput_DP[7]_i_12_n_0 ;
  wire \DVSAEROutput_DP[7]_i_15_n_0 ;
  wire \DVSAEROutput_DP[7]_i_2_n_0 ;
  wire \DVSAEROutput_DP[7]_i_3_n_0 ;
  wire \DVSAEROutput_DP[7]_i_5_n_0 ;
  wire \DVSAEROutput_DP[7]_i_6_n_0 ;
  wire \DVSAEROutput_DP[7]_i_9_n_0 ;
  wire \DVSAEROutput_DP[8]_i_11_n_0 ;
  wire \DVSAEROutput_DP[8]_i_2_n_0 ;
  wire \DVSAEROutput_DP[8]_i_3_n_0 ;
  wire \DVSAEROutput_DP[8]_i_7_n_0 ;
  wire \DVSAEROutput_DP[9]_i_2_n_0 ;
  wire \DVSAEROutput_DP_reg[2]_i_2_n_0 ;
  wire [31:0]\DVSAEROutput_DP_reg[31] ;
  wire [0:0]E;
  wire LatchInputReg_SN;
  wire LogicClk_CI;
  wire [39:0]\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] ;
  wire [39:0]\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] ;
  wire [39:0]\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] ;
  wire [39:0]\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] ;
  wire \MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_2_n_0 ;
  wire \MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_3_n_0 ;
  wire \MultiplexerConfigReg_DP[Run_S]_i_2_n_0 ;
  wire \MultiplexerConfigReg_DP[Run_S]_i_3_n_0 ;
  wire \MultiplexerConfigReg_DP[Run_S]_i_4_n_0 ;
  wire \MultiplexerConfigReg_DP[Run_S]_i_5_n_0 ;
  wire \MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0 ;
  wire \MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S] ;
  wire \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S] ;
  wire \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0 ;
  wire \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_1 ;
  wire \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S] ;
  wire \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0 ;
  wire \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S] ;
  wire \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0 ;
  wire \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S] ;
  wire \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0 ;
  wire [4:0]\MultiplexerConfigReg_DP_reg[Run_S] ;
  wire \MultiplexerConfigReg_DP_reg[Run_S]_0 ;
  wire \MultiplexerConfigReg_DP_reg[TimestampReset_S] ;
  wire \MultiplexerConfigReg_DP_reg[TimestampRun_S] ;
  wire \MultiplexerConfigReg_DP_reg[TimestampRun_S]_0 ;
  wire \MultiplexerConfig_D[DropInput1OnTransferStall_S] ;
  wire \MultiplexerConfig_D[Run_S] ;
  wire \MultiplexerConfig_D[TimestampReset_S] ;
  wire \MultiplexerConfig_D[TimestampRun_S] ;
  wire \MultiplexerOutput_DP[0]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[0]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[0]_i_6_n_0 ;
  wire \MultiplexerOutput_DP[0]_i_7_n_0 ;
  wire \MultiplexerOutput_DP[10]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[11]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[12]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[13]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[14]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[15]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[16]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[17]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[18]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[19]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[1]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[1]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[20]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[21]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[22]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[23]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[24]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[25]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[26]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[27]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[28]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[29]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[2]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[2]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[30]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[31]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[31]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[31]_i_4_n_0 ;
  wire \MultiplexerOutput_DP[31]_i_5_n_0 ;
  wire \MultiplexerOutput_DP[31]_i_6_n_0 ;
  wire \MultiplexerOutput_DP[31]_i_7_n_0 ;
  wire \MultiplexerOutput_DP[3]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[3]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[4]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[4]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[5]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[5]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[6]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[6]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[7]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[7]_i_3_n_0 ;
  wire \MultiplexerOutput_DP[7]_i_4_n_0 ;
  wire \MultiplexerOutput_DP[7]_i_5_n_0 ;
  wire \MultiplexerOutput_DP[7]_i_6_n_0 ;
  wire \MultiplexerOutput_DP[8]_i_2_n_0 ;
  wire \MultiplexerOutput_DP[9]_i_2_n_0 ;
  wire [31:0]\MultiplexerOutput_DP_reg[31] ;
  wire [31:0]\MultiplexerOutput_DP_reg[31]_0 ;
  wire Output_SO;
  wire ParamAddressReg_DN;
  wire \ParamAddressReg_DP_reg[0]_rep_0 ;
  wire \ParamAddressReg_DP_reg[0]_rep_1 ;
  wire \ParamAddressReg_DP_reg[0]_rep_2 ;
  wire \ParamAddressReg_DP_reg[0]_rep_3 ;
  wire \ParamAddressReg_DP_reg[0]_rep_4 ;
  wire \ParamAddressReg_DP_reg[0]_rep_5 ;
  wire \ParamAddressReg_DP_reg[1]_rep_0 ;
  wire \ParamAddressReg_DP_reg[1]_rep_1 ;
  wire \ParamAddressReg_DP_reg[2]_0 ;
  wire \ParamAddressReg_DP_reg[2]_1 ;
  wire \ParamAddressReg_DP_reg[2]_2 ;
  wire \ParamAddressReg_DP_reg[3]_0 ;
  wire \ParamAddressReg_DP_reg[3]_1 ;
  wire \ParamAddressReg_DP_reg[4]_0 ;
  wire [31:0]ParamOutput_DP;
  wire \ParamOutput_DP[0]_i_1_n_0 ;
  wire \ParamOutput_DP[0]_i_2_n_0 ;
  wire \ParamOutput_DP[0]_i_3_n_0 ;
  wire \ParamOutput_DP[10]_i_1_n_0 ;
  wire \ParamOutput_DP[10]_i_2_n_0 ;
  wire \ParamOutput_DP[11]_i_1_n_0 ;
  wire \ParamOutput_DP[11]_i_2_n_0 ;
  wire \ParamOutput_DP[12]_i_1_n_0 ;
  wire \ParamOutput_DP[12]_i_2_n_0 ;
  wire \ParamOutput_DP[13]_i_1_n_0 ;
  wire \ParamOutput_DP[13]_i_2_n_0 ;
  wire \ParamOutput_DP[14]_i_1_n_0 ;
  wire \ParamOutput_DP[14]_i_2_n_0 ;
  wire \ParamOutput_DP[15]_i_1_n_0 ;
  wire \ParamOutput_DP[15]_i_2_n_0 ;
  wire \ParamOutput_DP[15]_i_3_n_0 ;
  wire \ParamOutput_DP[16]_i_1_n_0 ;
  wire \ParamOutput_DP[17]_i_1_n_0 ;
  wire \ParamOutput_DP[18]_i_1_n_0 ;
  wire \ParamOutput_DP[19]_i_1_n_0 ;
  wire \ParamOutput_DP[1]_i_1_n_0 ;
  wire \ParamOutput_DP[1]_i_2_n_0 ;
  wire \ParamOutput_DP[1]_i_3_n_0 ;
  wire \ParamOutput_DP[20]_i_1_n_0 ;
  wire \ParamOutput_DP[21]_i_1_n_0 ;
  wire \ParamOutput_DP[22]_i_1_n_0 ;
  wire \ParamOutput_DP[23]_i_1_n_0 ;
  wire \ParamOutput_DP[24]_i_1_n_0 ;
  wire \ParamOutput_DP[25]_i_1_n_0 ;
  wire \ParamOutput_DP[26]_i_1_n_0 ;
  wire \ParamOutput_DP[27]_i_1_n_0 ;
  wire \ParamOutput_DP[28]_i_1_n_0 ;
  wire \ParamOutput_DP[29]_i_1_n_0 ;
  wire \ParamOutput_DP[2]_i_1_n_0 ;
  wire \ParamOutput_DP[2]_i_2_n_0 ;
  wire \ParamOutput_DP[2]_i_3_n_0 ;
  wire \ParamOutput_DP[30]_i_1_n_0 ;
  wire \ParamOutput_DP[31]_i_1_n_0 ;
  wire \ParamOutput_DP[31]_i_2_n_0 ;
  wire \ParamOutput_DP[3]_i_1_n_0 ;
  wire \ParamOutput_DP[3]_i_2_n_0 ;
  wire \ParamOutput_DP[3]_i_3_n_0 ;
  wire \ParamOutput_DP[4]_i_1_n_0 ;
  wire \ParamOutput_DP[4]_i_2_n_0 ;
  wire \ParamOutput_DP[5]_i_1_n_0 ;
  wire \ParamOutput_DP[5]_i_2_n_0 ;
  wire \ParamOutput_DP[6]_i_1_n_0 ;
  wire \ParamOutput_DP[6]_i_2_n_0 ;
  wire \ParamOutput_DP[6]_i_3_n_0 ;
  wire \ParamOutput_DP[7]_i_1_n_0 ;
  wire \ParamOutput_DP[7]_i_2_n_0 ;
  wire \ParamOutput_DP[8]_i_1_n_0 ;
  wire \ParamOutput_DP[8]_i_2_n_0 ;
  wire \ParamOutput_DP[9]_i_1_n_0 ;
  wire \ParamOutput_DP[9]_i_2_n_0 ;
  wire [39:0]Q;
  wire ReadOperationReg_SN;
  wire ReadOperationReg_SP;
  wire SPIClockEdgeDetectorReg_S;
  wire SPIClockSync_C;
  wire SPIMISOReg_DZ;
  wire SPIMISOReg_DZ0;
  wire SPIMISO_DZO;
  wire SPISlaveSelectEdgeDetectorReg_S;
  wire SPISlaveSelectSync_SB;
  wire [31:0]ShiftReg_DN;
  wire [0:0]\ShiftReg_DP_reg[0] ;
  wire [1:1]State_DP;
  wire [0:0]\State_DP_reg[0]_0 ;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__14;
  wire \SystemInfoOutput_DP[6]_i_2_n_0 ;
  wire [6:0]\SystemInfoOutput_DP_reg[6] ;
  wire [6:0]\SystemInfoOutput_DP_reg[6]_0 ;
  wire \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0 ;
  wire \chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0 ;
  wire [1:1]data2;
  wire [6:0]data3;
  wire [31:1]data4;
  wire spiBitCounter_n_34;
  wire spiBitCounter_n_35;
  wire spiBitCounter_n_36;
  wire spiBitCounter_n_37;

  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \BiasConfigReg_DP[AEPdBn_D][14]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0 ),
        .I1(\BiasOutput_DP_reg[9]_1 ),
        .I2(ConfigParamAddress_D[5]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_2_n_0 ),
        .I5(\BiasConfigReg_DP[ColSelLowBn_D][14]_i_2_n_0 ),
        .O(\BiasConfigReg_DP_reg[AEPdBn_D][0] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \BiasConfigReg_DP[AEPuXBp_D][14]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0 ),
        .I1(\BiasOutput_DP_reg[9]_1 ),
        .I2(\BiasConfigReg_DP[ReadoutBufBp_D][14]_i_2_n_0 ),
        .I3(\BiasConfigReg_DP[AEPuXBp_D][14]_i_2_n_0 ),
        .I4(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .O(\BiasConfigReg_DP_reg[AEPuXBp_D][0] ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \BiasConfigReg_DP[AEPuXBp_D][14]_i_2 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .O(\BiasConfigReg_DP[AEPuXBp_D][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \BiasConfigReg_DP[AEPuYBp_D][14]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0 ),
        .I1(\BiasOutput_DP_reg[9]_1 ),
        .I2(\BiasConfigReg_DP[AEPuYBp_D][14]_i_2_n_0 ),
        .I3(\BiasConfigReg_DP[PadFollBn_D][14]_i_2_n_0 ),
        .I4(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .O(\BiasConfigReg_DP_reg[AEPuYBp_D][0] ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \BiasConfigReg_DP[AEPuYBp_D][14]_i_2 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I1(ConfigParamAddress_D[5]),
        .O(\BiasConfigReg_DP[AEPuYBp_D][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \BiasConfigReg_DP[AdcCompBp_D][14]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0 ),
        .I1(\BiasOutput_DP_reg[9]_1 ),
        .I2(ConfigParamAddress_D[5]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I4(\MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_2_n_0 ),
        .I5(\DVSAERConfigReg_DP[FilterPixel4Column_D][8]_i_2_n_0 ),
        .O(\BiasConfigReg_DP_reg[AdcCompBp_D][0] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \BiasConfigReg_DP[AdcRefHigh_D][8]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0 ),
        .I1(\BiasOutput_DP_reg[9]_1 ),
        .I2(\DVSAEROutput_DP[7]_i_3_n_0 ),
        .I3(\BiasConfigReg_DP[AdcRefHigh_D][8]_i_2_n_0 ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .O(\BiasConfigReg_DP_reg[AdcRefHigh_D][0] ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \BiasConfigReg_DP[AdcRefHigh_D][8]_i_2 
       (.I0(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I1(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .O(\BiasConfigReg_DP[AdcRefHigh_D][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \BiasConfigReg_DP[AdcRefLow_D][8]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0 ),
        .I1(\BiasOutput_DP_reg[9]_1 ),
        .I2(\DVSAEROutput_DP[7]_i_3_n_0 ),
        .I3(\MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_2_n_0 ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .O(\BiasConfigReg_DP_reg[AdcRefLow_D][0] ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \BiasConfigReg_DP[AdcTestVoltage_D][8]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0 ),
        .I1(\BiasOutput_DP_reg[9]_1 ),
        .I2(\DVSAEROutput_DP[7]_i_3_n_0 ),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I5(\BiasConfigReg_DP[AdcTestVoltage_D][8]_i_2_n_0 ),
        .O(\BiasConfigReg_DP_reg[AdcTestVoltage_D][0] ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \BiasConfigReg_DP[AdcTestVoltage_D][8]_i_2 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I1(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .O(\BiasConfigReg_DP[AdcTestVoltage_D][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \BiasConfigReg_DP[ApsCas_D][8]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0 ),
        .I1(\BiasOutput_DP_reg[9]_1 ),
        .I2(\DVSAEROutput_DP[7]_i_3_n_0 ),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I5(\BiasConfigReg_DP[ApsCas_D][8]_i_2_n_0 ),
        .O(\BiasConfigReg_DP_reg[ApsCas_D][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \BiasConfigReg_DP[ApsCas_D][8]_i_2 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .O(\BiasConfigReg_DP[ApsCas_D][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0 ),
        .I1(\BiasOutput_DP_reg[9]_1 ),
        .I2(\DVSAEROutput_DP[7]_i_3_n_0 ),
        .I3(\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0 ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .O(\BiasConfigReg_DP_reg[ApsOverflowLevel_D][0] ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_2 
       (.I0(ConfigModuleAddress_D[5]),
        .I1(ConfigModuleAddress_D[6]),
        .I2(ConfigModuleAddress_D[0]),
        .I3(\BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_4_n_0 ),
        .I4(ConfigLatchInput_S),
        .I5(ConfigParamAddress_D[7]),
        .O(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_3 
       (.I0(ConfigParamAddress_D[7]),
        .I1(ConfigParamAddress_D[6]),
        .O(\BiasOutput_DP_reg[9]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_4 
       (.I0(ConfigModuleAddress_D[3]),
        .I1(ConfigModuleAddress_D[4]),
        .I2(ConfigModuleAddress_D[1]),
        .I3(ConfigModuleAddress_D[2]),
        .O(\BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \BiasConfigReg_DP[ApsROSFBn_D][14]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0 ),
        .I1(\BiasOutput_DP_reg[9]_1 ),
        .I2(\BiasConfigReg_DP[RefrBp_D][14]_i_2_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I4(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I5(\BiasConfigReg_DP[ApsCas_D][8]_i_2_n_0 ),
        .O(\BiasConfigReg_DP_reg[ApsROSFBn_D][0] ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \BiasConfigReg_DP[BiasBuffer_D][14]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0 ),
        .I1(ConfigParamAddress_D[7]),
        .I2(ConfigParamAddress_D[6]),
        .I3(\BiasConfigReg_DP[BiasBuffer_D][14]_i_2_n_0 ),
        .O(\BiasConfigReg_DP_reg[BiasBuffer_D][0] ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \BiasConfigReg_DP[BiasBuffer_D][14]_i_2 
       (.I0(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I2(ConfigParamAddress_D[5]),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .O(\BiasConfigReg_DP[BiasBuffer_D][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \BiasConfigReg_DP[ColSelLowBn_D][14]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0 ),
        .I1(\BiasOutput_DP_reg[9]_1 ),
        .I2(ConfigParamAddress_D[5]),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\BiasConfigReg_DP[ColSelLowBn_D][14]_i_2_n_0 ),
        .I5(\BiasConfigReg_DP[AdcTestVoltage_D][8]_i_2_n_0 ),
        .O(\BiasConfigReg_DP_reg[ColSelLowBn_D][0] ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \BiasConfigReg_DP[ColSelLowBn_D][14]_i_2 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .O(\BiasConfigReg_DP[ColSelLowBn_D][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \BiasConfigReg_DP[DACBufBp_D][14]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0 ),
        .I1(\BiasOutput_DP_reg[9]_1 ),
        .I2(\BiasConfigReg_DP[ReadoutBufBp_D][14]_i_2_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I4(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I5(\DVSAERConfigReg_DP[FilterPixel4Column_D][8]_i_2_n_0 ),
        .O(\BiasConfigReg_DP_reg[DACBufBp_D][0] ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \BiasConfigReg_DP[DiffBn_D][14]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0 ),
        .I1(\BiasOutput_DP_reg[9]_1 ),
        .I2(\DVSAEROutput_DP[7]_i_3_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I5(\BiasConfigReg_DP[LocalBufBn_D][14]_i_2_n_0 ),
        .O(\BiasConfigReg_DP_reg[DiffBn_D][0] ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \BiasConfigReg_DP[IFRefrBn_D][14]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0 ),
        .I1(ConfigParamAddress_D[7]),
        .I2(ConfigParamAddress_D[6]),
        .I3(\BiasConfigReg_DP[IFRefrBn_D][14]_i_2_n_0 ),
        .O(\BiasConfigReg_DP_reg[IFRefrBn_D][0] ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \BiasConfigReg_DP[IFRefrBn_D][14]_i_2 
       (.I0(ConfigParamAddress_D[5]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I2(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .O(\BiasConfigReg_DP[IFRefrBn_D][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \BiasConfigReg_DP[IFThrBn_D][14]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0 ),
        .I1(\BiasOutput_DP_reg[9]_1 ),
        .I2(\BiasConfigReg_DP[AEPuYBp_D][14]_i_2_n_0 ),
        .I3(\MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_2_n_0 ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .O(\BiasConfigReg_DP_reg[IFThrBn_D][0] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \BiasConfigReg_DP[LcolTimeoutBn_D][14]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0 ),
        .I1(\BiasOutput_DP_reg[9]_1 ),
        .I2(ConfigParamAddress_D[5]),
        .I3(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I4(\BiasConfigReg_DP[PrBp_D][14]_i_2_n_0 ),
        .I5(\DVSAERConfigReg_DP[FilterPixel4Column_D][8]_i_2_n_0 ),
        .O(\BiasConfigReg_DP_reg[LcolTimeoutBn_D][0] ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \BiasConfigReg_DP[LocalBufBn_D][14]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0 ),
        .I1(\BiasOutput_DP_reg[9]_1 ),
        .I2(\DVSAEROutput_DP[7]_i_3_n_0 ),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I5(\BiasConfigReg_DP[LocalBufBn_D][14]_i_2_n_0 ),
        .O(\BiasConfigReg_DP_reg[LocalBufBn_D][0] ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \BiasConfigReg_DP[LocalBufBn_D][14]_i_2 
       (.I0(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .O(\BiasConfigReg_DP[LocalBufBn_D][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \BiasConfigReg_DP[OffBn_D][14]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0 ),
        .I1(\BiasOutput_DP_reg[9]_1 ),
        .I2(\DVSAEROutput_DP[7]_i_3_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I5(\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0 ),
        .O(\BiasConfigReg_DP_reg[OffBn_D][0] ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \BiasConfigReg_DP[OnBn_D][14]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0 ),
        .I1(\BiasOutput_DP_reg[9]_1 ),
        .I2(\DVSAEROutput_DP[7]_i_3_n_0 ),
        .I3(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I4(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I5(\BiasConfigReg_DP[OnBn_D][14]_i_2_n_0 ),
        .O(\BiasConfigReg_DP_reg[OnBn_D][0] ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \BiasConfigReg_DP[OnBn_D][14]_i_2 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .O(\BiasConfigReg_DP[OnBn_D][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \BiasConfigReg_DP[PadFollBn_D][14]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0 ),
        .I1(\BiasOutput_DP_reg[9]_1 ),
        .I2(\DVSAEROutput_DP[7]_i_3_n_0 ),
        .I3(\BiasConfigReg_DP[PadFollBn_D][14]_i_2_n_0 ),
        .I4(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .O(\BiasConfigReg_DP_reg[PadFollBn_D][0] ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \BiasConfigReg_DP[PadFollBn_D][14]_i_2 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I1(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .O(\BiasConfigReg_DP[PadFollBn_D][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \BiasConfigReg_DP[PixInvBn_D][14]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0 ),
        .I1(\BiasOutput_DP_reg[9]_1 ),
        .I2(\DVSAEROutput_DP[7]_i_3_n_0 ),
        .I3(\BiasConfigReg_DP[PixInvBn_D][14]_i_2_n_0 ),
        .I4(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .O(\BiasConfigReg_DP_reg[PixInvBn_D][0] ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \BiasConfigReg_DP[PixInvBn_D][14]_i_2 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I1(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .O(\BiasConfigReg_DP[PixInvBn_D][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \BiasConfigReg_DP[PrBp_D][14]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0 ),
        .I1(\BiasOutput_DP_reg[9]_1 ),
        .I2(\DVSAEROutput_DP[7]_i_3_n_0 ),
        .I3(\BiasConfigReg_DP[PrBp_D][14]_i_2_n_0 ),
        .I4(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .O(\BiasConfigReg_DP_reg[PrBp_D][0] ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \BiasConfigReg_DP[PrBp_D][14]_i_2 
       (.I0(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .O(\BiasConfigReg_DP[PrBp_D][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \BiasConfigReg_DP[PrSFBp_D][14]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0 ),
        .I1(\BiasOutput_DP_reg[9]_1 ),
        .I2(\DVSAEROutput_DP[7]_i_3_n_0 ),
        .I3(\MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_2_n_0 ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .O(\BiasConfigReg_DP_reg[PrSFBp_D][0] ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \BiasConfigReg_DP[ReadoutBufBp_D][14]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0 ),
        .I1(\BiasOutput_DP_reg[9]_1 ),
        .I2(\BiasConfigReg_DP[ReadoutBufBp_D][14]_i_2_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I4(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I5(\BiasConfigReg_DP[ApsCas_D][8]_i_2_n_0 ),
        .O(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \BiasConfigReg_DP[ReadoutBufBp_D][14]_i_2 
       (.I0(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I1(ConfigParamAddress_D[5]),
        .O(\BiasConfigReg_DP[ReadoutBufBp_D][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \BiasConfigReg_DP[RefrBp_D][14]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0 ),
        .I1(\BiasOutput_DP_reg[9]_1 ),
        .I2(\BiasConfigReg_DP[RefrBp_D][14]_i_2_n_0 ),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(\BiasConfigReg_DP[ApsCas_D][8]_i_2_n_0 ),
        .O(\BiasConfigReg_DP_reg[RefrBp_D][0] ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \BiasConfigReg_DP[RefrBp_D][14]_i_2 
       (.I0(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I1(ConfigParamAddress_D[5]),
        .O(\BiasConfigReg_DP[RefrBp_D][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \BiasConfigReg_DP[SSN_D][15]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0 ),
        .I1(\BiasOutput_DP_reg[9]_1 ),
        .I2(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I4(\BiasConfigReg_DP[SSN_D][15]_i_2_n_0 ),
        .I5(\BiasConfigReg_DP[AdcTestVoltage_D][8]_i_2_n_0 ),
        .O(\BiasConfigReg_DP_reg[SSN_D][0] ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \BiasConfigReg_DP[SSN_D][15]_i_2 
       (.I0(ConfigParamAddress_D[5]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .O(\BiasConfigReg_DP[SSN_D][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \BiasConfigReg_DP[SSP_D][15]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D]1__0 ),
        .I1(\BiasOutput_DP_reg[9]_1 ),
        .I2(\BiasConfigReg_DP[SSP_D][15]_i_2_n_0 ),
        .I3(\MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_2_n_0 ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I5(ConfigParamAddress_D[5]),
        .O(\BiasConfigReg_DP_reg[SSP_D][0] ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \BiasConfigReg_DP[SSP_D][15]_i_2 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .O(\BiasConfigReg_DP[SSP_D][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \BiasOutput_DP[10]_i_1 
       (.I0(\BiasOutput_DP[10]_i_2_n_0 ),
        .I1(\BiasOutput_DP_reg[9] ),
        .I2(\ParamAddressReg_DP_reg[0]_rep_1 ),
        .I3(\BiasOutput_DP_reg[9]_0 ),
        .I4(\BiasConfigReg_DP_reg[SSN_D][10] ),
        .I5(\BiasOutput_DP_reg[9]_1 ),
        .O(\BiasOutput_DP_reg[15] [1]));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \BiasOutput_DP[10]_i_2 
       (.I0(\BiasOutput_DP_reg[9]_2 ),
        .I1(\BiasConfigReg_DP_reg[LocalBufBn_D][14] [1]),
        .I2(\BiasOutput_DP_reg[9]_3 ),
        .I3(\BiasOutput_DP_reg[9]_4 ),
        .I4(\BiasConfigReg_DP_reg[PadFollBn_D][14] [1]),
        .I5(\BiasConfigReg_DP_reg[DiffBn_D][14] [1]),
        .O(\BiasOutput_DP[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \BiasOutput_DP[11]_i_1 
       (.I0(\BiasOutput_DP[11]_i_2_n_0 ),
        .I1(\BiasOutput_DP_reg[9] ),
        .I2(\ParamAddressReg_DP_reg[0]_rep_2 ),
        .I3(\BiasOutput_DP_reg[9]_0 ),
        .I4(\BiasConfigReg_DP_reg[SSN_D][11] ),
        .I5(\BiasOutput_DP_reg[9]_1 ),
        .O(\BiasOutput_DP_reg[15] [2]));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \BiasOutput_DP[11]_i_2 
       (.I0(\BiasOutput_DP_reg[9]_2 ),
        .I1(\BiasConfigReg_DP_reg[LocalBufBn_D][14] [2]),
        .I2(\BiasOutput_DP_reg[9]_3 ),
        .I3(\BiasOutput_DP_reg[9]_4 ),
        .I4(\BiasConfigReg_DP_reg[PadFollBn_D][14] [2]),
        .I5(\BiasConfigReg_DP_reg[DiffBn_D][14] [2]),
        .O(\BiasOutput_DP[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \BiasOutput_DP[12]_i_1 
       (.I0(\BiasOutput_DP[12]_i_2_n_0 ),
        .I1(\BiasOutput_DP_reg[9] ),
        .I2(\ParamAddressReg_DP_reg[0]_rep_3 ),
        .I3(\BiasOutput_DP_reg[9]_0 ),
        .I4(\BiasConfigReg_DP_reg[SSN_D][12] ),
        .I5(\BiasOutput_DP_reg[9]_1 ),
        .O(\BiasOutput_DP_reg[15] [3]));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \BiasOutput_DP[12]_i_2 
       (.I0(\BiasOutput_DP_reg[9]_2 ),
        .I1(\BiasConfigReg_DP_reg[LocalBufBn_D][14] [3]),
        .I2(\BiasOutput_DP_reg[9]_3 ),
        .I3(\BiasOutput_DP_reg[9]_4 ),
        .I4(\BiasConfigReg_DP_reg[PadFollBn_D][14] [3]),
        .I5(\BiasConfigReg_DP_reg[DiffBn_D][14] [3]),
        .O(\BiasOutput_DP[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \BiasOutput_DP[13]_i_1 
       (.I0(\BiasOutput_DP[13]_i_2_n_0 ),
        .I1(\BiasOutput_DP_reg[9] ),
        .I2(\ParamAddressReg_DP_reg[0]_rep_4 ),
        .I3(\BiasOutput_DP_reg[9]_0 ),
        .I4(\BiasConfigReg_DP_reg[SSN_D][13] ),
        .I5(\BiasOutput_DP_reg[9]_1 ),
        .O(\BiasOutput_DP_reg[15] [4]));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \BiasOutput_DP[13]_i_2 
       (.I0(\BiasOutput_DP_reg[9]_2 ),
        .I1(\BiasConfigReg_DP_reg[LocalBufBn_D][14] [4]),
        .I2(\BiasOutput_DP_reg[9]_3 ),
        .I3(\BiasOutput_DP_reg[9]_4 ),
        .I4(\BiasConfigReg_DP_reg[PadFollBn_D][14] [4]),
        .I5(\BiasConfigReg_DP_reg[DiffBn_D][14] [4]),
        .O(\BiasOutput_DP[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \BiasOutput_DP[14]_i_1 
       (.I0(\BiasOutput_DP[14]_i_2_n_0 ),
        .I1(\BiasOutput_DP_reg[9] ),
        .I2(\ParamAddressReg_DP_reg[0]_rep_5 ),
        .I3(\BiasOutput_DP_reg[9]_0 ),
        .I4(\BiasConfigReg_DP_reg[SSN_D][14] ),
        .I5(\BiasOutput_DP_reg[9]_1 ),
        .O(\BiasOutput_DP_reg[15] [5]));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \BiasOutput_DP[14]_i_2 
       (.I0(\BiasOutput_DP_reg[9]_2 ),
        .I1(\BiasConfigReg_DP_reg[LocalBufBn_D][14] [5]),
        .I2(\BiasOutput_DP_reg[9]_3 ),
        .I3(\BiasOutput_DP_reg[9]_4 ),
        .I4(\BiasConfigReg_DP_reg[PadFollBn_D][14] [5]),
        .I5(\BiasConfigReg_DP_reg[DiffBn_D][14] [5]),
        .O(\BiasOutput_DP[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEBEEBBFFEAFEAA)) 
    \BiasOutput_DP[14]_i_3 
       (.I0(ConfigParamAddress_D[5]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I2(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I4(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .O(\BiasOutput_DP_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \BiasOutput_DP[15]_i_1 
       (.I0(\BiasOutput_DP[15]_i_2_n_0 ),
        .I1(\BiasOutput_DP_reg[9]_0 ),
        .I2(ConfigParamAddress_D[6]),
        .I3(ConfigParamAddress_D[7]),
        .O(\BiasOutput_DP_reg[15] [6]));
  LUT6 #(
    .INIT(64'h2020200000002000)) 
    \BiasOutput_DP[15]_i_2 
       (.I0(\BiasOutput_DP_reg[9] ),
        .I1(\BiasOutput_DP_reg[9]_2 ),
        .I2(\BiasOutput_DP_reg[9]_4 ),
        .I3(\BiasConfigReg_DP_reg[SSP_D][15] ),
        .I4(\BiasOutput_DP_reg[9]_3 ),
        .I5(\BiasConfigReg_DP_reg[SSN_D][15]_0 ),
        .O(\BiasOutput_DP[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEBABAFEFEBAAA)) 
    \BiasOutput_DP[15]_i_3 
       (.I0(ConfigParamAddress_D[5]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .O(\BiasOutput_DP_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hFDF9F9CCFFF3F3BC)) 
    \BiasOutput_DP[15]_i_4 
       (.I0(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I2(ConfigParamAddress_D[5]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I5(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .O(\BiasOutput_DP_reg[9]_2 ));
  LUT6 #(
    .INIT(64'h000100080660666C)) 
    \BiasOutput_DP[15]_i_5 
       (.I0(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I1(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I5(ConfigParamAddress_D[5]),
        .O(\BiasOutput_DP_reg[9]_4 ));
  LUT6 #(
    .INIT(64'h0101050504141606)) 
    \BiasOutput_DP[15]_i_6 
       (.I0(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I2(ConfigParamAddress_D[5]),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .O(\BiasOutput_DP_reg[9]_3 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \BiasOutput_DP[9]_i_1 
       (.I0(\BiasOutput_DP[9]_i_2_n_0 ),
        .I1(\BiasOutput_DP_reg[9] ),
        .I2(\ParamAddressReg_DP_reg[0]_rep_0 ),
        .I3(\BiasOutput_DP_reg[9]_0 ),
        .I4(\BiasConfigReg_DP_reg[SSN_D][9] ),
        .I5(\BiasOutput_DP_reg[9]_1 ),
        .O(\BiasOutput_DP_reg[15] [0]));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \BiasOutput_DP[9]_i_2 
       (.I0(\BiasOutput_DP_reg[9]_2 ),
        .I1(\BiasConfigReg_DP_reg[LocalBufBn_D][14] [0]),
        .I2(\BiasOutput_DP_reg[9]_3 ),
        .I3(\BiasOutput_DP_reg[9]_4 ),
        .I4(\BiasConfigReg_DP_reg[PadFollBn_D][14] [0]),
        .I5(\BiasConfigReg_DP_reg[DiffBn_D][14] [0]),
        .O(\BiasOutput_DP[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ChipConfigReg_DP[AERnArow_S]_i_1 
       (.I0(\BiasConfigReg_DP_reg[SSN_D][15] [0]),
        .I1(\ChipConfigReg_DP[AERnArow_S]_i_2_n_0 ),
        .I2(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0 ),
        .I3(\ChipConfigReg_DP_reg[AERnArow_S] ),
        .O(\ChipConfigReg_DP_reg[AERnArow_S]__0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \ChipConfigReg_DP[AERnArow_S]_i_2 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I1(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I3(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I5(\ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0 ),
        .O(\ChipConfigReg_DP[AERnArow_S]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \ChipConfigReg_DP[AnalogMux0_D][3]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0 ),
        .I1(\ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0 ),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0 ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .O(\ChipConfigReg_DP_reg[AnalogMux0_D][0] ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \ChipConfigReg_DP[AnalogMux1_D][3]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0 ),
        .I1(\ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0 ),
        .I2(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I5(\MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_3_n_0 ),
        .O(\ChipConfigReg_DP_reg[AnalogMux1_D][0] ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \ChipConfigReg_DP[AnalogMux2_D][3]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0 ),
        .I1(\ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0 ),
        .I2(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I3(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I5(\MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_3_n_0 ),
        .O(\ChipConfigReg_DP_reg[AnalogMux2_D][0] ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \ChipConfigReg_DP[BiasMux0_D][3]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0 ),
        .I1(\ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0 ),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I3(\MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_2_n_0 ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .O(\ChipConfigReg_DP_reg[BiasMux0_D][0] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ChipConfigReg_DP[DigitalMux0_D][3]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0 ),
        .I1(\ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0 ),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I3(\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0 ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .O(\ChipConfigReg_DP_reg[DigitalMux0_D][0] ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \ChipConfigReg_DP[DigitalMux0_D][3]_i_2 
       (.I0(ConfigModuleAddress_D[5]),
        .I1(ConfigModuleAddress_D[6]),
        .I2(ConfigModuleAddress_D[0]),
        .I3(\BiasConfigReg_DP[ApsOverflowLevel_D][8]_i_4_n_0 ),
        .I4(ConfigLatchInput_S),
        .I5(ConfigParamAddress_D[7]),
        .O(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \ChipConfigReg_DP[DigitalMux0_D][3]_i_3 
       (.I0(ConfigParamAddress_D[5]),
        .I1(ConfigParamAddress_D[6]),
        .I2(ConfigParamAddress_D[7]),
        .O(\ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \ChipConfigReg_DP[DigitalMux1_D][3]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0 ),
        .I1(\ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0 ),
        .I2(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I4(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I5(\MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_3_n_0 ),
        .O(\ChipConfigReg_DP_reg[DigitalMux1_D][0] ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \ChipConfigReg_DP[DigitalMux2_D][3]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0 ),
        .I1(\ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0 ),
        .I2(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I4(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I5(\MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_3_n_0 ),
        .O(\ChipConfigReg_DP_reg[DigitalMux2_D][0] ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \ChipConfigReg_DP[DigitalMux3_D][3]_i_1 
       (.I0(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0 ),
        .I1(\ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0 ),
        .I2(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I4(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I5(\MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_3_n_0 ),
        .O(\ChipConfigReg_DP_reg[DigitalMux3_D][0] ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ChipConfigReg_DP[GlobalShutter_S]_i_1 
       (.I0(\BiasConfigReg_DP_reg[SSN_D][15] [0]),
        .I1(\ChipConfigReg_DP[GlobalShutter_S]_i_2_n_0 ),
        .I2(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0 ),
        .I3(\ChipConfigReg_DP_reg[GlobalShutter_S] ),
        .O(\ChipConfigReg_DP_reg[GlobalShutter_S]__0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \ChipConfigReg_DP[GlobalShutter_S]_i_2 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I5(\ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0 ),
        .O(\ChipConfigReg_DP[GlobalShutter_S]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ChipConfigReg_DP[ResetCalibNeuron_S]_i_1 
       (.I0(\BiasConfigReg_DP_reg[SSN_D][15] [0]),
        .I1(\ChipConfigReg_DP[ResetCalibNeuron_S]_i_2_n_0 ),
        .I2(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0 ),
        .I3(\ChipConfigReg_DP_reg[ResetCalibNeuron_S] ),
        .O(\ChipConfigReg_DP_reg[ResetCalibNeuron_S]__0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \ChipConfigReg_DP[ResetCalibNeuron_S]_i_2 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I1(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I2(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I5(\ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0 ),
        .O(\ChipConfigReg_DP[ResetCalibNeuron_S]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ChipConfigReg_DP[ResetTestPixel_S]_i_1 
       (.I0(\BiasConfigReg_DP_reg[SSN_D][15] [0]),
        .I1(\ChipConfigReg_DP[ResetTestPixel_S]_i_2_n_0 ),
        .I2(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0 ),
        .I3(\ChipConfigReg_DP_reg[ResetTestPixel_S] ),
        .O(\ChipConfigReg_DP_reg[ResetTestPixel_S]__0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \ChipConfigReg_DP[ResetTestPixel_S]_i_2 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I1(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I4(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I5(\ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0 ),
        .O(\ChipConfigReg_DP[ResetTestPixel_S]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \ChipConfigReg_DP[SelectGrayCounter_S]_i_1 
       (.I0(\BiasConfigReg_DP_reg[SSN_D][15] [0]),
        .I1(\ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0 ),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I3(\ChipConfigReg_DP[SelectGrayCounter_S]_i_2_n_0 ),
        .I4(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0 ),
        .I5(\ChipConfigReg_DP_reg[SelectGrayCounter_S] ),
        .O(\ChipConfigReg_DP_reg[SelectGrayCounter_S]__0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ChipConfigReg_DP[SelectGrayCounter_S]_i_2 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I2(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I3(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .O(\ChipConfigReg_DP[SelectGrayCounter_S]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ChipConfigReg_DP[TestADC_S]_i_1 
       (.I0(\BiasConfigReg_DP_reg[SSN_D][15] [0]),
        .I1(\ChipConfigReg_DP[TestADC_S]_i_2_n_0 ),
        .I2(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0 ),
        .I3(\ChipConfigReg_DP_reg[TestADC_S] ),
        .O(\ChipConfigReg_DP_reg[TestADC_S]__0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \ChipConfigReg_DP[TestADC_S]_i_2 
       (.I0(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I2(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(\ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0 ),
        .O(\ChipConfigReg_DP[TestADC_S]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ChipConfigReg_DP[TypeNCalibNeuron_S]_i_1 
       (.I0(\BiasConfigReg_DP_reg[SSN_D][15] [0]),
        .I1(\ChipConfigReg_DP[TypeNCalibNeuron_S]_i_2_n_0 ),
        .I2(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0 ),
        .I3(\ChipConfigReg_DP_reg[TypeNCalibNeuron_S] ),
        .O(\ChipConfigReg_DP_reg[TypeNCalibNeuron_S]__0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \ChipConfigReg_DP[TypeNCalibNeuron_S]_i_2 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I1(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I4(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I5(\ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0 ),
        .O(\ChipConfigReg_DP[TypeNCalibNeuron_S]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ChipConfigReg_DP[UseAOut_S]_i_1 
       (.I0(\BiasConfigReg_DP_reg[SSN_D][15] [0]),
        .I1(\ChipConfigReg_DP[UseAOut_S]_i_2_n_0 ),
        .I2(\chipBiasSelector/davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0 ),
        .I3(\ChipConfigReg_DP_reg[UseAOut_S] ),
        .O(\ChipConfigReg_DP_reg[UseAOut_S]__0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \ChipConfigReg_DP[UseAOut_S]_i_2 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I2(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I4(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I5(\ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0 ),
        .O(\ChipConfigReg_DP[UseAOut_S]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ChipOutput_DP[0]_i_1 
       (.I0(\ParamAddressReg_DP_reg[1]_rep_0 ),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I2(\ParamAddressReg_DP_reg[1]_rep_1 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I4(\ChipOutput_DP[0]_i_4_n_0 ),
        .I5(\ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0 ),
        .O(\ChipOutput_DP_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \ChipOutput_DP[0]_i_4 
       (.I0(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I1(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I2(\ChipConfigReg_DP_reg[TestADC_S] ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .O(\ChipOutput_DP[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \ChipOutput_DP[1]_i_1 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I1(\ChipConfigReg_DP_reg[AnalogMux1_D][1] ),
        .I2(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I3(\ChipConfigReg_DP_reg[BiasMux0_D][1] ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I5(\ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0 ),
        .O(\ChipOutput_DP_reg[3] [1]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \ChipOutput_DP[2]_i_1 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I1(\ChipConfigReg_DP_reg[AnalogMux1_D][2] ),
        .I2(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I3(\ChipConfigReg_DP_reg[BiasMux0_D][2] ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I5(\ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0 ),
        .O(\ChipOutput_DP_reg[3] [2]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \ChipOutput_DP[3]_i_1 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I1(\ChipConfigReg_DP_reg[AnalogMux1_D][3] ),
        .I2(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I3(\ChipConfigReg_DP_reg[BiasMux0_D][3] ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I5(\ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0 ),
        .O(\ChipOutput_DP_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \DVSAERConfigReg_DP[AckDelayColumn_D][3]_i_1 
       (.I0(\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_3_n_0 ),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I4(\DVSAERConfigReg_DP[AckDelayColumn_D][3]_i_2_n_0 ),
        .O(\DVSAERConfigReg_DP_reg[AckDelayColumn_D][3] ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \DVSAERConfigReg_DP[AckDelayColumn_D][3]_i_2 
       (.I0(ConfigParamAddress_D[5]),
        .I1(ConfigParamAddress_D[7]),
        .I2(ConfigParamAddress_D[6]),
        .O(\DVSAERConfigReg_DP[AckDelayColumn_D][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_1 
       (.I0(\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0 ),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I2(ConfigParamAddress_D[6]),
        .I3(ConfigParamAddress_D[7]),
        .I4(ConfigParamAddress_D[5]),
        .I5(\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_3_n_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .O(\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_3 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I2(\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_2_n_0 ),
        .O(\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \DVSAERConfigReg_DP[AckExtensionColumn_D][3]_i_1 
       (.I0(\MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_2_n_0 ),
        .I1(\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_3_n_0 ),
        .I2(ConfigParamAddress_D[5]),
        .I3(ConfigParamAddress_D[7]),
        .I4(ConfigParamAddress_D[6]),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .O(\DVSAERConfigReg_DP_reg[AckExtensionColumn_D][0] ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_1 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I1(\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_2_n_0 ),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I3(\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_3_n_0 ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .O(\DVSAERConfigReg_DP_reg[AckExtensionRow_D][3] ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_2 
       (.I0(ConfigModuleAddress_D[2]),
        .I1(ConfigLatchInput_S),
        .I2(ConfigModuleAddress_D[1]),
        .I3(ConfigModuleAddress_D[3]),
        .I4(\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_4_n_0 ),
        .O(\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_3 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I1(ConfigParamAddress_D[6]),
        .I2(ConfigParamAddress_D[7]),
        .I3(ConfigParamAddress_D[5]),
        .O(\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_4 
       (.I0(ConfigModuleAddress_D[5]),
        .I1(ConfigModuleAddress_D[6]),
        .I2(ConfigModuleAddress_D[0]),
        .I3(ConfigModuleAddress_D[4]),
        .O(\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \DVSAERConfigReg_DP[ExternalAERControl_S]_i_1 
       (.I0(\BiasConfigReg_DP_reg[SSN_D][15] [0]),
        .I1(\DVSAERConfigReg_DP[ExternalAERControl_S]_i_2_n_0 ),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I3(\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_2_n_0 ),
        .I4(\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_3_n_0 ),
        .I5(\DVSAERConfig_D[ExternalAERControl_S] ),
        .O(\DVSAERConfigReg_DP_reg[ExternalAERControl_S] ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \DVSAERConfigReg_DP[ExternalAERControl_S]_i_2 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .O(\DVSAERConfigReg_DP[ExternalAERControl_S]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \DVSAERConfigReg_DP[FilterPixel0Column_D][8]_i_1 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I2(\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_3_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I5(\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_2_n_0 ),
        .O(\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8] ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \DVSAERConfigReg_DP[FilterPixel0Row_D][8]_i_1 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I2(\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_3_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I5(\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_2_n_0 ),
        .O(\DVSAERConfigReg_DP_reg[FilterPixel0Row_D][8] ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_1 
       (.I0(\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_2_n_0 ),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I5(\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_3_n_0 ),
        .O(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8] ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \DVSAERConfigReg_DP[FilterPixel1Row_D][8]_i_1 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I1(\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_2_n_0 ),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I3(\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_3_n_0 ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .O(\DVSAERConfigReg_DP_reg[FilterPixel1Row_D][8] ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_1 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_2_n_0 ),
        .I5(\DVSAERConfigReg_DP[FilterPixel2Row_D][8]_i_2_n_0 ),
        .O(\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8] ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \DVSAERConfigReg_DP[FilterPixel2Row_D][8]_i_1 
       (.I0(\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_2_n_0 ),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I3(\DVSAERConfigReg_DP[FilterPixel2Row_D][8]_i_2_n_0 ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .O(\DVSAERConfigReg_DP_reg[FilterPixel2Row_D][8] ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \DVSAERConfigReg_DP[FilterPixel2Row_D][8]_i_2 
       (.I0(ConfigParamAddress_D[5]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I2(ConfigParamAddress_D[7]),
        .I3(ConfigParamAddress_D[6]),
        .O(\DVSAERConfigReg_DP[FilterPixel2Row_D][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \DVSAERConfigReg_DP[FilterPixel3Column_D][8]_i_1 
       (.I0(\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_2_n_0 ),
        .I1(\DVSAERConfigReg_DP[FilterPixel2Row_D][8]_i_2_n_0 ),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .O(\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8] ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \DVSAERConfigReg_DP[FilterPixel3Row_D][8]_i_1 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I2(\DVSAERConfigReg_DP[AckDelayColumn_D][3]_i_2_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I5(\DVSAERConfigReg_DP[FilterPixel3Row_D][8]_i_2_n_0 ),
        .O(\DVSAERConfigReg_DP_reg[FilterPixel3Row_D][8] ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \DVSAERConfigReg_DP[FilterPixel3Row_D][8]_i_2 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I1(\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_2_n_0 ),
        .O(\DVSAERConfigReg_DP[FilterPixel3Row_D][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \DVSAERConfigReg_DP[FilterPixel4Column_D][8]_i_1 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I1(\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_2_n_0 ),
        .I2(\DVSAERConfigReg_DP[FilterPixel4Column_D][8]_i_2_n_0 ),
        .I3(\DVSAERConfigReg_DP[AckDelayColumn_D][3]_i_2_n_0 ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .O(\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8] ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \DVSAERConfigReg_DP[FilterPixel4Column_D][8]_i_2 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .O(\DVSAERConfigReg_DP[FilterPixel4Column_D][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \DVSAERConfigReg_DP[FilterPixel4Row_D][8]_i_1 
       (.I0(\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_3_n_0 ),
        .I1(ConfigParamAddress_D[5]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I3(ConfigParamAddress_D[7]),
        .I4(ConfigParamAddress_D[6]),
        .I5(\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0 ),
        .O(\DVSAERConfigReg_DP_reg[FilterPixel4Row_D][8] ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \DVSAERConfigReg_DP[FilterPixel5Column_D][8]_i_1 
       (.I0(\MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_2_n_0 ),
        .I1(\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_3_n_0 ),
        .I2(ConfigParamAddress_D[6]),
        .I3(ConfigParamAddress_D[7]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(ConfigParamAddress_D[5]),
        .O(\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][0] ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \DVSAERConfigReg_DP[FilterPixel5Row_D][8]_i_1 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I2(\DVSAERConfigReg_DP[AckDelayColumn_D][3]_i_2_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I5(\DVSAERConfigReg_DP[FilterPixel3Row_D][8]_i_2_n_0 ),
        .O(\DVSAERConfigReg_DP_reg[FilterPixel5Row_D][8] ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \DVSAERConfigReg_DP[FilterPixel6Column_D][8]_i_1 
       (.I0(\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_2_n_0 ),
        .I1(\DVSAERConfigReg_DP[FilterPixel2Row_D][8]_i_2_n_0 ),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .O(\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8] ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \DVSAERConfigReg_DP[FilterPixel6Row_D][8]_i_1 
       (.I0(\DVSAERConfigReg_DP[FilterPixel6Row_D][8]_i_2_n_0 ),
        .I1(ConfigParamAddress_D[5]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I3(ConfigParamAddress_D[7]),
        .I4(ConfigParamAddress_D[6]),
        .I5(\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0 ),
        .O(\DVSAERConfigReg_DP_reg[FilterPixel6Row_D][8] ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \DVSAERConfigReg_DP[FilterPixel6Row_D][8]_i_2 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I2(\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_2_n_0 ),
        .O(\DVSAERConfigReg_DP[FilterPixel6Row_D][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \DVSAERConfigReg_DP[FilterPixel7Column_D][8]_i_1 
       (.I0(\DVSAERConfigReg_DP[FilterPixel6Row_D][8]_i_2_n_0 ),
        .I1(ConfigParamAddress_D[5]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I3(ConfigParamAddress_D[7]),
        .I4(ConfigParamAddress_D[6]),
        .I5(\MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_2_n_0 ),
        .O(\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8] ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \DVSAERConfigReg_DP[FilterPixel7Row_D][8]_i_1 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_2_n_0 ),
        .I5(\DVSAERConfigReg_DP[FilterPixel2Row_D][8]_i_2_n_0 ),
        .O(\DVSAERConfigReg_DP_reg[FilterPixel7Row_D][0] ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \DVSAERConfigReg_DP[FilterROIEndColumn_D][8]_i_1 
       (.I0(\DVSAERConfigReg_DP[FilterPixel3Row_D][8]_i_2_n_0 ),
        .I1(ConfigParamAddress_D[5]),
        .I2(\DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0 ),
        .I3(\MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_3_n_0 ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .O(\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8] ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DVSAERConfigReg_DP[FilterROIEndRow_D][8]_i_1 
       (.I0(\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_2_n_0 ),
        .I1(\DVSAERConfigReg_DP[FilterROIEndRow_D][8]_i_2_n_0 ),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I3(ConfigParamAddress_D[5]),
        .O(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][8] ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \DVSAERConfigReg_DP[FilterROIEndRow_D][8]_i_2 
       (.I0(ConfigParamAddress_D[7]),
        .I1(ConfigParamAddress_D[6]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .O(\DVSAERConfigReg_DP[FilterROIEndRow_D][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_1 
       (.I0(\DVSAERConfigReg_DP[FilterPixel3Row_D][8]_i_2_n_0 ),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(ConfigParamAddress_D[5]),
        .I4(\DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0 ),
        .I5(\DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_3_n_0 ),
        .O(\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8] ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2 
       (.I0(ConfigParamAddress_D[6]),
        .I1(ConfigParamAddress_D[7]),
        .O(\DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_3 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .O(\DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \DVSAERConfigReg_DP[FilterROIStartRow_D][8]_i_1 
       (.I0(\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_3_n_0 ),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I2(ConfigParamAddress_D[5]),
        .I3(\DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0 ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .O(\DVSAERConfigReg_DP_reg[FilterROIStartRow_D][8] ));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \DVSAERConfigReg_DP[FilterRowOnlyEvents_S]_i_1 
       (.I0(\BiasConfigReg_DP_reg[SSN_D][15] [0]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I3(\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_3_n_0 ),
        .I4(\DVSAERConfigReg_DP[FilterPixel6Row_D][8]_i_2_n_0 ),
        .I5(\DVSAERConfig_D[FilterRowOnlyEvents_S] ),
        .O(\DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S] ));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \DVSAERConfigReg_DP[Run_S]_i_1 
       (.I0(\BiasConfigReg_DP_reg[SSN_D][15] [0]),
        .I1(\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_2_n_0 ),
        .I2(\DVSAERConfigReg_DP[Run_S]_i_2_n_0 ),
        .I3(\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_3_n_0 ),
        .I4(\MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_2_n_0 ),
        .I5(\DVSAERConfig_D[Run_S] ),
        .O(\DVSAERConfigReg_DP_reg[Run_S] ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \DVSAERConfigReg_DP[Run_S]_i_2 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .O(\DVSAERConfigReg_DP[Run_S]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \DVSAERConfigReg_DP[WaitOnTransferStall_S]_i_1 
       (.I0(\BiasConfigReg_DP_reg[SSN_D][15] [0]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I3(\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_3_n_0 ),
        .I4(\DVSAERConfigReg_DP[FilterPixel6Row_D][8]_i_2_n_0 ),
        .I5(\DVSAERConfig_D[WaitOnTransferStall_S] ),
        .O(\DVSAERConfigReg_DP_reg[WaitOnTransferStall_S] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5540)) 
    \DVSAEROutput_DP[0]_i_1 
       (.I0(\DVSAEROutput_DP[0]_i_2_n_0 ),
        .I1(\DVSAEROutput_DP[7]_i_2_n_0 ),
        .I2(\DVSAEROutput_DP[0]_i_3_n_0 ),
        .I3(\DVSAEROutput_DP[0]_i_4_n_0 ),
        .I4(\DVSAEROutput_DP[0]_i_5_n_0 ),
        .I5(\DVSAEROutput_DP[0]_i_6_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00FFFF7FFFFFFF7F)) 
    \DVSAEROutput_DP[0]_i_14 
       (.I0(\DVSAERConfig_D[Run_S] ),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][0] ),
        .O(\DVSAEROutput_DP[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFD0000FFFFFFFF)) 
    \DVSAEROutput_DP[0]_i_2 
       (.I0(Q[0]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I3(\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0 ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(\DVSAEROutput_DP[31]_i_4_n_0 ),
        .O(\DVSAEROutput_DP[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[0]_i_3 
       (.I0(Q[32]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [0]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [32]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [0]),
        .O(\DVSAEROutput_DP[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFEFCFECCCEFCCEC)) 
    \DVSAEROutput_DP[0]_i_4 
       (.I0(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][0] ),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_2_n_0 ),
        .I5(\DVSAEROutput_DP[0]_i_8_n_0 ),
        .O(\DVSAEROutput_DP[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h08AA080A08A00800)) 
    \DVSAEROutput_DP[0]_i_5 
       (.I0(\DVSAERConfigReg_DP[FilterPixel2Row_D][8]_i_2_n_0 ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][0] ),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][0]_0 ),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][0] ),
        .O(\DVSAEROutput_DP[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0A800080AAAAAAAA)) 
    \DVSAEROutput_DP[0]_i_6 
       (.I0(\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_3_n_0 ),
        .I1(\DVSAERConfigReg_DP_reg[AckExtensionColumn_D][0]_0 ),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\DVSAERConfigReg_DP_reg[ExternalAERControl_S]_0 ),
        .I5(\DVSAEROutput_DP[0]_i_14_n_0 ),
        .O(\DVSAEROutput_DP[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    \DVSAEROutput_DP[0]_i_8 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [32]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [0]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [32]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .O(\DVSAEROutput_DP[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h080808080808AA08)) 
    \DVSAEROutput_DP[10]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_4_n_0 ),
        .I1(Q[10]),
        .I2(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(\DVSAEROutput_DP[10]_i_2_n_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFF305FFFFF3F5F)) 
    \DVSAEROutput_DP[10]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [10]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [10]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [10]),
        .O(\DVSAEROutput_DP[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h080808080808AA08)) 
    \DVSAEROutput_DP[11]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_4_n_0 ),
        .I1(Q[11]),
        .I2(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(\DVSAEROutput_DP[11]_i_2_n_0 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFF305FFFFF3F5F)) 
    \DVSAEROutput_DP[11]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [11]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [11]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [11]),
        .O(\DVSAEROutput_DP[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h080808080808AA08)) 
    \DVSAEROutput_DP[12]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_4_n_0 ),
        .I1(Q[12]),
        .I2(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(\DVSAEROutput_DP[12]_i_2_n_0 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFF305FFFFF3F5F)) 
    \DVSAEROutput_DP[12]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [12]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [12]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [12]),
        .O(\DVSAEROutput_DP[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h080808080808AA08)) 
    \DVSAEROutput_DP[13]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_4_n_0 ),
        .I1(Q[13]),
        .I2(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(\DVSAEROutput_DP[13]_i_2_n_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFF305FFFFF3F5F)) 
    \DVSAEROutput_DP[13]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [13]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [13]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [13]),
        .O(\DVSAEROutput_DP[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h080808080808AA08)) 
    \DVSAEROutput_DP[14]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_4_n_0 ),
        .I1(Q[14]),
        .I2(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(\DVSAEROutput_DP[14]_i_2_n_0 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFFFF305FFFFF3F5F)) 
    \DVSAEROutput_DP[14]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [14]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [14]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [14]),
        .O(\DVSAEROutput_DP[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h080808080808AA08)) 
    \DVSAEROutput_DP[15]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_4_n_0 ),
        .I1(Q[15]),
        .I2(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(\DVSAEROutput_DP[15]_i_2_n_0 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFFF305FFFFF3F5F)) 
    \DVSAEROutput_DP[15]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [15]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [15]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [15]),
        .O(\DVSAEROutput_DP[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h080808080808AA08)) 
    \DVSAEROutput_DP[16]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_4_n_0 ),
        .I1(Q[16]),
        .I2(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(\DVSAEROutput_DP[16]_i_2_n_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFF305FFFFF3F5F)) 
    \DVSAEROutput_DP[16]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [16]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [16]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [16]),
        .O(\DVSAEROutput_DP[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h080808080808AA08)) 
    \DVSAEROutput_DP[17]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_4_n_0 ),
        .I1(Q[17]),
        .I2(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(\DVSAEROutput_DP[17]_i_2_n_0 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFF305FFFFF3F5F)) 
    \DVSAEROutput_DP[17]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [17]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [17]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [17]),
        .O(\DVSAEROutput_DP[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h080808080808AA08)) 
    \DVSAEROutput_DP[18]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_4_n_0 ),
        .I1(Q[18]),
        .I2(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(\DVSAEROutput_DP[18]_i_2_n_0 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFFFF305FFFFF3F5F)) 
    \DVSAEROutput_DP[18]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [18]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [18]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [18]),
        .O(\DVSAEROutput_DP[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h080808080808AA08)) 
    \DVSAEROutput_DP[19]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_4_n_0 ),
        .I1(Q[19]),
        .I2(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(\DVSAEROutput_DP[19]_i_2_n_0 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hFFFF305FFFFF3F5F)) 
    \DVSAEROutput_DP[19]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [19]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [19]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [19]),
        .O(\DVSAEROutput_DP[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000051155555555)) 
    \DVSAEROutput_DP[1]_i_1 
       (.I0(\DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0 ),
        .I1(\DVSAEROutput_DP[1]_i_2_n_0 ),
        .I2(\ParamAddressReg_DP_reg[3]_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I4(ConfigParamAddress_D[5]),
        .I5(\DVSAEROutput_DP[1]_i_4_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[1]_i_10 
       (.I0(Q[33]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [1]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [33]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [1]),
        .O(\DVSAEROutput_DP[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAEAAAA)) 
    \DVSAEROutput_DP[1]_i_11 
       (.I0(\DVSAEROutput_DP[1]_i_14_n_0 ),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [33]),
        .I2(\BiasConfigReg_DP[OnBn_D][14]_i_2_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .O(\DVSAEROutput_DP[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFD0000FFFFFFFF)) 
    \DVSAEROutput_DP[1]_i_13 
       (.I0(Q[1]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I3(\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0 ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(ConfigParamAddress_D[5]),
        .O(\DVSAEROutput_DP[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000C80800000000)) 
    \DVSAEROutput_DP[1]_i_14 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [1]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [33]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .O(\DVSAEROutput_DP[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h35FF35FF35F035FF)) 
    \DVSAEROutput_DP[1]_i_2 
       (.I0(\DVSAERConfigReg_DP_reg[AckExtensionColumn_D][1] ),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][1] ),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .O(\DVSAEROutput_DP[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF005D007F)) 
    \DVSAEROutput_DP[1]_i_4 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I2(\DVSAEROutput_DP[1]_i_10_n_0 ),
        .I3(\DVSAEROutput_DP[1]_i_11_n_0 ),
        .I4(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][1] ),
        .I5(\DVSAEROutput_DP[1]_i_13_n_0 ),
        .O(\DVSAEROutput_DP[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h080808080808AA08)) 
    \DVSAEROutput_DP[20]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_4_n_0 ),
        .I1(Q[20]),
        .I2(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(\DVSAEROutput_DP[20]_i_2_n_0 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFFFF305FFFFF3F5F)) 
    \DVSAEROutput_DP[20]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [20]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [20]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [20]),
        .O(\DVSAEROutput_DP[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h080808080808AA08)) 
    \DVSAEROutput_DP[21]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_4_n_0 ),
        .I1(Q[21]),
        .I2(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(\DVSAEROutput_DP[21]_i_2_n_0 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFFFF305FFFFF3F5F)) 
    \DVSAEROutput_DP[21]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [21]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [21]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [21]),
        .O(\DVSAEROutput_DP[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h080808080808AA08)) 
    \DVSAEROutput_DP[22]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_4_n_0 ),
        .I1(Q[22]),
        .I2(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(\DVSAEROutput_DP[22]_i_2_n_0 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hFFFF305FFFFF3F5F)) 
    \DVSAEROutput_DP[22]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [22]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [22]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [22]),
        .O(\DVSAEROutput_DP[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h080808080808AA08)) 
    \DVSAEROutput_DP[23]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_4_n_0 ),
        .I1(Q[23]),
        .I2(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(\DVSAEROutput_DP[23]_i_2_n_0 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hFFFF305FFFFF3F5F)) 
    \DVSAEROutput_DP[23]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [23]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [23]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [23]),
        .O(\DVSAEROutput_DP[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h080808080808AA08)) 
    \DVSAEROutput_DP[24]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_4_n_0 ),
        .I1(Q[24]),
        .I2(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(\DVSAEROutput_DP[24]_i_2_n_0 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hFFFF305FFFFF3F5F)) 
    \DVSAEROutput_DP[24]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [24]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [24]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [24]),
        .O(\DVSAEROutput_DP[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h080808080808AA08)) 
    \DVSAEROutput_DP[25]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_4_n_0 ),
        .I1(Q[25]),
        .I2(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(\DVSAEROutput_DP[25]_i_2_n_0 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hFFFF305FFFFF3F5F)) 
    \DVSAEROutput_DP[25]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [25]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [25]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [25]),
        .O(\DVSAEROutput_DP[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h080808080808AA08)) 
    \DVSAEROutput_DP[26]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_4_n_0 ),
        .I1(Q[26]),
        .I2(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(\DVSAEROutput_DP[26]_i_2_n_0 ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hFFFF305FFFFF3F5F)) 
    \DVSAEROutput_DP[26]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [26]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [26]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [26]),
        .O(\DVSAEROutput_DP[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h080808080808AA08)) 
    \DVSAEROutput_DP[27]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_4_n_0 ),
        .I1(Q[27]),
        .I2(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(\DVSAEROutput_DP[27]_i_2_n_0 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hFFFF305FFFFF3F5F)) 
    \DVSAEROutput_DP[27]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [27]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [27]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [27]),
        .O(\DVSAEROutput_DP[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h080808080808AA08)) 
    \DVSAEROutput_DP[28]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_4_n_0 ),
        .I1(Q[28]),
        .I2(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(\DVSAEROutput_DP[28]_i_2_n_0 ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hFFFF305FFFFF3F5F)) 
    \DVSAEROutput_DP[28]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [28]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [28]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [28]),
        .O(\DVSAEROutput_DP[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h080808080808AA08)) 
    \DVSAEROutput_DP[29]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_4_n_0 ),
        .I1(Q[29]),
        .I2(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(\DVSAEROutput_DP[29]_i_2_n_0 ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hFFFF305FFFFF3F5F)) 
    \DVSAEROutput_DP[29]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [29]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [29]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [29]),
        .O(\DVSAEROutput_DP[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0003000500000005)) 
    \DVSAEROutput_DP[2]_i_1 
       (.I0(\DVSAEROutput_DP_reg[2]_i_2_n_0 ),
        .I1(\DVSAEROutput_DP[2]_i_3_n_0 ),
        .I2(ConfigParamAddress_D[6]),
        .I3(ConfigParamAddress_D[7]),
        .I4(ConfigParamAddress_D[5]),
        .I5(\DVSAEROutput_DP[2]_i_4_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \DVSAEROutput_DP[2]_i_3 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I5(Q[2]),
        .O(\DVSAEROutput_DP[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEAEFAFAFEAEAAAA)) 
    \DVSAEROutput_DP[2]_i_4 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I1(\DVSAEROutput_DP[2]_i_7_n_0 ),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\DVSAEROutput_DP[2]_i_8_n_0 ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I5(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][2] ),
        .O(\DVSAEROutput_DP[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h44FC77FC)) 
    \DVSAEROutput_DP[2]_i_5 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][2] ),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I4(\DVSAERConfigReg_DP_reg[AckExtensionColumn_D][2] ),
        .O(\DVSAEROutput_DP[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \DVSAEROutput_DP[2]_i_7 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [34]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [2]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [34]),
        .O(\DVSAEROutput_DP[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[2]_i_8 
       (.I0(Q[34]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [2]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [34]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [2]),
        .O(\DVSAEROutput_DP[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0080AAAA00800080)) 
    \DVSAEROutput_DP[30]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_4_n_0 ),
        .I1(\DVSAEROutput_DP[30]_i_2_n_0 ),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I4(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I5(Q[30]),
        .O(D[30]));
  LUT6 #(
    .INIT(64'h0000CFA00000C0A0)) 
    \DVSAEROutput_DP[30]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [30]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [30]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [30]),
        .O(\DVSAEROutput_DP[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2222F22200000000)) 
    \DVSAEROutput_DP[31]_i_1 
       (.I0(Q[31]),
        .I1(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I2(\DVSAEROutput_DP[31]_i_3_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(\DVSAEROutput_DP[31]_i_4_n_0 ),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \DVSAEROutput_DP[31]_i_2 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I2(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .O(\DVSAEROutput_DP[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000CFA00000C0A0)) 
    \DVSAEROutput_DP[31]_i_3 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [31]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [31]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [31]),
        .O(\DVSAEROutput_DP[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \DVSAEROutput_DP[31]_i_4 
       (.I0(ConfigParamAddress_D[5]),
        .I1(ConfigParamAddress_D[7]),
        .I2(ConfigParamAddress_D[6]),
        .O(\DVSAEROutput_DP[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAEFFAAAAAAAAAAAA)) 
    \DVSAEROutput_DP[3]_i_1 
       (.I0(\DVSAEROutput_DP[3]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\DVSAEROutput_DP[6]_i_3_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I4(\DVSAEROutput_DP[31]_i_4_n_0 ),
        .I5(\DVSAEROutput_DP[3]_i_3_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h1111111100001000)) 
    \DVSAEROutput_DP[3]_i_2 
       (.I0(\DVSAERConfigReg_DP[AckDelayColumn_D][3]_i_2_n_0 ),
        .I1(\ParamAddressReg_DP_reg[4]_0 ),
        .I2(\DVSAERConfigReg_DP_reg[AckExtensionColumn_D][3] ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I5(\DVSAEROutput_DP[3]_i_6_n_0 ),
        .O(\DVSAEROutput_DP[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEAEFAFAFEAEAAAA)) 
    \DVSAEROutput_DP[3]_i_3 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I1(\DVSAEROutput_DP[3]_i_7_n_0 ),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\DVSAEROutput_DP[3]_i_8_n_0 ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I5(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][3] ),
        .O(\DVSAEROutput_DP[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80808380)) 
    \DVSAEROutput_DP[3]_i_6 
       (.I0(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][3] ),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .O(\DVSAEROutput_DP[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \DVSAEROutput_DP[3]_i_7 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [35]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [3]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [35]),
        .O(\DVSAEROutput_DP[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[3]_i_8 
       (.I0(Q[35]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [3]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [35]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [3]),
        .O(\DVSAEROutput_DP[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAEFFAAAAAAAAAAAA)) 
    \DVSAEROutput_DP[4]_i_1 
       (.I0(\DVSAEROutput_DP[4]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(\DVSAEROutput_DP[6]_i_3_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I4(\DVSAEROutput_DP[31]_i_4_n_0 ),
        .I5(\DVSAEROutput_DP[4]_i_3_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h00000000A2222222)) 
    \DVSAEROutput_DP[4]_i_2 
       (.I0(\DVSAEROutput_DP[4]_i_4_n_0 ),
        .I1(\DVSAEROutput_DP[6]_i_6_n_0 ),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][4] ),
        .I5(\DVSAERConfigReg_DP[AckDelayColumn_D][3]_i_2_n_0 ),
        .O(\DVSAEROutput_DP[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEAEFAFAFEAEAAAA)) 
    \DVSAEROutput_DP[4]_i_3 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I1(\DVSAEROutput_DP[4]_i_6_n_0 ),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\DVSAEROutput_DP[4]_i_7_n_0 ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I5(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][4] ),
        .O(\DVSAEROutput_DP[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55DDFFF555DD55F5)) 
    \DVSAEROutput_DP[4]_i_4 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][4] ),
        .I2(\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][4] ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][4] ),
        .O(\DVSAEROutput_DP[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \DVSAEROutput_DP[4]_i_6 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [36]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [4]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [36]),
        .O(\DVSAEROutput_DP[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[4]_i_7 
       (.I0(Q[36]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [4]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [36]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [4]),
        .O(\DVSAEROutput_DP[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4444444455545454)) 
    \DVSAEROutput_DP[5]_i_1 
       (.I0(\DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0 ),
        .I1(\DVSAEROutput_DP[5]_i_2_n_0 ),
        .I2(\DVSAEROutput_DP[5]_i_3_n_0 ),
        .I3(\DVSAEROutput_DP[5]_i_4_n_0 ),
        .I4(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][5] ),
        .I5(\DVSAEROutput_DP[5]_i_6_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBABBAAAABAAAAAAA)) 
    \DVSAEROutput_DP[5]_i_10 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I1(\DVSAEROutput_DP[5]_i_15_n_0 ),
        .I2(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [37]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [5]),
        .O(\DVSAEROutput_DP[5]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \DVSAEROutput_DP[5]_i_11 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .O(\DVSAEROutput_DP[5]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \DVSAEROutput_DP[5]_i_15 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .O(\DVSAEROutput_DP[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000FF8080)) 
    \DVSAEROutput_DP[5]_i_2 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I2(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][5] ),
        .I3(\ParamAddressReg_DP_reg[3]_1 ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(ConfigParamAddress_D[5]),
        .O(\DVSAEROutput_DP[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEECCCCCCEEFCCCCC)) 
    \DVSAEROutput_DP[5]_i_3 
       (.I0(\DVSAEROutput_DP[5]_i_9_n_0 ),
        .I1(\DVSAEROutput_DP[5]_i_10_n_0 ),
        .I2(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [37]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I5(\DVSAEROutput_DP[5]_i_11_n_0 ),
        .O(\DVSAEROutput_DP[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DVSAEROutput_DP[5]_i_4 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .O(\DVSAEROutput_DP[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFD0000FFFFFFFF)) 
    \DVSAEROutput_DP[5]_i_6 
       (.I0(Q[5]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I3(\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0 ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(ConfigParamAddress_D[5]),
        .O(\DVSAEROutput_DP[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[5]_i_9 
       (.I0(Q[37]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [5]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [37]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [5]),
        .O(\DVSAEROutput_DP[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAEFFAAAAAAAAAAAA)) 
    \DVSAEROutput_DP[6]_i_1 
       (.I0(\DVSAEROutput_DP[6]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(\DVSAEROutput_DP[6]_i_3_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I4(\DVSAEROutput_DP[31]_i_4_n_0 ),
        .I5(\DVSAEROutput_DP[6]_i_4_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h00000000A2222222)) 
    \DVSAEROutput_DP[6]_i_2 
       (.I0(\DVSAEROutput_DP[6]_i_5_n_0 ),
        .I1(\DVSAEROutput_DP[6]_i_6_n_0 ),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][6] ),
        .I5(\DVSAERConfigReg_DP[AckDelayColumn_D][3]_i_2_n_0 ),
        .O(\DVSAEROutput_DP[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \DVSAEROutput_DP[6]_i_3 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .O(\DVSAEROutput_DP[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEAEFAFAFEAEAAAA)) 
    \DVSAEROutput_DP[6]_i_4 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I1(\DVSAEROutput_DP[6]_i_8_n_0 ),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\DVSAEROutput_DP[6]_i_9_n_0 ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I5(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][6] ),
        .O(\DVSAEROutput_DP[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55DDFFF555DD55F5)) 
    \DVSAEROutput_DP[6]_i_5 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I1(\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][6] ),
        .I2(\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][6] ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][6] ),
        .O(\DVSAEROutput_DP[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h55555545)) 
    \DVSAEROutput_DP[6]_i_6 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .O(\DVSAEROutput_DP[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \DVSAEROutput_DP[6]_i_8 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [38]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [6]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [38]),
        .O(\DVSAEROutput_DP[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[6]_i_9 
       (.I0(Q[38]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [6]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [38]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [6]),
        .O(\DVSAEROutput_DP[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h5555040055555555)) 
    \DVSAEROutput_DP[7]_i_1 
       (.I0(\DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0 ),
        .I1(\DVSAEROutput_DP[7]_i_2_n_0 ),
        .I2(\DVSAEROutput_DP[7]_i_3_n_0 ),
        .I3(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][7] ),
        .I4(\DVSAEROutput_DP[7]_i_5_n_0 ),
        .I5(\DVSAEROutput_DP[7]_i_6_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0200)) 
    \DVSAEROutput_DP[7]_i_10 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I2(\BiasConfigReg_DP[OnBn_D][14]_i_2_n_0 ),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [39]),
        .I4(\DVSAEROutput_DP[7]_i_15_n_0 ),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .O(\DVSAEROutput_DP[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFD0000FFFFFFFF)) 
    \DVSAEROutput_DP[7]_i_12 
       (.I0(Q[7]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I3(\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0 ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(ConfigParamAddress_D[5]),
        .O(\DVSAEROutput_DP[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000C80800000000)) 
    \DVSAEROutput_DP[7]_i_15 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [7]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [39]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .O(\DVSAEROutput_DP[7]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DVSAEROutput_DP[7]_i_2 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .O(\DVSAEROutput_DP[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \DVSAEROutput_DP[7]_i_3 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I1(ConfigParamAddress_D[5]),
        .O(\DVSAEROutput_DP[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0040444000400040)) 
    \DVSAEROutput_DP[7]_i_5 
       (.I0(ConfigParamAddress_D[5]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I2(\ParamAddressReg_DP_reg[2]_1 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][7] ),
        .O(\DVSAEROutput_DP[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF005D007F)) 
    \DVSAEROutput_DP[7]_i_6 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I2(\DVSAEROutput_DP[7]_i_9_n_0 ),
        .I3(\DVSAEROutput_DP[7]_i_10_n_0 ),
        .I4(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][7] ),
        .I5(\DVSAEROutput_DP[7]_i_12_n_0 ),
        .O(\DVSAEROutput_DP[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DVSAEROutput_DP[7]_i_9 
       (.I0(Q[39]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [7]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I3(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [39]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [7]),
        .O(\DVSAEROutput_DP[7]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h00000035)) 
    \DVSAEROutput_DP[8]_i_1 
       (.I0(\DVSAEROutput_DP[8]_i_2_n_0 ),
        .I1(\DVSAEROutput_DP[8]_i_3_n_0 ),
        .I2(ConfigParamAddress_D[5]),
        .I3(ConfigParamAddress_D[7]),
        .I4(ConfigParamAddress_D[6]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h0000808800008000)) 
    \DVSAEROutput_DP[8]_i_11 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I2(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [8]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [8]),
        .O(\DVSAEROutput_DP[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h88BBBBB8BBBBBBB8)) 
    \DVSAEROutput_DP[8]_i_2 
       (.I0(\ParamAddressReg_DP_reg[2]_0 ),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I5(\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]_0 ),
        .O(\DVSAEROutput_DP[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB0B0B0B0B0BFBFBF)) 
    \DVSAEROutput_DP[8]_i_3 
       (.I0(\DVSAEROutput_DP[6]_i_3_n_0 ),
        .I1(Q[8]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I3(\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][8]_0 ),
        .I4(\DVSAEROutput_DP[5]_i_4_n_0 ),
        .I5(\DVSAEROutput_DP[8]_i_7_n_0 ),
        .O(\DVSAEROutput_DP[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \DVSAEROutput_DP[8]_i_7 
       (.I0(\DVSAEROutput_DP[8]_i_11_n_0 ),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I4(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [8]),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .O(\DVSAEROutput_DP[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h080808080808AA08)) 
    \DVSAEROutput_DP[9]_i_1 
       (.I0(\DVSAEROutput_DP[31]_i_4_n_0 ),
        .I1(Q[9]),
        .I2(\DVSAEROutput_DP[31]_i_2_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I5(\DVSAEROutput_DP[9]_i_2_n_0 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFFF305FFFFF3F5F)) 
    \DVSAEROutput_DP[9]_i_2 
       (.I0(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] [9]),
        .I1(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] [9]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I5(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] [9]),
        .O(\DVSAEROutput_DP[9]_i_2_n_0 ));
  MUXF7 \DVSAEROutput_DP_reg[2]_i_2 
       (.I0(\DVSAEROutput_DP[2]_i_5_n_0 ),
        .I1(\ParamAddressReg_DP_reg[2]_2 ),
        .O(\DVSAEROutput_DP_reg[2]_i_2_n_0 ),
        .S(\MultiplexerConfigReg_DP_reg[Run_S] [4]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    LatchInputReg_SP_i_1
       (.I0(\ShiftReg_DP_reg[0] ),
        .I1(State_DP),
        .O(LatchInputReg_SN));
  FDCE LatchInputReg_SP_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__14),
        .D(LatchInputReg_SN),
        .Q(ConfigLatchInput_S));
  FDPE \ModuleAddressReg_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(ReadOperationReg_SN),
        .D(data2),
        .PRE(SyncSignalSyncFF_S_reg_rep__14),
        .Q(ConfigModuleAddress_D[0]));
  FDPE \ModuleAddressReg_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(ReadOperationReg_SN),
        .D(data3[0]),
        .PRE(SyncSignalSyncFF_S_reg_rep__14),
        .Q(ConfigModuleAddress_D[1]));
  FDPE \ModuleAddressReg_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(ReadOperationReg_SN),
        .D(data3[1]),
        .PRE(SyncSignalSyncFF_S_reg_rep__14),
        .Q(ConfigModuleAddress_D[2]));
  FDPE \ModuleAddressReg_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(ReadOperationReg_SN),
        .D(data3[2]),
        .PRE(SyncSignalSyncFF_S_reg_rep__14),
        .Q(ConfigModuleAddress_D[3]));
  FDPE \ModuleAddressReg_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(ReadOperationReg_SN),
        .D(data3[3]),
        .PRE(SyncSignalSyncFF_S_reg_rep__14),
        .Q(ConfigModuleAddress_D[4]));
  FDPE \ModuleAddressReg_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(ReadOperationReg_SN),
        .D(data3[4]),
        .PRE(SyncSignalSyncFF_S_reg_rep__14),
        .Q(ConfigModuleAddress_D[5]));
  FDPE \ModuleAddressReg_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(ReadOperationReg_SN),
        .D(data3[5]),
        .PRE(SyncSignalSyncFF_S_reg_rep__14),
        .Q(ConfigModuleAddress_D[6]));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \MultiplexerConfigReg_DP[DropInput1OnTransferStall_S]_i_1 
       (.I0(\BiasConfigReg_DP_reg[SSN_D][15] [0]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I2(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I3(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I4(\MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0 ),
        .I5(\MultiplexerConfig_D[DropInput1OnTransferStall_S] ),
        .O(\MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S] ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \MultiplexerConfigReg_DP[DropInput2OnTransferStall_S]_i_1 
       (.I0(\BiasConfigReg_DP_reg[SSN_D][15] [0]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I2(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0 ),
        .I5(\MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_1 ),
        .O(\MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S] ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \MultiplexerConfigReg_DP[DropInput3OnTransferStall_S]_i_1 
       (.I0(\BiasConfigReg_DP_reg[SSN_D][15] [0]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I2(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I3(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I4(\MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0 ),
        .I5(\MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0 ),
        .O(\MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S] ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_1 
       (.I0(\BiasConfigReg_DP_reg[SSN_D][15] [0]),
        .I1(\MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_2_n_0 ),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_3_n_0 ),
        .I4(\MultiplexerConfigReg_DP[Run_S]_i_4_n_0 ),
        .I5(\MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0 ),
        .O(\MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S] ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_2 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [1]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [0]),
        .O(\MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_3 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .O(\MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \MultiplexerConfigReg_DP[ForceChipBiasEnable_S]_i_1 
       (.I0(\BiasConfigReg_DP_reg[SSN_D][15] [0]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I2(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I3(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I4(\MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0 ),
        .I5(\MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0 ),
        .O(\MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S] ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \MultiplexerConfigReg_DP[Run_S]_i_1 
       (.I0(\BiasConfigReg_DP_reg[SSN_D][15] [0]),
        .I1(\MultiplexerConfigReg_DP[Run_S]_i_2_n_0 ),
        .I2(\MultiplexerConfigReg_DP[Run_S]_i_3_n_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I4(\MultiplexerConfigReg_DP[Run_S]_i_4_n_0 ),
        .I5(\MultiplexerConfig_D[Run_S] ),
        .O(\MultiplexerConfigReg_DP_reg[Run_S]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \MultiplexerConfigReg_DP[Run_S]_i_2 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .O(\MultiplexerConfigReg_DP[Run_S]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \MultiplexerConfigReg_DP[Run_S]_i_3 
       (.I0(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I1(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .O(\MultiplexerConfigReg_DP[Run_S]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \MultiplexerConfigReg_DP[Run_S]_i_4 
       (.I0(\MultiplexerConfigReg_DP[Run_S]_i_5_n_0 ),
        .I1(ConfigModuleAddress_D[6]),
        .I2(ConfigLatchInput_S),
        .I3(ConfigModuleAddress_D[5]),
        .I4(ConfigModuleAddress_D[4]),
        .I5(\MultiplexerOutput_DP[31]_i_5_n_0 ),
        .O(\MultiplexerConfigReg_DP[Run_S]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \MultiplexerConfigReg_DP[Run_S]_i_5 
       (.I0(ConfigModuleAddress_D[1]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(ConfigModuleAddress_D[3]),
        .I3(ConfigModuleAddress_D[2]),
        .O(\MultiplexerConfigReg_DP[Run_S]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \MultiplexerConfigReg_DP[TimestampReset_S]_i_1 
       (.I0(\BiasConfigReg_DP_reg[SSN_D][15] [0]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I2(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I3(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I4(\MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0 ),
        .I5(\MultiplexerConfig_D[TimestampReset_S] ),
        .O(\MultiplexerConfigReg_DP_reg[TimestampReset_S] ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \MultiplexerConfigReg_DP[TimestampRun_S]_i_1 
       (.I0(\BiasConfigReg_DP_reg[SSN_D][15] [0]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I2(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0 ),
        .I5(\MultiplexerConfig_D[TimestampRun_S] ),
        .O(\MultiplexerConfigReg_DP_reg[TimestampRun_S] ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \MultiplexerConfigReg_DP[TimestampRun_S]_i_2 
       (.I0(\MultiplexerConfigReg_DP[Run_S]_i_4_n_0 ),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .O(\MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000002020000FF00)) 
    \MultiplexerOutput_DP[0]_i_1 
       (.I0(\MultiplexerOutput_DP[0]_i_2_n_0 ),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\MultiplexerOutput_DP[0]_i_3_n_0 ),
        .I4(\MultiplexerOutput_DP[31]_i_5_n_0 ),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .O(\MultiplexerOutput_DP_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \MultiplexerOutput_DP[0]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [0]),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [0]),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [32]),
        .I3(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I4(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .O(\MultiplexerOutput_DP[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hFFFF3210)) 
    \MultiplexerOutput_DP[0]_i_3 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I2(\MultiplexerConfigReg_DP_reg[TimestampRun_S]_0 ),
        .I3(\MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0 ),
        .I4(\MultiplexerOutput_DP[0]_i_6_n_0 ),
        .O(\MultiplexerOutput_DP[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEE44AE0400000000)) 
    \MultiplexerOutput_DP[0]_i_6 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I1(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I2(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I3(\MultiplexerOutput_DP[0]_i_7_n_0 ),
        .I4(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [32]),
        .I5(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .O(\MultiplexerOutput_DP[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \MultiplexerOutput_DP[0]_i_7 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [32]),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [32]),
        .I2(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [0]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [0]),
        .O(\MultiplexerOutput_DP[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \MultiplexerOutput_DP[10]_i_1 
       (.I0(\MultiplexerOutput_DP[10]_i_2_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [10]),
        .I2(\MultiplexerOutput_DP[31]_i_3_n_0 ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [10]),
        .I4(\MultiplexerOutput_DP[31]_i_4_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_5_n_0 ),
        .O(\MultiplexerOutput_DP_reg[31] [10]));
  LUT4 #(
    .INIT(16'hF888)) 
    \MultiplexerOutput_DP[10]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [10]),
        .I1(\MultiplexerOutput_DP[31]_i_6_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [10]),
        .I3(\MultiplexerOutput_DP[31]_i_7_n_0 ),
        .O(\MultiplexerOutput_DP[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \MultiplexerOutput_DP[11]_i_1 
       (.I0(\MultiplexerOutput_DP[11]_i_2_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [11]),
        .I2(\MultiplexerOutput_DP[31]_i_3_n_0 ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [11]),
        .I4(\MultiplexerOutput_DP[31]_i_4_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_5_n_0 ),
        .O(\MultiplexerOutput_DP_reg[31] [11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \MultiplexerOutput_DP[11]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [11]),
        .I1(\MultiplexerOutput_DP[31]_i_6_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [11]),
        .I3(\MultiplexerOutput_DP[31]_i_7_n_0 ),
        .O(\MultiplexerOutput_DP[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \MultiplexerOutput_DP[12]_i_1 
       (.I0(\MultiplexerOutput_DP[12]_i_2_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [12]),
        .I2(\MultiplexerOutput_DP[31]_i_3_n_0 ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [12]),
        .I4(\MultiplexerOutput_DP[31]_i_4_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_5_n_0 ),
        .O(\MultiplexerOutput_DP_reg[31] [12]));
  LUT4 #(
    .INIT(16'hF888)) 
    \MultiplexerOutput_DP[12]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [12]),
        .I1(\MultiplexerOutput_DP[31]_i_6_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [12]),
        .I3(\MultiplexerOutput_DP[31]_i_7_n_0 ),
        .O(\MultiplexerOutput_DP[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \MultiplexerOutput_DP[13]_i_1 
       (.I0(\MultiplexerOutput_DP[13]_i_2_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [13]),
        .I2(\MultiplexerOutput_DP[31]_i_3_n_0 ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [13]),
        .I4(\MultiplexerOutput_DP[31]_i_4_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_5_n_0 ),
        .O(\MultiplexerOutput_DP_reg[31] [13]));
  LUT4 #(
    .INIT(16'hF888)) 
    \MultiplexerOutput_DP[13]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [13]),
        .I1(\MultiplexerOutput_DP[31]_i_6_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [13]),
        .I3(\MultiplexerOutput_DP[31]_i_7_n_0 ),
        .O(\MultiplexerOutput_DP[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \MultiplexerOutput_DP[14]_i_1 
       (.I0(\MultiplexerOutput_DP[14]_i_2_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [14]),
        .I2(\MultiplexerOutput_DP[31]_i_3_n_0 ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [14]),
        .I4(\MultiplexerOutput_DP[31]_i_4_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_5_n_0 ),
        .O(\MultiplexerOutput_DP_reg[31] [14]));
  LUT4 #(
    .INIT(16'hF888)) 
    \MultiplexerOutput_DP[14]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [14]),
        .I1(\MultiplexerOutput_DP[31]_i_6_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [14]),
        .I3(\MultiplexerOutput_DP[31]_i_7_n_0 ),
        .O(\MultiplexerOutput_DP[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \MultiplexerOutput_DP[15]_i_1 
       (.I0(\MultiplexerOutput_DP[15]_i_2_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [15]),
        .I2(\MultiplexerOutput_DP[31]_i_3_n_0 ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [15]),
        .I4(\MultiplexerOutput_DP[31]_i_4_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_5_n_0 ),
        .O(\MultiplexerOutput_DP_reg[31] [15]));
  LUT4 #(
    .INIT(16'hF888)) 
    \MultiplexerOutput_DP[15]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [15]),
        .I1(\MultiplexerOutput_DP[31]_i_6_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [15]),
        .I3(\MultiplexerOutput_DP[31]_i_7_n_0 ),
        .O(\MultiplexerOutput_DP[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \MultiplexerOutput_DP[16]_i_1 
       (.I0(\MultiplexerOutput_DP[16]_i_2_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [16]),
        .I2(\MultiplexerOutput_DP[31]_i_3_n_0 ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [16]),
        .I4(\MultiplexerOutput_DP[31]_i_4_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_5_n_0 ),
        .O(\MultiplexerOutput_DP_reg[31] [16]));
  LUT4 #(
    .INIT(16'hF888)) 
    \MultiplexerOutput_DP[16]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [16]),
        .I1(\MultiplexerOutput_DP[31]_i_6_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [16]),
        .I3(\MultiplexerOutput_DP[31]_i_7_n_0 ),
        .O(\MultiplexerOutput_DP[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \MultiplexerOutput_DP[17]_i_1 
       (.I0(\MultiplexerOutput_DP[17]_i_2_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [17]),
        .I2(\MultiplexerOutput_DP[31]_i_3_n_0 ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [17]),
        .I4(\MultiplexerOutput_DP[31]_i_4_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_5_n_0 ),
        .O(\MultiplexerOutput_DP_reg[31] [17]));
  LUT4 #(
    .INIT(16'hF888)) 
    \MultiplexerOutput_DP[17]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [17]),
        .I1(\MultiplexerOutput_DP[31]_i_6_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [17]),
        .I3(\MultiplexerOutput_DP[31]_i_7_n_0 ),
        .O(\MultiplexerOutput_DP[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \MultiplexerOutput_DP[18]_i_1 
       (.I0(\MultiplexerOutput_DP[18]_i_2_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [18]),
        .I2(\MultiplexerOutput_DP[31]_i_3_n_0 ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [18]),
        .I4(\MultiplexerOutput_DP[31]_i_4_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_5_n_0 ),
        .O(\MultiplexerOutput_DP_reg[31] [18]));
  LUT4 #(
    .INIT(16'hF888)) 
    \MultiplexerOutput_DP[18]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [18]),
        .I1(\MultiplexerOutput_DP[31]_i_6_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [18]),
        .I3(\MultiplexerOutput_DP[31]_i_7_n_0 ),
        .O(\MultiplexerOutput_DP[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \MultiplexerOutput_DP[19]_i_1 
       (.I0(\MultiplexerOutput_DP[19]_i_2_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [19]),
        .I2(\MultiplexerOutput_DP[31]_i_3_n_0 ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [19]),
        .I4(\MultiplexerOutput_DP[31]_i_4_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_5_n_0 ),
        .O(\MultiplexerOutput_DP_reg[31] [19]));
  LUT4 #(
    .INIT(16'hF888)) 
    \MultiplexerOutput_DP[19]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [19]),
        .I1(\MultiplexerOutput_DP[31]_i_6_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [19]),
        .I3(\MultiplexerOutput_DP[31]_i_7_n_0 ),
        .O(\MultiplexerOutput_DP[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \MultiplexerOutput_DP[1]_i_1 
       (.I0(\MultiplexerOutput_DP[7]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[1]_i_2_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [33]),
        .I3(\MultiplexerOutput_DP[7]_i_4_n_0 ),
        .I4(\MultiplexerOutput_DP[1]_i_3_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_5_n_0 ),
        .O(\MultiplexerOutput_DP_reg[31] [1]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \MultiplexerOutput_DP[1]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [33]),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [33]),
        .I2(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [1]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [1]),
        .O(\MultiplexerOutput_DP[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2A0A220228082000)) 
    \MultiplexerOutput_DP[1]_i_3 
       (.I0(\MultiplexerOutput_DP[7]_i_6_n_0 ),
        .I1(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I2(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [33]),
        .I4(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [1]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [1]),
        .O(\MultiplexerOutput_DP[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \MultiplexerOutput_DP[20]_i_1 
       (.I0(\MultiplexerOutput_DP[20]_i_2_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [20]),
        .I2(\MultiplexerOutput_DP[31]_i_3_n_0 ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [20]),
        .I4(\MultiplexerOutput_DP[31]_i_4_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_5_n_0 ),
        .O(\MultiplexerOutput_DP_reg[31] [20]));
  LUT4 #(
    .INIT(16'hF888)) 
    \MultiplexerOutput_DP[20]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [20]),
        .I1(\MultiplexerOutput_DP[31]_i_6_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [20]),
        .I3(\MultiplexerOutput_DP[31]_i_7_n_0 ),
        .O(\MultiplexerOutput_DP[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \MultiplexerOutput_DP[21]_i_1 
       (.I0(\MultiplexerOutput_DP[21]_i_2_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [21]),
        .I2(\MultiplexerOutput_DP[31]_i_3_n_0 ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [21]),
        .I4(\MultiplexerOutput_DP[31]_i_4_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_5_n_0 ),
        .O(\MultiplexerOutput_DP_reg[31] [21]));
  LUT4 #(
    .INIT(16'hF888)) 
    \MultiplexerOutput_DP[21]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [21]),
        .I1(\MultiplexerOutput_DP[31]_i_6_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [21]),
        .I3(\MultiplexerOutput_DP[31]_i_7_n_0 ),
        .O(\MultiplexerOutput_DP[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \MultiplexerOutput_DP[22]_i_1 
       (.I0(\MultiplexerOutput_DP[22]_i_2_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [22]),
        .I2(\MultiplexerOutput_DP[31]_i_3_n_0 ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [22]),
        .I4(\MultiplexerOutput_DP[31]_i_4_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_5_n_0 ),
        .O(\MultiplexerOutput_DP_reg[31] [22]));
  LUT4 #(
    .INIT(16'hF888)) 
    \MultiplexerOutput_DP[22]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [22]),
        .I1(\MultiplexerOutput_DP[31]_i_6_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [22]),
        .I3(\MultiplexerOutput_DP[31]_i_7_n_0 ),
        .O(\MultiplexerOutput_DP[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \MultiplexerOutput_DP[23]_i_1 
       (.I0(\MultiplexerOutput_DP[23]_i_2_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [23]),
        .I2(\MultiplexerOutput_DP[31]_i_3_n_0 ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [23]),
        .I4(\MultiplexerOutput_DP[31]_i_4_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_5_n_0 ),
        .O(\MultiplexerOutput_DP_reg[31] [23]));
  LUT4 #(
    .INIT(16'hF888)) 
    \MultiplexerOutput_DP[23]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [23]),
        .I1(\MultiplexerOutput_DP[31]_i_6_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [23]),
        .I3(\MultiplexerOutput_DP[31]_i_7_n_0 ),
        .O(\MultiplexerOutput_DP[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \MultiplexerOutput_DP[24]_i_1 
       (.I0(\MultiplexerOutput_DP[24]_i_2_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [24]),
        .I2(\MultiplexerOutput_DP[31]_i_3_n_0 ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [24]),
        .I4(\MultiplexerOutput_DP[31]_i_4_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_5_n_0 ),
        .O(\MultiplexerOutput_DP_reg[31] [24]));
  LUT4 #(
    .INIT(16'hF888)) 
    \MultiplexerOutput_DP[24]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [24]),
        .I1(\MultiplexerOutput_DP[31]_i_6_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [24]),
        .I3(\MultiplexerOutput_DP[31]_i_7_n_0 ),
        .O(\MultiplexerOutput_DP[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \MultiplexerOutput_DP[25]_i_1 
       (.I0(\MultiplexerOutput_DP[25]_i_2_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [25]),
        .I2(\MultiplexerOutput_DP[31]_i_3_n_0 ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [25]),
        .I4(\MultiplexerOutput_DP[31]_i_4_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_5_n_0 ),
        .O(\MultiplexerOutput_DP_reg[31] [25]));
  LUT4 #(
    .INIT(16'hF888)) 
    \MultiplexerOutput_DP[25]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [25]),
        .I1(\MultiplexerOutput_DP[31]_i_6_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [25]),
        .I3(\MultiplexerOutput_DP[31]_i_7_n_0 ),
        .O(\MultiplexerOutput_DP[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \MultiplexerOutput_DP[26]_i_1 
       (.I0(\MultiplexerOutput_DP[26]_i_2_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [26]),
        .I2(\MultiplexerOutput_DP[31]_i_3_n_0 ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [26]),
        .I4(\MultiplexerOutput_DP[31]_i_4_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_5_n_0 ),
        .O(\MultiplexerOutput_DP_reg[31] [26]));
  LUT4 #(
    .INIT(16'hF888)) 
    \MultiplexerOutput_DP[26]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [26]),
        .I1(\MultiplexerOutput_DP[31]_i_6_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [26]),
        .I3(\MultiplexerOutput_DP[31]_i_7_n_0 ),
        .O(\MultiplexerOutput_DP[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \MultiplexerOutput_DP[27]_i_1 
       (.I0(\MultiplexerOutput_DP[27]_i_2_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [27]),
        .I2(\MultiplexerOutput_DP[31]_i_3_n_0 ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [27]),
        .I4(\MultiplexerOutput_DP[31]_i_4_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_5_n_0 ),
        .O(\MultiplexerOutput_DP_reg[31] [27]));
  LUT4 #(
    .INIT(16'hF888)) 
    \MultiplexerOutput_DP[27]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [27]),
        .I1(\MultiplexerOutput_DP[31]_i_6_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [27]),
        .I3(\MultiplexerOutput_DP[31]_i_7_n_0 ),
        .O(\MultiplexerOutput_DP[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \MultiplexerOutput_DP[28]_i_1 
       (.I0(\MultiplexerOutput_DP[28]_i_2_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [28]),
        .I2(\MultiplexerOutput_DP[31]_i_3_n_0 ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [28]),
        .I4(\MultiplexerOutput_DP[31]_i_4_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_5_n_0 ),
        .O(\MultiplexerOutput_DP_reg[31] [28]));
  LUT4 #(
    .INIT(16'hF888)) 
    \MultiplexerOutput_DP[28]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [28]),
        .I1(\MultiplexerOutput_DP[31]_i_6_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [28]),
        .I3(\MultiplexerOutput_DP[31]_i_7_n_0 ),
        .O(\MultiplexerOutput_DP[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \MultiplexerOutput_DP[29]_i_1 
       (.I0(\MultiplexerOutput_DP[29]_i_2_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [29]),
        .I2(\MultiplexerOutput_DP[31]_i_3_n_0 ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [29]),
        .I4(\MultiplexerOutput_DP[31]_i_4_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_5_n_0 ),
        .O(\MultiplexerOutput_DP_reg[31] [29]));
  LUT4 #(
    .INIT(16'hF888)) 
    \MultiplexerOutput_DP[29]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [29]),
        .I1(\MultiplexerOutput_DP[31]_i_6_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [29]),
        .I3(\MultiplexerOutput_DP[31]_i_7_n_0 ),
        .O(\MultiplexerOutput_DP[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \MultiplexerOutput_DP[2]_i_1 
       (.I0(\MultiplexerOutput_DP[7]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[2]_i_2_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [34]),
        .I3(\MultiplexerOutput_DP[7]_i_4_n_0 ),
        .I4(\MultiplexerOutput_DP[2]_i_3_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_5_n_0 ),
        .O(\MultiplexerOutput_DP_reg[31] [2]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \MultiplexerOutput_DP[2]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [34]),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [34]),
        .I2(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [2]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [2]),
        .O(\MultiplexerOutput_DP[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2A0A220228082000)) 
    \MultiplexerOutput_DP[2]_i_3 
       (.I0(\MultiplexerOutput_DP[7]_i_6_n_0 ),
        .I1(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I2(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [34]),
        .I4(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [2]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [2]),
        .O(\MultiplexerOutput_DP[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \MultiplexerOutput_DP[30]_i_1 
       (.I0(\MultiplexerOutput_DP[30]_i_2_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [30]),
        .I2(\MultiplexerOutput_DP[31]_i_3_n_0 ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [30]),
        .I4(\MultiplexerOutput_DP[31]_i_4_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_5_n_0 ),
        .O(\MultiplexerOutput_DP_reg[31] [30]));
  LUT4 #(
    .INIT(16'hF888)) 
    \MultiplexerOutput_DP[30]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [30]),
        .I1(\MultiplexerOutput_DP[31]_i_6_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [30]),
        .I3(\MultiplexerOutput_DP[31]_i_7_n_0 ),
        .O(\MultiplexerOutput_DP[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \MultiplexerOutput_DP[31]_i_1 
       (.I0(\MultiplexerOutput_DP[31]_i_2_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [31]),
        .I2(\MultiplexerOutput_DP[31]_i_3_n_0 ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [31]),
        .I4(\MultiplexerOutput_DP[31]_i_4_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_5_n_0 ),
        .O(\MultiplexerOutput_DP_reg[31] [31]));
  LUT4 #(
    .INIT(16'hF888)) 
    \MultiplexerOutput_DP[31]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [31]),
        .I1(\MultiplexerOutput_DP[31]_i_6_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [31]),
        .I3(\MultiplexerOutput_DP[31]_i_7_n_0 ),
        .O(\MultiplexerOutput_DP[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \MultiplexerOutput_DP[31]_i_3 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I3(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I4(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .O(\MultiplexerOutput_DP[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \MultiplexerOutput_DP[31]_i_4 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I3(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I4(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .O(\MultiplexerOutput_DP[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \MultiplexerOutput_DP[31]_i_5 
       (.I0(ConfigParamAddress_D[5]),
        .I1(ConfigParamAddress_D[6]),
        .I2(ConfigParamAddress_D[7]),
        .O(\MultiplexerOutput_DP[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \MultiplexerOutput_DP[31]_i_6 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I4(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .O(\MultiplexerOutput_DP[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \MultiplexerOutput_DP[31]_i_7 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I4(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .O(\MultiplexerOutput_DP[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \MultiplexerOutput_DP[3]_i_1 
       (.I0(\MultiplexerOutput_DP[7]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[3]_i_2_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [35]),
        .I3(\MultiplexerOutput_DP[7]_i_4_n_0 ),
        .I4(\MultiplexerOutput_DP[3]_i_3_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_5_n_0 ),
        .O(\MultiplexerOutput_DP_reg[31] [3]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \MultiplexerOutput_DP[3]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [35]),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [35]),
        .I2(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [3]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [3]),
        .O(\MultiplexerOutput_DP[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2A0A220228082000)) 
    \MultiplexerOutput_DP[3]_i_3 
       (.I0(\MultiplexerOutput_DP[7]_i_6_n_0 ),
        .I1(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I2(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [35]),
        .I4(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [3]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [3]),
        .O(\MultiplexerOutput_DP[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \MultiplexerOutput_DP[4]_i_1 
       (.I0(\MultiplexerOutput_DP[7]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[4]_i_2_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [36]),
        .I3(\MultiplexerOutput_DP[7]_i_4_n_0 ),
        .I4(\MultiplexerOutput_DP[4]_i_3_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_5_n_0 ),
        .O(\MultiplexerOutput_DP_reg[31] [4]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \MultiplexerOutput_DP[4]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [36]),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [36]),
        .I2(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [4]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [4]),
        .O(\MultiplexerOutput_DP[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2A0A220228082000)) 
    \MultiplexerOutput_DP[4]_i_3 
       (.I0(\MultiplexerOutput_DP[7]_i_6_n_0 ),
        .I1(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I2(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [36]),
        .I4(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [4]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [4]),
        .O(\MultiplexerOutput_DP[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \MultiplexerOutput_DP[5]_i_1 
       (.I0(\MultiplexerOutput_DP[7]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[5]_i_2_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [37]),
        .I3(\MultiplexerOutput_DP[7]_i_4_n_0 ),
        .I4(\MultiplexerOutput_DP[5]_i_3_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_5_n_0 ),
        .O(\MultiplexerOutput_DP_reg[31] [5]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \MultiplexerOutput_DP[5]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [37]),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [37]),
        .I2(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [5]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [5]),
        .O(\MultiplexerOutput_DP[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2A0A220228082000)) 
    \MultiplexerOutput_DP[5]_i_3 
       (.I0(\MultiplexerOutput_DP[7]_i_6_n_0 ),
        .I1(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I2(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [37]),
        .I4(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [5]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [5]),
        .O(\MultiplexerOutput_DP[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \MultiplexerOutput_DP[6]_i_1 
       (.I0(\MultiplexerOutput_DP[7]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[6]_i_2_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [38]),
        .I3(\MultiplexerOutput_DP[7]_i_4_n_0 ),
        .I4(\MultiplexerOutput_DP[6]_i_3_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_5_n_0 ),
        .O(\MultiplexerOutput_DP_reg[31] [6]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \MultiplexerOutput_DP[6]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [38]),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [38]),
        .I2(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [6]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [6]),
        .O(\MultiplexerOutput_DP[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2A0A220228082000)) 
    \MultiplexerOutput_DP[6]_i_3 
       (.I0(\MultiplexerOutput_DP[7]_i_6_n_0 ),
        .I1(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I2(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [38]),
        .I4(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [6]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [6]),
        .O(\MultiplexerOutput_DP[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \MultiplexerOutput_DP[7]_i_1 
       (.I0(\MultiplexerOutput_DP[7]_i_2_n_0 ),
        .I1(\MultiplexerOutput_DP[7]_i_3_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [39]),
        .I3(\MultiplexerOutput_DP[7]_i_4_n_0 ),
        .I4(\MultiplexerOutput_DP[7]_i_5_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_5_n_0 ),
        .O(\MultiplexerOutput_DP_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \MultiplexerOutput_DP[7]_i_2 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .O(\MultiplexerOutput_DP[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \MultiplexerOutput_DP[7]_i_3 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [39]),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [39]),
        .I2(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [7]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [7]),
        .O(\MultiplexerOutput_DP[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \MultiplexerOutput_DP[7]_i_4 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I1(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I3(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I4(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .O(\MultiplexerOutput_DP[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2A0A220228082000)) 
    \MultiplexerOutput_DP[7]_i_5 
       (.I0(\MultiplexerOutput_DP[7]_i_6_n_0 ),
        .I1(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I2(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [39]),
        .I4(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [7]),
        .I5(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [7]),
        .O(\MultiplexerOutput_DP[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \MultiplexerOutput_DP[7]_i_6 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .O(\MultiplexerOutput_DP[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \MultiplexerOutput_DP[8]_i_1 
       (.I0(\MultiplexerOutput_DP[8]_i_2_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [8]),
        .I2(\MultiplexerOutput_DP[31]_i_3_n_0 ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [8]),
        .I4(\MultiplexerOutput_DP[31]_i_4_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_5_n_0 ),
        .O(\MultiplexerOutput_DP_reg[31] [8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \MultiplexerOutput_DP[8]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [8]),
        .I1(\MultiplexerOutput_DP[31]_i_6_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [8]),
        .I3(\MultiplexerOutput_DP[31]_i_7_n_0 ),
        .O(\MultiplexerOutput_DP[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \MultiplexerOutput_DP[9]_i_1 
       (.I0(\MultiplexerOutput_DP[9]_i_2_n_0 ),
        .I1(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] [9]),
        .I2(\MultiplexerOutput_DP[31]_i_3_n_0 ),
        .I3(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] [9]),
        .I4(\MultiplexerOutput_DP[31]_i_4_n_0 ),
        .I5(\MultiplexerOutput_DP[31]_i_5_n_0 ),
        .O(\MultiplexerOutput_DP_reg[31] [9]));
  LUT4 #(
    .INIT(16'hF888)) 
    \MultiplexerOutput_DP[9]_i_2 
       (.I0(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] [9]),
        .I1(\MultiplexerOutput_DP[31]_i_6_n_0 ),
        .I2(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] [9]),
        .I3(\MultiplexerOutput_DP[31]_i_7_n_0 ),
        .O(\MultiplexerOutput_DP[9]_i_2_n_0 ));
  (* ORIG_CELL_NAME = "ParamAddressReg_DP_reg[0]" *) 
  FDPE \ParamAddressReg_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(ParamAddressReg_DN),
        .D(data2),
        .PRE(AR[4]),
        .Q(\MultiplexerConfigReg_DP_reg[Run_S] [0]));
  (* ORIG_CELL_NAME = "ParamAddressReg_DP_reg[0]" *) 
  FDPE \ParamAddressReg_DP_reg[0]_rep 
       (.C(LogicClk_CI),
        .CE(ParamAddressReg_DN),
        .D(data2),
        .PRE(SyncSignalSyncFF_S_reg_rep__14),
        .Q(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ));
  (* ORIG_CELL_NAME = "ParamAddressReg_DP_reg[1]" *) 
  FDPE \ParamAddressReg_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(ParamAddressReg_DN),
        .D(data3[0]),
        .PRE(AR[4]),
        .Q(\MultiplexerConfigReg_DP_reg[Run_S] [1]));
  (* ORIG_CELL_NAME = "ParamAddressReg_DP_reg[1]" *) 
  FDPE \ParamAddressReg_DP_reg[1]_rep 
       (.C(LogicClk_CI),
        .CE(ParamAddressReg_DN),
        .D(data3[0]),
        .PRE(SyncSignalSyncFF_S_reg_rep__14),
        .Q(\BiasConfigReg_DP_reg[ApsCas_D][0] ));
  FDPE \ParamAddressReg_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(ParamAddressReg_DN),
        .D(data3[1]),
        .PRE(AR[4]),
        .Q(\MultiplexerConfigReg_DP_reg[Run_S] [2]));
  FDPE \ParamAddressReg_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(ParamAddressReg_DN),
        .D(data3[2]),
        .PRE(AR[4]),
        .Q(\MultiplexerConfigReg_DP_reg[Run_S] [3]));
  FDPE \ParamAddressReg_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(ParamAddressReg_DN),
        .D(data3[3]),
        .PRE(AR[4]),
        .Q(\MultiplexerConfigReg_DP_reg[Run_S] [4]));
  FDPE \ParamAddressReg_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(ParamAddressReg_DN),
        .D(data3[4]),
        .PRE(AR[4]),
        .Q(ConfigParamAddress_D[5]));
  FDPE \ParamAddressReg_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(ParamAddressReg_DN),
        .D(data3[5]),
        .PRE(AR[4]),
        .Q(ConfigParamAddress_D[6]));
  FDPE \ParamAddressReg_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(ParamAddressReg_DN),
        .D(data3[6]),
        .PRE(AR[4]),
        .Q(ConfigParamAddress_D[7]));
  FDCE \ParamInput_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(spiBitCounter_n_35),
        .CLR(SyncSignalSyncFF_S_reg_rep__14),
        .D(data2),
        .Q(\BiasConfigReg_DP_reg[SSN_D][15] [0]));
  FDCE \ParamInput_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(spiBitCounter_n_34),
        .CLR(SyncSignalSyncFF_S_reg_rep__14),
        .D(data3[1]),
        .Q(\BiasConfigReg_DP_reg[SSN_D][15] [10]));
  FDCE \ParamInput_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(spiBitCounter_n_34),
        .CLR(SyncSignalSyncFF_S_reg_rep__14),
        .D(data3[2]),
        .Q(\BiasConfigReg_DP_reg[SSN_D][15] [11]));
  FDCE \ParamInput_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(spiBitCounter_n_34),
        .CLR(SyncSignalSyncFF_S_reg_rep__14),
        .D(data3[3]),
        .Q(\BiasConfigReg_DP_reg[SSN_D][15] [12]));
  FDCE \ParamInput_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(spiBitCounter_n_34),
        .CLR(SyncSignalSyncFF_S_reg_rep__14),
        .D(data3[4]),
        .Q(\BiasConfigReg_DP_reg[SSN_D][15] [13]));
  FDCE \ParamInput_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(spiBitCounter_n_34),
        .CLR(SyncSignalSyncFF_S_reg_rep__14),
        .D(data3[5]),
        .Q(\BiasConfigReg_DP_reg[SSN_D][15] [14]));
  FDCE \ParamInput_DP_reg[15] 
       (.C(LogicClk_CI),
        .CE(spiBitCounter_n_34),
        .CLR(AR[4]),
        .D(data3[6]),
        .Q(\BiasConfigReg_DP_reg[SSN_D][15] [15]));
  FDCE \ParamInput_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(spiBitCounter_n_35),
        .CLR(SyncSignalSyncFF_S_reg_rep__14),
        .D(data3[0]),
        .Q(\BiasConfigReg_DP_reg[SSN_D][15] [1]));
  FDCE \ParamInput_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(spiBitCounter_n_35),
        .CLR(SyncSignalSyncFF_S_reg_rep__14),
        .D(data3[1]),
        .Q(\BiasConfigReg_DP_reg[SSN_D][15] [2]));
  FDCE \ParamInput_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(spiBitCounter_n_35),
        .CLR(SyncSignalSyncFF_S_reg_rep__14),
        .D(data3[2]),
        .Q(\BiasConfigReg_DP_reg[SSN_D][15] [3]));
  FDCE \ParamInput_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(spiBitCounter_n_35),
        .CLR(SyncSignalSyncFF_S_reg_rep__14),
        .D(data3[3]),
        .Q(\BiasConfigReg_DP_reg[SSN_D][15] [4]));
  FDCE \ParamInput_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(spiBitCounter_n_35),
        .CLR(SyncSignalSyncFF_S_reg_rep__14),
        .D(data3[4]),
        .Q(\BiasConfigReg_DP_reg[SSN_D][15] [5]));
  FDCE \ParamInput_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(spiBitCounter_n_35),
        .CLR(SyncSignalSyncFF_S_reg_rep__14),
        .D(data3[5]),
        .Q(\BiasConfigReg_DP_reg[SSN_D][15] [6]));
  FDCE \ParamInput_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(spiBitCounter_n_35),
        .CLR(AR[4]),
        .D(data3[6]),
        .Q(\BiasConfigReg_DP_reg[SSN_D][15] [7]));
  FDCE \ParamInput_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(spiBitCounter_n_34),
        .CLR(SyncSignalSyncFF_S_reg_rep__14),
        .D(data2),
        .Q(\BiasConfigReg_DP_reg[SSN_D][15] [8]));
  FDCE \ParamInput_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(spiBitCounter_n_34),
        .CLR(SyncSignalSyncFF_S_reg_rep__14),
        .D(data3[0]),
        .Q(\BiasConfigReg_DP_reg[SSN_D][15] [9]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \ParamOutput_DP[0]_i_1 
       (.I0(ConfigModuleAddress_D[3]),
        .I1(ConfigModuleAddress_D[4]),
        .I2(ConfigModuleAddress_D[5]),
        .I3(ConfigModuleAddress_D[6]),
        .I4(\ParamOutput_DP[0]_i_2_n_0 ),
        .O(\ParamOutput_DP[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \ParamOutput_DP[0]_i_2 
       (.I0(ConfigModuleAddress_D[0]),
        .I1(ConfigModuleAddress_D[1]),
        .I2(\MultiplexerOutput_DP_reg[31]_0 [0]),
        .I3(\DVSAEROutput_DP_reg[31] [0]),
        .I4(ConfigModuleAddress_D[2]),
        .I5(\ParamOutput_DP[0]_i_3_n_0 ),
        .O(\ParamOutput_DP[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0AA0000CCAA00)) 
    \ParamOutput_DP[0]_i_3 
       (.I0(\SystemInfoOutput_DP_reg[6]_0 [0]),
        .I1(\BiasOutput_DP_reg[15]_0 [0]),
        .I2(\ChipOutput_DP_reg[3]_0 [0]),
        .I3(ConfigModuleAddress_D[1]),
        .I4(ConfigModuleAddress_D[0]),
        .I5(ConfigParamAddress_D[7]),
        .O(\ParamOutput_DP[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hAA80)) 
    \ParamOutput_DP[10]_i_1 
       (.I0(\ParamOutput_DP[31]_i_2_n_0 ),
        .I1(\ParamOutput_DP[15]_i_2_n_0 ),
        .I2(\BiasOutput_DP_reg[15]_0 [10]),
        .I3(\ParamOutput_DP[10]_i_2_n_0 ),
        .O(\ParamOutput_DP[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ParamOutput_DP[10]_i_2 
       (.I0(\DVSAEROutput_DP_reg[31] [10]),
        .I1(\MultiplexerOutput_DP_reg[31]_0 [10]),
        .I2(ConfigModuleAddress_D[2]),
        .I3(ConfigModuleAddress_D[1]),
        .I4(ConfigModuleAddress_D[0]),
        .O(\ParamOutput_DP[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAA80)) 
    \ParamOutput_DP[11]_i_1 
       (.I0(\ParamOutput_DP[31]_i_2_n_0 ),
        .I1(\ParamOutput_DP[15]_i_2_n_0 ),
        .I2(\BiasOutput_DP_reg[15]_0 [11]),
        .I3(\ParamOutput_DP[11]_i_2_n_0 ),
        .O(\ParamOutput_DP[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ParamOutput_DP[11]_i_2 
       (.I0(\DVSAEROutput_DP_reg[31] [11]),
        .I1(\MultiplexerOutput_DP_reg[31]_0 [11]),
        .I2(ConfigModuleAddress_D[2]),
        .I3(ConfigModuleAddress_D[1]),
        .I4(ConfigModuleAddress_D[0]),
        .O(\ParamOutput_DP[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAA80)) 
    \ParamOutput_DP[12]_i_1 
       (.I0(\ParamOutput_DP[31]_i_2_n_0 ),
        .I1(\ParamOutput_DP[15]_i_2_n_0 ),
        .I2(\BiasOutput_DP_reg[15]_0 [12]),
        .I3(\ParamOutput_DP[12]_i_2_n_0 ),
        .O(\ParamOutput_DP[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ParamOutput_DP[12]_i_2 
       (.I0(\DVSAEROutput_DP_reg[31] [12]),
        .I1(\MultiplexerOutput_DP_reg[31]_0 [12]),
        .I2(ConfigModuleAddress_D[2]),
        .I3(ConfigModuleAddress_D[1]),
        .I4(ConfigModuleAddress_D[0]),
        .O(\ParamOutput_DP[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAA80)) 
    \ParamOutput_DP[13]_i_1 
       (.I0(\ParamOutput_DP[31]_i_2_n_0 ),
        .I1(\ParamOutput_DP[15]_i_2_n_0 ),
        .I2(\BiasOutput_DP_reg[15]_0 [13]),
        .I3(\ParamOutput_DP[13]_i_2_n_0 ),
        .O(\ParamOutput_DP[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ParamOutput_DP[13]_i_2 
       (.I0(\DVSAEROutput_DP_reg[31] [13]),
        .I1(\MultiplexerOutput_DP_reg[31]_0 [13]),
        .I2(ConfigModuleAddress_D[2]),
        .I3(ConfigModuleAddress_D[1]),
        .I4(ConfigModuleAddress_D[0]),
        .O(\ParamOutput_DP[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAA80)) 
    \ParamOutput_DP[14]_i_1 
       (.I0(\ParamOutput_DP[31]_i_2_n_0 ),
        .I1(\ParamOutput_DP[15]_i_2_n_0 ),
        .I2(\BiasOutput_DP_reg[15]_0 [14]),
        .I3(\ParamOutput_DP[14]_i_2_n_0 ),
        .O(\ParamOutput_DP[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ParamOutput_DP[14]_i_2 
       (.I0(\DVSAEROutput_DP_reg[31] [14]),
        .I1(\MultiplexerOutput_DP_reg[31]_0 [14]),
        .I2(ConfigModuleAddress_D[2]),
        .I3(ConfigModuleAddress_D[1]),
        .I4(ConfigModuleAddress_D[0]),
        .O(\ParamOutput_DP[14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAA80)) 
    \ParamOutput_DP[15]_i_1 
       (.I0(\ParamOutput_DP[31]_i_2_n_0 ),
        .I1(\ParamOutput_DP[15]_i_2_n_0 ),
        .I2(\BiasOutput_DP_reg[15]_0 [15]),
        .I3(\ParamOutput_DP[15]_i_3_n_0 ),
        .O(\ParamOutput_DP[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \ParamOutput_DP[15]_i_2 
       (.I0(ConfigParamAddress_D[7]),
        .I1(ConfigModuleAddress_D[0]),
        .I2(ConfigModuleAddress_D[1]),
        .I3(ConfigModuleAddress_D[2]),
        .O(\ParamOutput_DP[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ParamOutput_DP[15]_i_3 
       (.I0(\DVSAEROutput_DP_reg[31] [15]),
        .I1(\MultiplexerOutput_DP_reg[31]_0 [15]),
        .I2(ConfigModuleAddress_D[2]),
        .I3(ConfigModuleAddress_D[1]),
        .I4(ConfigModuleAddress_D[0]),
        .O(\ParamOutput_DP[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000A0000000C0000)) 
    \ParamOutput_DP[16]_i_1 
       (.I0(\DVSAEROutput_DP_reg[31] [16]),
        .I1(\MultiplexerOutput_DP_reg[31]_0 [16]),
        .I2(ConfigModuleAddress_D[1]),
        .I3(ConfigModuleAddress_D[2]),
        .I4(\ParamOutput_DP[31]_i_2_n_0 ),
        .I5(ConfigModuleAddress_D[0]),
        .O(\ParamOutput_DP[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000A0000000C0000)) 
    \ParamOutput_DP[17]_i_1 
       (.I0(\DVSAEROutput_DP_reg[31] [17]),
        .I1(\MultiplexerOutput_DP_reg[31]_0 [17]),
        .I2(ConfigModuleAddress_D[1]),
        .I3(ConfigModuleAddress_D[2]),
        .I4(\ParamOutput_DP[31]_i_2_n_0 ),
        .I5(ConfigModuleAddress_D[0]),
        .O(\ParamOutput_DP[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000A0000000C0000)) 
    \ParamOutput_DP[18]_i_1 
       (.I0(\DVSAEROutput_DP_reg[31] [18]),
        .I1(\MultiplexerOutput_DP_reg[31]_0 [18]),
        .I2(ConfigModuleAddress_D[1]),
        .I3(ConfigModuleAddress_D[2]),
        .I4(\ParamOutput_DP[31]_i_2_n_0 ),
        .I5(ConfigModuleAddress_D[0]),
        .O(\ParamOutput_DP[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000A0000000C0000)) 
    \ParamOutput_DP[19]_i_1 
       (.I0(\DVSAEROutput_DP_reg[31] [19]),
        .I1(\MultiplexerOutput_DP_reg[31]_0 [19]),
        .I2(ConfigModuleAddress_D[1]),
        .I3(ConfigModuleAddress_D[2]),
        .I4(\ParamOutput_DP[31]_i_2_n_0 ),
        .I5(ConfigModuleAddress_D[0]),
        .O(\ParamOutput_DP[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ParamOutput_DP[1]_i_1 
       (.I0(ConfigModuleAddress_D[3]),
        .I1(ConfigModuleAddress_D[4]),
        .I2(ConfigModuleAddress_D[5]),
        .I3(ConfigModuleAddress_D[6]),
        .I4(\ParamOutput_DP[1]_i_2_n_0 ),
        .O(\ParamOutput_DP[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \ParamOutput_DP[1]_i_2 
       (.I0(ConfigModuleAddress_D[0]),
        .I1(ConfigModuleAddress_D[1]),
        .I2(\MultiplexerOutput_DP_reg[31]_0 [1]),
        .I3(\DVSAEROutput_DP_reg[31] [1]),
        .I4(ConfigModuleAddress_D[2]),
        .I5(\ParamOutput_DP[1]_i_3_n_0 ),
        .O(\ParamOutput_DP[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0AA0000CCAA00)) 
    \ParamOutput_DP[1]_i_3 
       (.I0(\SystemInfoOutput_DP_reg[6]_0 [1]),
        .I1(\BiasOutput_DP_reg[15]_0 [1]),
        .I2(\ChipOutput_DP_reg[3]_0 [1]),
        .I3(ConfigModuleAddress_D[1]),
        .I4(ConfigModuleAddress_D[0]),
        .I5(ConfigParamAddress_D[7]),
        .O(\ParamOutput_DP[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000A0000000C0000)) 
    \ParamOutput_DP[20]_i_1 
       (.I0(\DVSAEROutput_DP_reg[31] [20]),
        .I1(\MultiplexerOutput_DP_reg[31]_0 [20]),
        .I2(ConfigModuleAddress_D[1]),
        .I3(ConfigModuleAddress_D[2]),
        .I4(\ParamOutput_DP[31]_i_2_n_0 ),
        .I5(ConfigModuleAddress_D[0]),
        .O(\ParamOutput_DP[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000A0000000C0000)) 
    \ParamOutput_DP[21]_i_1 
       (.I0(\DVSAEROutput_DP_reg[31] [21]),
        .I1(\MultiplexerOutput_DP_reg[31]_0 [21]),
        .I2(ConfigModuleAddress_D[1]),
        .I3(ConfigModuleAddress_D[2]),
        .I4(\ParamOutput_DP[31]_i_2_n_0 ),
        .I5(ConfigModuleAddress_D[0]),
        .O(\ParamOutput_DP[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000A0000000C0000)) 
    \ParamOutput_DP[22]_i_1 
       (.I0(\DVSAEROutput_DP_reg[31] [22]),
        .I1(\MultiplexerOutput_DP_reg[31]_0 [22]),
        .I2(ConfigModuleAddress_D[1]),
        .I3(ConfigModuleAddress_D[2]),
        .I4(\ParamOutput_DP[31]_i_2_n_0 ),
        .I5(ConfigModuleAddress_D[0]),
        .O(\ParamOutput_DP[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000A0000000C0000)) 
    \ParamOutput_DP[23]_i_1 
       (.I0(\DVSAEROutput_DP_reg[31] [23]),
        .I1(\MultiplexerOutput_DP_reg[31]_0 [23]),
        .I2(ConfigModuleAddress_D[1]),
        .I3(ConfigModuleAddress_D[2]),
        .I4(\ParamOutput_DP[31]_i_2_n_0 ),
        .I5(ConfigModuleAddress_D[0]),
        .O(\ParamOutput_DP[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000A0000000C0000)) 
    \ParamOutput_DP[24]_i_1 
       (.I0(\DVSAEROutput_DP_reg[31] [24]),
        .I1(\MultiplexerOutput_DP_reg[31]_0 [24]),
        .I2(ConfigModuleAddress_D[1]),
        .I3(ConfigModuleAddress_D[2]),
        .I4(\ParamOutput_DP[31]_i_2_n_0 ),
        .I5(ConfigModuleAddress_D[0]),
        .O(\ParamOutput_DP[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000A0000000C0000)) 
    \ParamOutput_DP[25]_i_1 
       (.I0(\DVSAEROutput_DP_reg[31] [25]),
        .I1(\MultiplexerOutput_DP_reg[31]_0 [25]),
        .I2(ConfigModuleAddress_D[1]),
        .I3(ConfigModuleAddress_D[2]),
        .I4(\ParamOutput_DP[31]_i_2_n_0 ),
        .I5(ConfigModuleAddress_D[0]),
        .O(\ParamOutput_DP[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000A0000000C0000)) 
    \ParamOutput_DP[26]_i_1 
       (.I0(\DVSAEROutput_DP_reg[31] [26]),
        .I1(\MultiplexerOutput_DP_reg[31]_0 [26]),
        .I2(ConfigModuleAddress_D[1]),
        .I3(ConfigModuleAddress_D[2]),
        .I4(\ParamOutput_DP[31]_i_2_n_0 ),
        .I5(ConfigModuleAddress_D[0]),
        .O(\ParamOutput_DP[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000A0000000C0000)) 
    \ParamOutput_DP[27]_i_1 
       (.I0(\DVSAEROutput_DP_reg[31] [27]),
        .I1(\MultiplexerOutput_DP_reg[31]_0 [27]),
        .I2(ConfigModuleAddress_D[1]),
        .I3(ConfigModuleAddress_D[2]),
        .I4(\ParamOutput_DP[31]_i_2_n_0 ),
        .I5(ConfigModuleAddress_D[0]),
        .O(\ParamOutput_DP[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000A0000000C0000)) 
    \ParamOutput_DP[28]_i_1 
       (.I0(\DVSAEROutput_DP_reg[31] [28]),
        .I1(\MultiplexerOutput_DP_reg[31]_0 [28]),
        .I2(ConfigModuleAddress_D[1]),
        .I3(ConfigModuleAddress_D[2]),
        .I4(\ParamOutput_DP[31]_i_2_n_0 ),
        .I5(ConfigModuleAddress_D[0]),
        .O(\ParamOutput_DP[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000A0000000C0000)) 
    \ParamOutput_DP[29]_i_1 
       (.I0(\DVSAEROutput_DP_reg[31] [29]),
        .I1(\MultiplexerOutput_DP_reg[31]_0 [29]),
        .I2(ConfigModuleAddress_D[1]),
        .I3(ConfigModuleAddress_D[2]),
        .I4(\ParamOutput_DP[31]_i_2_n_0 ),
        .I5(ConfigModuleAddress_D[0]),
        .O(\ParamOutput_DP[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ParamOutput_DP[2]_i_1 
       (.I0(ConfigModuleAddress_D[3]),
        .I1(ConfigModuleAddress_D[4]),
        .I2(ConfigModuleAddress_D[5]),
        .I3(ConfigModuleAddress_D[6]),
        .I4(\ParamOutput_DP[2]_i_2_n_0 ),
        .O(\ParamOutput_DP[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \ParamOutput_DP[2]_i_2 
       (.I0(ConfigModuleAddress_D[0]),
        .I1(ConfigModuleAddress_D[1]),
        .I2(\MultiplexerOutput_DP_reg[31]_0 [2]),
        .I3(\DVSAEROutput_DP_reg[31] [2]),
        .I4(ConfigModuleAddress_D[2]),
        .I5(\ParamOutput_DP[2]_i_3_n_0 ),
        .O(\ParamOutput_DP[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0AA0000CCAA00)) 
    \ParamOutput_DP[2]_i_3 
       (.I0(\SystemInfoOutput_DP_reg[6]_0 [2]),
        .I1(\BiasOutput_DP_reg[15]_0 [2]),
        .I2(\ChipOutput_DP_reg[3]_0 [2]),
        .I3(ConfigModuleAddress_D[1]),
        .I4(ConfigModuleAddress_D[0]),
        .I5(ConfigParamAddress_D[7]),
        .O(\ParamOutput_DP[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000A0000000C0000)) 
    \ParamOutput_DP[30]_i_1 
       (.I0(\DVSAEROutput_DP_reg[31] [30]),
        .I1(\MultiplexerOutput_DP_reg[31]_0 [30]),
        .I2(ConfigModuleAddress_D[1]),
        .I3(ConfigModuleAddress_D[2]),
        .I4(\ParamOutput_DP[31]_i_2_n_0 ),
        .I5(ConfigModuleAddress_D[0]),
        .O(\ParamOutput_DP[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000A0000000C0000)) 
    \ParamOutput_DP[31]_i_1 
       (.I0(\DVSAEROutput_DP_reg[31] [31]),
        .I1(\MultiplexerOutput_DP_reg[31]_0 [31]),
        .I2(ConfigModuleAddress_D[1]),
        .I3(ConfigModuleAddress_D[2]),
        .I4(\ParamOutput_DP[31]_i_2_n_0 ),
        .I5(ConfigModuleAddress_D[0]),
        .O(\ParamOutput_DP[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ParamOutput_DP[31]_i_2 
       (.I0(ConfigModuleAddress_D[6]),
        .I1(ConfigModuleAddress_D[5]),
        .I2(ConfigModuleAddress_D[4]),
        .I3(ConfigModuleAddress_D[3]),
        .O(\ParamOutput_DP[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ParamOutput_DP[3]_i_1 
       (.I0(ConfigModuleAddress_D[3]),
        .I1(ConfigModuleAddress_D[4]),
        .I2(ConfigModuleAddress_D[5]),
        .I3(ConfigModuleAddress_D[6]),
        .I4(\ParamOutput_DP[3]_i_2_n_0 ),
        .O(\ParamOutput_DP[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \ParamOutput_DP[3]_i_2 
       (.I0(ConfigModuleAddress_D[0]),
        .I1(ConfigModuleAddress_D[1]),
        .I2(\MultiplexerOutput_DP_reg[31]_0 [3]),
        .I3(\DVSAEROutput_DP_reg[31] [3]),
        .I4(ConfigModuleAddress_D[2]),
        .I5(\ParamOutput_DP[3]_i_3_n_0 ),
        .O(\ParamOutput_DP[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0AA0000CCAA00)) 
    \ParamOutput_DP[3]_i_3 
       (.I0(\SystemInfoOutput_DP_reg[6]_0 [3]),
        .I1(\BiasOutput_DP_reg[15]_0 [3]),
        .I2(\ChipOutput_DP_reg[3]_0 [3]),
        .I3(ConfigModuleAddress_D[1]),
        .I4(ConfigModuleAddress_D[0]),
        .I5(ConfigParamAddress_D[7]),
        .O(\ParamOutput_DP[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \ParamOutput_DP[4]_i_1 
       (.I0(\ParamOutput_DP[31]_i_2_n_0 ),
        .I1(\ParamOutput_DP[4]_i_2_n_0 ),
        .I2(\BiasOutput_DP_reg[15]_0 [4]),
        .I3(\ParamOutput_DP[15]_i_2_n_0 ),
        .I4(\DVSAEROutput_DP_reg[31] [4]),
        .I5(\ParamOutput_DP[6]_i_3_n_0 ),
        .O(\ParamOutput_DP[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000A00C)) 
    \ParamOutput_DP[4]_i_2 
       (.I0(\SystemInfoOutput_DP_reg[6]_0 [4]),
        .I1(\MultiplexerOutput_DP_reg[31]_0 [4]),
        .I2(ConfigModuleAddress_D[2]),
        .I3(ConfigModuleAddress_D[1]),
        .I4(ConfigModuleAddress_D[0]),
        .O(\ParamOutput_DP[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \ParamOutput_DP[5]_i_1 
       (.I0(\ParamOutput_DP[31]_i_2_n_0 ),
        .I1(\ParamOutput_DP[5]_i_2_n_0 ),
        .I2(\BiasOutput_DP_reg[15]_0 [5]),
        .I3(\ParamOutput_DP[15]_i_2_n_0 ),
        .I4(\DVSAEROutput_DP_reg[31] [5]),
        .I5(\ParamOutput_DP[6]_i_3_n_0 ),
        .O(\ParamOutput_DP[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000A00C)) 
    \ParamOutput_DP[5]_i_2 
       (.I0(\SystemInfoOutput_DP_reg[6]_0 [5]),
        .I1(\MultiplexerOutput_DP_reg[31]_0 [5]),
        .I2(ConfigModuleAddress_D[2]),
        .I3(ConfigModuleAddress_D[1]),
        .I4(ConfigModuleAddress_D[0]),
        .O(\ParamOutput_DP[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \ParamOutput_DP[6]_i_1 
       (.I0(\ParamOutput_DP[31]_i_2_n_0 ),
        .I1(\ParamOutput_DP[6]_i_2_n_0 ),
        .I2(\BiasOutput_DP_reg[15]_0 [6]),
        .I3(\ParamOutput_DP[15]_i_2_n_0 ),
        .I4(\DVSAEROutput_DP_reg[31] [6]),
        .I5(\ParamOutput_DP[6]_i_3_n_0 ),
        .O(\ParamOutput_DP[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000A00C)) 
    \ParamOutput_DP[6]_i_2 
       (.I0(\SystemInfoOutput_DP_reg[6]_0 [6]),
        .I1(\MultiplexerOutput_DP_reg[31]_0 [6]),
        .I2(ConfigModuleAddress_D[2]),
        .I3(ConfigModuleAddress_D[1]),
        .I4(ConfigModuleAddress_D[0]),
        .O(\ParamOutput_DP[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \ParamOutput_DP[6]_i_3 
       (.I0(ConfigModuleAddress_D[2]),
        .I1(ConfigModuleAddress_D[1]),
        .I2(ConfigModuleAddress_D[0]),
        .O(\ParamOutput_DP[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hAA80)) 
    \ParamOutput_DP[7]_i_1 
       (.I0(\ParamOutput_DP[31]_i_2_n_0 ),
        .I1(\ParamOutput_DP[15]_i_2_n_0 ),
        .I2(\BiasOutput_DP_reg[15]_0 [7]),
        .I3(\ParamOutput_DP[7]_i_2_n_0 ),
        .O(\ParamOutput_DP[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ParamOutput_DP[7]_i_2 
       (.I0(\DVSAEROutput_DP_reg[31] [7]),
        .I1(\MultiplexerOutput_DP_reg[31]_0 [7]),
        .I2(ConfigModuleAddress_D[2]),
        .I3(ConfigModuleAddress_D[1]),
        .I4(ConfigModuleAddress_D[0]),
        .O(\ParamOutput_DP[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAA80)) 
    \ParamOutput_DP[8]_i_1 
       (.I0(\ParamOutput_DP[31]_i_2_n_0 ),
        .I1(\ParamOutput_DP[15]_i_2_n_0 ),
        .I2(\BiasOutput_DP_reg[15]_0 [8]),
        .I3(\ParamOutput_DP[8]_i_2_n_0 ),
        .O(\ParamOutput_DP[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ParamOutput_DP[8]_i_2 
       (.I0(\DVSAEROutput_DP_reg[31] [8]),
        .I1(\MultiplexerOutput_DP_reg[31]_0 [8]),
        .I2(ConfigModuleAddress_D[2]),
        .I3(ConfigModuleAddress_D[1]),
        .I4(ConfigModuleAddress_D[0]),
        .O(\ParamOutput_DP[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAA80)) 
    \ParamOutput_DP[9]_i_1 
       (.I0(\ParamOutput_DP[31]_i_2_n_0 ),
        .I1(\ParamOutput_DP[15]_i_2_n_0 ),
        .I2(\BiasOutput_DP_reg[15]_0 [9]),
        .I3(\ParamOutput_DP[9]_i_2_n_0 ),
        .O(\ParamOutput_DP[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ParamOutput_DP[9]_i_2 
       (.I0(\DVSAEROutput_DP_reg[31] [9]),
        .I1(\MultiplexerOutput_DP_reg[31]_0 [9]),
        .I2(ConfigModuleAddress_D[2]),
        .I3(ConfigModuleAddress_D[1]),
        .I4(ConfigModuleAddress_D[0]),
        .O(\ParamOutput_DP[9]_i_2_n_0 ));
  FDCE \ParamOutput_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(\ParamOutput_DP[0]_i_1_n_0 ),
        .Q(ParamOutput_DP[0]));
  FDCE \ParamOutput_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(\ParamOutput_DP[10]_i_1_n_0 ),
        .Q(ParamOutput_DP[10]));
  FDCE \ParamOutput_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(\ParamOutput_DP[11]_i_1_n_0 ),
        .Q(ParamOutput_DP[11]));
  FDCE \ParamOutput_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ParamOutput_DP[12]_i_1_n_0 ),
        .Q(ParamOutput_DP[12]));
  FDCE \ParamOutput_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ParamOutput_DP[13]_i_1_n_0 ),
        .Q(ParamOutput_DP[13]));
  FDCE \ParamOutput_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ParamOutput_DP[14]_i_1_n_0 ),
        .Q(ParamOutput_DP[14]));
  FDCE \ParamOutput_DP_reg[15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(\ParamOutput_DP[15]_i_1_n_0 ),
        .Q(ParamOutput_DP[15]));
  FDCE \ParamOutput_DP_reg[16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(\ParamOutput_DP[16]_i_1_n_0 ),
        .Q(ParamOutput_DP[16]));
  FDCE \ParamOutput_DP_reg[17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(\ParamOutput_DP[17]_i_1_n_0 ),
        .Q(ParamOutput_DP[17]));
  FDCE \ParamOutput_DP_reg[18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(\ParamOutput_DP[18]_i_1_n_0 ),
        .Q(ParamOutput_DP[18]));
  FDCE \ParamOutput_DP_reg[19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(\ParamOutput_DP[19]_i_1_n_0 ),
        .Q(ParamOutput_DP[19]));
  FDCE \ParamOutput_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(\ParamOutput_DP[1]_i_1_n_0 ),
        .Q(ParamOutput_DP[1]));
  FDCE \ParamOutput_DP_reg[20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(\ParamOutput_DP[20]_i_1_n_0 ),
        .Q(ParamOutput_DP[20]));
  FDCE \ParamOutput_DP_reg[21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(\ParamOutput_DP[21]_i_1_n_0 ),
        .Q(ParamOutput_DP[21]));
  FDCE \ParamOutput_DP_reg[22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(\ParamOutput_DP[22]_i_1_n_0 ),
        .Q(ParamOutput_DP[22]));
  FDCE \ParamOutput_DP_reg[23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[2]),
        .D(\ParamOutput_DP[23]_i_1_n_0 ),
        .Q(ParamOutput_DP[23]));
  FDCE \ParamOutput_DP_reg[24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[3]),
        .D(\ParamOutput_DP[24]_i_1_n_0 ),
        .Q(ParamOutput_DP[24]));
  FDCE \ParamOutput_DP_reg[25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[3]),
        .D(\ParamOutput_DP[25]_i_1_n_0 ),
        .Q(ParamOutput_DP[25]));
  FDCE \ParamOutput_DP_reg[26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[3]),
        .D(\ParamOutput_DP[26]_i_1_n_0 ),
        .Q(ParamOutput_DP[26]));
  FDCE \ParamOutput_DP_reg[27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[3]),
        .D(\ParamOutput_DP[27]_i_1_n_0 ),
        .Q(ParamOutput_DP[27]));
  FDCE \ParamOutput_DP_reg[28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[3]),
        .D(\ParamOutput_DP[28]_i_1_n_0 ),
        .Q(ParamOutput_DP[28]));
  FDCE \ParamOutput_DP_reg[29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[3]),
        .D(\ParamOutput_DP[29]_i_1_n_0 ),
        .Q(ParamOutput_DP[29]));
  FDCE \ParamOutput_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(\ParamOutput_DP[2]_i_1_n_0 ),
        .Q(ParamOutput_DP[2]));
  FDCE \ParamOutput_DP_reg[30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[3]),
        .D(\ParamOutput_DP[30]_i_1_n_0 ),
        .Q(ParamOutput_DP[30]));
  FDCE \ParamOutput_DP_reg[31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[3]),
        .D(\ParamOutput_DP[31]_i_1_n_0 ),
        .Q(ParamOutput_DP[31]));
  FDCE \ParamOutput_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(\ParamOutput_DP[3]_i_1_n_0 ),
        .Q(ParamOutput_DP[3]));
  FDCE \ParamOutput_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(\ParamOutput_DP[4]_i_1_n_0 ),
        .Q(ParamOutput_DP[4]));
  FDCE \ParamOutput_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(\ParamOutput_DP[5]_i_1_n_0 ),
        .Q(ParamOutput_DP[5]));
  FDCE \ParamOutput_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(\ParamOutput_DP[6]_i_1_n_0 ),
        .Q(ParamOutput_DP[6]));
  FDCE \ParamOutput_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(\ParamOutput_DP[7]_i_1_n_0 ),
        .Q(ParamOutput_DP[7]));
  FDCE \ParamOutput_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(\ParamOutput_DP[8]_i_1_n_0 ),
        .Q(ParamOutput_DP[8]));
  FDCE \ParamOutput_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(\ParamOutput_DP[9]_i_1_n_0 ),
        .Q(ParamOutput_DP[9]));
  FDCE ReadOperationReg_SP_reg
       (.C(LogicClk_CI),
        .CE(ReadOperationReg_SN),
        .CLR(AR[4]),
        .D(data3[6]),
        .Q(ReadOperationReg_SP));
  FDCE SPIClockEdgeDetectorReg_S_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[4]),
        .D(SPIClockSync_C),
        .Q(SPIClockEdgeDetectorReg_S));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h6)) 
    SPIMISO_DZO_i_3
       (.I0(State_DP),
        .I1(\ShiftReg_DP_reg[0] ),
        .O(SPIMISOReg_DZ0));
  FDRE SPIMISO_DZO_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SPIMISOReg_DZ),
        .Q(SPIMISO_DZO),
        .R(1'b0));
  FDPE SPISlaveSelectEdgeDetectorReg_S_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(SPISlaveSelectSync_SB),
        .PRE(AR[4]),
        .Q(SPISlaveSelectEdgeDetectorReg_S));
  (* FSM_ENCODED_STATES = "stidle:00,stinput:01,stinputlatch:11,stoutput:10" *) 
  FDCE \State_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[4]),
        .D(spiBitCounter_n_37),
        .Q(\ShiftReg_DP_reg[0] ));
  (* FSM_ENCODED_STATES = "stidle:00,stinput:01,stinputlatch:11,stoutput:10" *) 
  FDCE \State_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[4]),
        .D(spiBitCounter_n_36),
        .Q(State_DP));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h00000062)) 
    \SystemInfoOutput_DP[0]_i_1 
       (.I0(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I1(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I2(Output_SO),
        .I3(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I4(\SystemInfoOutput_DP[6]_i_2_n_0 ),
        .O(\SystemInfoOutput_DP_reg[6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \SystemInfoOutput_DP[1]_i_1 
       (.I0(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I1(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I2(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I3(\SystemInfoOutput_DP[6]_i_2_n_0 ),
        .O(\SystemInfoOutput_DP_reg[6] [1]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h0034)) 
    \SystemInfoOutput_DP[2]_i_1 
       (.I0(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I2(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I3(\SystemInfoOutput_DP[6]_i_2_n_0 ),
        .O(\SystemInfoOutput_DP_reg[6] [2]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \SystemInfoOutput_DP[3]_i_1 
       (.I0(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I1(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\SystemInfoOutput_DP[6]_i_2_n_0 ),
        .O(\SystemInfoOutput_DP_reg[6] [3]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \SystemInfoOutput_DP[4]_i_1 
       (.I0(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I1(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I2(\SystemInfoOutput_DP[6]_i_2_n_0 ),
        .O(\SystemInfoOutput_DP_reg[6] [4]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h0024)) 
    \SystemInfoOutput_DP[5]_i_1 
       (.I0(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I2(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I3(\SystemInfoOutput_DP[6]_i_2_n_0 ),
        .O(\SystemInfoOutput_DP_reg[6] [5]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \SystemInfoOutput_DP[6]_i_1 
       (.I0(\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] ),
        .I1(\BiasConfigReg_DP_reg[ApsCas_D][0] ),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [2]),
        .I3(\SystemInfoOutput_DP[6]_i_2_n_0 ),
        .O(\SystemInfoOutput_DP_reg[6] [6]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \SystemInfoOutput_DP[6]_i_2 
       (.I0(ConfigParamAddress_D[7]),
        .I1(\MultiplexerConfigReg_DP_reg[Run_S] [4]),
        .I2(\MultiplexerConfigReg_DP_reg[Run_S] [3]),
        .I3(ConfigParamAddress_D[6]),
        .I4(ConfigParamAddress_D[5]),
        .O(\SystemInfoOutput_DP[6]_i_2_n_0 ));
  brd_testAERDVSSM_0_0_Counter__parameterized0 spiBitCounter
       (.AR(AR[4]),
        .D(ShiftReg_DN),
        .E(ReadOperationReg_SN),
        .LogicClk_CI(LogicClk_CI),
        .\ParamAddressReg_DP_reg[0]_rep (ParamAddressReg_DN),
        .\ParamInput_DP_reg[15] ({spiBitCounter_n_34,spiBitCounter_n_35}),
        .Q(ParamOutput_DP),
        .ReadOperationReg_SP(ReadOperationReg_SP),
        .SPIClockEdgeDetectorReg_S_reg(SPIClockEdgeDetectorReg_S),
        .SPIClockSync_C(SPIClockSync_C),
        .SPISlaveSelectEdgeDetectorReg_S(SPISlaveSelectEdgeDetectorReg_S),
        .SPISlaveSelectSync_SB(SPISlaveSelectSync_SB),
        .\ShiftReg_DP_reg[30] (data4),
        .State_DP(State_DP),
        .\State_DP_reg[0] (spiBitCounter_n_37),
        .\State_DP_reg[0]_0 (\ShiftReg_DP_reg[0] ),
        .\State_DP_reg[1] (spiBitCounter_n_36));
  brd_testAERDVSSM_0_0_ShiftRegister spiInputShiftRegister
       (.AR(AR[4]),
        .LogicClk_CI(LogicClk_CI),
        .Q({data3,data2}),
        .SPIClockEdgeDetectorReg_S_reg(SPIClockEdgeDetectorReg_S),
        .SPIClockSync_C(SPIClockSync_C),
        .SPISlaveSelectSync_SB(SPISlaveSelectSync_SB),
        .State_DP(State_DP),
        .\State_DP_reg[0] (\ShiftReg_DP_reg[0] ),
        .\State_DP_reg[0]_0 (\State_DP_reg[0]_0 ));
  brd_testAERDVSSM_0_0_ShiftRegister__parameterized0 spiOutputShiftRegister
       (.AR(AR),
        .D(ShiftReg_DN),
        .LogicClk_CI(LogicClk_CI),
        .Q(data4),
        .SPIClockEdgeDetectorReg_S_reg(SPIClockEdgeDetectorReg_S),
        .SPIClockSync_C(SPIClockSync_C),
        .SPIMISOReg_DZ(SPIMISOReg_DZ),
        .SPIMISOReg_DZ0(SPIMISOReg_DZ0),
        .SPISlaveSelectSync_SB(SPISlaveSelectSync_SB),
        .State_DP(State_DP),
        .\State_DP_reg[0] (\ShiftReg_DP_reg[0] ));
endmodule

(* ORIG_REF_NAME = "ShiftRegister" *) 
module brd_testAERDVSSM_0_0_ShiftRegister
   (Q,
    SPIClockEdgeDetectorReg_S_reg,
    SPIClockSync_C,
    SPISlaveSelectSync_SB,
    State_DP,
    \State_DP_reg[0] ,
    LogicClk_CI,
    AR,
    \State_DP_reg[0]_0 );
  output [7:0]Q;
  input SPIClockEdgeDetectorReg_S_reg;
  input SPIClockSync_C;
  input SPISlaveSelectSync_SB;
  input [0:0]State_DP;
  input \State_DP_reg[0] ;
  input LogicClk_CI;
  input [0:0]AR;
  input [0:0]\State_DP_reg[0]_0 ;

  wire [0:0]AR;
  wire LogicClk_CI;
  wire [7:0]Q;
  wire SPIClockEdgeDetectorReg_S_reg;
  wire SPIClockSync_C;
  wire SPISlaveSelectSync_SB;
  wire [7:1]ShiftReg_DN;
  wire \ShiftReg_DP[7]_i_1_n_0 ;
  wire [0:0]State_DP;
  wire \State_DP_reg[0] ;
  wire [0:0]\State_DP_reg[0]_0 ;

  LUT5 #(
    .INIT(32'h00200000)) 
    \ShiftReg_DP[1]_i_1__0 
       (.I0(\State_DP_reg[0] ),
        .I1(SPIClockEdgeDetectorReg_S_reg),
        .I2(SPIClockSync_C),
        .I3(SPISlaveSelectSync_SB),
        .I4(Q[0]),
        .O(ShiftReg_DN[1]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \ShiftReg_DP[2]_i_1__0 
       (.I0(\State_DP_reg[0] ),
        .I1(SPIClockEdgeDetectorReg_S_reg),
        .I2(SPIClockSync_C),
        .I3(SPISlaveSelectSync_SB),
        .I4(Q[1]),
        .O(ShiftReg_DN[2]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \ShiftReg_DP[3]_i_1__0 
       (.I0(\State_DP_reg[0] ),
        .I1(SPIClockEdgeDetectorReg_S_reg),
        .I2(SPIClockSync_C),
        .I3(SPISlaveSelectSync_SB),
        .I4(Q[2]),
        .O(ShiftReg_DN[3]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \ShiftReg_DP[4]_i_1__0 
       (.I0(\State_DP_reg[0] ),
        .I1(SPIClockEdgeDetectorReg_S_reg),
        .I2(SPIClockSync_C),
        .I3(SPISlaveSelectSync_SB),
        .I4(Q[3]),
        .O(ShiftReg_DN[4]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \ShiftReg_DP[5]_i_1__0 
       (.I0(\State_DP_reg[0] ),
        .I1(SPIClockEdgeDetectorReg_S_reg),
        .I2(SPIClockSync_C),
        .I3(SPISlaveSelectSync_SB),
        .I4(Q[4]),
        .O(ShiftReg_DN[5]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \ShiftReg_DP[6]_i_1__0 
       (.I0(\State_DP_reg[0] ),
        .I1(SPIClockEdgeDetectorReg_S_reg),
        .I2(SPIClockSync_C),
        .I3(SPISlaveSelectSync_SB),
        .I4(Q[5]),
        .O(ShiftReg_DN[6]));
  LUT5 #(
    .INIT(32'h000400FF)) 
    \ShiftReg_DP[7]_i_1 
       (.I0(SPIClockEdgeDetectorReg_S_reg),
        .I1(SPIClockSync_C),
        .I2(SPISlaveSelectSync_SB),
        .I3(State_DP),
        .I4(\State_DP_reg[0] ),
        .O(\ShiftReg_DP[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \ShiftReg_DP[7]_i_2 
       (.I0(\State_DP_reg[0] ),
        .I1(SPIClockEdgeDetectorReg_S_reg),
        .I2(SPIClockSync_C),
        .I3(SPISlaveSelectSync_SB),
        .I4(Q[6]),
        .O(ShiftReg_DN[7]));
  FDCE \ShiftReg_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[7]_i_1_n_0 ),
        .CLR(AR),
        .D(\State_DP_reg[0]_0 ),
        .Q(Q[0]));
  FDCE \ShiftReg_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[7]_i_1_n_0 ),
        .CLR(AR),
        .D(ShiftReg_DN[1]),
        .Q(Q[1]));
  FDCE \ShiftReg_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[7]_i_1_n_0 ),
        .CLR(AR),
        .D(ShiftReg_DN[2]),
        .Q(Q[2]));
  FDCE \ShiftReg_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[7]_i_1_n_0 ),
        .CLR(AR),
        .D(ShiftReg_DN[3]),
        .Q(Q[3]));
  FDCE \ShiftReg_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[7]_i_1_n_0 ),
        .CLR(AR),
        .D(ShiftReg_DN[4]),
        .Q(Q[4]));
  FDCE \ShiftReg_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[7]_i_1_n_0 ),
        .CLR(AR),
        .D(ShiftReg_DN[5]),
        .Q(Q[5]));
  FDCE \ShiftReg_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[7]_i_1_n_0 ),
        .CLR(AR),
        .D(ShiftReg_DN[6]),
        .Q(Q[6]));
  FDCE \ShiftReg_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[7]_i_1_n_0 ),
        .CLR(AR),
        .D(ShiftReg_DN[7]),
        .Q(Q[7]));
endmodule

(* ORIG_REF_NAME = "ShiftRegister" *) 
module brd_testAERDVSSM_0_0_ShiftRegister_26
   (\ShiftReg_DP_reg[1]_0 ,
    \ShiftReg_DP_reg[2]_0 ,
    \ShiftReg_DP_reg[4]_0 ,
    \ShiftReg_DP_reg[0]_0 ,
    \ShiftReg_DP_reg[0]_1 ,
    Q,
    D,
    \FSM_onehot_State_DP_reg[35] ,
    \FSM_onehot_State_DP_reg[23] ,
    out,
    E,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    SyncSignalSyncFF_S_reg_rep__21);
  output \ShiftReg_DP_reg[1]_0 ;
  output \ShiftReg_DP_reg[2]_0 ;
  output \ShiftReg_DP_reg[4]_0 ;
  output \ShiftReg_DP_reg[0]_0 ;
  output \ShiftReg_DP_reg[0]_1 ;
  output [0:0]Q;
  input [0:0]D;
  input \FSM_onehot_State_DP_reg[35] ;
  input \FSM_onehot_State_DP_reg[23] ;
  input [26:0]out;
  input [0:0]E;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input [0:0]SyncSignalSyncFF_S_reg_rep__21;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_State_DP_reg[23] ;
  wire \FSM_onehot_State_DP_reg[35] ;
  wire LogicClk_CI;
  wire [0:0]Q;
  wire [7:1]ShiftReg_DN;
  wire \ShiftReg_DP[1]_i_2_n_0 ;
  wire \ShiftReg_DP[1]_i_3_n_0 ;
  wire \ShiftReg_DP[1]_i_5_n_0 ;
  wire \ShiftReg_DP[2]_i_3_n_0 ;
  wire \ShiftReg_DP[3]_i_2_n_0 ;
  wire \ShiftReg_DP_reg[0]_0 ;
  wire \ShiftReg_DP_reg[0]_1 ;
  wire \ShiftReg_DP_reg[1]_0 ;
  wire \ShiftReg_DP_reg[2]_0 ;
  wire \ShiftReg_DP_reg[4]_0 ;
  wire \ShiftReg_DP_reg_n_0_[0] ;
  wire \ShiftReg_DP_reg_n_0_[1] ;
  wire \ShiftReg_DP_reg_n_0_[2] ;
  wire \ShiftReg_DP_reg_n_0_[3] ;
  wire \ShiftReg_DP_reg_n_0_[4] ;
  wire \ShiftReg_DP_reg_n_0_[5] ;
  wire \ShiftReg_DP_reg_n_0_[6] ;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__21;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [26:0]out;

  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ShiftReg_DP[0]_i_2 
       (.I0(out[1]),
        .I1(out[19]),
        .I2(out[24]),
        .I3(out[7]),
        .I4(out[15]),
        .I5(out[3]),
        .O(\ShiftReg_DP_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ShiftReg_DP[0]_i_3 
       (.I0(out[9]),
        .I1(out[26]),
        .I2(out[17]),
        .I3(out[21]),
        .O(\ShiftReg_DP_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    \ShiftReg_DP[1]_i_1__1 
       (.I0(\ShiftReg_DP_reg_n_0_[0] ),
        .I1(\FSM_onehot_State_DP_reg[35] ),
        .I2(\ShiftReg_DP[1]_i_2_n_0 ),
        .I3(\ShiftReg_DP[1]_i_3_n_0 ),
        .I4(\ShiftReg_DP_reg[1]_0 ),
        .I5(\ShiftReg_DP[1]_i_5_n_0 ),
        .O(ShiftReg_DN[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ShiftReg_DP[1]_i_2 
       (.I0(out[8]),
        .I1(out[7]),
        .O(\ShiftReg_DP[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ShiftReg_DP[1]_i_3 
       (.I0(out[12]),
        .I1(out[11]),
        .O(\ShiftReg_DP[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ShiftReg_DP[1]_i_4 
       (.I0(out[3]),
        .I1(out[4]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\ShiftReg_DP_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ShiftReg_DP[1]_i_5 
       (.I0(out[24]),
        .I1(out[25]),
        .I2(out[16]),
        .I3(out[15]),
        .I4(out[20]),
        .I5(out[19]),
        .O(\ShiftReg_DP[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hBBB8)) 
    \ShiftReg_DP[2]_i_1__1 
       (.I0(\ShiftReg_DP_reg_n_0_[1] ),
        .I1(\FSM_onehot_State_DP_reg[35] ),
        .I2(\ShiftReg_DP_reg[2]_0 ),
        .I3(\ShiftReg_DP[2]_i_3_n_0 ),
        .O(ShiftReg_DN[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ShiftReg_DP[2]_i_2 
       (.I0(out[7]),
        .I1(out[8]),
        .I2(out[9]),
        .I3(out[10]),
        .O(\ShiftReg_DP_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ShiftReg_DP[2]_i_3 
       (.I0(out[17]),
        .I1(out[16]),
        .I2(out[18]),
        .I3(out[15]),
        .I4(out[0]),
        .I5(out[23]),
        .O(\ShiftReg_DP[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    \ShiftReg_DP[3]_i_1__1 
       (.I0(\ShiftReg_DP_reg_n_0_[2] ),
        .I1(\FSM_onehot_State_DP_reg[35] ),
        .I2(\ShiftReg_DP[3]_i_2_n_0 ),
        .I3(\FSM_onehot_State_DP_reg[23] ),
        .I4(out[22]),
        .I5(out[15]),
        .O(ShiftReg_DN[3]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ShiftReg_DP[3]_i_2 
       (.I0(out[3]),
        .I1(out[4]),
        .I2(out[5]),
        .I3(out[6]),
        .O(\ShiftReg_DP[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \ShiftReg_DP[4]_i_1__1 
       (.I0(\ShiftReg_DP_reg_n_0_[3] ),
        .I1(\FSM_onehot_State_DP_reg[35] ),
        .I2(\ShiftReg_DP_reg[4]_0 ),
        .O(ShiftReg_DN[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ShiftReg_DP[4]_i_2 
       (.I0(\ShiftReg_DP_reg[2]_0 ),
        .I1(\ShiftReg_DP[3]_i_2_n_0 ),
        .I2(out[14]),
        .I3(out[13]),
        .I4(out[12]),
        .I5(out[11]),
        .O(\ShiftReg_DP_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hBBBBBBB8)) 
    \ShiftReg_DP[5]_i_1__1 
       (.I0(\ShiftReg_DP_reg_n_0_[4] ),
        .I1(\FSM_onehot_State_DP_reg[35] ),
        .I2(out[2]),
        .I3(out[0]),
        .I4(out[1]),
        .O(ShiftReg_DN[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \ShiftReg_DP[6]_i_1__1 
       (.I0(\ShiftReg_DP_reg_n_0_[5] ),
        .I1(\FSM_onehot_State_DP_reg[35] ),
        .O(ShiftReg_DN[6]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ShiftReg_DP[7]_i_2__0 
       (.I0(\ShiftReg_DP_reg_n_0_[6] ),
        .I1(\FSM_onehot_State_DP_reg[35] ),
        .O(ShiftReg_DN[7]));
  FDCE \ShiftReg_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(D),
        .Q(\ShiftReg_DP_reg_n_0_[0] ));
  FDCE \ShiftReg_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ShiftReg_DN[1]),
        .Q(\ShiftReg_DP_reg_n_0_[1] ));
  FDCE \ShiftReg_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(ShiftReg_DN[2]),
        .Q(\ShiftReg_DP_reg_n_0_[2] ));
  FDCE \ShiftReg_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ShiftReg_DN[3]),
        .Q(\ShiftReg_DP_reg_n_0_[3] ));
  FDCE \ShiftReg_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(ShiftReg_DN[4]),
        .Q(\ShiftReg_DP_reg_n_0_[4] ));
  FDCE \ShiftReg_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ShiftReg_DN[5]),
        .Q(\ShiftReg_DP_reg_n_0_[5] ));
  FDCE \ShiftReg_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ShiftReg_DN[6]),
        .Q(\ShiftReg_DP_reg_n_0_[6] ));
  FDCE \ShiftReg_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(ShiftReg_DN[7]),
        .Q(Q));
endmodule

(* ORIG_REF_NAME = "ShiftRegister" *) 
module brd_testAERDVSSM_0_0_ShiftRegister__parameterized0
   (SPIMISOReg_DZ,
    Q,
    SPIMISOReg_DZ0,
    SPIClockEdgeDetectorReg_S_reg,
    SPIClockSync_C,
    SPISlaveSelectSync_SB,
    State_DP,
    \State_DP_reg[0] ,
    D,
    LogicClk_CI,
    AR);
  output SPIMISOReg_DZ;
  output [30:0]Q;
  input SPIMISOReg_DZ0;
  input SPIClockEdgeDetectorReg_S_reg;
  input SPIClockSync_C;
  input SPISlaveSelectSync_SB;
  input [0:0]State_DP;
  input \State_DP_reg[0] ;
  input [31:0]D;
  input LogicClk_CI;
  input [4:0]AR;

  wire [4:0]AR;
  wire [31:0]D;
  wire LogicClk_CI;
  wire [30:0]Q;
  wire SPIClockEdgeDetectorReg_S_reg;
  wire SPIClockSync_C;
  wire SPIMISOReg_DZ;
  wire SPIMISOReg_DZ0;
  wire SPIMISO_DZO_i_2_n_0;
  wire [31:31]SPIOutputContent_D;
  wire SPISlaveSelectSync_SB;
  wire \ShiftReg_DP[31]_i_1_n_0 ;
  wire [0:0]State_DP;
  wire \State_DP_reg[0] ;

  LUT2 #(
    .INIT(4'h8)) 
    SPIMISO_DZO_i_1
       (.I0(SPIMISO_DZO_i_2_n_0),
        .I1(SPIMISOReg_DZ0),
        .O(SPIMISOReg_DZ));
  LUT2 #(
    .INIT(4'h8)) 
    SPIMISO_DZO_i_2
       (.I0(State_DP),
        .I1(SPIOutputContent_D),
        .O(SPIMISO_DZO_i_2_n_0));
  LUT5 #(
    .INIT(32'h000002FF)) 
    \ShiftReg_DP[31]_i_1 
       (.I0(SPIClockEdgeDetectorReg_S_reg),
        .I1(SPIClockSync_C),
        .I2(SPISlaveSelectSync_SB),
        .I3(State_DP),
        .I4(\State_DP_reg[0] ),
        .O(\ShiftReg_DP[31]_i_1_n_0 ));
  FDCE \ShiftReg_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \ShiftReg_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \ShiftReg_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \ShiftReg_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \ShiftReg_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \ShiftReg_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(AR[1]),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \ShiftReg_DP_reg[15] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(AR[2]),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \ShiftReg_DP_reg[16] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(AR[2]),
        .D(D[16]),
        .Q(Q[16]));
  FDCE \ShiftReg_DP_reg[17] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(AR[2]),
        .D(D[17]),
        .Q(Q[17]));
  FDCE \ShiftReg_DP_reg[18] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(AR[2]),
        .D(D[18]),
        .Q(Q[18]));
  FDCE \ShiftReg_DP_reg[19] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(AR[2]),
        .D(D[19]),
        .Q(Q[19]));
  FDCE \ShiftReg_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \ShiftReg_DP_reg[20] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(AR[2]),
        .D(D[20]),
        .Q(Q[20]));
  FDCE \ShiftReg_DP_reg[21] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(AR[2]),
        .D(D[21]),
        .Q(Q[21]));
  FDCE \ShiftReg_DP_reg[22] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(AR[3]),
        .D(D[22]),
        .Q(Q[22]));
  FDCE \ShiftReg_DP_reg[23] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(AR[3]),
        .D(D[23]),
        .Q(Q[23]));
  FDCE \ShiftReg_DP_reg[24] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(AR[3]),
        .D(D[24]),
        .Q(Q[24]));
  FDCE \ShiftReg_DP_reg[25] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(AR[3]),
        .D(D[25]),
        .Q(Q[25]));
  FDCE \ShiftReg_DP_reg[26] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(AR[3]),
        .D(D[26]),
        .Q(Q[26]));
  FDCE \ShiftReg_DP_reg[27] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(AR[3]),
        .D(D[27]),
        .Q(Q[27]));
  FDCE \ShiftReg_DP_reg[28] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(AR[3]),
        .D(D[28]),
        .Q(Q[28]));
  FDCE \ShiftReg_DP_reg[29] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(AR[3]),
        .D(D[29]),
        .Q(Q[29]));
  FDCE \ShiftReg_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \ShiftReg_DP_reg[30] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(AR[3]),
        .D(D[30]),
        .Q(Q[30]));
  FDCE \ShiftReg_DP_reg[31] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(AR[4]),
        .D(D[31]),
        .Q(SPIOutputContent_D));
  FDCE \ShiftReg_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \ShiftReg_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \ShiftReg_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \ShiftReg_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \ShiftReg_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \ShiftReg_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \ShiftReg_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(\ShiftReg_DP[31]_i_1_n_0 ),
        .CLR(AR[0]),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "ShiftRegister" *) 
module brd_testAERDVSSM_0_0_ShiftRegister__parameterized1
   (\ShiftReg_DP_reg[7]_0 ,
    \ShiftReg_DP_reg[7]_1 ,
    \FSM_onehot_State_DP_reg[5] ,
    \ShiftReg_DP_reg[7]_2 ,
    \FSM_onehot_State_DP_reg[5]_0 ,
    \ShiftReg_DP_reg[3]_0 ,
    \ShiftReg_DP_reg[0]_0 ,
    \ShiftReg_DP_reg[0]_1 ,
    \ShiftReg_DP_reg[0]_2 ,
    \ShiftReg_DP_reg[0]_3 ,
    ChipBiasBitIn_DO_reg,
    D,
    \FSM_onehot_State_DP_reg[38] ,
    Q,
    out,
    \BiasConfigReg_D_reg[SSP_D][15] ,
    \BiasConfigReg_D_reg[RefrBp_D][14] ,
    \BiasConfigReg_D_reg[PrSFBp_D][14] ,
    \BiasConfigReg_D_reg[AdcCompBp_D][14] ,
    \BiasConfigReg_D_reg[ColSelLowBn_D][14] ,
    \BiasConfigReg_D_reg[LcolTimeoutBn_D][14] ,
    \BiasConfigReg_D_reg[DACBufBp_D][14] ,
    \BiasConfigReg_D_reg[ReadoutBufBp_D][14] ,
    \BiasConfigReg_D_reg[ApsROSFBn_D][14] ,
    \BiasConfigReg_D_reg[IFThrBn_D][14] ,
    \BiasConfigReg_D_reg[BiasBuffer_D][14] ,
    \BiasConfigReg_D_reg[AEPdBn_D][14] ,
    \BiasConfigReg_D_reg[AEPuXBp_D][14] ,
    \BiasConfigReg_D_reg[AEPuYBp_D][14] ,
    \BiasConfigReg_D_reg[IFRefrBn_D][14] ,
    \BiasConfigReg_D_reg[ApsOverflowLevel_D][8] ,
    \BiasConfigReg_D_reg[ApsCas_D][8] ,
    \BiasConfigReg_D_reg[AdcRefHigh_D][8] ,
    \BiasConfigReg_D_reg[AdcRefLow_D][8] ,
    \BiasConfigReg_D_reg[OnBn_D][14] ,
    \BiasConfigReg_D_reg[OffBn_D][14] ,
    \BiasConfigReg_D_reg[AdcTestVoltage_D][8] ,
    \BiasConfigReg_D_reg[LocalBufBn_D][14] ,
    \BiasConfigReg_D_reg[DiffBn_D][14] ,
    \BiasConfigReg_D_reg[PadFollBn_D][14] ,
    \BiasConfigReg_D_reg[PixInvBn_D][14] ,
    \BiasConfigReg_D_reg[PrBp_D][14] ,
    E,
    LogicClk_CI,
    AR);
  output \ShiftReg_DP_reg[7]_0 ;
  output \ShiftReg_DP_reg[7]_1 ;
  output \FSM_onehot_State_DP_reg[5] ;
  output \ShiftReg_DP_reg[7]_2 ;
  output \FSM_onehot_State_DP_reg[5]_0 ;
  output \ShiftReg_DP_reg[3]_0 ;
  output \ShiftReg_DP_reg[0]_0 ;
  output \ShiftReg_DP_reg[0]_1 ;
  output \ShiftReg_DP_reg[0]_2 ;
  output \ShiftReg_DP_reg[0]_3 ;
  output [0:0]ChipBiasBitIn_DO_reg;
  input [0:0]D;
  input \FSM_onehot_State_DP_reg[38] ;
  input [15:0]Q;
  input [27:0]out;
  input [15:0]\BiasConfigReg_D_reg[SSP_D][15] ;
  input [14:0]\BiasConfigReg_D_reg[RefrBp_D][14] ;
  input [14:0]\BiasConfigReg_D_reg[PrSFBp_D][14] ;
  input [14:0]\BiasConfigReg_D_reg[AdcCompBp_D][14] ;
  input [14:0]\BiasConfigReg_D_reg[ColSelLowBn_D][14] ;
  input [14:0]\BiasConfigReg_D_reg[LcolTimeoutBn_D][14] ;
  input [14:0]\BiasConfigReg_D_reg[DACBufBp_D][14] ;
  input [14:0]\BiasConfigReg_D_reg[ReadoutBufBp_D][14] ;
  input [14:0]\BiasConfigReg_D_reg[ApsROSFBn_D][14] ;
  input [14:0]\BiasConfigReg_D_reg[IFThrBn_D][14] ;
  input [14:0]\BiasConfigReg_D_reg[BiasBuffer_D][14] ;
  input [14:0]\BiasConfigReg_D_reg[AEPdBn_D][14] ;
  input [14:0]\BiasConfigReg_D_reg[AEPuXBp_D][14] ;
  input [14:0]\BiasConfigReg_D_reg[AEPuYBp_D][14] ;
  input [14:0]\BiasConfigReg_D_reg[IFRefrBn_D][14] ;
  input [8:0]\BiasConfigReg_D_reg[ApsOverflowLevel_D][8] ;
  input [8:0]\BiasConfigReg_D_reg[ApsCas_D][8] ;
  input [8:0]\BiasConfigReg_D_reg[AdcRefHigh_D][8] ;
  input [8:0]\BiasConfigReg_D_reg[AdcRefLow_D][8] ;
  input [14:0]\BiasConfigReg_D_reg[OnBn_D][14] ;
  input [14:0]\BiasConfigReg_D_reg[OffBn_D][14] ;
  input [8:0]\BiasConfigReg_D_reg[AdcTestVoltage_D][8] ;
  input [14:0]\BiasConfigReg_D_reg[LocalBufBn_D][14] ;
  input [14:0]\BiasConfigReg_D_reg[DiffBn_D][14] ;
  input [14:0]\BiasConfigReg_D_reg[PadFollBn_D][14] ;
  input [14:0]\BiasConfigReg_D_reg[PixInvBn_D][14] ;
  input [14:0]\BiasConfigReg_D_reg[PrBp_D][14] ;
  input [0:0]E;
  input LogicClk_CI;
  input [1:0]AR;

  wire [1:0]AR;
  wire [14:0]\BiasConfigReg_D_reg[AEPdBn_D][14] ;
  wire [14:0]\BiasConfigReg_D_reg[AEPuXBp_D][14] ;
  wire [14:0]\BiasConfigReg_D_reg[AEPuYBp_D][14] ;
  wire [14:0]\BiasConfigReg_D_reg[AdcCompBp_D][14] ;
  wire [8:0]\BiasConfigReg_D_reg[AdcRefHigh_D][8] ;
  wire [8:0]\BiasConfigReg_D_reg[AdcRefLow_D][8] ;
  wire [8:0]\BiasConfigReg_D_reg[AdcTestVoltage_D][8] ;
  wire [8:0]\BiasConfigReg_D_reg[ApsCas_D][8] ;
  wire [8:0]\BiasConfigReg_D_reg[ApsOverflowLevel_D][8] ;
  wire [14:0]\BiasConfigReg_D_reg[ApsROSFBn_D][14] ;
  wire [14:0]\BiasConfigReg_D_reg[BiasBuffer_D][14] ;
  wire [14:0]\BiasConfigReg_D_reg[ColSelLowBn_D][14] ;
  wire [14:0]\BiasConfigReg_D_reg[DACBufBp_D][14] ;
  wire [14:0]\BiasConfigReg_D_reg[DiffBn_D][14] ;
  wire [14:0]\BiasConfigReg_D_reg[IFRefrBn_D][14] ;
  wire [14:0]\BiasConfigReg_D_reg[IFThrBn_D][14] ;
  wire [14:0]\BiasConfigReg_D_reg[LcolTimeoutBn_D][14] ;
  wire [14:0]\BiasConfigReg_D_reg[LocalBufBn_D][14] ;
  wire [14:0]\BiasConfigReg_D_reg[OffBn_D][14] ;
  wire [14:0]\BiasConfigReg_D_reg[OnBn_D][14] ;
  wire [14:0]\BiasConfigReg_D_reg[PadFollBn_D][14] ;
  wire [14:0]\BiasConfigReg_D_reg[PixInvBn_D][14] ;
  wire [14:0]\BiasConfigReg_D_reg[PrBp_D][14] ;
  wire [14:0]\BiasConfigReg_D_reg[PrSFBp_D][14] ;
  wire [14:0]\BiasConfigReg_D_reg[ReadoutBufBp_D][14] ;
  wire [14:0]\BiasConfigReg_D_reg[RefrBp_D][14] ;
  wire [15:0]\BiasConfigReg_D_reg[SSP_D][15] ;
  wire [0:0]ChipBiasBitIn_DO_reg;
  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_State_DP_reg[38] ;
  wire \FSM_onehot_State_DP_reg[5] ;
  wire \FSM_onehot_State_DP_reg[5]_0 ;
  wire LogicClk_CI;
  wire [15:0]Q;
  wire [15:1]ShiftReg_DN;
  wire \ShiftReg_DP[0]_i_10_n_0 ;
  wire \ShiftReg_DP[0]_i_11_n_0 ;
  wire \ShiftReg_DP[0]_i_12_n_0 ;
  wire \ShiftReg_DP[0]_i_13_n_0 ;
  wire \ShiftReg_DP[0]_i_14_n_0 ;
  wire \ShiftReg_DP[0]_i_15_n_0 ;
  wire \ShiftReg_DP[0]_i_6_n_0 ;
  wire \ShiftReg_DP[0]_i_7_n_0 ;
  wire \ShiftReg_DP[0]_i_8_n_0 ;
  wire \ShiftReg_DP[0]_i_9_n_0 ;
  wire \ShiftReg_DP[10]_i_10_n_0 ;
  wire \ShiftReg_DP[10]_i_11_n_0 ;
  wire \ShiftReg_DP[10]_i_12_n_0 ;
  wire \ShiftReg_DP[10]_i_2_n_0 ;
  wire \ShiftReg_DP[10]_i_3_n_0 ;
  wire \ShiftReg_DP[10]_i_4_n_0 ;
  wire \ShiftReg_DP[10]_i_5_n_0 ;
  wire \ShiftReg_DP[10]_i_6_n_0 ;
  wire \ShiftReg_DP[10]_i_7_n_0 ;
  wire \ShiftReg_DP[10]_i_8_n_0 ;
  wire \ShiftReg_DP[10]_i_9_n_0 ;
  wire \ShiftReg_DP[11]_i_10_n_0 ;
  wire \ShiftReg_DP[11]_i_11_n_0 ;
  wire \ShiftReg_DP[11]_i_12_n_0 ;
  wire \ShiftReg_DP[11]_i_2_n_0 ;
  wire \ShiftReg_DP[11]_i_3_n_0 ;
  wire \ShiftReg_DP[11]_i_4_n_0 ;
  wire \ShiftReg_DP[11]_i_5_n_0 ;
  wire \ShiftReg_DP[11]_i_6_n_0 ;
  wire \ShiftReg_DP[11]_i_7_n_0 ;
  wire \ShiftReg_DP[11]_i_8_n_0 ;
  wire \ShiftReg_DP[11]_i_9_n_0 ;
  wire \ShiftReg_DP[12]_i_10_n_0 ;
  wire \ShiftReg_DP[12]_i_11_n_0 ;
  wire \ShiftReg_DP[12]_i_12_n_0 ;
  wire \ShiftReg_DP[12]_i_13_n_0 ;
  wire \ShiftReg_DP[12]_i_14_n_0 ;
  wire \ShiftReg_DP[12]_i_15_n_0 ;
  wire \ShiftReg_DP[12]_i_2_n_0 ;
  wire \ShiftReg_DP[12]_i_3_n_0 ;
  wire \ShiftReg_DP[12]_i_4_n_0 ;
  wire \ShiftReg_DP[12]_i_5_n_0 ;
  wire \ShiftReg_DP[12]_i_6_n_0 ;
  wire \ShiftReg_DP[12]_i_7_n_0 ;
  wire \ShiftReg_DP[12]_i_8_n_0 ;
  wire \ShiftReg_DP[12]_i_9_n_0 ;
  wire \ShiftReg_DP[13]_i_10_n_0 ;
  wire \ShiftReg_DP[13]_i_11_n_0 ;
  wire \ShiftReg_DP[13]_i_12_n_0 ;
  wire \ShiftReg_DP[13]_i_13_n_0 ;
  wire \ShiftReg_DP[13]_i_14_n_0 ;
  wire \ShiftReg_DP[13]_i_15_n_0 ;
  wire \ShiftReg_DP[13]_i_2_n_0 ;
  wire \ShiftReg_DP[13]_i_3_n_0 ;
  wire \ShiftReg_DP[13]_i_4_n_0 ;
  wire \ShiftReg_DP[13]_i_5_n_0 ;
  wire \ShiftReg_DP[13]_i_6_n_0 ;
  wire \ShiftReg_DP[13]_i_7_n_0 ;
  wire \ShiftReg_DP[13]_i_8_n_0 ;
  wire \ShiftReg_DP[13]_i_9_n_0 ;
  wire \ShiftReg_DP[14]_i_10_n_0 ;
  wire \ShiftReg_DP[14]_i_11_n_0 ;
  wire \ShiftReg_DP[14]_i_12_n_0 ;
  wire \ShiftReg_DP[14]_i_13_n_0 ;
  wire \ShiftReg_DP[14]_i_14_n_0 ;
  wire \ShiftReg_DP[14]_i_15_n_0 ;
  wire \ShiftReg_DP[14]_i_2_n_0 ;
  wire \ShiftReg_DP[14]_i_3_n_0 ;
  wire \ShiftReg_DP[14]_i_4_n_0 ;
  wire \ShiftReg_DP[14]_i_5_n_0 ;
  wire \ShiftReg_DP[14]_i_6_n_0 ;
  wire \ShiftReg_DP[14]_i_7_n_0 ;
  wire \ShiftReg_DP[14]_i_8_n_0 ;
  wire \ShiftReg_DP[14]_i_9_n_0 ;
  wire \ShiftReg_DP[1]_i_10_n_0 ;
  wire \ShiftReg_DP[1]_i_11_n_0 ;
  wire \ShiftReg_DP[1]_i_12_n_0 ;
  wire \ShiftReg_DP[1]_i_13_n_0 ;
  wire \ShiftReg_DP[1]_i_14_n_0 ;
  wire \ShiftReg_DP[1]_i_15_n_0 ;
  wire \ShiftReg_DP[1]_i_2__0_n_0 ;
  wire \ShiftReg_DP[1]_i_3__0_n_0 ;
  wire \ShiftReg_DP[1]_i_4__0_n_0 ;
  wire \ShiftReg_DP[1]_i_5__0_n_0 ;
  wire \ShiftReg_DP[1]_i_6_n_0 ;
  wire \ShiftReg_DP[1]_i_7_n_0 ;
  wire \ShiftReg_DP[1]_i_8_n_0 ;
  wire \ShiftReg_DP[1]_i_9_n_0 ;
  wire \ShiftReg_DP[2]_i_10_n_0 ;
  wire \ShiftReg_DP[2]_i_11_n_0 ;
  wire \ShiftReg_DP[2]_i_12_n_0 ;
  wire \ShiftReg_DP[2]_i_13_n_0 ;
  wire \ShiftReg_DP[2]_i_14_n_0 ;
  wire \ShiftReg_DP[2]_i_15_n_0 ;
  wire \ShiftReg_DP[2]_i_2__0_n_0 ;
  wire \ShiftReg_DP[2]_i_3__0_n_0 ;
  wire \ShiftReg_DP[2]_i_4_n_0 ;
  wire \ShiftReg_DP[2]_i_5_n_0 ;
  wire \ShiftReg_DP[2]_i_6_n_0 ;
  wire \ShiftReg_DP[2]_i_7_n_0 ;
  wire \ShiftReg_DP[2]_i_8_n_0 ;
  wire \ShiftReg_DP[2]_i_9_n_0 ;
  wire \ShiftReg_DP[3]_i_10_n_0 ;
  wire \ShiftReg_DP[3]_i_11_n_0 ;
  wire \ShiftReg_DP[3]_i_12_n_0 ;
  wire \ShiftReg_DP[3]_i_13_n_0 ;
  wire \ShiftReg_DP[3]_i_14_n_0 ;
  wire \ShiftReg_DP[3]_i_15_n_0 ;
  wire \ShiftReg_DP[3]_i_2__0_n_0 ;
  wire \ShiftReg_DP[3]_i_3_n_0 ;
  wire \ShiftReg_DP[3]_i_4_n_0 ;
  wire \ShiftReg_DP[3]_i_5_n_0 ;
  wire \ShiftReg_DP[3]_i_6_n_0 ;
  wire \ShiftReg_DP[3]_i_7_n_0 ;
  wire \ShiftReg_DP[3]_i_8_n_0 ;
  wire \ShiftReg_DP[3]_i_9_n_0 ;
  wire \ShiftReg_DP[4]_i_10_n_0 ;
  wire \ShiftReg_DP[4]_i_11_n_0 ;
  wire \ShiftReg_DP[4]_i_12_n_0 ;
  wire \ShiftReg_DP[4]_i_13_n_0 ;
  wire \ShiftReg_DP[4]_i_14_n_0 ;
  wire \ShiftReg_DP[4]_i_15_n_0 ;
  wire \ShiftReg_DP[4]_i_2__0_n_0 ;
  wire \ShiftReg_DP[4]_i_3_n_0 ;
  wire \ShiftReg_DP[4]_i_4_n_0 ;
  wire \ShiftReg_DP[4]_i_5_n_0 ;
  wire \ShiftReg_DP[4]_i_6_n_0 ;
  wire \ShiftReg_DP[4]_i_7_n_0 ;
  wire \ShiftReg_DP[4]_i_8_n_0 ;
  wire \ShiftReg_DP[4]_i_9_n_0 ;
  wire \ShiftReg_DP[5]_i_10_n_0 ;
  wire \ShiftReg_DP[5]_i_11_n_0 ;
  wire \ShiftReg_DP[5]_i_12_n_0 ;
  wire \ShiftReg_DP[5]_i_13_n_0 ;
  wire \ShiftReg_DP[5]_i_14_n_0 ;
  wire \ShiftReg_DP[5]_i_15_n_0 ;
  wire \ShiftReg_DP[5]_i_2_n_0 ;
  wire \ShiftReg_DP[5]_i_3_n_0 ;
  wire \ShiftReg_DP[5]_i_4_n_0 ;
  wire \ShiftReg_DP[5]_i_5_n_0 ;
  wire \ShiftReg_DP[5]_i_6_n_0 ;
  wire \ShiftReg_DP[5]_i_7_n_0 ;
  wire \ShiftReg_DP[5]_i_8_n_0 ;
  wire \ShiftReg_DP[5]_i_9_n_0 ;
  wire \ShiftReg_DP[6]_i_10_n_0 ;
  wire \ShiftReg_DP[6]_i_11_n_0 ;
  wire \ShiftReg_DP[6]_i_12_n_0 ;
  wire \ShiftReg_DP[6]_i_2_n_0 ;
  wire \ShiftReg_DP[6]_i_3_n_0 ;
  wire \ShiftReg_DP[6]_i_4_n_0 ;
  wire \ShiftReg_DP[6]_i_5_n_0 ;
  wire \ShiftReg_DP[6]_i_6_n_0 ;
  wire \ShiftReg_DP[6]_i_7_n_0 ;
  wire \ShiftReg_DP[6]_i_8_n_0 ;
  wire \ShiftReg_DP[6]_i_9_n_0 ;
  wire \ShiftReg_DP[7]_i_10_n_0 ;
  wire \ShiftReg_DP[7]_i_11_n_0 ;
  wire \ShiftReg_DP[7]_i_12_n_0 ;
  wire \ShiftReg_DP[7]_i_2__1_n_0 ;
  wire \ShiftReg_DP[7]_i_3__0_n_0 ;
  wire \ShiftReg_DP[7]_i_4__0_n_0 ;
  wire \ShiftReg_DP[7]_i_5__0_n_0 ;
  wire \ShiftReg_DP[7]_i_6__0_n_0 ;
  wire \ShiftReg_DP[7]_i_7__0_n_0 ;
  wire \ShiftReg_DP[7]_i_8_n_0 ;
  wire \ShiftReg_DP[7]_i_9_n_0 ;
  wire \ShiftReg_DP[8]_i_10_n_0 ;
  wire \ShiftReg_DP[8]_i_11_n_0 ;
  wire \ShiftReg_DP[8]_i_12_n_0 ;
  wire \ShiftReg_DP[8]_i_2_n_0 ;
  wire \ShiftReg_DP[8]_i_3_n_0 ;
  wire \ShiftReg_DP[8]_i_4_n_0 ;
  wire \ShiftReg_DP[8]_i_5_n_0 ;
  wire \ShiftReg_DP[8]_i_6_n_0 ;
  wire \ShiftReg_DP[8]_i_7_n_0 ;
  wire \ShiftReg_DP[8]_i_8_n_0 ;
  wire \ShiftReg_DP[8]_i_9_n_0 ;
  wire \ShiftReg_DP[9]_i_10_n_0 ;
  wire \ShiftReg_DP[9]_i_11_n_0 ;
  wire \ShiftReg_DP[9]_i_12_n_0 ;
  wire \ShiftReg_DP[9]_i_2_n_0 ;
  wire \ShiftReg_DP[9]_i_3_n_0 ;
  wire \ShiftReg_DP[9]_i_4_n_0 ;
  wire \ShiftReg_DP[9]_i_5_n_0 ;
  wire \ShiftReg_DP[9]_i_6_n_0 ;
  wire \ShiftReg_DP[9]_i_7_n_0 ;
  wire \ShiftReg_DP[9]_i_8_n_0 ;
  wire \ShiftReg_DP[9]_i_9_n_0 ;
  wire \ShiftReg_DP_reg[0]_0 ;
  wire \ShiftReg_DP_reg[0]_1 ;
  wire \ShiftReg_DP_reg[0]_2 ;
  wire \ShiftReg_DP_reg[0]_3 ;
  wire \ShiftReg_DP_reg[3]_0 ;
  wire \ShiftReg_DP_reg[7]_0 ;
  wire \ShiftReg_DP_reg[7]_1 ;
  wire \ShiftReg_DP_reg[7]_2 ;
  wire \ShiftReg_DP_reg_n_0_[0] ;
  wire \ShiftReg_DP_reg_n_0_[10] ;
  wire \ShiftReg_DP_reg_n_0_[11] ;
  wire \ShiftReg_DP_reg_n_0_[12] ;
  wire \ShiftReg_DP_reg_n_0_[13] ;
  wire \ShiftReg_DP_reg_n_0_[14] ;
  wire \ShiftReg_DP_reg_n_0_[1] ;
  wire \ShiftReg_DP_reg_n_0_[2] ;
  wire \ShiftReg_DP_reg_n_0_[3] ;
  wire \ShiftReg_DP_reg_n_0_[4] ;
  wire \ShiftReg_DP_reg_n_0_[5] ;
  wire \ShiftReg_DP_reg_n_0_[6] ;
  wire \ShiftReg_DP_reg_n_0_[7] ;
  wire \ShiftReg_DP_reg_n_0_[8] ;
  wire \ShiftReg_DP_reg_n_0_[9] ;
  wire [27:0]out;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ChipBiasAddrSelect_SBO_i_4
       (.I0(out[17]),
        .I1(out[16]),
        .I2(out[18]),
        .I3(out[20]),
        .I4(out[19]),
        .I5(out[21]),
        .O(\ShiftReg_DP_reg[3]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ChipBiasAddrSelect_SBO_i_9
       (.I0(out[7]),
        .I1(out[8]),
        .I2(out[6]),
        .I3(out[9]),
        .O(\ShiftReg_DP_reg[7]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_State_DP[5]_i_2 
       (.I0(\FSM_onehot_State_DP_reg[5]_0 ),
        .I1(\ShiftReg_DP_reg[3]_0 ),
        .I2(out[15]),
        .I3(out[14]),
        .I4(out[13]),
        .I5(out[12]),
        .O(\FSM_onehot_State_DP_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_State_DP[5]_i_5 
       (.I0(out[26]),
        .I1(out[27]),
        .I2(out[23]),
        .I3(out[24]),
        .I4(out[25]),
        .I5(out[22]),
        .O(\FSM_onehot_State_DP_reg[5]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[0]_i_10 
       (.I0(\BiasConfigReg_D_reg[OnBn_D][14] [0]),
        .I1(out[19]),
        .I2(\BiasConfigReg_D_reg[OffBn_D][14] [0]),
        .I3(out[18]),
        .O(\ShiftReg_DP[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[0]_i_11 
       (.I0(out[22]),
        .I1(\BiasConfigReg_D_reg[LocalBufBn_D][14] [0]),
        .I2(out[23]),
        .I3(\BiasConfigReg_D_reg[AdcTestVoltage_D][8] [0]),
        .I4(\ShiftReg_DP[0]_i_15_n_0 ),
        .O(\ShiftReg_DP[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[0]_i_12 
       (.I0(\BiasConfigReg_D_reg[AdcRefLow_D][8] [0]),
        .I1(out[24]),
        .I2(\BiasConfigReg_D_reg[AdcRefHigh_D][8] [0]),
        .I3(out[25]),
        .O(\ShiftReg_DP[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[0]_i_13 
       (.I0(\BiasConfigReg_D_reg[AEPuYBp_D][14] [0]),
        .I1(out[5]),
        .I2(\BiasConfigReg_D_reg[IFRefrBn_D][14] [0]),
        .I3(out[4]),
        .O(\ShiftReg_DP[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[0]_i_14 
       (.I0(\BiasConfigReg_D_reg[ReadoutBufBp_D][14] [0]),
        .I1(out[13]),
        .I2(\BiasConfigReg_D_reg[ApsROSFBn_D][14] [0]),
        .I3(out[12]),
        .O(\ShiftReg_DP[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[0]_i_15 
       (.I0(\BiasConfigReg_D_reg[PadFollBn_D][14] [0]),
        .I1(out[21]),
        .I2(\BiasConfigReg_D_reg[DiffBn_D][14] [0]),
        .I3(out[20]),
        .O(\ShiftReg_DP[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000151515)) 
    \ShiftReg_DP[0]_i_2__0 
       (.I0(\ShiftReg_DP[0]_i_6_n_0 ),
        .I1(\BiasConfigReg_D_reg[BiasBuffer_D][14] [0]),
        .I2(out[2]),
        .I3(\BiasConfigReg_D_reg[IFThrBn_D][14] [0]),
        .I4(out[3]),
        .I5(\ShiftReg_DP[0]_i_7_n_0 ),
        .O(\ShiftReg_DP_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \ShiftReg_DP[0]_i_3__0 
       (.I0(\ShiftReg_DP[0]_i_8_n_0 ),
        .I1(\BiasConfigReg_D_reg[AdcCompBp_D][14] [0]),
        .I2(out[11]),
        .I3(\BiasConfigReg_D_reg[ColSelLowBn_D][14] [0]),
        .I4(out[10]),
        .I5(\ShiftReg_DP[0]_i_9_n_0 ),
        .O(\ShiftReg_DP_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \ShiftReg_DP[0]_i_4 
       (.I0(\ShiftReg_DP[0]_i_10_n_0 ),
        .I1(\BiasConfigReg_D_reg[PrBp_D][14] [0]),
        .I2(out[16]),
        .I3(\BiasConfigReg_D_reg[PixInvBn_D][14] [0]),
        .I4(out[17]),
        .I5(\ShiftReg_DP[0]_i_11_n_0 ),
        .O(\ShiftReg_DP_reg[0]_3 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[0]_i_5 
       (.I0(out[27]),
        .I1(\BiasConfigReg_D_reg[ApsOverflowLevel_D][8] [0]),
        .I2(out[26]),
        .I3(\BiasConfigReg_D_reg[ApsCas_D][8] [0]),
        .I4(\ShiftReg_DP[0]_i_12_n_0 ),
        .O(\ShiftReg_DP_reg[0]_2 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[0]_i_6 
       (.I0(Q[0]),
        .I1(out[0]),
        .I2(\BiasConfigReg_D_reg[SSP_D][15] [0]),
        .I3(out[1]),
        .O(\ShiftReg_DP[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[0]_i_7 
       (.I0(out[6]),
        .I1(\BiasConfigReg_D_reg[AEPuXBp_D][14] [0]),
        .I2(out[7]),
        .I3(\BiasConfigReg_D_reg[AEPdBn_D][14] [0]),
        .I4(\ShiftReg_DP[0]_i_13_n_0 ),
        .O(\ShiftReg_DP[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[0]_i_8 
       (.I0(\BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [0]),
        .I1(out[8]),
        .I2(\BiasConfigReg_D_reg[DACBufBp_D][14] [0]),
        .I3(out[9]),
        .O(\ShiftReg_DP[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[0]_i_9 
       (.I0(out[14]),
        .I1(\BiasConfigReg_D_reg[RefrBp_D][14] [0]),
        .I2(out[15]),
        .I3(\BiasConfigReg_D_reg[PrSFBp_D][14] [0]),
        .I4(\ShiftReg_DP[0]_i_14_n_0 ),
        .O(\ShiftReg_DP[0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[10]_i_10 
       (.I0(out[14]),
        .I1(\BiasConfigReg_D_reg[RefrBp_D][14] [10]),
        .I2(out[13]),
        .I3(\BiasConfigReg_D_reg[ReadoutBufBp_D][14] [10]),
        .I4(\ShiftReg_DP[10]_i_12_n_0 ),
        .O(\ShiftReg_DP[10]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[10]_i_11 
       (.I0(Q[10]),
        .I1(out[0]),
        .I2(\BiasConfigReg_D_reg[AEPdBn_D][14] [10]),
        .I3(out[7]),
        .O(\ShiftReg_DP[10]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[10]_i_12 
       (.I0(\BiasConfigReg_D_reg[PixInvBn_D][14] [10]),
        .I1(out[17]),
        .I2(\BiasConfigReg_D_reg[BiasBuffer_D][14] [10]),
        .I3(out[2]),
        .O(\ShiftReg_DP[10]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hBBB8BBBB)) 
    \ShiftReg_DP[10]_i_1__0 
       (.I0(\ShiftReg_DP_reg_n_0_[9] ),
        .I1(\FSM_onehot_State_DP_reg[38] ),
        .I2(\ShiftReg_DP[10]_i_2_n_0 ),
        .I3(\ShiftReg_DP[10]_i_3_n_0 ),
        .I4(\ShiftReg_DP[10]_i_4_n_0 ),
        .O(ShiftReg_DN[10]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \ShiftReg_DP[10]_i_2 
       (.I0(\ShiftReg_DP[10]_i_5_n_0 ),
        .I1(\ShiftReg_DP[10]_i_6_n_0 ),
        .I2(\BiasConfigReg_D_reg[IFThrBn_D][14] [10]),
        .I3(out[3]),
        .I4(\BiasConfigReg_D_reg[DACBufBp_D][14] [10]),
        .I5(out[9]),
        .O(\ShiftReg_DP[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \ShiftReg_DP[10]_i_3 
       (.I0(\ShiftReg_DP[10]_i_7_n_0 ),
        .I1(\BiasConfigReg_D_reg[OnBn_D][14] [10]),
        .I2(out[19]),
        .I3(\BiasConfigReg_D_reg[OffBn_D][14] [10]),
        .I4(out[18]),
        .I5(\ShiftReg_DP[10]_i_8_n_0 ),
        .O(\ShiftReg_DP[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000151515)) 
    \ShiftReg_DP[10]_i_4 
       (.I0(\ShiftReg_DP[10]_i_9_n_0 ),
        .I1(\BiasConfigReg_D_reg[PrBp_D][14] [10]),
        .I2(out[16]),
        .I3(\BiasConfigReg_D_reg[ColSelLowBn_D][14] [10]),
        .I4(out[10]),
        .I5(\ShiftReg_DP[10]_i_10_n_0 ),
        .O(\ShiftReg_DP[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ShiftReg_DP[10]_i_5 
       (.I0(\BiasConfigReg_D_reg[AEPuYBp_D][14] [10]),
        .I1(out[5]),
        .I2(out[12]),
        .I3(\BiasConfigReg_D_reg[ApsROSFBn_D][14] [10]),
        .I4(out[4]),
        .I5(\BiasConfigReg_D_reg[IFRefrBn_D][14] [10]),
        .O(\ShiftReg_DP[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[10]_i_6 
       (.I0(\BiasConfigReg_D_reg[AdcCompBp_D][14] [10]),
        .I1(out[11]),
        .I2(\BiasConfigReg_D_reg[AEPuXBp_D][14] [10]),
        .I3(out[6]),
        .O(\ShiftReg_DP[10]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[10]_i_7 
       (.I0(\BiasConfigReg_D_reg[DiffBn_D][14] [10]),
        .I1(out[20]),
        .I2(\BiasConfigReg_D_reg[SSP_D][15] [10]),
        .I3(out[1]),
        .O(\ShiftReg_DP[10]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[10]_i_8 
       (.I0(out[8]),
        .I1(\BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [10]),
        .I2(out[21]),
        .I3(\BiasConfigReg_D_reg[PadFollBn_D][14] [10]),
        .I4(\ShiftReg_DP[10]_i_11_n_0 ),
        .O(\ShiftReg_DP[10]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[10]_i_9 
       (.I0(\BiasConfigReg_D_reg[LocalBufBn_D][14] [10]),
        .I1(out[22]),
        .I2(\BiasConfigReg_D_reg[PrSFBp_D][14] [10]),
        .I3(out[15]),
        .O(\ShiftReg_DP[10]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[11]_i_10 
       (.I0(out[8]),
        .I1(\BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [11]),
        .I2(out[11]),
        .I3(\BiasConfigReg_D_reg[AdcCompBp_D][14] [11]),
        .I4(\ShiftReg_DP[11]_i_12_n_0 ),
        .O(\ShiftReg_DP[11]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[11]_i_11 
       (.I0(\BiasConfigReg_D_reg[DiffBn_D][14] [11]),
        .I1(out[20]),
        .I2(\BiasConfigReg_D_reg[AEPuXBp_D][14] [11]),
        .I3(out[6]),
        .O(\ShiftReg_DP[11]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[11]_i_12 
       (.I0(\BiasConfigReg_D_reg[OffBn_D][14] [11]),
        .I1(out[18]),
        .I2(\BiasConfigReg_D_reg[IFRefrBn_D][14] [11]),
        .I3(out[4]),
        .O(\ShiftReg_DP[11]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hBBB8BBBB)) 
    \ShiftReg_DP[11]_i_1__0 
       (.I0(\ShiftReg_DP_reg_n_0_[10] ),
        .I1(\FSM_onehot_State_DP_reg[38] ),
        .I2(\ShiftReg_DP[11]_i_2_n_0 ),
        .I3(\ShiftReg_DP[11]_i_3_n_0 ),
        .I4(\ShiftReg_DP[11]_i_4_n_0 ),
        .O(ShiftReg_DN[11]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \ShiftReg_DP[11]_i_2 
       (.I0(\ShiftReg_DP[11]_i_5_n_0 ),
        .I1(\ShiftReg_DP[11]_i_6_n_0 ),
        .I2(\BiasConfigReg_D_reg[PixInvBn_D][14] [11]),
        .I3(out[17]),
        .I4(\BiasConfigReg_D_reg[DACBufBp_D][14] [11]),
        .I5(out[9]),
        .O(\ShiftReg_DP[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \ShiftReg_DP[11]_i_3 
       (.I0(\ShiftReg_DP[11]_i_7_n_0 ),
        .I1(\BiasConfigReg_D_reg[PadFollBn_D][14] [11]),
        .I2(out[21]),
        .I3(\BiasConfigReg_D_reg[ReadoutBufBp_D][14] [11]),
        .I4(out[13]),
        .I5(\ShiftReg_DP[11]_i_8_n_0 ),
        .O(\ShiftReg_DP[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000151515)) 
    \ShiftReg_DP[11]_i_4 
       (.I0(\ShiftReg_DP[11]_i_9_n_0 ),
        .I1(\BiasConfigReg_D_reg[LocalBufBn_D][14] [11]),
        .I2(out[22]),
        .I3(Q[11]),
        .I4(out[0]),
        .I5(\ShiftReg_DP[11]_i_10_n_0 ),
        .O(\ShiftReg_DP[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ShiftReg_DP[11]_i_5 
       (.I0(\BiasConfigReg_D_reg[ColSelLowBn_D][14] [11]),
        .I1(out[10]),
        .I2(out[14]),
        .I3(\BiasConfigReg_D_reg[RefrBp_D][14] [11]),
        .I4(out[3]),
        .I5(\BiasConfigReg_D_reg[IFThrBn_D][14] [11]),
        .O(\ShiftReg_DP[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[11]_i_6 
       (.I0(\BiasConfigReg_D_reg[ApsROSFBn_D][14] [11]),
        .I1(out[12]),
        .I2(\BiasConfigReg_D_reg[AEPdBn_D][14] [11]),
        .I3(out[7]),
        .O(\ShiftReg_DP[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[11]_i_7 
       (.I0(\BiasConfigReg_D_reg[AEPuYBp_D][14] [11]),
        .I1(out[5]),
        .I2(\BiasConfigReg_D_reg[BiasBuffer_D][14] [11]),
        .I3(out[2]),
        .O(\ShiftReg_DP[11]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[11]_i_8 
       (.I0(out[1]),
        .I1(\BiasConfigReg_D_reg[SSP_D][15] [11]),
        .I2(out[15]),
        .I3(\BiasConfigReg_D_reg[PrSFBp_D][14] [11]),
        .I4(\ShiftReg_DP[11]_i_11_n_0 ),
        .O(\ShiftReg_DP[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[11]_i_9 
       (.I0(\BiasConfigReg_D_reg[OnBn_D][14] [11]),
        .I1(out[19]),
        .I2(\BiasConfigReg_D_reg[PrBp_D][14] [11]),
        .I3(out[16]),
        .O(\ShiftReg_DP[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \ShiftReg_DP[12]_i_10 
       (.I0(out[11]),
        .I1(\BiasConfigReg_D_reg[AdcCompBp_D][14] [14]),
        .I2(out[10]),
        .I3(\BiasConfigReg_D_reg[ColSelLowBn_D][14] [14]),
        .I4(\ShiftReg_DP[12]_i_14_n_0 ),
        .O(\ShiftReg_DP[12]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[12]_i_11 
       (.I0(\BiasConfigReg_D_reg[SSP_D][15] [12]),
        .I1(out[1]),
        .I2(Q[12]),
        .I3(out[0]),
        .O(\ShiftReg_DP[12]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \ShiftReg_DP[12]_i_12 
       (.I0(out[6]),
        .I1(\BiasConfigReg_D_reg[AEPuXBp_D][14] [14]),
        .I2(out[7]),
        .I3(\BiasConfigReg_D_reg[AEPdBn_D][14] [14]),
        .I4(\ShiftReg_DP[12]_i_15_n_0 ),
        .O(\ShiftReg_DP[12]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ShiftReg_DP[12]_i_13 
       (.I0(\BiasConfigReg_D_reg[PadFollBn_D][14] [14]),
        .I1(out[21]),
        .I2(\BiasConfigReg_D_reg[DiffBn_D][14] [14]),
        .I3(out[20]),
        .O(\ShiftReg_DP[12]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ShiftReg_DP[12]_i_14 
       (.I0(\BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [14]),
        .I1(out[8]),
        .I2(\BiasConfigReg_D_reg[DACBufBp_D][14] [14]),
        .I3(out[9]),
        .O(\ShiftReg_DP[12]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ShiftReg_DP[12]_i_15 
       (.I0(\BiasConfigReg_D_reg[IFRefrBn_D][14] [14]),
        .I1(out[4]),
        .I2(\BiasConfigReg_D_reg[AEPuYBp_D][14] [14]),
        .I3(out[5]),
        .O(\ShiftReg_DP[12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8BBBBBBBB)) 
    \ShiftReg_DP[12]_i_1__0 
       (.I0(\ShiftReg_DP_reg_n_0_[11] ),
        .I1(\FSM_onehot_State_DP_reg[38] ),
        .I2(\ShiftReg_DP[12]_i_2_n_0 ),
        .I3(\ShiftReg_DP[12]_i_3_n_0 ),
        .I4(\ShiftReg_DP[12]_i_4_n_0 ),
        .I5(\ShiftReg_DP[12]_i_5_n_0 ),
        .O(ShiftReg_DN[12]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \ShiftReg_DP[12]_i_2 
       (.I0(out[27]),
        .I1(\BiasConfigReg_D_reg[ApsOverflowLevel_D][8] [8]),
        .I2(out[26]),
        .I3(\BiasConfigReg_D_reg[ApsCas_D][8] [8]),
        .I4(\ShiftReg_DP[12]_i_6_n_0 ),
        .O(\ShiftReg_DP[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \ShiftReg_DP[12]_i_3 
       (.I0(\ShiftReg_DP[12]_i_7_n_0 ),
        .I1(\BiasConfigReg_D_reg[OnBn_D][14] [14]),
        .I2(out[19]),
        .I3(\BiasConfigReg_D_reg[OffBn_D][14] [14]),
        .I4(out[18]),
        .I5(\ShiftReg_DP[12]_i_8_n_0 ),
        .O(\ShiftReg_DP[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \ShiftReg_DP[12]_i_4 
       (.I0(\ShiftReg_DP[12]_i_9_n_0 ),
        .I1(\BiasConfigReg_D_reg[PrSFBp_D][14] [14]),
        .I2(out[15]),
        .I3(\BiasConfigReg_D_reg[RefrBp_D][14] [14]),
        .I4(out[14]),
        .I5(\ShiftReg_DP[12]_i_10_n_0 ),
        .O(\ShiftReg_DP[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000051005151)) 
    \ShiftReg_DP[12]_i_5 
       (.I0(\ShiftReg_DP[12]_i_11_n_0 ),
        .I1(out[3]),
        .I2(\BiasConfigReg_D_reg[IFThrBn_D][14] [14]),
        .I3(\BiasConfigReg_D_reg[BiasBuffer_D][14] [14]),
        .I4(out[2]),
        .I5(\ShiftReg_DP[12]_i_12_n_0 ),
        .O(\ShiftReg_DP[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ShiftReg_DP[12]_i_6 
       (.I0(\BiasConfigReg_D_reg[AdcRefHigh_D][8] [8]),
        .I1(out[25]),
        .I2(\BiasConfigReg_D_reg[AdcRefLow_D][8] [8]),
        .I3(out[24]),
        .O(\ShiftReg_DP[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ShiftReg_DP[12]_i_7 
       (.I0(\BiasConfigReg_D_reg[PixInvBn_D][14] [14]),
        .I1(out[17]),
        .I2(\BiasConfigReg_D_reg[PrBp_D][14] [14]),
        .I3(out[16]),
        .O(\ShiftReg_DP[12]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \ShiftReg_DP[12]_i_8 
       (.I0(out[23]),
        .I1(\BiasConfigReg_D_reg[AdcTestVoltage_D][8] [8]),
        .I2(out[22]),
        .I3(\BiasConfigReg_D_reg[LocalBufBn_D][14] [14]),
        .I4(\ShiftReg_DP[12]_i_13_n_0 ),
        .O(\ShiftReg_DP[12]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ShiftReg_DP[12]_i_9 
       (.I0(\BiasConfigReg_D_reg[ApsROSFBn_D][14] [14]),
        .I1(out[12]),
        .I2(\BiasConfigReg_D_reg[ReadoutBufBp_D][14] [14]),
        .I3(out[13]),
        .O(\ShiftReg_DP[12]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \ShiftReg_DP[13]_i_10 
       (.I0(out[11]),
        .I1(\BiasConfigReg_D_reg[AdcCompBp_D][14] [13]),
        .I2(out[10]),
        .I3(\BiasConfigReg_D_reg[ColSelLowBn_D][14] [13]),
        .I4(\ShiftReg_DP[13]_i_14_n_0 ),
        .O(\ShiftReg_DP[13]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[13]_i_11 
       (.I0(\BiasConfigReg_D_reg[SSP_D][15] [13]),
        .I1(out[1]),
        .I2(Q[13]),
        .I3(out[0]),
        .O(\ShiftReg_DP[13]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \ShiftReg_DP[13]_i_12 
       (.I0(out[6]),
        .I1(\BiasConfigReg_D_reg[AEPuXBp_D][14] [13]),
        .I2(out[7]),
        .I3(\BiasConfigReg_D_reg[AEPdBn_D][14] [13]),
        .I4(\ShiftReg_DP[13]_i_15_n_0 ),
        .O(\ShiftReg_DP[13]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ShiftReg_DP[13]_i_13 
       (.I0(\BiasConfigReg_D_reg[PadFollBn_D][14] [13]),
        .I1(out[21]),
        .I2(\BiasConfigReg_D_reg[DiffBn_D][14] [13]),
        .I3(out[20]),
        .O(\ShiftReg_DP[13]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ShiftReg_DP[13]_i_14 
       (.I0(\BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [13]),
        .I1(out[8]),
        .I2(\BiasConfigReg_D_reg[DACBufBp_D][14] [13]),
        .I3(out[9]),
        .O(\ShiftReg_DP[13]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ShiftReg_DP[13]_i_15 
       (.I0(\BiasConfigReg_D_reg[IFRefrBn_D][14] [13]),
        .I1(out[4]),
        .I2(\BiasConfigReg_D_reg[AEPuYBp_D][14] [13]),
        .I3(out[5]),
        .O(\ShiftReg_DP[13]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8BBBBBBBB)) 
    \ShiftReg_DP[13]_i_1__0 
       (.I0(\ShiftReg_DP_reg_n_0_[12] ),
        .I1(\FSM_onehot_State_DP_reg[38] ),
        .I2(\ShiftReg_DP[13]_i_2_n_0 ),
        .I3(\ShiftReg_DP[13]_i_3_n_0 ),
        .I4(\ShiftReg_DP[13]_i_4_n_0 ),
        .I5(\ShiftReg_DP[13]_i_5_n_0 ),
        .O(ShiftReg_DN[13]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \ShiftReg_DP[13]_i_2 
       (.I0(out[27]),
        .I1(\BiasConfigReg_D_reg[ApsOverflowLevel_D][8] [7]),
        .I2(out[26]),
        .I3(\BiasConfigReg_D_reg[ApsCas_D][8] [7]),
        .I4(\ShiftReg_DP[13]_i_6_n_0 ),
        .O(\ShiftReg_DP[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \ShiftReg_DP[13]_i_3 
       (.I0(\ShiftReg_DP[13]_i_7_n_0 ),
        .I1(\BiasConfigReg_D_reg[OnBn_D][14] [13]),
        .I2(out[19]),
        .I3(\BiasConfigReg_D_reg[OffBn_D][14] [13]),
        .I4(out[18]),
        .I5(\ShiftReg_DP[13]_i_8_n_0 ),
        .O(\ShiftReg_DP[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \ShiftReg_DP[13]_i_4 
       (.I0(\ShiftReg_DP[13]_i_9_n_0 ),
        .I1(\BiasConfigReg_D_reg[PrSFBp_D][14] [13]),
        .I2(out[15]),
        .I3(\BiasConfigReg_D_reg[RefrBp_D][14] [13]),
        .I4(out[14]),
        .I5(\ShiftReg_DP[13]_i_10_n_0 ),
        .O(\ShiftReg_DP[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000051005151)) 
    \ShiftReg_DP[13]_i_5 
       (.I0(\ShiftReg_DP[13]_i_11_n_0 ),
        .I1(out[3]),
        .I2(\BiasConfigReg_D_reg[IFThrBn_D][14] [13]),
        .I3(\BiasConfigReg_D_reg[BiasBuffer_D][14] [13]),
        .I4(out[2]),
        .I5(\ShiftReg_DP[13]_i_12_n_0 ),
        .O(\ShiftReg_DP[13]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ShiftReg_DP[13]_i_6 
       (.I0(\BiasConfigReg_D_reg[AdcRefHigh_D][8] [7]),
        .I1(out[25]),
        .I2(\BiasConfigReg_D_reg[AdcRefLow_D][8] [7]),
        .I3(out[24]),
        .O(\ShiftReg_DP[13]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ShiftReg_DP[13]_i_7 
       (.I0(\BiasConfigReg_D_reg[PixInvBn_D][14] [13]),
        .I1(out[17]),
        .I2(\BiasConfigReg_D_reg[PrBp_D][14] [13]),
        .I3(out[16]),
        .O(\ShiftReg_DP[13]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \ShiftReg_DP[13]_i_8 
       (.I0(out[22]),
        .I1(\BiasConfigReg_D_reg[LocalBufBn_D][14] [13]),
        .I2(out[23]),
        .I3(\BiasConfigReg_D_reg[AdcTestVoltage_D][8] [7]),
        .I4(\ShiftReg_DP[13]_i_13_n_0 ),
        .O(\ShiftReg_DP[13]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ShiftReg_DP[13]_i_9 
       (.I0(\BiasConfigReg_D_reg[ApsROSFBn_D][14] [13]),
        .I1(out[12]),
        .I2(\BiasConfigReg_D_reg[ReadoutBufBp_D][14] [13]),
        .I3(out[13]),
        .O(\ShiftReg_DP[13]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \ShiftReg_DP[14]_i_10 
       (.I0(out[11]),
        .I1(\BiasConfigReg_D_reg[AdcCompBp_D][14] [12]),
        .I2(out[10]),
        .I3(\BiasConfigReg_D_reg[ColSelLowBn_D][14] [12]),
        .I4(\ShiftReg_DP[14]_i_14_n_0 ),
        .O(\ShiftReg_DP[14]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[14]_i_11 
       (.I0(Q[14]),
        .I1(out[0]),
        .I2(\BiasConfigReg_D_reg[SSP_D][15] [14]),
        .I3(out[1]),
        .O(\ShiftReg_DP[14]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \ShiftReg_DP[14]_i_12 
       (.I0(out[7]),
        .I1(\BiasConfigReg_D_reg[AEPdBn_D][14] [12]),
        .I2(out[6]),
        .I3(\BiasConfigReg_D_reg[AEPuXBp_D][14] [12]),
        .I4(\ShiftReg_DP[14]_i_15_n_0 ),
        .O(\ShiftReg_DP[14]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ShiftReg_DP[14]_i_13 
       (.I0(\BiasConfigReg_D_reg[DiffBn_D][14] [12]),
        .I1(out[20]),
        .I2(\BiasConfigReg_D_reg[PadFollBn_D][14] [12]),
        .I3(out[21]),
        .O(\ShiftReg_DP[14]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ShiftReg_DP[14]_i_14 
       (.I0(\BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [12]),
        .I1(out[8]),
        .I2(\BiasConfigReg_D_reg[DACBufBp_D][14] [12]),
        .I3(out[9]),
        .O(\ShiftReg_DP[14]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ShiftReg_DP[14]_i_15 
       (.I0(\BiasConfigReg_D_reg[AEPuYBp_D][14] [12]),
        .I1(out[5]),
        .I2(\BiasConfigReg_D_reg[IFRefrBn_D][14] [12]),
        .I3(out[4]),
        .O(\ShiftReg_DP[14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8BBBBBBBB)) 
    \ShiftReg_DP[14]_i_1__0 
       (.I0(\ShiftReg_DP_reg_n_0_[13] ),
        .I1(\FSM_onehot_State_DP_reg[38] ),
        .I2(\ShiftReg_DP[14]_i_2_n_0 ),
        .I3(\ShiftReg_DP[14]_i_3_n_0 ),
        .I4(\ShiftReg_DP[14]_i_4_n_0 ),
        .I5(\ShiftReg_DP[14]_i_5_n_0 ),
        .O(ShiftReg_DN[14]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \ShiftReg_DP[14]_i_2 
       (.I0(out[27]),
        .I1(\BiasConfigReg_D_reg[ApsOverflowLevel_D][8] [6]),
        .I2(out[26]),
        .I3(\BiasConfigReg_D_reg[ApsCas_D][8] [6]),
        .I4(\ShiftReg_DP[14]_i_6_n_0 ),
        .O(\ShiftReg_DP[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \ShiftReg_DP[14]_i_3 
       (.I0(\ShiftReg_DP[14]_i_7_n_0 ),
        .I1(\BiasConfigReg_D_reg[OnBn_D][14] [12]),
        .I2(out[19]),
        .I3(\BiasConfigReg_D_reg[OffBn_D][14] [12]),
        .I4(out[18]),
        .I5(\ShiftReg_DP[14]_i_8_n_0 ),
        .O(\ShiftReg_DP[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \ShiftReg_DP[14]_i_4 
       (.I0(\ShiftReg_DP[14]_i_9_n_0 ),
        .I1(\BiasConfigReg_D_reg[RefrBp_D][14] [12]),
        .I2(out[14]),
        .I3(\BiasConfigReg_D_reg[PrSFBp_D][14] [12]),
        .I4(out[15]),
        .I5(\ShiftReg_DP[14]_i_10_n_0 ),
        .O(\ShiftReg_DP[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000051005151)) 
    \ShiftReg_DP[14]_i_5 
       (.I0(\ShiftReg_DP[14]_i_11_n_0 ),
        .I1(out[3]),
        .I2(\BiasConfigReg_D_reg[IFThrBn_D][14] [12]),
        .I3(\BiasConfigReg_D_reg[BiasBuffer_D][14] [12]),
        .I4(out[2]),
        .I5(\ShiftReg_DP[14]_i_12_n_0 ),
        .O(\ShiftReg_DP[14]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ShiftReg_DP[14]_i_6 
       (.I0(\BiasConfigReg_D_reg[AdcRefHigh_D][8] [6]),
        .I1(out[25]),
        .I2(\BiasConfigReg_D_reg[AdcRefLow_D][8] [6]),
        .I3(out[24]),
        .O(\ShiftReg_DP[14]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ShiftReg_DP[14]_i_7 
       (.I0(\BiasConfigReg_D_reg[PixInvBn_D][14] [12]),
        .I1(out[17]),
        .I2(\BiasConfigReg_D_reg[PrBp_D][14] [12]),
        .I3(out[16]),
        .O(\ShiftReg_DP[14]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \ShiftReg_DP[14]_i_8 
       (.I0(out[23]),
        .I1(\BiasConfigReg_D_reg[AdcTestVoltage_D][8] [6]),
        .I2(out[22]),
        .I3(\BiasConfigReg_D_reg[LocalBufBn_D][14] [12]),
        .I4(\ShiftReg_DP[14]_i_13_n_0 ),
        .O(\ShiftReg_DP[14]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ShiftReg_DP[14]_i_9 
       (.I0(\BiasConfigReg_D_reg[ReadoutBufBp_D][14] [12]),
        .I1(out[13]),
        .I2(\BiasConfigReg_D_reg[ApsROSFBn_D][14] [12]),
        .I3(out[12]),
        .O(\ShiftReg_DP[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \ShiftReg_DP[15]_i_2 
       (.I0(\ShiftReg_DP_reg_n_0_[14] ),
        .I1(\FSM_onehot_State_DP_reg[38] ),
        .I2(Q[15]),
        .I3(out[0]),
        .I4(\BiasConfigReg_D_reg[SSP_D][15] [15]),
        .I5(out[1]),
        .O(ShiftReg_DN[15]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[1]_i_10 
       (.I0(out[11]),
        .I1(\BiasConfigReg_D_reg[AdcCompBp_D][14] [1]),
        .I2(out[10]),
        .I3(\BiasConfigReg_D_reg[ColSelLowBn_D][14] [1]),
        .I4(\ShiftReg_DP[1]_i_14_n_0 ),
        .O(\ShiftReg_DP[1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[1]_i_11 
       (.I0(Q[1]),
        .I1(out[0]),
        .I2(\BiasConfigReg_D_reg[SSP_D][15] [1]),
        .I3(out[1]),
        .O(\ShiftReg_DP[1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[1]_i_12 
       (.I0(out[7]),
        .I1(\BiasConfigReg_D_reg[AEPdBn_D][14] [1]),
        .I2(out[6]),
        .I3(\BiasConfigReg_D_reg[AEPuXBp_D][14] [1]),
        .I4(\ShiftReg_DP[1]_i_15_n_0 ),
        .O(\ShiftReg_DP[1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[1]_i_13 
       (.I0(\BiasConfigReg_D_reg[DiffBn_D][14] [1]),
        .I1(out[20]),
        .I2(\BiasConfigReg_D_reg[PadFollBn_D][14] [1]),
        .I3(out[21]),
        .O(\ShiftReg_DP[1]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[1]_i_14 
       (.I0(\BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [1]),
        .I1(out[8]),
        .I2(\BiasConfigReg_D_reg[DACBufBp_D][14] [1]),
        .I3(out[9]),
        .O(\ShiftReg_DP[1]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[1]_i_15 
       (.I0(\BiasConfigReg_D_reg[AEPuYBp_D][14] [1]),
        .I1(out[5]),
        .I2(\BiasConfigReg_D_reg[IFRefrBn_D][14] [1]),
        .I3(out[4]),
        .O(\ShiftReg_DP[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8BBBBBBBB)) 
    \ShiftReg_DP[1]_i_1__2 
       (.I0(\ShiftReg_DP_reg_n_0_[0] ),
        .I1(\FSM_onehot_State_DP_reg[38] ),
        .I2(\ShiftReg_DP[1]_i_2__0_n_0 ),
        .I3(\ShiftReg_DP[1]_i_3__0_n_0 ),
        .I4(\ShiftReg_DP[1]_i_4__0_n_0 ),
        .I5(\ShiftReg_DP[1]_i_5__0_n_0 ),
        .O(ShiftReg_DN[1]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[1]_i_2__0 
       (.I0(out[27]),
        .I1(\BiasConfigReg_D_reg[ApsOverflowLevel_D][8] [1]),
        .I2(out[26]),
        .I3(\BiasConfigReg_D_reg[ApsCas_D][8] [1]),
        .I4(\ShiftReg_DP[1]_i_6_n_0 ),
        .O(\ShiftReg_DP[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \ShiftReg_DP[1]_i_3__0 
       (.I0(\ShiftReg_DP[1]_i_7_n_0 ),
        .I1(\BiasConfigReg_D_reg[OffBn_D][14] [1]),
        .I2(out[18]),
        .I3(\BiasConfigReg_D_reg[OnBn_D][14] [1]),
        .I4(out[19]),
        .I5(\ShiftReg_DP[1]_i_8_n_0 ),
        .O(\ShiftReg_DP[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \ShiftReg_DP[1]_i_4__0 
       (.I0(\ShiftReg_DP[1]_i_9_n_0 ),
        .I1(\BiasConfigReg_D_reg[RefrBp_D][14] [1]),
        .I2(out[14]),
        .I3(\BiasConfigReg_D_reg[PrSFBp_D][14] [1]),
        .I4(out[15]),
        .I5(\ShiftReg_DP[1]_i_10_n_0 ),
        .O(\ShiftReg_DP[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000151515)) 
    \ShiftReg_DP[1]_i_5__0 
       (.I0(\ShiftReg_DP[1]_i_11_n_0 ),
        .I1(\BiasConfigReg_D_reg[IFThrBn_D][14] [1]),
        .I2(out[3]),
        .I3(\BiasConfigReg_D_reg[BiasBuffer_D][14] [1]),
        .I4(out[2]),
        .I5(\ShiftReg_DP[1]_i_12_n_0 ),
        .O(\ShiftReg_DP[1]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[1]_i_6 
       (.I0(\BiasConfigReg_D_reg[AdcRefHigh_D][8] [1]),
        .I1(out[25]),
        .I2(\BiasConfigReg_D_reg[AdcRefLow_D][8] [1]),
        .I3(out[24]),
        .O(\ShiftReg_DP[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[1]_i_7 
       (.I0(\BiasConfigReg_D_reg[PrBp_D][14] [1]),
        .I1(out[16]),
        .I2(\BiasConfigReg_D_reg[PixInvBn_D][14] [1]),
        .I3(out[17]),
        .O(\ShiftReg_DP[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[1]_i_8 
       (.I0(out[22]),
        .I1(\BiasConfigReg_D_reg[LocalBufBn_D][14] [1]),
        .I2(out[23]),
        .I3(\BiasConfigReg_D_reg[AdcTestVoltage_D][8] [1]),
        .I4(\ShiftReg_DP[1]_i_13_n_0 ),
        .O(\ShiftReg_DP[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[1]_i_9 
       (.I0(\BiasConfigReg_D_reg[ApsROSFBn_D][14] [1]),
        .I1(out[12]),
        .I2(\BiasConfigReg_D_reg[ReadoutBufBp_D][14] [1]),
        .I3(out[13]),
        .O(\ShiftReg_DP[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[2]_i_10 
       (.I0(out[15]),
        .I1(\BiasConfigReg_D_reg[PrSFBp_D][14] [2]),
        .I2(out[14]),
        .I3(\BiasConfigReg_D_reg[RefrBp_D][14] [2]),
        .I4(\ShiftReg_DP[2]_i_14_n_0 ),
        .O(\ShiftReg_DP[2]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[2]_i_11 
       (.I0(\BiasConfigReg_D_reg[SSP_D][15] [2]),
        .I1(out[1]),
        .I2(Q[2]),
        .I3(out[0]),
        .O(\ShiftReg_DP[2]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[2]_i_12 
       (.I0(out[6]),
        .I1(\BiasConfigReg_D_reg[AEPuXBp_D][14] [2]),
        .I2(out[7]),
        .I3(\BiasConfigReg_D_reg[AEPdBn_D][14] [2]),
        .I4(\ShiftReg_DP[2]_i_15_n_0 ),
        .O(\ShiftReg_DP[2]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[2]_i_13 
       (.I0(\BiasConfigReg_D_reg[DiffBn_D][14] [2]),
        .I1(out[20]),
        .I2(\BiasConfigReg_D_reg[PadFollBn_D][14] [2]),
        .I3(out[21]),
        .O(\ShiftReg_DP[2]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[2]_i_14 
       (.I0(\BiasConfigReg_D_reg[ReadoutBufBp_D][14] [2]),
        .I1(out[13]),
        .I2(\BiasConfigReg_D_reg[ApsROSFBn_D][14] [2]),
        .I3(out[12]),
        .O(\ShiftReg_DP[2]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[2]_i_15 
       (.I0(\BiasConfigReg_D_reg[AEPuYBp_D][14] [2]),
        .I1(out[5]),
        .I2(\BiasConfigReg_D_reg[IFRefrBn_D][14] [2]),
        .I3(out[4]),
        .O(\ShiftReg_DP[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8BBBBBBBB)) 
    \ShiftReg_DP[2]_i_1__2 
       (.I0(\ShiftReg_DP_reg_n_0_[1] ),
        .I1(\FSM_onehot_State_DP_reg[38] ),
        .I2(\ShiftReg_DP[2]_i_2__0_n_0 ),
        .I3(\ShiftReg_DP[2]_i_3__0_n_0 ),
        .I4(\ShiftReg_DP[2]_i_4_n_0 ),
        .I5(\ShiftReg_DP[2]_i_5_n_0 ),
        .O(ShiftReg_DN[2]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[2]_i_2__0 
       (.I0(out[27]),
        .I1(\BiasConfigReg_D_reg[ApsOverflowLevel_D][8] [2]),
        .I2(out[26]),
        .I3(\BiasConfigReg_D_reg[ApsCas_D][8] [2]),
        .I4(\ShiftReg_DP[2]_i_6_n_0 ),
        .O(\ShiftReg_DP[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \ShiftReg_DP[2]_i_3__0 
       (.I0(\ShiftReg_DP[2]_i_7_n_0 ),
        .I1(\BiasConfigReg_D_reg[PrBp_D][14] [2]),
        .I2(out[16]),
        .I3(\BiasConfigReg_D_reg[PixInvBn_D][14] [2]),
        .I4(out[17]),
        .I5(\ShiftReg_DP[2]_i_8_n_0 ),
        .O(\ShiftReg_DP[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \ShiftReg_DP[2]_i_4 
       (.I0(\ShiftReg_DP[2]_i_9_n_0 ),
        .I1(\BiasConfigReg_D_reg[ColSelLowBn_D][14] [2]),
        .I2(out[10]),
        .I3(\BiasConfigReg_D_reg[AdcCompBp_D][14] [2]),
        .I4(out[11]),
        .I5(\ShiftReg_DP[2]_i_10_n_0 ),
        .O(\ShiftReg_DP[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000151515)) 
    \ShiftReg_DP[2]_i_5 
       (.I0(\ShiftReg_DP[2]_i_11_n_0 ),
        .I1(\BiasConfigReg_D_reg[BiasBuffer_D][14] [2]),
        .I2(out[2]),
        .I3(\BiasConfigReg_D_reg[IFThrBn_D][14] [2]),
        .I4(out[3]),
        .I5(\ShiftReg_DP[2]_i_12_n_0 ),
        .O(\ShiftReg_DP[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[2]_i_6 
       (.I0(\BiasConfigReg_D_reg[AdcRefHigh_D][8] [2]),
        .I1(out[25]),
        .I2(\BiasConfigReg_D_reg[AdcRefLow_D][8] [2]),
        .I3(out[24]),
        .O(\ShiftReg_DP[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[2]_i_7 
       (.I0(\BiasConfigReg_D_reg[OffBn_D][14] [2]),
        .I1(out[18]),
        .I2(\BiasConfigReg_D_reg[OnBn_D][14] [2]),
        .I3(out[19]),
        .O(\ShiftReg_DP[2]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[2]_i_8 
       (.I0(out[22]),
        .I1(\BiasConfigReg_D_reg[LocalBufBn_D][14] [2]),
        .I2(out[23]),
        .I3(\BiasConfigReg_D_reg[AdcTestVoltage_D][8] [2]),
        .I4(\ShiftReg_DP[2]_i_13_n_0 ),
        .O(\ShiftReg_DP[2]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[2]_i_9 
       (.I0(\BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [2]),
        .I1(out[8]),
        .I2(\BiasConfigReg_D_reg[DACBufBp_D][14] [2]),
        .I3(out[9]),
        .O(\ShiftReg_DP[2]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[3]_i_10 
       (.I0(\BiasConfigReg_D_reg[AdcRefHigh_D][8] [3]),
        .I1(out[25]),
        .I2(\BiasConfigReg_D_reg[AdcRefLow_D][8] [3]),
        .I3(out[24]),
        .O(\ShiftReg_DP[3]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[3]_i_11 
       (.I0(\BiasConfigReg_D_reg[PixInvBn_D][14] [3]),
        .I1(out[17]),
        .I2(\BiasConfigReg_D_reg[PrBp_D][14] [3]),
        .I3(out[16]),
        .O(\ShiftReg_DP[3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[3]_i_12 
       (.I0(out[22]),
        .I1(\BiasConfigReg_D_reg[LocalBufBn_D][14] [3]),
        .I2(out[23]),
        .I3(\BiasConfigReg_D_reg[AdcTestVoltage_D][8] [3]),
        .I4(\ShiftReg_DP[3]_i_15_n_0 ),
        .O(\ShiftReg_DP[3]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[3]_i_13 
       (.I0(\BiasConfigReg_D_reg[DACBufBp_D][14] [3]),
        .I1(out[9]),
        .I2(\BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [3]),
        .I3(out[8]),
        .O(\ShiftReg_DP[3]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[3]_i_14 
       (.I0(\BiasConfigReg_D_reg[AEPuYBp_D][14] [3]),
        .I1(out[5]),
        .I2(\BiasConfigReg_D_reg[IFRefrBn_D][14] [3]),
        .I3(out[4]),
        .O(\ShiftReg_DP[3]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[3]_i_15 
       (.I0(\BiasConfigReg_D_reg[DiffBn_D][14] [3]),
        .I1(out[20]),
        .I2(\BiasConfigReg_D_reg[PadFollBn_D][14] [3]),
        .I3(out[21]),
        .O(\ShiftReg_DP[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    \ShiftReg_DP[3]_i_1__2 
       (.I0(\ShiftReg_DP_reg_n_0_[2] ),
        .I1(\FSM_onehot_State_DP_reg[38] ),
        .I2(\ShiftReg_DP[3]_i_2__0_n_0 ),
        .I3(\ShiftReg_DP[3]_i_3_n_0 ),
        .I4(\ShiftReg_DP[3]_i_4_n_0 ),
        .I5(\ShiftReg_DP[3]_i_5_n_0 ),
        .O(ShiftReg_DN[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \ShiftReg_DP[3]_i_2__0 
       (.I0(\ShiftReg_DP[3]_i_6_n_0 ),
        .I1(\BiasConfigReg_D_reg[PrSFBp_D][14] [3]),
        .I2(out[15]),
        .I3(\BiasConfigReg_D_reg[RefrBp_D][14] [3]),
        .I4(out[14]),
        .I5(\ShiftReg_DP[3]_i_7_n_0 ),
        .O(\ShiftReg_DP[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \ShiftReg_DP[3]_i_3 
       (.I0(\ShiftReg_DP[3]_i_8_n_0 ),
        .I1(\BiasConfigReg_D_reg[BiasBuffer_D][14] [3]),
        .I2(out[2]),
        .I3(\BiasConfigReg_D_reg[IFThrBn_D][14] [3]),
        .I4(out[3]),
        .I5(\ShiftReg_DP[3]_i_9_n_0 ),
        .O(\ShiftReg_DP[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[3]_i_4 
       (.I0(out[27]),
        .I1(\BiasConfigReg_D_reg[ApsOverflowLevel_D][8] [3]),
        .I2(out[26]),
        .I3(\BiasConfigReg_D_reg[ApsCas_D][8] [3]),
        .I4(\ShiftReg_DP[3]_i_10_n_0 ),
        .O(\ShiftReg_DP[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \ShiftReg_DP[3]_i_5 
       (.I0(\ShiftReg_DP[3]_i_11_n_0 ),
        .I1(\BiasConfigReg_D_reg[OnBn_D][14] [3]),
        .I2(out[19]),
        .I3(\BiasConfigReg_D_reg[OffBn_D][14] [3]),
        .I4(out[18]),
        .I5(\ShiftReg_DP[3]_i_12_n_0 ),
        .O(\ShiftReg_DP[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[3]_i_6 
       (.I0(\BiasConfigReg_D_reg[ReadoutBufBp_D][14] [3]),
        .I1(out[13]),
        .I2(\BiasConfigReg_D_reg[ApsROSFBn_D][14] [3]),
        .I3(out[12]),
        .O(\ShiftReg_DP[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[3]_i_7 
       (.I0(out[11]),
        .I1(\BiasConfigReg_D_reg[AdcCompBp_D][14] [3]),
        .I2(out[10]),
        .I3(\BiasConfigReg_D_reg[ColSelLowBn_D][14] [3]),
        .I4(\ShiftReg_DP[3]_i_13_n_0 ),
        .O(\ShiftReg_DP[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[3]_i_8 
       (.I0(\BiasConfigReg_D_reg[SSP_D][15] [3]),
        .I1(out[1]),
        .I2(Q[3]),
        .I3(out[0]),
        .O(\ShiftReg_DP[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[3]_i_9 
       (.I0(out[7]),
        .I1(\BiasConfigReg_D_reg[AEPdBn_D][14] [3]),
        .I2(out[6]),
        .I3(\BiasConfigReg_D_reg[AEPuXBp_D][14] [3]),
        .I4(\ShiftReg_DP[3]_i_14_n_0 ),
        .O(\ShiftReg_DP[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[4]_i_10 
       (.I0(out[11]),
        .I1(\BiasConfigReg_D_reg[AdcCompBp_D][14] [4]),
        .I2(out[10]),
        .I3(\BiasConfigReg_D_reg[ColSelLowBn_D][14] [4]),
        .I4(\ShiftReg_DP[4]_i_14_n_0 ),
        .O(\ShiftReg_DP[4]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[4]_i_11 
       (.I0(Q[4]),
        .I1(out[0]),
        .I2(\BiasConfigReg_D_reg[SSP_D][15] [4]),
        .I3(out[1]),
        .O(\ShiftReg_DP[4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[4]_i_12 
       (.I0(out[6]),
        .I1(\BiasConfigReg_D_reg[AEPuXBp_D][14] [4]),
        .I2(out[7]),
        .I3(\BiasConfigReg_D_reg[AEPdBn_D][14] [4]),
        .I4(\ShiftReg_DP[4]_i_15_n_0 ),
        .O(\ShiftReg_DP[4]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[4]_i_13 
       (.I0(\BiasConfigReg_D_reg[DiffBn_D][14] [4]),
        .I1(out[20]),
        .I2(\BiasConfigReg_D_reg[PadFollBn_D][14] [4]),
        .I3(out[21]),
        .O(\ShiftReg_DP[4]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[4]_i_14 
       (.I0(\BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [4]),
        .I1(out[8]),
        .I2(\BiasConfigReg_D_reg[DACBufBp_D][14] [4]),
        .I3(out[9]),
        .O(\ShiftReg_DP[4]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[4]_i_15 
       (.I0(\BiasConfigReg_D_reg[IFRefrBn_D][14] [4]),
        .I1(out[4]),
        .I2(\BiasConfigReg_D_reg[AEPuYBp_D][14] [4]),
        .I3(out[5]),
        .O(\ShiftReg_DP[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8BBBBBBBB)) 
    \ShiftReg_DP[4]_i_1__2 
       (.I0(\ShiftReg_DP_reg_n_0_[3] ),
        .I1(\FSM_onehot_State_DP_reg[38] ),
        .I2(\ShiftReg_DP[4]_i_2__0_n_0 ),
        .I3(\ShiftReg_DP[4]_i_3_n_0 ),
        .I4(\ShiftReg_DP[4]_i_4_n_0 ),
        .I5(\ShiftReg_DP[4]_i_5_n_0 ),
        .O(ShiftReg_DN[4]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[4]_i_2__0 
       (.I0(out[26]),
        .I1(\BiasConfigReg_D_reg[ApsCas_D][8] [4]),
        .I2(out[27]),
        .I3(\BiasConfigReg_D_reg[ApsOverflowLevel_D][8] [4]),
        .I4(\ShiftReg_DP[4]_i_6_n_0 ),
        .O(\ShiftReg_DP[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \ShiftReg_DP[4]_i_3 
       (.I0(\ShiftReg_DP[4]_i_7_n_0 ),
        .I1(\BiasConfigReg_D_reg[OffBn_D][14] [4]),
        .I2(out[18]),
        .I3(\BiasConfigReg_D_reg[OnBn_D][14] [4]),
        .I4(out[19]),
        .I5(\ShiftReg_DP[4]_i_8_n_0 ),
        .O(\ShiftReg_DP[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \ShiftReg_DP[4]_i_4 
       (.I0(\ShiftReg_DP[4]_i_9_n_0 ),
        .I1(\BiasConfigReg_D_reg[RefrBp_D][14] [4]),
        .I2(out[14]),
        .I3(\BiasConfigReg_D_reg[PrSFBp_D][14] [4]),
        .I4(out[15]),
        .I5(\ShiftReg_DP[4]_i_10_n_0 ),
        .O(\ShiftReg_DP[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000151515)) 
    \ShiftReg_DP[4]_i_5 
       (.I0(\ShiftReg_DP[4]_i_11_n_0 ),
        .I1(\BiasConfigReg_D_reg[IFThrBn_D][14] [4]),
        .I2(out[3]),
        .I3(\BiasConfigReg_D_reg[BiasBuffer_D][14] [4]),
        .I4(out[2]),
        .I5(\ShiftReg_DP[4]_i_12_n_0 ),
        .O(\ShiftReg_DP[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[4]_i_6 
       (.I0(\BiasConfigReg_D_reg[AdcRefLow_D][8] [4]),
        .I1(out[24]),
        .I2(\BiasConfigReg_D_reg[AdcRefHigh_D][8] [4]),
        .I3(out[25]),
        .O(\ShiftReg_DP[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[4]_i_7 
       (.I0(\BiasConfigReg_D_reg[PrBp_D][14] [4]),
        .I1(out[16]),
        .I2(\BiasConfigReg_D_reg[PixInvBn_D][14] [4]),
        .I3(out[17]),
        .O(\ShiftReg_DP[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[4]_i_8 
       (.I0(out[22]),
        .I1(\BiasConfigReg_D_reg[LocalBufBn_D][14] [4]),
        .I2(out[23]),
        .I3(\BiasConfigReg_D_reg[AdcTestVoltage_D][8] [4]),
        .I4(\ShiftReg_DP[4]_i_13_n_0 ),
        .O(\ShiftReg_DP[4]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[4]_i_9 
       (.I0(\BiasConfigReg_D_reg[ApsROSFBn_D][14] [4]),
        .I1(out[12]),
        .I2(\BiasConfigReg_D_reg[ReadoutBufBp_D][14] [4]),
        .I3(out[13]),
        .O(\ShiftReg_DP[4]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[5]_i_10 
       (.I0(out[11]),
        .I1(\BiasConfigReg_D_reg[AdcCompBp_D][14] [5]),
        .I2(out[10]),
        .I3(\BiasConfigReg_D_reg[ColSelLowBn_D][14] [5]),
        .I4(\ShiftReg_DP[5]_i_14_n_0 ),
        .O(\ShiftReg_DP[5]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[5]_i_11 
       (.I0(\BiasConfigReg_D_reg[SSP_D][15] [5]),
        .I1(out[1]),
        .I2(Q[5]),
        .I3(out[0]),
        .O(\ShiftReg_DP[5]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[5]_i_12 
       (.I0(out[6]),
        .I1(\BiasConfigReg_D_reg[AEPuXBp_D][14] [5]),
        .I2(out[7]),
        .I3(\BiasConfigReg_D_reg[AEPdBn_D][14] [5]),
        .I4(\ShiftReg_DP[5]_i_15_n_0 ),
        .O(\ShiftReg_DP[5]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[5]_i_13 
       (.I0(\BiasConfigReg_D_reg[PadFollBn_D][14] [5]),
        .I1(out[21]),
        .I2(\BiasConfigReg_D_reg[DiffBn_D][14] [5]),
        .I3(out[20]),
        .O(\ShiftReg_DP[5]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[5]_i_14 
       (.I0(\BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [5]),
        .I1(out[8]),
        .I2(\BiasConfigReg_D_reg[DACBufBp_D][14] [5]),
        .I3(out[9]),
        .O(\ShiftReg_DP[5]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[5]_i_15 
       (.I0(\BiasConfigReg_D_reg[AEPuYBp_D][14] [5]),
        .I1(out[5]),
        .I2(\BiasConfigReg_D_reg[IFRefrBn_D][14] [5]),
        .I3(out[4]),
        .O(\ShiftReg_DP[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8BBBBBBBB)) 
    \ShiftReg_DP[5]_i_1__2 
       (.I0(\ShiftReg_DP_reg_n_0_[4] ),
        .I1(\FSM_onehot_State_DP_reg[38] ),
        .I2(\ShiftReg_DP[5]_i_2_n_0 ),
        .I3(\ShiftReg_DP[5]_i_3_n_0 ),
        .I4(\ShiftReg_DP[5]_i_4_n_0 ),
        .I5(\ShiftReg_DP[5]_i_5_n_0 ),
        .O(ShiftReg_DN[5]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[5]_i_2 
       (.I0(out[27]),
        .I1(\BiasConfigReg_D_reg[ApsOverflowLevel_D][8] [5]),
        .I2(out[26]),
        .I3(\BiasConfigReg_D_reg[ApsCas_D][8] [5]),
        .I4(\ShiftReg_DP[5]_i_6_n_0 ),
        .O(\ShiftReg_DP[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \ShiftReg_DP[5]_i_3 
       (.I0(\ShiftReg_DP[5]_i_7_n_0 ),
        .I1(\BiasConfigReg_D_reg[OnBn_D][14] [5]),
        .I2(out[19]),
        .I3(\BiasConfigReg_D_reg[OffBn_D][14] [5]),
        .I4(out[18]),
        .I5(\ShiftReg_DP[5]_i_8_n_0 ),
        .O(\ShiftReg_DP[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \ShiftReg_DP[5]_i_4 
       (.I0(\ShiftReg_DP[5]_i_9_n_0 ),
        .I1(\BiasConfigReg_D_reg[RefrBp_D][14] [5]),
        .I2(out[14]),
        .I3(\BiasConfigReg_D_reg[PrSFBp_D][14] [5]),
        .I4(out[15]),
        .I5(\ShiftReg_DP[5]_i_10_n_0 ),
        .O(\ShiftReg_DP[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000151515)) 
    \ShiftReg_DP[5]_i_5 
       (.I0(\ShiftReg_DP[5]_i_11_n_0 ),
        .I1(\BiasConfigReg_D_reg[IFThrBn_D][14] [5]),
        .I2(out[3]),
        .I3(\BiasConfigReg_D_reg[BiasBuffer_D][14] [5]),
        .I4(out[2]),
        .I5(\ShiftReg_DP[5]_i_12_n_0 ),
        .O(\ShiftReg_DP[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[5]_i_6 
       (.I0(\BiasConfigReg_D_reg[AdcRefHigh_D][8] [5]),
        .I1(out[25]),
        .I2(\BiasConfigReg_D_reg[AdcRefLow_D][8] [5]),
        .I3(out[24]),
        .O(\ShiftReg_DP[5]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[5]_i_7 
       (.I0(\BiasConfigReg_D_reg[PrBp_D][14] [5]),
        .I1(out[16]),
        .I2(\BiasConfigReg_D_reg[PixInvBn_D][14] [5]),
        .I3(out[17]),
        .O(\ShiftReg_DP[5]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[5]_i_8 
       (.I0(out[22]),
        .I1(\BiasConfigReg_D_reg[LocalBufBn_D][14] [5]),
        .I2(out[23]),
        .I3(\BiasConfigReg_D_reg[AdcTestVoltage_D][8] [5]),
        .I4(\ShiftReg_DP[5]_i_13_n_0 ),
        .O(\ShiftReg_DP[5]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[5]_i_9 
       (.I0(\BiasConfigReg_D_reg[ApsROSFBn_D][14] [5]),
        .I1(out[12]),
        .I2(\BiasConfigReg_D_reg[ReadoutBufBp_D][14] [5]),
        .I3(out[13]),
        .O(\ShiftReg_DP[5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[6]_i_10 
       (.I0(out[11]),
        .I1(\BiasConfigReg_D_reg[AdcCompBp_D][14] [6]),
        .I2(out[2]),
        .I3(\BiasConfigReg_D_reg[BiasBuffer_D][14] [6]),
        .I4(\ShiftReg_DP[6]_i_12_n_0 ),
        .O(\ShiftReg_DP[6]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[6]_i_11 
       (.I0(\BiasConfigReg_D_reg[PadFollBn_D][14] [6]),
        .I1(out[21]),
        .I2(\BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [6]),
        .I3(out[8]),
        .O(\ShiftReg_DP[6]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[6]_i_12 
       (.I0(\BiasConfigReg_D_reg[PixInvBn_D][14] [6]),
        .I1(out[17]),
        .I2(\BiasConfigReg_D_reg[IFRefrBn_D][14] [6]),
        .I3(out[4]),
        .O(\ShiftReg_DP[6]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hBBB8BBBB)) 
    \ShiftReg_DP[6]_i_1__2 
       (.I0(\ShiftReg_DP_reg_n_0_[5] ),
        .I1(\FSM_onehot_State_DP_reg[38] ),
        .I2(\ShiftReg_DP[6]_i_2_n_0 ),
        .I3(\ShiftReg_DP[6]_i_3_n_0 ),
        .I4(\ShiftReg_DP[6]_i_4_n_0 ),
        .O(ShiftReg_DN[6]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \ShiftReg_DP[6]_i_2 
       (.I0(\ShiftReg_DP[6]_i_5_n_0 ),
        .I1(\ShiftReg_DP[6]_i_6_n_0 ),
        .I2(\BiasConfigReg_D_reg[ReadoutBufBp_D][14] [6]),
        .I3(out[13]),
        .I4(\BiasConfigReg_D_reg[DACBufBp_D][14] [6]),
        .I5(out[9]),
        .O(\ShiftReg_DP[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \ShiftReg_DP[6]_i_3 
       (.I0(\ShiftReg_DP[6]_i_7_n_0 ),
        .I1(\BiasConfigReg_D_reg[OnBn_D][14] [6]),
        .I2(out[19]),
        .I3(\BiasConfigReg_D_reg[OffBn_D][14] [6]),
        .I4(out[18]),
        .I5(\ShiftReg_DP[6]_i_8_n_0 ),
        .O(\ShiftReg_DP[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000151515)) 
    \ShiftReg_DP[6]_i_4 
       (.I0(\ShiftReg_DP[6]_i_9_n_0 ),
        .I1(\BiasConfigReg_D_reg[PrSFBp_D][14] [6]),
        .I2(out[15]),
        .I3(\BiasConfigReg_D_reg[ColSelLowBn_D][14] [6]),
        .I4(out[10]),
        .I5(\ShiftReg_DP[6]_i_10_n_0 ),
        .O(\ShiftReg_DP[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ShiftReg_DP[6]_i_5 
       (.I0(\BiasConfigReg_D_reg[RefrBp_D][14] [6]),
        .I1(out[14]),
        .I2(out[0]),
        .I3(Q[6]),
        .I4(out[3]),
        .I5(\BiasConfigReg_D_reg[IFThrBn_D][14] [6]),
        .O(\ShiftReg_DP[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[6]_i_6 
       (.I0(\BiasConfigReg_D_reg[SSP_D][15] [6]),
        .I1(out[1]),
        .I2(\BiasConfigReg_D_reg[ApsROSFBn_D][14] [6]),
        .I3(out[12]),
        .O(\ShiftReg_DP[6]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[6]_i_7 
       (.I0(\BiasConfigReg_D_reg[PrBp_D][14] [6]),
        .I1(out[16]),
        .I2(\BiasConfigReg_D_reg[AEPuYBp_D][14] [6]),
        .I3(out[5]),
        .O(\ShiftReg_DP[6]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[6]_i_8 
       (.I0(out[7]),
        .I1(\BiasConfigReg_D_reg[AEPdBn_D][14] [6]),
        .I2(out[6]),
        .I3(\BiasConfigReg_D_reg[AEPuXBp_D][14] [6]),
        .I4(\ShiftReg_DP[6]_i_11_n_0 ),
        .O(\ShiftReg_DP[6]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[6]_i_9 
       (.I0(\BiasConfigReg_D_reg[DiffBn_D][14] [6]),
        .I1(out[20]),
        .I2(\BiasConfigReg_D_reg[LocalBufBn_D][14] [6]),
        .I3(out[22]),
        .O(\ShiftReg_DP[6]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[7]_i_10 
       (.I0(out[11]),
        .I1(\BiasConfigReg_D_reg[AdcCompBp_D][14] [7]),
        .I2(out[2]),
        .I3(\BiasConfigReg_D_reg[BiasBuffer_D][14] [7]),
        .I4(\ShiftReg_DP[7]_i_12_n_0 ),
        .O(\ShiftReg_DP[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[7]_i_11 
       (.I0(\BiasConfigReg_D_reg[PadFollBn_D][14] [7]),
        .I1(out[21]),
        .I2(\BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [7]),
        .I3(out[8]),
        .O(\ShiftReg_DP[7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[7]_i_12 
       (.I0(\BiasConfigReg_D_reg[PixInvBn_D][14] [7]),
        .I1(out[17]),
        .I2(\BiasConfigReg_D_reg[IFRefrBn_D][14] [7]),
        .I3(out[4]),
        .O(\ShiftReg_DP[7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hBBB8BBBB)) 
    \ShiftReg_DP[7]_i_1__2 
       (.I0(\ShiftReg_DP_reg_n_0_[6] ),
        .I1(\FSM_onehot_State_DP_reg[38] ),
        .I2(\ShiftReg_DP[7]_i_2__1_n_0 ),
        .I3(\ShiftReg_DP[7]_i_3__0_n_0 ),
        .I4(\ShiftReg_DP[7]_i_4__0_n_0 ),
        .O(ShiftReg_DN[7]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \ShiftReg_DP[7]_i_2__1 
       (.I0(\ShiftReg_DP[7]_i_5__0_n_0 ),
        .I1(\ShiftReg_DP[7]_i_6__0_n_0 ),
        .I2(\BiasConfigReg_D_reg[ReadoutBufBp_D][14] [7]),
        .I3(out[13]),
        .I4(\BiasConfigReg_D_reg[DACBufBp_D][14] [7]),
        .I5(out[9]),
        .O(\ShiftReg_DP[7]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \ShiftReg_DP[7]_i_3__0 
       (.I0(\ShiftReg_DP[7]_i_7__0_n_0 ),
        .I1(\BiasConfigReg_D_reg[OnBn_D][14] [7]),
        .I2(out[19]),
        .I3(\BiasConfigReg_D_reg[OffBn_D][14] [7]),
        .I4(out[18]),
        .I5(\ShiftReg_DP[7]_i_8_n_0 ),
        .O(\ShiftReg_DP[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \ShiftReg_DP[7]_i_4 
       (.I0(\ShiftReg_DP_reg[7]_1 ),
        .I1(\FSM_onehot_State_DP_reg[5] ),
        .I2(out[1]),
        .I3(out[0]),
        .I4(out[3]),
        .I5(out[2]),
        .O(\ShiftReg_DP_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h0000000000151515)) 
    \ShiftReg_DP[7]_i_4__0 
       (.I0(\ShiftReg_DP[7]_i_9_n_0 ),
        .I1(\BiasConfigReg_D_reg[PrSFBp_D][14] [7]),
        .I2(out[15]),
        .I3(\BiasConfigReg_D_reg[ColSelLowBn_D][14] [7]),
        .I4(out[10]),
        .I5(\ShiftReg_DP[7]_i_10_n_0 ),
        .O(\ShiftReg_DP[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ShiftReg_DP[7]_i_5__0 
       (.I0(\BiasConfigReg_D_reg[RefrBp_D][14] [7]),
        .I1(out[14]),
        .I2(out[0]),
        .I3(Q[7]),
        .I4(out[3]),
        .I5(\BiasConfigReg_D_reg[IFThrBn_D][14] [7]),
        .O(\ShiftReg_DP[7]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[7]_i_6__0 
       (.I0(\BiasConfigReg_D_reg[SSP_D][15] [7]),
        .I1(out[1]),
        .I2(\BiasConfigReg_D_reg[ApsROSFBn_D][14] [7]),
        .I3(out[12]),
        .O(\ShiftReg_DP[7]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ShiftReg_DP[7]_i_7 
       (.I0(\ShiftReg_DP_reg[7]_2 ),
        .I1(out[11]),
        .I2(out[10]),
        .I3(out[5]),
        .I4(out[4]),
        .O(\ShiftReg_DP_reg[7]_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[7]_i_7__0 
       (.I0(\BiasConfigReg_D_reg[PrBp_D][14] [7]),
        .I1(out[16]),
        .I2(\BiasConfigReg_D_reg[AEPuYBp_D][14] [7]),
        .I3(out[5]),
        .O(\ShiftReg_DP[7]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[7]_i_8 
       (.I0(out[7]),
        .I1(\BiasConfigReg_D_reg[AEPdBn_D][14] [7]),
        .I2(out[6]),
        .I3(\BiasConfigReg_D_reg[AEPuXBp_D][14] [7]),
        .I4(\ShiftReg_DP[7]_i_11_n_0 ),
        .O(\ShiftReg_DP[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[7]_i_9 
       (.I0(\BiasConfigReg_D_reg[DiffBn_D][14] [7]),
        .I1(out[20]),
        .I2(\BiasConfigReg_D_reg[LocalBufBn_D][14] [7]),
        .I3(out[22]),
        .O(\ShiftReg_DP[7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[8]_i_10 
       (.I0(out[9]),
        .I1(\BiasConfigReg_D_reg[DACBufBp_D][14] [8]),
        .I2(out[13]),
        .I3(\BiasConfigReg_D_reg[ReadoutBufBp_D][14] [8]),
        .I4(\ShiftReg_DP[8]_i_12_n_0 ),
        .O(\ShiftReg_DP[8]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[8]_i_11 
       (.I0(\BiasConfigReg_D_reg[LocalBufBn_D][14] [8]),
        .I1(out[22]),
        .I2(\BiasConfigReg_D_reg[BiasBuffer_D][14] [8]),
        .I3(out[2]),
        .O(\ShiftReg_DP[8]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[8]_i_12 
       (.I0(\BiasConfigReg_D_reg[PrBp_D][14] [8]),
        .I1(out[16]),
        .I2(\BiasConfigReg_D_reg[AEPuYBp_D][14] [8]),
        .I3(out[5]),
        .O(\ShiftReg_DP[8]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hBBB8BBBB)) 
    \ShiftReg_DP[8]_i_1__0 
       (.I0(\ShiftReg_DP_reg_n_0_[7] ),
        .I1(\FSM_onehot_State_DP_reg[38] ),
        .I2(\ShiftReg_DP[8]_i_2_n_0 ),
        .I3(\ShiftReg_DP[8]_i_3_n_0 ),
        .I4(\ShiftReg_DP[8]_i_4_n_0 ),
        .O(ShiftReg_DN[8]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \ShiftReg_DP[8]_i_2 
       (.I0(\ShiftReg_DP[8]_i_5_n_0 ),
        .I1(\ShiftReg_DP[8]_i_6_n_0 ),
        .I2(\BiasConfigReg_D_reg[RefrBp_D][14] [8]),
        .I3(out[14]),
        .I4(\BiasConfigReg_D_reg[ColSelLowBn_D][14] [8]),
        .I5(out[10]),
        .O(\ShiftReg_DP[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \ShiftReg_DP[8]_i_3 
       (.I0(\ShiftReg_DP[8]_i_7_n_0 ),
        .I1(\BiasConfigReg_D_reg[AEPuXBp_D][14] [8]),
        .I2(out[6]),
        .I3(\BiasConfigReg_D_reg[SSP_D][15] [8]),
        .I4(out[1]),
        .I5(\ShiftReg_DP[8]_i_8_n_0 ),
        .O(\ShiftReg_DP[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000151515)) 
    \ShiftReg_DP[8]_i_4 
       (.I0(\ShiftReg_DP[8]_i_9_n_0 ),
        .I1(\BiasConfigReg_D_reg[OnBn_D][14] [8]),
        .I2(out[19]),
        .I3(\BiasConfigReg_D_reg[IFThrBn_D][14] [8]),
        .I4(out[3]),
        .I5(\ShiftReg_DP[8]_i_10_n_0 ),
        .O(\ShiftReg_DP[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ShiftReg_DP[8]_i_5 
       (.I0(\BiasConfigReg_D_reg[AEPdBn_D][14] [8]),
        .I1(out[7]),
        .I2(out[12]),
        .I3(\BiasConfigReg_D_reg[ApsROSFBn_D][14] [8]),
        .I4(out[0]),
        .I5(Q[8]),
        .O(\ShiftReg_DP[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[8]_i_6 
       (.I0(\BiasConfigReg_D_reg[AdcCompBp_D][14] [8]),
        .I1(out[11]),
        .I2(\BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [8]),
        .I3(out[8]),
        .O(\ShiftReg_DP[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[8]_i_7 
       (.I0(\BiasConfigReg_D_reg[PadFollBn_D][14] [8]),
        .I1(out[21]),
        .I2(\BiasConfigReg_D_reg[PrSFBp_D][14] [8]),
        .I3(out[15]),
        .O(\ShiftReg_DP[8]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[8]_i_8 
       (.I0(out[18]),
        .I1(\BiasConfigReg_D_reg[OffBn_D][14] [8]),
        .I2(out[20]),
        .I3(\BiasConfigReg_D_reg[DiffBn_D][14] [8]),
        .I4(\ShiftReg_DP[8]_i_11_n_0 ),
        .O(\ShiftReg_DP[8]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[8]_i_9 
       (.I0(\BiasConfigReg_D_reg[PixInvBn_D][14] [8]),
        .I1(out[17]),
        .I2(\BiasConfigReg_D_reg[IFRefrBn_D][14] [8]),
        .I3(out[4]),
        .O(\ShiftReg_DP[8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[9]_i_10 
       (.I0(out[14]),
        .I1(\BiasConfigReg_D_reg[RefrBp_D][14] [9]),
        .I2(out[13]),
        .I3(\BiasConfigReg_D_reg[ReadoutBufBp_D][14] [9]),
        .I4(\ShiftReg_DP[9]_i_12_n_0 ),
        .O(\ShiftReg_DP[9]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[9]_i_11 
       (.I0(Q[9]),
        .I1(out[0]),
        .I2(\BiasConfigReg_D_reg[AEPdBn_D][14] [9]),
        .I3(out[7]),
        .O(\ShiftReg_DP[9]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[9]_i_12 
       (.I0(\BiasConfigReg_D_reg[PixInvBn_D][14] [9]),
        .I1(out[17]),
        .I2(\BiasConfigReg_D_reg[BiasBuffer_D][14] [9]),
        .I3(out[2]),
        .O(\ShiftReg_DP[9]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hBBB8BBBB)) 
    \ShiftReg_DP[9]_i_1__0 
       (.I0(\ShiftReg_DP_reg_n_0_[8] ),
        .I1(\FSM_onehot_State_DP_reg[38] ),
        .I2(\ShiftReg_DP[9]_i_2_n_0 ),
        .I3(\ShiftReg_DP[9]_i_3_n_0 ),
        .I4(\ShiftReg_DP[9]_i_4_n_0 ),
        .O(ShiftReg_DN[9]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \ShiftReg_DP[9]_i_2 
       (.I0(\ShiftReg_DP[9]_i_5_n_0 ),
        .I1(\ShiftReg_DP[9]_i_6_n_0 ),
        .I2(\BiasConfigReg_D_reg[IFThrBn_D][14] [9]),
        .I3(out[3]),
        .I4(\BiasConfigReg_D_reg[DACBufBp_D][14] [9]),
        .I5(out[9]),
        .O(\ShiftReg_DP[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \ShiftReg_DP[9]_i_3 
       (.I0(\ShiftReg_DP[9]_i_7_n_0 ),
        .I1(\BiasConfigReg_D_reg[OnBn_D][14] [9]),
        .I2(out[19]),
        .I3(\BiasConfigReg_D_reg[OffBn_D][14] [9]),
        .I4(out[18]),
        .I5(\ShiftReg_DP[9]_i_8_n_0 ),
        .O(\ShiftReg_DP[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000151515)) 
    \ShiftReg_DP[9]_i_4 
       (.I0(\ShiftReg_DP[9]_i_9_n_0 ),
        .I1(\BiasConfigReg_D_reg[PrBp_D][14] [9]),
        .I2(out[16]),
        .I3(\BiasConfigReg_D_reg[ColSelLowBn_D][14] [9]),
        .I4(out[10]),
        .I5(\ShiftReg_DP[9]_i_10_n_0 ),
        .O(\ShiftReg_DP[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ShiftReg_DP[9]_i_5 
       (.I0(\BiasConfigReg_D_reg[AEPuYBp_D][14] [9]),
        .I1(out[5]),
        .I2(out[12]),
        .I3(\BiasConfigReg_D_reg[ApsROSFBn_D][14] [9]),
        .I4(out[4]),
        .I5(\BiasConfigReg_D_reg[IFRefrBn_D][14] [9]),
        .O(\ShiftReg_DP[9]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[9]_i_6 
       (.I0(\BiasConfigReg_D_reg[AdcCompBp_D][14] [9]),
        .I1(out[11]),
        .I2(\BiasConfigReg_D_reg[AEPuXBp_D][14] [9]),
        .I3(out[6]),
        .O(\ShiftReg_DP[9]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[9]_i_7 
       (.I0(\BiasConfigReg_D_reg[DiffBn_D][14] [9]),
        .I1(out[20]),
        .I2(\BiasConfigReg_D_reg[SSP_D][15] [9]),
        .I3(out[1]),
        .O(\ShiftReg_DP[9]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ShiftReg_DP[9]_i_8 
       (.I0(out[8]),
        .I1(\BiasConfigReg_D_reg[LcolTimeoutBn_D][14] [9]),
        .I2(out[21]),
        .I3(\BiasConfigReg_D_reg[PadFollBn_D][14] [9]),
        .I4(\ShiftReg_DP[9]_i_11_n_0 ),
        .O(\ShiftReg_DP[9]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ShiftReg_DP[9]_i_9 
       (.I0(\BiasConfigReg_D_reg[LocalBufBn_D][14] [9]),
        .I1(out[22]),
        .I2(\BiasConfigReg_D_reg[PrSFBp_D][14] [9]),
        .I3(out[15]),
        .O(\ShiftReg_DP[9]_i_9_n_0 ));
  FDCE \ShiftReg_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR[0]),
        .D(D),
        .Q(\ShiftReg_DP_reg_n_0_[0] ));
  FDCE \ShiftReg_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR[0]),
        .D(ShiftReg_DN[10]),
        .Q(\ShiftReg_DP_reg_n_0_[10] ));
  FDCE \ShiftReg_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR[0]),
        .D(ShiftReg_DN[11]),
        .Q(\ShiftReg_DP_reg_n_0_[11] ));
  FDCE \ShiftReg_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR[0]),
        .D(ShiftReg_DN[12]),
        .Q(\ShiftReg_DP_reg_n_0_[12] ));
  FDCE \ShiftReg_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR[0]),
        .D(ShiftReg_DN[13]),
        .Q(\ShiftReg_DP_reg_n_0_[13] ));
  FDCE \ShiftReg_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR[1]),
        .D(ShiftReg_DN[14]),
        .Q(\ShiftReg_DP_reg_n_0_[14] ));
  FDCE \ShiftReg_DP_reg[15] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR[1]),
        .D(ShiftReg_DN[15]),
        .Q(ChipBiasBitIn_DO_reg));
  FDCE \ShiftReg_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR[0]),
        .D(ShiftReg_DN[1]),
        .Q(\ShiftReg_DP_reg_n_0_[1] ));
  FDCE \ShiftReg_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR[0]),
        .D(ShiftReg_DN[2]),
        .Q(\ShiftReg_DP_reg_n_0_[2] ));
  FDCE \ShiftReg_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR[0]),
        .D(ShiftReg_DN[3]),
        .Q(\ShiftReg_DP_reg_n_0_[3] ));
  FDCE \ShiftReg_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR[0]),
        .D(ShiftReg_DN[4]),
        .Q(\ShiftReg_DP_reg_n_0_[4] ));
  FDCE \ShiftReg_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR[0]),
        .D(ShiftReg_DN[5]),
        .Q(\ShiftReg_DP_reg_n_0_[5] ));
  FDCE \ShiftReg_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR[0]),
        .D(ShiftReg_DN[6]),
        .Q(\ShiftReg_DP_reg_n_0_[6] ));
  FDCE \ShiftReg_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR[0]),
        .D(ShiftReg_DN[7]),
        .Q(\ShiftReg_DP_reg_n_0_[7] ));
  FDCE \ShiftReg_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR[0]),
        .D(ShiftReg_DN[8]),
        .Q(\ShiftReg_DP_reg_n_0_[8] ));
  FDCE \ShiftReg_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR[0]),
        .D(ShiftReg_DN[9]),
        .Q(\ShiftReg_DP_reg_n_0_[9] ));
endmodule

(* ORIG_REF_NAME = "ShiftRegister" *) 
module brd_testAERDVSSM_0_0_ShiftRegister__parameterized2
   (ChipBiasBitInReg_D,
    \ShiftReg_DP_reg[55]_0 ,
    D,
    \FSM_onehot_State_DP_reg[3] ,
    out,
    Q,
    \ShiftReg_DP_reg[15]_0 ,
    E,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__29,
    SyncSignalSyncFF_S_reg_rep__21);
  output ChipBiasBitInReg_D;
  output [38:0]\ShiftReg_DP_reg[55]_0 ;
  input [39:0]D;
  input \FSM_onehot_State_DP_reg[3] ;
  input [2:0]out;
  input [0:0]Q;
  input [0:0]\ShiftReg_DP_reg[15]_0 ;
  input [0:0]E;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__29;
  input [0:0]SyncSignalSyncFF_S_reg_rep__21;

  wire ChipBiasBitInReg_D;
  wire [55:55]ChipSROutput_D;
  wire [39:0]D;
  wire [0:0]E;
  wire \FSM_onehot_State_DP_reg[3] ;
  wire LogicClk_CI;
  wire [0:0]Q;
  wire [39:19]ShiftReg_DN;
  wire [0:0]\ShiftReg_DP_reg[15]_0 ;
  wire [38:0]\ShiftReg_DP_reg[55]_0 ;
  wire \ShiftReg_DP_reg_n_0_[18] ;
  wire \ShiftReg_DP_reg_n_0_[24] ;
  wire \ShiftReg_DP_reg_n_0_[25] ;
  wire \ShiftReg_DP_reg_n_0_[26] ;
  wire \ShiftReg_DP_reg_n_0_[27] ;
  wire \ShiftReg_DP_reg_n_0_[28] ;
  wire \ShiftReg_DP_reg_n_0_[29] ;
  wire \ShiftReg_DP_reg_n_0_[30] ;
  wire \ShiftReg_DP_reg_n_0_[31] ;
  wire \ShiftReg_DP_reg_n_0_[32] ;
  wire \ShiftReg_DP_reg_n_0_[33] ;
  wire \ShiftReg_DP_reg_n_0_[34] ;
  wire \ShiftReg_DP_reg_n_0_[35] ;
  wire \ShiftReg_DP_reg_n_0_[36] ;
  wire \ShiftReg_DP_reg_n_0_[37] ;
  wire \ShiftReg_DP_reg_n_0_[38] ;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__21;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__29;
  wire [2:0]out;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ChipBiasBitIn_DO_i_1
       (.I0(ChipSROutput_D),
        .I1(out[0]),
        .I2(out[1]),
        .I3(Q),
        .I4(out[2]),
        .I5(\ShiftReg_DP_reg[15]_0 ),
        .O(ChipBiasBitInReg_D));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ShiftReg_DP[19]_i_1__0 
       (.I0(\ShiftReg_DP_reg_n_0_[18] ),
        .I1(\FSM_onehot_State_DP_reg[3] ),
        .O(ShiftReg_DN[19]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ShiftReg_DP[25]_i_1__0 
       (.I0(\ShiftReg_DP_reg_n_0_[24] ),
        .I1(\FSM_onehot_State_DP_reg[3] ),
        .O(ShiftReg_DN[25]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ShiftReg_DP[26]_i_1__0 
       (.I0(\ShiftReg_DP_reg_n_0_[25] ),
        .I1(\FSM_onehot_State_DP_reg[3] ),
        .O(ShiftReg_DN[26]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ShiftReg_DP[27]_i_1__0 
       (.I0(\ShiftReg_DP_reg_n_0_[26] ),
        .I1(\FSM_onehot_State_DP_reg[3] ),
        .O(ShiftReg_DN[27]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ShiftReg_DP[28]_i_1__0 
       (.I0(\ShiftReg_DP_reg_n_0_[27] ),
        .I1(\FSM_onehot_State_DP_reg[3] ),
        .O(ShiftReg_DN[28]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ShiftReg_DP[29]_i_1__0 
       (.I0(\ShiftReg_DP_reg_n_0_[28] ),
        .I1(\FSM_onehot_State_DP_reg[3] ),
        .O(ShiftReg_DN[29]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ShiftReg_DP[30]_i_1__0 
       (.I0(\ShiftReg_DP_reg_n_0_[29] ),
        .I1(\FSM_onehot_State_DP_reg[3] ),
        .O(ShiftReg_DN[30]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ShiftReg_DP[31]_i_1__0 
       (.I0(\ShiftReg_DP_reg_n_0_[30] ),
        .I1(\FSM_onehot_State_DP_reg[3] ),
        .O(ShiftReg_DN[31]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ShiftReg_DP[32]_i_1 
       (.I0(\ShiftReg_DP_reg_n_0_[31] ),
        .I1(\FSM_onehot_State_DP_reg[3] ),
        .O(ShiftReg_DN[32]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ShiftReg_DP[33]_i_1 
       (.I0(\ShiftReg_DP_reg_n_0_[32] ),
        .I1(\FSM_onehot_State_DP_reg[3] ),
        .O(ShiftReg_DN[33]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ShiftReg_DP[34]_i_1 
       (.I0(\ShiftReg_DP_reg_n_0_[33] ),
        .I1(\FSM_onehot_State_DP_reg[3] ),
        .O(ShiftReg_DN[34]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ShiftReg_DP[35]_i_1 
       (.I0(\ShiftReg_DP_reg_n_0_[34] ),
        .I1(\FSM_onehot_State_DP_reg[3] ),
        .O(ShiftReg_DN[35]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ShiftReg_DP[36]_i_1 
       (.I0(\ShiftReg_DP_reg_n_0_[35] ),
        .I1(\FSM_onehot_State_DP_reg[3] ),
        .O(ShiftReg_DN[36]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ShiftReg_DP[37]_i_1 
       (.I0(\ShiftReg_DP_reg_n_0_[36] ),
        .I1(\FSM_onehot_State_DP_reg[3] ),
        .O(ShiftReg_DN[37]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ShiftReg_DP[38]_i_1 
       (.I0(\ShiftReg_DP_reg_n_0_[37] ),
        .I1(\FSM_onehot_State_DP_reg[3] ),
        .O(ShiftReg_DN[38]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ShiftReg_DP[39]_i_1 
       (.I0(\ShiftReg_DP_reg_n_0_[38] ),
        .I1(\FSM_onehot_State_DP_reg[3] ),
        .O(ShiftReg_DN[39]));
  FDCE \ShiftReg_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[0]),
        .Q(\ShiftReg_DP_reg[55]_0 [0]));
  FDCE \ShiftReg_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[10]),
        .Q(\ShiftReg_DP_reg[55]_0 [10]));
  FDCE \ShiftReg_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[11]),
        .Q(\ShiftReg_DP_reg[55]_0 [11]));
  FDCE \ShiftReg_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[12]),
        .Q(\ShiftReg_DP_reg[55]_0 [12]));
  FDCE \ShiftReg_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[13]),
        .Q(\ShiftReg_DP_reg[55]_0 [13]));
  FDCE \ShiftReg_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[14]),
        .Q(\ShiftReg_DP_reg[55]_0 [14]));
  FDCE \ShiftReg_DP_reg[15] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[15]),
        .Q(\ShiftReg_DP_reg[55]_0 [15]));
  FDCE \ShiftReg_DP_reg[16] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[16]),
        .Q(\ShiftReg_DP_reg[55]_0 [16]));
  FDCE \ShiftReg_DP_reg[17] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[17]),
        .Q(\ShiftReg_DP_reg[55]_0 [17]));
  FDCE \ShiftReg_DP_reg[18] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(D[18]),
        .Q(\ShiftReg_DP_reg_n_0_[18] ));
  FDCE \ShiftReg_DP_reg[19] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(ShiftReg_DN[19]),
        .Q(\ShiftReg_DP_reg[55]_0 [18]));
  FDCE \ShiftReg_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[1]),
        .Q(\ShiftReg_DP_reg[55]_0 [1]));
  FDCE \ShiftReg_DP_reg[20] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[19]),
        .Q(\ShiftReg_DP_reg[55]_0 [19]));
  FDCE \ShiftReg_DP_reg[21] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[20]),
        .Q(\ShiftReg_DP_reg[55]_0 [20]));
  FDCE \ShiftReg_DP_reg[22] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[21]),
        .Q(\ShiftReg_DP_reg[55]_0 [21]));
  FDCE \ShiftReg_DP_reg[23] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[22]),
        .Q(\ShiftReg_DP_reg[55]_0 [22]));
  FDCE \ShiftReg_DP_reg[24] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(D[23]),
        .Q(\ShiftReg_DP_reg_n_0_[24] ));
  FDCE \ShiftReg_DP_reg[25] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ShiftReg_DN[25]),
        .Q(\ShiftReg_DP_reg_n_0_[25] ));
  FDCE \ShiftReg_DP_reg[26] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ShiftReg_DN[26]),
        .Q(\ShiftReg_DP_reg_n_0_[26] ));
  FDCE \ShiftReg_DP_reg[27] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ShiftReg_DN[27]),
        .Q(\ShiftReg_DP_reg_n_0_[27] ));
  FDCE \ShiftReg_DP_reg[28] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ShiftReg_DN[28]),
        .Q(\ShiftReg_DP_reg_n_0_[28] ));
  FDCE \ShiftReg_DP_reg[29] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ShiftReg_DN[29]),
        .Q(\ShiftReg_DP_reg_n_0_[29] ));
  FDCE \ShiftReg_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[2]),
        .Q(\ShiftReg_DP_reg[55]_0 [2]));
  FDCE \ShiftReg_DP_reg[30] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ShiftReg_DN[30]),
        .Q(\ShiftReg_DP_reg_n_0_[30] ));
  FDCE \ShiftReg_DP_reg[31] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ShiftReg_DN[31]),
        .Q(\ShiftReg_DP_reg_n_0_[31] ));
  FDCE \ShiftReg_DP_reg[32] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ShiftReg_DN[32]),
        .Q(\ShiftReg_DP_reg_n_0_[32] ));
  FDCE \ShiftReg_DP_reg[33] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ShiftReg_DN[33]),
        .Q(\ShiftReg_DP_reg_n_0_[33] ));
  FDCE \ShiftReg_DP_reg[34] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ShiftReg_DN[34]),
        .Q(\ShiftReg_DP_reg_n_0_[34] ));
  FDCE \ShiftReg_DP_reg[35] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ShiftReg_DN[35]),
        .Q(\ShiftReg_DP_reg_n_0_[35] ));
  FDCE \ShiftReg_DP_reg[36] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ShiftReg_DN[36]),
        .Q(\ShiftReg_DP_reg_n_0_[36] ));
  FDCE \ShiftReg_DP_reg[37] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ShiftReg_DN[37]),
        .Q(\ShiftReg_DP_reg_n_0_[37] ));
  FDCE \ShiftReg_DP_reg[38] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__21),
        .D(ShiftReg_DN[38]),
        .Q(\ShiftReg_DP_reg_n_0_[38] ));
  FDCE \ShiftReg_DP_reg[39] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(ShiftReg_DN[39]),
        .Q(\ShiftReg_DP_reg[55]_0 [23]));
  FDCE \ShiftReg_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[3]),
        .Q(\ShiftReg_DP_reg[55]_0 [3]));
  FDCE \ShiftReg_DP_reg[40] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[24]),
        .Q(\ShiftReg_DP_reg[55]_0 [24]));
  FDCE \ShiftReg_DP_reg[41] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[25]),
        .Q(\ShiftReg_DP_reg[55]_0 [25]));
  FDCE \ShiftReg_DP_reg[42] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[26]),
        .Q(\ShiftReg_DP_reg[55]_0 [26]));
  FDCE \ShiftReg_DP_reg[43] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[27]),
        .Q(\ShiftReg_DP_reg[55]_0 [27]));
  FDCE \ShiftReg_DP_reg[44] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[28]),
        .Q(\ShiftReg_DP_reg[55]_0 [28]));
  FDCE \ShiftReg_DP_reg[45] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[29]),
        .Q(\ShiftReg_DP_reg[55]_0 [29]));
  FDCE \ShiftReg_DP_reg[46] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[30]),
        .Q(\ShiftReg_DP_reg[55]_0 [30]));
  FDCE \ShiftReg_DP_reg[47] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[31]),
        .Q(\ShiftReg_DP_reg[55]_0 [31]));
  FDCE \ShiftReg_DP_reg[48] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[32]),
        .Q(\ShiftReg_DP_reg[55]_0 [32]));
  FDCE \ShiftReg_DP_reg[49] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[33]),
        .Q(\ShiftReg_DP_reg[55]_0 [33]));
  FDCE \ShiftReg_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[4]),
        .Q(\ShiftReg_DP_reg[55]_0 [4]));
  FDCE \ShiftReg_DP_reg[50] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[34]),
        .Q(\ShiftReg_DP_reg[55]_0 [34]));
  FDCE \ShiftReg_DP_reg[51] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[35]),
        .Q(\ShiftReg_DP_reg[55]_0 [35]));
  FDCE \ShiftReg_DP_reg[52] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[36]),
        .Q(\ShiftReg_DP_reg[55]_0 [36]));
  FDCE \ShiftReg_DP_reg[53] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[37]),
        .Q(\ShiftReg_DP_reg[55]_0 [37]));
  FDCE \ShiftReg_DP_reg[54] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[38]),
        .Q(\ShiftReg_DP_reg[55]_0 [38]));
  FDCE \ShiftReg_DP_reg[55] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[39]),
        .Q(ChipSROutput_D));
  FDCE \ShiftReg_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[5]),
        .Q(\ShiftReg_DP_reg[55]_0 [5]));
  FDCE \ShiftReg_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[6]),
        .Q(\ShiftReg_DP_reg[55]_0 [6]));
  FDCE \ShiftReg_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[7]),
        .Q(\ShiftReg_DP_reg[55]_0 [7]));
  FDCE \ShiftReg_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[8]),
        .Q(\ShiftReg_DP_reg[55]_0 [8]));
  FDCE \ShiftReg_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__29),
        .D(D[9]),
        .Q(\ShiftReg_DP_reg[55]_0 [9]));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister
   (O179,
    DeviceIsMaster_SO,
    LogicClk_CI,
    AR);
  output [0:0]O179;
  input DeviceIsMaster_SO;
  input LogicClk_CI;
  input [0:0]AR;

  wire [0:0]AR;
  wire DeviceIsMaster_SO;
  wire LogicClk_CI;
  wire [0:0]O179;

  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(DeviceIsMaster_SO),
        .Q(O179));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister_0
   (Output_SO,
    O179,
    LogicClk_CI,
    AR);
  output Output_SO;
  input [0:0]O179;
  input LogicClk_CI;
  input [0:0]AR;

  wire [0:0]AR;
  wire LogicClk_CI;
  wire [0:0]O179;
  wire Output_SO;

  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(O179),
        .Q(Output_SO));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister_10
   (DVSEventOutValidReg_S,
    E,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__0);
  output DVSEventOutValidReg_S;
  input [0:0]E;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__0;

  wire DVSEventOutValidReg_S;
  wire [0:0]E;
  wire LogicClk_CI;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__0;

  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(E),
        .Q(DVSEventOutValidReg_S));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister_12
   (PixelFilterOutValidReg_S,
    E,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__1);
  output PixelFilterOutValidReg_S;
  input [0:0]E;
  input LogicClk_CI;
  input SyncSignalSyncFF_S_reg_rep__1;

  wire [0:0]E;
  wire LogicClk_CI;
  wire PixelFilterOutValidReg_S;
  wire SyncSignalSyncFF_S_reg_rep__1;

  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__1),
        .D(E),
        .Q(PixelFilterOutValidReg_S));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister_15
   (ROIFilterOutValidReg_S,
    \Output_SO_reg[0]_0 ,
    StatisticsFilteredPixels_SN,
    E,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__35,
    Q,
    \Output_SO_reg[6] ,
    \Output_SO_reg[6]_0 ,
    \Output_SO_reg[6]_1 ,
    \Output_SO_reg[6]_2 );
  output ROIFilterOutValidReg_S;
  output [0:0]\Output_SO_reg[0]_0 ;
  output StatisticsFilteredPixels_SN;
  input [0:0]E;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__35;
  input [0:0]Q;
  input \Output_SO_reg[6] ;
  input \Output_SO_reg[6]_0 ;
  input \Output_SO_reg[6]_1 ;
  input \Output_SO_reg[6]_2 ;

  wire [0:0]E;
  wire LogicClk_CI;
  wire [0:0]\Output_SO_reg[0]_0 ;
  wire \Output_SO_reg[6] ;
  wire \Output_SO_reg[6]_0 ;
  wire \Output_SO_reg[6]_1 ;
  wire \Output_SO_reg[6]_2 ;
  wire [0:0]Q;
  wire ROIFilterOutValidReg_S;
  wire StatisticsFilteredPixels_SN;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__35;

  LUT6 #(
    .INIT(64'hAAAAAAA800000000)) 
    \Output_SO[0]_i_1__6 
       (.I0(ROIFilterOutValidReg_S),
        .I1(\Output_SO_reg[6] ),
        .I2(\Output_SO_reg[6]_0 ),
        .I3(\Output_SO_reg[6]_1 ),
        .I4(\Output_SO_reg[6]_2 ),
        .I5(Q),
        .O(StatisticsFilteredPixels_SN));
  LUT6 #(
    .INIT(64'h222222222222222A)) 
    \Output_SO[13]_i_1__0 
       (.I0(ROIFilterOutValidReg_S),
        .I1(Q),
        .I2(\Output_SO_reg[6] ),
        .I3(\Output_SO_reg[6]_0 ),
        .I4(\Output_SO_reg[6]_1 ),
        .I5(\Output_SO_reg[6]_2 ),
        .O(\Output_SO_reg[0]_0 ));
  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(E),
        .Q(ROIFilterOutValidReg_S));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister_17
   (\FifoControl_SI[WriteSide][Write_S] ,
    RowOnlyFilterInValidReg_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__1,
    Q,
    \Output_SO_reg[13] ,
    \DVSAERConfigReg_D_reg[FilterRowOnlyEvents_S] ,
    PixelFilterOutValidReg_S);
  output \FifoControl_SI[WriteSide][Write_S] ;
  input RowOnlyFilterInValidReg_S;
  input LogicClk_CI;
  input SyncSignalSyncFF_S_reg_rep__1;
  input [0:0]Q;
  input [0:0]\Output_SO_reg[13] ;
  input \DVSAERConfigReg_D_reg[FilterRowOnlyEvents_S] ;
  input PixelFilterOutValidReg_S;

  wire \DVSAERConfigReg_D_reg[FilterRowOnlyEvents_S] ;
  wire \FifoControl_SI[WriteSide][Write_S] ;
  wire LogicClk_CI;
  wire [0:0]\Output_SO_reg[13] ;
  wire PixelFilterOutValidReg_S;
  wire [0:0]Q;
  wire RowOnlyFilterInValidReg_S;
  wire RowOnlyFilterOutValidReg_S;
  wire SyncSignalSyncFF_S_reg_rep__1;

  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__1),
        .D(RowOnlyFilterInValidReg_S),
        .Q(RowOnlyFilterOutValidReg_S));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \bl.fifo_18_inst_bl.fifo_18_bl_i_1 
       (.I0(RowOnlyFilterOutValidReg_S),
        .I1(Q),
        .I2(\Output_SO_reg[13] ),
        .I3(\DVSAERConfigReg_D_reg[FilterRowOnlyEvents_S] ),
        .I4(PixelFilterOutValidReg_S),
        .O(\FifoControl_SI[WriteSide][Write_S] ));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister_19
   (\Count_DP_reg[39] ,
    D,
    LogicClk_CI,
    AR,
    \DVSAERConfigReg_D_reg[Run_S] );
  output \Count_DP_reg[39] ;
  input [0:0]D;
  input LogicClk_CI;
  input [0:0]AR;
  input \DVSAERConfigReg_D_reg[Run_S] ;

  wire [0:0]AR;
  wire \Count_DP_reg[39] ;
  wire [0:0]D;
  wire \DVSAERConfigReg_D_reg[Run_S] ;
  wire LogicClk_CI;
  wire StatisticsEventsColumn_SP;

  LUT2 #(
    .INIT(4'hB)) 
    \Count_DP[0]_i_1__3 
       (.I0(StatisticsEventsColumn_SP),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP_reg[39] ));
  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(D),
        .Q(StatisticsEventsColumn_SP));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister_21
   (\Count_DP_reg[39] ,
    LogicClk_CI,
    AR,
    \DVSAERConfigReg_D_reg[Run_S] ,
    out,
    \FifoControl_SO[WriteSide][AlmostFull_S] ,
    DVSAERReq_ABI,
    \DVSAERConfigReg_D_reg[WaitOnTransferStall_S] );
  output \Count_DP_reg[39] ;
  input LogicClk_CI;
  input [0:0]AR;
  input \DVSAERConfigReg_D_reg[Run_S] ;
  input [2:0]out;
  input \FifoControl_SO[WriteSide][AlmostFull_S] ;
  input DVSAERReq_ABI;
  input \DVSAERConfigReg_D_reg[WaitOnTransferStall_S] ;

  wire [0:0]AR;
  wire \Count_DP_reg[39] ;
  wire \DVSAERConfigReg_D_reg[Run_S] ;
  wire \DVSAERConfigReg_D_reg[WaitOnTransferStall_S] ;
  wire DVSAERReq_ABI;
  wire \FifoControl_SO[WriteSide][AlmostFull_S] ;
  wire LogicClk_CI;
  wire \Output_SO[0]_i_2__1_n_0 ;
  wire StatisticsEventsDropped_SN;
  wire StatisticsEventsDropped_SP;
  wire [2:0]out;

  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \Count_DP[0]_i_1__4 
       (.I0(StatisticsEventsDropped_SP),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP_reg[39] ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \Output_SO[0]_i_1__4 
       (.I0(out[1]),
        .I1(\FifoControl_SO[WriteSide][AlmostFull_S] ),
        .I2(\Output_SO[0]_i_2__1_n_0 ),
        .I3(out[0]),
        .I4(out[2]),
        .O(StatisticsEventsDropped_SN));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \Output_SO[0]_i_2__1 
       (.I0(DVSAERReq_ABI),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .I2(\DVSAERConfigReg_D_reg[WaitOnTransferStall_S] ),
        .O(\Output_SO[0]_i_2__1_n_0 ));
  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(StatisticsEventsDropped_SN),
        .Q(StatisticsEventsDropped_SP));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister_23
   (\Count_DP_reg[0] ,
    StatisticsEventsRow_SN,
    LogicClk_CI,
    AR,
    \DVSAERConfigReg_D_reg[Run_S] );
  output \Count_DP_reg[0] ;
  input StatisticsEventsRow_SN;
  input LogicClk_CI;
  input [0:0]AR;
  input \DVSAERConfigReg_D_reg[Run_S] ;

  wire [0:0]AR;
  wire \Count_DP_reg[0] ;
  wire \DVSAERConfigReg_D_reg[Run_S] ;
  wire LogicClk_CI;
  wire StatisticsEventsRow_SN;
  wire StatisticsEventsRow_SP;

  LUT2 #(
    .INIT(4'hB)) 
    \Count_DP[0]_i_1__10 
       (.I0(StatisticsEventsRow_SP),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP_reg[0] ));
  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(StatisticsEventsRow_SN),
        .Q(StatisticsEventsRow_SP));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister_25
   (\Count_DP_reg[39] ,
    \Output_SO_reg[0]_0 ,
    \Output_SO_reg[0]_1 ,
    \Output_SO_reg[0]_2 ,
    \Output_SO_reg[0]_3 ,
    StatisticsFilteredPixels_SN,
    LogicClk_CI,
    AR,
    \DVSAERConfigReg_D_reg[Run_S] ,
    \Output_SO_reg[6] ,
    \Output_SO_reg[6]_0 ,
    CO,
    \Output_SO_reg[6]_1 ,
    \Output_SO_reg[6]_2 ,
    \Output_SO_reg[6]_3 ,
    \Output_SO_reg[6]_4 ,
    \Output_SO_reg[6]_5 ,
    \Output_SO_reg[6]_6 ,
    \Output_SO_reg[6]_7 ,
    \Output_SO_reg[6]_8 ,
    \Output_SO_reg[6]_9 ,
    \Output_SO_reg[6]_10 ,
    \Output_SO_reg[6]_11 ,
    \Output_SO_reg[6]_12 ,
    \Output_SO_reg[6]_13 );
  output \Count_DP_reg[39] ;
  output \Output_SO_reg[0]_0 ;
  output \Output_SO_reg[0]_1 ;
  output \Output_SO_reg[0]_2 ;
  output \Output_SO_reg[0]_3 ;
  input StatisticsFilteredPixels_SN;
  input LogicClk_CI;
  input [0:0]AR;
  input \DVSAERConfigReg_D_reg[Run_S] ;
  input [0:0]\Output_SO_reg[6] ;
  input [0:0]\Output_SO_reg[6]_0 ;
  input [0:0]CO;
  input [0:0]\Output_SO_reg[6]_1 ;
  input [0:0]\Output_SO_reg[6]_2 ;
  input [0:0]\Output_SO_reg[6]_3 ;
  input [0:0]\Output_SO_reg[6]_4 ;
  input [0:0]\Output_SO_reg[6]_5 ;
  input [0:0]\Output_SO_reg[6]_6 ;
  input [0:0]\Output_SO_reg[6]_7 ;
  input [0:0]\Output_SO_reg[6]_8 ;
  input [0:0]\Output_SO_reg[6]_9 ;
  input [0:0]\Output_SO_reg[6]_10 ;
  input [0:0]\Output_SO_reg[6]_11 ;
  input [0:0]\Output_SO_reg[6]_12 ;
  input [0:0]\Output_SO_reg[6]_13 ;

  wire [0:0]AR;
  wire [0:0]CO;
  wire \Count_DP_reg[39] ;
  wire \DVSAERConfigReg_D_reg[Run_S] ;
  wire LogicClk_CI;
  wire \Output_SO_reg[0]_0 ;
  wire \Output_SO_reg[0]_1 ;
  wire \Output_SO_reg[0]_2 ;
  wire \Output_SO_reg[0]_3 ;
  wire [0:0]\Output_SO_reg[6] ;
  wire [0:0]\Output_SO_reg[6]_0 ;
  wire [0:0]\Output_SO_reg[6]_1 ;
  wire [0:0]\Output_SO_reg[6]_10 ;
  wire [0:0]\Output_SO_reg[6]_11 ;
  wire [0:0]\Output_SO_reg[6]_12 ;
  wire [0:0]\Output_SO_reg[6]_13 ;
  wire [0:0]\Output_SO_reg[6]_2 ;
  wire [0:0]\Output_SO_reg[6]_3 ;
  wire [0:0]\Output_SO_reg[6]_4 ;
  wire [0:0]\Output_SO_reg[6]_5 ;
  wire [0:0]\Output_SO_reg[6]_6 ;
  wire [0:0]\Output_SO_reg[6]_7 ;
  wire [0:0]\Output_SO_reg[6]_8 ;
  wire [0:0]\Output_SO_reg[6]_9 ;
  wire \Output_SO_reg_n_0_[0] ;
  wire StatisticsFilteredPixels_SN;

  LUT2 #(
    .INIT(4'hB)) 
    \Count_DP[0]_i_1__5 
       (.I0(\Output_SO_reg_n_0_[0] ),
        .I1(\DVSAERConfigReg_D_reg[Run_S] ),
        .O(\Count_DP_reg[39] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \Output_SO[13]_i_2__0 
       (.I0(\Output_SO_reg[6]_6 ),
        .I1(\Output_SO_reg[6]_7 ),
        .I2(\Output_SO_reg[6]_8 ),
        .I3(\Output_SO_reg[6]_9 ),
        .O(\Output_SO_reg[0]_2 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \Output_SO[13]_i_3__0 
       (.I0(\Output_SO_reg[6]_10 ),
        .I1(\Output_SO_reg[6]_11 ),
        .I2(\Output_SO_reg[6]_12 ),
        .I3(\Output_SO_reg[6]_13 ),
        .O(\Output_SO_reg[0]_3 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \Output_SO[13]_i_4__0 
       (.I0(\Output_SO_reg[6] ),
        .I1(\Output_SO_reg[6]_0 ),
        .I2(CO),
        .I3(\Output_SO_reg[6]_1 ),
        .O(\Output_SO_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \Output_SO[13]_i_5__0 
       (.I0(\Output_SO_reg[6]_2 ),
        .I1(\Output_SO_reg[6]_3 ),
        .I2(\Output_SO_reg[6]_4 ),
        .I3(\Output_SO_reg[6]_5 ),
        .O(\Output_SO_reg[0]_1 ));
  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR),
        .D(StatisticsFilteredPixels_SN),
        .Q(\Output_SO_reg_n_0_[0] ));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister_3
   (\Count_DP_reg[39] ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__2,
    \MultiplexerConfigReg_D_reg[DropInput1OnTransferStall_S] ,
    \OutFifoControl_SO[Empty_S] ,
    Q,
    \State_DP_reg[2] ,
    \MultiplexerConfigReg_D_reg[Run_S] );
  output \Count_DP_reg[39] ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__2;
  input \MultiplexerConfigReg_D_reg[DropInput1OnTransferStall_S] ;
  input \OutFifoControl_SO[Empty_S] ;
  input [2:0]Q;
  input \State_DP_reg[2] ;
  input \MultiplexerConfigReg_D_reg[Run_S] ;

  wire \Count_DP_reg[39] ;
  wire LogicClk_CI;
  wire \MultiplexerConfigReg_D_reg[DropInput1OnTransferStall_S] ;
  wire \MultiplexerConfigReg_D_reg[Run_S] ;
  wire \OutFifoControl_SO[Empty_S] ;
  wire [2:0]Q;
  wire \State_DP_reg[2] ;
  wire StatisticsInput1Dropped_SN;
  wire StatisticsInput1Dropped_SP;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__2;

  LUT2 #(
    .INIT(4'hB)) 
    \Count_DP[0]_i_1__1 
       (.I0(StatisticsInput1Dropped_SP),
        .I1(\MultiplexerConfigReg_D_reg[Run_S] ),
        .O(\Count_DP_reg[39] ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \Output_SO[0]_i_1__1 
       (.I0(\MultiplexerConfigReg_D_reg[DropInput1OnTransferStall_S] ),
        .I1(\OutFifoControl_SO[Empty_S] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\State_DP_reg[2] ),
        .O(StatisticsInput1Dropped_SN));
  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(StatisticsInput1Dropped_SN),
        .Q(StatisticsInput1Dropped_SP));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister_7
   (TimestampOverflowBufferOverflow_S,
    \State_DP_reg[0] ,
    BooleanToStdLogic,
    Overflow_S,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__2,
    \State_DP_reg[3] ,
    Q);
  output TimestampOverflowBufferOverflow_S;
  output \State_DP_reg[0] ;
  output BooleanToStdLogic;
  input Overflow_S;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__2;
  input [1:0]\State_DP_reg[3] ;
  input [11:0]Q;

  wire BooleanToStdLogic;
  wire LogicClk_CI;
  wire \Output_SO[0]_i_4__0_n_0 ;
  wire \Output_SO[0]_i_5__0_n_0 ;
  wire Overflow_S;
  wire [11:0]Q;
  wire \State_DP_reg[0] ;
  wire [1:0]\State_DP_reg[3] ;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__2;
  wire TimestampOverflowBufferOverflow_S;

  LUT2 #(
    .INIT(4'hE)) 
    \Output_SO[0]_i_2 
       (.I0(\State_DP_reg[3] [0]),
        .I1(\State_DP_reg[3] [1]),
        .O(\State_DP_reg[0] ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \Output_SO[0]_i_3__0 
       (.I0(\Output_SO[0]_i_4__0_n_0 ),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(Q[8]),
        .I5(\Output_SO[0]_i_5__0_n_0 ),
        .O(BooleanToStdLogic));
  LUT4 #(
    .INIT(16'h8000)) 
    \Output_SO[0]_i_4__0 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(\Output_SO[0]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Output_SO[0]_i_5__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\Output_SO[0]_i_5__0_n_0 ));
  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(Overflow_S),
        .Q(TimestampOverflowBufferOverflow_S));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister_8
   (\Count_DP_reg[11] ,
    BooleanToStdLogic_1,
    \Output_SO_reg[0]_0 ,
    \AERSMOutFifoData_DO[0] ,
    \AERSMOutFifoData_DO[1] ,
    AERSMOutFifoWrite_SO,
    Overflow_S,
    E,
    HighestTimestampSent_SP_reg,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__5,
    \MultiplexerConfigReg_D_reg[TimestampRun_S] ,
    \SyncSignalSyncFF_S_reg[0] ,
    FifoData_DO,
    \State_DP_reg[4] ,
    \State_DP_reg[1] ,
    \State_DP_reg[1]_0 ,
    \Count_DP_reg[0] ,
    \State_DP_reg[4]_0 ,
    HighestTimestampSent_SN0,
    HighestTimestampSent_SP,
    State_DN1,
    TimestampChanged_S,
    \State_DP_reg[4]_1 ,
    \State_DP_reg[2] ,
    BooleanToStdLogic,
    Q,
    HighestTimestampSent_SN6_out);
  output \Count_DP_reg[11] ;
  output BooleanToStdLogic_1;
  output \Output_SO_reg[0]_0 ;
  output \AERSMOutFifoData_DO[0] ;
  output \AERSMOutFifoData_DO[1] ;
  output AERSMOutFifoWrite_SO;
  output Overflow_S;
  output [0:0]E;
  output HighestTimestampSent_SP_reg;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__5;
  input \MultiplexerConfigReg_D_reg[TimestampRun_S] ;
  input \SyncSignalSyncFF_S_reg[0] ;
  input [0:0]FifoData_DO;
  input \State_DP_reg[4] ;
  input \State_DP_reg[1] ;
  input \State_DP_reg[1]_0 ;
  input [0:0]\Count_DP_reg[0] ;
  input [4:0]\State_DP_reg[4]_0 ;
  input HighestTimestampSent_SN0;
  input HighestTimestampSent_SP;
  input State_DN1;
  input TimestampChanged_S;
  input \State_DP_reg[4]_1 ;
  input \State_DP_reg[2] ;
  input BooleanToStdLogic;
  input [14:0]Q;
  input HighestTimestampSent_SN6_out;

  wire \AERSMOutFifoData_DO[0] ;
  wire \AERSMOutFifoData_DO[1] ;
  wire AERSMOutFifoWrite_SO;
  wire AERSMOutFifoWrite_SO_INST_0_i_1_n_0;
  wire BooleanToStdLogic;
  wire BooleanToStdLogic_1;
  wire [0:0]\Count_DP_reg[0] ;
  wire \Count_DP_reg[11] ;
  wire [0:0]E;
  wire [0:0]FifoData_DO;
  wire HighestTimestampSent_SN0;
  wire HighestTimestampSent_SN6_out;
  wire HighestTimestampSent_SP;
  wire HighestTimestampSent_SP_i_2_n_0;
  wire HighestTimestampSent_SP_reg;
  wire LogicClk_CI;
  wire \MultiplexerConfigReg_D_reg[TimestampRun_S] ;
  wire \Output_SO[0]_i_5_n_0 ;
  wire \Output_SO[0]_i_6_n_0 ;
  wire \Output_SO[0]_i_7_n_0 ;
  wire \Output_SO_reg[0]_0 ;
  wire Overflow_S;
  wire Overflow_S_0;
  wire [14:0]Q;
  wire State_DN1;
  wire \State_DP_reg[1] ;
  wire \State_DP_reg[1]_0 ;
  wire \State_DP_reg[2] ;
  wire \State_DP_reg[4] ;
  wire [4:0]\State_DP_reg[4]_0 ;
  wire \State_DP_reg[4]_1 ;
  wire \SyncSignalSyncFF_S_reg[0] ;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__5;
  wire TimestampChanged_S;
  wire TimestampOverflowBufferClear_S;

  LUT6 #(
    .INIT(64'h888888F888888888)) 
    \AERSMOutFifoData_DO[0]_INST_0_i_2 
       (.I0(FifoData_DO),
        .I1(\State_DP_reg[4] ),
        .I2(\State_DP_reg[1] ),
        .I3(\Count_DP_reg[11] ),
        .I4(\State_DP_reg[1]_0 ),
        .I5(\Count_DP_reg[0] ),
        .O(\AERSMOutFifoData_DO[0] ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \AERSMOutFifoData_DO[14]_INST_0_i_1 
       (.I0(\Count_DP_reg[11] ),
        .I1(\State_DP_reg[4]_0 [0]),
        .I2(\State_DP_reg[4]_0 [4]),
        .I3(\State_DP_reg[4]_0 [3]),
        .I4(\State_DP_reg[4]_0 [2]),
        .I5(\State_DP_reg[4]_0 [1]),
        .O(\AERSMOutFifoData_DO[1] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFEEAAAA)) 
    AERSMOutFifoWrite_SO_INST_0
       (.I0(AERSMOutFifoWrite_SO_INST_0_i_1_n_0),
        .I1(HighestTimestampSent_SN0),
        .I2(HighestTimestampSent_SP),
        .I3(State_DN1),
        .I4(TimestampChanged_S),
        .I5(\State_DP_reg[4]_1 ),
        .O(AERSMOutFifoWrite_SO));
  LUT6 #(
    .INIT(64'h00EF000000EF0010)) 
    AERSMOutFifoWrite_SO_INST_0_i_1
       (.I0(\State_DP_reg[4]_0 [3]),
        .I1(\State_DP_reg[4]_0 [2]),
        .I2(\State_DP_reg[4]_0 [1]),
        .I3(\State_DP_reg[4]_0 [4]),
        .I4(\State_DP_reg[4]_0 [0]),
        .I5(\Count_DP_reg[11] ),
        .O(AERSMOutFifoWrite_SO_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000102)) 
    \Count_DP[11]_i_1__0 
       (.I0(\State_DP_reg[4]_0 [1]),
        .I1(\State_DP_reg[4]_0 [2]),
        .I2(\State_DP_reg[4]_0 [3]),
        .I3(\State_DP_reg[4]_0 [0]),
        .I4(\State_DP_reg[4]_0 [4]),
        .I5(\Count_DP_reg[11] ),
        .O(E));
  LUT6 #(
    .INIT(64'hAAAAFFFBAAAA0008)) 
    HighestTimestampSent_SP_i_1
       (.I0(HighestTimestampSent_SP_i_2_n_0),
        .I1(HighestTimestampSent_SN6_out),
        .I2(\State_DP_reg[2] ),
        .I3(\State_DP_reg[4]_1 ),
        .I4(TimestampOverflowBufferClear_S),
        .I5(HighestTimestampSent_SP),
        .O(HighestTimestampSent_SP_reg));
  LUT4 #(
    .INIT(16'hB080)) 
    HighestTimestampSent_SP_i_2
       (.I0(HighestTimestampSent_SN0),
        .I1(\State_DP_reg[4]_0 [0]),
        .I2(\State_DP_reg[4]_0 [1]),
        .I3(\Count_DP_reg[11] ),
        .O(HighestTimestampSent_SP_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000100000030)) 
    HighestTimestampSent_SP_i_4
       (.I0(\Count_DP_reg[11] ),
        .I1(\State_DP_reg[4]_0 [4]),
        .I2(\State_DP_reg[4]_0 [0]),
        .I3(\State_DP_reg[4]_0 [3]),
        .I4(\State_DP_reg[4]_0 [2]),
        .I5(\State_DP_reg[4]_0 [1]),
        .O(TimestampOverflowBufferClear_S));
  LUT4 #(
    .INIT(16'h0800)) 
    \Output_SO[0]_i_1 
       (.I0(BooleanToStdLogic_1),
        .I1(\MultiplexerConfigReg_D_reg[TimestampRun_S] ),
        .I2(\Output_SO_reg[0]_0 ),
        .I3(\SyncSignalSyncFF_S_reg[0] ),
        .O(Overflow_S_0));
  LUT6 #(
    .INIT(64'hAAAAAA8A00000000)) 
    \Output_SO[0]_i_1__0 
       (.I0(\Count_DP_reg[11] ),
        .I1(\State_DP_reg[4]_0 [4]),
        .I2(\State_DP_reg[4]_0 [0]),
        .I3(\State_DP_reg[2] ),
        .I4(\State_DP_reg[4]_0 [1]),
        .I5(BooleanToStdLogic),
        .O(Overflow_S));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \Output_SO[0]_i_2__0 
       (.I0(\Output_SO[0]_i_5_n_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\Output_SO[0]_i_6_n_0 ),
        .I5(\Output_SO[0]_i_7_n_0 ),
        .O(BooleanToStdLogic_1));
  LUT5 #(
    .INIT(32'h00000100)) 
    \Output_SO[0]_i_3 
       (.I0(\State_DP_reg[4]_0 [1]),
        .I1(\State_DP_reg[4]_0 [2]),
        .I2(\State_DP_reg[4]_0 [3]),
        .I3(\State_DP_reg[4]_0 [0]),
        .I4(\State_DP_reg[4]_0 [4]),
        .O(\Output_SO_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Output_SO[0]_i_5 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(\Output_SO[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Output_SO[0]_i_6 
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(Q[7]),
        .O(\Output_SO[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Output_SO[0]_i_7 
       (.I0(Q[14]),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(Q[11]),
        .O(\Output_SO[0]_i_7_n_0 ));
  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__5),
        .D(Overflow_S_0),
        .Q(\Count_DP_reg[11] ));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister__parameterized0
   (\Output_SO_reg[13]_0 ,
    E,
    \Output_SO_reg[0]_0 ,
    \Output_SO_reg[1]_0 ,
    \Output_SO_reg[2]_0 ,
    \Output_SO_reg[3]_0 ,
    \Output_SO_reg[4]_0 ,
    \Output_SO_reg[5]_0 ,
    \Output_SO_reg[6]_0 ,
    \Output_SO_reg[7]_0 ,
    \Output_SO_reg[8]_0 ,
    Q,
    \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] ,
    DVSEventOutValidReg_S,
    CO,
    \Output_SO_reg[8]_1 ,
    \FSM_sequential_State_DP_reg[2] ,
    D,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__0,
    Output_SO);
  output [10:0]\Output_SO_reg[13]_0 ;
  output [0:0]E;
  output \Output_SO_reg[0]_0 ;
  output \Output_SO_reg[1]_0 ;
  output \Output_SO_reg[2]_0 ;
  output \Output_SO_reg[3]_0 ;
  output \Output_SO_reg[4]_0 ;
  output \Output_SO_reg[5]_0 ;
  output \Output_SO_reg[6]_0 ;
  output \Output_SO_reg[7]_0 ;
  output \Output_SO_reg[8]_0 ;
  input [8:0]Q;
  input [8:0]\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] ;
  input DVSEventOutValidReg_S;
  input [0:0]CO;
  input [0:0]\Output_SO_reg[8]_1 ;
  input [0:0]\FSM_sequential_State_DP_reg[2] ;
  input [10:0]D;
  input LogicClk_CI;
  input [1:0]SyncSignalSyncFF_S_reg_rep__0;
  input [8:0]Output_SO;

  wire BOOL122_in;
  wire BOOL124_in;
  wire [0:0]CO;
  wire [10:0]D;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] ;
  wire DVSEventOutValidReg_S;
  wire [0:0]E;
  wire [0:0]\FSM_sequential_State_DP_reg[2] ;
  wire LogicClk_CI;
  wire [8:0]Output_SO;
  wire \Output_SO[13]_i_13_n_0 ;
  wire \Output_SO[13]_i_14_n_0 ;
  wire \Output_SO[13]_i_18_n_0 ;
  wire \Output_SO[13]_i_19_n_0 ;
  wire \Output_SO[13]_i_20_n_0 ;
  wire \Output_SO[13]_i_21_n_0 ;
  wire \Output_SO[13]_i_22__0_n_0 ;
  wire \Output_SO[13]_i_23__0_n_0 ;
  wire \Output_SO[13]_i_24__0_n_0 ;
  wire \Output_SO[13]_i_25__0_n_0 ;
  wire \Output_SO[13]_i_34__0_n_0 ;
  wire \Output_SO[13]_i_35__0_n_0 ;
  wire \Output_SO[13]_i_36__0_n_0 ;
  wire \Output_SO[13]_i_37__0_n_0 ;
  wire \Output_SO[13]_i_38__0_n_0 ;
  wire \Output_SO[13]_i_39__0_n_0 ;
  wire \Output_SO[13]_i_40__0_n_0 ;
  wire \Output_SO[13]_i_41__0_n_0 ;
  wire \Output_SO[13]_i_7_n_0 ;
  wire \Output_SO[13]_i_8_n_0 ;
  wire \Output_SO_reg[0]_0 ;
  wire [10:0]\Output_SO_reg[13]_0 ;
  wire \Output_SO_reg[13]_i_12__0_n_0 ;
  wire \Output_SO_reg[13]_i_12__0_n_1 ;
  wire \Output_SO_reg[13]_i_12__0_n_2 ;
  wire \Output_SO_reg[13]_i_12__0_n_3 ;
  wire \Output_SO_reg[13]_i_6__0_n_0 ;
  wire \Output_SO_reg[13]_i_6__0_n_1 ;
  wire \Output_SO_reg[13]_i_6__0_n_2 ;
  wire \Output_SO_reg[13]_i_6__0_n_3 ;
  wire \Output_SO_reg[1]_0 ;
  wire \Output_SO_reg[2]_0 ;
  wire \Output_SO_reg[3]_0 ;
  wire \Output_SO_reg[4]_0 ;
  wire \Output_SO_reg[5]_0 ;
  wire \Output_SO_reg[6]_0 ;
  wire \Output_SO_reg[7]_0 ;
  wire \Output_SO_reg[8]_0 ;
  wire [0:0]\Output_SO_reg[8]_1 ;
  wire [8:0]Q;
  wire [1:0]SyncSignalSyncFF_S_reg_rep__0;
  wire [3:0]\NLW_Output_SO_reg[13]_i_12__0_O_UNCONNECTED ;
  wire [3:1]\NLW_Output_SO_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_Output_SO_reg[13]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_Output_SO_reg[13]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_Output_SO_reg[13]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_Output_SO_reg[13]_i_6__0_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Output_SO[0]_i_1__8 
       (.I0(Output_SO[0]),
        .I1(\Output_SO_reg[13]_0 [10]),
        .I2(\Output_SO_reg[13]_0 [0]),
        .O(\Output_SO_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Output_SO[13]_i_13 
       (.I0(\Output_SO_reg[13]_0 [8]),
        .I1(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [8]),
        .O(\Output_SO[13]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Output_SO[13]_i_14 
       (.I0(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [8]),
        .I1(\Output_SO_reg[13]_0 [8]),
        .O(\Output_SO[13]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Output_SO[13]_i_18 
       (.I0(Q[6]),
        .I1(\Output_SO_reg[13]_0 [6]),
        .I2(\Output_SO_reg[13]_0 [7]),
        .I3(Q[7]),
        .O(\Output_SO[13]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Output_SO[13]_i_19 
       (.I0(Q[4]),
        .I1(\Output_SO_reg[13]_0 [4]),
        .I2(\Output_SO_reg[13]_0 [5]),
        .I3(Q[5]),
        .O(\Output_SO[13]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hA222222222222222)) 
    \Output_SO[13]_i_1__1 
       (.I0(DVSEventOutValidReg_S),
        .I1(\Output_SO_reg[13]_0 [10]),
        .I2(BOOL122_in),
        .I3(CO),
        .I4(BOOL124_in),
        .I5(\Output_SO_reg[8]_1 ),
        .O(E));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Output_SO[13]_i_20 
       (.I0(Q[2]),
        .I1(\Output_SO_reg[13]_0 [2]),
        .I2(\Output_SO_reg[13]_0 [3]),
        .I3(Q[3]),
        .O(\Output_SO[13]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Output_SO[13]_i_21 
       (.I0(Q[0]),
        .I1(\Output_SO_reg[13]_0 [0]),
        .I2(\Output_SO_reg[13]_0 [1]),
        .I3(Q[1]),
        .O(\Output_SO[13]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Output_SO[13]_i_22__0 
       (.I0(Q[6]),
        .I1(\Output_SO_reg[13]_0 [6]),
        .I2(Q[7]),
        .I3(\Output_SO_reg[13]_0 [7]),
        .O(\Output_SO[13]_i_22__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Output_SO[13]_i_23__0 
       (.I0(Q[4]),
        .I1(\Output_SO_reg[13]_0 [4]),
        .I2(Q[5]),
        .I3(\Output_SO_reg[13]_0 [5]),
        .O(\Output_SO[13]_i_23__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Output_SO[13]_i_24__0 
       (.I0(Q[2]),
        .I1(\Output_SO_reg[13]_0 [2]),
        .I2(Q[3]),
        .I3(\Output_SO_reg[13]_0 [3]),
        .O(\Output_SO[13]_i_24__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Output_SO[13]_i_25__0 
       (.I0(Q[0]),
        .I1(\Output_SO_reg[13]_0 [0]),
        .I2(Q[1]),
        .I3(\Output_SO_reg[13]_0 [1]),
        .O(\Output_SO[13]_i_25__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Output_SO[13]_i_34__0 
       (.I0(\Output_SO_reg[13]_0 [6]),
        .I1(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [6]),
        .I2(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [7]),
        .I3(\Output_SO_reg[13]_0 [7]),
        .O(\Output_SO[13]_i_34__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Output_SO[13]_i_35__0 
       (.I0(\Output_SO_reg[13]_0 [4]),
        .I1(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [4]),
        .I2(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [5]),
        .I3(\Output_SO_reg[13]_0 [5]),
        .O(\Output_SO[13]_i_35__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Output_SO[13]_i_36__0 
       (.I0(\Output_SO_reg[13]_0 [2]),
        .I1(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [2]),
        .I2(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [3]),
        .I3(\Output_SO_reg[13]_0 [3]),
        .O(\Output_SO[13]_i_36__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Output_SO[13]_i_37__0 
       (.I0(\Output_SO_reg[13]_0 [0]),
        .I1(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [0]),
        .I2(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [1]),
        .I3(\Output_SO_reg[13]_0 [1]),
        .O(\Output_SO[13]_i_37__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Output_SO[13]_i_38__0 
       (.I0(\Output_SO_reg[13]_0 [6]),
        .I1(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [6]),
        .I2(\Output_SO_reg[13]_0 [7]),
        .I3(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [7]),
        .O(\Output_SO[13]_i_38__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Output_SO[13]_i_39__0 
       (.I0(\Output_SO_reg[13]_0 [4]),
        .I1(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [4]),
        .I2(\Output_SO_reg[13]_0 [5]),
        .I3(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [5]),
        .O(\Output_SO[13]_i_39__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Output_SO[13]_i_40__0 
       (.I0(\Output_SO_reg[13]_0 [2]),
        .I1(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [2]),
        .I2(\Output_SO_reg[13]_0 [3]),
        .I3(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [3]),
        .O(\Output_SO[13]_i_40__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Output_SO[13]_i_41__0 
       (.I0(\Output_SO_reg[13]_0 [0]),
        .I1(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [0]),
        .I2(\Output_SO_reg[13]_0 [1]),
        .I3(\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] [1]),
        .O(\Output_SO[13]_i_41__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Output_SO[13]_i_7 
       (.I0(Q[8]),
        .I1(\Output_SO_reg[13]_0 [8]),
        .O(\Output_SO[13]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Output_SO[13]_i_8 
       (.I0(\Output_SO_reg[13]_0 [8]),
        .I1(Q[8]),
        .O(\Output_SO[13]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Output_SO[1]_i_1__1 
       (.I0(Output_SO[1]),
        .I1(\Output_SO_reg[13]_0 [10]),
        .I2(\Output_SO_reg[13]_0 [1]),
        .O(\Output_SO_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Output_SO[2]_i_1__1 
       (.I0(Output_SO[2]),
        .I1(\Output_SO_reg[13]_0 [10]),
        .I2(\Output_SO_reg[13]_0 [2]),
        .O(\Output_SO_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Output_SO[3]_i_1__1 
       (.I0(Output_SO[3]),
        .I1(\Output_SO_reg[13]_0 [10]),
        .I2(\Output_SO_reg[13]_0 [3]),
        .O(\Output_SO_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Output_SO[4]_i_1__1 
       (.I0(Output_SO[4]),
        .I1(\Output_SO_reg[13]_0 [10]),
        .I2(\Output_SO_reg[13]_0 [4]),
        .O(\Output_SO_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Output_SO[5]_i_1__1 
       (.I0(Output_SO[5]),
        .I1(\Output_SO_reg[13]_0 [10]),
        .I2(\Output_SO_reg[13]_0 [5]),
        .O(\Output_SO_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Output_SO[6]_i_1__1 
       (.I0(Output_SO[6]),
        .I1(\Output_SO_reg[13]_0 [10]),
        .I2(\Output_SO_reg[13]_0 [6]),
        .O(\Output_SO_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Output_SO[7]_i_1__1 
       (.I0(Output_SO[7]),
        .I1(\Output_SO_reg[13]_0 [10]),
        .I2(\Output_SO_reg[13]_0 [7]),
        .O(\Output_SO_reg[7]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \Output_SO[8]_i_1__1 
       (.I0(Output_SO[8]),
        .I1(\Output_SO_reg[13]_0 [10]),
        .I2(\Output_SO_reg[13]_0 [8]),
        .O(\Output_SO_reg[8]_0 ));
  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(\FSM_sequential_State_DP_reg[2] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(D[0]),
        .Q(\Output_SO_reg[13]_0 [0]));
  FDCE \Output_SO_reg[12] 
       (.C(LogicClk_CI),
        .CE(\FSM_sequential_State_DP_reg[2] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[0]),
        .D(D[9]),
        .Q(\Output_SO_reg[13]_0 [9]));
  FDCE \Output_SO_reg[13] 
       (.C(LogicClk_CI),
        .CE(\FSM_sequential_State_DP_reg[2] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(D[10]),
        .Q(\Output_SO_reg[13]_0 [10]));
  CARRY4 \Output_SO_reg[13]_i_12__0 
       (.CI(1'b0),
        .CO({\Output_SO_reg[13]_i_12__0_n_0 ,\Output_SO_reg[13]_i_12__0_n_1 ,\Output_SO_reg[13]_i_12__0_n_2 ,\Output_SO_reg[13]_i_12__0_n_3 }),
        .CYINIT(1'b1),
        .DI({\Output_SO[13]_i_34__0_n_0 ,\Output_SO[13]_i_35__0_n_0 ,\Output_SO[13]_i_36__0_n_0 ,\Output_SO[13]_i_37__0_n_0 }),
        .O(\NLW_Output_SO_reg[13]_i_12__0_O_UNCONNECTED [3:0]),
        .S({\Output_SO[13]_i_38__0_n_0 ,\Output_SO[13]_i_39__0_n_0 ,\Output_SO[13]_i_40__0_n_0 ,\Output_SO[13]_i_41__0_n_0 }));
  CARRY4 \Output_SO_reg[13]_i_2 
       (.CI(\Output_SO_reg[13]_i_6__0_n_0 ),
        .CO({\NLW_Output_SO_reg[13]_i_2_CO_UNCONNECTED [3:1],BOOL122_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\Output_SO[13]_i_7_n_0 }),
        .O(\NLW_Output_SO_reg[13]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\Output_SO[13]_i_8_n_0 }));
  CARRY4 \Output_SO_reg[13]_i_4 
       (.CI(\Output_SO_reg[13]_i_12__0_n_0 ),
        .CO({\NLW_Output_SO_reg[13]_i_4_CO_UNCONNECTED [3:1],BOOL124_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\Output_SO[13]_i_13_n_0 }),
        .O(\NLW_Output_SO_reg[13]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\Output_SO[13]_i_14_n_0 }));
  CARRY4 \Output_SO_reg[13]_i_6__0 
       (.CI(1'b0),
        .CO({\Output_SO_reg[13]_i_6__0_n_0 ,\Output_SO_reg[13]_i_6__0_n_1 ,\Output_SO_reg[13]_i_6__0_n_2 ,\Output_SO_reg[13]_i_6__0_n_3 }),
        .CYINIT(1'b1),
        .DI({\Output_SO[13]_i_18_n_0 ,\Output_SO[13]_i_19_n_0 ,\Output_SO[13]_i_20_n_0 ,\Output_SO[13]_i_21_n_0 }),
        .O(\NLW_Output_SO_reg[13]_i_6__0_O_UNCONNECTED [3:0]),
        .S({\Output_SO[13]_i_22__0_n_0 ,\Output_SO[13]_i_23__0_n_0 ,\Output_SO[13]_i_24__0_n_0 ,\Output_SO[13]_i_25__0_n_0 }));
  FDCE \Output_SO_reg[1] 
       (.C(LogicClk_CI),
        .CE(\FSM_sequential_State_DP_reg[2] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(D[1]),
        .Q(\Output_SO_reg[13]_0 [1]));
  FDCE \Output_SO_reg[2] 
       (.C(LogicClk_CI),
        .CE(\FSM_sequential_State_DP_reg[2] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(D[2]),
        .Q(\Output_SO_reg[13]_0 [2]));
  FDCE \Output_SO_reg[3] 
       (.C(LogicClk_CI),
        .CE(\FSM_sequential_State_DP_reg[2] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(D[3]),
        .Q(\Output_SO_reg[13]_0 [3]));
  FDCE \Output_SO_reg[4] 
       (.C(LogicClk_CI),
        .CE(\FSM_sequential_State_DP_reg[2] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(D[4]),
        .Q(\Output_SO_reg[13]_0 [4]));
  FDCE \Output_SO_reg[5] 
       (.C(LogicClk_CI),
        .CE(\FSM_sequential_State_DP_reg[2] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(D[5]),
        .Q(\Output_SO_reg[13]_0 [5]));
  FDCE \Output_SO_reg[6] 
       (.C(LogicClk_CI),
        .CE(\FSM_sequential_State_DP_reg[2] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(D[6]),
        .Q(\Output_SO_reg[13]_0 [6]));
  FDCE \Output_SO_reg[7] 
       (.C(LogicClk_CI),
        .CE(\FSM_sequential_State_DP_reg[2] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(D[7]),
        .Q(\Output_SO_reg[13]_0 [7]));
  FDCE \Output_SO_reg[8] 
       (.C(LogicClk_CI),
        .CE(\FSM_sequential_State_DP_reg[2] ),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(D[8]),
        .Q(\Output_SO_reg[13]_0 [8]));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_11
   (RowOnlyFilterInValidReg_S,
    Q,
    \DVSAERConfigReg_D_reg[FilterRowOnlyEvents_S] ,
    PixelFilterOutValidReg_S,
    E,
    \Output_SO_reg[13]_0 ,
    LogicClk_CI,
    AR);
  output RowOnlyFilterInValidReg_S;
  output [10:0]Q;
  input \DVSAERConfigReg_D_reg[FilterRowOnlyEvents_S] ;
  input PixelFilterOutValidReg_S;
  input [0:0]E;
  input [10:0]\Output_SO_reg[13]_0 ;
  input LogicClk_CI;
  input [1:0]AR;

  wire [1:0]AR;
  wire \DVSAERConfigReg_D_reg[FilterRowOnlyEvents_S] ;
  wire [0:0]E;
  wire LogicClk_CI;
  wire [10:0]\Output_SO_reg[13]_0 ;
  wire PixelFilterOutValidReg_S;
  wire [10:0]Q;
  wire RowOnlyFilterInValidReg_S;

  LUT3 #(
    .INIT(8'hB0)) 
    \Output_SO[0]_i_1__5 
       (.I0(Q[10]),
        .I1(\DVSAERConfigReg_D_reg[FilterRowOnlyEvents_S] ),
        .I2(PixelFilterOutValidReg_S),
        .O(RowOnlyFilterInValidReg_S));
  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR[0]),
        .D(\Output_SO_reg[13]_0 [0]),
        .Q(Q[0]));
  FDCE \Output_SO_reg[12] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR[0]),
        .D(\Output_SO_reg[13]_0 [9]),
        .Q(Q[9]));
  FDCE \Output_SO_reg[13] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR[1]),
        .D(\Output_SO_reg[13]_0 [10]),
        .Q(Q[10]));
  FDCE \Output_SO_reg[1] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR[0]),
        .D(\Output_SO_reg[13]_0 [1]),
        .Q(Q[1]));
  FDCE \Output_SO_reg[2] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR[0]),
        .D(\Output_SO_reg[13]_0 [2]),
        .Q(Q[2]));
  FDCE \Output_SO_reg[3] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR[0]),
        .D(\Output_SO_reg[13]_0 [3]),
        .Q(Q[3]));
  FDCE \Output_SO_reg[4] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR[0]),
        .D(\Output_SO_reg[13]_0 [4]),
        .Q(Q[4]));
  FDCE \Output_SO_reg[5] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR[0]),
        .D(\Output_SO_reg[13]_0 [5]),
        .Q(Q[5]));
  FDCE \Output_SO_reg[6] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR[0]),
        .D(\Output_SO_reg[13]_0 [6]),
        .Q(Q[6]));
  FDCE \Output_SO_reg[7] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR[0]),
        .D(\Output_SO_reg[13]_0 [7]),
        .Q(Q[7]));
  FDCE \Output_SO_reg[8] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(AR[0]),
        .D(\Output_SO_reg[13]_0 [8]),
        .Q(Q[8]));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_13
   (Q,
    \Output_SO_reg[0]_0 ,
    \Output_SO_reg[1]_0 ,
    \Output_SO_reg[2]_0 ,
    \Output_SO_reg[3]_0 ,
    \Output_SO_reg[4]_0 ,
    \Output_SO_reg[5]_0 ,
    \Output_SO_reg[6]_0 ,
    \Output_SO_reg[7]_0 ,
    \Output_SO_reg[8]_0 ,
    CO,
    \Output_SO_reg[0]_1 ,
    \Output_SO_reg[0]_2 ,
    \Output_SO_reg[0]_3 ,
    \Output_SO_reg[0]_4 ,
    \Output_SO_reg[0]_5 ,
    \Output_SO_reg[0]_6 ,
    \Output_SO_reg[0]_7 ,
    \DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] ,
    \DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] ,
    \DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] ,
    \DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] ,
    \DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] ,
    \DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] ,
    \DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] ,
    \DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] ,
    \Output_SO_reg[0]_8 ,
    \Output_SO_reg[1]_1 ,
    \Output_SO_reg[2]_1 ,
    \Output_SO_reg[3]_1 ,
    \Output_SO_reg[4]_1 ,
    \Output_SO_reg[5]_1 ,
    \Output_SO_reg[6]_1 ,
    \Output_SO_reg[7]_1 ,
    \Output_SO_reg[8]_1 ,
    E,
    D,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__0);
  output [10:0]Q;
  output \Output_SO_reg[0]_0 ;
  output \Output_SO_reg[1]_0 ;
  output \Output_SO_reg[2]_0 ;
  output \Output_SO_reg[3]_0 ;
  output \Output_SO_reg[4]_0 ;
  output \Output_SO_reg[5]_0 ;
  output \Output_SO_reg[6]_0 ;
  output \Output_SO_reg[7]_0 ;
  output \Output_SO_reg[8]_0 ;
  output [0:0]CO;
  output [0:0]\Output_SO_reg[0]_1 ;
  output [0:0]\Output_SO_reg[0]_2 ;
  output [0:0]\Output_SO_reg[0]_3 ;
  output [0:0]\Output_SO_reg[0]_4 ;
  output [0:0]\Output_SO_reg[0]_5 ;
  output [0:0]\Output_SO_reg[0]_6 ;
  output [0:0]\Output_SO_reg[0]_7 ;
  input [8:0]\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] ;
  input [8:0]\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] ;
  input [8:0]\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] ;
  input [8:0]\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] ;
  input [8:0]\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] ;
  input [8:0]\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] ;
  input [8:0]\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] ;
  input [8:0]\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] ;
  input \Output_SO_reg[0]_8 ;
  input \Output_SO_reg[1]_1 ;
  input \Output_SO_reg[2]_1 ;
  input \Output_SO_reg[3]_1 ;
  input \Output_SO_reg[4]_1 ;
  input \Output_SO_reg[5]_1 ;
  input \Output_SO_reg[6]_1 ;
  input \Output_SO_reg[7]_1 ;
  input \Output_SO_reg[8]_1 ;
  input [0:0]E;
  input [10:0]D;
  input LogicClk_CI;
  input [1:0]SyncSignalSyncFF_S_reg_rep__0;

  wire [0:0]CO;
  wire [10:0]D;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] ;
  wire [0:0]E;
  wire LogicClk_CI;
  wire \Output_SO[13]_i_22_n_0 ;
  wire \Output_SO[13]_i_23_n_0 ;
  wire \Output_SO[13]_i_24_n_0 ;
  wire \Output_SO[13]_i_28_n_0 ;
  wire \Output_SO[13]_i_29_n_0 ;
  wire \Output_SO[13]_i_30_n_0 ;
  wire \Output_SO[13]_i_34_n_0 ;
  wire \Output_SO[13]_i_35_n_0 ;
  wire \Output_SO[13]_i_36_n_0 ;
  wire \Output_SO[13]_i_40_n_0 ;
  wire \Output_SO[13]_i_41_n_0 ;
  wire \Output_SO[13]_i_42_n_0 ;
  wire \Output_SO[13]_i_46_n_0 ;
  wire \Output_SO[13]_i_47_n_0 ;
  wire \Output_SO[13]_i_48_n_0 ;
  wire \Output_SO[13]_i_52_n_0 ;
  wire \Output_SO[13]_i_53_n_0 ;
  wire \Output_SO[13]_i_54_n_0 ;
  wire \Output_SO[13]_i_58_n_0 ;
  wire \Output_SO[13]_i_59_n_0 ;
  wire \Output_SO[13]_i_60_n_0 ;
  wire \Output_SO[13]_i_64_n_0 ;
  wire \Output_SO[13]_i_65_n_0 ;
  wire \Output_SO[13]_i_66_n_0 ;
  wire \Output_SO_reg[0]_0 ;
  wire [0:0]\Output_SO_reg[0]_1 ;
  wire [0:0]\Output_SO_reg[0]_2 ;
  wire [0:0]\Output_SO_reg[0]_3 ;
  wire [0:0]\Output_SO_reg[0]_4 ;
  wire [0:0]\Output_SO_reg[0]_5 ;
  wire [0:0]\Output_SO_reg[0]_6 ;
  wire [0:0]\Output_SO_reg[0]_7 ;
  wire \Output_SO_reg[0]_8 ;
  wire \Output_SO_reg[13]_i_10_n_2 ;
  wire \Output_SO_reg[13]_i_10_n_3 ;
  wire \Output_SO_reg[13]_i_12_n_2 ;
  wire \Output_SO_reg[13]_i_12_n_3 ;
  wire \Output_SO_reg[13]_i_14_n_2 ;
  wire \Output_SO_reg[13]_i_14_n_3 ;
  wire \Output_SO_reg[13]_i_16_n_2 ;
  wire \Output_SO_reg[13]_i_16_n_3 ;
  wire \Output_SO_reg[13]_i_18_n_2 ;
  wire \Output_SO_reg[13]_i_18_n_3 ;
  wire \Output_SO_reg[13]_i_20_n_2 ;
  wire \Output_SO_reg[13]_i_20_n_3 ;
  wire \Output_SO_reg[13]_i_6_n_2 ;
  wire \Output_SO_reg[13]_i_6_n_3 ;
  wire \Output_SO_reg[13]_i_8_n_2 ;
  wire \Output_SO_reg[13]_i_8_n_3 ;
  wire \Output_SO_reg[1]_0 ;
  wire \Output_SO_reg[1]_1 ;
  wire \Output_SO_reg[2]_0 ;
  wire \Output_SO_reg[2]_1 ;
  wire \Output_SO_reg[3]_0 ;
  wire \Output_SO_reg[3]_1 ;
  wire \Output_SO_reg[4]_0 ;
  wire \Output_SO_reg[4]_1 ;
  wire \Output_SO_reg[5]_0 ;
  wire \Output_SO_reg[5]_1 ;
  wire \Output_SO_reg[6]_0 ;
  wire \Output_SO_reg[6]_1 ;
  wire \Output_SO_reg[7]_0 ;
  wire \Output_SO_reg[7]_1 ;
  wire \Output_SO_reg[8]_0 ;
  wire \Output_SO_reg[8]_1 ;
  wire [10:0]Q;
  wire [1:0]SyncSignalSyncFF_S_reg_rep__0;
  wire [3:3]\NLW_Output_SO_reg[13]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_Output_SO_reg[13]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_Output_SO_reg[13]_i_12_CO_UNCONNECTED ;
  wire [3:0]\NLW_Output_SO_reg[13]_i_12_O_UNCONNECTED ;
  wire [3:3]\NLW_Output_SO_reg[13]_i_14_CO_UNCONNECTED ;
  wire [3:0]\NLW_Output_SO_reg[13]_i_14_O_UNCONNECTED ;
  wire [3:3]\NLW_Output_SO_reg[13]_i_16_CO_UNCONNECTED ;
  wire [3:0]\NLW_Output_SO_reg[13]_i_16_O_UNCONNECTED ;
  wire [3:3]\NLW_Output_SO_reg[13]_i_18_CO_UNCONNECTED ;
  wire [3:0]\NLW_Output_SO_reg[13]_i_18_O_UNCONNECTED ;
  wire [3:3]\NLW_Output_SO_reg[13]_i_20_CO_UNCONNECTED ;
  wire [3:0]\NLW_Output_SO_reg[13]_i_20_O_UNCONNECTED ;
  wire [3:3]\NLW_Output_SO_reg[13]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_Output_SO_reg[13]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_Output_SO_reg[13]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_Output_SO_reg[13]_i_8_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Output_SO[0]_i_1__7 
       (.I0(\Output_SO_reg[0]_8 ),
        .I1(Q[10]),
        .I2(Q[0]),
        .O(\Output_SO_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_22 
       (.I0(Q[6]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] [6]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] [8]),
        .I3(Q[8]),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] [7]),
        .I5(Q[7]),
        .O(\Output_SO[13]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_23 
       (.I0(Q[3]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] [3]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] [5]),
        .I3(Q[5]),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] [4]),
        .I5(Q[4]),
        .O(\Output_SO[13]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_24 
       (.I0(Q[0]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] [0]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] [2]),
        .I3(Q[2]),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] [1]),
        .I5(Q[1]),
        .O(\Output_SO[13]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_28 
       (.I0(Q[6]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] [6]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] [8]),
        .I3(Q[8]),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] [7]),
        .I5(Q[7]),
        .O(\Output_SO[13]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_29 
       (.I0(Q[3]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] [3]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] [5]),
        .I3(Q[5]),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] [4]),
        .I5(Q[4]),
        .O(\Output_SO[13]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_30 
       (.I0(Q[0]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] [0]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] [2]),
        .I3(Q[2]),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] [1]),
        .I5(Q[1]),
        .O(\Output_SO[13]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_34 
       (.I0(Q[6]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] [6]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] [8]),
        .I3(Q[8]),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] [7]),
        .I5(Q[7]),
        .O(\Output_SO[13]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_35 
       (.I0(Q[3]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] [3]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] [5]),
        .I3(Q[5]),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] [4]),
        .I5(Q[4]),
        .O(\Output_SO[13]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_36 
       (.I0(Q[0]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] [0]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] [2]),
        .I3(Q[2]),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] [1]),
        .I5(Q[1]),
        .O(\Output_SO[13]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_40 
       (.I0(Q[6]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] [6]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] [8]),
        .I3(Q[8]),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] [7]),
        .I5(Q[7]),
        .O(\Output_SO[13]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_41 
       (.I0(Q[3]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] [3]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] [5]),
        .I3(Q[5]),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] [4]),
        .I5(Q[4]),
        .O(\Output_SO[13]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_42 
       (.I0(Q[0]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] [0]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] [2]),
        .I3(Q[2]),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] [1]),
        .I5(Q[1]),
        .O(\Output_SO[13]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_46 
       (.I0(Q[6]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] [6]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] [8]),
        .I3(Q[8]),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] [7]),
        .I5(Q[7]),
        .O(\Output_SO[13]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_47 
       (.I0(Q[3]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] [3]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] [5]),
        .I3(Q[5]),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] [4]),
        .I5(Q[4]),
        .O(\Output_SO[13]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_48 
       (.I0(Q[0]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] [0]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] [2]),
        .I3(Q[2]),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] [1]),
        .I5(Q[1]),
        .O(\Output_SO[13]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_52 
       (.I0(Q[6]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] [6]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] [8]),
        .I3(Q[8]),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] [7]),
        .I5(Q[7]),
        .O(\Output_SO[13]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_53 
       (.I0(Q[3]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] [3]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] [5]),
        .I3(Q[5]),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] [4]),
        .I5(Q[4]),
        .O(\Output_SO[13]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_54 
       (.I0(Q[0]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] [0]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] [2]),
        .I3(Q[2]),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] [1]),
        .I5(Q[1]),
        .O(\Output_SO[13]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_58 
       (.I0(Q[6]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] [6]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] [8]),
        .I3(Q[8]),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] [7]),
        .I5(Q[7]),
        .O(\Output_SO[13]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_59 
       (.I0(Q[3]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] [3]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] [5]),
        .I3(Q[5]),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] [4]),
        .I5(Q[4]),
        .O(\Output_SO[13]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_60 
       (.I0(Q[0]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] [0]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] [2]),
        .I3(Q[2]),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] [1]),
        .I5(Q[1]),
        .O(\Output_SO[13]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_64 
       (.I0(Q[6]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] [6]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] [8]),
        .I3(Q[8]),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] [7]),
        .I5(Q[7]),
        .O(\Output_SO[13]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_65 
       (.I0(Q[3]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] [3]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] [5]),
        .I3(Q[5]),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] [4]),
        .I5(Q[4]),
        .O(\Output_SO[13]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_66 
       (.I0(Q[0]),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] [0]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] [2]),
        .I3(Q[2]),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] [1]),
        .I5(Q[1]),
        .O(\Output_SO[13]_i_66_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Output_SO[1]_i_1__0 
       (.I0(\Output_SO_reg[1]_1 ),
        .I1(Q[10]),
        .I2(Q[1]),
        .O(\Output_SO_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Output_SO[2]_i_1__0 
       (.I0(\Output_SO_reg[2]_1 ),
        .I1(Q[10]),
        .I2(Q[2]),
        .O(\Output_SO_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Output_SO[3]_i_1__0 
       (.I0(\Output_SO_reg[3]_1 ),
        .I1(Q[10]),
        .I2(Q[3]),
        .O(\Output_SO_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Output_SO[4]_i_1__0 
       (.I0(\Output_SO_reg[4]_1 ),
        .I1(Q[10]),
        .I2(Q[4]),
        .O(\Output_SO_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Output_SO[5]_i_1__0 
       (.I0(\Output_SO_reg[5]_1 ),
        .I1(Q[10]),
        .I2(Q[5]),
        .O(\Output_SO_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Output_SO[6]_i_1__0 
       (.I0(\Output_SO_reg[6]_1 ),
        .I1(Q[10]),
        .I2(Q[6]),
        .O(\Output_SO_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Output_SO[7]_i_1__0 
       (.I0(\Output_SO_reg[7]_1 ),
        .I1(Q[10]),
        .I2(Q[7]),
        .O(\Output_SO_reg[7]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \Output_SO[8]_i_1__0 
       (.I0(\Output_SO_reg[8]_1 ),
        .I1(Q[10]),
        .I2(Q[8]),
        .O(\Output_SO_reg[8]_0 ));
  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \Output_SO_reg[12] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[0]),
        .D(D[9]),
        .Q(Q[9]));
  FDCE \Output_SO_reg[13] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(D[10]),
        .Q(Q[10]));
  CARRY4 \Output_SO_reg[13]_i_10 
       (.CI(1'b0),
        .CO({\NLW_Output_SO_reg[13]_i_10_CO_UNCONNECTED [3],\Output_SO_reg[0]_7 ,\Output_SO_reg[13]_i_10_n_2 ,\Output_SO_reg[13]_i_10_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_Output_SO_reg[13]_i_10_O_UNCONNECTED [3:0]),
        .S({1'b0,\Output_SO[13]_i_34_n_0 ,\Output_SO[13]_i_35_n_0 ,\Output_SO[13]_i_36_n_0 }));
  CARRY4 \Output_SO_reg[13]_i_12 
       (.CI(1'b0),
        .CO({\NLW_Output_SO_reg[13]_i_12_CO_UNCONNECTED [3],\Output_SO_reg[0]_6 ,\Output_SO_reg[13]_i_12_n_2 ,\Output_SO_reg[13]_i_12_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_Output_SO_reg[13]_i_12_O_UNCONNECTED [3:0]),
        .S({1'b0,\Output_SO[13]_i_40_n_0 ,\Output_SO[13]_i_41_n_0 ,\Output_SO[13]_i_42_n_0 }));
  CARRY4 \Output_SO_reg[13]_i_14 
       (.CI(1'b0),
        .CO({\NLW_Output_SO_reg[13]_i_14_CO_UNCONNECTED [3],\Output_SO_reg[0]_1 ,\Output_SO_reg[13]_i_14_n_2 ,\Output_SO_reg[13]_i_14_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_Output_SO_reg[13]_i_14_O_UNCONNECTED [3:0]),
        .S({1'b0,\Output_SO[13]_i_46_n_0 ,\Output_SO[13]_i_47_n_0 ,\Output_SO[13]_i_48_n_0 }));
  CARRY4 \Output_SO_reg[13]_i_16 
       (.CI(1'b0),
        .CO({\NLW_Output_SO_reg[13]_i_16_CO_UNCONNECTED [3],CO,\Output_SO_reg[13]_i_16_n_2 ,\Output_SO_reg[13]_i_16_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_Output_SO_reg[13]_i_16_O_UNCONNECTED [3:0]),
        .S({1'b0,\Output_SO[13]_i_52_n_0 ,\Output_SO[13]_i_53_n_0 ,\Output_SO[13]_i_54_n_0 }));
  CARRY4 \Output_SO_reg[13]_i_18 
       (.CI(1'b0),
        .CO({\NLW_Output_SO_reg[13]_i_18_CO_UNCONNECTED [3],\Output_SO_reg[0]_3 ,\Output_SO_reg[13]_i_18_n_2 ,\Output_SO_reg[13]_i_18_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_Output_SO_reg[13]_i_18_O_UNCONNECTED [3:0]),
        .S({1'b0,\Output_SO[13]_i_58_n_0 ,\Output_SO[13]_i_59_n_0 ,\Output_SO[13]_i_60_n_0 }));
  CARRY4 \Output_SO_reg[13]_i_20 
       (.CI(1'b0),
        .CO({\NLW_Output_SO_reg[13]_i_20_CO_UNCONNECTED [3],\Output_SO_reg[0]_2 ,\Output_SO_reg[13]_i_20_n_2 ,\Output_SO_reg[13]_i_20_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_Output_SO_reg[13]_i_20_O_UNCONNECTED [3:0]),
        .S({1'b0,\Output_SO[13]_i_64_n_0 ,\Output_SO[13]_i_65_n_0 ,\Output_SO[13]_i_66_n_0 }));
  CARRY4 \Output_SO_reg[13]_i_6 
       (.CI(1'b0),
        .CO({\NLW_Output_SO_reg[13]_i_6_CO_UNCONNECTED [3],\Output_SO_reg[0]_5 ,\Output_SO_reg[13]_i_6_n_2 ,\Output_SO_reg[13]_i_6_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_Output_SO_reg[13]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,\Output_SO[13]_i_22_n_0 ,\Output_SO[13]_i_23_n_0 ,\Output_SO[13]_i_24_n_0 }));
  CARRY4 \Output_SO_reg[13]_i_8 
       (.CI(1'b0),
        .CO({\NLW_Output_SO_reg[13]_i_8_CO_UNCONNECTED [3],\Output_SO_reg[0]_4 ,\Output_SO_reg[13]_i_8_n_2 ,\Output_SO_reg[13]_i_8_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_Output_SO_reg[13]_i_8_O_UNCONNECTED [3:0]),
        .S({1'b0,\Output_SO[13]_i_28_n_0 ,\Output_SO[13]_i_29_n_0 ,\Output_SO[13]_i_30_n_0 }));
  FDCE \Output_SO_reg[1] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \Output_SO_reg[2] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \Output_SO_reg[3] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \Output_SO_reg[4] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \Output_SO_reg[5] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \Output_SO_reg[6] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \Output_SO_reg[7] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \Output_SO_reg[8] 
       (.C(LogicClk_CI),
        .CE(E),
        .CLR(SyncSignalSyncFF_S_reg_rep__0[1]),
        .D(D[8]),
        .Q(Q[8]));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_16
   (Q,
    D,
    LogicClk_CI,
    AR);
  output [10:0]Q;
  input [10:0]D;
  input LogicClk_CI;
  input [1:0]AR;

  wire [1:0]AR;
  wire [10:0]D;
  wire LogicClk_CI;
  wire [10:0]Q;

  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \Output_SO_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[9]),
        .Q(Q[9]));
  FDCE \Output_SO_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \Output_SO_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \Output_SO_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \Output_SO_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \Output_SO_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \Output_SO_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \Output_SO_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \Output_SO_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \Output_SO_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[8]),
        .Q(Q[8]));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister__parameterized1
   (\Output_SO_reg[0]_0 ,
    \Output_SO_reg[2]_0 ,
    \Output_SO_reg[1]_0 ,
    \Output_SO_reg[3]_0 ,
    \Output_SO_reg[5]_0 ,
    \Output_SO_reg[4]_0 ,
    \Output_SO_reg[6]_0 ,
    \Output_SO_reg[8]_0 ,
    \Output_SO_reg[7]_0 ,
    CO,
    \Output_SO_reg[0]_1 ,
    \Output_SO_reg[0]_2 ,
    \Output_SO_reg[0]_3 ,
    \Output_SO_reg[0]_4 ,
    \Output_SO_reg[0]_5 ,
    \Output_SO_reg[0]_6 ,
    \Output_SO_reg[0]_7 ,
    Q,
    \DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] ,
    \DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] ,
    \DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] ,
    \DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] ,
    \DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] ,
    \DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] ,
    \DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] ,
    ROIFilterOutValidReg_S,
    \Output_SO_reg[8]_1 ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__35,
    \Output_SO_reg[7]_1 ,
    \Output_SO_reg[6]_1 ,
    SyncReset_RO,
    \Output_SO_reg[5]_1 ,
    \Output_SO_reg[4]_1 ,
    \Output_SO_reg[3]_1 ,
    \Output_SO_reg[2]_1 ,
    \Output_SO_reg[1]_1 ,
    \Output_SO_reg[0]_8 );
  output \Output_SO_reg[0]_0 ;
  output \Output_SO_reg[2]_0 ;
  output \Output_SO_reg[1]_0 ;
  output \Output_SO_reg[3]_0 ;
  output \Output_SO_reg[5]_0 ;
  output \Output_SO_reg[4]_0 ;
  output \Output_SO_reg[6]_0 ;
  output \Output_SO_reg[8]_0 ;
  output \Output_SO_reg[7]_0 ;
  output [0:0]CO;
  output [0:0]\Output_SO_reg[0]_1 ;
  output [0:0]\Output_SO_reg[0]_2 ;
  output [0:0]\Output_SO_reg[0]_3 ;
  output [0:0]\Output_SO_reg[0]_4 ;
  output [0:0]\Output_SO_reg[0]_5 ;
  output [0:0]\Output_SO_reg[0]_6 ;
  output [0:0]\Output_SO_reg[0]_7 ;
  input [8:0]Q;
  input [8:0]\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] ;
  input [8:0]\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] ;
  input [8:0]\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] ;
  input [8:0]\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] ;
  input [8:0]\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] ;
  input [8:0]\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] ;
  input [8:0]\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] ;
  input ROIFilterOutValidReg_S;
  input \Output_SO_reg[8]_1 ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__35;
  input \Output_SO_reg[7]_1 ;
  input \Output_SO_reg[6]_1 ;
  input SyncReset_RO;
  input \Output_SO_reg[5]_1 ;
  input \Output_SO_reg[4]_1 ;
  input \Output_SO_reg[3]_1 ;
  input \Output_SO_reg[2]_1 ;
  input \Output_SO_reg[1]_1 ;
  input \Output_SO_reg[0]_8 ;

  wire [0:0]CO;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] ;
  wire LogicClk_CI;
  wire \Output_SO[13]_i_25_n_0 ;
  wire \Output_SO[13]_i_26_n_0 ;
  wire \Output_SO[13]_i_27_n_0 ;
  wire \Output_SO[13]_i_31_n_0 ;
  wire \Output_SO[13]_i_32_n_0 ;
  wire \Output_SO[13]_i_33_n_0 ;
  wire \Output_SO[13]_i_37_n_0 ;
  wire \Output_SO[13]_i_38_n_0 ;
  wire \Output_SO[13]_i_39_n_0 ;
  wire \Output_SO[13]_i_43_n_0 ;
  wire \Output_SO[13]_i_44_n_0 ;
  wire \Output_SO[13]_i_45_n_0 ;
  wire \Output_SO[13]_i_49_n_0 ;
  wire \Output_SO[13]_i_50_n_0 ;
  wire \Output_SO[13]_i_51_n_0 ;
  wire \Output_SO[13]_i_55_n_0 ;
  wire \Output_SO[13]_i_56_n_0 ;
  wire \Output_SO[13]_i_57_n_0 ;
  wire \Output_SO[13]_i_61_n_0 ;
  wire \Output_SO[13]_i_62_n_0 ;
  wire \Output_SO[13]_i_63_n_0 ;
  wire \Output_SO[13]_i_67_n_0 ;
  wire \Output_SO[13]_i_68_n_0 ;
  wire \Output_SO[13]_i_69_n_0 ;
  wire \Output_SO_reg[0]_0 ;
  wire [0:0]\Output_SO_reg[0]_1 ;
  wire [0:0]\Output_SO_reg[0]_2 ;
  wire [0:0]\Output_SO_reg[0]_3 ;
  wire [0:0]\Output_SO_reg[0]_4 ;
  wire [0:0]\Output_SO_reg[0]_5 ;
  wire [0:0]\Output_SO_reg[0]_6 ;
  wire [0:0]\Output_SO_reg[0]_7 ;
  wire \Output_SO_reg[0]_8 ;
  wire \Output_SO_reg[13]_i_11_n_2 ;
  wire \Output_SO_reg[13]_i_11_n_3 ;
  wire \Output_SO_reg[13]_i_13_n_2 ;
  wire \Output_SO_reg[13]_i_13_n_3 ;
  wire \Output_SO_reg[13]_i_15_n_2 ;
  wire \Output_SO_reg[13]_i_15_n_3 ;
  wire \Output_SO_reg[13]_i_17_n_2 ;
  wire \Output_SO_reg[13]_i_17_n_3 ;
  wire \Output_SO_reg[13]_i_19_n_2 ;
  wire \Output_SO_reg[13]_i_19_n_3 ;
  wire \Output_SO_reg[13]_i_21_n_2 ;
  wire \Output_SO_reg[13]_i_21_n_3 ;
  wire \Output_SO_reg[13]_i_7_n_2 ;
  wire \Output_SO_reg[13]_i_7_n_3 ;
  wire \Output_SO_reg[13]_i_9_n_2 ;
  wire \Output_SO_reg[13]_i_9_n_3 ;
  wire \Output_SO_reg[1]_0 ;
  wire \Output_SO_reg[1]_1 ;
  wire \Output_SO_reg[2]_0 ;
  wire \Output_SO_reg[2]_1 ;
  wire \Output_SO_reg[3]_0 ;
  wire \Output_SO_reg[3]_1 ;
  wire \Output_SO_reg[4]_0 ;
  wire \Output_SO_reg[4]_1 ;
  wire \Output_SO_reg[5]_0 ;
  wire \Output_SO_reg[5]_1 ;
  wire \Output_SO_reg[6]_0 ;
  wire \Output_SO_reg[6]_1 ;
  wire \Output_SO_reg[7]_0 ;
  wire \Output_SO_reg[7]_1 ;
  wire \Output_SO_reg[8]_0 ;
  wire \Output_SO_reg[8]_1 ;
  wire [8:0]Q;
  wire ROIFilterOutValidReg_S;
  wire SyncReset_RO;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__35;
  wire [3:3]\NLW_Output_SO_reg[13]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_Output_SO_reg[13]_i_11_O_UNCONNECTED ;
  wire [3:3]\NLW_Output_SO_reg[13]_i_13_CO_UNCONNECTED ;
  wire [3:0]\NLW_Output_SO_reg[13]_i_13_O_UNCONNECTED ;
  wire [3:3]\NLW_Output_SO_reg[13]_i_15_CO_UNCONNECTED ;
  wire [3:0]\NLW_Output_SO_reg[13]_i_15_O_UNCONNECTED ;
  wire [3:3]\NLW_Output_SO_reg[13]_i_17_CO_UNCONNECTED ;
  wire [3:0]\NLW_Output_SO_reg[13]_i_17_O_UNCONNECTED ;
  wire [3:3]\NLW_Output_SO_reg[13]_i_19_CO_UNCONNECTED ;
  wire [3:0]\NLW_Output_SO_reg[13]_i_19_O_UNCONNECTED ;
  wire [3:3]\NLW_Output_SO_reg[13]_i_21_CO_UNCONNECTED ;
  wire [3:0]\NLW_Output_SO_reg[13]_i_21_O_UNCONNECTED ;
  wire [3:3]\NLW_Output_SO_reg[13]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_Output_SO_reg[13]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_Output_SO_reg[13]_i_9_CO_UNCONNECTED ;
  wire [3:0]\NLW_Output_SO_reg[13]_i_9_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_25 
       (.I0(\Output_SO_reg[6]_0 ),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] [6]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] [8]),
        .I3(\Output_SO_reg[8]_0 ),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] [7]),
        .I5(\Output_SO_reg[7]_0 ),
        .O(\Output_SO[13]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_26 
       (.I0(\Output_SO_reg[3]_0 ),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] [3]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] [5]),
        .I3(\Output_SO_reg[5]_0 ),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] [4]),
        .I5(\Output_SO_reg[4]_0 ),
        .O(\Output_SO[13]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_27 
       (.I0(\Output_SO_reg[0]_0 ),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] [0]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] [2]),
        .I3(\Output_SO_reg[2]_0 ),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] [1]),
        .I5(\Output_SO_reg[1]_0 ),
        .O(\Output_SO[13]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_31 
       (.I0(\Output_SO_reg[6]_0 ),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] [6]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] [8]),
        .I3(\Output_SO_reg[8]_0 ),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] [7]),
        .I5(\Output_SO_reg[7]_0 ),
        .O(\Output_SO[13]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_32 
       (.I0(\Output_SO_reg[3]_0 ),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] [3]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] [5]),
        .I3(\Output_SO_reg[5]_0 ),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] [4]),
        .I5(\Output_SO_reg[4]_0 ),
        .O(\Output_SO[13]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_33 
       (.I0(\Output_SO_reg[0]_0 ),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] [0]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] [2]),
        .I3(\Output_SO_reg[2]_0 ),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] [1]),
        .I5(\Output_SO_reg[1]_0 ),
        .O(\Output_SO[13]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_37 
       (.I0(\Output_SO_reg[6]_0 ),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] [6]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] [8]),
        .I3(\Output_SO_reg[8]_0 ),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] [7]),
        .I5(\Output_SO_reg[7]_0 ),
        .O(\Output_SO[13]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_38 
       (.I0(\Output_SO_reg[3]_0 ),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] [3]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] [5]),
        .I3(\Output_SO_reg[5]_0 ),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] [4]),
        .I5(\Output_SO_reg[4]_0 ),
        .O(\Output_SO[13]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_39 
       (.I0(\Output_SO_reg[0]_0 ),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] [0]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] [2]),
        .I3(\Output_SO_reg[2]_0 ),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] [1]),
        .I5(\Output_SO_reg[1]_0 ),
        .O(\Output_SO[13]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_43 
       (.I0(\Output_SO_reg[6]_0 ),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] [6]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] [8]),
        .I3(\Output_SO_reg[8]_0 ),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] [7]),
        .I5(\Output_SO_reg[7]_0 ),
        .O(\Output_SO[13]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_44 
       (.I0(\Output_SO_reg[3]_0 ),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] [3]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] [5]),
        .I3(\Output_SO_reg[5]_0 ),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] [4]),
        .I5(\Output_SO_reg[4]_0 ),
        .O(\Output_SO[13]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_45 
       (.I0(\Output_SO_reg[0]_0 ),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] [0]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] [2]),
        .I3(\Output_SO_reg[2]_0 ),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] [1]),
        .I5(\Output_SO_reg[1]_0 ),
        .O(\Output_SO[13]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_49 
       (.I0(\Output_SO_reg[6]_0 ),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] [6]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] [8]),
        .I3(\Output_SO_reg[8]_0 ),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] [7]),
        .I5(\Output_SO_reg[7]_0 ),
        .O(\Output_SO[13]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_50 
       (.I0(\Output_SO_reg[3]_0 ),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] [3]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] [5]),
        .I3(\Output_SO_reg[5]_0 ),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] [4]),
        .I5(\Output_SO_reg[4]_0 ),
        .O(\Output_SO[13]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_51 
       (.I0(\Output_SO_reg[0]_0 ),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] [0]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] [2]),
        .I3(\Output_SO_reg[2]_0 ),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] [1]),
        .I5(\Output_SO_reg[1]_0 ),
        .O(\Output_SO[13]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_55 
       (.I0(\Output_SO_reg[6]_0 ),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(\Output_SO_reg[8]_0 ),
        .I4(Q[7]),
        .I5(\Output_SO_reg[7]_0 ),
        .O(\Output_SO[13]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_56 
       (.I0(\Output_SO_reg[3]_0 ),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\Output_SO_reg[5]_0 ),
        .I4(Q[4]),
        .I5(\Output_SO_reg[4]_0 ),
        .O(\Output_SO[13]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_57 
       (.I0(\Output_SO_reg[0]_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\Output_SO_reg[2]_0 ),
        .I4(Q[1]),
        .I5(\Output_SO_reg[1]_0 ),
        .O(\Output_SO[13]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_61 
       (.I0(\Output_SO_reg[6]_0 ),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] [6]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] [8]),
        .I3(\Output_SO_reg[8]_0 ),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] [7]),
        .I5(\Output_SO_reg[7]_0 ),
        .O(\Output_SO[13]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_62 
       (.I0(\Output_SO_reg[3]_0 ),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] [3]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] [5]),
        .I3(\Output_SO_reg[5]_0 ),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] [4]),
        .I5(\Output_SO_reg[4]_0 ),
        .O(\Output_SO[13]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_63 
       (.I0(\Output_SO_reg[0]_0 ),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] [0]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] [2]),
        .I3(\Output_SO_reg[2]_0 ),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] [1]),
        .I5(\Output_SO_reg[1]_0 ),
        .O(\Output_SO[13]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_67 
       (.I0(\Output_SO_reg[6]_0 ),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] [6]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] [8]),
        .I3(\Output_SO_reg[8]_0 ),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] [7]),
        .I5(\Output_SO_reg[7]_0 ),
        .O(\Output_SO[13]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_68 
       (.I0(\Output_SO_reg[3]_0 ),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] [3]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] [5]),
        .I3(\Output_SO_reg[5]_0 ),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] [4]),
        .I5(\Output_SO_reg[4]_0 ),
        .O(\Output_SO[13]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Output_SO[13]_i_69 
       (.I0(\Output_SO_reg[0]_0 ),
        .I1(\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] [0]),
        .I2(\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] [2]),
        .I3(\Output_SO_reg[2]_0 ),
        .I4(\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] [1]),
        .I5(\Output_SO_reg[1]_0 ),
        .O(\Output_SO[13]_i_69_n_0 ));
  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(ROIFilterOutValidReg_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\Output_SO_reg[0]_8 ),
        .Q(\Output_SO_reg[0]_0 ));
  CARRY4 \Output_SO_reg[13]_i_11 
       (.CI(1'b0),
        .CO({\NLW_Output_SO_reg[13]_i_11_CO_UNCONNECTED [3],\Output_SO_reg[0]_7 ,\Output_SO_reg[13]_i_11_n_2 ,\Output_SO_reg[13]_i_11_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_Output_SO_reg[13]_i_11_O_UNCONNECTED [3:0]),
        .S({1'b0,\Output_SO[13]_i_37_n_0 ,\Output_SO[13]_i_38_n_0 ,\Output_SO[13]_i_39_n_0 }));
  CARRY4 \Output_SO_reg[13]_i_13 
       (.CI(1'b0),
        .CO({\NLW_Output_SO_reg[13]_i_13_CO_UNCONNECTED [3],\Output_SO_reg[0]_6 ,\Output_SO_reg[13]_i_13_n_2 ,\Output_SO_reg[13]_i_13_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_Output_SO_reg[13]_i_13_O_UNCONNECTED [3:0]),
        .S({1'b0,\Output_SO[13]_i_43_n_0 ,\Output_SO[13]_i_44_n_0 ,\Output_SO[13]_i_45_n_0 }));
  CARRY4 \Output_SO_reg[13]_i_15 
       (.CI(1'b0),
        .CO({\NLW_Output_SO_reg[13]_i_15_CO_UNCONNECTED [3],\Output_SO_reg[0]_1 ,\Output_SO_reg[13]_i_15_n_2 ,\Output_SO_reg[13]_i_15_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_Output_SO_reg[13]_i_15_O_UNCONNECTED [3:0]),
        .S({1'b0,\Output_SO[13]_i_49_n_0 ,\Output_SO[13]_i_50_n_0 ,\Output_SO[13]_i_51_n_0 }));
  CARRY4 \Output_SO_reg[13]_i_17 
       (.CI(1'b0),
        .CO({\NLW_Output_SO_reg[13]_i_17_CO_UNCONNECTED [3],CO,\Output_SO_reg[13]_i_17_n_2 ,\Output_SO_reg[13]_i_17_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_Output_SO_reg[13]_i_17_O_UNCONNECTED [3:0]),
        .S({1'b0,\Output_SO[13]_i_55_n_0 ,\Output_SO[13]_i_56_n_0 ,\Output_SO[13]_i_57_n_0 }));
  CARRY4 \Output_SO_reg[13]_i_19 
       (.CI(1'b0),
        .CO({\NLW_Output_SO_reg[13]_i_19_CO_UNCONNECTED [3],\Output_SO_reg[0]_3 ,\Output_SO_reg[13]_i_19_n_2 ,\Output_SO_reg[13]_i_19_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_Output_SO_reg[13]_i_19_O_UNCONNECTED [3:0]),
        .S({1'b0,\Output_SO[13]_i_61_n_0 ,\Output_SO[13]_i_62_n_0 ,\Output_SO[13]_i_63_n_0 }));
  CARRY4 \Output_SO_reg[13]_i_21 
       (.CI(1'b0),
        .CO({\NLW_Output_SO_reg[13]_i_21_CO_UNCONNECTED [3],\Output_SO_reg[0]_2 ,\Output_SO_reg[13]_i_21_n_2 ,\Output_SO_reg[13]_i_21_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_Output_SO_reg[13]_i_21_O_UNCONNECTED [3:0]),
        .S({1'b0,\Output_SO[13]_i_67_n_0 ,\Output_SO[13]_i_68_n_0 ,\Output_SO[13]_i_69_n_0 }));
  CARRY4 \Output_SO_reg[13]_i_7 
       (.CI(1'b0),
        .CO({\NLW_Output_SO_reg[13]_i_7_CO_UNCONNECTED [3],\Output_SO_reg[0]_5 ,\Output_SO_reg[13]_i_7_n_2 ,\Output_SO_reg[13]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_Output_SO_reg[13]_i_7_O_UNCONNECTED [3:0]),
        .S({1'b0,\Output_SO[13]_i_25_n_0 ,\Output_SO[13]_i_26_n_0 ,\Output_SO[13]_i_27_n_0 }));
  CARRY4 \Output_SO_reg[13]_i_9 
       (.CI(1'b0),
        .CO({\NLW_Output_SO_reg[13]_i_9_CO_UNCONNECTED [3],\Output_SO_reg[0]_4 ,\Output_SO_reg[13]_i_9_n_2 ,\Output_SO_reg[13]_i_9_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_Output_SO_reg[13]_i_9_O_UNCONNECTED [3:0]),
        .S({1'b0,\Output_SO[13]_i_31_n_0 ,\Output_SO[13]_i_32_n_0 ,\Output_SO[13]_i_33_n_0 }));
  FDCE \Output_SO_reg[1] 
       (.C(LogicClk_CI),
        .CE(ROIFilterOutValidReg_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\Output_SO_reg[1]_1 ),
        .Q(\Output_SO_reg[1]_0 ));
  FDCE \Output_SO_reg[2] 
       (.C(LogicClk_CI),
        .CE(ROIFilterOutValidReg_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\Output_SO_reg[2]_1 ),
        .Q(\Output_SO_reg[2]_0 ));
  FDCE \Output_SO_reg[3] 
       (.C(LogicClk_CI),
        .CE(ROIFilterOutValidReg_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\Output_SO_reg[3]_1 ),
        .Q(\Output_SO_reg[3]_0 ));
  FDCE \Output_SO_reg[4] 
       (.C(LogicClk_CI),
        .CE(ROIFilterOutValidReg_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\Output_SO_reg[4]_1 ),
        .Q(\Output_SO_reg[4]_0 ));
  FDCE \Output_SO_reg[5] 
       (.C(LogicClk_CI),
        .CE(ROIFilterOutValidReg_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\Output_SO_reg[5]_1 ),
        .Q(\Output_SO_reg[5]_0 ));
  FDCE \Output_SO_reg[6] 
       (.C(LogicClk_CI),
        .CE(ROIFilterOutValidReg_S),
        .CLR(SyncReset_RO),
        .D(\Output_SO_reg[6]_1 ),
        .Q(\Output_SO_reg[6]_0 ));
  FDCE \Output_SO_reg[7] 
       (.C(LogicClk_CI),
        .CE(ROIFilterOutValidReg_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\Output_SO_reg[7]_1 ),
        .Q(\Output_SO_reg[7]_0 ));
  FDCE \Output_SO_reg[8] 
       (.C(LogicClk_CI),
        .CE(ROIFilterOutValidReg_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__35),
        .D(\Output_SO_reg[8]_1 ),
        .Q(\Output_SO_reg[8]_0 ));
endmodule

(* ORIG_REF_NAME = "SimpleRegister" *) 
module brd_testAERDVSSM_0_0_SimpleRegister__parameterized1_14
   (Output_SO,
    CO,
    \Output_SO_reg[0]_0 ,
    Q,
    \DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] ,
    DVSEventOutValidReg_S,
    \Output_SO_reg[8]_0 ,
    LogicClk_CI,
    SyncSignalSyncFF_S_reg_rep__0,
    \Output_SO_reg[7]_0 ,
    \Output_SO_reg[6]_0 ,
    \Output_SO_reg[5]_0 ,
    \Output_SO_reg[4]_0 ,
    \Output_SO_reg[3]_0 ,
    \Output_SO_reg[2]_0 ,
    \Output_SO_reg[1]_0 ,
    \Output_SO_reg[0]_1 );
  output [8:0]Output_SO;
  output [0:0]CO;
  output [0:0]\Output_SO_reg[0]_0 ;
  input [8:0]Q;
  input [8:0]\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] ;
  input DVSEventOutValidReg_S;
  input \Output_SO_reg[8]_0 ;
  input LogicClk_CI;
  input [0:0]SyncSignalSyncFF_S_reg_rep__0;
  input \Output_SO_reg[7]_0 ;
  input \Output_SO_reg[6]_0 ;
  input \Output_SO_reg[5]_0 ;
  input \Output_SO_reg[4]_0 ;
  input \Output_SO_reg[3]_0 ;
  input \Output_SO_reg[2]_0 ;
  input \Output_SO_reg[1]_0 ;
  input \Output_SO_reg[0]_1 ;

  wire [0:0]CO;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] ;
  wire DVSEventOutValidReg_S;
  wire LogicClk_CI;
  wire [8:0]Output_SO;
  wire \Output_SO[13]_i_10_n_0 ;
  wire \Output_SO[13]_i_11_n_0 ;
  wire \Output_SO[13]_i_16_n_0 ;
  wire \Output_SO[13]_i_17_n_0 ;
  wire \Output_SO[13]_i_26__0_n_0 ;
  wire \Output_SO[13]_i_27__0_n_0 ;
  wire \Output_SO[13]_i_28__0_n_0 ;
  wire \Output_SO[13]_i_29__0_n_0 ;
  wire \Output_SO[13]_i_30__0_n_0 ;
  wire \Output_SO[13]_i_31__0_n_0 ;
  wire \Output_SO[13]_i_32__0_n_0 ;
  wire \Output_SO[13]_i_33__0_n_0 ;
  wire \Output_SO[13]_i_42__0_n_0 ;
  wire \Output_SO[13]_i_43__0_n_0 ;
  wire \Output_SO[13]_i_44__0_n_0 ;
  wire \Output_SO[13]_i_45__0_n_0 ;
  wire \Output_SO[13]_i_46__0_n_0 ;
  wire \Output_SO[13]_i_47__0_n_0 ;
  wire \Output_SO[13]_i_48__0_n_0 ;
  wire \Output_SO[13]_i_49__0_n_0 ;
  wire [0:0]\Output_SO_reg[0]_0 ;
  wire \Output_SO_reg[0]_1 ;
  wire \Output_SO_reg[13]_i_15__0_n_0 ;
  wire \Output_SO_reg[13]_i_15__0_n_1 ;
  wire \Output_SO_reg[13]_i_15__0_n_2 ;
  wire \Output_SO_reg[13]_i_15__0_n_3 ;
  wire \Output_SO_reg[13]_i_9__0_n_0 ;
  wire \Output_SO_reg[13]_i_9__0_n_1 ;
  wire \Output_SO_reg[13]_i_9__0_n_2 ;
  wire \Output_SO_reg[13]_i_9__0_n_3 ;
  wire \Output_SO_reg[1]_0 ;
  wire \Output_SO_reg[2]_0 ;
  wire \Output_SO_reg[3]_0 ;
  wire \Output_SO_reg[4]_0 ;
  wire \Output_SO_reg[5]_0 ;
  wire \Output_SO_reg[6]_0 ;
  wire \Output_SO_reg[7]_0 ;
  wire \Output_SO_reg[8]_0 ;
  wire [8:0]Q;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__0;
  wire [3:0]\NLW_Output_SO_reg[13]_i_15__0_O_UNCONNECTED ;
  wire [3:1]\NLW_Output_SO_reg[13]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_Output_SO_reg[13]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_Output_SO_reg[13]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_Output_SO_reg[13]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_Output_SO_reg[13]_i_9__0_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h2)) 
    \Output_SO[13]_i_10 
       (.I0(Q[8]),
        .I1(Output_SO[8]),
        .O(\Output_SO[13]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Output_SO[13]_i_11 
       (.I0(Output_SO[8]),
        .I1(Q[8]),
        .O(\Output_SO[13]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Output_SO[13]_i_16 
       (.I0(Output_SO[8]),
        .I1(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [8]),
        .O(\Output_SO[13]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Output_SO[13]_i_17 
       (.I0(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [8]),
        .I1(Output_SO[8]),
        .O(\Output_SO[13]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Output_SO[13]_i_26__0 
       (.I0(Q[6]),
        .I1(Output_SO[6]),
        .I2(Output_SO[7]),
        .I3(Q[7]),
        .O(\Output_SO[13]_i_26__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Output_SO[13]_i_27__0 
       (.I0(Q[4]),
        .I1(Output_SO[4]),
        .I2(Output_SO[5]),
        .I3(Q[5]),
        .O(\Output_SO[13]_i_27__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Output_SO[13]_i_28__0 
       (.I0(Q[2]),
        .I1(Output_SO[2]),
        .I2(Output_SO[3]),
        .I3(Q[3]),
        .O(\Output_SO[13]_i_28__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Output_SO[13]_i_29__0 
       (.I0(Q[0]),
        .I1(Output_SO[0]),
        .I2(Output_SO[1]),
        .I3(Q[1]),
        .O(\Output_SO[13]_i_29__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Output_SO[13]_i_30__0 
       (.I0(Q[6]),
        .I1(Output_SO[6]),
        .I2(Q[7]),
        .I3(Output_SO[7]),
        .O(\Output_SO[13]_i_30__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Output_SO[13]_i_31__0 
       (.I0(Q[4]),
        .I1(Output_SO[4]),
        .I2(Q[5]),
        .I3(Output_SO[5]),
        .O(\Output_SO[13]_i_31__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Output_SO[13]_i_32__0 
       (.I0(Q[2]),
        .I1(Output_SO[2]),
        .I2(Q[3]),
        .I3(Output_SO[3]),
        .O(\Output_SO[13]_i_32__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Output_SO[13]_i_33__0 
       (.I0(Q[0]),
        .I1(Output_SO[0]),
        .I2(Q[1]),
        .I3(Output_SO[1]),
        .O(\Output_SO[13]_i_33__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Output_SO[13]_i_42__0 
       (.I0(Output_SO[6]),
        .I1(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [6]),
        .I2(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [7]),
        .I3(Output_SO[7]),
        .O(\Output_SO[13]_i_42__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Output_SO[13]_i_43__0 
       (.I0(Output_SO[4]),
        .I1(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [4]),
        .I2(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [5]),
        .I3(Output_SO[5]),
        .O(\Output_SO[13]_i_43__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Output_SO[13]_i_44__0 
       (.I0(Output_SO[2]),
        .I1(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [2]),
        .I2(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [3]),
        .I3(Output_SO[3]),
        .O(\Output_SO[13]_i_44__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Output_SO[13]_i_45__0 
       (.I0(Output_SO[0]),
        .I1(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [0]),
        .I2(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [1]),
        .I3(Output_SO[1]),
        .O(\Output_SO[13]_i_45__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Output_SO[13]_i_46__0 
       (.I0(Output_SO[6]),
        .I1(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [6]),
        .I2(Output_SO[7]),
        .I3(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [7]),
        .O(\Output_SO[13]_i_46__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Output_SO[13]_i_47__0 
       (.I0(Output_SO[4]),
        .I1(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [4]),
        .I2(Output_SO[5]),
        .I3(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [5]),
        .O(\Output_SO[13]_i_47__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Output_SO[13]_i_48__0 
       (.I0(Output_SO[2]),
        .I1(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [2]),
        .I2(Output_SO[3]),
        .I3(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [3]),
        .O(\Output_SO[13]_i_48__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Output_SO[13]_i_49__0 
       (.I0(Output_SO[0]),
        .I1(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [0]),
        .I2(Output_SO[1]),
        .I3(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] [1]),
        .O(\Output_SO[13]_i_49__0_n_0 ));
  FDCE \Output_SO_reg[0] 
       (.C(LogicClk_CI),
        .CE(DVSEventOutValidReg_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\Output_SO_reg[0]_1 ),
        .Q(Output_SO[0]));
  CARRY4 \Output_SO_reg[13]_i_15__0 
       (.CI(1'b0),
        .CO({\Output_SO_reg[13]_i_15__0_n_0 ,\Output_SO_reg[13]_i_15__0_n_1 ,\Output_SO_reg[13]_i_15__0_n_2 ,\Output_SO_reg[13]_i_15__0_n_3 }),
        .CYINIT(1'b1),
        .DI({\Output_SO[13]_i_42__0_n_0 ,\Output_SO[13]_i_43__0_n_0 ,\Output_SO[13]_i_44__0_n_0 ,\Output_SO[13]_i_45__0_n_0 }),
        .O(\NLW_Output_SO_reg[13]_i_15__0_O_UNCONNECTED [3:0]),
        .S({\Output_SO[13]_i_46__0_n_0 ,\Output_SO[13]_i_47__0_n_0 ,\Output_SO[13]_i_48__0_n_0 ,\Output_SO[13]_i_49__0_n_0 }));
  CARRY4 \Output_SO_reg[13]_i_3 
       (.CI(\Output_SO_reg[13]_i_9__0_n_0 ),
        .CO({\NLW_Output_SO_reg[13]_i_3_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\Output_SO[13]_i_10_n_0 }),
        .O(\NLW_Output_SO_reg[13]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\Output_SO[13]_i_11_n_0 }));
  CARRY4 \Output_SO_reg[13]_i_5 
       (.CI(\Output_SO_reg[13]_i_15__0_n_0 ),
        .CO({\NLW_Output_SO_reg[13]_i_5_CO_UNCONNECTED [3:1],\Output_SO_reg[0]_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\Output_SO[13]_i_16_n_0 }),
        .O(\NLW_Output_SO_reg[13]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\Output_SO[13]_i_17_n_0 }));
  CARRY4 \Output_SO_reg[13]_i_9__0 
       (.CI(1'b0),
        .CO({\Output_SO_reg[13]_i_9__0_n_0 ,\Output_SO_reg[13]_i_9__0_n_1 ,\Output_SO_reg[13]_i_9__0_n_2 ,\Output_SO_reg[13]_i_9__0_n_3 }),
        .CYINIT(1'b1),
        .DI({\Output_SO[13]_i_26__0_n_0 ,\Output_SO[13]_i_27__0_n_0 ,\Output_SO[13]_i_28__0_n_0 ,\Output_SO[13]_i_29__0_n_0 }),
        .O(\NLW_Output_SO_reg[13]_i_9__0_O_UNCONNECTED [3:0]),
        .S({\Output_SO[13]_i_30__0_n_0 ,\Output_SO[13]_i_31__0_n_0 ,\Output_SO[13]_i_32__0_n_0 ,\Output_SO[13]_i_33__0_n_0 }));
  FDCE \Output_SO_reg[1] 
       (.C(LogicClk_CI),
        .CE(DVSEventOutValidReg_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\Output_SO_reg[1]_0 ),
        .Q(Output_SO[1]));
  FDCE \Output_SO_reg[2] 
       (.C(LogicClk_CI),
        .CE(DVSEventOutValidReg_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\Output_SO_reg[2]_0 ),
        .Q(Output_SO[2]));
  FDCE \Output_SO_reg[3] 
       (.C(LogicClk_CI),
        .CE(DVSEventOutValidReg_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\Output_SO_reg[3]_0 ),
        .Q(Output_SO[3]));
  FDCE \Output_SO_reg[4] 
       (.C(LogicClk_CI),
        .CE(DVSEventOutValidReg_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\Output_SO_reg[4]_0 ),
        .Q(Output_SO[4]));
  FDCE \Output_SO_reg[5] 
       (.C(LogicClk_CI),
        .CE(DVSEventOutValidReg_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\Output_SO_reg[5]_0 ),
        .Q(Output_SO[5]));
  FDCE \Output_SO_reg[6] 
       (.C(LogicClk_CI),
        .CE(DVSEventOutValidReg_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\Output_SO_reg[6]_0 ),
        .Q(Output_SO[6]));
  FDCE \Output_SO_reg[7] 
       (.C(LogicClk_CI),
        .CE(DVSEventOutValidReg_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\Output_SO_reg[7]_0 ),
        .Q(Output_SO[7]));
  FDCE \Output_SO_reg[8] 
       (.C(LogicClk_CI),
        .CE(DVSEventOutValidReg_S),
        .CLR(SyncSignalSyncFF_S_reg_rep__0),
        .D(\Output_SO_reg[8]_0 ),
        .Q(Output_SO[8]));
endmodule

(* ORIG_REF_NAME = "SystemInfoSPIConfig" *) 
module brd_testAERDVSSM_0_0_SystemInfoSPIConfig
   (Output_SO,
    Q,
    O179,
    LogicClk_CI,
    AR,
    D);
  output Output_SO;
  output [6:0]Q;
  input [0:0]O179;
  input LogicClk_CI;
  input [1:0]AR;
  input [6:0]D;

  wire [1:0]AR;
  wire [6:0]D;
  wire LogicClk_CI;
  wire [0:0]O179;
  wire Output_SO;
  wire [6:0]Q;

  FDCE \SystemInfoOutput_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \SystemInfoOutput_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \SystemInfoOutput_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \SystemInfoOutput_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[1]),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \SystemInfoOutput_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \SystemInfoOutput_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \SystemInfoOutput_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(AR[0]),
        .D(D[6]),
        .Q(Q[6]));
  brd_testAERDVSSM_0_0_SimpleRegister_0 deviceIsMasterBuffer
       (.AR(AR[1]),
        .LogicClk_CI(LogicClk_CI),
        .O179(O179),
        .Output_SO(Output_SO));
endmodule

(* ORIG_REF_NAME = "TimestampSynchronizer" *) 
module brd_testAERDVSSM_0_0_TimestampSynchronizer
   (SyncOutClock_CO,
    I148,
    \Count_DP_reg[14] ,
    \Count_DP_reg[14]_0 ,
    Memory_SP_reg,
    LogicClk_CI,
    SyncReset_RO,
    AR,
    TimestampResetExternalDetected_S,
    SyncInClockSync_CO,
    \MultiplexerConfigReg_D_reg[TimestampRun_S] ,
    \State_DP_reg[4] ,
    Q,
    TimestampOverflowBufferOverflow_S,
    \State_DP_reg[1] ,
    TimestampResetBuffer_S,
    SyncSignalSyncFF_S_reg_rep__2);
  output SyncOutClock_CO;
  output [0:0]I148;
  output [0:0]\Count_DP_reg[14] ;
  output \Count_DP_reg[14]_0 ;
  output Memory_SP_reg;
  input LogicClk_CI;
  input SyncReset_RO;
  input [0:0]AR;
  input TimestampResetExternalDetected_S;
  input SyncInClockSync_CO;
  input \MultiplexerConfigReg_D_reg[TimestampRun_S] ;
  input \State_DP_reg[4] ;
  input [2:0]Q;
  input TimestampOverflowBufferOverflow_S;
  input \State_DP_reg[1] ;
  input TimestampResetBuffer_S;
  input [0:0]SyncSignalSyncFF_S_reg_rep__2;

  wire [0:0]AR;
  wire [12:0]Confirm_DN;
  wire [12:0]Confirm_DP;
  wire \Confirm_DP[12]_i_2_n_0 ;
  wire \Confirm_DP[12]_i_3_n_0 ;
  wire \Confirm_DP[12]_i_4_n_0 ;
  wire \Confirm_DP[12]_i_5_n_0 ;
  wire [0:0]\Count_DP_reg[14] ;
  wire \Count_DP_reg[14]_0 ;
  wire \Counter_DP[0]_i_1_n_0 ;
  wire \Counter_DP[10]_i_1_n_0 ;
  wire \Counter_DP[11]_i_1_n_0 ;
  wire \Counter_DP[12]_i_1_n_0 ;
  wire \Counter_DP[13]_i_1_n_0 ;
  wire \Counter_DP[14]_i_10_n_0 ;
  wire \Counter_DP[14]_i_11_n_0 ;
  wire \Counter_DP[14]_i_1_n_0 ;
  wire \Counter_DP[14]_i_2_n_0 ;
  wire \Counter_DP[14]_i_3_n_0 ;
  wire \Counter_DP[14]_i_5_n_0 ;
  wire \Counter_DP[14]_i_6_n_0 ;
  wire \Counter_DP[14]_i_7_n_0 ;
  wire \Counter_DP[14]_i_8_n_0 ;
  wire \Counter_DP[14]_i_9_n_0 ;
  wire \Counter_DP[1]_i_1_n_0 ;
  wire \Counter_DP[2]_i_1_n_0 ;
  wire \Counter_DP[3]_i_1_n_0 ;
  wire \Counter_DP[4]_i_1_n_0 ;
  wire \Counter_DP[5]_i_1_n_0 ;
  wire \Counter_DP[6]_i_1_n_0 ;
  wire \Counter_DP[7]_i_1_n_0 ;
  wire \Counter_DP[8]_i_1_n_0 ;
  wire \Counter_DP[9]_i_1_n_0 ;
  wire \Counter_DP_reg[12]_i_2_n_0 ;
  wire \Counter_DP_reg[12]_i_2_n_1 ;
  wire \Counter_DP_reg[12]_i_2_n_2 ;
  wire \Counter_DP_reg[12]_i_2_n_3 ;
  wire \Counter_DP_reg[12]_i_2_n_4 ;
  wire \Counter_DP_reg[12]_i_2_n_5 ;
  wire \Counter_DP_reg[12]_i_2_n_6 ;
  wire \Counter_DP_reg[12]_i_2_n_7 ;
  wire \Counter_DP_reg[14]_i_4_n_3 ;
  wire \Counter_DP_reg[14]_i_4_n_6 ;
  wire \Counter_DP_reg[14]_i_4_n_7 ;
  wire \Counter_DP_reg[4]_i_2_n_0 ;
  wire \Counter_DP_reg[4]_i_2_n_1 ;
  wire \Counter_DP_reg[4]_i_2_n_2 ;
  wire \Counter_DP_reg[4]_i_2_n_3 ;
  wire \Counter_DP_reg[4]_i_2_n_4 ;
  wire \Counter_DP_reg[4]_i_2_n_5 ;
  wire \Counter_DP_reg[4]_i_2_n_6 ;
  wire \Counter_DP_reg[4]_i_2_n_7 ;
  wire \Counter_DP_reg[8]_i_2_n_0 ;
  wire \Counter_DP_reg[8]_i_2_n_1 ;
  wire \Counter_DP_reg[8]_i_2_n_2 ;
  wire \Counter_DP_reg[8]_i_2_n_3 ;
  wire \Counter_DP_reg[8]_i_2_n_4 ;
  wire \Counter_DP_reg[8]_i_2_n_5 ;
  wire \Counter_DP_reg[8]_i_2_n_6 ;
  wire \Counter_DP_reg[8]_i_2_n_7 ;
  wire \Counter_DP_reg_n_0_[0] ;
  wire \Counter_DP_reg_n_0_[10] ;
  wire \Counter_DP_reg_n_0_[11] ;
  wire \Counter_DP_reg_n_0_[12] ;
  wire \Counter_DP_reg_n_0_[13] ;
  wire \Counter_DP_reg_n_0_[14] ;
  wire \Counter_DP_reg_n_0_[1] ;
  wire \Counter_DP_reg_n_0_[2] ;
  wire \Counter_DP_reg_n_0_[3] ;
  wire \Counter_DP_reg_n_0_[4] ;
  wire \Counter_DP_reg_n_0_[5] ;
  wire \Counter_DP_reg_n_0_[6] ;
  wire \Counter_DP_reg_n_0_[7] ;
  wire \Counter_DP_reg_n_0_[8] ;
  wire \Counter_DP_reg_n_0_[9] ;
  wire DeviceIsMasterReg_S;
  wire Divider_DN;
  wire [6:0]Divider_DP;
  wire \Divider_DP[0]_i_1_n_0 ;
  wire \Divider_DP[1]_i_1_n_0 ;
  wire \Divider_DP[2]_i_1_n_0 ;
  wire \Divider_DP[3]_i_1_n_0 ;
  wire \Divider_DP[4]_i_1_n_0 ;
  wire \Divider_DP[4]_i_2_n_0 ;
  wire \Divider_DP[5]_i_1_n_0 ;
  wire \Divider_DP[6]_i_2_n_0 ;
  wire \Divider_DP[6]_i_3_n_0 ;
  wire \Divider_DP[6]_i_4_n_0 ;
  wire \Divider_DP[6]_i_5_n_0 ;
  wire \FSM_sequential_State_DP[0]_i_1__0_n_0 ;
  wire \FSM_sequential_State_DP[0]_i_2__0_n_0 ;
  wire \FSM_sequential_State_DP[1]_i_1__0_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_10_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_11_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_12_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_13_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_14_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_15_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_16_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_1_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_3_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_4_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_5_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_6_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_7_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_8_n_0 ;
  wire \FSM_sequential_State_DP[2]_i_9_n_0 ;
  wire [0:0]I148;
  wire LogicClk_CI;
  wire Memory_SP_i_2_n_0;
  wire Memory_SP_i_3_n_0;
  wire Memory_SP_i_4_n_0;
  wire Memory_SP_reg;
  wire \MultiplexerConfigReg_D_reg[TimestampRun_S] ;
  wire \Output_SO[0]_i_8_n_0 ;
  wire [2:0]Q;
  wire [2:1]State_DN__0;
  (* RTL_KEEP = "yes" *) wire [2:0]State_DP;
  wire \State_DP_reg[1] ;
  wire \State_DP_reg[4] ;
  wire SyncInClockSync_CO;
  wire SyncOutClockReg_C;
  wire SyncOutClock_CO;
  wire SyncOutClock_CO_i_2_n_0;
  wire SyncOutClock_CO_i_3_n_0;
  wire SyncOutClock_CO_i_4_n_0;
  wire SyncReset_RO;
  wire [0:0]SyncSignalSyncFF_S_reg_rep__2;
  wire TimestampOverflowBufferOverflow_S;
  wire TimestampResetBuffer_S;
  wire TimestampResetExternalDetected_S;
  wire [5:5]data0;
  wire \plusOp_inferred__0/i__carry__0_n_0 ;
  wire \plusOp_inferred__0/i__carry__0_n_1 ;
  wire \plusOp_inferred__0/i__carry__0_n_2 ;
  wire \plusOp_inferred__0/i__carry__0_n_3 ;
  wire \plusOp_inferred__0/i__carry__0_n_4 ;
  wire \plusOp_inferred__0/i__carry__0_n_5 ;
  wire \plusOp_inferred__0/i__carry__0_n_6 ;
  wire \plusOp_inferred__0/i__carry__0_n_7 ;
  wire \plusOp_inferred__0/i__carry__1_n_1 ;
  wire \plusOp_inferred__0/i__carry__1_n_2 ;
  wire \plusOp_inferred__0/i__carry__1_n_3 ;
  wire \plusOp_inferred__0/i__carry__1_n_4 ;
  wire \plusOp_inferred__0/i__carry__1_n_5 ;
  wire \plusOp_inferred__0/i__carry__1_n_6 ;
  wire \plusOp_inferred__0/i__carry__1_n_7 ;
  wire \plusOp_inferred__0/i__carry_n_0 ;
  wire \plusOp_inferred__0/i__carry_n_1 ;
  wire \plusOp_inferred__0/i__carry_n_2 ;
  wire \plusOp_inferred__0/i__carry_n_3 ;
  wire \plusOp_inferred__0/i__carry_n_4 ;
  wire \plusOp_inferred__0/i__carry_n_5 ;
  wire \plusOp_inferred__0/i__carry_n_6 ;
  wire \plusOp_inferred__0/i__carry_n_7 ;
  wire [3:1]\NLW_Counter_DP_reg[14]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_Counter_DP_reg[14]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_plusOp_inferred__0/i__carry__1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Confirm_DP[0]_i_1 
       (.I0(\Confirm_DP[12]_i_2_n_0 ),
        .I1(Confirm_DP[0]),
        .O(Confirm_DN[0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Confirm_DP[10]_i_1 
       (.I0(\Confirm_DP[12]_i_2_n_0 ),
        .I1(\plusOp_inferred__0/i__carry__1_n_6 ),
        .O(Confirm_DN[10]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Confirm_DP[11]_i_1 
       (.I0(\Confirm_DP[12]_i_2_n_0 ),
        .I1(\plusOp_inferred__0/i__carry__1_n_5 ),
        .O(Confirm_DN[11]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Confirm_DP[12]_i_1 
       (.I0(\Confirm_DP[12]_i_2_n_0 ),
        .I1(\plusOp_inferred__0/i__carry__1_n_4 ),
        .O(Confirm_DN[12]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \Confirm_DP[12]_i_2 
       (.I0(SyncInClockSync_CO),
        .I1(\Confirm_DP[12]_i_3_n_0 ),
        .I2(State_DP[0]),
        .I3(State_DP[2]),
        .I4(State_DP[1]),
        .I5(TimestampResetExternalDetected_S),
        .O(\Confirm_DP[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Confirm_DP[12]_i_3 
       (.I0(\Confirm_DP[12]_i_4_n_0 ),
        .I1(Confirm_DP[5]),
        .I2(Confirm_DP[2]),
        .I3(Confirm_DP[11]),
        .I4(Confirm_DP[4]),
        .I5(\Confirm_DP[12]_i_5_n_0 ),
        .O(\Confirm_DP[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Confirm_DP[12]_i_4 
       (.I0(Confirm_DP[6]),
        .I1(Confirm_DP[3]),
        .I2(Confirm_DP[9]),
        .I3(Confirm_DP[8]),
        .O(\Confirm_DP[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \Confirm_DP[12]_i_5 
       (.I0(Confirm_DP[10]),
        .I1(Confirm_DP[1]),
        .I2(Confirm_DP[12]),
        .I3(Confirm_DP[7]),
        .I4(Confirm_DP[0]),
        .O(\Confirm_DP[12]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Confirm_DP[1]_i_1 
       (.I0(\Confirm_DP[12]_i_2_n_0 ),
        .I1(\plusOp_inferred__0/i__carry_n_7 ),
        .O(Confirm_DN[1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Confirm_DP[2]_i_1 
       (.I0(\Confirm_DP[12]_i_2_n_0 ),
        .I1(\plusOp_inferred__0/i__carry_n_6 ),
        .O(Confirm_DN[2]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Confirm_DP[3]_i_1 
       (.I0(\Confirm_DP[12]_i_2_n_0 ),
        .I1(\plusOp_inferred__0/i__carry_n_5 ),
        .O(Confirm_DN[3]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Confirm_DP[4]_i_1 
       (.I0(\Confirm_DP[12]_i_2_n_0 ),
        .I1(\plusOp_inferred__0/i__carry_n_4 ),
        .O(Confirm_DN[4]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Confirm_DP[5]_i_1 
       (.I0(\Confirm_DP[12]_i_2_n_0 ),
        .I1(\plusOp_inferred__0/i__carry__0_n_7 ),
        .O(Confirm_DN[5]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Confirm_DP[6]_i_1 
       (.I0(\Confirm_DP[12]_i_2_n_0 ),
        .I1(\plusOp_inferred__0/i__carry__0_n_6 ),
        .O(Confirm_DN[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \Confirm_DP[7]_i_1 
       (.I0(\Confirm_DP[12]_i_2_n_0 ),
        .I1(\plusOp_inferred__0/i__carry__0_n_5 ),
        .O(Confirm_DN[7]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Confirm_DP[8]_i_1 
       (.I0(\Confirm_DP[12]_i_2_n_0 ),
        .I1(\plusOp_inferred__0/i__carry__0_n_4 ),
        .O(Confirm_DN[8]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Confirm_DP[9]_i_1 
       (.I0(\Confirm_DP[12]_i_2_n_0 ),
        .I1(\plusOp_inferred__0/i__carry__1_n_7 ),
        .O(Confirm_DN[9]));
  FDCE \Confirm_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(Confirm_DN[0]),
        .Q(Confirm_DP[0]));
  FDCE \Confirm_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(Confirm_DN[10]),
        .Q(Confirm_DP[10]));
  FDCE \Confirm_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(Confirm_DN[11]),
        .Q(Confirm_DP[11]));
  FDCE \Confirm_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(Confirm_DN[12]),
        .Q(Confirm_DP[12]));
  FDCE \Confirm_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(Confirm_DN[1]),
        .Q(Confirm_DP[1]));
  FDCE \Confirm_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(Confirm_DN[2]),
        .Q(Confirm_DP[2]));
  FDCE \Confirm_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(Confirm_DN[3]),
        .Q(Confirm_DP[3]));
  FDCE \Confirm_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(Confirm_DN[4]),
        .Q(Confirm_DP[4]));
  FDCE \Confirm_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(Confirm_DN[5]),
        .Q(Confirm_DP[5]));
  FDCE \Confirm_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(Confirm_DN[6]),
        .Q(Confirm_DP[6]));
  FDCE \Confirm_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(Confirm_DN[7]),
        .Q(Confirm_DP[7]));
  FDCE \Confirm_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(Confirm_DN[8]),
        .Q(Confirm_DP[8]));
  FDCE \Confirm_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(Confirm_DN[9]),
        .Q(Confirm_DP[9]));
  LUT6 #(
    .INIT(64'h888888888888888F)) 
    \Count_DP[14]_i_1 
       (.I0(\MultiplexerConfigReg_D_reg[TimestampRun_S] ),
        .I1(\Count_DP_reg[14]_0 ),
        .I2(\State_DP_reg[4] ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\Count_DP_reg[14] ));
  LUT5 #(
    .INIT(32'h0000ABAA)) 
    \Counter_DP[0]_i_1 
       (.I0(\Counter_DP[14]_i_2_n_0 ),
        .I1(State_DP[2]),
        .I2(State_DP[0]),
        .I3(\Counter_DP[14]_i_3_n_0 ),
        .I4(\Counter_DP_reg_n_0_[0] ),
        .O(\Counter_DP[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hABAA0000)) 
    \Counter_DP[10]_i_1 
       (.I0(\Counter_DP[14]_i_2_n_0 ),
        .I1(State_DP[2]),
        .I2(State_DP[0]),
        .I3(\Counter_DP[14]_i_3_n_0 ),
        .I4(\Counter_DP_reg[12]_i_2_n_6 ),
        .O(\Counter_DP[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hABAA0000)) 
    \Counter_DP[11]_i_1 
       (.I0(\Counter_DP[14]_i_2_n_0 ),
        .I1(State_DP[2]),
        .I2(State_DP[0]),
        .I3(\Counter_DP[14]_i_3_n_0 ),
        .I4(\Counter_DP_reg[12]_i_2_n_5 ),
        .O(\Counter_DP[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hABAA0000)) 
    \Counter_DP[12]_i_1 
       (.I0(\Counter_DP[14]_i_2_n_0 ),
        .I1(State_DP[2]),
        .I2(State_DP[0]),
        .I3(\Counter_DP[14]_i_3_n_0 ),
        .I4(\Counter_DP_reg[12]_i_2_n_4 ),
        .O(\Counter_DP[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hABAA0000)) 
    \Counter_DP[13]_i_1 
       (.I0(\Counter_DP[14]_i_2_n_0 ),
        .I1(State_DP[2]),
        .I2(State_DP[0]),
        .I3(\Counter_DP[14]_i_3_n_0 ),
        .I4(\Counter_DP_reg[14]_i_4_n_7 ),
        .O(\Counter_DP[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hABAA0000)) 
    \Counter_DP[14]_i_1 
       (.I0(\Counter_DP[14]_i_2_n_0 ),
        .I1(State_DP[2]),
        .I2(State_DP[0]),
        .I3(\Counter_DP[14]_i_3_n_0 ),
        .I4(\Counter_DP_reg[14]_i_4_n_6 ),
        .O(\Counter_DP[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \Counter_DP[14]_i_10 
       (.I0(\Counter_DP_reg_n_0_[13] ),
        .I1(\Counter_DP_reg_n_0_[11] ),
        .I2(\Counter_DP_reg_n_0_[4] ),
        .I3(\Counter_DP_reg_n_0_[10] ),
        .O(\Counter_DP[14]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \Counter_DP[14]_i_11 
       (.I0(\Counter_DP_reg_n_0_[5] ),
        .I1(\Counter_DP_reg_n_0_[6] ),
        .I2(\Counter_DP_reg_n_0_[14] ),
        .O(\Counter_DP[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCC00CC008F800000)) 
    \Counter_DP[14]_i_2 
       (.I0(\FSM_sequential_State_DP[2]_i_6_n_0 ),
        .I1(SyncInClockSync_CO),
        .I2(State_DP[1]),
        .I3(\Counter_DP[14]_i_5_n_0 ),
        .I4(State_DP[0]),
        .I5(State_DP[2]),
        .O(\Counter_DP[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0CFCAC0C0C0C0)) 
    \Counter_DP[14]_i_3 
       (.I0(\Confirm_DP[12]_i_3_n_0 ),
        .I1(\Counter_DP[14]_i_6_n_0 ),
        .I2(State_DP[1]),
        .I3(SyncInClockSync_CO),
        .I4(TimestampResetExternalDetected_S),
        .I5(\Counter_DP[14]_i_7_n_0 ),
        .O(\Counter_DP[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \Counter_DP[14]_i_5 
       (.I0(\Counter_DP_reg_n_0_[11] ),
        .I1(\Counter_DP_reg_n_0_[14] ),
        .I2(\Counter_DP_reg_n_0_[6] ),
        .I3(\FSM_sequential_State_DP[2]_i_13_n_0 ),
        .I4(\FSM_sequential_State_DP[2]_i_12_n_0 ),
        .I5(\FSM_sequential_State_DP[2]_i_10_n_0 ),
        .O(\Counter_DP[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \Counter_DP[14]_i_6 
       (.I0(\Counter_DP[14]_i_8_n_0 ),
        .I1(\Counter_DP_reg_n_0_[6] ),
        .I2(\Counter_DP_reg_n_0_[14] ),
        .I3(\FSM_sequential_State_DP[2]_i_12_n_0 ),
        .I4(\Counter_DP_reg_n_0_[11] ),
        .I5(\Counter_DP_reg_n_0_[13] ),
        .O(\Counter_DP[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    \Counter_DP[14]_i_7 
       (.I0(\Counter_DP[14]_i_9_n_0 ),
        .I1(\Counter_DP_reg_n_0_[9] ),
        .I2(\Counter_DP_reg_n_0_[8] ),
        .I3(\Counter_DP_reg_n_0_[7] ),
        .I4(\Counter_DP[14]_i_10_n_0 ),
        .I5(\Counter_DP[14]_i_11_n_0 ),
        .O(\Counter_DP[14]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \Counter_DP[14]_i_8 
       (.I0(\Counter_DP_reg_n_0_[0] ),
        .I1(\Counter_DP_reg_n_0_[2] ),
        .I2(\Counter_DP_reg_n_0_[8] ),
        .I3(\Counter_DP_reg_n_0_[10] ),
        .I4(\Counter_DP_reg_n_0_[4] ),
        .O(\Counter_DP[14]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \Counter_DP[14]_i_9 
       (.I0(\Counter_DP_reg_n_0_[0] ),
        .I1(\Counter_DP_reg_n_0_[2] ),
        .I2(\Counter_DP_reg_n_0_[12] ),
        .I3(\Counter_DP_reg_n_0_[3] ),
        .I4(\Counter_DP_reg_n_0_[1] ),
        .O(\Counter_DP[14]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hABAA0000)) 
    \Counter_DP[1]_i_1 
       (.I0(\Counter_DP[14]_i_2_n_0 ),
        .I1(State_DP[2]),
        .I2(State_DP[0]),
        .I3(\Counter_DP[14]_i_3_n_0 ),
        .I4(\Counter_DP_reg[4]_i_2_n_7 ),
        .O(\Counter_DP[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hABAA0000)) 
    \Counter_DP[2]_i_1 
       (.I0(\Counter_DP[14]_i_2_n_0 ),
        .I1(State_DP[2]),
        .I2(State_DP[0]),
        .I3(\Counter_DP[14]_i_3_n_0 ),
        .I4(\Counter_DP_reg[4]_i_2_n_6 ),
        .O(\Counter_DP[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hABAA0000)) 
    \Counter_DP[3]_i_1 
       (.I0(\Counter_DP[14]_i_2_n_0 ),
        .I1(State_DP[2]),
        .I2(State_DP[0]),
        .I3(\Counter_DP[14]_i_3_n_0 ),
        .I4(\Counter_DP_reg[4]_i_2_n_5 ),
        .O(\Counter_DP[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hABAA0000)) 
    \Counter_DP[4]_i_1 
       (.I0(\Counter_DP[14]_i_2_n_0 ),
        .I1(State_DP[2]),
        .I2(State_DP[0]),
        .I3(\Counter_DP[14]_i_3_n_0 ),
        .I4(\Counter_DP_reg[4]_i_2_n_4 ),
        .O(\Counter_DP[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hABAA0000)) 
    \Counter_DP[5]_i_1 
       (.I0(\Counter_DP[14]_i_2_n_0 ),
        .I1(State_DP[2]),
        .I2(State_DP[0]),
        .I3(\Counter_DP[14]_i_3_n_0 ),
        .I4(\Counter_DP_reg[8]_i_2_n_7 ),
        .O(\Counter_DP[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hABAA0000)) 
    \Counter_DP[6]_i_1 
       (.I0(\Counter_DP[14]_i_2_n_0 ),
        .I1(State_DP[2]),
        .I2(State_DP[0]),
        .I3(\Counter_DP[14]_i_3_n_0 ),
        .I4(\Counter_DP_reg[8]_i_2_n_6 ),
        .O(\Counter_DP[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hABAA0000)) 
    \Counter_DP[7]_i_1 
       (.I0(\Counter_DP[14]_i_2_n_0 ),
        .I1(State_DP[2]),
        .I2(State_DP[0]),
        .I3(\Counter_DP[14]_i_3_n_0 ),
        .I4(\Counter_DP_reg[8]_i_2_n_5 ),
        .O(\Counter_DP[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hABAA0000)) 
    \Counter_DP[8]_i_1 
       (.I0(\Counter_DP[14]_i_2_n_0 ),
        .I1(State_DP[2]),
        .I2(State_DP[0]),
        .I3(\Counter_DP[14]_i_3_n_0 ),
        .I4(\Counter_DP_reg[8]_i_2_n_4 ),
        .O(\Counter_DP[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hABAA0000)) 
    \Counter_DP[9]_i_1 
       (.I0(\Counter_DP[14]_i_2_n_0 ),
        .I1(State_DP[2]),
        .I2(State_DP[0]),
        .I3(\Counter_DP[14]_i_3_n_0 ),
        .I4(\Counter_DP_reg[12]_i_2_n_7 ),
        .O(\Counter_DP[9]_i_1_n_0 ));
  FDCE \Counter_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\Counter_DP[0]_i_1_n_0 ),
        .Q(\Counter_DP_reg_n_0_[0] ));
  FDCE \Counter_DP_reg[10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\Counter_DP[10]_i_1_n_0 ),
        .Q(\Counter_DP_reg_n_0_[10] ));
  FDCE \Counter_DP_reg[11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\Counter_DP[11]_i_1_n_0 ),
        .Q(\Counter_DP_reg_n_0_[11] ));
  FDCE \Counter_DP_reg[12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\Counter_DP[12]_i_1_n_0 ),
        .Q(\Counter_DP_reg_n_0_[12] ));
  CARRY4 \Counter_DP_reg[12]_i_2 
       (.CI(\Counter_DP_reg[8]_i_2_n_0 ),
        .CO({\Counter_DP_reg[12]_i_2_n_0 ,\Counter_DP_reg[12]_i_2_n_1 ,\Counter_DP_reg[12]_i_2_n_2 ,\Counter_DP_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Counter_DP_reg[12]_i_2_n_4 ,\Counter_DP_reg[12]_i_2_n_5 ,\Counter_DP_reg[12]_i_2_n_6 ,\Counter_DP_reg[12]_i_2_n_7 }),
        .S({\Counter_DP_reg_n_0_[12] ,\Counter_DP_reg_n_0_[11] ,\Counter_DP_reg_n_0_[10] ,\Counter_DP_reg_n_0_[9] }));
  FDCE \Counter_DP_reg[13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\Counter_DP[13]_i_1_n_0 ),
        .Q(\Counter_DP_reg_n_0_[13] ));
  FDCE \Counter_DP_reg[14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\Counter_DP[14]_i_1_n_0 ),
        .Q(\Counter_DP_reg_n_0_[14] ));
  CARRY4 \Counter_DP_reg[14]_i_4 
       (.CI(\Counter_DP_reg[12]_i_2_n_0 ),
        .CO({\NLW_Counter_DP_reg[14]_i_4_CO_UNCONNECTED [3:1],\Counter_DP_reg[14]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Counter_DP_reg[14]_i_4_O_UNCONNECTED [3:2],\Counter_DP_reg[14]_i_4_n_6 ,\Counter_DP_reg[14]_i_4_n_7 }),
        .S({1'b0,1'b0,\Counter_DP_reg_n_0_[14] ,\Counter_DP_reg_n_0_[13] }));
  FDCE \Counter_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\Counter_DP[1]_i_1_n_0 ),
        .Q(\Counter_DP_reg_n_0_[1] ));
  FDCE \Counter_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\Counter_DP[2]_i_1_n_0 ),
        .Q(\Counter_DP_reg_n_0_[2] ));
  FDCE \Counter_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\Counter_DP[3]_i_1_n_0 ),
        .Q(\Counter_DP_reg_n_0_[3] ));
  FDCE \Counter_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\Counter_DP[4]_i_1_n_0 ),
        .Q(\Counter_DP_reg_n_0_[4] ));
  CARRY4 \Counter_DP_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\Counter_DP_reg[4]_i_2_n_0 ,\Counter_DP_reg[4]_i_2_n_1 ,\Counter_DP_reg[4]_i_2_n_2 ,\Counter_DP_reg[4]_i_2_n_3 }),
        .CYINIT(\Counter_DP_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Counter_DP_reg[4]_i_2_n_4 ,\Counter_DP_reg[4]_i_2_n_5 ,\Counter_DP_reg[4]_i_2_n_6 ,\Counter_DP_reg[4]_i_2_n_7 }),
        .S({\Counter_DP_reg_n_0_[4] ,\Counter_DP_reg_n_0_[3] ,\Counter_DP_reg_n_0_[2] ,\Counter_DP_reg_n_0_[1] }));
  FDCE \Counter_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\Counter_DP[5]_i_1_n_0 ),
        .Q(\Counter_DP_reg_n_0_[5] ));
  FDCE \Counter_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\Counter_DP[6]_i_1_n_0 ),
        .Q(\Counter_DP_reg_n_0_[6] ));
  FDCE \Counter_DP_reg[7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\Counter_DP[7]_i_1_n_0 ),
        .Q(\Counter_DP_reg_n_0_[7] ));
  FDCE \Counter_DP_reg[8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\Counter_DP[8]_i_1_n_0 ),
        .Q(\Counter_DP_reg_n_0_[8] ));
  CARRY4 \Counter_DP_reg[8]_i_2 
       (.CI(\Counter_DP_reg[4]_i_2_n_0 ),
        .CO({\Counter_DP_reg[8]_i_2_n_0 ,\Counter_DP_reg[8]_i_2_n_1 ,\Counter_DP_reg[8]_i_2_n_2 ,\Counter_DP_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Counter_DP_reg[8]_i_2_n_4 ,\Counter_DP_reg[8]_i_2_n_5 ,\Counter_DP_reg[8]_i_2_n_6 ,\Counter_DP_reg[8]_i_2_n_7 }),
        .S({\Counter_DP_reg_n_0_[8] ,\Counter_DP_reg_n_0_[7] ,\Counter_DP_reg_n_0_[6] ,\Counter_DP_reg_n_0_[5] }));
  FDCE \Counter_DP_reg[9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\Counter_DP[9]_i_1_n_0 ),
        .Q(\Counter_DP_reg_n_0_[9] ));
  LUT2 #(
    .INIT(4'h1)) 
    DeviceIsMaster_SO_i_1
       (.I0(State_DP[2]),
        .I1(State_DP[1]),
        .O(DeviceIsMasterReg_S));
  FDPE DeviceIsMaster_SO_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(DeviceIsMasterReg_S),
        .PRE(AR),
        .Q(I148));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \Divider_DP[0]_i_1 
       (.I0(\Counter_DP[14]_i_3_n_0 ),
        .I1(Divider_DP[0]),
        .I2(\Divider_DP[6]_i_4_n_0 ),
        .O(\Divider_DP[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h2800)) 
    \Divider_DP[1]_i_1 
       (.I0(\Counter_DP[14]_i_3_n_0 ),
        .I1(Divider_DP[0]),
        .I2(Divider_DP[1]),
        .I3(\Divider_DP[6]_i_4_n_0 ),
        .O(\Divider_DP[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h2A800000)) 
    \Divider_DP[2]_i_1 
       (.I0(\Counter_DP[14]_i_3_n_0 ),
        .I1(Divider_DP[0]),
        .I2(Divider_DP[1]),
        .I3(Divider_DP[2]),
        .I4(\Divider_DP[6]_i_4_n_0 ),
        .O(\Divider_DP[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h70F0800000000000)) 
    \Divider_DP[3]_i_1 
       (.I0(Divider_DP[1]),
        .I1(Divider_DP[0]),
        .I2(\Counter_DP[14]_i_3_n_0 ),
        .I3(Divider_DP[2]),
        .I4(Divider_DP[3]),
        .I5(\Divider_DP[6]_i_4_n_0 ),
        .O(\Divider_DP[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h8200)) 
    \Divider_DP[4]_i_1 
       (.I0(\Counter_DP[14]_i_3_n_0 ),
        .I1(\Divider_DP[4]_i_2_n_0 ),
        .I2(Divider_DP[4]),
        .I3(\Divider_DP[6]_i_4_n_0 ),
        .O(\Divider_DP[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Divider_DP[4]_i_2 
       (.I0(Divider_DP[2]),
        .I1(Divider_DP[1]),
        .I2(Divider_DP[0]),
        .I3(Divider_DP[3]),
        .O(\Divider_DP[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \Divider_DP[5]_i_1 
       (.I0(\Counter_DP[14]_i_3_n_0 ),
        .I1(data0),
        .I2(\Divider_DP[6]_i_4_n_0 ),
        .O(\Divider_DP[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \Divider_DP[5]_i_2 
       (.I0(Divider_DP[5]),
        .I1(Divider_DP[4]),
        .I2(Divider_DP[3]),
        .I3(Divider_DP[0]),
        .I4(Divider_DP[1]),
        .I5(Divider_DP[2]),
        .O(data0));
  LUT2 #(
    .INIT(4'h1)) 
    \Divider_DP[6]_i_1 
       (.I0(State_DP[0]),
        .I1(State_DP[2]),
        .O(Divider_DN));
  LUT5 #(
    .INIT(32'hA0280000)) 
    \Divider_DP[6]_i_2 
       (.I0(\Counter_DP[14]_i_3_n_0 ),
        .I1(Divider_DP[4]),
        .I2(Divider_DP[6]),
        .I3(\Divider_DP[6]_i_3_n_0 ),
        .I4(\Divider_DP[6]_i_4_n_0 ),
        .O(\Divider_DP[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \Divider_DP[6]_i_3 
       (.I0(Divider_DP[3]),
        .I1(Divider_DP[0]),
        .I2(Divider_DP[1]),
        .I3(Divider_DP[2]),
        .I4(Divider_DP[5]),
        .O(\Divider_DP[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \Divider_DP[6]_i_4 
       (.I0(\Divider_DP[6]_i_5_n_0 ),
        .I1(Divider_DP[0]),
        .I2(Divider_DP[1]),
        .O(\Divider_DP[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    \Divider_DP[6]_i_5 
       (.I0(Divider_DP[4]),
        .I1(Divider_DP[6]),
        .I2(Divider_DP[2]),
        .I3(Divider_DP[5]),
        .I4(Divider_DP[1]),
        .I5(Divider_DP[3]),
        .O(\Divider_DP[6]_i_5_n_0 ));
  FDCE \Divider_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(Divider_DN),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\Divider_DP[0]_i_1_n_0 ),
        .Q(Divider_DP[0]));
  FDCE \Divider_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(Divider_DN),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\Divider_DP[1]_i_1_n_0 ),
        .Q(Divider_DP[1]));
  FDCE \Divider_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(Divider_DN),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\Divider_DP[2]_i_1_n_0 ),
        .Q(Divider_DP[2]));
  FDCE \Divider_DP_reg[3] 
       (.C(LogicClk_CI),
        .CE(Divider_DN),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\Divider_DP[3]_i_1_n_0 ),
        .Q(Divider_DP[3]));
  FDCE \Divider_DP_reg[4] 
       (.C(LogicClk_CI),
        .CE(Divider_DN),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\Divider_DP[4]_i_1_n_0 ),
        .Q(Divider_DP[4]));
  FDCE \Divider_DP_reg[5] 
       (.C(LogicClk_CI),
        .CE(Divider_DN),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\Divider_DP[5]_i_1_n_0 ),
        .Q(Divider_DP[5]));
  FDCE \Divider_DP_reg[6] 
       (.C(LogicClk_CI),
        .CE(Divider_DN),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\Divider_DP[6]_i_2_n_0 ),
        .Q(Divider_DP[6]));
  LUT6 #(
    .INIT(64'hBABABABF8A8A8A80)) 
    \FSM_sequential_State_DP[0]_i_1__0 
       (.I0(\FSM_sequential_State_DP[0]_i_2__0_n_0 ),
        .I1(\FSM_sequential_State_DP[2]_i_3_n_0 ),
        .I2(State_DP[2]),
        .I3(\FSM_sequential_State_DP[2]_i_4_n_0 ),
        .I4(\FSM_sequential_State_DP[2]_i_5_n_0 ),
        .I5(State_DP[0]),
        .O(\FSM_sequential_State_DP[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h1110)) 
    \FSM_sequential_State_DP[0]_i_2__0 
       (.I0(State_DP[2]),
        .I1(State_DP[0]),
        .I2(TimestampResetExternalDetected_S),
        .I3(State_DP[1]),
        .O(\FSM_sequential_State_DP[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBABABABF8A8A8A80)) 
    \FSM_sequential_State_DP[1]_i_1__0 
       (.I0(State_DN__0[1]),
        .I1(\FSM_sequential_State_DP[2]_i_3_n_0 ),
        .I2(State_DP[2]),
        .I3(\FSM_sequential_State_DP[2]_i_4_n_0 ),
        .I4(\FSM_sequential_State_DP[2]_i_5_n_0 ),
        .I5(State_DP[1]),
        .O(\FSM_sequential_State_DP[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0A0F00300A0F003F)) 
    \FSM_sequential_State_DP[1]_i_2 
       (.I0(\FSM_sequential_State_DP[2]_i_6_n_0 ),
        .I1(SyncInClockSync_CO),
        .I2(State_DP[2]),
        .I3(State_DP[0]),
        .I4(State_DP[1]),
        .I5(TimestampResetExternalDetected_S),
        .O(State_DN__0[1]));
  LUT6 #(
    .INIT(64'hBABABABF8A8A8A80)) 
    \FSM_sequential_State_DP[2]_i_1 
       (.I0(State_DN__0[2]),
        .I1(\FSM_sequential_State_DP[2]_i_3_n_0 ),
        .I2(State_DP[2]),
        .I3(\FSM_sequential_State_DP[2]_i_4_n_0 ),
        .I4(\FSM_sequential_State_DP[2]_i_5_n_0 ),
        .I5(State_DP[2]),
        .O(\FSM_sequential_State_DP[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \FSM_sequential_State_DP[2]_i_10 
       (.I0(\Counter_DP_reg_n_0_[0] ),
        .I1(\Counter_DP_reg_n_0_[2] ),
        .I2(\Counter_DP_reg_n_0_[13] ),
        .O(\FSM_sequential_State_DP[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \FSM_sequential_State_DP[2]_i_11 
       (.I0(\Counter_DP_reg_n_0_[8] ),
        .I1(\Counter_DP_reg_n_0_[4] ),
        .I2(\Counter_DP_reg_n_0_[10] ),
        .I3(\Counter_DP_reg_n_0_[11] ),
        .O(\FSM_sequential_State_DP[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    \FSM_sequential_State_DP[2]_i_12 
       (.I0(\Counter_DP_reg_n_0_[12] ),
        .I1(\Counter_DP_reg_n_0_[3] ),
        .I2(\Counter_DP_reg_n_0_[1] ),
        .I3(\Counter_DP_reg_n_0_[5] ),
        .I4(\Counter_DP_reg_n_0_[7] ),
        .I5(\Counter_DP_reg_n_0_[9] ),
        .O(\FSM_sequential_State_DP[2]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \FSM_sequential_State_DP[2]_i_13 
       (.I0(\Counter_DP_reg_n_0_[4] ),
        .I1(\Counter_DP_reg_n_0_[10] ),
        .I2(\Counter_DP_reg_n_0_[8] ),
        .O(\FSM_sequential_State_DP[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \FSM_sequential_State_DP[2]_i_14 
       (.I0(\Counter_DP_reg_n_0_[2] ),
        .I1(\Counter_DP_reg_n_0_[0] ),
        .I2(State_DP[1]),
        .I3(State_DP[0]),
        .I4(\Counter_DP_reg_n_0_[13] ),
        .I5(\Counter_DP_reg_n_0_[11] ),
        .O(\FSM_sequential_State_DP[2]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \FSM_sequential_State_DP[2]_i_15 
       (.I0(Confirm_DP[5]),
        .I1(Confirm_DP[6]),
        .I2(Confirm_DP[4]),
        .I3(Confirm_DP[3]),
        .O(\FSM_sequential_State_DP[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \FSM_sequential_State_DP[2]_i_16 
       (.I0(Confirm_DP[8]),
        .I1(Confirm_DP[7]),
        .I2(Confirm_DP[9]),
        .I3(Confirm_DP[10]),
        .I4(Confirm_DP[11]),
        .I5(Confirm_DP[12]),
        .O(\FSM_sequential_State_DP[2]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \FSM_sequential_State_DP[2]_i_2 
       (.I0(State_DP[0]),
        .I1(State_DP[1]),
        .I2(State_DP[2]),
        .I3(\FSM_sequential_State_DP[2]_i_6_n_0 ),
        .O(State_DN__0[2]));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_State_DP[2]_i_3 
       (.I0(\FSM_sequential_State_DP[2]_i_7_n_0 ),
        .I1(SyncInClockSync_CO),
        .O(\FSM_sequential_State_DP[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBAAAAABBBA)) 
    \FSM_sequential_State_DP[2]_i_4 
       (.I0(\FSM_sequential_State_DP[2]_i_8_n_0 ),
        .I1(State_DP[1]),
        .I2(\FSM_sequential_State_DP[2]_i_9_n_0 ),
        .I3(TimestampResetExternalDetected_S),
        .I4(State_DP[0]),
        .I5(\FSM_sequential_State_DP[2]_i_7_n_0 ),
        .O(\FSM_sequential_State_DP[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \FSM_sequential_State_DP[2]_i_5 
       (.I0(State_DP[0]),
        .I1(State_DP[1]),
        .I2(SyncInClockSync_CO),
        .I3(\FSM_sequential_State_DP[2]_i_6_n_0 ),
        .O(\FSM_sequential_State_DP[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \FSM_sequential_State_DP[2]_i_6 
       (.I0(\FSM_sequential_State_DP[2]_i_10_n_0 ),
        .I1(\FSM_sequential_State_DP[2]_i_11_n_0 ),
        .I2(\FSM_sequential_State_DP[2]_i_12_n_0 ),
        .I3(\Counter_DP_reg_n_0_[14] ),
        .I4(\Counter_DP_reg_n_0_[6] ),
        .O(\FSM_sequential_State_DP[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \FSM_sequential_State_DP[2]_i_7 
       (.I0(\FSM_sequential_State_DP[2]_i_13_n_0 ),
        .I1(\Counter_DP_reg_n_0_[6] ),
        .I2(\Counter_DP_reg_n_0_[11] ),
        .I3(\Counter_DP_reg_n_0_[14] ),
        .I4(\FSM_sequential_State_DP[2]_i_10_n_0 ),
        .I5(\FSM_sequential_State_DP[2]_i_12_n_0 ),
        .O(\FSM_sequential_State_DP[2]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \FSM_sequential_State_DP[2]_i_8 
       (.I0(\FSM_sequential_State_DP[2]_i_13_n_0 ),
        .I1(\FSM_sequential_State_DP[2]_i_14_n_0 ),
        .I2(\FSM_sequential_State_DP[2]_i_12_n_0 ),
        .I3(\Counter_DP_reg_n_0_[14] ),
        .I4(\Counter_DP_reg_n_0_[6] ),
        .O(\FSM_sequential_State_DP[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \FSM_sequential_State_DP[2]_i_9 
       (.I0(\FSM_sequential_State_DP[2]_i_15_n_0 ),
        .I1(Confirm_DP[0]),
        .I2(SyncInClockSync_CO),
        .I3(Confirm_DP[2]),
        .I4(Confirm_DP[1]),
        .I5(\FSM_sequential_State_DP[2]_i_16_n_0 ),
        .O(\FSM_sequential_State_DP[2]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "stslavewaitedge:011,stmasterresetslaves:001,ststlavewaitreset:100,stmasterrun:000,stslaverun:010" *) 
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_State_DP_reg[0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\FSM_sequential_State_DP[0]_i_1__0_n_0 ),
        .Q(State_DP[0]));
  (* FSM_ENCODED_STATES = "stslavewaitedge:011,stmasterresetslaves:001,ststlavewaitreset:100,stmasterrun:000,stslaverun:010" *) 
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_State_DP_reg[1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\FSM_sequential_State_DP[1]_i_1__0_n_0 ),
        .Q(State_DP[1]));
  (* FSM_ENCODED_STATES = "stslavewaitedge:011,stmasterresetslaves:001,ststlavewaitreset:100,stmasterrun:000,stslaverun:010" *) 
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_State_DP_reg[2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncSignalSyncFF_S_reg_rep__2),
        .D(\FSM_sequential_State_DP[2]_i_1_n_0 ),
        .Q(State_DP[2]));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFE)) 
    Memory_SP_i_1
       (.I0(Memory_SP_i_2_n_0),
        .I1(Memory_SP_i_3_n_0),
        .I2(Memory_SP_i_4_n_0),
        .I3(TimestampOverflowBufferOverflow_S),
        .I4(\State_DP_reg[1] ),
        .I5(TimestampResetBuffer_S),
        .O(Memory_SP_reg));
  LUT5 #(
    .INIT(32'h00010000)) 
    Memory_SP_i_2
       (.I0(State_DP[0]),
        .I1(State_DP[2]),
        .I2(State_DP[1]),
        .I3(TimestampResetExternalDetected_S),
        .I4(\FSM_sequential_State_DP[2]_i_9_n_0 ),
        .O(Memory_SP_i_2_n_0));
  LUT3 #(
    .INIT(8'hD0)) 
    Memory_SP_i_3
       (.I0(SyncInClockSync_CO),
        .I1(\FSM_sequential_State_DP[2]_i_7_n_0 ),
        .I2(State_DP[2]),
        .O(Memory_SP_i_3_n_0));
  LUT5 #(
    .INIT(32'h0808F808)) 
    Memory_SP_i_4
       (.I0(\FSM_sequential_State_DP[2]_i_7_n_0 ),
        .I1(State_DP[0]),
        .I2(State_DP[1]),
        .I3(TimestampResetExternalDetected_S),
        .I4(State_DP[2]),
        .O(Memory_SP_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \Output_SO[0]_i_4 
       (.I0(\FSM_sequential_State_DP[2]_i_6_n_0 ),
        .I1(SyncInClockSync_CO),
        .I2(State_DP[0]),
        .I3(State_DP[2]),
        .I4(State_DP[1]),
        .I5(\Output_SO[0]_i_8_n_0 ),
        .O(\Count_DP_reg[14]_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \Output_SO[0]_i_8 
       (.I0(Divider_DP[0]),
        .I1(State_DP[0]),
        .I2(State_DP[2]),
        .I3(\Divider_DP[6]_i_5_n_0 ),
        .O(\Output_SO[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAFFFE)) 
    SyncOutClock_CO_i_1
       (.I0(SyncOutClock_CO_i_2_n_0),
        .I1(\Counter_DP_reg_n_0_[13] ),
        .I2(\Counter_DP_reg_n_0_[14] ),
        .I3(State_DP[0]),
        .I4(SyncOutClock_CO_i_3_n_0),
        .I5(SyncInClockSync_CO),
        .O(SyncOutClockReg_C));
  LUT6 #(
    .INIT(64'h1010101010101000)) 
    SyncOutClock_CO_i_2
       (.I0(State_DP[1]),
        .I1(State_DP[2]),
        .I2(\Counter_DP_reg_n_0_[12] ),
        .I3(\Counter_DP_reg_n_0_[11] ),
        .I4(\Counter_DP_reg_n_0_[10] ),
        .I5(SyncOutClock_CO_i_4_n_0),
        .O(SyncOutClock_CO_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    SyncOutClock_CO_i_3
       (.I0(State_DP[1]),
        .I1(State_DP[2]),
        .O(SyncOutClock_CO_i_3_n_0));
  LUT6 #(
    .INIT(64'hC080808000000000)) 
    SyncOutClock_CO_i_4
       (.I0(\Counter_DP_reg_n_0_[6] ),
        .I1(\Counter_DP_reg_n_0_[9] ),
        .I2(\Counter_DP_reg_n_0_[7] ),
        .I3(\Counter_DP_reg_n_0_[4] ),
        .I4(\Counter_DP_reg_n_0_[5] ),
        .I5(\Counter_DP_reg_n_0_[8] ),
        .O(SyncOutClock_CO_i_4_n_0));
  FDCE SyncOutClock_CO_reg
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(SyncReset_RO),
        .D(SyncOutClockReg_C),
        .Q(SyncOutClock_CO));
  CARRY4 \plusOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\plusOp_inferred__0/i__carry_n_0 ,\plusOp_inferred__0/i__carry_n_1 ,\plusOp_inferred__0/i__carry_n_2 ,\plusOp_inferred__0/i__carry_n_3 }),
        .CYINIT(Confirm_DP[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__0/i__carry_n_4 ,\plusOp_inferred__0/i__carry_n_5 ,\plusOp_inferred__0/i__carry_n_6 ,\plusOp_inferred__0/i__carry_n_7 }),
        .S(Confirm_DP[4:1]));
  CARRY4 \plusOp_inferred__0/i__carry__0 
       (.CI(\plusOp_inferred__0/i__carry_n_0 ),
        .CO({\plusOp_inferred__0/i__carry__0_n_0 ,\plusOp_inferred__0/i__carry__0_n_1 ,\plusOp_inferred__0/i__carry__0_n_2 ,\plusOp_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__0/i__carry__0_n_4 ,\plusOp_inferred__0/i__carry__0_n_5 ,\plusOp_inferred__0/i__carry__0_n_6 ,\plusOp_inferred__0/i__carry__0_n_7 }),
        .S(Confirm_DP[8:5]));
  CARRY4 \plusOp_inferred__0/i__carry__1 
       (.CI(\plusOp_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW_plusOp_inferred__0/i__carry__1_CO_UNCONNECTED [3],\plusOp_inferred__0/i__carry__1_n_1 ,\plusOp_inferred__0/i__carry__1_n_2 ,\plusOp_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__0/i__carry__1_n_4 ,\plusOp_inferred__0/i__carry__1_n_5 ,\plusOp_inferred__0/i__carry__1_n_6 ,\plusOp_inferred__0/i__carry__1_n_7 }),
        .S(Confirm_DP[12:9]));
endmodule

(* ORIG_REF_NAME = "testAERDVSSM" *) 
module brd_testAERDVSSM_0_0_testAERDVSSM
   (SyncOutClock_CO,
    AERSMOutFifoData_DO,
    AERSMOutFifoWrite_SO,
    DVSAERAck_SBO,
    DVSAERReset_SBO,
    SPIMISO_DZO,
    ChipBiasDiagSelect_SO,
    ChipBiasAddrSelect_SBO,
    ChipBiasClock_CBO,
    ChipBiasBitIn_DO,
    ChipBiasLatch_SBO,
    LogicClk_CI,
    AERSMFifoFull_AI,
    AERSMFifoAlmostFull_AI,
    DVSAERReq_ABI,
    DVSAERData_AI,
    SPISlaveSelect_ABI,
    SPIClock_AI,
    SPIMOSI_AI,
    SyncInClock_AI,
    Reset_RI);
  output SyncOutClock_CO;
  output [15:0]AERSMOutFifoData_DO;
  output AERSMOutFifoWrite_SO;
  output DVSAERAck_SBO;
  output DVSAERReset_SBO;
  output SPIMISO_DZO;
  output ChipBiasDiagSelect_SO;
  output ChipBiasAddrSelect_SBO;
  output ChipBiasClock_CBO;
  output ChipBiasBitIn_DO;
  output ChipBiasLatch_SBO;
  input LogicClk_CI;
  input AERSMFifoFull_AI;
  input AERSMFifoAlmostFull_AI;
  input DVSAERReq_ABI;
  input [10:0]DVSAERData_AI;
  input SPISlaveSelect_ABI;
  input SPIClock_AI;
  input SPIMOSI_AI;
  input SyncInClock_AI;
  input Reset_RI;

  wire AERSMFifoAlmostFull_AI;
  wire AERSMFifoFull_AI;
  wire [15:0]AERSMOutFifoData_DO;
  wire AERSMOutFifoWrite_SO;
  wire [15:0]BiasConfigParamOutput_D;
  wire [14:9]\BiasConfigReg_DP_reg[DiffBn_D] ;
  wire [14:9]\BiasConfigReg_DP_reg[LocalBufBn_D] ;
  wire [14:9]\BiasConfigReg_DP_reg[PadFollBn_D] ;
  wire [15:15]\BiasConfigReg_DP_reg[SSN_D] ;
  wire [15:15]\BiasConfigReg_DP_reg[SSP_D] ;
  wire ChipBiasAddrSelect_SBO;
  wire ChipBiasBitIn_DO;
  wire ChipBiasClock_CBO;
  wire ChipBiasDiagSelect_SO;
  wire ChipBiasLatch_SBO;
  wire [3:0]ChipConfigParamOutput_D;
  wire \ChipConfigReg_DP_reg[AERnArow_S] ;
  wire \ChipConfigReg_DP_reg[GlobalShutter_S] ;
  wire \ChipConfigReg_DP_reg[ResetCalibNeuron_S] ;
  wire \ChipConfigReg_DP_reg[ResetTestPixel_S] ;
  wire \ChipConfigReg_DP_reg[SelectGrayCounter_S] ;
  wire \ChipConfigReg_DP_reg[TestADC_S] ;
  wire \ChipConfigReg_DP_reg[TypeNCalibNeuron_S] ;
  wire \ChipConfigReg_DP_reg[UseAOut_S] ;
  wire [4:0]ConfigParamAddress_D;
  wire [15:0]ConfigParamInput_D;
  wire DVSAERAck_SBO;
  wire [39:0]\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] ;
  wire [39:0]\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] ;
  wire [39:0]\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] ;
  wire [39:0]\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] ;
  wire [39:0]\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 ;
  wire [39:0]\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 ;
  wire [39:0]\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 ;
  wire [39:0]\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][0] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][10] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][11] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][12] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][13] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][14] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][15] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][16] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][17] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][18] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][19] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][1] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][20] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][21] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][22] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][23] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][24] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][25] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][26] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][27] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][28] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][29] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][2] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][30] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][31] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][32] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][33] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][34] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][35] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][36] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][37] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][38] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][39] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][3] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][4] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][5] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][6] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][7] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][8] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][9] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][0] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][10] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][11] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][12] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][13] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][14] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][15] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][16] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][17] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][18] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][19] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][1] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][20] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][21] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][22] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][23] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][24] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][25] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][26] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][27] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][28] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][29] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][2] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][30] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][31] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][32] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][33] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][34] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][35] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][36] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][37] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][38] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][39] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][3] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][4] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][5] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][6] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][7] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][8] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][9] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][0] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][10] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][11] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][12] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][13] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][14] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][15] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][16] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][17] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][18] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][19] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][1] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][20] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][21] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][22] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][23] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][24] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][25] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][26] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][27] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][28] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][29] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][2] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][30] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][31] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][32] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][33] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][34] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][35] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][36] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][37] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][38] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][39] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][3] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][4] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][5] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][6] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][7] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][8] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][9] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][0] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][10] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][11] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][12] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][13] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][14] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][15] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][16] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][17] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][18] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][19] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][1] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][20] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][21] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][22] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][23] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][24] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][25] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][26] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][27] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][28] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][29] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][2] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][30] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][31] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][32] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][33] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][34] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][35] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][36] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][37] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][38] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][39] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][3] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][4] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][5] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][6] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][7] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][8] ;
  wire \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][9] ;
  wire [31:0]DVSAERConfigParamOutput_D;
  wire \DVSAERConfigReg2_D_reg[AckDelayColumn_D_n_0_][0] ;
  wire \DVSAERConfigReg2_D_reg[AckDelayColumn_D_n_0_][1] ;
  wire \DVSAERConfigReg2_D_reg[AckDelayColumn_D_n_0_][2] ;
  wire \DVSAERConfigReg2_D_reg[AckDelayColumn_D_n_0_][3] ;
  wire \DVSAERConfigReg2_D_reg[AckDelayRow_D_n_0_][0] ;
  wire \DVSAERConfigReg2_D_reg[AckDelayRow_D_n_0_][1] ;
  wire \DVSAERConfigReg2_D_reg[AckDelayRow_D_n_0_][2] ;
  wire \DVSAERConfigReg2_D_reg[AckDelayRow_D_n_0_][3] ;
  wire \DVSAERConfigReg2_D_reg[AckExtensionColumn_D_n_0_][0] ;
  wire \DVSAERConfigReg2_D_reg[AckExtensionColumn_D_n_0_][1] ;
  wire \DVSAERConfigReg2_D_reg[AckExtensionColumn_D_n_0_][2] ;
  wire \DVSAERConfigReg2_D_reg[AckExtensionColumn_D_n_0_][3] ;
  wire \DVSAERConfigReg2_D_reg[AckExtensionRow_D_n_0_][0] ;
  wire \DVSAERConfigReg2_D_reg[AckExtensionRow_D_n_0_][1] ;
  wire \DVSAERConfigReg2_D_reg[AckExtensionRow_D_n_0_][2] ;
  wire \DVSAERConfigReg2_D_reg[AckExtensionRow_D_n_0_][3] ;
  wire \DVSAERConfigReg2_D_reg[ExternalAERControl_S_n_0_] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][0] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][1] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][2] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][3] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][4] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][5] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][6] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][7] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][8] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][0] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][1] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][2] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][3] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][4] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][5] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][6] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][7] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][8] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][0] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][1] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][2] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][3] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][4] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][5] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][6] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][7] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][8] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][0] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][1] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][2] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][3] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][4] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][5] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][6] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][7] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][8] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][0] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][1] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][2] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][3] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][4] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][5] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][6] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][7] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][8] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][0] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][1] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][2] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][3] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][4] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][5] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][6] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][7] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][8] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][0] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][1] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][2] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][3] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][4] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][5] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][6] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][7] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][8] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][0] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][1] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][2] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][3] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][4] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][5] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][6] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][7] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][8] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][0] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][1] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][2] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][3] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][4] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][5] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][6] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][7] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][8] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][0] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][1] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][2] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][3] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][4] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][5] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][6] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][7] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][8] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][0] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][1] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][2] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][3] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][4] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][5] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][6] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][7] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][8] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][0] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][1] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][2] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][3] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][4] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][5] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][6] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][7] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][8] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][0] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][1] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][2] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][3] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][4] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][5] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][6] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][7] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][8] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][0] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][1] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][2] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][3] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][4] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][5] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][6] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][7] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][8] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][0] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][1] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][2] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][3] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][4] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][5] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][6] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][7] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][8] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][0] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][1] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][2] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][3] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][4] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][5] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][6] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][7] ;
  wire \DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][8] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][0] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][1] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][2] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][3] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][4] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][5] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][6] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][7] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][8] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][0] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][1] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][2] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][3] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][4] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][5] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][6] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][7] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][8] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][0] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][1] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][2] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][3] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][4] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][5] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][6] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][7] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][8] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][0] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][1] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][2] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][3] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][4] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][5] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][6] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][7] ;
  wire \DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][8] ;
  wire \DVSAERConfigReg2_D_reg[FilterRowOnlyEvents_S_n_0_] ;
  wire \DVSAERConfigReg2_D_reg[Run_S_n_0_] ;
  wire \DVSAERConfigReg2_D_reg[WaitOnTransferStall_S_n_0_] ;
  wire \DVSAERConfigReg_DP[AckDelayColumn_D] ;
  wire \DVSAERConfigReg_DP[AckDelayRow_D] ;
  wire \DVSAERConfigReg_DP[AckExtensionRow_D] ;
  wire \DVSAERConfigReg_DP[FilterPixel0Column_D] ;
  wire \DVSAERConfigReg_DP[FilterPixel0Row_D] ;
  wire \DVSAERConfigReg_DP[FilterPixel1Column_D] ;
  wire \DVSAERConfigReg_DP[FilterPixel1Row_D] ;
  wire \DVSAERConfigReg_DP[FilterPixel2Column_D] ;
  wire \DVSAERConfigReg_DP[FilterPixel2Row_D] ;
  wire \DVSAERConfigReg_DP[FilterPixel3Column_D] ;
  wire \DVSAERConfigReg_DP[FilterPixel3Row_D] ;
  wire \DVSAERConfigReg_DP[FilterPixel4Column_D] ;
  wire \DVSAERConfigReg_DP[FilterPixel4Row_D] ;
  wire \DVSAERConfigReg_DP[FilterPixel5Row_D] ;
  wire \DVSAERConfigReg_DP[FilterPixel6Column_D] ;
  wire \DVSAERConfigReg_DP[FilterPixel6Row_D] ;
  wire \DVSAERConfigReg_DP[FilterPixel7Column_D] ;
  wire \DVSAERConfigReg_DP[FilterROIEndColumn_D] ;
  wire \DVSAERConfigReg_DP[FilterROIEndRow_D] ;
  wire \DVSAERConfigReg_DP[FilterROIStartColumn_D] ;
  wire \DVSAERConfigReg_DP[FilterROIStartRow_D] ;
  wire [3:0]\DVSAERConfigReg_D_reg[AckDelayColumn_D] ;
  wire [3:0]\DVSAERConfigReg_D_reg[AckDelayRow_D] ;
  wire [3:0]\DVSAERConfigReg_D_reg[AckExtensionColumn_D] ;
  wire [3:0]\DVSAERConfigReg_D_reg[AckExtensionRow_D] ;
  wire \DVSAERConfigReg_D_reg[ExternalAERControl_S]__0 ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel0Column_D] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel0Row_D] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel1Column_D] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel1Row_D] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel2Column_D] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel2Row_D] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel3Column_D] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel3Row_D] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel4Column_D] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel4Row_D] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel5Column_D] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel5Row_D] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel6Column_D] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel6Row_D] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel7Column_D] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterPixel7Row_D] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterROIEndColumn_D] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterROIEndRow_D] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterROIStartColumn_D] ;
  wire [8:0]\DVSAERConfigReg_D_reg[FilterROIStartRow_D] ;
  wire \DVSAERConfigReg_D_reg[FilterRowOnlyEvents_S]__0 ;
  wire \DVSAERConfigReg_D_reg[Run_S]__0 ;
  wire \DVSAERConfigReg_D_reg[WaitOnTransferStall_S]__0 ;
  wire [3:0]\DVSAERConfig_D[AckDelayColumn_D] ;
  wire [3:0]\DVSAERConfig_D[AckDelayRow_D] ;
  wire [3:0]\DVSAERConfig_D[AckExtensionColumn_D] ;
  wire [3:0]\DVSAERConfig_D[AckExtensionRow_D] ;
  wire \DVSAERConfig_D[ExternalAERControl_S] ;
  wire [8:0]\DVSAERConfig_D[FilterPixel0Column_D] ;
  wire [8:0]\DVSAERConfig_D[FilterPixel0Row_D] ;
  wire [8:0]\DVSAERConfig_D[FilterPixel1Column_D] ;
  wire [8:0]\DVSAERConfig_D[FilterPixel1Row_D] ;
  wire [8:0]\DVSAERConfig_D[FilterPixel2Column_D] ;
  wire [8:0]\DVSAERConfig_D[FilterPixel2Row_D] ;
  wire [8:0]\DVSAERConfig_D[FilterPixel3Column_D] ;
  wire [8:0]\DVSAERConfig_D[FilterPixel3Row_D] ;
  wire [8:0]\DVSAERConfig_D[FilterPixel4Column_D] ;
  wire [8:0]\DVSAERConfig_D[FilterPixel4Row_D] ;
  wire [8:0]\DVSAERConfig_D[FilterPixel5Column_D] ;
  wire [8:0]\DVSAERConfig_D[FilterPixel5Row_D] ;
  wire [8:0]\DVSAERConfig_D[FilterPixel6Column_D] ;
  wire [8:0]\DVSAERConfig_D[FilterPixel6Row_D] ;
  wire [8:0]\DVSAERConfig_D[FilterPixel7Column_D] ;
  wire [8:0]\DVSAERConfig_D[FilterPixel7Row_D] ;
  wire [8:0]\DVSAERConfig_D[FilterROIEndColumn_D] ;
  wire [8:0]\DVSAERConfig_D[FilterROIEndRow_D] ;
  wire [8:0]\DVSAERConfig_D[FilterROIStartColumn_D] ;
  wire [8:0]\DVSAERConfig_D[FilterROIStartRow_D] ;
  wire \DVSAERConfig_D[FilterRowOnlyEvents_S] ;
  wire \DVSAERConfig_D[Run_S] ;
  wire \DVSAERConfig_D[WaitOnTransferStall_S] ;
  wire [10:0]DVSAERData_AI;
  wire \DVSAERFifoControlIn_S[ReadSide][Read_S] ;
  wire \DVSAERFifoControlIn_S[WriteSide][Write_S] ;
  wire \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S] ;
  wire \DVSAERFifoControlOut_S[ReadSide][Empty_S] ;
  wire \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] ;
  wire [13:0]DVSAERFifoDataIn_D;
  wire [14:0]DVSAERFifoDataOut_D;
  wire DVSAERReq_ABI;
  wire DVSAERReset_SBO;
  wire DeviceIsMasterBuffer_S;
  wire DeviceIsMaster_S;
  wire In1Timestamp_S__0;
  wire LogicClk_CI;
  wire LogicReset_R;
  wire [39:0]\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] ;
  wire [39:0]\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] ;
  wire [39:0]\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] ;
  wire [39:0]\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] ;
  wire [39:0]\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 ;
  wire [39:0]\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 ;
  wire [39:0]\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 ;
  wire [39:0]\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][0] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][10] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][11] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][12] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][13] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][14] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][15] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][16] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][17] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][18] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][19] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][1] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][20] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][21] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][22] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][23] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][24] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][25] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][26] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][27] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][28] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][29] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][2] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][30] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][31] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][32] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][33] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][34] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][35] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][36] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][37] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][38] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][39] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][3] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][4] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][5] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][6] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][7] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][8] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][9] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][0] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][10] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][11] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][12] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][13] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][14] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][15] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][16] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][17] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][18] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][19] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][1] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][20] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][21] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][22] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][23] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][24] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][25] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][26] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][27] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][28] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][29] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][2] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][30] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][31] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][32] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][33] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][34] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][35] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][36] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][37] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][38] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][39] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][3] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][4] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][5] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][6] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][7] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][8] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][9] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][0] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][10] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][11] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][12] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][13] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][14] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][15] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][16] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][17] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][18] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][19] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][1] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][20] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][21] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][22] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][23] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][24] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][25] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][26] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][27] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][28] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][29] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][2] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][30] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][31] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][32] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][33] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][34] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][35] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][36] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][37] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][38] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][39] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][3] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][4] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][5] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][6] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][7] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][8] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][9] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][0] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][10] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][11] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][12] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][13] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][14] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][15] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][16] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][17] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][18] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][19] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][1] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][20] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][21] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][22] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][23] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][24] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][25] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][26] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][27] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][28] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][29] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][2] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][30] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][31] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][32] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][33] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][34] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][35] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][36] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][37] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][38] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][39] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][3] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][4] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][5] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][6] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][7] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][8] ;
  wire \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][9] ;
  wire [31:0]MultiplexerConfigParamOutput_D;
  wire \MultiplexerConfigReg2_D_reg[DropInput1OnTransferStall_S_n_0_] ;
  wire \MultiplexerConfigReg2_D_reg[Run_S_n_0_] ;
  wire \MultiplexerConfigReg2_D_reg[TimestampReset_S_n_0_] ;
  wire \MultiplexerConfigReg2_D_reg[TimestampRun_S_n_0_] ;
  wire \MultiplexerConfigReg_D_reg[DropInput1OnTransferStall_S]__0 ;
  wire \MultiplexerConfigReg_D_reg[Run_S]__0 ;
  wire \MultiplexerConfigReg_D_reg[TimestampReset_S]__0 ;
  wire \MultiplexerConfigReg_D_reg[TimestampRun_S]__0 ;
  wire \MultiplexerConfig_D[DropInput1OnTransferStall_S] ;
  wire \MultiplexerConfig_D[Run_S] ;
  wire \MultiplexerConfig_D[TimestampReset_S] ;
  wire \MultiplexerConfig_D[TimestampRun_S] ;
  wire Output_SO;
  wire Reset_RI;
  wire SPIClockEdgeDetectorReg_S;
  wire SPIClockSync_C;
  wire SPIClock_AI;
  wire SPIMISO_DZO;
  wire SPIMOSI_AI;
  wire SPISlaveSelectSync_SB;
  wire SPISlaveSelect_ABI;
  wire [1:1]StateTimestampNext_DN;
  wire [3:1]State_DP;
  wire [0:0]State_DP_0;
  wire SyncInClockSync_C;
  wire SyncInClock_AI;
  wire SyncOutClock_CO;
  wire [6:0]SystemInfoConfigParamOutput_D;
  wire chipBiasSelector_n_11;
  wire chipBiasSelector_n_12;
  wire chipBiasSelector_n_13;
  wire chipBiasSelector_n_14;
  wire chipBiasSelector_n_15;
  wire chipBiasSelector_n_16;
  wire chipBiasSelector_n_17;
  wire chipBiasSelector_n_18;
  wire chipBiasSelector_n_19;
  wire chipBiasSelector_n_20;
  wire chipBiasSelector_n_21;
  wire chipBiasSelector_n_40;
  wire chipBiasSelector_n_41;
  wire chipBiasSelector_n_42;
  wire chipBiasSelector_n_43;
  wire chipBiasSelector_n_44;
  wire chipBiasSelector_n_45;
  wire chipBiasSelector_n_46;
  wire chipBiasSelector_n_47;
  wire chipBiasSelector_n_8;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AEPdBn_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AEPuXBp_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AEPuYBp_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AdcCompBp_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AdcRefHigh_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AdcRefLow_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AdcTestVoltage_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsCas_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsROSFBn_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[BiasBuffer_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ColSelLowBn_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[DACBufBp_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[DiffBn_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[IFRefrBn_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[IFThrBn_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[LcolTimeoutBn_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[LocalBufBn_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[OffBn_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[OnBn_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[PadFollBn_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[PixInvBn_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[PrBp_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[PrSFBp_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ReadoutBufBp_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[RefrBp_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[SSN_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[SSP_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[AnalogMux0_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[AnalogMux1_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[AnalogMux2_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[BiasMux0_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux1_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux2_D] ;
  wire \davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux3_D] ;
  wire dvsAerFifo_n_0;
  wire dvsAerFifo_n_17;
  wire dvsaerSPIConfig_n_190;
  wire dvsaerSPIConfig_n_191;
  wire dvsaerSPIConfig_n_192;
  wire dvsaerSPIConfig_n_193;
  wire dvsaerSPIConfig_n_194;
  wire dvsaerSPIConfig_n_195;
  wire dvsaerSPIConfig_n_196;
  wire dvsaerSPIConfig_n_197;
  wire dvsaerSPIConfig_n_198;
  wire dvsaerSPIConfig_n_199;
  wire dvsaerSPIConfig_n_200;
  wire dvsaerSPIConfig_n_201;
  wire dvsaerSPIConfig_n_202;
  wire dvsaerSPIConfig_n_203;
  wire dvsaerSPIConfig_n_204;
  wire dvsaerSPIConfig_n_205;
  wire dvsaerSPIConfig_n_206;
  wire dvsaerSPIConfig_n_207;
  wire dvsaerSPIConfig_n_208;
  wire dvsaerSPIConfig_n_225;
  wire dvsaerSPIConfig_n_226;
  wire dvsaerSPIConfig_n_227;
  wire dvsaerSPIConfig_n_228;
  wire dvsaerSPIConfig_n_229;
  wire dvsaerSPIConfig_n_230;
  wire dvsaerSPIConfig_n_231;
  wire dvsaerSPIConfig_n_232;
  wire dvsaerSPIConfig_n_233;
  wire dvsaerSPIConfig_n_234;
  wire dvsaerSPIConfig_n_235;
  wire dvsaerSPIConfig_n_236;
  wire dvsaerSPIConfig_n_237;
  wire dvsaerSPIConfig_n_238;
  wire dvsaerSPIConfig_n_4;
  wire dvsaerSPIConfig_n_45;
  wire dvsaerSPIConfig_n_5;
  wire dvsaerSPIConfig_n_6;
  wire dvsaerSPIConfig_n_7;
  wire dvsaerSPIConfig_n_8;
  wire logiecResetSync_n_1;
  wire logiecResetSync_n_10;
  wire logiecResetSync_n_11;
  wire logiecResetSync_n_12;
  wire logiecResetSync_n_13;
  wire logiecResetSync_n_14;
  wire logiecResetSync_n_15;
  wire logiecResetSync_n_16;
  wire logiecResetSync_n_17;
  wire logiecResetSync_n_18;
  wire logiecResetSync_n_19;
  wire logiecResetSync_n_2;
  wire logiecResetSync_n_20;
  wire logiecResetSync_n_21;
  wire logiecResetSync_n_22;
  wire logiecResetSync_n_23;
  wire logiecResetSync_n_24;
  wire logiecResetSync_n_25;
  wire logiecResetSync_n_26;
  wire logiecResetSync_n_27;
  wire logiecResetSync_n_28;
  wire logiecResetSync_n_29;
  wire logiecResetSync_n_3;
  wire logiecResetSync_n_30;
  wire logiecResetSync_n_31;
  wire logiecResetSync_n_32;
  wire logiecResetSync_n_33;
  wire logiecResetSync_n_34;
  wire logiecResetSync_n_35;
  wire logiecResetSync_n_36;
  wire logiecResetSync_n_37;
  wire logiecResetSync_n_4;
  wire logiecResetSync_n_5;
  wire logiecResetSync_n_6;
  wire logiecResetSync_n_7;
  wire logiecResetSync_n_8;
  wire logiecResetSync_n_9;
  wire multiplexerSM_n_182;
  wire multiplexerSPIConfig_n_3;
  wire multiplexerSPIConfig_n_5;
  wire multiplexerSPIConfig_n_6;
  wire multiplexerSPIConfig_n_7;
  wire multiplexerSPIConfig_n_8;
  wire multiplexerSPIConfig_n_9;
  wire [6:0]p_0_in;
  wire spiConfiguration_n_10;
  wire spiConfiguration_n_11;
  wire spiConfiguration_n_12;
  wire spiConfiguration_n_121;
  wire spiConfiguration_n_122;
  wire spiConfiguration_n_123;
  wire spiConfiguration_n_124;
  wire spiConfiguration_n_127;
  wire spiConfiguration_n_128;
  wire spiConfiguration_n_129;
  wire spiConfiguration_n_13;
  wire spiConfiguration_n_130;
  wire spiConfiguration_n_131;
  wire spiConfiguration_n_132;
  wire spiConfiguration_n_133;
  wire spiConfiguration_n_134;
  wire spiConfiguration_n_135;
  wire spiConfiguration_n_136;
  wire spiConfiguration_n_137;
  wire spiConfiguration_n_138;
  wire spiConfiguration_n_139;
  wire spiConfiguration_n_14;
  wire spiConfiguration_n_15;
  wire spiConfiguration_n_16;
  wire spiConfiguration_n_17;
  wire spiConfiguration_n_175;
  wire spiConfiguration_n_176;
  wire spiConfiguration_n_177;
  wire spiConfiguration_n_178;
  wire spiConfiguration_n_179;
  wire spiConfiguration_n_18;
  wire spiConfiguration_n_180;
  wire spiConfiguration_n_181;
  wire spiConfiguration_n_182;
  wire spiConfiguration_n_183;
  wire spiConfiguration_n_184;
  wire spiConfiguration_n_185;
  wire spiConfiguration_n_186;
  wire spiConfiguration_n_19;
  wire spiConfiguration_n_2;
  wire spiConfiguration_n_20;
  wire spiConfiguration_n_21;
  wire spiConfiguration_n_22;
  wire spiConfiguration_n_23;
  wire spiConfiguration_n_24;
  wire spiConfiguration_n_25;
  wire spiConfiguration_n_26;
  wire spiConfiguration_n_27;
  wire spiConfiguration_n_28;
  wire spiConfiguration_n_29;
  wire spiConfiguration_n_3;
  wire spiConfiguration_n_30;
  wire spiConfiguration_n_31;
  wire spiConfiguration_n_32;
  wire spiConfiguration_n_33;
  wire spiConfiguration_n_39;
  wire spiConfiguration_n_4;
  wire spiConfiguration_n_40;
  wire spiConfiguration_n_41;
  wire spiConfiguration_n_42;
  wire spiConfiguration_n_43;
  wire spiConfiguration_n_44;
  wire spiConfiguration_n_45;
  wire spiConfiguration_n_46;
  wire spiConfiguration_n_47;
  wire spiConfiguration_n_48;
  wire spiConfiguration_n_49;
  wire spiConfiguration_n_5;
  wire spiConfiguration_n_50;
  wire spiConfiguration_n_51;
  wire spiConfiguration_n_52;
  wire spiConfiguration_n_53;
  wire spiConfiguration_n_54;
  wire spiConfiguration_n_55;
  wire spiConfiguration_n_56;
  wire spiConfiguration_n_57;
  wire spiConfiguration_n_58;
  wire spiConfiguration_n_59;
  wire spiConfiguration_n_6;
  wire spiConfiguration_n_60;
  wire spiConfiguration_n_61;
  wire spiConfiguration_n_62;
  wire spiConfiguration_n_63;
  wire spiConfiguration_n_64;
  wire spiConfiguration_n_65;
  wire spiConfiguration_n_66;
  wire spiConfiguration_n_67;
  wire spiConfiguration_n_68;
  wire spiConfiguration_n_69;
  wire spiConfiguration_n_7;
  wire spiConfiguration_n_70;
  wire spiConfiguration_n_71;
  wire spiConfiguration_n_72;
  wire spiConfiguration_n_73;
  wire spiConfiguration_n_74;
  wire spiConfiguration_n_75;
  wire spiConfiguration_n_76;
  wire spiConfiguration_n_8;
  wire spiConfiguration_n_9;
  wire spiConfiguration_n_93;
  wire spiConfiguration_n_94;
  wire spiConfiguration_n_95;
  wire spiConfiguration_n_96;
  wire spiConfiguration_n_97;
  wire spiConfiguration_n_98;
  wire spiConfiguration_n_99;
  wire [0:0]\spiInputShiftRegister/ShiftReg_DN ;

  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [0]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [0]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [10]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [10]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [11]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [11]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [12]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [12]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [13]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [13]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [14]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [14]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [15]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [15]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [16]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [16]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [17]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [17]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [18]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [18]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [19]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [19]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [1]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [1]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [20]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [20]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [21]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [21]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [22]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [22]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [23]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [23]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [24]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [24]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [25]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [25]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [26]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [26]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [27]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [27]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [28]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [28]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [29]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [29]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [2]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [2]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [30]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [30]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [31]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [31]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][32] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [32]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [32]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][33] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [33]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [33]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][34] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [34]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [34]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][35] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [35]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [35]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][36] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [36]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [36]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][37] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [37]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [37]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][38] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [38]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [38]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [39]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [39]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [3]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [3]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [4]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [4]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [5]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [5]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [6]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [6]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [7]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [7]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [8]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [8]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] [9]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [9]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [0]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [0]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [10]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [10]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [11]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [11]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [12]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [12]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [13]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [13]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [14]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [14]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [15]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [15]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [16]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [16]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [17]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [17]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [18]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [18]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [19]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [19]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [1]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [1]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [20]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [20]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [21]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [21]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [22]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [22]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [23]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [23]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [24]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [24]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [25]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [25]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [26]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [26]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [27]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [27]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [28]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [28]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [29]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [29]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [2]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [2]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [30]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [30]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [31]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [31]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][32] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [32]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [32]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][33] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [33]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [33]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][34] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [34]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [34]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][35] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [35]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [35]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][36] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [36]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [36]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][37] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [37]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [37]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][38] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [38]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [38]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [39]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [39]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [3]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [3]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [4]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [4]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [5]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [5]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [6]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [6]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [7]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [7]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [8]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [8]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] [9]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [9]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [0]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [0]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [10]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [10]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [11]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [11]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [12]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [12]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [13]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [13]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [14]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [14]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [15]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [15]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [16]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [16]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [17]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [17]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [18]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [18]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [19]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [19]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [1]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [1]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [20]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [20]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [21]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [21]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [22]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [22]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [23]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [23]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [24]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [24]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [25]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [25]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [26]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [26]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [27]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [27]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [28]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [28]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [29]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [29]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [2]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [2]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [30]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [30]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [31]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [31]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][32] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [32]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [32]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][33] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [33]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [33]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][34] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [34]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [34]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][35] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [35]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [35]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][36] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [36]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [36]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][37] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [37]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [37]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][38] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [38]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [38]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][39] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [39]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [39]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [3]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [3]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [4]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [4]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [5]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [5]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [6]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [6]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [7]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [7]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [8]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [8]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_12),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] [9]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [9]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_3),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [0]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [0]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [10]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [10]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [11]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [11]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [12]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [12]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [13]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [13]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [14]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [14]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [15]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [15]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [16]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [16]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [17]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [17]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [18]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [18]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [19]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [19]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [1]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [1]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [20]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [20]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [21]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [21]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [22]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [22]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [23]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [23]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [24]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [24]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [25]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [25]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [26]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [26]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [27]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [27]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [28]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [28]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [29]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [29]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [2]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [2]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [30]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [30]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [31]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [31]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][32] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [32]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [32]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][33] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [33]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [33]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][34] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [34]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [34]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][35] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [35]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [35]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][36] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [36]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [36]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][37] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [37]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [37]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][38] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [38]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [38]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [39]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [39]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [3]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [3]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [4]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [4]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [5]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [5]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [6]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [6]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [7]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [7]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [8]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [8]));
  FDCE \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_11),
        .D(\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] [9]),
        .Q(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [9]));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [0]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][0] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [10]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][10] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [11]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][11] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [12]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][12] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [13]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][13] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [14]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][14] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [15]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][15] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [16]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][16] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [17]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][17] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [18]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][18] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [19]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][19] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [1]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][1] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [20]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][20] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [21]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][21] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [22]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][22] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [23]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][23] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [24]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][24] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [25]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][25] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [26]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][26] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [27]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][27] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [28]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][28] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [29]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][29] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [2]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][2] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [30]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][30] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [31]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][31] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][32] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [32]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][32] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][33] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [33]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][33] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][34] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [34]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][34] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][35] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [35]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][35] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][36] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [36]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][36] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][37] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [37]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][37] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][38] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [38]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][38] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [39]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][39] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [3]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][3] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [4]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][4] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [5]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][5] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [6]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][6] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [7]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][7] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [8]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][8] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0 [9]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][9] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [0]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][0] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [10]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][10] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [11]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][11] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [12]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][12] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [13]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][13] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [14]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][14] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [15]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][15] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [16]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][16] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [17]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][17] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [18]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][18] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [19]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][19] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [1]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][1] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [20]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][20] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [21]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][21] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [22]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][22] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [23]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][23] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [24]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][24] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [25]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][25] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [26]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][26] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [27]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][27] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [28]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][28] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [29]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][29] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [2]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][2] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [30]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][30] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [31]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][31] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][32] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [32]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][32] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][33] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [33]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][33] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][34] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [34]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][34] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][35] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [35]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][35] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][36] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [36]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][36] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][37] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [37]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][37] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][38] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [38]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][38] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [39]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][39] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [3]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][3] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [4]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][4] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [5]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][5] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [6]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][6] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [7]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][7] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [8]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][8] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0 [9]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][9] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [0]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][0] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [10]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][10] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [11]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][11] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [12]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][12] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [13]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][13] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [14]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][14] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [15]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][15] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [16]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][16] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [17]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][17] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [18]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][18] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [19]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][19] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [1]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][1] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [20]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][20] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [21]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][21] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [22]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][22] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [23]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][23] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [24]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][24] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [25]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][25] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [26]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][26] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [27]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][27] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [28]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][28] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [29]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][29] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [2]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][2] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [30]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][30] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [31]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][31] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][32] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [32]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][32] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][33] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [33]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][33] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][34] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [34]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][34] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][35] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [35]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][35] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][36] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [36]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][36] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][37] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [37]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][37] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][38] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [38]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][38] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [39]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][39] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [3]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][3] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [4]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][4] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [5]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][5] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [6]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][6] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [7]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][7] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [8]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][8] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0 [9]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][9] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [0]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][0] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [10]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][10] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [11]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][11] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [12]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][12] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [13]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][13] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [14]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][14] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [15]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][15] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [16]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][16] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [17]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][17] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [18]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][18] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [19]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][19] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [1]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][1] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [20]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][20] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [21]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][21] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [22]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][22] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [23]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][23] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [24]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][24] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [25]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][25] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [26]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][26] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [27]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][27] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [28]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][28] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [29]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][29] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [2]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][2] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [30]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][30] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [31]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][31] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][32] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [32]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][32] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][33] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [33]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][33] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][34] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [34]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][34] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][35] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [35]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][35] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][36] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [36]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][36] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][37] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [37]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][37] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][38] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [38]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][38] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [39]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][39] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [3]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][3] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [4]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][4] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [5]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][5] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [6]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][6] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [7]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][7] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [8]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][8] ));
  FDCE \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_14),
        .D(\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0 [9]),
        .Q(\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][9] ));
  FDCE \DVSAERConfigReg2_D_reg[AckDelayColumn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigReg_D_reg[AckDelayColumn_D] [0]),
        .Q(\DVSAERConfigReg2_D_reg[AckDelayColumn_D_n_0_][0] ));
  FDCE \DVSAERConfigReg2_D_reg[AckDelayColumn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigReg_D_reg[AckDelayColumn_D] [1]),
        .Q(\DVSAERConfigReg2_D_reg[AckDelayColumn_D_n_0_][1] ));
  FDCE \DVSAERConfigReg2_D_reg[AckDelayColumn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigReg_D_reg[AckDelayColumn_D] [2]),
        .Q(\DVSAERConfigReg2_D_reg[AckDelayColumn_D_n_0_][2] ));
  FDCE \DVSAERConfigReg2_D_reg[AckDelayColumn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigReg_D_reg[AckDelayColumn_D] [3]),
        .Q(\DVSAERConfigReg2_D_reg[AckDelayColumn_D_n_0_][3] ));
  FDCE \DVSAERConfigReg2_D_reg[AckDelayRow_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigReg_D_reg[AckDelayRow_D] [0]),
        .Q(\DVSAERConfigReg2_D_reg[AckDelayRow_D_n_0_][0] ));
  FDCE \DVSAERConfigReg2_D_reg[AckDelayRow_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigReg_D_reg[AckDelayRow_D] [1]),
        .Q(\DVSAERConfigReg2_D_reg[AckDelayRow_D_n_0_][1] ));
  FDPE \DVSAERConfigReg2_D_reg[AckDelayRow_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[AckDelayRow_D] [2]),
        .PRE(logiecResetSync_n_7),
        .Q(\DVSAERConfigReg2_D_reg[AckDelayRow_D_n_0_][2] ));
  FDCE \DVSAERConfigReg2_D_reg[AckDelayRow_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigReg_D_reg[AckDelayRow_D] [3]),
        .Q(\DVSAERConfigReg2_D_reg[AckDelayRow_D_n_0_][3] ));
  FDCE \DVSAERConfigReg2_D_reg[AckExtensionColumn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigReg_D_reg[AckExtensionColumn_D] [0]),
        .Q(\DVSAERConfigReg2_D_reg[AckExtensionColumn_D_n_0_][0] ));
  FDCE \DVSAERConfigReg2_D_reg[AckExtensionColumn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigReg_D_reg[AckExtensionColumn_D] [1]),
        .Q(\DVSAERConfigReg2_D_reg[AckExtensionColumn_D_n_0_][1] ));
  FDCE \DVSAERConfigReg2_D_reg[AckExtensionColumn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigReg_D_reg[AckExtensionColumn_D] [2]),
        .Q(\DVSAERConfigReg2_D_reg[AckExtensionColumn_D_n_0_][2] ));
  FDCE \DVSAERConfigReg2_D_reg[AckExtensionColumn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigReg_D_reg[AckExtensionColumn_D] [3]),
        .Q(\DVSAERConfigReg2_D_reg[AckExtensionColumn_D_n_0_][3] ));
  FDPE \DVSAERConfigReg2_D_reg[AckExtensionRow_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[AckExtensionRow_D] [0]),
        .PRE(logiecResetSync_n_7),
        .Q(\DVSAERConfigReg2_D_reg[AckExtensionRow_D_n_0_][0] ));
  FDCE \DVSAERConfigReg2_D_reg[AckExtensionRow_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigReg_D_reg[AckExtensionRow_D] [1]),
        .Q(\DVSAERConfigReg2_D_reg[AckExtensionRow_D_n_0_][1] ));
  FDCE \DVSAERConfigReg2_D_reg[AckExtensionRow_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigReg_D_reg[AckExtensionRow_D] [2]),
        .Q(\DVSAERConfigReg2_D_reg[AckExtensionRow_D_n_0_][2] ));
  FDCE \DVSAERConfigReg2_D_reg[AckExtensionRow_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigReg_D_reg[AckExtensionRow_D] [3]),
        .Q(\DVSAERConfigReg2_D_reg[AckExtensionRow_D_n_0_][3] ));
  FDCE \DVSAERConfigReg2_D_reg[ExternalAERControl_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigReg_D_reg[ExternalAERControl_S]__0 ),
        .Q(\DVSAERConfigReg2_D_reg[ExternalAERControl_S_n_0_] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel0Column_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel0Column_D] [0]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][0] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel0Column_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel0Column_D] [1]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][1] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel0Column_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel0Column_D] [2]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][2] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel0Column_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel0Column_D] [3]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][3] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel0Column_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel0Column_D] [4]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][4] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel0Column_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel0Column_D] [5]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][5] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel0Column_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel0Column_D] [6]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][6] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel0Column_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel0Column_D] [7]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][7] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel0Column_D] [8]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][8] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel0Row_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel0Row_D] [0]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][0] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel0Row_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel0Row_D] [1]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][1] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel0Row_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel0Row_D] [2]),
        .PRE(logiecResetSync_n_35),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][2] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel0Row_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel0Row_D] [3]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][3] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel0Row_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel0Row_D] [4]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][4] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel0Row_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel0Row_D] [5]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][5] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel0Row_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel0Row_D] [6]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][6] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel0Row_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel0Row_D] [7]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][7] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel0Row_D] [8]),
        .PRE(logiecResetSync_n_35),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][8] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel1Column_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel1Column_D] [0]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][0] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel1Column_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel1Column_D] [1]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][1] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel1Column_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel1Column_D] [2]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][2] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel1Column_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel1Column_D] [3]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][3] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel1Column_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel1Column_D] [4]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][4] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel1Column_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel1Column_D] [5]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][5] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel1Column_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel1Column_D] [6]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][6] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel1Column_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel1Column_D] [7]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][7] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel1Column_D] [8]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][8] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel1Row_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel1Row_D] [0]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][0] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel1Row_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel1Row_D] [1]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][1] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel1Row_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel1Row_D] [2]),
        .PRE(logiecResetSync_n_35),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][2] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel1Row_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel1Row_D] [3]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][3] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel1Row_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel1Row_D] [4]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][4] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel1Row_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel1Row_D] [5]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][5] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel1Row_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel1Row_D] [6]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][6] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel1Row_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel1Row_D] [7]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][7] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel1Row_D] [8]),
        .PRE(logiecResetSync_n_35),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][8] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel2Column_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel2Column_D] [0]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][0] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel2Column_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel2Column_D] [1]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][1] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel2Column_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel2Column_D] [2]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][2] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel2Column_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel2Column_D] [3]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][3] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel2Column_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel2Column_D] [4]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][4] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel2Column_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel2Column_D] [5]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][5] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel2Column_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel2Column_D] [6]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][6] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel2Column_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel2Column_D] [7]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][7] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel2Column_D] [8]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][8] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel2Row_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel2Row_D] [0]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][0] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel2Row_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel2Row_D] [1]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][1] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel2Row_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel2Row_D] [2]),
        .PRE(logiecResetSync_n_35),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][2] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel2Row_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel2Row_D] [3]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][3] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel2Row_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel2Row_D] [4]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][4] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel2Row_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel2Row_D] [5]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][5] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel2Row_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel2Row_D] [6]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][6] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel2Row_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel2Row_D] [7]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][7] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel2Row_D] [8]),
        .PRE(logiecResetSync_n_35),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][8] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel3Column_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel3Column_D] [0]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][0] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel3Column_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel3Column_D] [1]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][1] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel3Column_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel3Column_D] [2]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][2] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel3Column_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel3Column_D] [3]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][3] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel3Column_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel3Column_D] [4]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][4] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel3Column_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel3Column_D] [5]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][5] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel3Column_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel3Column_D] [6]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][6] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel3Column_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel3Column_D] [7]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][7] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel3Column_D] [8]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][8] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel3Row_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel3Row_D] [0]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][0] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel3Row_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel3Row_D] [1]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][1] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel3Row_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel3Row_D] [2]),
        .PRE(logiecResetSync_n_35),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][2] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel3Row_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel3Row_D] [3]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][3] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel3Row_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel3Row_D] [4]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][4] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel3Row_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel3Row_D] [5]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][5] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel3Row_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel3Row_D] [6]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][6] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel3Row_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel3Row_D] [7]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][7] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel3Row_D] [8]),
        .PRE(logiecResetSync_n_35),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][8] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel4Column_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel4Column_D] [0]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][0] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel4Column_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel4Column_D] [1]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][1] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel4Column_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel4Column_D] [2]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][2] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel4Column_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel4Column_D] [3]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][3] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel4Column_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel4Column_D] [4]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][4] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel4Column_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel4Column_D] [5]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][5] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel4Column_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel4Column_D] [6]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][6] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel4Column_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel4Column_D] [7]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][7] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel4Column_D] [8]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][8] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel4Row_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel4Row_D] [0]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][0] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel4Row_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel4Row_D] [1]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][1] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel4Row_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel4Row_D] [2]),
        .PRE(logiecResetSync_n_35),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][2] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel4Row_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel4Row_D] [3]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][3] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel4Row_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel4Row_D] [4]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][4] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel4Row_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel4Row_D] [5]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][5] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel4Row_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel4Row_D] [6]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][6] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel4Row_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel4Row_D] [7]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][7] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel4Row_D] [8]),
        .PRE(logiecResetSync_n_35),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][8] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel5Column_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel5Column_D] [0]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][0] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel5Column_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel5Column_D] [1]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][1] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel5Column_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel5Column_D] [2]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][2] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel5Column_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel5Column_D] [3]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][3] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel5Column_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel5Column_D] [4]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][4] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel5Column_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel5Column_D] [5]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][5] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel5Column_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel5Column_D] [6]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][6] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel5Column_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel5Column_D] [7]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][7] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel5Column_D] [8]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][8] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel5Row_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel5Row_D] [0]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][0] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel5Row_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel5Row_D] [1]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][1] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel5Row_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel5Row_D] [2]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][2] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel5Row_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel5Row_D] [3]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][3] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel5Row_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel5Row_D] [4]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][4] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel5Row_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel5Row_D] [5]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][5] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel5Row_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel5Row_D] [6]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][6] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel5Row_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel5Row_D] [7]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][7] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel5Row_D] [8]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][8] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel6Column_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_37),
        .D(\DVSAERConfigReg_D_reg[FilterPixel6Column_D] [0]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][0] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel6Column_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel6Column_D] [1]),
        .PRE(logiecResetSync_n_37),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][1] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel6Column_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_37),
        .D(\DVSAERConfigReg_D_reg[FilterPixel6Column_D] [2]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][2] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel6Column_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel6Column_D] [3]),
        .PRE(logiecResetSync_n_37),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][3] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel6Column_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel6Column_D] [4]),
        .PRE(logiecResetSync_n_37),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][4] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel6Column_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_37),
        .D(\DVSAERConfigReg_D_reg[FilterPixel6Column_D] [5]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][5] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel6Column_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel6Column_D] [6]),
        .PRE(logiecResetSync_n_37),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][6] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel6Column_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_37),
        .D(\DVSAERConfigReg_D_reg[FilterPixel6Column_D] [7]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][7] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel6Column_D] [8]),
        .PRE(logiecResetSync_n_37),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][8] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel6Row_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel6Row_D] [0]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][0] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel6Row_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel6Row_D] [1]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][1] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel6Row_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel6Row_D] [2]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][2] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel6Row_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel6Row_D] [3]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][3] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel6Row_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel6Row_D] [4]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][4] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel6Row_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel6Row_D] [5]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][5] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel6Row_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel6Row_D] [6]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][6] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel6Row_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_36),
        .D(\DVSAERConfigReg_D_reg[FilterPixel6Row_D] [7]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][7] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel6Row_D] [8]),
        .PRE(logiecResetSync_n_36),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][8] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel7Column_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_37),
        .D(\DVSAERConfigReg_D_reg[FilterPixel7Column_D] [0]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][0] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel7Column_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel7Column_D] [1]),
        .PRE(logiecResetSync_n_37),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][1] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel7Column_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_37),
        .D(\DVSAERConfigReg_D_reg[FilterPixel7Column_D] [2]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][2] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel7Column_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel7Column_D] [3]),
        .PRE(logiecResetSync_n_37),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][3] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel7Column_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel7Column_D] [4]),
        .PRE(logiecResetSync_n_37),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][4] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel7Column_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_37),
        .D(\DVSAERConfigReg_D_reg[FilterPixel7Column_D] [5]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][5] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel7Column_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel7Column_D] [6]),
        .PRE(logiecResetSync_n_37),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][6] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel7Column_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_37),
        .D(\DVSAERConfigReg_D_reg[FilterPixel7Column_D] [7]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][7] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel7Column_D] [8]),
        .PRE(logiecResetSync_n_37),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][8] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel7Row_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel7Row_D] [0]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][0] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel7Row_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel7Row_D] [1]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][1] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel7Row_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel7Row_D] [2]),
        .PRE(logiecResetSync_n_35),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][2] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel7Row_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel7Row_D] [3]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][3] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel7Row_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel7Row_D] [4]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][4] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel7Row_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel7Row_D] [5]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][5] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel7Row_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel7Row_D] [6]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][6] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterPixel7Row_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_35),
        .D(\DVSAERConfigReg_D_reg[FilterPixel7Row_D] [7]),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][7] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterPixel7Row_D] [8]),
        .PRE(logiecResetSync_n_35),
        .Q(\DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][8] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D] [0]),
        .PRE(logiecResetSync_n_6),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][0] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D] [1]),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][1] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D] [2]),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][2] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D] [3]),
        .PRE(logiecResetSync_n_6),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][3] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D] [4]),
        .PRE(logiecResetSync_n_6),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][4] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D] [5]),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][5] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D] [6]),
        .PRE(logiecResetSync_n_6),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][6] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D] [7]),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][7] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D] [8]),
        .PRE(logiecResetSync_n_6),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][8] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterROIEndRow_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterROIEndRow_D] [0]),
        .PRE(logiecResetSync_n_6),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][0] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterROIEndRow_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterROIEndRow_D] [1]),
        .PRE(logiecResetSync_n_6),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][1] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterROIEndRow_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigReg_D_reg[FilterROIEndRow_D] [2]),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][2] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterROIEndRow_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigReg_D_reg[FilterROIEndRow_D] [3]),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][3] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterROIEndRow_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigReg_D_reg[FilterROIEndRow_D] [4]),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][4] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterROIEndRow_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigReg_D_reg[FilterROIEndRow_D] [5]),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][5] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterROIEndRow_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigReg_D_reg[FilterROIEndRow_D] [6]),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][6] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterROIEndRow_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigReg_D_reg[FilterROIEndRow_D] [7]),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][7] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterROIEndRow_D] [8]),
        .PRE(logiecResetSync_n_6),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][8] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D] [0]),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][0] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D] [1]),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][1] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D] [2]),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][2] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D] [3]),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][3] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D] [4]),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][4] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D] [5]),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][5] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D] [6]),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][6] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D] [7]),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][7] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D] [8]),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][8] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterROIStartRow_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigReg_D_reg[FilterROIStartRow_D] [0]),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][0] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterROIStartRow_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigReg_D_reg[FilterROIStartRow_D] [1]),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][1] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterROIStartRow_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigReg_D_reg[FilterROIStartRow_D] [2]),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][2] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterROIStartRow_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigReg_D_reg[FilterROIStartRow_D] [3]),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][3] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterROIStartRow_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigReg_D_reg[FilterROIStartRow_D] [4]),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][4] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterROIStartRow_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigReg_D_reg[FilterROIStartRow_D] [5]),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][5] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterROIStartRow_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigReg_D_reg[FilterROIStartRow_D] [6]),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][6] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterROIStartRow_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigReg_D_reg[FilterROIStartRow_D] [7]),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][7] ));
  FDCE \DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_6),
        .D(\DVSAERConfigReg_D_reg[FilterROIStartRow_D] [8]),
        .Q(\DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][8] ));
  FDPE \DVSAERConfigReg2_D_reg[FilterRowOnlyEvents_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfigReg_D_reg[FilterRowOnlyEvents_S]__0 ),
        .PRE(logiecResetSync_n_4),
        .Q(\DVSAERConfigReg2_D_reg[FilterRowOnlyEvents_S_n_0_] ));
  FDCE \DVSAERConfigReg2_D_reg[Run_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigReg_D_reg[Run_S]__0 ),
        .Q(\DVSAERConfigReg2_D_reg[Run_S_n_0_] ));
  FDCE \DVSAERConfigReg2_D_reg[WaitOnTransferStall_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\DVSAERConfigReg_D_reg[WaitOnTransferStall_S]__0 ),
        .Q(\DVSAERConfigReg2_D_reg[WaitOnTransferStall_S_n_0_] ));
  FDCE \DVSAERConfigReg_D_reg[AckDelayColumn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[AckDelayColumn_D] [0]),
        .Q(\DVSAERConfigReg_D_reg[AckDelayColumn_D] [0]));
  FDCE \DVSAERConfigReg_D_reg[AckDelayColumn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[AckDelayColumn_D] [1]),
        .Q(\DVSAERConfigReg_D_reg[AckDelayColumn_D] [1]));
  FDCE \DVSAERConfigReg_D_reg[AckDelayColumn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[AckDelayColumn_D] [2]),
        .Q(\DVSAERConfigReg_D_reg[AckDelayColumn_D] [2]));
  FDCE \DVSAERConfigReg_D_reg[AckDelayColumn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[AckDelayColumn_D] [3]),
        .Q(\DVSAERConfigReg_D_reg[AckDelayColumn_D] [3]));
  FDCE \DVSAERConfigReg_D_reg[AckDelayRow_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[AckDelayRow_D] [0]),
        .Q(\DVSAERConfigReg_D_reg[AckDelayRow_D] [0]));
  FDCE \DVSAERConfigReg_D_reg[AckDelayRow_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[AckDelayRow_D] [1]),
        .Q(\DVSAERConfigReg_D_reg[AckDelayRow_D] [1]));
  FDPE \DVSAERConfigReg_D_reg[AckDelayRow_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[AckDelayRow_D] [2]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[AckDelayRow_D] [2]));
  FDCE \DVSAERConfigReg_D_reg[AckDelayRow_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[AckDelayRow_D] [3]),
        .Q(\DVSAERConfigReg_D_reg[AckDelayRow_D] [3]));
  FDCE \DVSAERConfigReg_D_reg[AckExtensionColumn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[AckExtensionColumn_D] [0]),
        .Q(\DVSAERConfigReg_D_reg[AckExtensionColumn_D] [0]));
  FDCE \DVSAERConfigReg_D_reg[AckExtensionColumn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[AckExtensionColumn_D] [1]),
        .Q(\DVSAERConfigReg_D_reg[AckExtensionColumn_D] [1]));
  FDCE \DVSAERConfigReg_D_reg[AckExtensionColumn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[AckExtensionColumn_D] [2]),
        .Q(\DVSAERConfigReg_D_reg[AckExtensionColumn_D] [2]));
  FDCE \DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[AckExtensionColumn_D] [3]),
        .Q(\DVSAERConfigReg_D_reg[AckExtensionColumn_D] [3]));
  FDPE \DVSAERConfigReg_D_reg[AckExtensionRow_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[AckExtensionRow_D] [0]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[AckExtensionRow_D] [0]));
  FDCE \DVSAERConfigReg_D_reg[AckExtensionRow_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[AckExtensionRow_D] [1]),
        .Q(\DVSAERConfigReg_D_reg[AckExtensionRow_D] [1]));
  FDCE \DVSAERConfigReg_D_reg[AckExtensionRow_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[AckExtensionRow_D] [2]),
        .Q(\DVSAERConfigReg_D_reg[AckExtensionRow_D] [2]));
  FDCE \DVSAERConfigReg_D_reg[AckExtensionRow_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[AckExtensionRow_D] [3]),
        .Q(\DVSAERConfigReg_D_reg[AckExtensionRow_D] [3]));
  FDCE \DVSAERConfigReg_D_reg[ExternalAERControl_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[ExternalAERControl_S] ),
        .Q(\DVSAERConfigReg_D_reg[ExternalAERControl_S]__0 ));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel0Column_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel0Column_D] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Column_D] [0]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel0Column_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel0Column_D] [1]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Column_D] [1]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel0Column_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel0Column_D] [2]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Column_D] [2]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel0Column_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel0Column_D] [3]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Column_D] [3]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel0Column_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel0Column_D] [4]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Column_D] [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel0Column_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel0Column_D] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Column_D] [5]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel0Column_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel0Column_D] [6]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Column_D] [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel0Column_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel0Column_D] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Column_D] [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel0Column_D] [8]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Column_D] [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel0Row_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel0Row_D] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Row_D] [0]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel0Row_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel0Row_D] [1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Row_D] [1]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel0Row_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel0Row_D] [2]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Row_D] [2]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel0Row_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel0Row_D] [3]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Row_D] [3]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel0Row_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel0Row_D] [4]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Row_D] [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel0Row_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel0Row_D] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Row_D] [5]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel0Row_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel0Row_D] [6]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Row_D] [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel0Row_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel0Row_D] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Row_D] [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel0Row_D] [8]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel0Row_D] [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel1Column_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel1Column_D] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Column_D] [0]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel1Column_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel1Column_D] [1]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Column_D] [1]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel1Column_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel1Column_D] [2]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Column_D] [2]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel1Column_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel1Column_D] [3]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Column_D] [3]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel1Column_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel1Column_D] [4]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Column_D] [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel1Column_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel1Column_D] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Column_D] [5]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel1Column_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel1Column_D] [6]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Column_D] [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel1Column_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel1Column_D] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Column_D] [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel1Column_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel1Column_D] [8]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Column_D] [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel1Row_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel1Row_D] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Row_D] [0]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel1Row_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel1Row_D] [1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Row_D] [1]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel1Row_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel1Row_D] [2]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Row_D] [2]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel1Row_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel1Row_D] [3]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Row_D] [3]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel1Row_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel1Row_D] [4]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Row_D] [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel1Row_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel1Row_D] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Row_D] [5]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel1Row_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel1Row_D] [6]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Row_D] [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel1Row_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel1Row_D] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Row_D] [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel1Row_D] [8]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel1Row_D] [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel2Column_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel2Column_D] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Column_D] [0]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel2Column_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel2Column_D] [1]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Column_D] [1]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel2Column_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel2Column_D] [2]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Column_D] [2]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel2Column_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel2Column_D] [3]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Column_D] [3]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel2Column_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel2Column_D] [4]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Column_D] [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel2Column_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel2Column_D] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Column_D] [5]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel2Column_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel2Column_D] [6]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Column_D] [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel2Column_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel2Column_D] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Column_D] [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel2Column_D] [8]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Column_D] [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel2Row_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel2Row_D] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Row_D] [0]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel2Row_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel2Row_D] [1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Row_D] [1]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel2Row_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel2Row_D] [2]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Row_D] [2]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel2Row_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel2Row_D] [3]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Row_D] [3]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel2Row_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel2Row_D] [4]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Row_D] [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel2Row_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel2Row_D] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Row_D] [5]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel2Row_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel2Row_D] [6]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Row_D] [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel2Row_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel2Row_D] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Row_D] [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel2Row_D] [8]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel2Row_D] [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel3Column_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel3Column_D] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Column_D] [0]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel3Column_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel3Column_D] [1]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Column_D] [1]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel3Column_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel3Column_D] [2]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Column_D] [2]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel3Column_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel3Column_D] [3]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Column_D] [3]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel3Column_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel3Column_D] [4]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Column_D] [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel3Column_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel3Column_D] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Column_D] [5]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel3Column_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel3Column_D] [6]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Column_D] [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel3Column_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel3Column_D] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Column_D] [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel3Column_D] [8]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Column_D] [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel3Row_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel3Row_D] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Row_D] [0]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel3Row_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel3Row_D] [1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Row_D] [1]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel3Row_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel3Row_D] [2]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Row_D] [2]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel3Row_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel3Row_D] [3]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Row_D] [3]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel3Row_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel3Row_D] [4]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Row_D] [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel3Row_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel3Row_D] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Row_D] [5]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel3Row_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel3Row_D] [6]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Row_D] [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel3Row_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel3Row_D] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Row_D] [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel3Row_D] [8]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel3Row_D] [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel4Column_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel4Column_D] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Column_D] [0]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel4Column_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel4Column_D] [1]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Column_D] [1]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel4Column_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel4Column_D] [2]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Column_D] [2]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel4Column_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel4Column_D] [3]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Column_D] [3]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel4Column_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel4Column_D] [4]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Column_D] [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel4Column_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel4Column_D] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Column_D] [5]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel4Column_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel4Column_D] [6]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Column_D] [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel4Column_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel4Column_D] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Column_D] [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel4Column_D] [8]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Column_D] [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel4Row_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel4Row_D] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Row_D] [0]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel4Row_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel4Row_D] [1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Row_D] [1]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel4Row_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel4Row_D] [2]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Row_D] [2]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel4Row_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel4Row_D] [3]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Row_D] [3]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel4Row_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel4Row_D] [4]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Row_D] [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel4Row_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel4Row_D] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Row_D] [5]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel4Row_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel4Row_D] [6]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Row_D] [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel4Row_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel4Row_D] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Row_D] [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel4Row_D] [8]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel4Row_D] [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel5Column_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_18),
        .D(\DVSAERConfig_D[FilterPixel5Column_D] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Column_D] [0]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel5Column_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel5Column_D] [1]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Column_D] [1]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel5Column_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel5Column_D] [2]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Column_D] [2]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel5Column_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel5Column_D] [3]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Column_D] [3]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel5Column_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel5Column_D] [4]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Column_D] [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel5Column_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel5Column_D] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Column_D] [5]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel5Column_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel5Column_D] [6]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Column_D] [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel5Column_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel5Column_D] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Column_D] [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel5Column_D] [8]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Column_D] [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel5Row_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_17),
        .D(\DVSAERConfig_D[FilterPixel5Row_D] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Row_D] [0]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel5Row_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel5Row_D] [1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Row_D] [1]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel5Row_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel5Row_D] [2]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Row_D] [2]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel5Row_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel5Row_D] [3]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Row_D] [3]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel5Row_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel5Row_D] [4]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Row_D] [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel5Row_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel5Row_D] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Row_D] [5]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel5Row_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel5Row_D] [6]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Row_D] [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel5Row_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[FilterPixel5Row_D] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Row_D] [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel5Row_D] [8]),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel5Row_D] [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel6Column_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_18),
        .D(\DVSAERConfig_D[FilterPixel6Column_D] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Column_D] [0]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel6Column_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel6Column_D] [1]),
        .PRE(logiecResetSync_n_18),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Column_D] [1]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel6Column_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_18),
        .D(\DVSAERConfig_D[FilterPixel6Column_D] [2]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Column_D] [2]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel6Column_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel6Column_D] [3]),
        .PRE(logiecResetSync_n_18),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Column_D] [3]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel6Column_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel6Column_D] [4]),
        .PRE(logiecResetSync_n_18),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Column_D] [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel6Column_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_18),
        .D(\DVSAERConfig_D[FilterPixel6Column_D] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Column_D] [5]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel6Column_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel6Column_D] [6]),
        .PRE(logiecResetSync_n_18),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Column_D] [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel6Column_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_18),
        .D(\DVSAERConfig_D[FilterPixel6Column_D] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Column_D] [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel6Column_D] [8]),
        .PRE(logiecResetSync_n_18),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Column_D] [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel6Row_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_17),
        .D(\DVSAERConfig_D[FilterPixel6Row_D] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Row_D] [0]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel6Row_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_17),
        .D(\DVSAERConfig_D[FilterPixel6Row_D] [1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Row_D] [1]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel6Row_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel6Row_D] [2]),
        .PRE(logiecResetSync_n_17),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Row_D] [2]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel6Row_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_17),
        .D(\DVSAERConfig_D[FilterPixel6Row_D] [3]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Row_D] [3]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel6Row_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_17),
        .D(\DVSAERConfig_D[FilterPixel6Row_D] [4]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Row_D] [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel6Row_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_17),
        .D(\DVSAERConfig_D[FilterPixel6Row_D] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Row_D] [5]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel6Row_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_17),
        .D(\DVSAERConfig_D[FilterPixel6Row_D] [6]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Row_D] [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel6Row_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_17),
        .D(\DVSAERConfig_D[FilterPixel6Row_D] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Row_D] [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel6Row_D] [8]),
        .PRE(logiecResetSync_n_17),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel6Row_D] [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel7Column_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_18),
        .D(\DVSAERConfig_D[FilterPixel7Column_D] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Column_D] [0]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel7Column_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel7Column_D] [1]),
        .PRE(logiecResetSync_n_18),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Column_D] [1]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel7Column_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_18),
        .D(\DVSAERConfig_D[FilterPixel7Column_D] [2]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Column_D] [2]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel7Column_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel7Column_D] [3]),
        .PRE(logiecResetSync_n_18),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Column_D] [3]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel7Column_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel7Column_D] [4]),
        .PRE(logiecResetSync_n_18),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Column_D] [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel7Column_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_18),
        .D(\DVSAERConfig_D[FilterPixel7Column_D] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Column_D] [5]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel7Column_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel7Column_D] [6]),
        .PRE(logiecResetSync_n_18),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Column_D] [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel7Column_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_18),
        .D(\DVSAERConfig_D[FilterPixel7Column_D] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Column_D] [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel7Column_D] [8]),
        .PRE(logiecResetSync_n_18),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Column_D] [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel7Row_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_17),
        .D(\DVSAERConfig_D[FilterPixel7Row_D] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Row_D] [0]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel7Row_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_17),
        .D(\DVSAERConfig_D[FilterPixel7Row_D] [1]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Row_D] [1]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel7Row_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel7Row_D] [2]),
        .PRE(logiecResetSync_n_17),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Row_D] [2]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel7Row_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_17),
        .D(\DVSAERConfig_D[FilterPixel7Row_D] [3]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Row_D] [3]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel7Row_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_17),
        .D(\DVSAERConfig_D[FilterPixel7Row_D] [4]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Row_D] [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel7Row_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_17),
        .D(\DVSAERConfig_D[FilterPixel7Row_D] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Row_D] [5]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel7Row_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_17),
        .D(\DVSAERConfig_D[FilterPixel7Row_D] [6]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Row_D] [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterPixel7Row_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_17),
        .D(\DVSAERConfig_D[FilterPixel7Row_D] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Row_D] [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterPixel7Row_D] [8]),
        .PRE(logiecResetSync_n_17),
        .Q(\DVSAERConfigReg_D_reg[FilterPixel7Row_D] [8]));
  FDPE \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterROIEndColumn_D] [0]),
        .PRE(logiecResetSync_n_17),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D] [0]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_17),
        .D(\DVSAERConfig_D[FilterROIEndColumn_D] [1]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D] [1]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_17),
        .D(\DVSAERConfig_D[FilterROIEndColumn_D] [2]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D] [2]));
  FDPE \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterROIEndColumn_D] [3]),
        .PRE(logiecResetSync_n_17),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D] [3]));
  FDPE \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterROIEndColumn_D] [4]),
        .PRE(logiecResetSync_n_17),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D] [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_17),
        .D(\DVSAERConfig_D[FilterROIEndColumn_D] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D] [5]));
  FDPE \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterROIEndColumn_D] [6]),
        .PRE(logiecResetSync_n_17),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D] [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_17),
        .D(\DVSAERConfig_D[FilterROIEndColumn_D] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D] [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterROIEndColumn_D] [8]),
        .PRE(logiecResetSync_n_17),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndColumn_D] [8]));
  FDPE \DVSAERConfigReg_D_reg[FilterROIEndRow_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterROIEndRow_D] [0]),
        .PRE(logiecResetSync_n_18),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndRow_D] [0]));
  FDPE \DVSAERConfigReg_D_reg[FilterROIEndRow_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterROIEndRow_D] [1]),
        .PRE(logiecResetSync_n_18),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndRow_D] [1]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIEndRow_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_18),
        .D(\DVSAERConfig_D[FilterROIEndRow_D] [2]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndRow_D] [2]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIEndRow_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_18),
        .D(\DVSAERConfig_D[FilterROIEndRow_D] [3]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndRow_D] [3]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIEndRow_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_18),
        .D(\DVSAERConfig_D[FilterROIEndRow_D] [4]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndRow_D] [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIEndRow_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_18),
        .D(\DVSAERConfig_D[FilterROIEndRow_D] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndRow_D] [5]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIEndRow_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_18),
        .D(\DVSAERConfig_D[FilterROIEndRow_D] [6]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndRow_D] [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIEndRow_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_18),
        .D(\DVSAERConfig_D[FilterROIEndRow_D] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndRow_D] [7]));
  FDPE \DVSAERConfigReg_D_reg[FilterROIEndRow_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterROIEndRow_D] [8]),
        .PRE(logiecResetSync_n_18),
        .Q(\DVSAERConfigReg_D_reg[FilterROIEndRow_D] [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartColumn_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_17),
        .D(\DVSAERConfig_D[FilterROIStartColumn_D] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D] [0]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartColumn_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_17),
        .D(\DVSAERConfig_D[FilterROIStartColumn_D] [1]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D] [1]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartColumn_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_17),
        .D(\DVSAERConfig_D[FilterROIStartColumn_D] [2]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D] [2]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartColumn_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_17),
        .D(\DVSAERConfig_D[FilterROIStartColumn_D] [3]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D] [3]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartColumn_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_17),
        .D(\DVSAERConfig_D[FilterROIStartColumn_D] [4]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D] [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartColumn_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_17),
        .D(\DVSAERConfig_D[FilterROIStartColumn_D] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D] [5]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartColumn_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_17),
        .D(\DVSAERConfig_D[FilterROIStartColumn_D] [6]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D] [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartColumn_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_17),
        .D(\DVSAERConfig_D[FilterROIStartColumn_D] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D] [7]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_17),
        .D(\DVSAERConfig_D[FilterROIStartColumn_D] [8]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartColumn_D] [8]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartRow_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_18),
        .D(\DVSAERConfig_D[FilterROIStartRow_D] [0]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartRow_D] [0]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartRow_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_18),
        .D(\DVSAERConfig_D[FilterROIStartRow_D] [1]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartRow_D] [1]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartRow_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_18),
        .D(\DVSAERConfig_D[FilterROIStartRow_D] [2]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartRow_D] [2]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartRow_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_18),
        .D(\DVSAERConfig_D[FilterROIStartRow_D] [3]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartRow_D] [3]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartRow_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_18),
        .D(\DVSAERConfig_D[FilterROIStartRow_D] [4]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartRow_D] [4]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartRow_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_18),
        .D(\DVSAERConfig_D[FilterROIStartRow_D] [5]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartRow_D] [5]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartRow_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_18),
        .D(\DVSAERConfig_D[FilterROIStartRow_D] [6]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartRow_D] [6]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartRow_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_18),
        .D(\DVSAERConfig_D[FilterROIStartRow_D] [7]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartRow_D] [7]));
  FDCE \DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_18),
        .D(\DVSAERConfig_D[FilterROIStartRow_D] [8]),
        .Q(\DVSAERConfigReg_D_reg[FilterROIStartRow_D] [8]));
  FDPE \DVSAERConfigReg_D_reg[FilterRowOnlyEvents_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .D(\DVSAERConfig_D[FilterRowOnlyEvents_S] ),
        .PRE(logiecResetSync_n_16),
        .Q(\DVSAERConfigReg_D_reg[FilterRowOnlyEvents_S]__0 ));
  FDCE \DVSAERConfigReg_D_reg[Run_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[Run_S] ),
        .Q(\DVSAERConfigReg_D_reg[Run_S]__0 ));
  FDCE \DVSAERConfigReg_D_reg[WaitOnTransferStall_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_16),
        .D(\DVSAERConfig_D[WaitOnTransferStall_S] ),
        .Q(\DVSAERConfigReg_D_reg[WaitOnTransferStall_S]__0 ));
  LUT3 #(
    .INIT(8'h02)) 
    In1Timestamp_S
       (.I0(DVSAERFifoDataOut_D[12]),
        .I1(DVSAERFifoDataOut_D[14]),
        .I2(DVSAERFifoDataOut_D[13]),
        .O(In1Timestamp_S__0));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [0]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [10]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [10]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [11]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [11]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [12]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [12]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [13]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [13]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [14]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [14]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [15]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [15]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [16]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [16]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [17]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [17]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [18]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [18]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [19]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [19]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [1]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [20]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [20]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [21]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [21]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [22]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [22]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [23]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [23]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [24]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [24]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [25]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [25]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [26]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [26]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [27]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [27]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [28]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [28]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [29]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [29]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [2]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [30]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [30]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [31]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [31]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][32] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [32]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [32]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][33] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [33]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [33]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][34] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [34]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [34]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][35] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [35]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [35]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][36] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [36]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [36]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][37] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [37]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [37]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][38] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [38]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [38]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][39] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [39]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [39]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [3]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [4]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [4]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [5]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [5]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [6]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [6]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [7]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [7]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [8]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [8]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] [9]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [9]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [0]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [10]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [10]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [11]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [11]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [12]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [12]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [13]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [13]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [14]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [14]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [15]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [15]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [16]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [16]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [17]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [17]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [18]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [18]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [19]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [19]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [1]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [20]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [20]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [21]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [21]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [22]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [22]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [23]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [23]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [24]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [24]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [25]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [25]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [26]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [26]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [27]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [27]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [28]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [28]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [29]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [29]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [2]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [30]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [30]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [31]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [31]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][32] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [32]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [32]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][33] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [33]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [33]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][34] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [34]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [34]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][35] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [35]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [35]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][36] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [36]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [36]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][37] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [37]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [37]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][38] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [38]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [38]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [39]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [39]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [3]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [4]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [4]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [5]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [5]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [6]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [6]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [7]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [7]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [8]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [8]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] [9]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [9]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [0]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [10]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [10]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [11]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [11]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [12]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [12]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [13]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [13]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [14]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [14]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [15]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [15]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [16]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [16]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [17]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [17]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [18]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [18]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [19]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [19]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [1]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [20]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [20]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [21]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [21]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [22]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [22]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [23]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [23]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [24]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [24]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [25]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [25]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [26]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [26]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [27]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [27]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [28]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [28]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [29]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [29]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [2]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [30]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [30]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_9),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [31]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [31]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][32] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [32]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [32]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][33] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [33]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [33]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][34] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [34]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [34]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][35] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [35]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [35]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][36] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [36]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [36]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][37] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [37]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [37]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][38] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [38]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [38]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [39]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [39]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [3]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [4]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [4]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [5]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [5]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [6]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [6]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [7]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [7]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [8]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [8]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] [9]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [9]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_10),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [0]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [0]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [10]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [10]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [11]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [11]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [12]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [12]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [13]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [13]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [14]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [14]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [15]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [15]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [16]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [16]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [17]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [17]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [18]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [18]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [19]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [19]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [1]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [1]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [20]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [20]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [21]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [21]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [22]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [22]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [23]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [23]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [24]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [24]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [25]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [25]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [26]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [26]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [27]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [27]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [28]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [28]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [29]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [29]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [2]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [2]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [30]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [30]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [31]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [31]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][32] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [32]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [32]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][33] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [33]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [33]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][34] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [34]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [34]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][35] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [35]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [35]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][36] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [36]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [36]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][37] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [37]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [37]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][38] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [38]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [38]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [39]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [39]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [3]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [3]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [4]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [4]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [5]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [5]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [6]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [6]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [7]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [7]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [8]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [8]));
  FDCE \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_8),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] [9]),
        .Q(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [9]));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [0]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][0] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [10]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][10] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [11]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][11] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [12]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][12] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [13]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][13] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [14]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][14] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [15]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][15] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [16]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][16] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [17]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][17] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [18]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][18] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [19]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][19] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [1]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][1] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [20]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][20] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [21]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][21] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [22]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][22] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [23]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][23] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [24]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][24] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [25]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][25] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [26]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][26] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [27]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][27] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [28]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][28] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [29]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][29] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [2]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][2] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [30]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][30] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [31]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][31] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][32] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [32]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][32] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][33] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [33]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][33] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][34] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [34]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][34] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][35] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [35]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][35] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][36] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [36]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][36] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][37] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [37]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][37] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][38] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [38]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][38] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [39]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][39] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [3]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][3] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [4]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][4] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [5]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][5] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [6]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][6] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [7]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][7] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [8]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][8] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0 [9]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][9] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [0]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][0] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [10]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][10] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [11]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][11] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [12]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][12] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [13]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][13] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [14]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][14] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [15]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][15] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [16]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][16] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [17]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][17] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [18]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][18] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [19]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][19] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [1]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][1] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [20]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][20] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [21]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][21] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [22]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][22] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [23]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][23] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [24]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][24] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [25]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][25] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [26]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][26] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [27]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][27] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [28]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][28] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [29]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][29] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [2]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][2] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [30]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][30] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [31]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][31] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][32] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [32]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][32] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][33] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [33]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][33] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][34] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [34]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][34] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][35] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [35]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][35] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][36] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [36]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][36] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][37] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [37]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][37] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][38] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [38]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][38] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [39]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][39] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [3]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][3] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [4]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][4] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [5]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][5] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [6]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][6] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [7]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][7] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [8]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][8] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0 [9]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][9] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [0]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][0] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [10]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][10] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [11]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][11] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [12]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][12] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [13]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][13] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [14]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][14] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [15]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][15] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [16]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][16] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [17]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][17] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [18]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][18] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [19]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][19] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [1]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][1] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [20]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][20] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [21]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][21] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [22]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][22] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [23]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][23] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [24]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][24] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [25]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][25] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [26]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][26] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [27]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][27] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [28]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][28] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [29]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][29] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [2]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][2] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [30]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][30] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [31]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][31] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][32] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [32]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][32] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][33] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [33]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][33] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][34] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [34]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][34] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][35] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [35]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][35] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][36] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [36]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][36] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][37] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [37]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][37] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][38] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [38]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][38] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [39]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][39] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [3]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][3] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [4]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][4] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [5]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][5] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [6]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][6] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [7]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][7] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [8]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][8] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0 [9]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][9] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][0] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [0]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][0] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][10] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [10]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][10] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][11] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [11]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][11] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][12] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [12]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][12] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][13] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [13]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][13] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][14] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [14]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][14] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][15] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [15]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][15] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][16] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [16]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][16] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][17] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [17]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][17] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][18] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [18]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][18] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][19] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [19]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][19] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][1] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [1]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][1] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][20] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [20]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][20] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][21] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [21]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][21] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][22] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [22]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][22] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][23] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [23]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][23] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][24] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [24]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][24] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][25] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [25]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][25] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][26] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [26]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][26] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][27] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [27]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][27] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][28] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [28]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][28] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][29] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [29]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][29] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][2] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [2]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][2] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][30] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [30]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][30] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][31] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [31]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][31] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][32] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [32]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][32] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][33] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [33]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][33] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][34] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [34]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][34] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][35] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [35]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][35] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][36] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [36]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][36] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][37] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [37]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][37] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][38] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [38]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][38] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [39]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][39] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][3] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [3]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][3] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][4] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [4]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][4] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][5] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [5]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][5] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][6] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [6]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][6] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][7] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_13),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [7]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][7] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][8] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [8]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][8] ));
  FDCE \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][9] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_5),
        .D(\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0 [9]),
        .Q(\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][9] ));
  FDCE \MultiplexerConfigReg2_D_reg[DropInput1OnTransferStall_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\MultiplexerConfigReg_D_reg[DropInput1OnTransferStall_S]__0 ),
        .Q(\MultiplexerConfigReg2_D_reg[DropInput1OnTransferStall_S_n_0_] ));
  FDCE \MultiplexerConfigReg2_D_reg[Run_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\MultiplexerConfigReg_D_reg[Run_S]__0 ),
        .Q(\MultiplexerConfigReg2_D_reg[Run_S_n_0_] ));
  FDCE \MultiplexerConfigReg2_D_reg[TimestampReset_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_4),
        .D(\MultiplexerConfigReg_D_reg[TimestampReset_S]__0 ),
        .Q(\MultiplexerConfigReg2_D_reg[TimestampReset_S_n_0_] ));
  FDCE \MultiplexerConfigReg2_D_reg[TimestampRun_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_7),
        .D(\MultiplexerConfigReg_D_reg[TimestampRun_S]__0 ),
        .Q(\MultiplexerConfigReg2_D_reg[TimestampRun_S_n_0_] ));
  FDCE \MultiplexerConfigReg_D_reg[DropInput1OnTransferStall_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_18),
        .D(\MultiplexerConfig_D[DropInput1OnTransferStall_S] ),
        .Q(\MultiplexerConfigReg_D_reg[DropInput1OnTransferStall_S]__0 ));
  FDCE \MultiplexerConfigReg_D_reg[Run_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_18),
        .D(\MultiplexerConfig_D[Run_S] ),
        .Q(\MultiplexerConfigReg_D_reg[Run_S]__0 ));
  FDCE \MultiplexerConfigReg_D_reg[TimestampReset_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_18),
        .D(\MultiplexerConfig_D[TimestampReset_S] ),
        .Q(\MultiplexerConfigReg_D_reg[TimestampReset_S]__0 ));
  FDCE \MultiplexerConfigReg_D_reg[TimestampRun_S] 
       (.C(LogicClk_CI),
        .CE(1'b1),
        .CLR(logiecResetSync_n_18),
        .D(\MultiplexerConfig_D[TimestampRun_S] ),
        .Q(\MultiplexerConfigReg_D_reg[TimestampRun_S]__0 ));
  brd_testAERDVSSM_0_0_ChipBiasSelector chipBiasSelector
       (.AR(logiecResetSync_n_17),
        .\BiasOutput_DP_reg[10] (chipBiasSelector_n_18),
        .\BiasOutput_DP_reg[10]_0 (chipBiasSelector_n_19),
        .\BiasOutput_DP_reg[11] (chipBiasSelector_n_16),
        .\BiasOutput_DP_reg[11]_0 (chipBiasSelector_n_17),
        .\BiasOutput_DP_reg[12] (chipBiasSelector_n_14),
        .\BiasOutput_DP_reg[12]_0 (chipBiasSelector_n_15),
        .\BiasOutput_DP_reg[13] (chipBiasSelector_n_12),
        .\BiasOutput_DP_reg[13]_0 (chipBiasSelector_n_13),
        .\BiasOutput_DP_reg[14] (chipBiasSelector_n_8),
        .\BiasOutput_DP_reg[14]_0 (chipBiasSelector_n_11),
        .\BiasOutput_DP_reg[9] (chipBiasSelector_n_20),
        .\BiasOutput_DP_reg[9]_0 (chipBiasSelector_n_21),
        .ChipBiasAddrSelect_SBO(ChipBiasAddrSelect_SBO),
        .ChipBiasBitIn_DO(ChipBiasBitIn_DO),
        .ChipBiasClock_CBO(ChipBiasClock_CBO),
        .ChipBiasDiagSelect_SO(ChipBiasDiagSelect_SO),
        .ChipBiasLatch_SBO(ChipBiasLatch_SBO),
        .\ChipConfigReg_DP_reg[AERnArow_S] (\ChipConfigReg_DP_reg[AERnArow_S] ),
        .\ChipConfigReg_DP_reg[GlobalShutter_S] (\ChipConfigReg_DP_reg[GlobalShutter_S] ),
        .\ChipConfigReg_DP_reg[ResetCalibNeuron_S] (\ChipConfigReg_DP_reg[ResetCalibNeuron_S] ),
        .\ChipConfigReg_DP_reg[ResetTestPixel_S] (\ChipConfigReg_DP_reg[ResetTestPixel_S] ),
        .\ChipConfigReg_DP_reg[SelectGrayCounter_S] (\ChipConfigReg_DP_reg[SelectGrayCounter_S] ),
        .\ChipConfigReg_DP_reg[TestADC_S] (\ChipConfigReg_DP_reg[TestADC_S] ),
        .\ChipConfigReg_DP_reg[TypeNCalibNeuron_S] (\ChipConfigReg_DP_reg[TypeNCalibNeuron_S] ),
        .\ChipConfigReg_DP_reg[UseAOut_S] (\ChipConfigReg_DP_reg[UseAOut_S] ),
        .\ChipOutput_DP_reg[0] (chipBiasSelector_n_40),
        .\ChipOutput_DP_reg[0]_0 (chipBiasSelector_n_41),
        .\ChipOutput_DP_reg[1] (chipBiasSelector_n_42),
        .\ChipOutput_DP_reg[1]_0 (chipBiasSelector_n_43),
        .\ChipOutput_DP_reg[2] (chipBiasSelector_n_44),
        .\ChipOutput_DP_reg[2]_0 (chipBiasSelector_n_45),
        .\ChipOutput_DP_reg[3] (chipBiasSelector_n_46),
        .\ChipOutput_DP_reg[3]_0 (chipBiasSelector_n_47),
        .ConfigParamAddress_DO(ConfigParamAddress_D[2]),
        .ConfigParamInput_DO(ConfigParamInput_D),
        .D({spiConfiguration_n_127,spiConfiguration_n_128,spiConfiguration_n_129,spiConfiguration_n_130,spiConfiguration_n_131,spiConfiguration_n_132,spiConfiguration_n_133}),
        .E(\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D] ),
        .LogicClk_CI(LogicClk_CI),
        .\ParamAddressReg_DP_reg[0]_rep (spiConfiguration_n_137),
        .\ParamAddressReg_DP_reg[0]_rep_0 (spiConfiguration_n_139),
        .\ParamAddressReg_DP_reg[0]_rep_1 (spiConfiguration_n_138),
        .\ParamAddressReg_DP_reg[0]_rep_2 (spiConfiguration_n_42),
        .\ParamAddressReg_DP_reg[0]_rep_3 (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[OnBn_D] ),
        .\ParamAddressReg_DP_reg[0]_rep_4 (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[PrBp_D] ),
        .\ParamAddressReg_DP_reg[0]_rep_5 (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AEPuXBp_D] ),
        .\ParamAddressReg_DP_reg[0]_rep_6 (\davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux1_D] ),
        .\ParamAddressReg_DP_reg[0]_rep_7 (\davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux3_D] ),
        .\ParamAddressReg_DP_reg[0]_rep_8 (\davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[AnalogMux1_D] ),
        .\ParamAddressReg_DP_reg[1]_rep (spiConfiguration_n_43),
        .\ParamAddressReg_DP_reg[1]_rep_0 (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsCas_D] ),
        .\ParamAddressReg_DP_reg[1]_rep_1 (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AdcTestVoltage_D] ),
        .\ParamAddressReg_DP_reg[1]_rep_2 (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[LocalBufBn_D] ),
        .\ParamAddressReg_DP_reg[1]_rep_3 (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[PadFollBn_D] ),
        .\ParamAddressReg_DP_reg[1]_rep_4 (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[PixInvBn_D] ),
        .\ParamAddressReg_DP_reg[1]_rep_5 (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[RefrBp_D] ),
        .\ParamAddressReg_DP_reg[1]_rep_6 (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AEPuYBp_D] ),
        .\ParamAddressReg_DP_reg[1]_rep_7 (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[SSN_D] ),
        .\ParamAddressReg_DP_reg[1]_rep_8 (\davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux2_D] ),
        .\ParamAddressReg_DP_reg[1]_rep_9 (\davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[AnalogMux2_D] ),
        .\ParamAddressReg_DP_reg[2] (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AdcRefHigh_D] ),
        .\ParamAddressReg_DP_reg[2]_0 (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AdcRefLow_D] ),
        .\ParamAddressReg_DP_reg[2]_1 (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[DACBufBp_D] ),
        .\ParamAddressReg_DP_reg[2]_2 (\davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[AnalogMux0_D] ),
        .\ParamAddressReg_DP_reg[3] (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[DiffBn_D] ),
        .\ParamAddressReg_DP_reg[3]_0 (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[OffBn_D] ),
        .\ParamAddressReg_DP_reg[3]_1 (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[PrSFBp_D] ),
        .\ParamAddressReg_DP_reg[3]_2 (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[SSP_D] ),
        .\ParamAddressReg_DP_reg[3]_3 (\davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D] ),
        .\ParamAddressReg_DP_reg[3]_4 (\davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[BiasMux0_D] ),
        .\ParamAddressReg_DP_reg[4] (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ReadoutBufBp_D] ),
        .\ParamAddressReg_DP_reg[4]_0 (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsROSFBn_D] ),
        .\ParamAddressReg_DP_reg[4]_1 (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[IFThrBn_D] ),
        .\ParamAddressReg_DP_reg[4]_2 ({spiConfiguration_n_175,spiConfiguration_n_176,spiConfiguration_n_177,spiConfiguration_n_178}),
        .\ParamAddressReg_DP_reg[5] (spiConfiguration_n_134),
        .\ParamAddressReg_DP_reg[5]_0 (spiConfiguration_n_135),
        .\ParamAddressReg_DP_reg[5]_1 (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AdcCompBp_D] ),
        .\ParamAddressReg_DP_reg[5]_2 (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ColSelLowBn_D] ),
        .\ParamAddressReg_DP_reg[5]_3 (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[LcolTimeoutBn_D] ),
        .\ParamAddressReg_DP_reg[5]_4 (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AEPdBn_D] ),
        .\ParamAddressReg_DP_reg[7] (spiConfiguration_n_136),
        .\ParamAddressReg_DP_reg[7]_0 (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[IFRefrBn_D] ),
        .\ParamAddressReg_DP_reg[7]_1 (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[BiasBuffer_D] ),
        .\ParamInput_DP_reg[0] (spiConfiguration_n_186),
        .\ParamInput_DP_reg[0]_0 (spiConfiguration_n_185),
        .\ParamInput_DP_reg[0]_1 (spiConfiguration_n_184),
        .\ParamInput_DP_reg[0]_2 (spiConfiguration_n_183),
        .\ParamInput_DP_reg[0]_3 (spiConfiguration_n_182),
        .\ParamInput_DP_reg[0]_4 (spiConfiguration_n_181),
        .\ParamInput_DP_reg[0]_5 (spiConfiguration_n_179),
        .\ParamInput_DP_reg[0]_6 (spiConfiguration_n_180),
        .\ParamOutput_DP_reg[15] (BiasConfigParamOutput_D),
        .\ParamOutput_DP_reg[3] (ChipConfigParamOutput_D),
        .Q(\BiasConfigReg_DP_reg[SSN_D] ),
        .SyncReset_RO(LogicReset_R),
        .SyncSignalSyncFF_S_reg_rep(logiecResetSync_n_5),
        .SyncSignalSyncFF_S_reg_rep__1(logiecResetSync_n_4),
        .SyncSignalSyncFF_S_reg_rep__10(logiecResetSync_n_13),
        .SyncSignalSyncFF_S_reg_rep__13(logiecResetSync_n_1),
        .SyncSignalSyncFF_S_reg_rep__16(logiecResetSync_n_18),
        .SyncSignalSyncFF_S_reg_rep__17(logiecResetSync_n_19),
        .SyncSignalSyncFF_S_reg_rep__18(logiecResetSync_n_20),
        .SyncSignalSyncFF_S_reg_rep__19(logiecResetSync_n_21),
        .SyncSignalSyncFF_S_reg_rep__20(logiecResetSync_n_22),
        .SyncSignalSyncFF_S_reg_rep__21({logiecResetSync_n_23,logiecResetSync_n_24}),
        .SyncSignalSyncFF_S_reg_rep__23({logiecResetSync_n_25,logiecResetSync_n_26}),
        .SyncSignalSyncFF_S_reg_rep__25({logiecResetSync_n_27,logiecResetSync_n_28}),
        .SyncSignalSyncFF_S_reg_rep__27(logiecResetSync_n_29),
        .SyncSignalSyncFF_S_reg_rep__28(logiecResetSync_n_30),
        .SyncSignalSyncFF_S_reg_rep__30({logiecResetSync_n_31,logiecResetSync_n_32}),
        .SyncSignalSyncFF_S_reg_rep__31(logiecResetSync_n_33),
        .SyncSignalSyncFF_S_reg_rep__32(logiecResetSync_n_34),
        .SyncSignalSyncFF_S_reg_rep__9(logiecResetSync_n_2),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[DiffBn_D][14]_0 (\BiasConfigReg_DP_reg[DiffBn_D] ),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[LocalBufBn_D][14]_0 (\BiasConfigReg_DP_reg[LocalBufBn_D] ),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[PadFollBn_D][14]_0 (\BiasConfigReg_DP_reg[PadFollBn_D] ),
        .\davis346ChipBias.timingReg2Support.DAVIS128BiasConfigReg_D_reg[SSP_D][15]_0 (\BiasConfigReg_DP_reg[SSP_D] ));
  brd_testAERDVSSM_0_0_SimpleRegister deviceIsMasterBuffer
       (.AR(logiecResetSync_n_3),
        .DeviceIsMaster_SO(DeviceIsMaster_S),
        .LogicClk_CI(LogicClk_CI),
        .O179(DeviceIsMasterBuffer_S));
  brd_testAERDVSSM_0_0_FIFO dvsAerFifo
       (.AR({logiecResetSync_n_10,logiecResetSync_n_3}),
        .D(StateTimestampNext_DN),
        .\DVSAERFifoControlIn_S[ReadSide][Read_S] (\DVSAERFifoControlIn_S[ReadSide][Read_S] ),
        .\FifoControl_SI[WriteSide][Write_S] (\DVSAERFifoControlIn_S[WriteSide][Write_S] ),
        .\FifoControl_SO[WriteSide][AlmostFull_S] (\DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] ),
        .FifoData_DO(DVSAERFifoDataOut_D),
        .LogicClk_CI(LogicClk_CI),
        .\OutFifoControl_SO[AlmostEmpty_S] (\DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S] ),
        .\OutFifoControl_SO[Empty_S] (\DVSAERFifoControlOut_S[ReadSide][Empty_S] ),
        .OutFifoData_DO({DVSAERFifoDataIn_D[13:12],DVSAERFifoDataIn_D[8:0]}),
        .Q({State_DP[3],State_DP[1]}),
        .\State_DP_reg[2] (dvsAerFifo_n_0),
        .\State_DP_reg[2]_0 (dvsAerFifo_n_17),
        .\State_DP_reg[4] (multiplexerSM_n_182));
  brd_testAERDVSSM_0_0_DVSAERStateMachine dvsAerSMTest
       (.AR({logiecResetSync_n_10,logiecResetSync_n_11,logiecResetSync_n_3}),
        .DVSAERAck_SBO(DVSAERAck_SBO),
        .\DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D] (\DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D] ),
        .\DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D] (\DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D] ),
        .\DVSAERConfigInfoOut_DO[StatisticsEventsRow_D] (\DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D] ),
        .\DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D] (\DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D] ),
        .\DVSAERConfigReg2_D_reg[AckDelayColumn_D][3] ({\DVSAERConfigReg2_D_reg[AckDelayColumn_D_n_0_][3] ,\DVSAERConfigReg2_D_reg[AckDelayColumn_D_n_0_][2] ,\DVSAERConfigReg2_D_reg[AckDelayColumn_D_n_0_][1] ,\DVSAERConfigReg2_D_reg[AckDelayColumn_D_n_0_][0] }),
        .\DVSAERConfigReg2_D_reg[AckDelayRow_D][3] ({\DVSAERConfigReg2_D_reg[AckDelayRow_D_n_0_][3] ,\DVSAERConfigReg2_D_reg[AckDelayRow_D_n_0_][2] ,\DVSAERConfigReg2_D_reg[AckDelayRow_D_n_0_][1] ,\DVSAERConfigReg2_D_reg[AckDelayRow_D_n_0_][0] }),
        .\DVSAERConfigReg2_D_reg[AckExtensionColumn_D][3] ({\DVSAERConfigReg2_D_reg[AckExtensionColumn_D_n_0_][3] ,\DVSAERConfigReg2_D_reg[AckExtensionColumn_D_n_0_][2] ,\DVSAERConfigReg2_D_reg[AckExtensionColumn_D_n_0_][1] ,\DVSAERConfigReg2_D_reg[AckExtensionColumn_D_n_0_][0] }),
        .\DVSAERConfigReg2_D_reg[AckExtensionRow_D][3] ({\DVSAERConfigReg2_D_reg[AckExtensionRow_D_n_0_][3] ,\DVSAERConfigReg2_D_reg[AckExtensionRow_D_n_0_][2] ,\DVSAERConfigReg2_D_reg[AckExtensionRow_D_n_0_][1] ,\DVSAERConfigReg2_D_reg[AckExtensionRow_D_n_0_][0] }),
        .\DVSAERConfigReg2_D_reg[FilterPixel0Column_D][8] ({\DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][8] ,\DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][7] ,\DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][6] ,\DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][5] ,\DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][4] ,\DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][3] ,\DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][2] ,\DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][1] ,\DVSAERConfigReg2_D_reg[FilterPixel0Column_D_n_0_][0] }),
        .\DVSAERConfigReg2_D_reg[FilterPixel0Row_D][8] ({\DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][8] ,\DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][7] ,\DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][6] ,\DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][5] ,\DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][4] ,\DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][3] ,\DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][2] ,\DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][1] ,\DVSAERConfigReg2_D_reg[FilterPixel0Row_D_n_0_][0] }),
        .\DVSAERConfigReg2_D_reg[FilterPixel1Column_D][8] ({\DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][8] ,\DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][7] ,\DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][6] ,\DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][5] ,\DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][4] ,\DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][3] ,\DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][2] ,\DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][1] ,\DVSAERConfigReg2_D_reg[FilterPixel1Column_D_n_0_][0] }),
        .\DVSAERConfigReg2_D_reg[FilterPixel1Row_D][8] ({\DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][8] ,\DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][7] ,\DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][6] ,\DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][5] ,\DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][4] ,\DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][3] ,\DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][2] ,\DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][1] ,\DVSAERConfigReg2_D_reg[FilterPixel1Row_D_n_0_][0] }),
        .\DVSAERConfigReg2_D_reg[FilterPixel2Column_D][8] ({\DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][8] ,\DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][7] ,\DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][6] ,\DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][5] ,\DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][4] ,\DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][3] ,\DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][2] ,\DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][1] ,\DVSAERConfigReg2_D_reg[FilterPixel2Column_D_n_0_][0] }),
        .\DVSAERConfigReg2_D_reg[FilterPixel2Row_D][8] ({\DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][8] ,\DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][7] ,\DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][6] ,\DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][5] ,\DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][4] ,\DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][3] ,\DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][2] ,\DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][1] ,\DVSAERConfigReg2_D_reg[FilterPixel2Row_D_n_0_][0] }),
        .\DVSAERConfigReg2_D_reg[FilterPixel3Column_D][8] ({\DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][8] ,\DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][7] ,\DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][6] ,\DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][5] ,\DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][4] ,\DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][3] ,\DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][2] ,\DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][1] ,\DVSAERConfigReg2_D_reg[FilterPixel3Column_D_n_0_][0] }),
        .\DVSAERConfigReg2_D_reg[FilterPixel3Row_D][8] ({\DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][8] ,\DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][7] ,\DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][6] ,\DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][5] ,\DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][4] ,\DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][3] ,\DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][2] ,\DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][1] ,\DVSAERConfigReg2_D_reg[FilterPixel3Row_D_n_0_][0] }),
        .\DVSAERConfigReg2_D_reg[FilterPixel4Column_D][8] ({\DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][8] ,\DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][7] ,\DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][6] ,\DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][5] ,\DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][4] ,\DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][3] ,\DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][2] ,\DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][1] ,\DVSAERConfigReg2_D_reg[FilterPixel4Column_D_n_0_][0] }),
        .\DVSAERConfigReg2_D_reg[FilterPixel4Row_D][8] ({\DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][8] ,\DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][7] ,\DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][6] ,\DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][5] ,\DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][4] ,\DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][3] ,\DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][2] ,\DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][1] ,\DVSAERConfigReg2_D_reg[FilterPixel4Row_D_n_0_][0] }),
        .\DVSAERConfigReg2_D_reg[FilterPixel5Column_D][8] ({\DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][8] ,\DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][7] ,\DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][6] ,\DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][5] ,\DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][4] ,\DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][3] ,\DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][2] ,\DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][1] ,\DVSAERConfigReg2_D_reg[FilterPixel5Column_D_n_0_][0] }),
        .\DVSAERConfigReg2_D_reg[FilterPixel5Row_D][8] ({\DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][8] ,\DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][7] ,\DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][6] ,\DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][5] ,\DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][4] ,\DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][3] ,\DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][2] ,\DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][1] ,\DVSAERConfigReg2_D_reg[FilterPixel5Row_D_n_0_][0] }),
        .\DVSAERConfigReg2_D_reg[FilterPixel6Column_D][8] ({\DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][8] ,\DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][7] ,\DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][6] ,\DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][5] ,\DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][4] ,\DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][3] ,\DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][2] ,\DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][1] ,\DVSAERConfigReg2_D_reg[FilterPixel6Column_D_n_0_][0] }),
        .\DVSAERConfigReg2_D_reg[FilterPixel6Row_D][8] ({\DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][8] ,\DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][7] ,\DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][6] ,\DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][5] ,\DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][4] ,\DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][3] ,\DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][2] ,\DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][1] ,\DVSAERConfigReg2_D_reg[FilterPixel6Row_D_n_0_][0] }),
        .\DVSAERConfigReg2_D_reg[FilterPixel7Column_D][8] ({\DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][8] ,\DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][7] ,\DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][6] ,\DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][5] ,\DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][4] ,\DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][3] ,\DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][2] ,\DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][1] ,\DVSAERConfigReg2_D_reg[FilterPixel7Column_D_n_0_][0] }),
        .\DVSAERConfigReg2_D_reg[FilterPixel7Row_D][8] ({\DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][8] ,\DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][7] ,\DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][6] ,\DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][5] ,\DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][4] ,\DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][3] ,\DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][2] ,\DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][1] ,\DVSAERConfigReg2_D_reg[FilterPixel7Row_D_n_0_][0] }),
        .\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D][8] ({\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][8] ,\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][7] ,\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][6] ,\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][5] ,\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][4] ,\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][3] ,\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][2] ,\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][1] ,\DVSAERConfigReg2_D_reg[FilterROIEndColumn_D_n_0_][0] }),
        .\DVSAERConfigReg2_D_reg[FilterROIEndRow_D][8] ({\DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][8] ,\DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][7] ,\DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][6] ,\DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][5] ,\DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][4] ,\DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][3] ,\DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][2] ,\DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][1] ,\DVSAERConfigReg2_D_reg[FilterROIEndRow_D_n_0_][0] }),
        .\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D][8] ({\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][8] ,\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][7] ,\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][6] ,\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][5] ,\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][4] ,\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][3] ,\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][2] ,\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][1] ,\DVSAERConfigReg2_D_reg[FilterROIStartColumn_D_n_0_][0] }),
        .\DVSAERConfigReg2_D_reg[FilterROIStartRow_D][8] ({\DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][8] ,\DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][7] ,\DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][6] ,\DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][5] ,\DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][4] ,\DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][3] ,\DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][2] ,\DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][1] ,\DVSAERConfigReg2_D_reg[FilterROIStartRow_D_n_0_][0] }),
        .DVSAERData_AI(DVSAERData_AI),
        .DVSAERReq_ABI(DVSAERReq_ABI),
        .DVSAERReset_SBO(DVSAERReset_SBO),
        .\FifoControl_SI[WriteSide][Write_S] (\DVSAERFifoControlIn_S[WriteSide][Write_S] ),
        .\FifoControl_SO[WriteSide][AlmostFull_S] (\DVSAERFifoControlOut_S[WriteSide][AlmostFull_S] ),
        .LogicClk_CI(LogicClk_CI),
        .O180(\DVSAERConfigReg2_D_reg[Run_S_n_0_] ),
        .O181(\DVSAERConfigReg2_D_reg[WaitOnTransferStall_S_n_0_] ),
        .O182(\DVSAERConfigReg2_D_reg[FilterRowOnlyEvents_S_n_0_] ),
        .O183(\DVSAERConfigReg2_D_reg[ExternalAERControl_S_n_0_] ),
        .Q({DVSAERFifoDataIn_D[13:12],DVSAERFifoDataIn_D[8:0]}),
        .SyncReset_RO(LogicReset_R),
        .SyncSignalSyncFF_S_reg_rep__0({logiecResetSync_n_6,logiecResetSync_n_7}),
        .SyncSignalSyncFF_S_reg_rep__1(logiecResetSync_n_4),
        .SyncSignalSyncFF_S_reg_rep__33({logiecResetSync_n_35,logiecResetSync_n_36}),
        .SyncSignalSyncFF_S_reg_rep__35(logiecResetSync_n_37),
        .SyncSignalSyncFF_S_reg_rep__7(logiecResetSync_n_12));
  brd_testAERDVSSM_0_0_DVSAERSPIConfig dvsaerSPIConfig
       (.AR({logiecResetSync_n_15,logiecResetSync_n_1}),
        .ConfigParamAddress_DO(ConfigParamAddress_D),
        .ConfigParamInput_DO(ConfigParamInput_D[8:0]),
        .D({spiConfiguration_n_2,spiConfiguration_n_3,spiConfiguration_n_4,spiConfiguration_n_5,spiConfiguration_n_6,spiConfiguration_n_7,spiConfiguration_n_8,spiConfiguration_n_9,spiConfiguration_n_10,spiConfiguration_n_11,spiConfiguration_n_12,spiConfiguration_n_13,spiConfiguration_n_14,spiConfiguration_n_15,spiConfiguration_n_16,spiConfiguration_n_17,spiConfiguration_n_18,spiConfiguration_n_19,spiConfiguration_n_20,spiConfiguration_n_21,spiConfiguration_n_22,spiConfiguration_n_23,spiConfiguration_n_24,spiConfiguration_n_25,spiConfiguration_n_26,spiConfiguration_n_27,spiConfiguration_n_28,spiConfiguration_n_29,spiConfiguration_n_30,spiConfiguration_n_31,spiConfiguration_n_32,spiConfiguration_n_33}),
        .\DVSAERConfigReg_D_reg[AckDelayColumn_D][3] (\DVSAERConfig_D[AckDelayColumn_D] ),
        .\DVSAERConfigReg_D_reg[AckDelayRow_D][3] (\DVSAERConfig_D[AckDelayRow_D] ),
        .\DVSAERConfigReg_D_reg[AckExtensionColumn_D][3] (\DVSAERConfig_D[AckExtensionColumn_D] ),
        .\DVSAERConfigReg_D_reg[AckExtensionRow_D][3] (\DVSAERConfig_D[AckExtensionRow_D] ),
        .\DVSAERConfigReg_D_reg[FilterPixel0Column_D][8] (\DVSAERConfig_D[FilterPixel0Column_D] ),
        .\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] (\DVSAERConfig_D[FilterPixel0Row_D] ),
        .\DVSAERConfigReg_D_reg[FilterPixel1Column_D][8] (\DVSAERConfig_D[FilterPixel1Column_D] ),
        .\DVSAERConfigReg_D_reg[FilterPixel1Row_D][8] (\DVSAERConfig_D[FilterPixel1Row_D] ),
        .\DVSAERConfigReg_D_reg[FilterPixel2Column_D][8] (\DVSAERConfig_D[FilterPixel2Column_D] ),
        .\DVSAERConfigReg_D_reg[FilterPixel2Row_D][8] (\DVSAERConfig_D[FilterPixel2Row_D] ),
        .\DVSAERConfigReg_D_reg[FilterPixel3Column_D][8] (\DVSAERConfig_D[FilterPixel3Column_D] ),
        .\DVSAERConfigReg_D_reg[FilterPixel3Row_D][8] (\DVSAERConfig_D[FilterPixel3Row_D] ),
        .\DVSAERConfigReg_D_reg[FilterPixel4Column_D][8] (\DVSAERConfig_D[FilterPixel4Column_D] ),
        .\DVSAERConfigReg_D_reg[FilterPixel4Row_D][8] (\DVSAERConfig_D[FilterPixel4Row_D] ),
        .\DVSAERConfigReg_D_reg[FilterPixel5Column_D][8] (\DVSAERConfig_D[FilterPixel5Column_D] ),
        .\DVSAERConfigReg_D_reg[FilterPixel5Row_D][8] (\DVSAERConfig_D[FilterPixel5Row_D] ),
        .\DVSAERConfigReg_D_reg[FilterPixel6Column_D][8] (\DVSAERConfig_D[FilterPixel6Column_D] ),
        .\DVSAERConfigReg_D_reg[FilterPixel6Row_D][8] (\DVSAERConfig_D[FilterPixel6Row_D] ),
        .\DVSAERConfigReg_D_reg[FilterPixel7Column_D][8] (\DVSAERConfig_D[FilterPixel7Column_D] ),
        .\DVSAERConfigReg_D_reg[FilterPixel7Row_D][8] (\DVSAERConfig_D[FilterPixel7Row_D] ),
        .\DVSAERConfigReg_D_reg[FilterROIEndColumn_D][8] (\DVSAERConfig_D[FilterROIEndColumn_D] ),
        .\DVSAERConfigReg_D_reg[FilterROIStartColumn_D][8] (\DVSAERConfig_D[FilterROIStartColumn_D] ),
        .\DVSAERConfigReg_D_reg[FilterROIStartRow_D][8] (\DVSAERConfig_D[FilterROIStartRow_D] ),
        .\DVSAERConfig_D[ExternalAERControl_S] (\DVSAERConfig_D[ExternalAERControl_S] ),
        .\DVSAERConfig_D[FilterRowOnlyEvents_S] (\DVSAERConfig_D[FilterRowOnlyEvents_S] ),
        .\DVSAERConfig_D[Run_S] (\DVSAERConfig_D[Run_S] ),
        .\DVSAERConfig_D[WaitOnTransferStall_S] (\DVSAERConfig_D[WaitOnTransferStall_S] ),
        .\DVSAEROutput_DP_reg[0]_0 (dvsaerSPIConfig_n_232),
        .\DVSAEROutput_DP_reg[0]_1 (dvsaerSPIConfig_n_233),
        .\DVSAEROutput_DP_reg[0]_2 (dvsaerSPIConfig_n_234),
        .\DVSAEROutput_DP_reg[0]_3 (dvsaerSPIConfig_n_235),
        .\DVSAEROutput_DP_reg[0]_4 (dvsaerSPIConfig_n_236),
        .\DVSAEROutput_DP_reg[0]_5 (dvsaerSPIConfig_n_237),
        .\DVSAEROutput_DP_reg[0]_6 (dvsaerSPIConfig_n_238),
        .\DVSAEROutput_DP_reg[1]_0 (dvsaerSPIConfig_n_6),
        .\DVSAEROutput_DP_reg[1]_1 (dvsaerSPIConfig_n_229),
        .\DVSAEROutput_DP_reg[1]_2 (dvsaerSPIConfig_n_230),
        .\DVSAEROutput_DP_reg[1]_3 (dvsaerSPIConfig_n_231),
        .\DVSAEROutput_DP_reg[2]_0 (dvsaerSPIConfig_n_225),
        .\DVSAEROutput_DP_reg[2]_1 (dvsaerSPIConfig_n_226),
        .\DVSAEROutput_DP_reg[2]_2 (dvsaerSPIConfig_n_227),
        .\DVSAEROutput_DP_reg[2]_3 (dvsaerSPIConfig_n_228),
        .\DVSAEROutput_DP_reg[3]_0 (dvsaerSPIConfig_n_5),
        .\DVSAEROutput_DP_reg[3]_1 (dvsaerSPIConfig_n_206),
        .\DVSAEROutput_DP_reg[3]_2 (dvsaerSPIConfig_n_207),
        .\DVSAEROutput_DP_reg[3]_3 (dvsaerSPIConfig_n_208),
        .\DVSAEROutput_DP_reg[4]_0 (dvsaerSPIConfig_n_201),
        .\DVSAEROutput_DP_reg[4]_1 (dvsaerSPIConfig_n_202),
        .\DVSAEROutput_DP_reg[4]_2 (dvsaerSPIConfig_n_203),
        .\DVSAEROutput_DP_reg[4]_3 (dvsaerSPIConfig_n_204),
        .\DVSAEROutput_DP_reg[4]_4 (dvsaerSPIConfig_n_205),
        .\DVSAEROutput_DP_reg[5]_0 (dvsaerSPIConfig_n_7),
        .\DVSAEROutput_DP_reg[5]_1 (dvsaerSPIConfig_n_199),
        .\DVSAEROutput_DP_reg[5]_2 (dvsaerSPIConfig_n_200),
        .\DVSAEROutput_DP_reg[6]_0 (dvsaerSPIConfig_n_194),
        .\DVSAEROutput_DP_reg[6]_1 (dvsaerSPIConfig_n_195),
        .\DVSAEROutput_DP_reg[6]_2 (dvsaerSPIConfig_n_196),
        .\DVSAEROutput_DP_reg[6]_3 (dvsaerSPIConfig_n_197),
        .\DVSAEROutput_DP_reg[6]_4 (dvsaerSPIConfig_n_198),
        .\DVSAEROutput_DP_reg[7]_0 (dvsaerSPIConfig_n_190),
        .\DVSAEROutput_DP_reg[7]_1 (dvsaerSPIConfig_n_191),
        .\DVSAEROutput_DP_reg[7]_2 (dvsaerSPIConfig_n_192),
        .\DVSAEROutput_DP_reg[7]_3 (dvsaerSPIConfig_n_193),
        .\DVSAEROutput_DP_reg[8]_0 (dvsaerSPIConfig_n_4),
        .\DVSAEROutput_DP_reg[8]_1 (dvsaerSPIConfig_n_8),
        .\DVSAEROutput_DP_reg[8]_2 (dvsaerSPIConfig_n_45),
        .E(\DVSAERConfigReg_DP[AckDelayRow_D] ),
        .LogicClk_CI(LogicClk_CI),
        .\ParamAddressReg_DP_reg[0] (\DVSAERConfigReg_DP[AckExtensionRow_D] ),
        .\ParamAddressReg_DP_reg[0]_0 (\DVSAERConfigReg_DP[FilterPixel0Row_D] ),
        .\ParamAddressReg_DP_reg[0]_1 (\DVSAERConfigReg_DP[FilterPixel1Row_D] ),
        .\ParamAddressReg_DP_reg[0]_2 (\DVSAERConfigReg_DP[FilterROIStartRow_D] ),
        .\ParamAddressReg_DP_reg[0]_3 (\DVSAERConfigReg_DP[FilterROIEndRow_D] ),
        .\ParamAddressReg_DP_reg[1] (\DVSAERConfigReg_DP[AckDelayColumn_D] ),
        .\ParamAddressReg_DP_reg[1]_0 (\DVSAERConfigReg_DP[FilterPixel0Column_D] ),
        .\ParamAddressReg_DP_reg[1]_1 (\DVSAERConfigReg_DP[FilterPixel2Column_D] ),
        .\ParamAddressReg_DP_reg[1]_2 (\DVSAERConfigReg_DP[FilterPixel3Row_D] ),
        .\ParamAddressReg_DP_reg[1]_3 (\DVSAERConfigReg_DP[FilterPixel5Row_D] ),
        .\ParamAddressReg_DP_reg[2] (\DVSAERConfigReg_DP[FilterPixel2Row_D] ),
        .\ParamAddressReg_DP_reg[2]_0 (\DVSAERConfigReg_DP[FilterPixel3Column_D] ),
        .\ParamAddressReg_DP_reg[2]_1 (\DVSAERConfigReg_DP[FilterPixel4Column_D] ),
        .\ParamAddressReg_DP_reg[2]_2 (\DVSAERConfigReg_DP[FilterPixel6Column_D] ),
        .\ParamAddressReg_DP_reg[2]_3 (spiConfiguration_n_39),
        .\ParamAddressReg_DP_reg[3] (\DVSAERConfigReg_DP[FilterPixel1Column_D] ),
        .\ParamAddressReg_DP_reg[3]_0 (\DVSAERConfigReg_DP[FilterROIStartColumn_D] ),
        .\ParamAddressReg_DP_reg[5] (spiConfiguration_n_41),
        .\ParamAddressReg_DP_reg[5]_0 (\DVSAERConfigReg_DP[FilterPixel4Row_D] ),
        .\ParamAddressReg_DP_reg[5]_1 (\DVSAERConfigReg_DP[FilterPixel6Row_D] ),
        .\ParamAddressReg_DP_reg[5]_2 (\DVSAERConfigReg_DP[FilterPixel7Column_D] ),
        .\ParamAddressReg_DP_reg[5]_3 (\DVSAERConfigReg_DP[FilterROIEndColumn_D] ),
        .\ParamAddressReg_DP_reg[6] (spiConfiguration_n_40),
        .\ParamInput_DP_reg[0] (spiConfiguration_n_122),
        .\ParamInput_DP_reg[0]_0 (spiConfiguration_n_123),
        .\ParamInput_DP_reg[0]_1 (spiConfiguration_n_124),
        .\ParamInput_DP_reg[0]_2 (spiConfiguration_n_121),
        .\ParamOutput_DP_reg[31] (DVSAERConfigParamOutput_D),
        .Q(\DVSAERConfig_D[FilterROIEndRow_D] ),
        .SyncSignalSyncFF_S_reg_rep(logiecResetSync_n_5),
        .SyncSignalSyncFF_S_reg_rep__1(logiecResetSync_n_4),
        .SyncSignalSyncFF_S_reg_rep__11(logiecResetSync_n_14),
        .SyncSignalSyncFF_S_reg_rep__8(logiecResetSync_n_3));
  brd_testAERDVSSM_0_0_ResetSynchronizer logiecResetSync
       (.AR({logiecResetSync_n_1,logiecResetSync_n_2,logiecResetSync_n_3,logiecResetSync_n_4,logiecResetSync_n_5}),
        .\BiasConfigReg_DP_reg[AdcRefHigh_D][0] (logiecResetSync_n_22),
        .\BiasConfigReg_DP_reg[AdcRefLow_D][8] ({logiecResetSync_n_23,logiecResetSync_n_24}),
        .\BiasConfigReg_DP_reg[ColSelLowBn_D][11] (logiecResetSync_n_19),
        .\BiasConfigReg_DP_reg[IFRefrBn_D][10] (logiecResetSync_n_18),
        .\BiasConfigReg_DP_reg[PrBp_D][12] (logiecResetSync_n_21),
        .\BiasConfigReg_DP_reg[ReadoutBufBp_D][12] (logiecResetSync_n_20),
        .\BiasConfigReg_DP_reg[SSN_D][15] ({logiecResetSync_n_13,logiecResetSync_n_14}),
        .\BiasConfigReg_D_reg[LcolTimeoutBn_D][1] ({logiecResetSync_n_27,logiecResetSync_n_28}),
        .\BiasConfigReg_D_reg[PrBp_D][7] ({logiecResetSync_n_25,logiecResetSync_n_26}),
        .\Count_DP_reg[31] ({logiecResetSync_n_8,logiecResetSync_n_9,logiecResetSync_n_10}),
        .\Count_DP_reg[31]_0 ({logiecResetSync_n_11,logiecResetSync_n_12}),
        .\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][0] (logiecResetSync_n_15),
        .\DVSAERConfigReg_D_reg[FilterPixel0Row_D][8] ({logiecResetSync_n_35,logiecResetSync_n_36}),
        .\DVSAERConfigReg_D_reg[FilterPixel5Column_D][2] ({logiecResetSync_n_16,logiecResetSync_n_17}),
        .LogicClk_CI(LogicClk_CI),
        .Memory_SP_reg(logiecResetSync_n_30),
        .\Output_SO_reg[0] (logiecResetSync_n_37),
        .\Output_SO_reg[8] ({logiecResetSync_n_6,logiecResetSync_n_7}),
        .\PreviousData_DP_reg[1] ({logiecResetSync_n_31,logiecResetSync_n_32}),
        .\PreviousData_DP_reg[2] (logiecResetSync_n_34),
        .\PreviousData_DP_reg[39] (logiecResetSync_n_29),
        .\PreviousData_DP_reg[7] (logiecResetSync_n_33),
        .Reset_RI(Reset_RI),
        .SyncReset_RO(LogicReset_R));
  brd_testAERDVSSM_0_0_MultiplexerStateMachine multiplexerSM
       (.AERSMFifoAlmostFull_AI(AERSMFifoAlmostFull_AI),
        .AERSMFifoFull_AI(AERSMFifoFull_AI),
        .AERSMOutFifoData_DO(AERSMOutFifoData_DO),
        .AERSMOutFifoWrite_SO(AERSMOutFifoWrite_SO),
        .AR({logiecResetSync_n_3,logiecResetSync_n_4}),
        .D(\MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D] ),
        .\DVSAERFifoControlIn_S[ReadSide][Read_S] (\DVSAERFifoControlIn_S[ReadSide][Read_S] ),
        .FifoData_DO(DVSAERFifoDataOut_D),
        .\FifoData_DO_reg[12] (dvsAerFifo_n_0),
        .\FifoData_DO_reg[12]_0 (StateTimestampNext_DN),
        .I148(DeviceIsMaster_S),
        .In1Timestamp_S(In1Timestamp_S__0),
        .LogicClk_CI(LogicClk_CI),
        .\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39] (\MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D] ),
        .\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39] (\MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D] ),
        .\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39] (\MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D] ),
        .O191(\MultiplexerConfigReg2_D_reg[Run_S_n_0_] ),
        .O192(\MultiplexerConfigReg2_D_reg[TimestampRun_S_n_0_] ),
        .O193(\MultiplexerConfigReg2_D_reg[TimestampReset_S_n_0_] ),
        .O195(\MultiplexerConfigReg2_D_reg[DropInput1OnTransferStall_S_n_0_] ),
        .\OutFifoControl_SO[AlmostEmpty_S] (\DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S] ),
        .\OutFifoControl_SO[Empty_S] (\DVSAERFifoControlOut_S[ReadSide][Empty_S] ),
        .\OutFifoControl_SO_reg[AlmostEmpty_S] (dvsAerFifo_n_17),
        .Q({State_DP[3],State_DP[1]}),
        .\StateTimestampNext_DP_reg[2]_0 (multiplexerSM_n_182),
        .SyncInClockSync_CO(SyncInClockSync_C),
        .SyncOutClock_CO(SyncOutClock_CO),
        .SyncReset_RO(LogicReset_R),
        .SyncSignalSyncFF_S_reg_rep__2(logiecResetSync_n_7),
        .SyncSignalSyncFF_S_reg_rep__3({logiecResetSync_n_8,logiecResetSync_n_9,logiecResetSync_n_10}));
  brd_testAERDVSSM_0_0_MultiplexerSPIConfig multiplexerSPIConfig
       (.AR({logiecResetSync_n_3,logiecResetSync_n_4,logiecResetSync_n_5}),
        .D({spiConfiguration_n_44,spiConfiguration_n_45,spiConfiguration_n_46,spiConfiguration_n_47,spiConfiguration_n_48,spiConfiguration_n_49,spiConfiguration_n_50,spiConfiguration_n_51,spiConfiguration_n_52,spiConfiguration_n_53,spiConfiguration_n_54,spiConfiguration_n_55,spiConfiguration_n_56,spiConfiguration_n_57,spiConfiguration_n_58,spiConfiguration_n_59,spiConfiguration_n_60,spiConfiguration_n_61,spiConfiguration_n_62,spiConfiguration_n_63,spiConfiguration_n_64,spiConfiguration_n_65,spiConfiguration_n_66,spiConfiguration_n_67,spiConfiguration_n_68,spiConfiguration_n_69,spiConfiguration_n_70,spiConfiguration_n_71,spiConfiguration_n_72,spiConfiguration_n_73,spiConfiguration_n_74,spiConfiguration_n_75}),
        .LogicClk_CI(LogicClk_CI),
        .\MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0 (multiplexerSPIConfig_n_5),
        .\MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0 (multiplexerSPIConfig_n_6),
        .\MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0 (multiplexerSPIConfig_n_7),
        .\MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0 (multiplexerSPIConfig_n_3),
        .\MultiplexerConfig_D[DropInput1OnTransferStall_S] (\MultiplexerConfig_D[DropInput1OnTransferStall_S] ),
        .\MultiplexerConfig_D[Run_S] (\MultiplexerConfig_D[Run_S] ),
        .\MultiplexerConfig_D[TimestampReset_S] (\MultiplexerConfig_D[TimestampReset_S] ),
        .\MultiplexerConfig_D[TimestampRun_S] (\MultiplexerConfig_D[TimestampRun_S] ),
        .\MultiplexerOutput_DP_reg[0]_0 (multiplexerSPIConfig_n_8),
        .\MultiplexerOutput_DP_reg[0]_1 (multiplexerSPIConfig_n_9),
        .\ParamAddressReg_DP_reg[0]_rep (spiConfiguration_n_42),
        .\ParamAddressReg_DP_reg[1]_rep (spiConfiguration_n_43),
        .\ParamInput_DP_reg[0] (spiConfiguration_n_76),
        .\ParamInput_DP_reg[0]_0 (spiConfiguration_n_93),
        .\ParamInput_DP_reg[0]_1 (spiConfiguration_n_94),
        .\ParamInput_DP_reg[0]_2 (spiConfiguration_n_95),
        .\ParamInput_DP_reg[0]_3 (spiConfiguration_n_96),
        .\ParamInput_DP_reg[0]_4 (spiConfiguration_n_97),
        .\ParamInput_DP_reg[0]_5 (spiConfiguration_n_98),
        .\ParamInput_DP_reg[0]_6 (spiConfiguration_n_99),
        .Q(MultiplexerConfigParamOutput_D),
        .Reset_RI(logiecResetSync_n_14));
  brd_testAERDVSSM_0_0_SPIConfig spiConfiguration
       (.AR({logiecResetSync_n_1,logiecResetSync_n_2,logiecResetSync_n_3,logiecResetSync_n_4,logiecResetSync_n_5}),
        .\BiasConfigReg_DP_reg[AEPdBn_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AEPdBn_D] ),
        .\BiasConfigReg_DP_reg[AEPuXBp_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AEPuXBp_D] ),
        .\BiasConfigReg_DP_reg[AEPuYBp_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AEPuYBp_D] ),
        .\BiasConfigReg_DP_reg[AdcCompBp_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AdcCompBp_D] ),
        .\BiasConfigReg_DP_reg[AdcRefHigh_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AdcRefHigh_D] ),
        .\BiasConfigReg_DP_reg[AdcRefLow_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AdcRefLow_D] ),
        .\BiasConfigReg_DP_reg[AdcTestVoltage_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[AdcTestVoltage_D] ),
        .\BiasConfigReg_DP_reg[ApsCas_D][0] (spiConfiguration_n_43),
        .\BiasConfigReg_DP_reg[ApsCas_D][0]_0 (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsCas_D] ),
        .\BiasConfigReg_DP_reg[ApsOverflowLevel_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsOverflowLevel_D] ),
        .\BiasConfigReg_DP_reg[ApsROSFBn_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ApsROSFBn_D] ),
        .\BiasConfigReg_DP_reg[BiasBuffer_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[BiasBuffer_D] ),
        .\BiasConfigReg_DP_reg[ColSelLowBn_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ColSelLowBn_D] ),
        .\BiasConfigReg_DP_reg[DACBufBp_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[DACBufBp_D] ),
        .\BiasConfigReg_DP_reg[DiffBn_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[DiffBn_D] ),
        .\BiasConfigReg_DP_reg[DiffBn_D][14] (\BiasConfigReg_DP_reg[DiffBn_D] ),
        .\BiasConfigReg_DP_reg[IFRefrBn_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[IFRefrBn_D] ),
        .\BiasConfigReg_DP_reg[IFThrBn_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[IFThrBn_D] ),
        .\BiasConfigReg_DP_reg[LcolTimeoutBn_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[LcolTimeoutBn_D] ),
        .\BiasConfigReg_DP_reg[LocalBufBn_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[LocalBufBn_D] ),
        .\BiasConfigReg_DP_reg[LocalBufBn_D][14] (\BiasConfigReg_DP_reg[LocalBufBn_D] ),
        .\BiasConfigReg_DP_reg[OffBn_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[OffBn_D] ),
        .\BiasConfigReg_DP_reg[OnBn_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[OnBn_D] ),
        .\BiasConfigReg_DP_reg[PadFollBn_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[PadFollBn_D] ),
        .\BiasConfigReg_DP_reg[PadFollBn_D][14] (\BiasConfigReg_DP_reg[PadFollBn_D] ),
        .\BiasConfigReg_DP_reg[PixInvBn_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[PixInvBn_D] ),
        .\BiasConfigReg_DP_reg[PrBp_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[PrBp_D] ),
        .\BiasConfigReg_DP_reg[PrSFBp_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[PrSFBp_D] ),
        .\BiasConfigReg_DP_reg[ReadoutBufBp_D][0] (spiConfiguration_n_42),
        .\BiasConfigReg_DP_reg[ReadoutBufBp_D][0]_0 (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[ReadoutBufBp_D] ),
        .\BiasConfigReg_DP_reg[RefrBp_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[RefrBp_D] ),
        .\BiasConfigReg_DP_reg[SSN_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[SSN_D] ),
        .\BiasConfigReg_DP_reg[SSN_D][10] (chipBiasSelector_n_18),
        .\BiasConfigReg_DP_reg[SSN_D][11] (chipBiasSelector_n_16),
        .\BiasConfigReg_DP_reg[SSN_D][12] (chipBiasSelector_n_14),
        .\BiasConfigReg_DP_reg[SSN_D][13] (chipBiasSelector_n_12),
        .\BiasConfigReg_DP_reg[SSN_D][14] (chipBiasSelector_n_8),
        .\BiasConfigReg_DP_reg[SSN_D][15] (ConfigParamInput_D),
        .\BiasConfigReg_DP_reg[SSN_D][15]_0 (\BiasConfigReg_DP_reg[SSN_D] ),
        .\BiasConfigReg_DP_reg[SSN_D][9] (chipBiasSelector_n_20),
        .\BiasConfigReg_DP_reg[SSP_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/BiasConfigReg_DP[SSP_D] ),
        .\BiasConfigReg_DP_reg[SSP_D][15] (\BiasConfigReg_DP_reg[SSP_D] ),
        .\BiasOutput_DP_reg[15] ({spiConfiguration_n_127,spiConfiguration_n_128,spiConfiguration_n_129,spiConfiguration_n_130,spiConfiguration_n_131,spiConfiguration_n_132,spiConfiguration_n_133}),
        .\BiasOutput_DP_reg[15]_0 (BiasConfigParamOutput_D),
        .\BiasOutput_DP_reg[9] (spiConfiguration_n_134),
        .\BiasOutput_DP_reg[9]_0 (spiConfiguration_n_135),
        .\BiasOutput_DP_reg[9]_1 (spiConfiguration_n_136),
        .\BiasOutput_DP_reg[9]_2 (spiConfiguration_n_137),
        .\BiasOutput_DP_reg[9]_3 (spiConfiguration_n_138),
        .\BiasOutput_DP_reg[9]_4 (spiConfiguration_n_139),
        .\ChipConfigReg_DP_reg[AERnArow_S] (\ChipConfigReg_DP_reg[AERnArow_S] ),
        .\ChipConfigReg_DP_reg[AERnArow_S]__0 (spiConfiguration_n_183),
        .\ChipConfigReg_DP_reg[AnalogMux0_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[AnalogMux0_D] ),
        .\ChipConfigReg_DP_reg[AnalogMux1_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[AnalogMux1_D] ),
        .\ChipConfigReg_DP_reg[AnalogMux1_D][1] (chipBiasSelector_n_42),
        .\ChipConfigReg_DP_reg[AnalogMux1_D][2] (chipBiasSelector_n_44),
        .\ChipConfigReg_DP_reg[AnalogMux1_D][3] (chipBiasSelector_n_46),
        .\ChipConfigReg_DP_reg[AnalogMux2_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[AnalogMux2_D] ),
        .\ChipConfigReg_DP_reg[BiasMux0_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[BiasMux0_D] ),
        .\ChipConfigReg_DP_reg[BiasMux0_D][1] (chipBiasSelector_n_43),
        .\ChipConfigReg_DP_reg[BiasMux0_D][2] (chipBiasSelector_n_45),
        .\ChipConfigReg_DP_reg[BiasMux0_D][3] (chipBiasSelector_n_47),
        .\ChipConfigReg_DP_reg[DigitalMux0_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D] ),
        .\ChipConfigReg_DP_reg[DigitalMux1_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux1_D] ),
        .\ChipConfigReg_DP_reg[DigitalMux2_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux2_D] ),
        .\ChipConfigReg_DP_reg[DigitalMux3_D][0] (\davis346ChipBias.davis346ChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux3_D] ),
        .\ChipConfigReg_DP_reg[GlobalShutter_S] (\ChipConfigReg_DP_reg[GlobalShutter_S] ),
        .\ChipConfigReg_DP_reg[GlobalShutter_S]__0 (spiConfiguration_n_181),
        .\ChipConfigReg_DP_reg[ResetCalibNeuron_S] (\ChipConfigReg_DP_reg[ResetCalibNeuron_S] ),
        .\ChipConfigReg_DP_reg[ResetCalibNeuron_S]__0 (spiConfiguration_n_186),
        .\ChipConfigReg_DP_reg[ResetTestPixel_S] (\ChipConfigReg_DP_reg[ResetTestPixel_S] ),
        .\ChipConfigReg_DP_reg[ResetTestPixel_S]__0 (spiConfiguration_n_184),
        .\ChipConfigReg_DP_reg[SelectGrayCounter_S] (\ChipConfigReg_DP_reg[SelectGrayCounter_S] ),
        .\ChipConfigReg_DP_reg[SelectGrayCounter_S]__0 (spiConfiguration_n_179),
        .\ChipConfigReg_DP_reg[TestADC_S] (\ChipConfigReg_DP_reg[TestADC_S] ),
        .\ChipConfigReg_DP_reg[TestADC_S]__0 (spiConfiguration_n_180),
        .\ChipConfigReg_DP_reg[TypeNCalibNeuron_S] (\ChipConfigReg_DP_reg[TypeNCalibNeuron_S] ),
        .\ChipConfigReg_DP_reg[TypeNCalibNeuron_S]__0 (spiConfiguration_n_185),
        .\ChipConfigReg_DP_reg[UseAOut_S] (\ChipConfigReg_DP_reg[UseAOut_S] ),
        .\ChipConfigReg_DP_reg[UseAOut_S]__0 (spiConfiguration_n_182),
        .\ChipOutput_DP_reg[3] ({spiConfiguration_n_175,spiConfiguration_n_176,spiConfiguration_n_177,spiConfiguration_n_178}),
        .\ChipOutput_DP_reg[3]_0 (ChipConfigParamOutput_D),
        .D({spiConfiguration_n_2,spiConfiguration_n_3,spiConfiguration_n_4,spiConfiguration_n_5,spiConfiguration_n_6,spiConfiguration_n_7,spiConfiguration_n_8,spiConfiguration_n_9,spiConfiguration_n_10,spiConfiguration_n_11,spiConfiguration_n_12,spiConfiguration_n_13,spiConfiguration_n_14,spiConfiguration_n_15,spiConfiguration_n_16,spiConfiguration_n_17,spiConfiguration_n_18,spiConfiguration_n_19,spiConfiguration_n_20,spiConfiguration_n_21,spiConfiguration_n_22,spiConfiguration_n_23,spiConfiguration_n_24,spiConfiguration_n_25,spiConfiguration_n_26,spiConfiguration_n_27,spiConfiguration_n_28,spiConfiguration_n_29,spiConfiguration_n_30,spiConfiguration_n_31,spiConfiguration_n_32,spiConfiguration_n_33}),
        .\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39] ({\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][39] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][38] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][37] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][36] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][35] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][34] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][33] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][32] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][31] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][30] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][29] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][28] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][27] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][26] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][25] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][24] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][23] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][22] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][21] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][20] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][19] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][18] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][17] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][16] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][15] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][14] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][13] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][12] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][11] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][10] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][9] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][8] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][7] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][6] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][5] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][4] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][3] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][2] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][1] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][0] }),
        .\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39] ({\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][39] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][38] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][37] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][36] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][35] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][34] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][33] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][32] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][31] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][30] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][29] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][28] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][27] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][26] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][25] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][24] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][23] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][22] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][21] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][20] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][19] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][18] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][17] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][16] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][15] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][14] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][13] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][12] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][11] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][10] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][9] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][8] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][7] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][6] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][5] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][4] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][3] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][2] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][1] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][0] }),
        .\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39] ({\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][39] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][38] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][37] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][36] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][35] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][34] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][33] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][32] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][31] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][30] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][29] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][28] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][27] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][26] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][25] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][24] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][23] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][22] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][21] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][20] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][19] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][18] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][17] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][16] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][15] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][14] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][13] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][12] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][11] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][10] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][9] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][8] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][7] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][6] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][5] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][4] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][3] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][2] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][1] ,\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][0] }),
        .\DVSAERConfigReg_DP_reg[AckDelayColumn_D][3] (\DVSAERConfigReg_DP[AckDelayColumn_D] ),
        .\DVSAERConfigReg_DP_reg[AckExtensionColumn_D][0] (spiConfiguration_n_41),
        .\DVSAERConfigReg_DP_reg[AckExtensionColumn_D][0]_0 (dvsaerSPIConfig_n_236),
        .\DVSAERConfigReg_DP_reg[AckExtensionColumn_D][1] (dvsaerSPIConfig_n_230),
        .\DVSAERConfigReg_DP_reg[AckExtensionColumn_D][2] (dvsaerSPIConfig_n_227),
        .\DVSAERConfigReg_DP_reg[AckExtensionColumn_D][3] (dvsaerSPIConfig_n_208),
        .\DVSAERConfigReg_DP_reg[AckExtensionRow_D][3] (\DVSAERConfigReg_DP[AckExtensionRow_D] ),
        .\DVSAERConfigReg_DP_reg[ExternalAERControl_S] (spiConfiguration_n_121),
        .\DVSAERConfigReg_DP_reg[ExternalAERControl_S]_0 (dvsaerSPIConfig_n_235),
        .\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8] (\DVSAERConfigReg_DP[FilterPixel0Column_D] ),
        .\DVSAERConfigReg_DP_reg[FilterPixel0Row_D][8] (\DVSAERConfigReg_DP[FilterPixel0Row_D] ),
        .\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][0] (dvsaerSPIConfig_n_237),
        .\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][1] (dvsaerSPIConfig_n_229),
        .\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][2] (dvsaerSPIConfig_n_228),
        .\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][3] (dvsaerSPIConfig_n_207),
        .\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][4] (dvsaerSPIConfig_n_202),
        .\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][5] (dvsaerSPIConfig_n_199),
        .\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][6] (dvsaerSPIConfig_n_195),
        .\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][7] (dvsaerSPIConfig_n_192),
        .\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8] (\DVSAERConfigReg_DP[FilterPixel1Column_D] ),
        .\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]_0 (dvsaerSPIConfig_n_45),
        .\DVSAERConfigReg_DP_reg[FilterPixel1Row_D][8] (\DVSAERConfigReg_DP[FilterPixel1Row_D] ),
        .\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8] (\DVSAERConfigReg_DP[FilterPixel2Column_D] ),
        .\DVSAERConfigReg_DP_reg[FilterPixel2Row_D][8] (\DVSAERConfigReg_DP[FilterPixel2Row_D] ),
        .\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][0] (dvsaerSPIConfig_n_234),
        .\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][4] (dvsaerSPIConfig_n_203),
        .\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][6] (dvsaerSPIConfig_n_196),
        .\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8] (\DVSAERConfigReg_DP[FilterPixel3Column_D] ),
        .\DVSAERConfigReg_DP_reg[FilterPixel3Row_D][8] (\DVSAERConfigReg_DP[FilterPixel3Row_D] ),
        .\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8] (\DVSAERConfigReg_DP[FilterPixel4Column_D] ),
        .\DVSAERConfigReg_DP_reg[FilterPixel4Row_D][8] (\DVSAERConfigReg_DP[FilterPixel4Row_D] ),
        .\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][0] (spiConfiguration_n_40),
        .\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][0]_0 (dvsaerSPIConfig_n_232),
        .\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][4] (dvsaerSPIConfig_n_205),
        .\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][6] (dvsaerSPIConfig_n_198),
        .\DVSAERConfigReg_DP_reg[FilterPixel5Row_D][8] (\DVSAERConfigReg_DP[FilterPixel5Row_D] ),
        .\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8] (\DVSAERConfigReg_DP[FilterPixel6Column_D] ),
        .\DVSAERConfigReg_DP_reg[FilterPixel6Row_D][8] (\DVSAERConfigReg_DP[FilterPixel6Row_D] ),
        .\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][0] (dvsaerSPIConfig_n_233),
        .\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][4] (dvsaerSPIConfig_n_204),
        .\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][6] (dvsaerSPIConfig_n_197),
        .\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][7] (dvsaerSPIConfig_n_191),
        .\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8] (\DVSAERConfigReg_DP[FilterPixel7Column_D] ),
        .\DVSAERConfigReg_DP_reg[FilterPixel7Row_D][0] (spiConfiguration_n_39),
        .\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8] (\DVSAERConfigReg_DP[FilterROIEndColumn_D] ),
        .\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][0] (dvsaerSPIConfig_n_238),
        .\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][1] (dvsaerSPIConfig_n_231),
        .\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][2] (dvsaerSPIConfig_n_225),
        .\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][3] (dvsaerSPIConfig_n_206),
        .\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][4] (dvsaerSPIConfig_n_201),
        .\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][5] (dvsaerSPIConfig_n_200),
        .\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][6] (dvsaerSPIConfig_n_194),
        .\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][7] (dvsaerSPIConfig_n_193),
        .\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][8] (\DVSAERConfigReg_DP[FilterROIEndRow_D] ),
        .\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][8]_0 (dvsaerSPIConfig_n_8),
        .\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8] (\DVSAERConfigReg_DP[FilterROIStartColumn_D] ),
        .\DVSAERConfigReg_DP_reg[FilterROIStartRow_D][8] (\DVSAERConfigReg_DP[FilterROIStartRow_D] ),
        .\DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S] (spiConfiguration_n_124),
        .\DVSAERConfigReg_DP_reg[Run_S] (spiConfiguration_n_122),
        .\DVSAERConfigReg_DP_reg[WaitOnTransferStall_S] (spiConfiguration_n_123),
        .\DVSAERConfig_D[ExternalAERControl_S] (\DVSAERConfig_D[ExternalAERControl_S] ),
        .\DVSAERConfig_D[FilterRowOnlyEvents_S] (\DVSAERConfig_D[FilterRowOnlyEvents_S] ),
        .\DVSAERConfig_D[Run_S] (\DVSAERConfig_D[Run_S] ),
        .\DVSAERConfig_D[WaitOnTransferStall_S] (\DVSAERConfig_D[WaitOnTransferStall_S] ),
        .\DVSAEROutput_DP_reg[31] (DVSAERConfigParamOutput_D),
        .E(\DVSAERConfigReg_DP[AckDelayRow_D] ),
        .LogicClk_CI(LogicClk_CI),
        .\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39] ({\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][39] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][38] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][37] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][36] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][35] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][34] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][33] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][32] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][31] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][30] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][29] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][28] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][27] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][26] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][25] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][24] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][23] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][22] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][21] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][20] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][19] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][18] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][17] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][16] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][15] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][14] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][13] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][12] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][11] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][10] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][9] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][8] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][7] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][6] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][5] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][4] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][3] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][2] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][1] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][0] }),
        .\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39] ({\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][39] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][38] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][37] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][36] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][35] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][34] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][33] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][32] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][31] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][30] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][29] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][28] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][27] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][26] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][25] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][24] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][23] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][22] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][21] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][20] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][19] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][18] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][17] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][16] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][15] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][14] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][13] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][12] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][11] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][10] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][9] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][8] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][7] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][6] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][5] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][4] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][3] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][2] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][1] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][0] }),
        .\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39] ({\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][39] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][38] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][37] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][36] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][35] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][34] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][33] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][32] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][31] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][30] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][29] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][28] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][27] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][26] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][25] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][24] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][23] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][22] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][21] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][20] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][19] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][18] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][17] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][16] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][15] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][14] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][13] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][12] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][11] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][10] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][9] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][8] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][7] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][6] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][5] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][4] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][3] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][2] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][1] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][0] }),
        .\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39] ({\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][39] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][38] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][37] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][36] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][35] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][34] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][33] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][32] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][31] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][30] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][29] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][28] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][27] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][26] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][25] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][24] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][23] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][22] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][21] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][20] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][19] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][18] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][17] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][16] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][15] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][14] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][13] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][12] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][11] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][10] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][9] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][8] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][7] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][6] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][5] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][4] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][3] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][2] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][1] ,\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][0] }),
        .\MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S] (spiConfiguration_n_96),
        .\MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S] (spiConfiguration_n_97),
        .\MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0 (multiplexerSPIConfig_n_8),
        .\MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_1 (multiplexerSPIConfig_n_5),
        .\MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S] (spiConfiguration_n_98),
        .\MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0 (multiplexerSPIConfig_n_6),
        .\MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S] (spiConfiguration_n_99),
        .\MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0 (multiplexerSPIConfig_n_7),
        .\MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S] (spiConfiguration_n_95),
        .\MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0 (multiplexerSPIConfig_n_3),
        .\MultiplexerConfigReg_DP_reg[Run_S] (ConfigParamAddress_D),
        .\MultiplexerConfigReg_DP_reg[Run_S]_0 (spiConfiguration_n_76),
        .\MultiplexerConfigReg_DP_reg[TimestampReset_S] (spiConfiguration_n_94),
        .\MultiplexerConfigReg_DP_reg[TimestampRun_S] (spiConfiguration_n_93),
        .\MultiplexerConfigReg_DP_reg[TimestampRun_S]_0 (multiplexerSPIConfig_n_9),
        .\MultiplexerConfig_D[DropInput1OnTransferStall_S] (\MultiplexerConfig_D[DropInput1OnTransferStall_S] ),
        .\MultiplexerConfig_D[Run_S] (\MultiplexerConfig_D[Run_S] ),
        .\MultiplexerConfig_D[TimestampReset_S] (\MultiplexerConfig_D[TimestampReset_S] ),
        .\MultiplexerConfig_D[TimestampRun_S] (\MultiplexerConfig_D[TimestampRun_S] ),
        .\MultiplexerOutput_DP_reg[31] ({spiConfiguration_n_44,spiConfiguration_n_45,spiConfiguration_n_46,spiConfiguration_n_47,spiConfiguration_n_48,spiConfiguration_n_49,spiConfiguration_n_50,spiConfiguration_n_51,spiConfiguration_n_52,spiConfiguration_n_53,spiConfiguration_n_54,spiConfiguration_n_55,spiConfiguration_n_56,spiConfiguration_n_57,spiConfiguration_n_58,spiConfiguration_n_59,spiConfiguration_n_60,spiConfiguration_n_61,spiConfiguration_n_62,spiConfiguration_n_63,spiConfiguration_n_64,spiConfiguration_n_65,spiConfiguration_n_66,spiConfiguration_n_67,spiConfiguration_n_68,spiConfiguration_n_69,spiConfiguration_n_70,spiConfiguration_n_71,spiConfiguration_n_72,spiConfiguration_n_73,spiConfiguration_n_74,spiConfiguration_n_75}),
        .\MultiplexerOutput_DP_reg[31]_0 (MultiplexerConfigParamOutput_D),
        .Output_SO(Output_SO),
        .\ParamAddressReg_DP_reg[0]_rep_0 (chipBiasSelector_n_21),
        .\ParamAddressReg_DP_reg[0]_rep_1 (chipBiasSelector_n_19),
        .\ParamAddressReg_DP_reg[0]_rep_2 (chipBiasSelector_n_17),
        .\ParamAddressReg_DP_reg[0]_rep_3 (chipBiasSelector_n_15),
        .\ParamAddressReg_DP_reg[0]_rep_4 (chipBiasSelector_n_13),
        .\ParamAddressReg_DP_reg[0]_rep_5 (chipBiasSelector_n_11),
        .\ParamAddressReg_DP_reg[1]_rep_0 (chipBiasSelector_n_40),
        .\ParamAddressReg_DP_reg[1]_rep_1 (chipBiasSelector_n_41),
        .\ParamAddressReg_DP_reg[2]_0 (dvsaerSPIConfig_n_4),
        .\ParamAddressReg_DP_reg[2]_1 (dvsaerSPIConfig_n_190),
        .\ParamAddressReg_DP_reg[2]_2 (dvsaerSPIConfig_n_226),
        .\ParamAddressReg_DP_reg[3]_0 (dvsaerSPIConfig_n_6),
        .\ParamAddressReg_DP_reg[3]_1 (dvsaerSPIConfig_n_7),
        .\ParamAddressReg_DP_reg[4]_0 (dvsaerSPIConfig_n_5),
        .Q({\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][39] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][38] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][37] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][36] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][35] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][34] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][33] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][32] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][31] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][30] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][29] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][28] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][27] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][26] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][25] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][24] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][23] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][22] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][21] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][20] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][19] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][18] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][17] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][16] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][15] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][14] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][13] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][12] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][11] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][10] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][9] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][8] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][7] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][6] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][5] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][4] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][3] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][2] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][1] ,\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][0] }),
        .SPIClockEdgeDetectorReg_S(SPIClockEdgeDetectorReg_S),
        .SPIClockSync_C(SPIClockSync_C),
        .SPIMISO_DZO(SPIMISO_DZO),
        .SPISlaveSelectSync_SB(SPISlaveSelectSync_SB),
        .\ShiftReg_DP_reg[0] (State_DP_0),
        .\State_DP_reg[0]_0 (\spiInputShiftRegister/ShiftReg_DN ),
        .SyncSignalSyncFF_S_reg_rep__14(logiecResetSync_n_17),
        .\SystemInfoOutput_DP_reg[6] (p_0_in),
        .\SystemInfoOutput_DP_reg[6]_0 (SystemInfoConfigParamOutput_D));
  brd_testAERDVSSM_0_0_LogicClockSynchronizer syncInputsToLogicClock
       (.LogicClk_CI(LogicClk_CI),
        .SPIClockEdgeDetectorReg_S(SPIClockEdgeDetectorReg_S),
        .SPIClockSync_C(SPIClockSync_C),
        .SPIClock_AI(SPIClock_AI),
        .SPIMOSI_AI(SPIMOSI_AI),
        .SPISlaveSelectSync_SB(SPISlaveSelectSync_SB),
        .SPISlaveSelect_ABI(SPISlaveSelect_ABI),
        .\ShiftReg_DP_reg[0] (\spiInputShiftRegister/ShiftReg_DN ),
        .\State_DP_reg[0] (State_DP_0),
        .SyncInClockSync_CO(SyncInClockSync_C),
        .SyncInClock_AI(SyncInClock_AI),
        .SyncSignalSyncFF_S_reg_rep__11(logiecResetSync_n_14),
        .SyncSignalSyncFF_S_reg_rep__2(logiecResetSync_n_7));
  brd_testAERDVSSM_0_0_SystemInfoSPIConfig systemInfoSPIConfig
       (.AR({logiecResetSync_n_1,logiecResetSync_n_5}),
        .D(p_0_in),
        .LogicClk_CI(LogicClk_CI),
        .O179(DeviceIsMasterBuffer_S),
        .Output_SO(Output_SO),
        .Q(SystemInfoConfigParamOutput_D));
endmodule

(* ORIG_REF_NAME = "unimacro_FIFO_SYNC_MACRO" *) 
module brd_testAERDVSSM_0_0_unimacro_FIFO_SYNC_MACRO
   (\FIFOState_S[AlmostEmpty_S] ,
    \FifoControl_SO[WriteSide][AlmostFull_S] ,
    \FIFOState_S[Empty_S] ,
    FifoData_DI,
    LogicClk_CI,
    \FIFORead_S[Read_S] ,
    AR,
    \FifoControl_SI[WriteSide][Write_S] ,
    OutFifoData_DO);
  output \FIFOState_S[AlmostEmpty_S] ;
  output \FifoControl_SO[WriteSide][AlmostFull_S] ;
  output \FIFOState_S[Empty_S] ;
  output [14:0]FifoData_DI;
  input LogicClk_CI;
  input \FIFORead_S[Read_S] ;
  input [0:0]AR;
  input \FifoControl_SI[WriteSide][Write_S] ;
  input [10:0]OutFifoData_DO;

  wire [0:0]AR;
  wire \FIFORead_S[Read_S] ;
  wire \FIFOState_S[AlmostEmpty_S] ;
  wire \FIFOState_S[Empty_S] ;
  wire \FifoControl_SI[WriteSide][Write_S] ;
  wire \FifoControl_SO[WriteSide][AlmostFull_S] ;
  wire [14:0]FifoData_DI;
  wire LogicClk_CI;
  wire [10:0]OutFifoData_DO;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_10 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_11 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_12 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_13 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_14 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_15 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_16 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_17 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_20 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_21 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_22 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_23 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_24 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_25 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_26 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_27 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_28 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_29 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_3 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_4 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_5 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_8 ;
  wire \bl.fifo_18_inst_bl.fifo_18_bl_n_9 ;
  wire [31:15]\NLW_bl.fifo_18_inst_bl.fifo_18_bl_DO_UNCONNECTED ;
  wire [3:0]\NLW_bl.fifo_18_inst_bl.fifo_18_bl_DOP_UNCONNECTED ;
  wire [11:10]\NLW_bl.fifo_18_inst_bl.fifo_18_bl_RDCOUNT_UNCONNECTED ;
  wire [11:10]\NLW_bl.fifo_18_inst_bl.fifo_18_bl_WRCOUNT_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO18E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h0080),
    .DATA_WIDTH(18),
    .DO_REG(0),
    .EN_SYN("TRUE"),
    .FIFO_MODE("FIFO18"),
    .FIRST_WORD_FALL_THROUGH("FALSE"),
    .INIT(36'h000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(36'h000000000)) 
    \bl.fifo_18_inst_bl.fifo_18_bl 
       (.ALMOSTEMPTY(\FIFOState_S[AlmostEmpty_S] ),
        .ALMOSTFULL(\FifoControl_SO[WriteSide][AlmostFull_S] ),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,OutFifoData_DO[10:9],1'b0,1'b0,1'b0,OutFifoData_DO[8:0]}),
        .DIP({1'b0,1'b0,1'b0,1'b0}),
        .DO({\NLW_bl.fifo_18_inst_bl.fifo_18_bl_DO_UNCONNECTED [31:15],FifoData_DI}),
        .DOP(\NLW_bl.fifo_18_inst_bl.fifo_18_bl_DOP_UNCONNECTED [3:0]),
        .EMPTY(\FIFOState_S[Empty_S] ),
        .FULL(\bl.fifo_18_inst_bl.fifo_18_bl_n_3 ),
        .RDCLK(LogicClk_CI),
        .RDCOUNT({\NLW_bl.fifo_18_inst_bl.fifo_18_bl_RDCOUNT_UNCONNECTED [11:10],\bl.fifo_18_inst_bl.fifo_18_bl_n_8 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_9 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_10 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_11 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_12 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_13 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_14 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_15 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_16 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_17 }),
        .RDEN(\FIFORead_S[Read_S] ),
        .RDERR(\bl.fifo_18_inst_bl.fifo_18_bl_n_4 ),
        .REGCE(1'b0),
        .RST(AR),
        .RSTREG(1'b0),
        .WRCLK(LogicClk_CI),
        .WRCOUNT({\NLW_bl.fifo_18_inst_bl.fifo_18_bl_WRCOUNT_UNCONNECTED [11:10],\bl.fifo_18_inst_bl.fifo_18_bl_n_20 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_21 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_22 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_23 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_24 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_25 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_26 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_27 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_28 ,\bl.fifo_18_inst_bl.fifo_18_bl_n_29 }),
        .WREN(\FifoControl_SI[WriteSide][Write_S] ),
        .WRERR(\bl.fifo_18_inst_bl.fifo_18_bl_n_5 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
