/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
/*
 * Copyright (C) 2018-2019 Telechips Inc.
 */

#ifndef __DT_TELECHIPS_TCC901X_CLKS_H__
#define __DT_TELECHIPS_TCC901X_CLKS_H__

#include "telechips,clk-common.h"

/* CLKCTRL channel index */
#define FBUS_CPU0		0	//   Cortex-A15 MP
#define FBUS_CPU1		1	//   Cortex-A7 SP
#define FBUS_CBUS		2	// CLKCTRL2
#define FBUS_CMBUS		3	// CLKCTRL3 (Cortex-M4)
#define FBUS_MEM		4	// CLKCTRL4
#define FBUS_VBUS		5	// CLKCTRL5
#define FBUS_HSIO		6	// CLKCTRL6
#define FBUS_SMU		7	// CLKCTRL7
#define FBUS_GPU		8	//   GRAPHIC 3D
#define FBUS_DDI		9	// CLKCTRL9
#define FBUS_IO			11	// CLKCTRL11
#define FBUS_BODA		12	// Video Boda clock
#define FBUS_CHEVC		13	// Video CHEVC clock
#define FBUS_BHEVC		15	// Video BHEVC clock
#define FBUS_MEM_PHY		16	//   Memory PHY.
#define FBUS_MAX		17

/* Peripheral Clocks */

#define	PERI_TCX		0
#define	PERI_TCT		1
#define	PERI_TCZ		2
#define	PERI_RESERVED0		3
#define	PERI_RESERVED1		4
#define	PERI_RESERVED2		5
#define	PERI_RESERVED3		6
#define	PERI_RESERVED4		7
#define	PERI_LCDTIMER		8
#define	PERI_LCD0		9
#define	PERI_LCD1		10
#define	PERI_HDMI_27MHZ		11
#define	PERI_HDMI_SPDIF		12
#define	PERI_HDMI_PHY		13
#define	PERI_HDMI_CEC		14
#define	PERI_HDMI_HDCP14	15
#define	PERI_HDMI_HDCP22	16
#define	PERI_RESERVED5		17
#define	PERI_SAR		18
#define	PERI_DEINTERLACER	19
#define	PERI_RESERVED6		20
#define	PERI_RESERVED7		21
#define	PERI_RESERVED8		22
#define PERI_RESERVED9		23
#define	PERI_GMAC		24
#define PERI_PCIE_PCS		25
#define	PERI_GMAC_PTP		26
#define	PERI_PCIE_AUX		27
#define	PERI_PCIE_REF_EXT	28
#define	PERI_PCIE_APB		29
#define	PERI_USB20H		30
#define	PERI_USB_OTG_ADP	31
#define	PERI_USB_OTG		32
#define	PERI_RESERVED10		33
#define	PERI_RESERVED11		34
#define	PERI_RESERVED12		35
#define	PERI_RESERVED13		36
#define	PERI_RESERVED14		37
#define	PERI_RESERVED15		38
#define	PERI_RESERVED16		39
#define	PERI_RMT		40
#define	PERI_SDMMC0		41
#define	PERI_SDMMC1		42
#define	PERI_SDMMC2		43
#define	PERI_CEC1_CORE		44
#define	PERI_MDAI0		45
#define	PERI_MFLT0_DAI		46
#define	PERI_MSPDIF0		47
#define	PERI_MDAI1		48
#define	PERI_MFLT1_DAI		49
#define	PERI_MSPDIF1		50
#define	PERI_PDM		51
#define	PERI_CEC1_SFR		52
#define	PERI_TSADC		53
#define	PERI_I2C0		54
#define	PERI_I2C1		55
#define	PERI_I2C2		56
#define	PERI_I2C3		57
#define	PERI_UART0		58
#define	PERI_UART1		59
#define	PERI_RESERVED60		60
#define	PERI_RESERVED61		61
#define	PERI_RESERVED62		62
#define	PERI_RESERVED63		63
#define	PERI_RESERVED64		64
#define PERI_UART7		65
#define	PERI_GPSB0		66
#define	PERI_GPSB1		67
#define	PERI_GPSB2		68
#define	PERI_GPSBMS0		69
#define	PERI_GPSBMS1		70
#define	PERI_GPSBMS2		71
#define	PERI_RESERVED17		72
#define	PERI_ASRC0_INPUT	73
#define	PERI_ASRC1_INPUT	74
#define	PERI_RESERVED18		75
#define	PERI_MFLT0_CDIF		76
#define	PERI_ASRC0_OUTPUT	77
#define	PERI_ASRC1_OUTPUT	78
#define	PERI_MFLT1_CDIF		79
#define	PERI_IC_TC		80
#define	PERI_RESERVED19		81
#define	PERI_RESERVED20		82
#define	PERI_RESERVED21		83
#define	PERI_RESERVED22		84
#define	PERI_RESERVED23		85
#define	PERI_RESERVED24		86
#define	PERI_RESERVED25		87
#define	PERI_RESERVED26		88
#define	PERI_RESERVED27		89
#define	PERI_RESERVED28		90
#define	PERI_RESERVED29		91
#define	PERI_TSRX0		92
#define	PERI_TSRX1		93
#define	PERI_TSRX2		94
#define	PERI_TSRX3		95
#define	PERI_TSRX4		96
#define	PERI_TSRX5		97
#define	PERI_TSRX6		98
#define	PERI_TSRX7		99
#define	PERI_TSRX8		100
#define	PERI_RESERVED30		101
#define	PERI_RESERVED31		102
#define	PERI_RESERVED32		103
#define	PERI_CB_WDT		104
#define	PERI_RESERVED33		105
#define	PERI_RESERVED34		106
#define	PERI_RESERVED35		107
#define	PERI_OUT0		108
#define	PERI_OUT1		109
#define	PERI_OUT2		110
#define	PERI_OUT3		111
#define	PERI_OUT4		112
#define	PERI_OUT5		113
#define	PERI_MAX		114

/* I/O Bus pwdn/swreset */
#define IOBUS_IC_TC		  0
#define IOBUS_CEC1		  1
#define IOBUS_RESERVED02	  2
#define IOBUS_RESERVED03	  3
#define IOBUS_RESERVED04	  4
#define IOBUS_RESERVED05	  5
#define IOBUS_RESERVED06	  6
#define IOBUS_DMA0		  7
#define IOBUS_DMA1		  8
#define IOBUS_DMA2		  9
#define IOBUS_DMA		 10
#define IOBUS_RESERVED11	 11
#define IOBUS_PWM		 12
#define IOBUS_RESERVED13	 13
#define IOBUS_I2C_S2		 14
#define IOBUS_RESERVED15	 15
#define IOBUS_REMOCON		 16
#define IOBUS_TSADC		 17
#define IOBUS_RESERVED18	 18
#define IOBUS_RESERVED19	 19
#define IOBUS_PRT		 20
#define IOBUS_ADMA0		 21
#define IOBUS_DAI0		 22
#define IOBUS_SPDIF0		 23
#define IOBUS_AUDIO0		 24
#define IOBUS_ADMA1		 25
#define IOBUS_DAI1		 26
#define IOBUS_SPDIF1		 27
#define IOBUS_AUDIO1		 28
#define IOBUS_I2C_M0		 29
#define IOBUS_I2C_M1		 30
#define IOBUS_I2C_M2		 31
#define IOBUS_I2C_M3		 32 //  0
#define IOBUS_I2C_S0		 33 // 1
#define IOBUS_I2C_S1		 34 // 2
#define IOBUS_I2C0		 35 // 3
#define IOBUS_I2C1		 36 // 4
#define IOBUS_MUSTBE0_37	 37 // 5
#define IOBUS_MUSTBE0_38	 38 // 6
#define IOBUS_MUSTBE0_39	 39 // 7
#define IOBUS_MUSTBE0_40	 40 // 8
#define IOBUS_RESERVED41	 41 // 9
#define IOBUS_RESERVED42	 42 //10
#define IOBUS_RESERVED43	 43 //11
#define IOBUS_RESERVED44	 44 //12
#define IOBUS_RESERVED45	 45 //13
#define IOBUS_RESERVED46	 46 //14
#define IOBUS_RESERVED47	 47 //15
#define IOBUS_RESERVED48	 48 //16
#define IOBUS_GPSB_2		 49 //17
#define IOBUS_RESERVED50	 50 //18
#define IOBUS_GPSB0		 51 //19
#define IOBUS_GPSB1		 52 //20
#define IOBUS_GPSB2		 53 //21
#define IOBUS_GPSB3		 54 //22
#define IOBUS_GPSB4		 55 //23
#define IOBUS_GPSB5		 56 //24
#define IOBUS_GPSB		 57 //25
#define IOBUS_RESERVED58	 58 //26
#define IOBUS_I2C_S3		 59 //27
#define IOBUS_I2C_M4		 60 //28
#define IOBUS_I2C_M5		 61 //29
#define IOBUS_I2C_M6		 62 //30
#define IOBUS_I2C_M7		 63 //31
#define IOBUS_UART0		 64 // 0
#define IOBUS_UART1		 65 // 1
#define IOBUS_RESERVED66	 66 // 2
#define IOBUS_RESERVED67	 67 // 3
#define IOBUS_RESERVED68	 68 // 4
#define IOBUS_RESERVED69	 69 // 5
#define IOBUS_RESERVED70	 70 // 6
#define IOBUS_UART7		 71 // 7
#define IOBUS_SMARTCARD0	 72 // 8
#define IOBUS_SMARTCARD1	 73 // 9
#define IOBUS_RESERVED74	 74 //10
#define IOBUS_RESERVED75	 75 //11
#define IOBUS_RESERVED76	 76 //12
#define IOBUS_RESERVED77	 77 //13
#define IOBUS_RESERVED78	 78 //14
#define IOBUS_SMARTCARD7	 79 //15

#define IOBUS_UDMA0		 80 //16
#define IOBUS_UDMA1		 81 //17
#define IOBUS_UDMA2		 82 //18
#define IOBUS_UDMA3		 83 //19
#define IOBUS_UART_SMARTCARD0	 84 //20
#define IOBUS_UART_SMARTCARD1	 85 //21
#define IOBUS_RESERVED86	 86 //22
#define IOBUS_RESERVED87	 87 //23
#define IOBUS_RESERVED88	 88 //24
#define IOBUS_RESERVED89	 89 //25
#define IOBUS_RESERVED90	 90 //26
#define IOBUS_RESERVED91	 91 //27
#define IOBUS_RESERVED92	 92 //28
#define IOBUS_RESERVED93	 93 //29
#define IOBUS_RESERVED94	 94 //30
#define IOBUS_RESERVED95	 95 //31
#define IOBUS_GDMA1		 96 // 0
#define IOBUS_CIPHER		 97 // 1
#define IOBUS_SDMMC0		 98 // 2
#define IOBUS_SDMMC1		 99 // 3
#define IOBUS_SDMMC2		100 // 4
#define IOBUS_SDMMC		101 // 5
#define IOBUS_SMC		102 // 6
#define IOBUS_NFC		103 // 7
#define IOBUS_EDICFG		104 // 8
#define IOBUS_EDI		105 // 9
#define IOBUS_RTC		106 //10
#define IOBUS_MAX		128

/* Display Bus pwdn/swreset */
#define DDIBUS_VIOC		0
#define DDIBUS_NTSCPAL		1
#define DDIBUS_HDMI		2
#define DDIBUS_VIOCEX		5
#define DDIBUS_DOLBY		8
#define DDIBUS_SAR		10
#define DDIBUS_MADI		11
#define DDIBUS_MAX		16

/* Video Bus pwdn/swreset */
#define VIDEOBUS_JPEG		0
#define VIDEOBUS_BODA_BUS	1
#define VIDEOBUS_BODA_CORE	2
#define VIDEOBUS_HEVC_BUS	3
#define VIDEOBUS_HEVC_CORE	4
#define VIDEOBUS_MAX		5

/* High-Speed I/O Bus pwdn/swreset */
#define HSIOBUS_RESERVED00	0
#define HSIOBUS_RESERVED01	1
#define HSIOBUS_GMAC		2
#define HSIOBUS_RESERVED03	3
#define HSIOBUS_RESERVED04	4
#define HSIOBUS_RESERVED05	5
#define HSIOBUS_USB20H		6
#define HSIOBUS_RESERVED07	7
#define HSIOBUS_RESERVED08	8
#define HSIOBUS_RESERVED09	9
#define HSIOBUS_RESERVED10	10
#define HSIOBUS_RESERVED11	11
#define HSIOBUS_RESERVED12	12
#define HSIOBUS_RESERVED13	13
#define HSIOBUS_RESERVED14	14
#define HSIOBUS_RESERVED15	15
#define HSIOBUS_RESERVED16	16
#define HSIOBUS_RESERVED17	17
#define HSIOBUS_CIPHER		18
#define HSIOBUS_DWC_OTG		19
#define HSIOBUS_RESERVED20	20
#define HSIOBUS_SECURE_WRAP	21
#define HSIOBUS_TRNG		22
#define HSIOBUS_RESERVED23	23
#define HSIOBUS_RESERVED24	24
#define HSIOBUS_RESERVED25	25
#define HSIOBUS_RESERVED26	26
#define HSIOBUS_RESERVED27	27
#define HSIOBUS_RESERVED28	28
#define HSIOBUS_RESERVED29	29
#define HSIOBUS_RESERVED30	30
#define HSIOBUS_RESERVED31	31
#define HSIOBUS_MAX		32

/* TOP Isolation Control */
#define ISOIP_TOP_VLD		0
#define ISOIP_TOP_POR		1
#define ISOIP_TOP_ECID		2
#define ISOIP_TOP_OSC		3
#define ISOIP_TOP_TSADC		4
#define ISOIP_TOP_RTC		5
#define ISOIP_TOP_U30		6
#define ISOIP_TOP_U20H		7
#define ISOIP_TOP_OTG		8
#define ISOIP_TOP_PCIE		9
#define ISOIP_TOP_OTP		10
#define ISOIP_TOP_TSEN		11
#define ISOIP_TOP_DPLL		12
#define ISOIP_TOP_NPLL		13
#define ISOIP_TOP_MBPLL		14
#define ISOIP_TOP_DWC1		15
#define ISOIP_TOP_DWC0		16
#define ISOIP_TOP_MAX		17

/* Display Bus Isolation Control */
#define ISOIP_DDB_HDMI		0
#define ISOIP_DDB_LVDS		1
#define ISOIP_DDB_VDAC		2
#define ISOIP_DDB_MAX		3

#endif
