{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 20:51:21 2009 " "Info: Processing started: Fri Dec 04 20:51:21 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divider4_5 -c divider4_5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off divider4_5 -c divider4_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/divider4_5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RTL/divider4_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider4_5 " "Info: Found entity 1: divider4_5" {  } { { "RTL/divider4_5.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/divider4_5/RTL/divider4_5.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "divider4_5 " "Info: Elaborating entity \"divider4_5\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "RTL/divider4_5.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/divider4_5/RTL/divider4_5.v" 69 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Warning: Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[0\] " "Warning (15610): No output dependent on input pin \"data_in\[0\]\"" {  } { { "RTL/divider4_5.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/divider4_5/RTL/divider4_5.v" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[1\] " "Warning (15610): No output dependent on input pin \"data_in\[1\]\"" {  } { { "RTL/divider4_5.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/divider4_5/RTL/divider4_5.v" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[2\] " "Warning (15610): No output dependent on input pin \"data_in\[2\]\"" {  } { { "RTL/divider4_5.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/divider4_5/RTL/divider4_5.v" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[3\] " "Warning (15610): No output dependent on input pin \"data_in\[3\]\"" {  } { { "RTL/divider4_5.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/divider4_5/RTL/divider4_5.v" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[4\] " "Warning (15610): No output dependent on input pin \"data_in\[4\]\"" {  } { { "RTL/divider4_5.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/divider4_5/RTL/divider4_5.v" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[5\] " "Warning (15610): No output dependent on input pin \"data_in\[5\]\"" {  } { { "RTL/divider4_5.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/divider4_5/RTL/divider4_5.v" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[6\] " "Warning (15610): No output dependent on input pin \"data_in\[6\]\"" {  } { { "RTL/divider4_5.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/divider4_5/RTL/divider4_5.v" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[7\] " "Warning (15610): No output dependent on input pin \"data_in\[7\]\"" {  } { { "RTL/divider4_5.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/divider4_5/RTL/divider4_5.v" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[8\] " "Warning (15610): No output dependent on input pin \"data_in\[8\]\"" {  } { { "RTL/divider4_5.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/divider4_5/RTL/divider4_5.v" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[9\] " "Warning (15610): No output dependent on input pin \"data_in\[9\]\"" {  } { { "RTL/divider4_5.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/进阶类/divider4_5/RTL/divider4_5.v" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Info: Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Info: Implemented 14 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Allocated 136 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 20:51:24 2009 " "Info: Processing ended: Fri Dec 04 20:51:24 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
