Running: xsim.dir/tb_add_sub_systemverilog_behav/xsimk.exe -simmode gui -wdb tb_add_sub_systemverilog_behav.wdb -simrunnum 0 -socket 61160
Design successfully loaded
Design Loading Memory Usage: 7016 KB (Peak: 7016 KB)
Design Loading CPU Usage: 0 ms
