
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.088221                       # Number of seconds simulated
sim_ticks                                 88220564000                       # Number of ticks simulated
final_tick                                88220564000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1025155                       # Simulator instruction rate (inst/s)
host_op_rate                                  1689435                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2032766176                       # Simulator tick rate (ticks/s)
host_mem_usage                                 664260                       # Number of bytes of host memory used
host_seconds                                    43.40                       # Real time elapsed on the host
sim_insts                                    44490958                       # Number of instructions simulated
sim_ops                                      73320242                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  88220564000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           26624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          452672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             479296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        26624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        46720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           46720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             7073                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7489                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           730                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                730                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             301789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            5131139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5432928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        301789                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           301789                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          529582                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               529582                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          529582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            301789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           5131139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5962510                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  88220564000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  88220564000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20878045                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816733                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           169                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           107                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  88220564000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  88220564000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59518508                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            42                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     88220564000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        176441128                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44490958                       # Number of instructions committed
system.cpu.committedOps                      73320242                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72798305                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1981                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944950                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232663                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72798305                       # number of integer instructions
system.cpu.num_fp_insts                          1981                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163696258                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63588314                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3803                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1504                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27637979                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933767                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694773                       # number of memory refs
system.cpu.num_load_insts                    20878041                       # Number of load instructions
system.cpu.num_store_insts                    5816732                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  176441128                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5575014                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175849      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45445643     61.98%     62.22% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.22% # Class of executed instruction
system.cpu.op_class::IntDiv                   1003001      1.37%     63.59% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAlu                       76      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCvt                      110      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMisc                     216      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::MemRead                 20877971     28.48%     92.07% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816305      7.93%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  70      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73320242                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  88220564000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.008244                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694778                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45459                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            587.227568                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   510.008244                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996110                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996110                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          434                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53435015                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53435015                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  88220564000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20839291                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20839291                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5794536                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5794536                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26633827                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26633827                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26633827                       # number of overall hits
system.cpu.dcache.overall_hits::total        26633827                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38754                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38754                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        22197                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22197                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        60951                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          60951                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        60951                       # number of overall misses
system.cpu.dcache.overall_misses::total         60951                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1070107000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1070107000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    922001000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    922001000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1992108000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1992108000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1992108000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1992108000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20878045                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20878045                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694778                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694778                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694778                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694778                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001856                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001856                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003816                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003816                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002283                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002283                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002283                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002283                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 27612.814161                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27612.814161                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 41537.189710                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41537.189710                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 32683.762366                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32683.762366                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 32683.762366                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32683.762366                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        43623                       # number of writebacks
system.cpu.dcache.writebacks::total             43623                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38754                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38754                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        22197                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        22197                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        60951                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        60951                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        60951                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        60951                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1031353000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1031353000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    899804000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    899804000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1931157000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1931157000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1931157000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1931157000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001856                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001856                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003816                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003816                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002283                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002283                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002283                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002283                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 26612.814161                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26612.814161                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 40537.189710                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40537.189710                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 31683.762366                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31683.762366                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 31683.762366                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31683.762366                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44947                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  88220564000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  88220564000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  88220564000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           280.284440                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59518508                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               418                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          142388.775120                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   280.284440                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.547431                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.547431                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          247                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.677734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119037434                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119037434                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  88220564000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59518090                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59518090                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59518090                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59518090                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59518090                       # number of overall hits
system.cpu.icache.overall_hits::total        59518090                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          418                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           418                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          418                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            418                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          418                       # number of overall misses
system.cpu.icache.overall_misses::total           418                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     76544000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     76544000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     76544000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     76544000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     76544000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     76544000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59518508                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59518508                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59518508                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59518508                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59518508                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59518508                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 183119.617225                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 183119.617225                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 183119.617225                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 183119.617225                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 183119.617225                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 183119.617225                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           71                       # number of writebacks
system.cpu.icache.writebacks::total                71                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          418                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          418                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          418                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          418                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          418                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          418                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     76126000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     76126000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     76126000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     76126000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     76126000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     76126000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 182119.617225                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 182119.617225                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 182119.617225                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 182119.617225                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 182119.617225                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 182119.617225                       # average overall mshr miss latency
system.cpu.icache.replacements                     71                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  88220564000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  88220564000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  88220564000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2019.104631                       # Cycle average of tags in use
system.l2.tags.total_refs                      106387                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24290                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.379868                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.448440                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         11.216791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2006.439400                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005477                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.979707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985891                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1781                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    875386                       # Number of tag accesses
system.l2.tags.data_accesses                   875386                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  88220564000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        43623                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43623                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           71                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               71                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             15492                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                15492                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                261                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   261                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          21371                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21371                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     2                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 21632                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21634                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    2                       # number of overall hits
system.l2.overall_hits::cpu.data                21632                       # number of overall hits
system.l2.overall_hits::total                   21634                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6444                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6444                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           416                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              416                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17383                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17383                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 416                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23827                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24243                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                416                       # number of overall misses
system.l2.overall_misses::cpu.data              23827                       # number of overall misses
system.l2.overall_misses::total                 24243                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    685348500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     685348500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     75474500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     75474500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    727454500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    727454500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      75474500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1412803000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1488277500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     75474500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1412803000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1488277500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        43623                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43623                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           71                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           71                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         15492                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15492                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6705                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6705                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          418                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            418                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38754                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38754                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               418                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45459                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45877                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              418                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45459                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45877                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.961074                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.961074                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.995215                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.995215                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.448547                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.448547                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.995215                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.524143                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.528435                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.995215                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.524143                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.528435                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 106354.515829                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106354.515829                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 181429.086538                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 181429.086538                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 41848.616464                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 41848.616464                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 181429.086538                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 59294.204054                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61389.988863                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 181429.086538                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 59294.204054                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61389.988863                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21836                       # number of writebacks
system.l2.writebacks::total                     21836                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data         6444                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6444                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          416                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          416                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17383                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17383                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            416                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23827                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24243                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           416                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24243                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    620908500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    620908500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     71314500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     71314500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    553624500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    553624500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     71314500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1174533000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1245847500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     71314500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1174533000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1245847500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.961074                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.961074                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.995215                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.995215                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.448547                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.448547                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.995215                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.524143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.528435                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.995215                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.524143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.528435                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 96354.515829                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96354.515829                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 171429.086538                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 171429.086538                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 31848.616464                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 31848.616464                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 171429.086538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 49294.204054                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51389.988863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 171429.086538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 49294.204054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51389.988863                       # average overall mshr miss latency
system.l2.replacements                          22242                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  88220564000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  5966.045042                       # Cycle average of tags in use
system.l3.tags.total_refs                       46179                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      8127                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      5.682171                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks       49.247435                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst        213.631963                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       5703.165643                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.006012                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.026078                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.696187                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.728277                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          6462                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         6253                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.788818                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    100509                       # Number of tag accesses
system.l3.tags.data_accesses                   100509                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  88220564000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21836                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21836                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 44                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    44                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data          16710                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             16710                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                 16754                       # number of demand (read+write) hits
system.l3.demand_hits::total                    16754                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                16754                       # number of overall hits
system.l3.overall_hits::total                   16754                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6400                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6400                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          416                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          673                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            1089                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 416                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                7073                       # number of demand (read+write) misses
system.l3.demand_misses::total                   7489                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                416                       # number of overall misses
system.l3.overall_misses::cpu.data               7073                       # number of overall misses
system.l3.overall_misses::total                  7489                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    543118500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     543118500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     66322500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data    169573500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    235896000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      66322500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     712692000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        779014500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     66322500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    712692000                       # number of overall miss cycles
system.l3.overall_miss_latency::total       779014500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21836                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21836                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6444                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6444                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          416                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17383                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17799                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               416                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23827                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                24243                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              416                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23827                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               24243                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.993172                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.993172                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.038716                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.061183                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.296848                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.308914                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.296848                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.308914                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 84862.265625                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 84862.265625                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 159429.086538                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 251966.567608                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 216617.079890                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 159429.086538                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 100762.335643                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 104021.164374                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 159429.086538                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 100762.335643                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 104021.164374                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  730                       # number of writebacks
system.l3.writebacks::total                       730                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks           12                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            12                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6400                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6400                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          416                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          673                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         1089                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            416                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data           7073                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              7489                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           416                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data          7073                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             7489                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    479118500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    479118500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     62162500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data    162843500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    225006000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     62162500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    641962000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    704124500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     62162500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    641962000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    704124500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.993172                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.993172                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.038716                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.061183                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.296848                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.308914                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.296848                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.308914                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 74862.265625                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 74862.265625                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 149429.086538                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 241966.567608                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 206617.079890                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 149429.086538                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 90762.335643                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 94021.164374                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 149429.086538                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 90762.335643                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 94021.164374                       # average overall mshr miss latency
system.l3.replacements                           1665                       # number of replacements
system.membus.snoop_filter.tot_requests          8487                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          998                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  88220564000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1089                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          730                       # Transaction distribution
system.membus.trans_dist::CleanEvict               88                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6400                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6400                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1089                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        15796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        15796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  15796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       526016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       526016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  526016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7489                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7489    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7489                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11411000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           37449000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  88220564000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             39172                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        65459                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           71                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2589                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           15492                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15492                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6705                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6705                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           418                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38754                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          907                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       166849                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                167756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        31296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5701248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5732544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           23101                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1397504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           129488                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            3.178403                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.382853                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 106387     82.16%     82.16% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  23101     17.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             129488                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           96887500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            627000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          75934500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        46191                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        21948                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            859                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          859                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  88220564000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17799                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        22566                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            1047                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6444                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6444                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17799                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        70434                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      2949056                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            1665                       # Total snoops (count)
system.tol3bus.snoopTraffic                     46720                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            25908                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.033156                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.179047                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  25049     96.68%     96.68% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    859      3.32%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              25908                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           44931500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          36364500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
