<div id="pf2c5" class="pf w0 h0" data-page-no="2c5"><div class="pc pc2c5 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg2c5.png"/><div class="t m0 x9 he y1c7 ff1 fs1 fc0 sc0 ls0 ws0">38.4.3<span class="_ _b"> </span>Address matching</div><div class="t m0 x9 hf y34bd ff3 fs5 fc0 sc0 ls0 ws0">All received addresses can be requested in 7-bit or 10-bit address format.</div><div class="t m0 x33 hf y34be ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>AD[7:1] in Address Register 1, which contains the I2C primary slave address, always</div><div class="t m0 x117 hf y34bf ff3 fs5 fc0 sc0 ls0 ws0">participates in the address matching process. It provides a 7-bit address.</div><div class="t m0 x33 hf y3e69 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>If the ADEXT bit is set, AD[10:8] in Control Register 2 participates in the address</div><div class="t m0 x117 hf y3e6a ff3 fs5 fc0 sc0 ls0 ws0">matching process. It extends the I2C primary slave address to a 10-bit address.</div><div class="t m0 x9 hf y2b55 ff3 fs5 fc0 sc0 ls0 ws0">Additional conditions that affect address matching include:</div><div class="t m0 x33 hf y2b56 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>If the GCAEN bit is set, general call participates the address matching process.</div><div class="t m0 x33 hf y35ee ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>If the ALERTEN bit is set, alert response participates the address matching process.</div><div class="t m0 x33 hf y3e6b ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>If the SIICAEN bit is set, Address Register 2 participates in the address matching</div><div class="t m0 x117 hf y3e6c ff3 fs5 fc0 sc0 ls0">process.</div><div class="t m0 x33 hf y3e6d ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>If the Range Address register is programmed to a nonzero value, the range address</div><div class="t m0 x117 hf y3e6e ff3 fs5 fc0 sc0 ls0 ws0">itself participates in the address matching process.</div><div class="t m0 x33 hf y3e6f ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>If the RMEN bit is set, any address within the range of values of Address Register 1</div><div class="t m0 x117 hf y3e70 ff3 fs5 fc0 sc0 ls0 ws0">and the Range Address register participates in the address matching process. The</div><div class="t m0 x117 hf y3e71 ff3 fs5 fc0 sc0 ls0 ws0">Range Address register must be programmed to a value greater than the value of</div><div class="t m0 x117 hf y3e72 ff3 fs5 fc0 sc0 ls0 ws0">Address Register 1.</div><div class="t m0 x9 hf y3a41 ff3 fs5 fc0 sc0 ls0 ws0">When the I2C module responds to one of these addresses, it acts as a slave-receiver and</div><div class="t m0 x9 hf y3a42 ff3 fs5 fc0 sc0 ls0 ws0">the IAAS bit is set after the address cycle. Software must read the Data register after the</div><div class="t m0 x9 hf y3a43 ff3 fs5 fc0 sc0 ls0 ws0">first byte transfer to determine that the address is matched.</div><div class="t m0 x9 he y3e73 ff1 fs1 fc0 sc0 ls0 ws0">38.4.4<span class="_ _b"> </span>System management bus specification</div><div class="t m0 x9 hf y2739 ff3 fs5 fc0 sc0 ls0 ws0">SMBus provides a control bus for system and power management related tasks. A system</div><div class="t m0 x9 hf y3e74 ff3 fs5 fc0 sc0 ls0 ws0">can use SMBus to pass messages to and from devices instead of tripping individual</div><div class="t m0 x9 hf y3e75 ff3 fs5 fc0 sc0 ls0 ws0">control lines. Removing the individual control lines reduces pin count. Accepting</div><div class="t m0 x9 hf y3e76 ff3 fs5 fc0 sc0 ls0 ws0">messages ensures future expandability. With the system management bus, a device can</div><div class="t m0 x9 hf y3a49 ff3 fs5 fc0 sc0 ls0 ws0">provide manufacturer information, tell the system what its model/part number is, save its</div><div class="t m0 x9 hf y3a4a ff3 fs5 fc0 sc0 ls0 ws0">state for a suspend event, report different types of errors, accept control parameters, and</div><div class="t m0 x9 hf y3a4b ff3 fs5 fc0 sc0 ls0 ws0">return its status.</div><div class="t m0 x9 h1b y3e77 ff1 fsc fc0 sc0 ls0 ws4bd">38.4.4.1 Timeouts</div><div class="t m0 x9 hf y3e78 ff3 fs5 fc0 sc0 ls0 ws0">The T<span class="fs8 ws198 vc">TIMEOUT,MIN</span> parameter allows a master or slave to conclude that a defective device</div><div class="t m0 x9 hf y3e79 ff3 fs5 fc0 sc0 ls0 ws0">is holding the clock low indefinitely or a master is intentionally trying to drive devices</div><div class="t m0 x9 hf y3e7a ff3 fs5 fc0 sc0 ls0 ws0">off the bus. The slave device must release the bus (stop driving the bus and let SCL and</div><div class="t m0 x122 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 38 Inter-Integrated Circuit (I2C)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>709</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
