# Traffic Light Verilog Project

Description:
Traffic light project made to be implemented on a FPGA written in Verilog using the Vivado software

Includes:
50T constraint file for communication with input/outputs on FPGA board

Verilog files:
Traffic Light Driver
2-to-4 Decoder
4-to-7Seg Decoder
4-to-1 MUX
Slow Clock Generator
Fast Clock Generator
T Flip-Flop
Counter
