

================================================================
== Vivado HLS Report for 'yolo_upsamp_top'
================================================================
* Date:           Sun Jul 21 21:07:29 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        yolo_upsamp_fp_2019_64
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        2.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5445|  5445|  5445|  5445|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     7|     7|         1|          -|          -|     8|    no    |
        |- Loop 2  |     7|     7|         1|          -|          -|     8|    no    |
        |- Loop 3  |     7|     7|         1|          -|          -|     8|    no    |
        |- Loop 4  |     7|     7|         1|          -|          -|     8|    no    |
        |- Loop 5  |  5411|  5411|         5|          1|          1|  5408|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|    701|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      36|     40|    -|
|Memory           |        4|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    683|    -|
|Register         |        0|      -|     961|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      2|     997|   1520|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|   ~0  |   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+--------------------------------+---------+-------+----+----+-----+
    |             Instance             |             Module             | BRAM_18K| DSP48E| FF | LUT| URAM|
    +----------------------------------+--------------------------------+---------+-------+----+----+-----+
    |yolo_upsamp_top_CTRL_BUS_s_axi_U  |yolo_upsamp_top_CTRL_BUS_s_axi  |        0|      0|  36|  40|    0|
    +----------------------------------+--------------------------------+---------+-------+----+----+-----+
    |Total                             |                                |        0|      0|  36|  40|    0|
    +----------------------------------+--------------------------------+---------+-------+----+----+-----+

    * DSP48E: 
    +-------------------------------------------------+----------------------------------------------+--------------+
    |                     Instance                    |                    Module                    |  Expression  |
    +-------------------------------------------------+----------------------------------------------+--------------+
    |yolo_upsamp_top_mac_muladd_4ns_5ns_4ns_8_1_1_U2  |yolo_upsamp_top_mac_muladd_4ns_5ns_4ns_8_1_1  | i0 * i1 + i2 |
    |yolo_upsamp_top_mac_muladd_5ns_4ns_4ns_8_1_1_U1  |yolo_upsamp_top_mac_muladd_5ns_4ns_4ns_8_1_1  | i0 + i1 * i2 |
    +-------------------------------------------------+----------------------------------------------+--------------+

    * Memory: 
    +------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |                Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |line_buff_group_0_va_U  |yolo_upsamp_top_line_buff_group_0_va  |        1|  0|   0|    0|   104|   16|     1|         1664|
    |line_buff_group_1_va_U  |yolo_upsamp_top_line_buff_group_0_va  |        1|  0|   0|    0|   104|   16|     1|         1664|
    |line_buff_group_2_va_U  |yolo_upsamp_top_line_buff_group_0_va  |        1|  0|   0|    0|   104|   16|     1|         1664|
    |line_buff_group_3_va_U  |yolo_upsamp_top_line_buff_group_0_va  |        1|  0|   0|    0|   104|   16|     1|         1664|
    +------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                                      |        4|  0|   0|    0|   416|   64|     4|         6656|
    +------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln10_fu_544_p2                   |     +    |      0|  0|  12|           3|           1|
    |add_ln11_fu_562_p2                   |     +    |      0|  0|  12|           3|           1|
    |add_ln12_fu_580_p2                   |     +    |      0|  0|  12|           3|           1|
    |add_ln15_fu_604_p2                   |     +    |      0|  0|  17|           1|          13|
    |add_ln17_1_fu_654_p2                 |     +    |      0|  0|  14|          10|           1|
    |add_ln19_1_fu_640_p2                 |     +    |      0|  0|  15|           9|           1|
    |add_ln21_1_fu_1050_p2                |     +    |      0|  0|  15|           6|           1|
    |add_ln627_1_fu_550_p2                |     +    |      0|  0|  15|           7|           4|
    |add_ln627_2_fu_568_p2                |     +    |      0|  0|  15|           7|           4|
    |add_ln627_3_fu_586_p2                |     +    |      0|  0|  15|           7|           4|
    |add_ln627_fu_532_p2                  |     +    |      0|  0|  15|           7|           4|
    |add_ln9_fu_526_p2                    |     +    |      0|  0|  12|           3|           1|
    |col_idx_fu_883_p2                    |     +    |      0|  0|  13|           1|           4|
    |col_stride_fu_955_p2                 |     +    |      0|  0|  10|           1|           2|
    |input_ch_idx_fu_1044_p2              |     +    |      0|  0|  13|           4|           1|
    |row_idx_fu_706_p2                    |     +    |      0|  0|  13|           1|           4|
    |row_stride_fu_792_p2                 |     +    |      0|  0|  10|           1|           2|
    |and_ln17_1_fu_858_p2                 |    and   |      0|  0|   2|           1|           1|
    |and_ln17_2_fu_864_p2                 |    and   |      0|  0|   2|           1|           1|
    |and_ln17_3_fu_870_p2                 |    and   |      0|  0|   2|           1|           1|
    |and_ln17_fu_845_p2                   |    and   |      0|  0|   2|           1|           1|
    |and_ln52_10_fu_628_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln52_11_fu_822_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln52_12_fu_943_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln52_13_fu_949_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln52_1_fu_1026_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln52_2_fu_1032_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln52_3_fu_732_p2                 |    and   |      0|  0|   2|           1|           1|
    |and_ln52_4_fu_737_p2                 |    and   |      0|  0|   2|           1|           1|
    |and_ln52_5_fu_748_p2                 |    and   |      0|  0|   2|           1|           1|
    |and_ln52_6_fu_753_p2                 |    and   |      0|  0|   2|           1|           1|
    |and_ln52_7_fu_758_p2                 |    and   |      0|  0|   2|           1|           1|
    |and_ln52_8_fu_769_p2                 |    and   |      0|  0|   2|           1|           1|
    |and_ln52_9_fu_780_p2                 |    and   |      0|  0|   2|           1|           1|
    |and_ln52_fu_684_p2                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_io                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter2     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1185                    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op171_read_state8       |    and   |      0|  0|   2|           1|           1|
    |curr_output_last_V_fu_1038_p2        |    and   |      0|  0|   2|           1|           1|
    |inStream_V_data_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |inStream_V_data_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |inStream_V_dest_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_dest_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_id_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |inStream_V_id_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |inStream_V_keep_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_keep_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_strb_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_strb_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_user_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_user_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |outStream_V_data_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |outStream_V_data_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |outStream_V_dest_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_dest_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_id_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |outStream_V_id_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |outStream_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_strb_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_strb_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_556_p2                  |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln11_fu_574_p2                  |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln12_fu_592_p2                  |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln15_fu_598_p2                  |   icmp   |      0|  0|  13|          13|          13|
    |icmp_ln17_fu_610_p2                  |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln19_fu_622_p2                  |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln21_fu_774_p2                  |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln23_fu_763_p2                  |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln52_1_fu_678_p2                |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln52_2_fu_700_p2                |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln52_3_fu_719_p2                |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln52_4_fu_1020_p2               |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln52_5_fu_742_p2                |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln52_6_fu_816_p2                |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln52_7_fu_907_p2                |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln52_8_fu_998_p2                |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln52_fu_668_p2                  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln9_fu_538_p2                   |   icmp   |      0|  0|   9|           3|           2|
    |inStream_V_data_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |inStream_V_dest_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |inStream_V_id_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |inStream_V_keep_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |inStream_V_strb_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |inStream_V_user_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_data_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_id_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_strb_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_11001            |    or    |      0|  0|   2|           1|           1|
    |ap_block_state11                     |    or    |      0|  0|   2|           1|           1|
    |or_ln17_1_fu_840_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln17_fu_634_p2                    |    or    |      0|  0|   2|           1|           1|
    |or_ln21_1_fu_967_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln21_fu_961_p2                    |    or    |      0|  0|   2|           1|           1|
    |or_ln26_1_fu_984_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln26_fu_694_p2                    |    or    |      0|  0|   2|           1|           1|
    |or_ln52_1_fu_894_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln52_fu_889_p2                    |    or    |      0|  0|   2|           1|           1|
    |select_ln15_fu_785_p3                |  select  |      0|  0|   4|           1|           4|
    |select_ln17_1_fu_809_p3              |  select  |      0|  0|   2|           1|           1|
    |select_ln17_2_fu_828_p3              |  select  |      0|  0|   2|           1|           1|
    |select_ln17_3_fu_851_p3              |  select  |      0|  0|   2|           1|           1|
    |select_ln17_4_fu_876_p3              |  select  |      0|  0|   2|           1|           2|
    |select_ln17_5_fu_660_p3              |  select  |      0|  0|  10|           1|           1|
    |select_ln17_fu_798_p3                |  select  |      0|  0|   4|           1|           1|
    |select_ln19_fu_646_p3                |  select  |      0|  0|   9|           1|           1|
    |select_ln21_1_fu_990_p3              |  select  |      0|  0|   2|           1|           1|
    |select_ln21_2_fu_1004_p3             |  select  |      0|  0|   2|           1|           1|
    |select_ln21_3_fu_1012_p3             |  select  |      0|  0|   2|           1|           2|
    |select_ln21_4_fu_1056_p3             |  select  |      0|  0|   6|           1|           1|
    |select_ln21_fu_972_p3                |  select  |      0|  0|   4|           1|           1|
    |select_ln52_1_fu_725_p3              |  select  |      0|  0|   2|           1|           1|
    |select_ln52_2_fu_899_p3              |  select  |      0|  0|   2|           1|           1|
    |select_ln52_3_fu_913_p3              |  select  |      0|  0|   2|           1|           1|
    |select_ln52_4_fu_921_p3              |  select  |      0|  0|   4|           1|           4|
    |select_ln52_5_fu_929_p3              |  select  |      0|  0|   2|           1|           1|
    |select_ln52_fu_712_p3                |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln17_fu_835_p2                   |    xor   |      0|  0|   2|           1|           2|
    |xor_ln52_1_fu_937_p2                 |    xor   |      0|  0|   2|           2|           1|
    |xor_ln52_fu_616_p2                   |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0| 701|         267|         228|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |                         Name                        | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                            |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter2                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                              |   9|          2|    1|          2|
    |ap_phi_mux_col_assign_phi_fu_446_p4                  |   9|          2|    4|          8|
    |ap_phi_mux_curr_output_data_sub_3_phi_fu_519_p4      |   9|          2|   16|         32|
    |ap_phi_mux_tmp_data_sub_data_0_s_phi_fu_489_p4       |   9|          2|   16|         32|
    |ap_phi_mux_tmp_data_sub_data_1_s_phi_fu_499_p4       |   9|          2|   16|         32|
    |ap_phi_mux_tmp_data_sub_data_2_s_phi_fu_509_p4       |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter3_curr_output_data_sub_3_reg_516  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_s_reg_486   |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_s_reg_496   |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_s_reg_506   |   9|          2|   16|         32|
    |col_assign_reg_442                                   |   9|          2|    4|          8|
    |col_stride_0_reg_464                                 |   9|          2|    2|          4|
    |inStream_TDATA_blk_n                                 |   9|          2|    1|          2|
    |inStream_V_data_0_data_out                           |   9|          2|   64|        128|
    |inStream_V_data_0_state                              |  15|          3|    2|          6|
    |inStream_V_dest_V_0_data_out                         |   9|          2|    6|         12|
    |inStream_V_dest_V_0_state                            |  15|          3|    2|          6|
    |inStream_V_id_V_0_data_out                           |   9|          2|    5|         10|
    |inStream_V_id_V_0_state                              |  15|          3|    2|          6|
    |inStream_V_keep_V_0_data_out                         |   9|          2|    8|         16|
    |inStream_V_keep_V_0_state                            |  15|          3|    2|          6|
    |inStream_V_strb_V_0_data_out                         |   9|          2|    8|         16|
    |inStream_V_strb_V_0_state                            |  15|          3|    2|          6|
    |inStream_V_user_V_0_data_out                         |   9|          2|    2|          4|
    |inStream_V_user_V_0_state                            |  15|          3|    2|          6|
    |indvar_flatten136_reg_387                            |   9|          2|   13|         26|
    |indvar_flatten27_reg_409                             |   9|          2|    9|         18|
    |indvar_flatten72_reg_398                             |   9|          2|   10|         20|
    |indvar_flatten_reg_453                               |   9|          2|    6|         12|
    |input_ch_idx_0_reg_475                               |   9|          2|    4|          8|
    |line_buff_group_0_va_address0                        |  15|          3|    7|         21|
    |line_buff_group_1_va_address0                        |  15|          3|    7|         21|
    |line_buff_group_2_va_address0                        |  15|          3|    7|         21|
    |line_buff_group_3_va_address0                        |  15|          3|    7|         21|
    |outStream_TDATA_blk_n                                |   9|          2|    1|          2|
    |outStream_V_data_1_data_out                          |   9|          2|   64|        128|
    |outStream_V_data_1_state                             |  15|          3|    2|          6|
    |outStream_V_dest_V_1_data_out                        |   9|          2|    6|         12|
    |outStream_V_dest_V_1_state                           |  15|          3|    2|          6|
    |outStream_V_id_V_1_data_out                          |   9|          2|    5|         10|
    |outStream_V_id_V_1_state                             |  15|          3|    2|          6|
    |outStream_V_keep_V_1_data_out                        |   9|          2|    8|         16|
    |outStream_V_keep_V_1_state                           |  15|          3|    2|          6|
    |outStream_V_last_V_1_data_out                        |   9|          2|    1|          2|
    |outStream_V_last_V_1_state                           |  15|          3|    2|          6|
    |outStream_V_strb_V_1_data_out                        |   9|          2|    8|         16|
    |outStream_V_strb_V_1_state                           |  15|          3|    2|          6|
    |outStream_V_user_V_1_data_out                        |   9|          2|    2|          4|
    |outStream_V_user_V_1_state                           |  15|          3|    2|          6|
    |phi_ln10_reg_321                                     |   9|          2|    3|          6|
    |phi_ln11_reg_343                                     |   9|          2|    3|          6|
    |phi_ln12_reg_365                                     |   9|          2|    3|          6|
    |phi_ln9_reg_299                                      |   9|          2|    3|          6|
    |phi_mul153_reg_332                                   |   9|          2|    7|         14|
    |phi_mul155_reg_354                                   |   9|          2|    7|         14|
    |phi_mul157_reg_376                                   |   9|          2|    7|         14|
    |phi_mul_reg_310                                      |   9|          2|    7|         14|
    |row_idx_0_reg_420                                    |   9|          2|    4|          8|
    |row_stride_0_reg_431                                 |   9|          2|    2|          4|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                | 683|        145|  472|       1004|
    +-----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |and_ln52_10_reg_1342                                 |   1|   0|    1|          0|
    |ap_CS_fsm                                            |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_curr_output_data_sub_3_reg_516  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_s_reg_486   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_s_reg_496   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_s_reg_506   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_curr_output_data_sub_3_reg_516  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_s_reg_486   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_s_reg_496   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_s_reg_506   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_curr_output_data_sub_3_reg_516  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_s_reg_486   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_s_reg_496   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_s_reg_506   |  16|   0|   16|          0|
    |col_assign_reg_442                                   |   4|   0|    4|          0|
    |col_stride_0_reg_464                                 |   2|   0|    2|          0|
    |curr_output_last_V_reg_1398                          |   1|   0|    1|          0|
    |icmp_ln15_reg_1308                                   |   1|   0|    1|          0|
    |icmp_ln17_reg_1317                                   |   1|   0|    1|          0|
    |icmp_ln19_reg_1337                                   |   1|   0|    1|          0|
    |inStream_V_data_0_payload_A                          |  64|   0|   64|          0|
    |inStream_V_data_0_payload_B                          |  64|   0|   64|          0|
    |inStream_V_data_0_sel_rd                             |   1|   0|    1|          0|
    |inStream_V_data_0_sel_wr                             |   1|   0|    1|          0|
    |inStream_V_data_0_state                              |   2|   0|    2|          0|
    |inStream_V_dest_V_0_payload_A                        |   6|   0|    6|          0|
    |inStream_V_dest_V_0_payload_B                        |   6|   0|    6|          0|
    |inStream_V_dest_V_0_sel_rd                           |   1|   0|    1|          0|
    |inStream_V_dest_V_0_sel_wr                           |   1|   0|    1|          0|
    |inStream_V_dest_V_0_state                            |   2|   0|    2|          0|
    |inStream_V_id_V_0_payload_A                          |   5|   0|    5|          0|
    |inStream_V_id_V_0_payload_B                          |   5|   0|    5|          0|
    |inStream_V_id_V_0_sel_rd                             |   1|   0|    1|          0|
    |inStream_V_id_V_0_sel_wr                             |   1|   0|    1|          0|
    |inStream_V_id_V_0_state                              |   2|   0|    2|          0|
    |inStream_V_keep_V_0_payload_A                        |   8|   0|    8|          0|
    |inStream_V_keep_V_0_payload_B                        |   8|   0|    8|          0|
    |inStream_V_keep_V_0_sel_rd                           |   1|   0|    1|          0|
    |inStream_V_keep_V_0_sel_wr                           |   1|   0|    1|          0|
    |inStream_V_keep_V_0_state                            |   2|   0|    2|          0|
    |inStream_V_strb_V_0_payload_A                        |   8|   0|    8|          0|
    |inStream_V_strb_V_0_payload_B                        |   8|   0|    8|          0|
    |inStream_V_strb_V_0_sel_rd                           |   1|   0|    1|          0|
    |inStream_V_strb_V_0_sel_wr                           |   1|   0|    1|          0|
    |inStream_V_strb_V_0_state                            |   2|   0|    2|          0|
    |inStream_V_user_V_0_payload_A                        |   2|   0|    2|          0|
    |inStream_V_user_V_0_payload_B                        |   2|   0|    2|          0|
    |inStream_V_user_V_0_sel_rd                           |   1|   0|    1|          0|
    |inStream_V_user_V_0_sel_wr                           |   1|   0|    1|          0|
    |inStream_V_user_V_0_state                            |   2|   0|    2|          0|
    |indvar_flatten136_reg_387                            |  13|   0|   13|          0|
    |indvar_flatten27_reg_409                             |   9|   0|    9|          0|
    |indvar_flatten72_reg_398                             |  10|   0|   10|          0|
    |indvar_flatten_reg_453                               |   6|   0|    6|          0|
    |input_ch_idx_0_reg_475                               |   4|   0|    4|          0|
    |or_ln17_reg_1351                                     |   1|   0|    1|          0|
    |outStream_V_data_1_payload_A                         |  64|   0|   64|          0|
    |outStream_V_data_1_payload_B                         |  64|   0|   64|          0|
    |outStream_V_data_1_sel_rd                            |   1|   0|    1|          0|
    |outStream_V_data_1_sel_wr                            |   1|   0|    1|          0|
    |outStream_V_data_1_state                             |   2|   0|    2|          0|
    |outStream_V_dest_V_1_payload_A                       |   6|   0|    6|          0|
    |outStream_V_dest_V_1_payload_B                       |   6|   0|    6|          0|
    |outStream_V_dest_V_1_sel_rd                          |   1|   0|    1|          0|
    |outStream_V_dest_V_1_sel_wr                          |   1|   0|    1|          0|
    |outStream_V_dest_V_1_state                           |   2|   0|    2|          0|
    |outStream_V_id_V_1_payload_A                         |   5|   0|    5|          0|
    |outStream_V_id_V_1_payload_B                         |   5|   0|    5|          0|
    |outStream_V_id_V_1_sel_rd                            |   1|   0|    1|          0|
    |outStream_V_id_V_1_sel_wr                            |   1|   0|    1|          0|
    |outStream_V_id_V_1_state                             |   2|   0|    2|          0|
    |outStream_V_keep_V_1_payload_A                       |   8|   0|    8|          0|
    |outStream_V_keep_V_1_payload_B                       |   8|   0|    8|          0|
    |outStream_V_keep_V_1_sel_rd                          |   1|   0|    1|          0|
    |outStream_V_keep_V_1_sel_wr                          |   1|   0|    1|          0|
    |outStream_V_keep_V_1_state                           |   2|   0|    2|          0|
    |outStream_V_last_V_1_payload_A                       |   1|   0|    1|          0|
    |outStream_V_last_V_1_payload_B                       |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_rd                          |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_wr                          |   1|   0|    1|          0|
    |outStream_V_last_V_1_state                           |   2|   0|    2|          0|
    |outStream_V_strb_V_1_payload_A                       |   8|   0|    8|          0|
    |outStream_V_strb_V_1_payload_B                       |   8|   0|    8|          0|
    |outStream_V_strb_V_1_sel_rd                          |   1|   0|    1|          0|
    |outStream_V_strb_V_1_sel_wr                          |   1|   0|    1|          0|
    |outStream_V_strb_V_1_state                           |   2|   0|    2|          0|
    |outStream_V_user_V_1_payload_A                       |   2|   0|    2|          0|
    |outStream_V_user_V_1_payload_B                       |   2|   0|    2|          0|
    |outStream_V_user_V_1_sel_rd                          |   1|   0|    1|          0|
    |outStream_V_user_V_1_sel_wr                          |   1|   0|    1|          0|
    |outStream_V_user_V_1_state                           |   2|   0|    2|          0|
    |phi_ln10_reg_321                                     |   3|   0|    3|          0|
    |phi_ln11_reg_343                                     |   3|   0|    3|          0|
    |phi_ln12_reg_365                                     |   3|   0|    3|          0|
    |phi_ln9_reg_299                                      |   3|   0|    3|          0|
    |phi_mul153_reg_332                                   |   7|   0|    7|          0|
    |phi_mul155_reg_354                                   |   7|   0|    7|          0|
    |phi_mul157_reg_376                                   |   7|   0|    7|          0|
    |phi_mul_reg_310                                      |   7|   0|    7|          0|
    |row_idx_0_reg_420                                    |   4|   0|    4|          0|
    |row_stride_0_reg_431                                 |   2|   0|    2|          0|
    |select_ln21_1_reg_1389                               |   1|   0|    1|          0|
    |select_ln21_reg_1383                                 |   4|   0|    4|          0|
    |select_ln52_4_reg_1377                               |   4|   0|    4|          0|
    |tmp_dest_V_fu_160                                    |   6|   0|    6|          0|
    |tmp_id_V_fu_176                                      |   5|   0|    5|          0|
    |tmp_keep_V_fu_164                                    |   8|   0|    8|          0|
    |tmp_strb_V_fu_168                                    |   8|   0|    8|          0|
    |tmp_user_V_fu_172                                    |   2|   0|    2|          0|
    |xor_ln52_reg_1326                                    |   1|   0|    1|          0|
    |curr_output_last_V_reg_1398                          |  64|  32|    1|          0|
    |icmp_ln15_reg_1308                                   |  64|  32|    1|          0|
    |select_ln21_1_reg_1389                               |  64|  32|    1|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 961|  96|  772|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |  in |    1|    s_axi   |      CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_AWREADY  | out |    1|    s_axi   |      CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_AWADDR   |  in |    4|    s_axi   |      CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_WVALID   |  in |    1|    s_axi   |      CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_WREADY   | out |    1|    s_axi   |      CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_WDATA    |  in |   32|    s_axi   |      CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_WSTRB    |  in |    4|    s_axi   |      CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_ARVALID  |  in |    1|    s_axi   |      CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_ARREADY  | out |    1|    s_axi   |      CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_ARADDR   |  in |    4|    s_axi   |      CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_RVALID   | out |    1|    s_axi   |      CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_RREADY   |  in |    1|    s_axi   |      CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_RDATA    | out |   32|    s_axi   |      CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_RRESP    | out |    2|    s_axi   |      CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_BVALID   | out |    1|    s_axi   |      CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_BREADY   |  in |    1|    s_axi   |      CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_BRESP    | out |    2|    s_axi   |      CTRL_BUS      |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |   yolo_upsamp_top  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   yolo_upsamp_top  | return value |
|interrupt               | out |    1| ap_ctrl_hs |   yolo_upsamp_top  | return value |
|inStream_TDATA          |  in |   64|    axis    |   inStream_V_data  |    pointer   |
|inStream_TVALID         |  in |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TREADY         | out |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TDEST          |  in |    6|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TKEEP          |  in |    8|    axis    |  inStream_V_keep_V |    pointer   |
|inStream_TSTRB          |  in |    8|    axis    |  inStream_V_strb_V |    pointer   |
|inStream_TUSER          |  in |    2|    axis    |  inStream_V_user_V |    pointer   |
|inStream_TLAST          |  in |    1|    axis    |  inStream_V_last_V |    pointer   |
|inStream_TID            |  in |    5|    axis    |   inStream_V_id_V  |    pointer   |
|outStream_TDATA         | out |   64|    axis    |  outStream_V_data  |    pointer   |
|outStream_TREADY        |  in |    1|    axis    |  outStream_V_data  |    pointer   |
|outStream_TVALID        | out |    1|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TDEST         | out |    6|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TKEEP         | out |    8|    axis    | outStream_V_keep_V |    pointer   |
|outStream_TSTRB         | out |    8|    axis    | outStream_V_strb_V |    pointer   |
|outStream_TUSER         | out |    2|    axis    | outStream_V_user_V |    pointer   |
|outStream_TLAST         | out |    1|    axis    | outStream_V_last_V |    pointer   |
|outStream_TID           | out |    5|    axis    |  outStream_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 
4 --> 4 5 
5 --> 5 6 
6 --> 7 
7 --> 11 8 
8 --> 9 
9 --> 10 
10 --> 6 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %outStream_V_data), !map !56"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %inStream_V_data), !map !69"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_V_keep_V), !map !82"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_V_strb_V), !map !86"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !90"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !94"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !98"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !102"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_V_keep_V), !map !106"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_V_strb_V), !map !110"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !114"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !118"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !122"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !126"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @yolo_upsamp_top_str) nounwind"   --->   Operation 26 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (3.25ns)   --->   "%line_buff_group_0_va = alloca [104 x i16], align 2" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:9]   --->   Operation 27 'alloca' 'line_buff_group_0_va' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%line_buff_group_1_va = alloca [104 x i16], align 2" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:10]   --->   Operation 28 'alloca' 'line_buff_group_1_va' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%line_buff_group_2_va = alloca [104 x i16], align 2" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:11]   --->   Operation 29 'alloca' 'line_buff_group_2_va' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%line_buff_group_3_va = alloca [104 x i16], align 2" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:12]   --->   Operation 30 'alloca' 'line_buff_group_3_va' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:5]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %outStream_V_data, i8* %outStream_V_keep_V, i8* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:6]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %inStream_V_data, i8* %inStream_V_keep_V, i8* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:7]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "br label %"hls::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region""   --->   Operation 34 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.10>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%phi_ln9 = phi i3 [ 0, %0 ], [ %add_ln9, %"hls::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region" ]" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:9]   --->   Operation 35 'phi' 'phi_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%phi_mul = phi i7 [ 0, %0 ], [ %add_ln627, %"hls::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region" ]" [/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:627->yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:9]   --->   Operation 36 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.65ns)   --->   "%add_ln9 = add i3 %phi_ln9, 1" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:9]   --->   Operation 37 'add' 'add_ln9' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.87ns)   --->   "%add_ln627 = add i7 %phi_mul, 13" [/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:627->yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:9]   --->   Operation 38 'add' 'add_ln627' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%rbegin_i1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([95 x i8]* @hls_KD_KD_LineBuffe) nounwind" [/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:627->yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:9]   --->   Operation 39 'specregionbegin' 'rbegin_i1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%rend_i57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([95 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i1) nounwind" [/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:627->yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:9]   --->   Operation 40 'specregionend' 'rend_i57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.13ns)   --->   "%icmp_ln9 = icmp eq i3 %phi_ln9, -1" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:9]   --->   Operation 41 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %LineBuffer.1.region1.preheader, label %"hls::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region"" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:9]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.76ns)   --->   "br label %"hls::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region1"" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:10]   --->   Operation 44 'br' <Predicate = (icmp_ln9)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%phi_ln10 = phi i3 [ %add_ln10, %"hls::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region1" ], [ 0, %LineBuffer.1.region1.preheader ]" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:10]   --->   Operation 45 'phi' 'phi_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%phi_mul153 = phi i7 [ %add_ln627_1, %"hls::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region1" ], [ 0, %LineBuffer.1.region1.preheader ]" [/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:627->yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:10]   --->   Operation 46 'phi' 'phi_mul153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.65ns)   --->   "%add_ln10 = add i3 %phi_ln10, 1" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:10]   --->   Operation 47 'add' 'add_ln10' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.87ns)   --->   "%add_ln627_1 = add i7 %phi_mul153, 13" [/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:627->yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:10]   --->   Operation 48 'add' 'add_ln627_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%rbegin_i2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([95 x i8]* @hls_KD_KD_LineBuffe) nounwind" [/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:627->yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:10]   --->   Operation 49 'specregionbegin' 'rbegin_i2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%rend_i55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([95 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i2) nounwind" [/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:627->yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:10]   --->   Operation 50 'specregionend' 'rend_i55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.13ns)   --->   "%icmp_ln10 = icmp eq i3 %phi_ln10, -1" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:10]   --->   Operation 51 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 52 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %LineBuffer.1.region2.preheader, label %"hls::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region1"" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:10]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.76ns)   --->   "br label %"hls::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region2"" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:11]   --->   Operation 54 'br' <Predicate = (icmp_ln10)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%phi_ln11 = phi i3 [ %add_ln11, %"hls::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region2" ], [ 0, %LineBuffer.1.region2.preheader ]" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:11]   --->   Operation 55 'phi' 'phi_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%phi_mul155 = phi i7 [ %add_ln627_2, %"hls::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region2" ], [ 0, %LineBuffer.1.region2.preheader ]" [/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:627->yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:11]   --->   Operation 56 'phi' 'phi_mul155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.65ns)   --->   "%add_ln11 = add i3 %phi_ln11, 1" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:11]   --->   Operation 57 'add' 'add_ln11' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (1.87ns)   --->   "%add_ln627_2 = add i7 %phi_mul155, 13" [/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:627->yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:11]   --->   Operation 58 'add' 'add_ln627_2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%rbegin_i3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([95 x i8]* @hls_KD_KD_LineBuffe) nounwind" [/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:627->yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:11]   --->   Operation 59 'specregionbegin' 'rbegin_i3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%rend_i53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([95 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i3) nounwind" [/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:627->yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:11]   --->   Operation 60 'specregionend' 'rend_i53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.13ns)   --->   "%icmp_ln11 = icmp eq i3 %phi_ln11, -1" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:11]   --->   Operation 61 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 62 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %LineBuffer.1.region3.preheader, label %"hls::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region2"" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:11]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.76ns)   --->   "br label %"hls::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region3"" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:12]   --->   Operation 64 'br' <Predicate = (icmp_ln11)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%phi_ln12 = phi i3 [ %add_ln12, %"hls::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region3" ], [ 0, %LineBuffer.1.region3.preheader ]" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:12]   --->   Operation 65 'phi' 'phi_ln12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%phi_mul157 = phi i7 [ %add_ln627_3, %"hls::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region3" ], [ 0, %LineBuffer.1.region3.preheader ]" [/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:627->yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:12]   --->   Operation 66 'phi' 'phi_mul157' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.65ns)   --->   "%add_ln12 = add i3 %phi_ln12, 1" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:12]   --->   Operation 67 'add' 'add_ln12' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (1.87ns)   --->   "%add_ln627_3 = add i7 %phi_mul157, 13" [/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:627->yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:12]   --->   Operation 68 'add' 'add_ln627_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([95 x i8]* @hls_KD_KD_LineBuffe) nounwind" [/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:627->yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:12]   --->   Operation 69 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([95 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind" [/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:627->yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:12]   --->   Operation 70 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.13ns)   --->   "%icmp_ln12 = icmp eq i3 %phi_ln12, -1" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:12]   --->   Operation 71 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 72 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %.preheader.preheader, label %"hls::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region3"" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:12]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_dest_V = alloca i6"   --->   Operation 74 'alloca' 'tmp_dest_V' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_keep_V = alloca i8"   --->   Operation 75 'alloca' 'tmp_keep_V' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_strb_V = alloca i8"   --->   Operation 76 'alloca' 'tmp_strb_V' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_user_V = alloca i2"   --->   Operation 77 'alloca' 'tmp_user_V' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_id_V = alloca i5"   --->   Operation 78 'alloca' 'tmp_id_V' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (1.76ns)   --->   "br label %.preheader" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 79 'br' <Predicate = (icmp_ln12)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 5.67>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%indvar_flatten136 = phi i13 [ %add_ln15, %hls_label_0_end ], [ 0, %.preheader.preheader ]" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:15]   --->   Operation 80 'phi' 'indvar_flatten136' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%indvar_flatten72 = phi i10 [ %select_ln17_5, %hls_label_0_end ], [ 0, %.preheader.preheader ]" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:17]   --->   Operation 81 'phi' 'indvar_flatten72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%indvar_flatten27 = phi i9 [ %select_ln19, %hls_label_0_end ], [ 0, %.preheader.preheader ]" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:19]   --->   Operation 82 'phi' 'indvar_flatten27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (2.09ns)   --->   "%icmp_ln15 = icmp eq i13 %indvar_flatten136, -2784" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:15]   --->   Operation 83 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (1.67ns)   --->   "%add_ln15 = add i13 1, %indvar_flatten136" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:15]   --->   Operation 84 'add' 'add_ln15' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (1.77ns)   --->   "%icmp_ln17 = icmp eq i10 %indvar_flatten72, 416" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:17]   --->   Operation 85 'icmp' 'icmp_ln17' <Predicate = (!icmp_ln15)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.97ns)   --->   "%xor_ln52 = xor i1 %icmp_ln17, true" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 86 'xor' 'xor_ln52' <Predicate = (!icmp_ln15)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (1.66ns)   --->   "%icmp_ln19 = icmp eq i9 %indvar_flatten27, 208" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:19]   --->   Operation 87 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln15)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.97ns)   --->   "%and_ln52_10 = and i1 %icmp_ln19, %xor_ln52" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 88 'and' 'and_ln52_10' <Predicate = (!icmp_ln15)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.97ns)   --->   "%or_ln17 = or i1 %and_ln52_10, %icmp_ln17" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:17]   --->   Operation 89 'or' 'or_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (1.82ns)   --->   "%add_ln19_1 = add i9 %indvar_flatten27, 1" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:19]   --->   Operation 90 'add' 'add_ln19_1' <Predicate = (!icmp_ln15)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.96ns)   --->   "%select_ln19 = select i1 %or_ln17, i9 1, i9 %add_ln19_1" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:19]   --->   Operation 91 'select' 'select_ln19' <Predicate = (!icmp_ln15)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (1.73ns)   --->   "%add_ln17_1 = add i10 %indvar_flatten72, 1" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:17]   --->   Operation 92 'add' 'add_ln17_1' <Predicate = (!icmp_ln15)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.68ns)   --->   "%select_ln17_5 = select i1 %icmp_ln17, i10 1, i10 %add_ln17_1" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:17]   --->   Operation 93 'select' 'select_ln17_5' <Predicate = (!icmp_ln15)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.66>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%row_idx_0 = phi i4 [ %select_ln15, %hls_label_0_end ], [ 0, %.preheader.preheader ]" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:15]   --->   Operation 94 'phi' 'row_idx_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%row_stride_0 = phi i2 [ %select_ln17_4, %hls_label_0_end ], [ 0, %.preheader.preheader ]" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:17]   --->   Operation 95 'phi' 'row_stride_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%col_assign = phi i4 [ %select_ln52_4, %hls_label_0_end ], [ 0, %.preheader.preheader ]" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 96 'phi' 'col_assign' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 [ %select_ln21_4, %hls_label_0_end ], [ 0, %.preheader.preheader ]" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:21]   --->   Operation 97 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%col_stride_0 = phi i2 [ %select_ln21_3, %hls_label_0_end ], [ 0, %.preheader.preheader ]" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:21]   --->   Operation 98 'phi' 'col_stride_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%input_ch_idx_0 = phi i4 [ %input_ch_idx, %hls_label_0_end ], [ 0, %.preheader.preheader ]"   --->   Operation 99 'phi' 'input_ch_idx_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (1.30ns)   --->   "%icmp_ln52 = icmp eq i4 %row_idx_0, -4" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 100 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i2 %row_stride_0 to i1" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:17]   --->   Operation 101 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.95ns)   --->   "%icmp_ln52_1 = icmp eq i2 %row_stride_0, 1" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 102 'icmp' 'icmp_ln52_1' <Predicate = (!and_ln52_10)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.97ns)   --->   "%and_ln52 = and i1 %icmp_ln52, %icmp_ln52_1" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 103 'and' 'and_ln52' <Predicate = (!and_ln52_10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i2 %col_stride_0 to i1" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:21]   --->   Operation 104 'trunc' 'trunc_ln21' <Predicate = (!and_ln52_10)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.97ns)   --->   "%or_ln26 = or i1 %trunc_ln21, %trunc_ln17" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:26]   --->   Operation 105 'or' 'or_ln26' <Predicate = (!and_ln52_10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.95ns)   --->   "%icmp_ln52_2 = icmp eq i2 %col_stride_0, 1" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 106 'icmp' 'icmp_ln52_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %1, label %hls_label_0_begin" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:15]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (1.73ns)   --->   "%row_idx = add i4 1, %row_idx_0" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:15]   --->   Operation 108 'add' 'row_idx' <Predicate = (!icmp_ln15)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.99ns)   --->   "%select_ln52 = select i1 %icmp_ln17, i2 0, i2 %row_stride_0" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 109 'select' 'select_ln52' <Predicate = (!icmp_ln15)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (1.30ns)   --->   "%icmp_ln52_3 = icmp eq i4 %row_idx, -4" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 110 'icmp' 'icmp_ln52_3' <Predicate = (!icmp_ln15 & icmp_ln17 & and_ln52_10)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln52_11)   --->   "%select_ln52_1 = select i1 %icmp_ln17, i1 %icmp_ln52_3, i1 %icmp_ln52" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 111 'select' 'select_ln52_1' <Predicate = (!icmp_ln15 & and_ln52_10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln17_1)   --->   "%and_ln52_3 = and i1 %trunc_ln17, %xor_ln52" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 112 'and' 'and_ln52_3' <Predicate = (!icmp_ln15 & !and_ln52_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln17_2)   --->   "%and_ln52_4 = and i1 %and_ln52, %xor_ln52" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 113 'and' 'and_ln52_4' <Predicate = (!icmp_ln15 & !and_ln52_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (1.30ns)   --->   "%icmp_ln52_5 = icmp eq i4 %col_assign, -4" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 114 'icmp' 'icmp_ln52_5' <Predicate = (!icmp_ln15)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_3)   --->   "%and_ln52_5 = and i1 %icmp_ln52_5, %xor_ln52" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 115 'and' 'and_ln52_5' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_5)   --->   "%and_ln52_6 = and i1 %or_ln26, %xor_ln52" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 116 'and' 'and_ln52_6' <Predicate = (!icmp_ln15 & !and_ln52_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_2)   --->   "%and_ln52_7 = and i1 %icmp_ln52_2, %xor_ln52" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 117 'and' 'and_ln52_7' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (1.30ns)   --->   "%icmp_ln23 = icmp eq i4 %input_ch_idx_0, -8" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:23]   --->   Operation 118 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln52_13)   --->   "%and_ln52_8 = and i1 %icmp_ln23, %xor_ln52" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 119 'and' 'and_ln52_8' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (1.42ns)   --->   "%icmp_ln21 = icmp eq i6 %indvar_flatten, 16" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:21]   --->   Operation 120 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln15)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln17_3)   --->   "%and_ln52_9 = and i1 %icmp_ln21, %xor_ln52" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 121 'and' 'and_ln52_9' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (1.02ns)   --->   "%select_ln15 = select i1 %icmp_ln17, i4 %row_idx, i4 %row_idx_0" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:15]   --->   Operation 122 'select' 'select_ln15' <Predicate = (!icmp_ln15)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (1.56ns)   --->   "%row_stride = add i2 1, %select_ln52" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:17]   --->   Operation 123 'add' 'row_stride' <Predicate = (!icmp_ln15)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (1.02ns)   --->   "%select_ln17 = select i1 %or_ln17, i4 0, i4 %col_assign" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:17]   --->   Operation 124 'select' 'select_ln17' <Predicate = (!icmp_ln15)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = trunc i2 %row_stride to i1" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:17]   --->   Operation 125 'trunc' 'trunc_ln17_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln17_1 = select i1 %and_ln52_10, i1 %trunc_ln17_1, i1 %and_ln52_3" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:17]   --->   Operation 126 'select' 'select_ln17_1' <Predicate = (!icmp_ln15)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.95ns)   --->   "%icmp_ln52_6 = icmp eq i2 %select_ln52, 0" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 127 'icmp' 'icmp_ln52_6' <Predicate = (!icmp_ln15 & and_ln52_10)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln52_11 = and i1 %select_ln52_1, %icmp_ln52_6" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 128 'and' 'and_ln52_11' <Predicate = (!icmp_ln15 & and_ln52_10)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln17_2 = select i1 %and_ln52_10, i1 %and_ln52_11, i1 %and_ln52_4" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:17]   --->   Operation 129 'select' 'select_ln17_2' <Predicate = (!icmp_ln15)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node or_ln17_1)   --->   "%xor_ln17 = xor i1 %icmp_ln19, true" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:17]   --->   Operation 130 'xor' 'xor_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln17_1 = or i1 %icmp_ln17, %xor_ln17" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:17]   --->   Operation 131 'or' 'or_ln17_1' <Predicate = (!icmp_ln15)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_3)   --->   "%and_ln17 = and i1 %and_ln52_5, %or_ln17_1" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:17]   --->   Operation 132 'and' 'and_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_5)   --->   "%select_ln17_3 = select i1 %and_ln52_10, i1 %trunc_ln17_1, i1 %and_ln52_6" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:17]   --->   Operation 133 'select' 'select_ln17_3' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_2)   --->   "%and_ln17_1 = and i1 %and_ln52_7, %or_ln17_1" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:17]   --->   Operation 134 'and' 'and_ln17_1' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln52_13)   --->   "%and_ln17_2 = and i1 %and_ln52_8, %or_ln17_1" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:17]   --->   Operation 135 'and' 'and_ln17_2' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln17_3 = and i1 %and_ln52_9, %or_ln17_1" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:17]   --->   Operation 136 'and' 'and_ln17_3' <Predicate = (!icmp_ln15)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.99ns)   --->   "%select_ln17_4 = select i1 %and_ln52_10, i2 %row_stride, i2 %select_ln52" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:17]   --->   Operation 137 'select' 'select_ln17_4' <Predicate = (!icmp_ln15)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (1.73ns)   --->   "%col_idx = add i4 1, %select_ln17" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:19]   --->   Operation 138 'add' 'col_idx' <Predicate = (!icmp_ln15)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node or_ln52_1)   --->   "%or_ln52 = or i1 %and_ln17_3, %and_ln52_10" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 139 'or' 'or_ln52' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln52_1 = or i1 %or_ln52, %icmp_ln17" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 140 'or' 'or_ln52_1' <Predicate = (!icmp_ln15)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.99ns)   --->   "%select_ln52_2 = select i1 %or_ln52_1, i2 0, i2 %col_stride_0" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 141 'select' 'select_ln52_2' <Predicate = (!icmp_ln15)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (1.30ns)   --->   "%icmp_ln52_7 = icmp eq i4 %col_idx, -4" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 142 'icmp' 'icmp_ln52_7' <Predicate = (!icmp_ln15)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln52_3 = select i1 %and_ln17_3, i1 %icmp_ln52_7, i1 %and_ln17" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 143 'select' 'select_ln52_3' <Predicate = (!icmp_ln15)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (1.02ns)   --->   "%select_ln52_4 = select i1 %and_ln17_3, i4 %col_idx, i4 %select_ln17" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 144 'select' 'select_ln52_4' <Predicate = (!icmp_ln15)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln52_5 = select i1 %and_ln17_3, i1 %select_ln17_1, i1 %select_ln17_3" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 145 'select' 'select_ln52_5' <Predicate = (!icmp_ln15)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.97ns)   --->   "%xor_ln52_1 = xor i1 %and_ln17_3, true" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 146 'xor' 'xor_ln52_1' <Predicate = (!icmp_ln15)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_2)   --->   "%and_ln52_12 = and i1 %and_ln17_1, %xor_ln52_1" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 147 'and' 'and_ln52_12' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln52_13 = and i1 %and_ln17_2, %xor_ln52_1" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 148 'and' 'and_ln52_13' <Predicate = (!icmp_ln15)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (1.56ns)   --->   "%col_stride = add i2 1, %select_ln52_2" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:21]   --->   Operation 149 'add' 'col_stride' <Predicate = (!icmp_ln15)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%or_ln21 = or i1 %and_ln52_13, %and_ln17_3" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:21]   --->   Operation 150 'or' 'or_ln21' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%or_ln21_1 = or i1 %or_ln21, %or_ln17" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:21]   --->   Operation 151 'or' 'or_ln21_1' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln21 = select i1 %or_ln21_1, i4 0, i4 %input_ch_idx_0" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:21]   --->   Operation 152 'select' 'select_ln21' <Predicate = (!icmp_ln15)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_1)   --->   "%trunc_ln21_1 = trunc i2 %col_stride to i1" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:21]   --->   Operation 153 'trunc' 'trunc_ln21_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_1)   --->   "%or_ln26_1 = or i1 %trunc_ln21_1, %select_ln17_1" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:26]   --->   Operation 154 'or' 'or_ln26_1' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln21_1 = select i1 %and_ln52_13, i1 %or_ln26_1, i1 %select_ln52_5" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:21]   --->   Operation 155 'select' 'select_ln21_1' <Predicate = (!icmp_ln15)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.95ns)   --->   "%icmp_ln52_8 = icmp eq i2 %select_ln52_2, 0" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 156 'icmp' 'icmp_ln52_8' <Predicate = (!icmp_ln15)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln21_2 = select i1 %and_ln52_13, i1 %icmp_ln52_8, i1 %and_ln52_12" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:21]   --->   Operation 157 'select' 'select_ln21_2' <Predicate = (!icmp_ln15)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.99ns)   --->   "%select_ln21_3 = select i1 %and_ln52_13, i2 %col_stride, i2 %select_ln52_2" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:21]   --->   Operation 158 'select' 'select_ln21_3' <Predicate = (!icmp_ln15)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %select_ln21_1, label %getval.exit, label %insert_top.exit70" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:26]   --->   Operation 159 'br' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (1.30ns)   --->   "%icmp_ln52_4 = icmp eq i4 %select_ln21, 7" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 160 'icmp' 'icmp_ln52_4' <Predicate = (!icmp_ln15)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node curr_output_last_V)   --->   "%and_ln52_1 = and i1 %select_ln21_2, %icmp_ln52_4" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 161 'and' 'and_ln52_1' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node curr_output_last_V)   --->   "%and_ln52_2 = and i1 %and_ln52_1, %select_ln52_3" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 162 'and' 'and_ln52_2' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.97ns) (out node of the LUT)   --->   "%curr_output_last_V = and i1 %and_ln52_2, %select_ln17_2" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 163 'and' 'curr_output_last_V' <Predicate = (!icmp_ln15)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (1.73ns)   --->   "%input_ch_idx = add i4 %select_ln21, 1" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:23]   --->   Operation 164 'add' 'input_ch_idx' <Predicate = (!icmp_ln15)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (1.82ns)   --->   "%add_ln21_1 = add i6 %indvar_flatten, 1" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:21]   --->   Operation 165 'add' 'add_ln21_1' <Predicate = (!icmp_ln15)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (1.18ns)   --->   "%select_ln21_4 = select i1 %or_ln52_1, i6 1, i6 %add_ln21_1" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:21]   --->   Operation 166 'select' 'select_ln21_4' <Predicate = (!icmp_ln15)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 9.63>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5408, i64 5408, i64 5408)"   --->   Operation 167 'speclooptripcount' 'empty_10' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i4 %select_ln52_4 to i8" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:52]   --->   Operation 168 'zext' 'zext_ln52' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:24]   --->   Operation 169 'specregionbegin' 'tmp' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:25]   --->   Operation 170 'specpipeline' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%empty_8 = call { i64, i8, i8, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P(i64* %inStream_V_data, i8* %inStream_V_keep_V, i8* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:29]   --->   Operation 171 'read' 'empty_8' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_8, 0" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:29]   --->   Operation 172 'extractvalue' 'tmp_data' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_keep_V_4 = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_8, 1" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:29]   --->   Operation 173 'extractvalue' 'tmp_keep_V_4' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_strb_V_4 = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_8, 2" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:29]   --->   Operation 174 'extractvalue' 'tmp_strb_V_4' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_user_V_4 = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_8, 3" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:29]   --->   Operation 175 'extractvalue' 'tmp_user_V_4' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_id_V_4 = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_8, 5" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:29]   --->   Operation 176 'extractvalue' 'tmp_id_V_4' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_dest_V_4 = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_8, 6" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:29]   --->   Operation 177 'extractvalue' 'tmp_dest_V_4' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%curr_input_data_sub_s = trunc i64 %tmp_data to i16" [yolo_upsamp_fp_2019_64/src/yolo_stream.h:8->yolo_upsamp_fp_2019_64/src/yolo_stream.h:16->yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:29]   --->   Operation 178 'trunc' 'curr_input_data_sub_s' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%curr_input_data_sub_1 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data, i32 16, i32 31)" [yolo_upsamp_fp_2019_64/src/yolo_stream.h:8->yolo_upsamp_fp_2019_64/src/yolo_stream.h:16->yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:29]   --->   Operation 179 'partselect' 'curr_input_data_sub_1' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%curr_input_data_sub_2 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data, i32 32, i32 47)" [yolo_upsamp_fp_2019_64/src/yolo_stream.h:8->yolo_upsamp_fp_2019_64/src/yolo_stream.h:16->yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:29]   --->   Operation 180 'partselect' 'curr_input_data_sub_2' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%curr_input_data_sub_3 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data, i32 48, i32 63)" [yolo_upsamp_fp_2019_64/src/yolo_stream.h:8->yolo_upsamp_fp_2019_64/src/yolo_stream.h:16->yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:29]   --->   Operation 181 'partselect' 'curr_input_data_sub_3' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i4 %select_ln21 to i8" [/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:765->/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:883->yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:30]   --->   Operation 182 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (3.36ns) (grouped into DSP with root node add_ln203_1)   --->   "%mul_ln203_1 = mul i8 13, %zext_ln203_1" [/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:765->/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:883->yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:30]   --->   Operation 183 'mul' 'mul_ln203_1' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 184 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln203_1 = add i8 %zext_ln52, %mul_ln203_1" [/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:765->/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:883->yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:30]   --->   Operation 184 'add' 'add_ln203_1' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln203_1 = sext i8 %add_ln203_1 to i64" [/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:765->/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:883->yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:30]   --->   Operation 185 'sext' 'sext_ln203_1' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%line_buff_group_0_va_1 = getelementptr [104 x i16]* %line_buff_group_0_va, i64 0, i64 %sext_ln203_1" [/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:765->/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:883->yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:30]   --->   Operation 186 'getelementptr' 'line_buff_group_0_va_1' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%line_buff_group_1_va_1 = getelementptr [104 x i16]* %line_buff_group_1_va, i64 0, i64 %sext_ln203_1" [/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:765->/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:883->yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:31]   --->   Operation 187 'getelementptr' 'line_buff_group_1_va_1' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%line_buff_group_2_va_1 = getelementptr [104 x i16]* %line_buff_group_2_va, i64 0, i64 %sext_ln203_1" [/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:765->/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:883->yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:32]   --->   Operation 188 'getelementptr' 'line_buff_group_2_va_1' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%line_buff_group_3_va_1 = getelementptr [104 x i16]* %line_buff_group_3_va, i64 0, i64 %sext_ln203_1" [/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:765->/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:883->yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:33]   --->   Operation 189 'getelementptr' 'line_buff_group_3_va_1' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (3.25ns)   --->   "store i16 %curr_input_data_sub_s, i16* %line_buff_group_0_va_1, align 2" [/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:765->/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:883->yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:30]   --->   Operation 190 'store' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_8 : Operation 191 [1/1] (3.25ns)   --->   "store i16 %curr_input_data_sub_1, i16* %line_buff_group_1_va_1, align 2" [/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:765->/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:883->yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:31]   --->   Operation 191 'store' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_8 : Operation 192 [1/1] (3.25ns)   --->   "store i16 %curr_input_data_sub_2, i16* %line_buff_group_2_va_1, align 2" [/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:765->/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:883->yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:32]   --->   Operation 192 'store' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_8 : Operation 193 [1/1] (3.25ns)   --->   "store i16 %curr_input_data_sub_3, i16* %line_buff_group_3_va_1, align 2" [/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:765->/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:883->yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:33]   --->   Operation 193 'store' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "store i5 %tmp_id_V_4, i5* %tmp_id_V" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:41]   --->   Operation 194 'store' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "store i2 %tmp_user_V_4, i2* %tmp_user_V" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:41]   --->   Operation 195 'store' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "store i8 %tmp_strb_V_4, i8* %tmp_strb_V" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:41]   --->   Operation 196 'store' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "store i8 %tmp_keep_V_4, i8* %tmp_keep_V" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:41]   --->   Operation 197 'store' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "store i6 %tmp_dest_V_4, i6* %tmp_dest_V" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:41]   --->   Operation 198 'store' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_8 : Operation 199 [1/1] (1.76ns)   --->   "br label %hls_label_0_end" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:41]   --->   Operation 199 'br' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 1.76>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %select_ln21 to i8" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:44]   --->   Operation 200 'zext' 'zext_ln203' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (3.36ns) (grouped into DSP with root node add_ln203)   --->   "%mul_ln203 = mul i8 %zext_ln203, 13" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:44]   --->   Operation 201 'mul' 'mul_ln203' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 202 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln203 = add i8 %mul_ln203, %zext_ln52" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:44]   --->   Operation 202 'add' 'add_ln203' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i8 %add_ln203 to i64" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:44]   --->   Operation 203 'sext' 'sext_ln203' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%line_buff_group_0_va_2 = getelementptr [104 x i16]* %line_buff_group_0_va, i64 0, i64 %sext_ln203" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:44]   --->   Operation 204 'getelementptr' 'line_buff_group_0_va_2' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%line_buff_group_1_va_2 = getelementptr [104 x i16]* %line_buff_group_1_va, i64 0, i64 %sext_ln203" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:45]   --->   Operation 205 'getelementptr' 'line_buff_group_1_va_2' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 0.00>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%line_buff_group_2_va_2 = getelementptr [104 x i16]* %line_buff_group_2_va, i64 0, i64 %sext_ln203" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:46]   --->   Operation 206 'getelementptr' 'line_buff_group_2_va_2' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%line_buff_group_3_va_2 = getelementptr [104 x i16]* %line_buff_group_3_va, i64 0, i64 %sext_ln203" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:47]   --->   Operation 207 'getelementptr' 'line_buff_group_3_va_2' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 0.00>
ST_8 : Operation 208 [2/2] (3.25ns)   --->   "%curr_output_data_sub = load i16* %line_buff_group_0_va_2, align 2" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:44]   --->   Operation 208 'load' 'curr_output_data_sub' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_8 : Operation 209 [2/2] (3.25ns)   --->   "%curr_output_data_sub_1 = load i16* %line_buff_group_1_va_2, align 2" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:45]   --->   Operation 209 'load' 'curr_output_data_sub_1' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_8 : Operation 210 [2/2] (3.25ns)   --->   "%curr_output_data_sub_2 = load i16* %line_buff_group_2_va_2, align 2" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:46]   --->   Operation 210 'load' 'curr_output_data_sub_2' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_8 : Operation 211 [2/2] (3.25ns)   --->   "%line_buff_group_3_va_3 = load i16* %line_buff_group_3_va_2, align 2" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:47]   --->   Operation 211 'load' 'line_buff_group_3_va_3' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>

State 9 <SV = 8> <Delay = 5.02>
ST_9 : Operation 212 [1/2] (3.25ns)   --->   "%curr_output_data_sub = load i16* %line_buff_group_0_va_2, align 2" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:44]   --->   Operation 212 'load' 'curr_output_data_sub' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_9 : Operation 213 [1/2] (3.25ns)   --->   "%curr_output_data_sub_1 = load i16* %line_buff_group_1_va_2, align 2" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:45]   --->   Operation 213 'load' 'curr_output_data_sub_1' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_9 : Operation 214 [1/2] (3.25ns)   --->   "%curr_output_data_sub_2 = load i16* %line_buff_group_2_va_2, align 2" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:46]   --->   Operation 214 'load' 'curr_output_data_sub_2' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_9 : Operation 215 [1/2] (3.25ns)   --->   "%line_buff_group_3_va_3 = load i16* %line_buff_group_3_va_2, align 2" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:47]   --->   Operation 215 'load' 'line_buff_group_3_va_3' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_9 : Operation 216 [1/1] (1.76ns)   --->   "br label %hls_label_0_end"   --->   Operation 216 'br' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 1.76>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_0_s = phi i16 [ %curr_input_data_sub_s, %insert_top.exit70 ], [ %curr_output_data_sub, %getval.exit ]"   --->   Operation 217 'phi' 'tmp_data_sub_data_0_s' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_1_s = phi i16 [ %curr_input_data_sub_1, %insert_top.exit70 ], [ %curr_output_data_sub_1, %getval.exit ]"   --->   Operation 218 'phi' 'tmp_data_sub_data_1_s' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_2_s = phi i16 [ %curr_input_data_sub_2, %insert_top.exit70 ], [ %curr_output_data_sub_2, %getval.exit ]"   --->   Operation 219 'phi' 'tmp_data_sub_data_2_s' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%curr_output_data_sub_3 = phi i16 [ %curr_input_data_sub_3, %insert_top.exit70 ], [ %line_buff_group_3_va_3, %getval.exit ]"   --->   Operation 220 'phi' 'curr_output_data_sub_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%curr_output_dest_V = load i6* %tmp_dest_V" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:59]   --->   Operation 221 'load' 'curr_output_dest_V' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%curr_output_keep_V = load i8* %tmp_keep_V" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:59]   --->   Operation 222 'load' 'curr_output_keep_V' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%curr_output_strb_V = load i8* %tmp_strb_V" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:59]   --->   Operation 223 'load' 'curr_output_strb_V' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%curr_output_user_V = load i2* %tmp_user_V" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:59]   --->   Operation 224 'load' 'curr_output_user_V' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (0.00ns)   --->   "%curr_output_id_V = load i5* %tmp_id_V" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:59]   --->   Operation 225 'load' 'curr_output_id_V' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_data_1 = call i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16(i16 %curr_output_data_sub_3, i16 %tmp_data_sub_data_2_s, i16 %tmp_data_sub_data_1_s, i16 %tmp_data_sub_data_0_s)" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:59]   --->   Operation 226 'bitconcatenate' 'tmp_data_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 227 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P(i64* %outStream_V_data, i8* %outStream_V_keep_V, i8* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i64 %tmp_data_1, i8 %curr_output_keep_V, i8 %curr_output_strb_V, i2 %curr_output_user_V, i1 %curr_output_last_V, i5 %curr_output_id_V, i6 %curr_output_dest_V)" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:59]   --->   Operation 227 'write' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 228 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P(i64* %outStream_V_data, i8* %outStream_V_keep_V, i8* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i64 %tmp_data_1, i8 %curr_output_keep_V, i8 %curr_output_strb_V, i2 %curr_output_user_V, i1 %curr_output_last_V, i5 %curr_output_id_V, i6 %curr_output_dest_V)" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:59]   --->   Operation 228 'write' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp)" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:61]   --->   Operation 229 'specregionend' 'empty_9' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (0.00ns)   --->   "br label %.preheader" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:23]   --->   Operation 230 'br' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 231 [1/1] (0.00ns)   --->   "ret void" [yolo_upsamp_fp_2019_64/src/yolo_upsamp.cpp:67]   --->   Operation 231 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
spectopmodule_ln0      (spectopmodule    ) [ 000000000000]
line_buff_group_0_va   (alloca           ) [ 001111111110]
line_buff_group_1_va   (alloca           ) [ 001111111110]
line_buff_group_2_va   (alloca           ) [ 001111111110]
line_buff_group_3_va   (alloca           ) [ 001111111110]
specinterface_ln5      (specinterface    ) [ 000000000000]
specinterface_ln6      (specinterface    ) [ 000000000000]
specinterface_ln7      (specinterface    ) [ 000000000000]
br_ln0                 (br               ) [ 011000000000]
phi_ln9                (phi              ) [ 001000000000]
phi_mul                (phi              ) [ 001000000000]
add_ln9                (add              ) [ 011000000000]
add_ln627              (add              ) [ 011000000000]
rbegin_i1              (specregionbegin  ) [ 000000000000]
rend_i57               (specregionend    ) [ 000000000000]
icmp_ln9               (icmp             ) [ 001000000000]
empty                  (speclooptripcount) [ 000000000000]
br_ln9                 (br               ) [ 011000000000]
br_ln10                (br               ) [ 001100000000]
phi_ln10               (phi              ) [ 000100000000]
phi_mul153             (phi              ) [ 000100000000]
add_ln10               (add              ) [ 001100000000]
add_ln627_1            (add              ) [ 001100000000]
rbegin_i2              (specregionbegin  ) [ 000000000000]
rend_i55               (specregionend    ) [ 000000000000]
icmp_ln10              (icmp             ) [ 000100000000]
empty_5                (speclooptripcount) [ 000000000000]
br_ln10                (br               ) [ 001100000000]
br_ln11                (br               ) [ 000110000000]
phi_ln11               (phi              ) [ 000010000000]
phi_mul155             (phi              ) [ 000010000000]
add_ln11               (add              ) [ 000110000000]
add_ln627_2            (add              ) [ 000110000000]
rbegin_i3              (specregionbegin  ) [ 000000000000]
rend_i53               (specregionend    ) [ 000000000000]
icmp_ln11              (icmp             ) [ 000010000000]
empty_6                (speclooptripcount) [ 000000000000]
br_ln11                (br               ) [ 000110000000]
br_ln12                (br               ) [ 000011000000]
phi_ln12               (phi              ) [ 000001000000]
phi_mul157             (phi              ) [ 000001000000]
add_ln12               (add              ) [ 000011000000]
add_ln627_3            (add              ) [ 000011000000]
rbegin_i               (specregionbegin  ) [ 000000000000]
rend_i                 (specregionend    ) [ 000000000000]
icmp_ln12              (icmp             ) [ 000001111110]
empty_7                (speclooptripcount) [ 000000000000]
br_ln12                (br               ) [ 000011000000]
tmp_dest_V             (alloca           ) [ 000000111110]
tmp_keep_V             (alloca           ) [ 000000111110]
tmp_strb_V             (alloca           ) [ 000000111110]
tmp_user_V             (alloca           ) [ 000000111110]
tmp_id_V               (alloca           ) [ 000000111110]
br_ln52                (br               ) [ 000001111110]
indvar_flatten136      (phi              ) [ 000000100000]
indvar_flatten72       (phi              ) [ 000000100000]
indvar_flatten27       (phi              ) [ 000000100000]
icmp_ln15              (icmp             ) [ 000000111110]
add_ln15               (add              ) [ 000001111110]
icmp_ln17              (icmp             ) [ 000000110000]
xor_ln52               (xor              ) [ 000000110000]
icmp_ln19              (icmp             ) [ 000000110000]
and_ln52_10            (and              ) [ 000000110000]
or_ln17                (or               ) [ 000000110000]
add_ln19_1             (add              ) [ 000000000000]
select_ln19            (select           ) [ 000001111110]
add_ln17_1             (add              ) [ 000000000000]
select_ln17_5          (select           ) [ 000001111110]
row_idx_0              (phi              ) [ 000000110000]
row_stride_0           (phi              ) [ 000000110000]
col_assign             (phi              ) [ 000000110000]
indvar_flatten         (phi              ) [ 000000110000]
col_stride_0           (phi              ) [ 000000110000]
input_ch_idx_0         (phi              ) [ 000000110000]
icmp_ln52              (icmp             ) [ 000000000000]
trunc_ln17             (trunc            ) [ 000000000000]
icmp_ln52_1            (icmp             ) [ 000000000000]
and_ln52               (and              ) [ 000000000000]
trunc_ln21             (trunc            ) [ 000000000000]
or_ln26                (or               ) [ 000000000000]
icmp_ln52_2            (icmp             ) [ 000000000000]
br_ln15                (br               ) [ 000000000000]
row_idx                (add              ) [ 000000000000]
select_ln52            (select           ) [ 000000000000]
icmp_ln52_3            (icmp             ) [ 000000000000]
select_ln52_1          (select           ) [ 000000000000]
and_ln52_3             (and              ) [ 000000000000]
and_ln52_4             (and              ) [ 000000000000]
icmp_ln52_5            (icmp             ) [ 000000000000]
and_ln52_5             (and              ) [ 000000000000]
and_ln52_6             (and              ) [ 000000000000]
and_ln52_7             (and              ) [ 000000000000]
icmp_ln23              (icmp             ) [ 000000000000]
and_ln52_8             (and              ) [ 000000000000]
icmp_ln21              (icmp             ) [ 000000000000]
and_ln52_9             (and              ) [ 000000000000]
select_ln15            (select           ) [ 000001111110]
row_stride             (add              ) [ 000000000000]
select_ln17            (select           ) [ 000000000000]
trunc_ln17_1           (trunc            ) [ 000000000000]
select_ln17_1          (select           ) [ 000000000000]
icmp_ln52_6            (icmp             ) [ 000000000000]
and_ln52_11            (and              ) [ 000000000000]
select_ln17_2          (select           ) [ 000000000000]
xor_ln17               (xor              ) [ 000000000000]
or_ln17_1              (or               ) [ 000000000000]
and_ln17               (and              ) [ 000000000000]
select_ln17_3          (select           ) [ 000000000000]
and_ln17_1             (and              ) [ 000000000000]
and_ln17_2             (and              ) [ 000000000000]
and_ln17_3             (and              ) [ 000000000000]
select_ln17_4          (select           ) [ 000001111110]
col_idx                (add              ) [ 000000000000]
or_ln52                (or               ) [ 000000000000]
or_ln52_1              (or               ) [ 000000000000]
select_ln52_2          (select           ) [ 000000000000]
icmp_ln52_7            (icmp             ) [ 000000000000]
select_ln52_3          (select           ) [ 000000000000]
select_ln52_4          (select           ) [ 000001111110]
select_ln52_5          (select           ) [ 000000000000]
xor_ln52_1             (xor              ) [ 000000000000]
and_ln52_12            (and              ) [ 000000000000]
and_ln52_13            (and              ) [ 000000000000]
col_stride             (add              ) [ 000000000000]
or_ln21                (or               ) [ 000000000000]
or_ln21_1              (or               ) [ 000000000000]
select_ln21            (select           ) [ 000000101000]
trunc_ln21_1           (trunc            ) [ 000000000000]
or_ln26_1              (or               ) [ 000000000000]
select_ln21_1          (select           ) [ 000000101110]
icmp_ln52_8            (icmp             ) [ 000000000000]
select_ln21_2          (select           ) [ 000000000000]
select_ln21_3          (select           ) [ 000001111110]
br_ln26                (br               ) [ 000000000000]
icmp_ln52_4            (icmp             ) [ 000000000000]
and_ln52_1             (and              ) [ 000000000000]
and_ln52_2             (and              ) [ 000000000000]
curr_output_last_V     (and              ) [ 000000101110]
input_ch_idx           (add              ) [ 000001111110]
add_ln21_1             (add              ) [ 000000000000]
select_ln21_4          (select           ) [ 000001111110]
empty_10               (speclooptripcount) [ 000000000000]
zext_ln52              (zext             ) [ 000000000000]
tmp                    (specregionbegin  ) [ 000000100110]
specpipeline_ln25      (specpipeline     ) [ 000000000000]
empty_8                (read             ) [ 000000000000]
tmp_data               (extractvalue     ) [ 000000000000]
tmp_keep_V_4           (extractvalue     ) [ 000000000000]
tmp_strb_V_4           (extractvalue     ) [ 000000000000]
tmp_user_V_4           (extractvalue     ) [ 000000000000]
tmp_id_V_4             (extractvalue     ) [ 000000000000]
tmp_dest_V_4           (extractvalue     ) [ 000000000000]
curr_input_data_sub_s  (trunc            ) [ 000000111110]
curr_input_data_sub_1  (partselect       ) [ 000000111110]
curr_input_data_sub_2  (partselect       ) [ 000000111110]
curr_input_data_sub_3  (partselect       ) [ 000000111110]
zext_ln203_1           (zext             ) [ 000000000000]
mul_ln203_1            (mul              ) [ 000000000000]
add_ln203_1            (add              ) [ 000000000000]
sext_ln203_1           (sext             ) [ 000000000000]
line_buff_group_0_va_1 (getelementptr    ) [ 000000000000]
line_buff_group_1_va_1 (getelementptr    ) [ 000000000000]
line_buff_group_2_va_1 (getelementptr    ) [ 000000000000]
line_buff_group_3_va_1 (getelementptr    ) [ 000000000000]
store_ln765            (store            ) [ 000000000000]
store_ln765            (store            ) [ 000000000000]
store_ln765            (store            ) [ 000000000000]
store_ln765            (store            ) [ 000000000000]
store_ln41             (store            ) [ 000000000000]
store_ln41             (store            ) [ 000000000000]
store_ln41             (store            ) [ 000000000000]
store_ln41             (store            ) [ 000000000000]
store_ln41             (store            ) [ 000000000000]
br_ln41                (br               ) [ 000000111110]
zext_ln203             (zext             ) [ 000000000000]
mul_ln203              (mul              ) [ 000000000000]
add_ln203              (add              ) [ 000000000000]
sext_ln203             (sext             ) [ 000000000000]
line_buff_group_0_va_2 (getelementptr    ) [ 000000100100]
line_buff_group_1_va_2 (getelementptr    ) [ 000000100100]
line_buff_group_2_va_2 (getelementptr    ) [ 000000100100]
line_buff_group_3_va_2 (getelementptr    ) [ 000000100100]
curr_output_data_sub   (load             ) [ 000000000000]
curr_output_data_sub_1 (load             ) [ 000000000000]
curr_output_data_sub_2 (load             ) [ 000000000000]
line_buff_group_3_va_3 (load             ) [ 000000000000]
br_ln0                 (br               ) [ 000000000000]
tmp_data_sub_data_0_s  (phi              ) [ 000000100100]
tmp_data_sub_data_1_s  (phi              ) [ 000000100100]
tmp_data_sub_data_2_s  (phi              ) [ 000000100100]
curr_output_data_sub_3 (phi              ) [ 000000100100]
curr_output_dest_V     (load             ) [ 000000100010]
curr_output_keep_V     (load             ) [ 000000100010]
curr_output_strb_V     (load             ) [ 000000100010]
curr_output_user_V     (load             ) [ 000000100010]
curr_output_id_V       (load             ) [ 000000100010]
tmp_data_1             (bitconcatenate   ) [ 000000100010]
write_ln59             (write            ) [ 000000000000]
empty_9                (specregionend    ) [ 000000000000]
br_ln23                (br               ) [ 000001111110]
ret_ln67               (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outStream_V_data">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="yolo_upsamp_top_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="144" class="1004" name="line_buff_group_0_va_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buff_group_0_va/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="line_buff_group_1_va_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buff_group_1_va/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="line_buff_group_2_va_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buff_group_2_va/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="line_buff_group_3_va_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buff_group_3_va/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_dest_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_dest_V/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_keep_V_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_keep_V/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_strb_V_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_strb_V/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_user_V_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_user_V/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_id_V_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_id_V/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="empty_8_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="94" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="0" index="2" bw="8" slack="0"/>
<pin id="184" dir="0" index="3" bw="8" slack="0"/>
<pin id="185" dir="0" index="4" bw="2" slack="0"/>
<pin id="186" dir="0" index="5" bw="1" slack="0"/>
<pin id="187" dir="0" index="6" bw="5" slack="0"/>
<pin id="188" dir="0" index="7" bw="6" slack="0"/>
<pin id="189" dir="1" index="8" bw="94" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_8/8 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="0" index="2" bw="8" slack="0"/>
<pin id="202" dir="0" index="3" bw="8" slack="0"/>
<pin id="203" dir="0" index="4" bw="2" slack="0"/>
<pin id="204" dir="0" index="5" bw="1" slack="0"/>
<pin id="205" dir="0" index="6" bw="5" slack="0"/>
<pin id="206" dir="0" index="7" bw="6" slack="0"/>
<pin id="207" dir="0" index="8" bw="64" slack="0"/>
<pin id="208" dir="0" index="9" bw="8" slack="0"/>
<pin id="209" dir="0" index="10" bw="8" slack="0"/>
<pin id="210" dir="0" index="11" bw="2" slack="0"/>
<pin id="211" dir="0" index="12" bw="1" slack="2"/>
<pin id="212" dir="0" index="13" bw="5" slack="0"/>
<pin id="213" dir="0" index="14" bw="6" slack="0"/>
<pin id="214" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/9 "/>
</bind>
</comp>

<comp id="223" class="1004" name="line_buff_group_0_va_1_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="8" slack="0"/>
<pin id="227" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_va_1/8 "/>
</bind>
</comp>

<comp id="229" class="1004" name="line_buff_group_1_va_1_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="8" slack="0"/>
<pin id="233" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_va_1/8 "/>
</bind>
</comp>

<comp id="235" class="1004" name="line_buff_group_2_va_1_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="8" slack="0"/>
<pin id="239" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_va_1/8 "/>
</bind>
</comp>

<comp id="241" class="1004" name="line_buff_group_3_va_1_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="8" slack="0"/>
<pin id="245" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_va_1/8 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="0" index="1" bw="16" slack="0"/>
<pin id="250" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln765/8 curr_output_data_sub/8 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="0"/>
<pin id="255" dir="0" index="1" bw="16" slack="0"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln765/8 curr_output_data_sub_1/8 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="0"/>
<pin id="261" dir="0" index="1" bw="16" slack="0"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln765/8 curr_output_data_sub_2/8 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="7" slack="0"/>
<pin id="267" dir="0" index="1" bw="16" slack="0"/>
<pin id="268" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln765/8 line_buff_group_3_va_3/8 "/>
</bind>
</comp>

<comp id="271" class="1004" name="line_buff_group_0_va_2_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="8" slack="0"/>
<pin id="275" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_va_2/8 "/>
</bind>
</comp>

<comp id="277" class="1004" name="line_buff_group_1_va_2_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="8" slack="0"/>
<pin id="281" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_va_2/8 "/>
</bind>
</comp>

<comp id="283" class="1004" name="line_buff_group_2_va_2_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="8" slack="0"/>
<pin id="287" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_va_2/8 "/>
</bind>
</comp>

<comp id="289" class="1004" name="line_buff_group_3_va_2_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="8" slack="0"/>
<pin id="293" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_va_2/8 "/>
</bind>
</comp>

<comp id="299" class="1005" name="phi_ln9_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="3" slack="1"/>
<pin id="301" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln9 (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="phi_ln9_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="3" slack="0"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln9/2 "/>
</bind>
</comp>

<comp id="310" class="1005" name="phi_mul_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="7" slack="1"/>
<pin id="312" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="phi_mul_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="7" slack="0"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="321" class="1005" name="phi_ln10_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="3" slack="1"/>
<pin id="323" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln10 (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="phi_ln10_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="3" slack="0"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="1" slack="1"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln10/3 "/>
</bind>
</comp>

<comp id="332" class="1005" name="phi_mul153_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="7" slack="1"/>
<pin id="334" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul153 (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="phi_mul153_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="0"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="1" slack="1"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul153/3 "/>
</bind>
</comp>

<comp id="343" class="1005" name="phi_ln11_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="3" slack="1"/>
<pin id="345" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln11 (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="phi_ln11_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="3" slack="0"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="1" slack="1"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln11/4 "/>
</bind>
</comp>

<comp id="354" class="1005" name="phi_mul155_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="7" slack="1"/>
<pin id="356" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul155 (phireg) "/>
</bind>
</comp>

<comp id="358" class="1004" name="phi_mul155_phi_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="7" slack="0"/>
<pin id="360" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="1" slack="1"/>
<pin id="362" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul155/4 "/>
</bind>
</comp>

<comp id="365" class="1005" name="phi_ln12_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="3" slack="1"/>
<pin id="367" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln12 (phireg) "/>
</bind>
</comp>

<comp id="369" class="1004" name="phi_ln12_phi_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="3" slack="0"/>
<pin id="371" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="1" slack="1"/>
<pin id="373" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln12/5 "/>
</bind>
</comp>

<comp id="376" class="1005" name="phi_mul157_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="7" slack="1"/>
<pin id="378" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul157 (phireg) "/>
</bind>
</comp>

<comp id="380" class="1004" name="phi_mul157_phi_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="7" slack="0"/>
<pin id="382" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="1" slack="1"/>
<pin id="384" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul157/5 "/>
</bind>
</comp>

<comp id="387" class="1005" name="indvar_flatten136_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="13" slack="1"/>
<pin id="389" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten136 (phireg) "/>
</bind>
</comp>

<comp id="391" class="1004" name="indvar_flatten136_phi_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="13" slack="0"/>
<pin id="393" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="2" bw="1" slack="1"/>
<pin id="395" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten136/6 "/>
</bind>
</comp>

<comp id="398" class="1005" name="indvar_flatten72_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="10" slack="1"/>
<pin id="400" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten72 (phireg) "/>
</bind>
</comp>

<comp id="402" class="1004" name="indvar_flatten72_phi_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="10" slack="0"/>
<pin id="404" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="1" slack="1"/>
<pin id="406" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten72/6 "/>
</bind>
</comp>

<comp id="409" class="1005" name="indvar_flatten27_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="9" slack="1"/>
<pin id="411" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten27 (phireg) "/>
</bind>
</comp>

<comp id="413" class="1004" name="indvar_flatten27_phi_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="9" slack="0"/>
<pin id="415" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="416" dir="0" index="2" bw="1" slack="1"/>
<pin id="417" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="418" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten27/6 "/>
</bind>
</comp>

<comp id="420" class="1005" name="row_idx_0_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="4" slack="2"/>
<pin id="422" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="row_idx_0 (phireg) "/>
</bind>
</comp>

<comp id="424" class="1004" name="row_idx_0_phi_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="0"/>
<pin id="426" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="1" slack="2"/>
<pin id="428" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_idx_0/7 "/>
</bind>
</comp>

<comp id="431" class="1005" name="row_stride_0_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="2" slack="2"/>
<pin id="433" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="row_stride_0 (phireg) "/>
</bind>
</comp>

<comp id="435" class="1004" name="row_stride_0_phi_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="2" slack="0"/>
<pin id="437" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="438" dir="0" index="2" bw="1" slack="2"/>
<pin id="439" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="440" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_stride_0/7 "/>
</bind>
</comp>

<comp id="442" class="1005" name="col_assign_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="2"/>
<pin id="444" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="col_assign (phireg) "/>
</bind>
</comp>

<comp id="446" class="1004" name="col_assign_phi_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="0"/>
<pin id="448" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="449" dir="0" index="2" bw="1" slack="2"/>
<pin id="450" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="451" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_assign/7 "/>
</bind>
</comp>

<comp id="453" class="1005" name="indvar_flatten_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="6" slack="2"/>
<pin id="455" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="457" class="1004" name="indvar_flatten_phi_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="6" slack="0"/>
<pin id="459" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="460" dir="0" index="2" bw="1" slack="2"/>
<pin id="461" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="462" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/7 "/>
</bind>
</comp>

<comp id="464" class="1005" name="col_stride_0_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="2" slack="2"/>
<pin id="466" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="col_stride_0 (phireg) "/>
</bind>
</comp>

<comp id="468" class="1004" name="col_stride_0_phi_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="2" slack="0"/>
<pin id="470" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="2" bw="1" slack="2"/>
<pin id="472" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="473" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_stride_0/7 "/>
</bind>
</comp>

<comp id="475" class="1005" name="input_ch_idx_0_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="2"/>
<pin id="477" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="input_ch_idx_0 (phireg) "/>
</bind>
</comp>

<comp id="479" class="1004" name="input_ch_idx_0_phi_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="0"/>
<pin id="481" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="482" dir="0" index="2" bw="1" slack="2"/>
<pin id="483" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="484" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_ch_idx_0/7 "/>
</bind>
</comp>

<comp id="486" class="1005" name="tmp_data_sub_data_0_s_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="488" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_data_sub_data_0_s (phireg) "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_data_sub_data_0_s_phi_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="16" slack="1"/>
<pin id="491" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="492" dir="0" index="2" bw="16" slack="0"/>
<pin id="493" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="494" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_sub_data_0_s/9 "/>
</bind>
</comp>

<comp id="496" class="1005" name="tmp_data_sub_data_1_s_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="498" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_data_sub_data_1_s (phireg) "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_data_sub_data_1_s_phi_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="16" slack="1"/>
<pin id="501" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="502" dir="0" index="2" bw="16" slack="0"/>
<pin id="503" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="504" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_sub_data_1_s/9 "/>
</bind>
</comp>

<comp id="506" class="1005" name="tmp_data_sub_data_2_s_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="508" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_data_sub_data_2_s (phireg) "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_data_sub_data_2_s_phi_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="1"/>
<pin id="511" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="512" dir="0" index="2" bw="16" slack="0"/>
<pin id="513" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="514" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_sub_data_2_s/9 "/>
</bind>
</comp>

<comp id="516" class="1005" name="curr_output_data_sub_3_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="518" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="curr_output_data_sub_3 (phireg) "/>
</bind>
</comp>

<comp id="519" class="1004" name="curr_output_data_sub_3_phi_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="16" slack="1"/>
<pin id="521" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="522" dir="0" index="2" bw="16" slack="0"/>
<pin id="523" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="524" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="curr_output_data_sub_3/9 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln9_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="3" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln627_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="7" slack="0"/>
<pin id="534" dir="0" index="1" bw="5" slack="0"/>
<pin id="535" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln627/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="icmp_ln9_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="3" slack="0"/>
<pin id="540" dir="0" index="1" bw="3" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln10_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="3" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln627_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="7" slack="0"/>
<pin id="552" dir="0" index="1" bw="5" slack="0"/>
<pin id="553" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln627_1/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="icmp_ln10_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="3" slack="0"/>
<pin id="558" dir="0" index="1" bw="3" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="add_ln11_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="3" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="add_ln627_2_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="7" slack="0"/>
<pin id="570" dir="0" index="1" bw="5" slack="0"/>
<pin id="571" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln627_2/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="icmp_ln11_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="3" slack="0"/>
<pin id="576" dir="0" index="1" bw="3" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/4 "/>
</bind>
</comp>

<comp id="580" class="1004" name="add_ln12_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="3" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/5 "/>
</bind>
</comp>

<comp id="586" class="1004" name="add_ln627_3_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="7" slack="0"/>
<pin id="588" dir="0" index="1" bw="5" slack="0"/>
<pin id="589" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln627_3/5 "/>
</bind>
</comp>

<comp id="592" class="1004" name="icmp_ln12_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="3" slack="0"/>
<pin id="594" dir="0" index="1" bw="3" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="icmp_ln15_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="13" slack="0"/>
<pin id="600" dir="0" index="1" bw="13" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/6 "/>
</bind>
</comp>

<comp id="604" class="1004" name="add_ln15_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="13" slack="0"/>
<pin id="607" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/6 "/>
</bind>
</comp>

<comp id="610" class="1004" name="icmp_ln17_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="10" slack="0"/>
<pin id="612" dir="0" index="1" bw="10" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/6 "/>
</bind>
</comp>

<comp id="616" class="1004" name="xor_ln52_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52/6 "/>
</bind>
</comp>

<comp id="622" class="1004" name="icmp_ln19_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="9" slack="0"/>
<pin id="624" dir="0" index="1" bw="9" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/6 "/>
</bind>
</comp>

<comp id="628" class="1004" name="and_ln52_10_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52_10/6 "/>
</bind>
</comp>

<comp id="634" class="1004" name="or_ln17_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17/6 "/>
</bind>
</comp>

<comp id="640" class="1004" name="add_ln19_1_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="9" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_1/6 "/>
</bind>
</comp>

<comp id="646" class="1004" name="select_ln19_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="9" slack="0"/>
<pin id="649" dir="0" index="2" bw="9" slack="0"/>
<pin id="650" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/6 "/>
</bind>
</comp>

<comp id="654" class="1004" name="add_ln17_1_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="10" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_1/6 "/>
</bind>
</comp>

<comp id="660" class="1004" name="select_ln17_5_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="10" slack="0"/>
<pin id="663" dir="0" index="2" bw="10" slack="0"/>
<pin id="664" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_5/6 "/>
</bind>
</comp>

<comp id="668" class="1004" name="icmp_ln52_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="4" slack="0"/>
<pin id="670" dir="0" index="1" bw="4" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/7 "/>
</bind>
</comp>

<comp id="674" class="1004" name="trunc_ln17_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="2" slack="0"/>
<pin id="676" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/7 "/>
</bind>
</comp>

<comp id="678" class="1004" name="icmp_ln52_1_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="2" slack="0"/>
<pin id="680" dir="0" index="1" bw="2" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_1/7 "/>
</bind>
</comp>

<comp id="684" class="1004" name="and_ln52_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52/7 "/>
</bind>
</comp>

<comp id="690" class="1004" name="trunc_ln21_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="2" slack="0"/>
<pin id="692" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/7 "/>
</bind>
</comp>

<comp id="694" class="1004" name="or_ln26_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/7 "/>
</bind>
</comp>

<comp id="700" class="1004" name="icmp_ln52_2_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="2" slack="0"/>
<pin id="702" dir="0" index="1" bw="2" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_2/7 "/>
</bind>
</comp>

<comp id="706" class="1004" name="row_idx_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="4" slack="0"/>
<pin id="709" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_idx/7 "/>
</bind>
</comp>

<comp id="712" class="1004" name="select_ln52_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="1"/>
<pin id="714" dir="0" index="1" bw="2" slack="0"/>
<pin id="715" dir="0" index="2" bw="2" slack="0"/>
<pin id="716" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52/7 "/>
</bind>
</comp>

<comp id="719" class="1004" name="icmp_ln52_3_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="4" slack="0"/>
<pin id="721" dir="0" index="1" bw="4" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_3/7 "/>
</bind>
</comp>

<comp id="725" class="1004" name="select_ln52_1_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="1"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="0" index="2" bw="1" slack="0"/>
<pin id="729" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_1/7 "/>
</bind>
</comp>

<comp id="732" class="1004" name="and_ln52_3_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="1" slack="1"/>
<pin id="735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52_3/7 "/>
</bind>
</comp>

<comp id="737" class="1004" name="and_ln52_4_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="1" slack="1"/>
<pin id="740" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52_4/7 "/>
</bind>
</comp>

<comp id="742" class="1004" name="icmp_ln52_5_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="4" slack="0"/>
<pin id="744" dir="0" index="1" bw="4" slack="0"/>
<pin id="745" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_5/7 "/>
</bind>
</comp>

<comp id="748" class="1004" name="and_ln52_5_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="1" slack="1"/>
<pin id="751" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52_5/7 "/>
</bind>
</comp>

<comp id="753" class="1004" name="and_ln52_6_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="1" slack="1"/>
<pin id="756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52_6/7 "/>
</bind>
</comp>

<comp id="758" class="1004" name="and_ln52_7_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="1" slack="1"/>
<pin id="761" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52_7/7 "/>
</bind>
</comp>

<comp id="763" class="1004" name="icmp_ln23_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="4" slack="0"/>
<pin id="765" dir="0" index="1" bw="4" slack="0"/>
<pin id="766" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/7 "/>
</bind>
</comp>

<comp id="769" class="1004" name="and_ln52_8_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="1" slack="1"/>
<pin id="772" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52_8/7 "/>
</bind>
</comp>

<comp id="774" class="1004" name="icmp_ln21_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="6" slack="0"/>
<pin id="776" dir="0" index="1" bw="6" slack="0"/>
<pin id="777" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/7 "/>
</bind>
</comp>

<comp id="780" class="1004" name="and_ln52_9_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="1" slack="1"/>
<pin id="783" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52_9/7 "/>
</bind>
</comp>

<comp id="785" class="1004" name="select_ln15_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="1"/>
<pin id="787" dir="0" index="1" bw="4" slack="0"/>
<pin id="788" dir="0" index="2" bw="4" slack="0"/>
<pin id="789" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15/7 "/>
</bind>
</comp>

<comp id="792" class="1004" name="row_stride_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="0"/>
<pin id="794" dir="0" index="1" bw="2" slack="0"/>
<pin id="795" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_stride/7 "/>
</bind>
</comp>

<comp id="798" class="1004" name="select_ln17_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="1"/>
<pin id="800" dir="0" index="1" bw="4" slack="0"/>
<pin id="801" dir="0" index="2" bw="4" slack="0"/>
<pin id="802" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/7 "/>
</bind>
</comp>

<comp id="805" class="1004" name="trunc_ln17_1_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="2" slack="0"/>
<pin id="807" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17_1/7 "/>
</bind>
</comp>

<comp id="809" class="1004" name="select_ln17_1_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="1"/>
<pin id="811" dir="0" index="1" bw="1" slack="0"/>
<pin id="812" dir="0" index="2" bw="1" slack="0"/>
<pin id="813" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_1/7 "/>
</bind>
</comp>

<comp id="816" class="1004" name="icmp_ln52_6_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="2" slack="0"/>
<pin id="818" dir="0" index="1" bw="2" slack="0"/>
<pin id="819" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_6/7 "/>
</bind>
</comp>

<comp id="822" class="1004" name="and_ln52_11_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="0" index="1" bw="1" slack="0"/>
<pin id="825" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52_11/7 "/>
</bind>
</comp>

<comp id="828" class="1004" name="select_ln17_2_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="1"/>
<pin id="830" dir="0" index="1" bw="1" slack="0"/>
<pin id="831" dir="0" index="2" bw="1" slack="0"/>
<pin id="832" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_2/7 "/>
</bind>
</comp>

<comp id="835" class="1004" name="xor_ln17_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="1"/>
<pin id="837" dir="0" index="1" bw="1" slack="0"/>
<pin id="838" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln17/7 "/>
</bind>
</comp>

<comp id="840" class="1004" name="or_ln17_1_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="1"/>
<pin id="842" dir="0" index="1" bw="1" slack="0"/>
<pin id="843" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17_1/7 "/>
</bind>
</comp>

<comp id="845" class="1004" name="and_ln17_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="0" index="1" bw="1" slack="0"/>
<pin id="848" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln17/7 "/>
</bind>
</comp>

<comp id="851" class="1004" name="select_ln17_3_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="1"/>
<pin id="853" dir="0" index="1" bw="1" slack="0"/>
<pin id="854" dir="0" index="2" bw="1" slack="0"/>
<pin id="855" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_3/7 "/>
</bind>
</comp>

<comp id="858" class="1004" name="and_ln17_1_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="0"/>
<pin id="860" dir="0" index="1" bw="1" slack="0"/>
<pin id="861" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln17_1/7 "/>
</bind>
</comp>

<comp id="864" class="1004" name="and_ln17_2_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="0" index="1" bw="1" slack="0"/>
<pin id="867" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln17_2/7 "/>
</bind>
</comp>

<comp id="870" class="1004" name="and_ln17_3_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="0"/>
<pin id="872" dir="0" index="1" bw="1" slack="0"/>
<pin id="873" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln17_3/7 "/>
</bind>
</comp>

<comp id="876" class="1004" name="select_ln17_4_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="1"/>
<pin id="878" dir="0" index="1" bw="2" slack="0"/>
<pin id="879" dir="0" index="2" bw="2" slack="0"/>
<pin id="880" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_4/7 "/>
</bind>
</comp>

<comp id="883" class="1004" name="col_idx_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="0"/>
<pin id="885" dir="0" index="1" bw="4" slack="0"/>
<pin id="886" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_idx/7 "/>
</bind>
</comp>

<comp id="889" class="1004" name="or_ln52_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="0"/>
<pin id="891" dir="0" index="1" bw="1" slack="1"/>
<pin id="892" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52/7 "/>
</bind>
</comp>

<comp id="894" class="1004" name="or_ln52_1_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="0"/>
<pin id="896" dir="0" index="1" bw="1" slack="1"/>
<pin id="897" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_1/7 "/>
</bind>
</comp>

<comp id="899" class="1004" name="select_ln52_2_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="0"/>
<pin id="901" dir="0" index="1" bw="2" slack="0"/>
<pin id="902" dir="0" index="2" bw="2" slack="0"/>
<pin id="903" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_2/7 "/>
</bind>
</comp>

<comp id="907" class="1004" name="icmp_ln52_7_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="4" slack="0"/>
<pin id="909" dir="0" index="1" bw="4" slack="0"/>
<pin id="910" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_7/7 "/>
</bind>
</comp>

<comp id="913" class="1004" name="select_ln52_3_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="0"/>
<pin id="915" dir="0" index="1" bw="1" slack="0"/>
<pin id="916" dir="0" index="2" bw="1" slack="0"/>
<pin id="917" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_3/7 "/>
</bind>
</comp>

<comp id="921" class="1004" name="select_ln52_4_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="0"/>
<pin id="923" dir="0" index="1" bw="4" slack="0"/>
<pin id="924" dir="0" index="2" bw="4" slack="0"/>
<pin id="925" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_4/7 "/>
</bind>
</comp>

<comp id="929" class="1004" name="select_ln52_5_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="0"/>
<pin id="931" dir="0" index="1" bw="1" slack="0"/>
<pin id="932" dir="0" index="2" bw="1" slack="0"/>
<pin id="933" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_5/7 "/>
</bind>
</comp>

<comp id="937" class="1004" name="xor_ln52_1_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="0"/>
<pin id="939" dir="0" index="1" bw="1" slack="0"/>
<pin id="940" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52_1/7 "/>
</bind>
</comp>

<comp id="943" class="1004" name="and_ln52_12_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="0"/>
<pin id="945" dir="0" index="1" bw="1" slack="0"/>
<pin id="946" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52_12/7 "/>
</bind>
</comp>

<comp id="949" class="1004" name="and_ln52_13_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="0"/>
<pin id="951" dir="0" index="1" bw="1" slack="0"/>
<pin id="952" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52_13/7 "/>
</bind>
</comp>

<comp id="955" class="1004" name="col_stride_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="0"/>
<pin id="957" dir="0" index="1" bw="2" slack="0"/>
<pin id="958" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_stride/7 "/>
</bind>
</comp>

<comp id="961" class="1004" name="or_ln21_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="0"/>
<pin id="963" dir="0" index="1" bw="1" slack="0"/>
<pin id="964" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21/7 "/>
</bind>
</comp>

<comp id="967" class="1004" name="or_ln21_1_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="0"/>
<pin id="969" dir="0" index="1" bw="1" slack="1"/>
<pin id="970" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21_1/7 "/>
</bind>
</comp>

<comp id="972" class="1004" name="select_ln21_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="0"/>
<pin id="974" dir="0" index="1" bw="4" slack="0"/>
<pin id="975" dir="0" index="2" bw="4" slack="0"/>
<pin id="976" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/7 "/>
</bind>
</comp>

<comp id="980" class="1004" name="trunc_ln21_1_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="2" slack="0"/>
<pin id="982" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21_1/7 "/>
</bind>
</comp>

<comp id="984" class="1004" name="or_ln26_1_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="0"/>
<pin id="986" dir="0" index="1" bw="1" slack="0"/>
<pin id="987" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26_1/7 "/>
</bind>
</comp>

<comp id="990" class="1004" name="select_ln21_1_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="0"/>
<pin id="992" dir="0" index="1" bw="1" slack="0"/>
<pin id="993" dir="0" index="2" bw="1" slack="0"/>
<pin id="994" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_1/7 "/>
</bind>
</comp>

<comp id="998" class="1004" name="icmp_ln52_8_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="2" slack="0"/>
<pin id="1000" dir="0" index="1" bw="2" slack="0"/>
<pin id="1001" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_8/7 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="select_ln21_2_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="0"/>
<pin id="1006" dir="0" index="1" bw="1" slack="0"/>
<pin id="1007" dir="0" index="2" bw="1" slack="0"/>
<pin id="1008" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_2/7 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="select_ln21_3_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="1" slack="0"/>
<pin id="1014" dir="0" index="1" bw="2" slack="0"/>
<pin id="1015" dir="0" index="2" bw="2" slack="0"/>
<pin id="1016" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_3/7 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="icmp_ln52_4_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="4" slack="0"/>
<pin id="1022" dir="0" index="1" bw="4" slack="0"/>
<pin id="1023" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_4/7 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="and_ln52_1_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="0"/>
<pin id="1028" dir="0" index="1" bw="1" slack="0"/>
<pin id="1029" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52_1/7 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="and_ln52_2_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="0"/>
<pin id="1034" dir="0" index="1" bw="1" slack="0"/>
<pin id="1035" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52_2/7 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="curr_output_last_V_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="1" slack="0"/>
<pin id="1040" dir="0" index="1" bw="1" slack="0"/>
<pin id="1041" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="curr_output_last_V/7 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="input_ch_idx_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="4" slack="0"/>
<pin id="1046" dir="0" index="1" bw="1" slack="0"/>
<pin id="1047" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input_ch_idx/7 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="add_ln21_1_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="6" slack="0"/>
<pin id="1052" dir="0" index="1" bw="1" slack="0"/>
<pin id="1053" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_1/7 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="select_ln21_4_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="1" slack="0"/>
<pin id="1058" dir="0" index="1" bw="6" slack="0"/>
<pin id="1059" dir="0" index="2" bw="6" slack="0"/>
<pin id="1060" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_4/7 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="zext_ln52_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="4" slack="1"/>
<pin id="1066" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/8 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="tmp_data_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="94" slack="0"/>
<pin id="1069" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data/8 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="tmp_keep_V_4_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="94" slack="0"/>
<pin id="1073" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V_4/8 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="tmp_strb_V_4_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="94" slack="0"/>
<pin id="1077" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V_4/8 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="tmp_user_V_4_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="94" slack="0"/>
<pin id="1081" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V_4/8 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="tmp_id_V_4_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="94" slack="0"/>
<pin id="1085" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V_4/8 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="tmp_dest_V_4_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="94" slack="0"/>
<pin id="1089" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V_4/8 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="curr_input_data_sub_s_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="64" slack="0"/>
<pin id="1093" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="curr_input_data_sub_s/8 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="curr_input_data_sub_1_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="16" slack="0"/>
<pin id="1098" dir="0" index="1" bw="64" slack="0"/>
<pin id="1099" dir="0" index="2" bw="6" slack="0"/>
<pin id="1100" dir="0" index="3" bw="6" slack="0"/>
<pin id="1101" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="curr_input_data_sub_1/8 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="curr_input_data_sub_2_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="16" slack="0"/>
<pin id="1109" dir="0" index="1" bw="64" slack="0"/>
<pin id="1110" dir="0" index="2" bw="7" slack="0"/>
<pin id="1111" dir="0" index="3" bw="7" slack="0"/>
<pin id="1112" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="curr_input_data_sub_2/8 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="curr_input_data_sub_3_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="16" slack="0"/>
<pin id="1120" dir="0" index="1" bw="64" slack="0"/>
<pin id="1121" dir="0" index="2" bw="7" slack="0"/>
<pin id="1122" dir="0" index="3" bw="7" slack="0"/>
<pin id="1123" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="curr_input_data_sub_3/8 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="zext_ln203_1_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="4" slack="1"/>
<pin id="1131" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_1/8 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="sext_ln203_1_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="8" slack="0"/>
<pin id="1134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203_1/8 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="store_ln41_store_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="5" slack="0"/>
<pin id="1141" dir="0" index="1" bw="5" slack="3"/>
<pin id="1142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/8 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="store_ln41_store_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="2" slack="0"/>
<pin id="1146" dir="0" index="1" bw="2" slack="3"/>
<pin id="1147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/8 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="store_ln41_store_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="8" slack="0"/>
<pin id="1151" dir="0" index="1" bw="8" slack="3"/>
<pin id="1152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/8 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="store_ln41_store_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="8" slack="0"/>
<pin id="1156" dir="0" index="1" bw="8" slack="3"/>
<pin id="1157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/8 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="store_ln41_store_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="6" slack="0"/>
<pin id="1161" dir="0" index="1" bw="6" slack="3"/>
<pin id="1162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/8 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="zext_ln203_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="4" slack="1"/>
<pin id="1166" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/8 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="sext_ln203_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="8" slack="0"/>
<pin id="1169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/8 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="curr_output_dest_V_load_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="6" slack="4"/>
<pin id="1176" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="curr_output_dest_V/9 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="curr_output_keep_V_load_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="8" slack="4"/>
<pin id="1180" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="curr_output_keep_V/9 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="curr_output_strb_V_load_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="8" slack="4"/>
<pin id="1184" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="curr_output_strb_V/9 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="curr_output_user_V_load_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="2" slack="4"/>
<pin id="1188" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="curr_output_user_V/9 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="curr_output_id_V_load_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="5" slack="4"/>
<pin id="1192" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="curr_output_id_V/9 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="tmp_data_1_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="64" slack="0"/>
<pin id="1196" dir="0" index="1" bw="16" slack="0"/>
<pin id="1197" dir="0" index="2" bw="16" slack="0"/>
<pin id="1198" dir="0" index="3" bw="16" slack="0"/>
<pin id="1199" dir="0" index="4" bw="16" slack="0"/>
<pin id="1200" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_data_1/9 "/>
</bind>
</comp>

<comp id="1207" class="1007" name="grp_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="8" slack="0"/>
<pin id="1209" dir="0" index="1" bw="4" slack="0"/>
<pin id="1210" dir="0" index="2" bw="4" slack="0"/>
<pin id="1211" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln203_1/8 add_ln203_1/8 "/>
</bind>
</comp>

<comp id="1216" class="1007" name="grp_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="4" slack="0"/>
<pin id="1218" dir="0" index="1" bw="8" slack="0"/>
<pin id="1219" dir="0" index="2" bw="4" slack="0"/>
<pin id="1220" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln203/8 add_ln203/8 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="add_ln9_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="3" slack="0"/>
<pin id="1227" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="add_ln627_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="7" slack="0"/>
<pin id="1232" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln627 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="add_ln10_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="3" slack="0"/>
<pin id="1240" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="add_ln627_1_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="7" slack="0"/>
<pin id="1245" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln627_1 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="add_ln11_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="3" slack="0"/>
<pin id="1253" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln11 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="add_ln627_2_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="7" slack="0"/>
<pin id="1258" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln627_2 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="add_ln12_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="3" slack="0"/>
<pin id="1266" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="add_ln627_3_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="7" slack="0"/>
<pin id="1271" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln627_3 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="icmp_ln12_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="1" slack="1"/>
<pin id="1276" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln12 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="tmp_dest_V_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="6" slack="3"/>
<pin id="1280" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="1284" class="1005" name="tmp_keep_V_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="8" slack="3"/>
<pin id="1286" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="1290" class="1005" name="tmp_strb_V_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="8" slack="3"/>
<pin id="1292" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="1296" class="1005" name="tmp_user_V_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="2" slack="3"/>
<pin id="1298" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="1302" class="1005" name="tmp_id_V_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="5" slack="3"/>
<pin id="1304" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="1308" class="1005" name="icmp_ln15_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="1" slack="1"/>
<pin id="1310" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="add_ln15_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="13" slack="0"/>
<pin id="1314" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="icmp_ln17_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="1" slack="1"/>
<pin id="1319" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="xor_ln52_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="1" slack="1"/>
<pin id="1328" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln52 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="icmp_ln19_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="1" slack="1"/>
<pin id="1339" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="and_ln52_10_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="1" slack="1"/>
<pin id="1344" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln52_10 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="or_ln17_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="1" slack="1"/>
<pin id="1353" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln17 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="select_ln19_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="9" slack="0"/>
<pin id="1359" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="select_ln19 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="select_ln17_5_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="10" slack="0"/>
<pin id="1364" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="select_ln17_5 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="select_ln15_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="4" slack="0"/>
<pin id="1369" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln15 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="select_ln17_4_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="2" slack="0"/>
<pin id="1374" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln17_4 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="select_ln52_4_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="4" slack="0"/>
<pin id="1379" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln52_4 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="select_ln21_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="4" slack="1"/>
<pin id="1385" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln21 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="select_ln21_1_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="1" slack="1"/>
<pin id="1391" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln21_1 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="select_ln21_3_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="2" slack="0"/>
<pin id="1395" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln21_3 "/>
</bind>
</comp>

<comp id="1398" class="1005" name="curr_output_last_V_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="1" slack="2"/>
<pin id="1400" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="curr_output_last_V "/>
</bind>
</comp>

<comp id="1403" class="1005" name="input_ch_idx_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="4" slack="0"/>
<pin id="1405" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="input_ch_idx "/>
</bind>
</comp>

<comp id="1408" class="1005" name="select_ln21_4_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="6" slack="0"/>
<pin id="1410" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln21_4 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="curr_input_data_sub_s_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="16" slack="1"/>
<pin id="1415" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="curr_input_data_sub_s "/>
</bind>
</comp>

<comp id="1418" class="1005" name="curr_input_data_sub_1_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="16" slack="1"/>
<pin id="1420" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="curr_input_data_sub_1 "/>
</bind>
</comp>

<comp id="1423" class="1005" name="curr_input_data_sub_2_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="16" slack="1"/>
<pin id="1425" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="curr_input_data_sub_2 "/>
</bind>
</comp>

<comp id="1428" class="1005" name="curr_input_data_sub_3_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="16" slack="1"/>
<pin id="1430" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="curr_input_data_sub_3 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="line_buff_group_0_va_2_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="7" slack="1"/>
<pin id="1435" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_group_0_va_2 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="line_buff_group_1_va_2_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="7" slack="1"/>
<pin id="1440" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_group_1_va_2 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="line_buff_group_2_va_2_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="7" slack="1"/>
<pin id="1445" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_group_2_va_2 "/>
</bind>
</comp>

<comp id="1448" class="1005" name="line_buff_group_3_va_2_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="7" slack="1"/>
<pin id="1450" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_group_3_va_2 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="curr_output_dest_V_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="6" slack="1"/>
<pin id="1455" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="curr_output_dest_V "/>
</bind>
</comp>

<comp id="1458" class="1005" name="curr_output_keep_V_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="8" slack="1"/>
<pin id="1460" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="curr_output_keep_V "/>
</bind>
</comp>

<comp id="1463" class="1005" name="curr_output_strb_V_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="8" slack="1"/>
<pin id="1465" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="curr_output_strb_V "/>
</bind>
</comp>

<comp id="1468" class="1005" name="curr_output_user_V_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="2" slack="1"/>
<pin id="1470" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="curr_output_user_V "/>
</bind>
</comp>

<comp id="1473" class="1005" name="curr_output_id_V_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="5" slack="1"/>
<pin id="1475" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="curr_output_id_V "/>
</bind>
</comp>

<comp id="1478" class="1005" name="tmp_data_1_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="64" slack="1"/>
<pin id="1480" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="147"><net_src comp="34" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="48" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="48" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="48" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="48" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="190"><net_src comp="120" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="0" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="2" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="194"><net_src comp="6" pin="0"/><net_sink comp="180" pin=4"/></net>

<net id="195"><net_src comp="8" pin="0"/><net_sink comp="180" pin=5"/></net>

<net id="196"><net_src comp="10" pin="0"/><net_sink comp="180" pin=6"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="180" pin=7"/></net>

<net id="215"><net_src comp="142" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="216"><net_src comp="14" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="217"><net_src comp="16" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="218"><net_src comp="18" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="219"><net_src comp="20" pin="0"/><net_sink comp="198" pin=4"/></net>

<net id="220"><net_src comp="22" pin="0"/><net_sink comp="198" pin=5"/></net>

<net id="221"><net_src comp="24" pin="0"/><net_sink comp="198" pin=6"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="198" pin=7"/></net>

<net id="228"><net_src comp="138" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="138" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="138" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="246"><net_src comp="138" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="223" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="258"><net_src comp="229" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="235" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="270"><net_src comp="241" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="138" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="138" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="288"><net_src comp="138" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="138" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="295"><net_src comp="271" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="296"><net_src comp="277" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="297"><net_src comp="283" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="298"><net_src comp="289" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="302"><net_src comp="52" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="54" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="52" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="335"><net_src comp="54" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="346"><net_src comp="52" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="343" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="357"><net_src comp="54" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="354" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="368"><net_src comp="52" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="365" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="379"><net_src comp="54" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="376" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="390"><net_src comp="72" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="401"><net_src comp="74" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="408"><net_src comp="398" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="412"><net_src comp="76" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="419"><net_src comp="409" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="423"><net_src comp="92" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="430"><net_src comp="420" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="434"><net_src comp="94" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="441"><net_src comp="431" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="445"><net_src comp="92" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="452"><net_src comp="442" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="456"><net_src comp="96" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="463"><net_src comp="453" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="467"><net_src comp="94" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="474"><net_src comp="464" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="478"><net_src comp="92" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="485"><net_src comp="475" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="495"><net_src comp="247" pin="3"/><net_sink comp="489" pin=2"/></net>

<net id="505"><net_src comp="253" pin="3"/><net_sink comp="499" pin=2"/></net>

<net id="515"><net_src comp="259" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="525"><net_src comp="265" pin="3"/><net_sink comp="519" pin=2"/></net>

<net id="530"><net_src comp="303" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="56" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="314" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="58" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="303" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="66" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="325" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="56" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="336" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="58" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="325" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="66" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="347" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="56" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="358" pin="4"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="58" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="347" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="66" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="369" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="56" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="380" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="58" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="369" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="66" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="391" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="78" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="80" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="391" pin="4"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="402" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="82" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="610" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="84" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="413" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="86" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="622" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="616" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="628" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="610" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="413" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="88" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="651"><net_src comp="634" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="88" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="640" pin="2"/><net_sink comp="646" pin=2"/></net>

<net id="658"><net_src comp="402" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="90" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="665"><net_src comp="610" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="90" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="667"><net_src comp="654" pin="2"/><net_sink comp="660" pin=2"/></net>

<net id="672"><net_src comp="424" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="98" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="677"><net_src comp="435" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="682"><net_src comp="435" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="100" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="668" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="678" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="693"><net_src comp="468" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="698"><net_src comp="690" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="674" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="468" pin="4"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="100" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="102" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="424" pin="4"/><net_sink comp="706" pin=1"/></net>

<net id="717"><net_src comp="94" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="718"><net_src comp="435" pin="4"/><net_sink comp="712" pin=2"/></net>

<net id="723"><net_src comp="706" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="98" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="719" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="731"><net_src comp="668" pin="2"/><net_sink comp="725" pin=2"/></net>

<net id="736"><net_src comp="674" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="741"><net_src comp="684" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="746"><net_src comp="446" pin="4"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="98" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="742" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="757"><net_src comp="694" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="762"><net_src comp="700" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="767"><net_src comp="479" pin="4"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="104" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="773"><net_src comp="763" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="778"><net_src comp="457" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="106" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="774" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="790"><net_src comp="706" pin="2"/><net_sink comp="785" pin=1"/></net>

<net id="791"><net_src comp="424" pin="4"/><net_sink comp="785" pin=2"/></net>

<net id="796"><net_src comp="100" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="712" pin="3"/><net_sink comp="792" pin=1"/></net>

<net id="803"><net_src comp="92" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="804"><net_src comp="446" pin="4"/><net_sink comp="798" pin=2"/></net>

<net id="808"><net_src comp="792" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="814"><net_src comp="805" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="815"><net_src comp="732" pin="2"/><net_sink comp="809" pin=2"/></net>

<net id="820"><net_src comp="712" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="94" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="826"><net_src comp="725" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="816" pin="2"/><net_sink comp="822" pin=1"/></net>

<net id="833"><net_src comp="822" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="834"><net_src comp="737" pin="2"/><net_sink comp="828" pin=2"/></net>

<net id="839"><net_src comp="84" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="844"><net_src comp="835" pin="2"/><net_sink comp="840" pin=1"/></net>

<net id="849"><net_src comp="748" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="840" pin="2"/><net_sink comp="845" pin=1"/></net>

<net id="856"><net_src comp="805" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="857"><net_src comp="753" pin="2"/><net_sink comp="851" pin=2"/></net>

<net id="862"><net_src comp="758" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="840" pin="2"/><net_sink comp="858" pin=1"/></net>

<net id="868"><net_src comp="769" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="840" pin="2"/><net_sink comp="864" pin=1"/></net>

<net id="874"><net_src comp="780" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="840" pin="2"/><net_sink comp="870" pin=1"/></net>

<net id="881"><net_src comp="792" pin="2"/><net_sink comp="876" pin=1"/></net>

<net id="882"><net_src comp="712" pin="3"/><net_sink comp="876" pin=2"/></net>

<net id="887"><net_src comp="102" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="798" pin="3"/><net_sink comp="883" pin=1"/></net>

<net id="893"><net_src comp="870" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="898"><net_src comp="889" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="904"><net_src comp="894" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="905"><net_src comp="94" pin="0"/><net_sink comp="899" pin=1"/></net>

<net id="906"><net_src comp="468" pin="4"/><net_sink comp="899" pin=2"/></net>

<net id="911"><net_src comp="883" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="98" pin="0"/><net_sink comp="907" pin=1"/></net>

<net id="918"><net_src comp="870" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="919"><net_src comp="907" pin="2"/><net_sink comp="913" pin=1"/></net>

<net id="920"><net_src comp="845" pin="2"/><net_sink comp="913" pin=2"/></net>

<net id="926"><net_src comp="870" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="927"><net_src comp="883" pin="2"/><net_sink comp="921" pin=1"/></net>

<net id="928"><net_src comp="798" pin="3"/><net_sink comp="921" pin=2"/></net>

<net id="934"><net_src comp="870" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="935"><net_src comp="809" pin="3"/><net_sink comp="929" pin=1"/></net>

<net id="936"><net_src comp="851" pin="3"/><net_sink comp="929" pin=2"/></net>

<net id="941"><net_src comp="870" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="84" pin="0"/><net_sink comp="937" pin=1"/></net>

<net id="947"><net_src comp="858" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="937" pin="2"/><net_sink comp="943" pin=1"/></net>

<net id="953"><net_src comp="864" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="937" pin="2"/><net_sink comp="949" pin=1"/></net>

<net id="959"><net_src comp="100" pin="0"/><net_sink comp="955" pin=0"/></net>

<net id="960"><net_src comp="899" pin="3"/><net_sink comp="955" pin=1"/></net>

<net id="965"><net_src comp="949" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="870" pin="2"/><net_sink comp="961" pin=1"/></net>

<net id="971"><net_src comp="961" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="977"><net_src comp="967" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="978"><net_src comp="92" pin="0"/><net_sink comp="972" pin=1"/></net>

<net id="979"><net_src comp="479" pin="4"/><net_sink comp="972" pin=2"/></net>

<net id="983"><net_src comp="955" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="988"><net_src comp="980" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="809" pin="3"/><net_sink comp="984" pin=1"/></net>

<net id="995"><net_src comp="949" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="996"><net_src comp="984" pin="2"/><net_sink comp="990" pin=1"/></net>

<net id="997"><net_src comp="929" pin="3"/><net_sink comp="990" pin=2"/></net>

<net id="1002"><net_src comp="899" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="94" pin="0"/><net_sink comp="998" pin=1"/></net>

<net id="1009"><net_src comp="949" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1010"><net_src comp="998" pin="2"/><net_sink comp="1004" pin=1"/></net>

<net id="1011"><net_src comp="943" pin="2"/><net_sink comp="1004" pin=2"/></net>

<net id="1017"><net_src comp="949" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1018"><net_src comp="955" pin="2"/><net_sink comp="1012" pin=1"/></net>

<net id="1019"><net_src comp="899" pin="3"/><net_sink comp="1012" pin=2"/></net>

<net id="1024"><net_src comp="972" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="108" pin="0"/><net_sink comp="1020" pin=1"/></net>

<net id="1030"><net_src comp="1004" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1031"><net_src comp="1020" pin="2"/><net_sink comp="1026" pin=1"/></net>

<net id="1036"><net_src comp="1026" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1037"><net_src comp="913" pin="3"/><net_sink comp="1032" pin=1"/></net>

<net id="1042"><net_src comp="1032" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1043"><net_src comp="828" pin="3"/><net_sink comp="1038" pin=1"/></net>

<net id="1048"><net_src comp="972" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1049"><net_src comp="102" pin="0"/><net_sink comp="1044" pin=1"/></net>

<net id="1054"><net_src comp="457" pin="4"/><net_sink comp="1050" pin=0"/></net>

<net id="1055"><net_src comp="110" pin="0"/><net_sink comp="1050" pin=1"/></net>

<net id="1061"><net_src comp="894" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1062"><net_src comp="110" pin="0"/><net_sink comp="1056" pin=1"/></net>

<net id="1063"><net_src comp="1050" pin="2"/><net_sink comp="1056" pin=2"/></net>

<net id="1070"><net_src comp="180" pin="8"/><net_sink comp="1067" pin=0"/></net>

<net id="1074"><net_src comp="180" pin="8"/><net_sink comp="1071" pin=0"/></net>

<net id="1078"><net_src comp="180" pin="8"/><net_sink comp="1075" pin=0"/></net>

<net id="1082"><net_src comp="180" pin="8"/><net_sink comp="1079" pin=0"/></net>

<net id="1086"><net_src comp="180" pin="8"/><net_sink comp="1083" pin=0"/></net>

<net id="1090"><net_src comp="180" pin="8"/><net_sink comp="1087" pin=0"/></net>

<net id="1094"><net_src comp="1067" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="1102"><net_src comp="122" pin="0"/><net_sink comp="1096" pin=0"/></net>

<net id="1103"><net_src comp="1067" pin="1"/><net_sink comp="1096" pin=1"/></net>

<net id="1104"><net_src comp="124" pin="0"/><net_sink comp="1096" pin=2"/></net>

<net id="1105"><net_src comp="126" pin="0"/><net_sink comp="1096" pin=3"/></net>

<net id="1106"><net_src comp="1096" pin="4"/><net_sink comp="253" pin=1"/></net>

<net id="1113"><net_src comp="122" pin="0"/><net_sink comp="1107" pin=0"/></net>

<net id="1114"><net_src comp="1067" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="1115"><net_src comp="128" pin="0"/><net_sink comp="1107" pin=2"/></net>

<net id="1116"><net_src comp="130" pin="0"/><net_sink comp="1107" pin=3"/></net>

<net id="1117"><net_src comp="1107" pin="4"/><net_sink comp="259" pin=1"/></net>

<net id="1124"><net_src comp="122" pin="0"/><net_sink comp="1118" pin=0"/></net>

<net id="1125"><net_src comp="1067" pin="1"/><net_sink comp="1118" pin=1"/></net>

<net id="1126"><net_src comp="132" pin="0"/><net_sink comp="1118" pin=2"/></net>

<net id="1127"><net_src comp="134" pin="0"/><net_sink comp="1118" pin=3"/></net>

<net id="1128"><net_src comp="1118" pin="4"/><net_sink comp="265" pin=1"/></net>

<net id="1135"><net_src comp="1132" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="1137"><net_src comp="1132" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="1138"><net_src comp="1132" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="1143"><net_src comp="1083" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1148"><net_src comp="1079" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1153"><net_src comp="1075" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1158"><net_src comp="1071" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1163"><net_src comp="1087" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1170"><net_src comp="1167" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="1172"><net_src comp="1167" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="1173"><net_src comp="1167" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="1177"><net_src comp="1174" pin="1"/><net_sink comp="198" pin=14"/></net>

<net id="1181"><net_src comp="1178" pin="1"/><net_sink comp="198" pin=9"/></net>

<net id="1185"><net_src comp="1182" pin="1"/><net_sink comp="198" pin=10"/></net>

<net id="1189"><net_src comp="1186" pin="1"/><net_sink comp="198" pin=11"/></net>

<net id="1193"><net_src comp="1190" pin="1"/><net_sink comp="198" pin=13"/></net>

<net id="1201"><net_src comp="140" pin="0"/><net_sink comp="1194" pin=0"/></net>

<net id="1202"><net_src comp="519" pin="4"/><net_sink comp="1194" pin=1"/></net>

<net id="1203"><net_src comp="509" pin="4"/><net_sink comp="1194" pin=2"/></net>

<net id="1204"><net_src comp="499" pin="4"/><net_sink comp="1194" pin=3"/></net>

<net id="1205"><net_src comp="489" pin="4"/><net_sink comp="1194" pin=4"/></net>

<net id="1206"><net_src comp="1194" pin="5"/><net_sink comp="198" pin=8"/></net>

<net id="1212"><net_src comp="136" pin="0"/><net_sink comp="1207" pin=0"/></net>

<net id="1213"><net_src comp="1129" pin="1"/><net_sink comp="1207" pin=1"/></net>

<net id="1214"><net_src comp="1064" pin="1"/><net_sink comp="1207" pin=2"/></net>

<net id="1215"><net_src comp="1207" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1221"><net_src comp="1164" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1222"><net_src comp="136" pin="0"/><net_sink comp="1216" pin=1"/></net>

<net id="1223"><net_src comp="1064" pin="1"/><net_sink comp="1216" pin=2"/></net>

<net id="1224"><net_src comp="1216" pin="3"/><net_sink comp="1167" pin=0"/></net>

<net id="1228"><net_src comp="526" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="1233"><net_src comp="532" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="1241"><net_src comp="544" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="1246"><net_src comp="550" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1254"><net_src comp="562" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="1259"><net_src comp="568" pin="2"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="1267"><net_src comp="580" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="1272"><net_src comp="586" pin="2"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="1277"><net_src comp="592" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1281"><net_src comp="160" pin="1"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="1159" pin=1"/></net>

<net id="1283"><net_src comp="1278" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1287"><net_src comp="164" pin="1"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="1289"><net_src comp="1284" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1293"><net_src comp="168" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="1149" pin=1"/></net>

<net id="1295"><net_src comp="1290" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1299"><net_src comp="172" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="1144" pin=1"/></net>

<net id="1301"><net_src comp="1296" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1305"><net_src comp="176" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="1139" pin=1"/></net>

<net id="1307"><net_src comp="1302" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1311"><net_src comp="598" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1315"><net_src comp="604" pin="2"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="1320"><net_src comp="610" pin="2"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1322"><net_src comp="1317" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1323"><net_src comp="1317" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1324"><net_src comp="1317" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1325"><net_src comp="1317" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="1329"><net_src comp="616" pin="2"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="1331"><net_src comp="1326" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="1332"><net_src comp="1326" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="1333"><net_src comp="1326" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="1334"><net_src comp="1326" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="1335"><net_src comp="1326" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="1336"><net_src comp="1326" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="1340"><net_src comp="622" pin="2"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1345"><net_src comp="628" pin="2"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1347"><net_src comp="1342" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1348"><net_src comp="1342" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1349"><net_src comp="1342" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1350"><net_src comp="1342" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="1354"><net_src comp="634" pin="2"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="1356"><net_src comp="1351" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="1360"><net_src comp="646" pin="3"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="1365"><net_src comp="660" pin="3"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="1370"><net_src comp="785" pin="3"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="1375"><net_src comp="876" pin="3"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="1380"><net_src comp="921" pin="3"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1382"><net_src comp="1377" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1386"><net_src comp="972" pin="3"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1388"><net_src comp="1383" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1392"><net_src comp="990" pin="3"/><net_sink comp="1389" pin=0"/></net>

<net id="1396"><net_src comp="1012" pin="3"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1401"><net_src comp="1038" pin="2"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="198" pin=12"/></net>

<net id="1406"><net_src comp="1044" pin="2"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="1411"><net_src comp="1056" pin="3"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="1416"><net_src comp="1091" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="1421"><net_src comp="1096" pin="4"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="1426"><net_src comp="1107" pin="4"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="1431"><net_src comp="1118" pin="4"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1436"><net_src comp="271" pin="3"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="1441"><net_src comp="277" pin="3"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1446"><net_src comp="283" pin="3"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="1451"><net_src comp="289" pin="3"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="1456"><net_src comp="1174" pin="1"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="198" pin=14"/></net>

<net id="1461"><net_src comp="1178" pin="1"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="198" pin=9"/></net>

<net id="1466"><net_src comp="1182" pin="1"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="198" pin=10"/></net>

<net id="1471"><net_src comp="1186" pin="1"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="198" pin=11"/></net>

<net id="1476"><net_src comp="1190" pin="1"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="198" pin=13"/></net>

<net id="1481"><net_src comp="1194" pin="5"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="198" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data | {10 }
	Port: outStream_V_keep_V | {10 }
	Port: outStream_V_strb_V | {10 }
	Port: outStream_V_user_V | {10 }
	Port: outStream_V_last_V | {10 }
	Port: outStream_V_id_V | {10 }
	Port: outStream_V_dest_V | {10 }
 - Input state : 
	Port: yolo_upsamp_top : inStream_V_data | {8 }
	Port: yolo_upsamp_top : inStream_V_keep_V | {8 }
	Port: yolo_upsamp_top : inStream_V_strb_V | {8 }
	Port: yolo_upsamp_top : inStream_V_user_V | {8 }
	Port: yolo_upsamp_top : inStream_V_last_V | {8 }
	Port: yolo_upsamp_top : inStream_V_id_V | {8 }
	Port: yolo_upsamp_top : inStream_V_dest_V | {8 }
  - Chain level:
	State 1
	State 2
		add_ln9 : 1
		add_ln627 : 1
		rend_i57 : 1
		icmp_ln9 : 1
		br_ln9 : 2
	State 3
		add_ln10 : 1
		add_ln627_1 : 1
		rend_i55 : 1
		icmp_ln10 : 1
		br_ln10 : 2
	State 4
		add_ln11 : 1
		add_ln627_2 : 1
		rend_i53 : 1
		icmp_ln11 : 1
		br_ln11 : 2
	State 5
		add_ln12 : 1
		add_ln627_3 : 1
		rend_i : 1
		icmp_ln12 : 1
		br_ln12 : 2
	State 6
		icmp_ln15 : 1
		add_ln15 : 1
		icmp_ln17 : 1
		xor_ln52 : 2
		icmp_ln19 : 1
		and_ln52_10 : 2
		or_ln17 : 2
		add_ln19_1 : 1
		select_ln19 : 2
		add_ln17_1 : 1
		select_ln17_5 : 2
	State 7
		icmp_ln52 : 1
		trunc_ln17 : 1
		icmp_ln52_1 : 1
		and_ln52 : 2
		trunc_ln21 : 1
		or_ln26 : 2
		icmp_ln52_2 : 1
		row_idx : 1
		select_ln52 : 1
		icmp_ln52_3 : 2
		select_ln52_1 : 3
		and_ln52_3 : 2
		and_ln52_4 : 2
		icmp_ln52_5 : 1
		and_ln52_5 : 2
		and_ln52_6 : 2
		and_ln52_7 : 2
		icmp_ln23 : 1
		and_ln52_8 : 2
		icmp_ln21 : 1
		and_ln52_9 : 2
		select_ln15 : 2
		row_stride : 2
		select_ln17 : 1
		trunc_ln17_1 : 3
		select_ln17_1 : 4
		icmp_ln52_6 : 2
		and_ln52_11 : 4
		select_ln17_2 : 4
		and_ln17 : 2
		select_ln17_3 : 2
		and_ln17_1 : 2
		and_ln17_2 : 2
		and_ln17_3 : 2
		select_ln17_4 : 3
		col_idx : 2
		or_ln52 : 2
		or_ln52_1 : 2
		select_ln52_2 : 2
		icmp_ln52_7 : 3
		select_ln52_3 : 2
		select_ln52_4 : 2
		select_ln52_5 : 3
		xor_ln52_1 : 2
		and_ln52_12 : 2
		and_ln52_13 : 2
		col_stride : 3
		or_ln21 : 2
		or_ln21_1 : 2
		select_ln21 : 2
		trunc_ln21_1 : 4
		or_ln26_1 : 5
		select_ln21_1 : 5
		icmp_ln52_8 : 3
		select_ln21_2 : 4
		select_ln21_3 : 4
		br_ln26 : 6
		icmp_ln52_4 : 3
		and_ln52_1 : 4
		and_ln52_2 : 4
		curr_output_last_V : 4
		input_ch_idx : 3
		add_ln21_1 : 1
		select_ln21_4 : 2
	State 8
		curr_input_data_sub_s : 1
		curr_input_data_sub_1 : 1
		curr_input_data_sub_2 : 1
		curr_input_data_sub_3 : 1
		mul_ln203_1 : 1
		add_ln203_1 : 2
		sext_ln203_1 : 3
		line_buff_group_0_va_1 : 4
		line_buff_group_1_va_1 : 4
		line_buff_group_2_va_1 : 4
		line_buff_group_3_va_1 : 4
		store_ln765 : 5
		store_ln765 : 5
		store_ln765 : 5
		store_ln765 : 5
		store_ln41 : 1
		store_ln41 : 1
		store_ln41 : 1
		store_ln41 : 1
		store_ln41 : 1
		mul_ln203 : 1
		add_ln203 : 2
		sext_ln203 : 3
		line_buff_group_0_va_2 : 4
		line_buff_group_1_va_2 : 4
		line_buff_group_2_va_2 : 4
		line_buff_group_3_va_2 : 4
		curr_output_data_sub : 5
		curr_output_data_sub_1 : 5
		curr_output_data_sub_2 : 5
		line_buff_group_3_va_3 : 5
	State 9
		tmp_data_sub_data_0_s : 1
		tmp_data_sub_data_1_s : 1
		tmp_data_sub_data_2_s : 1
		curr_output_data_sub_3 : 1
		tmp_data_1 : 2
		write_ln59 : 3
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |         add_ln9_fu_526        |    0    |    0    |    12   |
|          |        add_ln627_fu_532       |    0    |    0    |    15   |
|          |        add_ln10_fu_544        |    0    |    0    |    12   |
|          |       add_ln627_1_fu_550      |    0    |    0    |    15   |
|          |        add_ln11_fu_562        |    0    |    0    |    12   |
|          |       add_ln627_2_fu_568      |    0    |    0    |    15   |
|          |        add_ln12_fu_580        |    0    |    0    |    12   |
|          |       add_ln627_3_fu_586      |    0    |    0    |    15   |
|    add   |        add_ln15_fu_604        |    0    |    0    |    17   |
|          |       add_ln19_1_fu_640       |    0    |    0    |    15   |
|          |       add_ln17_1_fu_654       |    0    |    0    |    14   |
|          |         row_idx_fu_706        |    0    |    0    |    13   |
|          |       row_stride_fu_792       |    0    |    0    |    10   |
|          |         col_idx_fu_883        |    0    |    0    |    13   |
|          |       col_stride_fu_955       |    0    |    0    |    10   |
|          |      input_ch_idx_fu_1044     |    0    |    0    |    13   |
|          |       add_ln21_1_fu_1050      |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln9_fu_538        |    0    |    0    |    9    |
|          |        icmp_ln10_fu_556       |    0    |    0    |    9    |
|          |        icmp_ln11_fu_574       |    0    |    0    |    9    |
|          |        icmp_ln12_fu_592       |    0    |    0    |    9    |
|          |        icmp_ln15_fu_598       |    0    |    0    |    13   |
|          |        icmp_ln17_fu_610       |    0    |    0    |    13   |
|          |        icmp_ln19_fu_622       |    0    |    0    |    13   |
|          |        icmp_ln52_fu_668       |    0    |    0    |    9    |
|   icmp   |       icmp_ln52_1_fu_678      |    0    |    0    |    8    |
|          |       icmp_ln52_2_fu_700      |    0    |    0    |    8    |
|          |       icmp_ln52_3_fu_719      |    0    |    0    |    9    |
|          |       icmp_ln52_5_fu_742      |    0    |    0    |    9    |
|          |        icmp_ln23_fu_763       |    0    |    0    |    9    |
|          |        icmp_ln21_fu_774       |    0    |    0    |    11   |
|          |       icmp_ln52_6_fu_816      |    0    |    0    |    8    |
|          |       icmp_ln52_7_fu_907      |    0    |    0    |    9    |
|          |       icmp_ln52_8_fu_998      |    0    |    0    |    8    |
|          |      icmp_ln52_4_fu_1020      |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln19_fu_646      |    0    |    0    |    9    |
|          |      select_ln17_5_fu_660     |    0    |    0    |    10   |
|          |       select_ln52_fu_712      |    0    |    0    |    2    |
|          |      select_ln52_1_fu_725     |    0    |    0    |    2    |
|          |       select_ln15_fu_785      |    0    |    0    |    4    |
|          |       select_ln17_fu_798      |    0    |    0    |    4    |
|          |      select_ln17_1_fu_809     |    0    |    0    |    2    |
|          |      select_ln17_2_fu_828     |    0    |    0    |    2    |
|          |      select_ln17_3_fu_851     |    0    |    0    |    2    |
|  select  |      select_ln17_4_fu_876     |    0    |    0    |    2    |
|          |      select_ln52_2_fu_899     |    0    |    0    |    2    |
|          |      select_ln52_3_fu_913     |    0    |    0    |    2    |
|          |      select_ln52_4_fu_921     |    0    |    0    |    4    |
|          |      select_ln52_5_fu_929     |    0    |    0    |    2    |
|          |       select_ln21_fu_972      |    0    |    0    |    4    |
|          |      select_ln21_1_fu_990     |    0    |    0    |    2    |
|          |     select_ln21_2_fu_1004     |    0    |    0    |    2    |
|          |     select_ln21_3_fu_1012     |    0    |    0    |    2    |
|          |     select_ln21_4_fu_1056     |    0    |    0    |    6    |
|----------|-------------------------------|---------|---------|---------|
|          |       and_ln52_10_fu_628      |    0    |    0    |    2    |
|          |        and_ln52_fu_684        |    0    |    0    |    2    |
|          |       and_ln52_3_fu_732       |    0    |    0    |    2    |
|          |       and_ln52_4_fu_737       |    0    |    0    |    2    |
|          |       and_ln52_5_fu_748       |    0    |    0    |    2    |
|          |       and_ln52_6_fu_753       |    0    |    0    |    2    |
|          |       and_ln52_7_fu_758       |    0    |    0    |    2    |
|          |       and_ln52_8_fu_769       |    0    |    0    |    2    |
|          |       and_ln52_9_fu_780       |    0    |    0    |    2    |
|    and   |       and_ln52_11_fu_822      |    0    |    0    |    2    |
|          |        and_ln17_fu_845        |    0    |    0    |    2    |
|          |       and_ln17_1_fu_858       |    0    |    0    |    2    |
|          |       and_ln17_2_fu_864       |    0    |    0    |    2    |
|          |       and_ln17_3_fu_870       |    0    |    0    |    2    |
|          |       and_ln52_12_fu_943      |    0    |    0    |    2    |
|          |       and_ln52_13_fu_949      |    0    |    0    |    2    |
|          |       and_ln52_1_fu_1026      |    0    |    0    |    2    |
|          |       and_ln52_2_fu_1032      |    0    |    0    |    2    |
|          |   curr_output_last_V_fu_1038  |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |         or_ln17_fu_634        |    0    |    0    |    2    |
|          |         or_ln26_fu_694        |    0    |    0    |    2    |
|          |        or_ln17_1_fu_840       |    0    |    0    |    2    |
|    or    |         or_ln52_fu_889        |    0    |    0    |    2    |
|          |        or_ln52_1_fu_894       |    0    |    0    |    2    |
|          |         or_ln21_fu_961        |    0    |    0    |    2    |
|          |        or_ln21_1_fu_967       |    0    |    0    |    2    |
|          |        or_ln26_1_fu_984       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |        xor_ln52_fu_616        |    0    |    0    |    2    |
|    xor   |        xor_ln17_fu_835        |    0    |    0    |    2    |
|          |       xor_ln52_1_fu_937       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_1207          |    1    |    0    |    0    |
|          |          grp_fu_1216          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   read   |      empty_8_read_fu_180      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |        grp_write_fu_198       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       trunc_ln17_fu_674       |    0    |    0    |    0    |
|          |       trunc_ln21_fu_690       |    0    |    0    |    0    |
|   trunc  |      trunc_ln17_1_fu_805      |    0    |    0    |    0    |
|          |      trunc_ln21_1_fu_980      |    0    |    0    |    0    |
|          | curr_input_data_sub_s_fu_1091 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       zext_ln52_fu_1064       |    0    |    0    |    0    |
|   zext   |      zext_ln203_1_fu_1129     |    0    |    0    |    0    |
|          |       zext_ln203_fu_1164      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        tmp_data_fu_1067       |    0    |    0    |    0    |
|          |      tmp_keep_V_4_fu_1071     |    0    |    0    |    0    |
|extractvalue|      tmp_strb_V_4_fu_1075     |    0    |    0    |    0    |
|          |      tmp_user_V_4_fu_1079     |    0    |    0    |    0    |
|          |       tmp_id_V_4_fu_1083      |    0    |    0    |    0    |
|          |      tmp_dest_V_4_fu_1087     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          | curr_input_data_sub_1_fu_1096 |    0    |    0    |    0    |
|partselect| curr_input_data_sub_2_fu_1107 |    0    |    0    |    0    |
|          | curr_input_data_sub_3_fu_1118 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   sext   |      sext_ln203_1_fu_1132     |    0    |    0    |    0    |
|          |       sext_ln203_fu_1167      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|       tmp_data_1_fu_1194      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    2    |    0    |   525   |
|----------|-------------------------------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
|line_buff_group_0_va|    1   |    0   |    0   |    0   |
|line_buff_group_1_va|    1   |    0   |    0   |    0   |
|line_buff_group_2_va|    1   |    0   |    0   |    0   |
|line_buff_group_3_va|    1   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+
|        Total       |    4   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       add_ln10_reg_1238       |    3   |
|       add_ln11_reg_1251       |    3   |
|       add_ln12_reg_1264       |    3   |
|       add_ln15_reg_1312       |   13   |
|      add_ln627_1_reg_1243     |    7   |
|      add_ln627_2_reg_1256     |    7   |
|      add_ln627_3_reg_1269     |    7   |
|       add_ln627_reg_1230      |    7   |
|        add_ln9_reg_1225       |    3   |
|      and_ln52_10_reg_1342     |    1   |
|       col_assign_reg_442      |    4   |
|      col_stride_0_reg_464     |    2   |
| curr_input_data_sub_1_reg_1418|   16   |
| curr_input_data_sub_2_reg_1423|   16   |
| curr_input_data_sub_3_reg_1428|   16   |
| curr_input_data_sub_s_reg_1413|   16   |
| curr_output_data_sub_3_reg_516|   16   |
|  curr_output_dest_V_reg_1453  |    6   |
|   curr_output_id_V_reg_1473   |    5   |
|  curr_output_keep_V_reg_1458  |    8   |
|  curr_output_last_V_reg_1398  |    1   |
|  curr_output_strb_V_reg_1463  |    8   |
|  curr_output_user_V_reg_1468  |    2   |
|       icmp_ln12_reg_1274      |    1   |
|       icmp_ln15_reg_1308      |    1   |
|       icmp_ln17_reg_1317      |    1   |
|       icmp_ln19_reg_1337      |    1   |
|   indvar_flatten136_reg_387   |   13   |
|    indvar_flatten27_reg_409   |    9   |
|    indvar_flatten72_reg_398   |   10   |
|     indvar_flatten_reg_453    |    6   |
|     input_ch_idx_0_reg_475    |    4   |
|     input_ch_idx_reg_1403     |    4   |
|line_buff_group_0_va_2_reg_1433|    7   |
|line_buff_group_1_va_2_reg_1438|    7   |
|line_buff_group_2_va_2_reg_1443|    7   |
|line_buff_group_3_va_2_reg_1448|    7   |
|        or_ln17_reg_1351       |    1   |
|        phi_ln10_reg_321       |    3   |
|        phi_ln11_reg_343       |    3   |
|        phi_ln12_reg_365       |    3   |
|        phi_ln9_reg_299        |    3   |
|       phi_mul153_reg_332      |    7   |
|       phi_mul155_reg_354      |    7   |
|       phi_mul157_reg_376      |    7   |
|        phi_mul_reg_310        |    7   |
|       row_idx_0_reg_420       |    4   |
|      row_stride_0_reg_431     |    2   |
|      select_ln15_reg_1367     |    4   |
|     select_ln17_4_reg_1372    |    2   |
|     select_ln17_5_reg_1362    |   10   |
|      select_ln19_reg_1357     |    9   |
|     select_ln21_1_reg_1389    |    1   |
|     select_ln21_3_reg_1393    |    2   |
|     select_ln21_4_reg_1408    |    6   |
|      select_ln21_reg_1383     |    4   |
|     select_ln52_4_reg_1377    |    4   |
|      tmp_data_1_reg_1478      |   64   |
| tmp_data_sub_data_0_s_reg_486 |   16   |
| tmp_data_sub_data_1_s_reg_496 |   16   |
| tmp_data_sub_data_2_s_reg_506 |   16   |
|      tmp_dest_V_reg_1278      |    6   |
|       tmp_id_V_reg_1302       |    5   |
|      tmp_keep_V_reg_1284      |    8   |
|      tmp_strb_V_reg_1290      |    8   |
|      tmp_user_V_reg_1296      |    2   |
|       xor_ln52_reg_1326       |    1   |
+-------------------------------+--------+
|             Total             |   479  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_198 |  p8  |   2  |  64  |   128  ||    9    |
|  grp_write_fu_198 |  p9  |   2  |   8  |   16   ||    9    |
|  grp_write_fu_198 |  p10 |   2  |   8  |   16   ||    9    |
|  grp_write_fu_198 |  p11 |   2  |   2  |    4   ||    9    |
|  grp_write_fu_198 |  p13 |   2  |   5  |   10   ||    9    |
|  grp_write_fu_198 |  p14 |   2  |   6  |   12   ||    9    |
| grp_access_fu_247 |  p0  |   3  |   7  |   21   ||    15   |
| grp_access_fu_253 |  p0  |   3  |   7  |   21   ||    15   |
| grp_access_fu_259 |  p0  |   3  |   7  |   21   ||    15   |
| grp_access_fu_265 |  p0  |   3  |   7  |   21   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   270  ||  17.873 ||   114   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |    0   |   525  |    -   |
|   Memory  |    4   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   17   |    -   |   114  |    -   |
|  Register |    -   |    -   |    -   |   479  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    4   |    2   |   17   |   479  |   639  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
