m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/work/Documents/School/spring_2020/design_for_testability/labs
Ealukernel
w1612296155
DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
DPx4 ieee 16 std_logic_signed 0 22 C<aanc0R`<LWPSe[JYRP^3
DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 106
R0
8/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/ALUkernel.vhd
F/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/ALUkernel.vhd
l0
L16 1
V0MNeZFan^N1Rg>]GJddgz3
!s100 K4G`gNN]gP=UDzNDZnDkM0
OV;C;2020.1_3;71
32
!s110 1612296156
!i10b 1
!s108 1612296156.000000
!s90 -modelsimini|/home/work/Documents/School/spring_2020/design_for_testability/labs/.hdl_checker/modelsim.ini|-quiet|-work|/home/work/Documents/School/spring_2020/design_for_testability/labs/.hdl_checker/default_library|-check_synthesis|-lint|-rangecheck|-pedanticerrors|-explicit|/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/ALUkernel.vhd|
!s107 /home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/ALUkernel.vhd|
!i113 1
o-quiet -work /home/work/Documents/School/spring_2020/design_for_testability/labs/.hdl_checker/default_library -check_synthesis -lint -rangecheck -pedanticerrors -explicit
tExplicit 1 CvgOpt 0
