
/* ****************************************************************
 *        CADENCE                    Copyright (c) 2001-2022      *
 *                                   Cadence Design Systems, Inc. *
 *                                   All rights reserved.         *
 ******************************************************************
 *  The values calculated from this script are meant to be        *
 *  representative programmings.   The values may not reflect the *
 *  actual required programming for production use.   Please      *
 *  closely review all programmed values for technical accuracy   *
 *  before use in production parts.                               *
 *  The register programmings provided in this script are         * 
 *  accurate to the version of Jedec specs and memory             *
 *  models available at the time it was created.  This script     *
 *  will not be maintained for newer releases of Jedec specs      *
 *  or memory models.                                             *

 ******************************************************************
 *                                                                 
 *   Module:         regconfig.h
 *   Documentation:  Register programming header file
 *
 ******************************************************************
 ******************************************************************
 * WARNING:  This file was automatically generated.  Manual
 * editing may result in undetermined behavior.
 ******************************************************************
 ******************************************************************/
// REL: seehi.chengdu.sh100-LPDDR4_FPGA__20220913 Commit ID: 8ebded999b4cf0e8014eb6996a2f27cda5de6c88



// ********************************************************************
// Option: IP               : IP Mode                                            = CTL
// Option: BL               : Burst Length                                       = 16
// Option: CL               : CAS Latency                                        = 6
// Option: MHZ              : Simulation MHz                                     = 100
// Option: AP               : Auto Precharge Mode                          (0/1) = 0
// Option: DLLBP            : DLL Bypass Mode                              (0/1) = 0
// Option: HALF             : Half-Memory Support                          (0/1) = 0
// Option: RDIMM            : Registered Dimm Support                      (0/1) = 0
// Option: RSV2             : Reserved                                       (0) = 0
// Option: RDPREAM          : Read Preamble Length                               = 0
// Option: WRPREAM          : Write Preamble Length                              = 0
// Option: BOF              : Burst On the Fly                             (0/1) = 0
// Option: WLS              : Write Latency Set                            (0/1) = 0
// Option: OUT              : Output file                                        = stdout
// Option: WRDBIEN          : Write DBI Enable                             (0/1) = 0
// Option: RDDBIEN          : Read DBI Enable                              (0/1) = 0
// Option: RDPSTMBLE        : RD Postamble En                              (0/1) = 0
// Option: WRPSTMBLE        : WR Postamble En                              (0/1) = 0
// Option: CRC              : CRC En                                       (0/1) = 0
// Option: CRC_RD_EN        : CRC En for Reads                             (0/1) = 0
// Option: DDR5_RDIMM_MODE  : SDR1 SDR2 DDR                              (0/1/2) = 1
// Option: DATA2CMD_Ratio   : Data to CK Frequency Ratio                         = 0
// Option: DVFSC            : Dynamic Voltage Freq Scaling Core            (0/1) = 0
// Option: BANK_Mode        : Bank Architecture for LPDDR5               (0/1/2) = 2
// Option: RD_Link_ECC      : READ Link ECC Support                        (0/1) = 0
// Option: WR_Link_ECC      : WRITE Link ECC Support                       (0/1) = 0
// Option: X8_Device        : Byte Mode Support for LPDDR4 or LPDDR5       (0/1/2) = 0
// Option: PHY_LOW_LAT_MODE : PHY low latency mode                     (0/1/2/3) = 0
// Option: SOMA             : Memory-SOMA file(s)                                = jedec_lpddr4_32gb_4266,./memory/jedec_lpddr4_32gb_4266/memory.xml.sim,./memory/jedec_lpddr4_32gb_4266/memory.xml.sim
// Option: PL               : CA Parity Latency                                  = -1
// Option: LRDIMM           : Load Reduced Dimm Support                    (0/1) = 0
// Option: CLA          : RCD Command Latency Adder              (0/1/2/3/4) = 0
// Option: PBR              : PBR mode support                             (0/1) = 0
// Option: FGR        : FGR mode support                             (0/1) = 0
// Option: DDR5_1N_MODE     : 1N/2N Mode                                   (0/1) = 0
// Command-line arguments: jedec_lpddr4_32gb_4266,./memory/jedec_lpddr4_32gb_4266/memory.xml.sim,./memory/jedec_lpddr4_32gb_4266/memory.xml.sim VERILOG CTL 16 6 100 0 0 0 0 0 0 0 0 0 stdout 0 0 0 0 0 0 1 0 0 2 0 0 0 0 jedec_lpddr4_32gb_4266,./memory/jedec_lpddr4_32gb_4266/memory.xml.sim,./memory/jedec_lpddr4_32gb_4266/memory.xml.sim VERILOG -1 0 0 0 0 0
// ********************************************************************
// Memory: jedec_lpddr4_32gb_4266
// Memory: jedec_lpddr4_32gb_4266
// ********************************************************************


#define               DENALI_CTL_00_DATA 0b00000000000000000000101100000000 // CONTROLLER_ID:RD:16:16:=0x0000 DRAM_CLASS:RW:8:4:=0x0b START:RW:0:1:=0x00
#define               DENALI_CTL_01_DATA 0b00000000000000000000000000000000 // CONTROLLER_VERSION:RD:0:64:=0x00000000
#define               DENALI_CTL_02_DATA 0b00000000000000000000000000000000 // CONTROLLER_VERSION:RD:0:64:=0x00000000
#define               DENALI_CTL_03_DATA 0b00000000000000000000000000000000 // WRITE_DATA_FIFO_DEPTH:RD:24:8:=0x00 MAX_CS_REG:RD:16:2:=0x00 MAX_COL_REG:RD:8:4:=0x00 MAX_ROW_REG:RD:0:5:=0x00
#define               DENALI_CTL_04_DATA 0b00000000000000000000000000000000 // MEMCD_RMODW_FIFO_PTR_WIDTH:RD:24:8:=0x00 MEMCD_RMODW_FIFO_DEPTH:RD:8:16:=0x0000 WRITE_DATA_FIFO_PTR_WIDTH:RD:0:8:=0x00
#define               DENALI_CTL_05_DATA 0b00000000000000000000000000000000 // AXI0_WR_ARRAY_LOG2_DEPTH:RD:24:8:=0x00 AXI0_RDFIFO_LOG2_DEPTH:RD:16:8:=0x00 AXI0_CMDFIFO_LOG2_DEPTH:RD:8:8:=0x00 ASYNC_CDC_STAGES:RD:0:8:=0x00
#define               DENALI_CTL_06_DATA 0b00000000000000000000000000000000 // AXI1_RDFIFO_LOG2_DEPTH:RD:24:8:=0x00 AXI1_CMDFIFO_LOG2_DEPTH:RD:16:8:=0x00 AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI0_TRANS_WRFIFO_LOG2_DEPTH:RD:0:8:=0x00
#define               DENALI_CTL_07_DATA 0b00000000000000000000000000000000 // AXI2_CMDFIFO_LOG2_DEPTH:RD:24:8:=0x00 AXI1_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:16:8:=0x00 AXI1_TRANS_WRFIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI1_WR_ARRAY_LOG2_DEPTH:RD:0:8:=0x00
#define               DENALI_CTL_08_DATA 0b00000000000000000000000000000000 // AXI2_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:24:8:=0x00 AXI2_TRANS_WRFIFO_LOG2_DEPTH:RD:16:8:=0x00 AXI2_WR_ARRAY_LOG2_DEPTH:RD:8:8:=0x00 AXI2_RDFIFO_LOG2_DEPTH:RD:0:8:=0x00
#define               DENALI_CTL_09_DATA 0b00000000000000000000000000000000 // AXI3_TRANS_WRFIFO_LOG2_DEPTH:RD:24:8:=0x00 AXI3_WR_ARRAY_LOG2_DEPTH:RD:16:8:=0x00 AXI3_RDFIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI3_CMDFIFO_LOG2_DEPTH:RD:0:8:=0x00
#define               DENALI_CTL_10_DATA 0b00000000000000000000000000000000 // AXI4_WR_ARRAY_LOG2_DEPTH:RD:24:8:=0x00 AXI4_RDFIFO_LOG2_DEPTH:RD:16:8:=0x00 AXI4_CMDFIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI3_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:0:8:=0x00
#define               DENALI_CTL_11_DATA 0b00000000000000000000000000000000 // AXI5_RDFIFO_LOG2_DEPTH:RD:24:8:=0x00 AXI5_CMDFIFO_LOG2_DEPTH:RD:16:8:=0x00 AXI4_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI4_TRANS_WRFIFO_LOG2_DEPTH:RD:0:8:=0x00
#define               DENALI_CTL_12_DATA 0b00000000000000000000000000000000 // AXI5_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:16:8:=0x00 AXI5_TRANS_WRFIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI5_WR_ARRAY_LOG2_DEPTH:RD:0:8:=0x00
#define               DENALI_CTL_13_DATA 0b00000000000000000000000000010100 // TINIT_F0:RW:0:24:=0x000014
#define               DENALI_CTL_14_DATA 0b00000000000000000000000000000001 // TINIT3_F0:RW:0:24:=0x000001
#define               DENALI_CTL_15_DATA 0b00000000000000000000000000000101 // TINIT4_F0:RW:0:24:=0x000005
#define               DENALI_CTL_16_DATA 0b00000000000000000000000000001010 // TINIT5_F0:RW:0:24:=0x00000a
#define               DENALI_CTL_17_DATA 0b00000000000000000000000000010100 // TINIT_F1:RW:0:24:=0x000014
#define               DENALI_CTL_18_DATA 0b00000000000000000000000000000001 // TINIT3_F1:RW:0:24:=0x000001
#define               DENALI_CTL_19_DATA 0b00000000000000000000000000000101 // TINIT4_F1:RW:0:24:=0x000005
#define               DENALI_CTL_20_DATA 0b00000000000000000000000000001010 // TINIT5_F1:RW:0:24:=0x00000a
#define               DENALI_CTL_21_DATA 0b00000000000000000000000000010100 // TINIT_F2:RW:0:24:=0x000014
#define               DENALI_CTL_22_DATA 0b00000000000000000000000000000001 // TINIT3_F2:RW:0:24:=0x000001
#define               DENALI_CTL_23_DATA 0b00000000000000000000000000000101 // TINIT4_F2:RW:0:24:=0x000005
#define               DENALI_CTL_24_DATA 0b00000000000000000000000000001010 // NO_AUTO_MRR_INIT:RW:24:1:=0x00 TINIT5_F2:RW:0:24:=0x00000a
#define               DENALI_CTL_25_DATA 0b00000001000000010000000100000000 // DFI_FREQ_RATIO_F2:RW:24:2:=0x01 DFI_FREQ_RATIO_F1:RW:16:2:=0x01 DFI_FREQ_RATIO_F0:RW:8:2:=0x01 MRR_ERROR_STATUS:RD:0:1:=0x00
#define               DENALI_CTL_26_DATA 0b00000001000000010000000000000000 // PHY_INDEP_TRAIN_MODE:RW:24:1:=0x01 ODT_VALUE:RW:16:2:=0x01 NO_MRW_INIT:RW:8:1:=0x00 DFI_CMD_RATIO:RD:0:1:=0x00
#define               DENALI_CTL_27_DATA 0b00000001000000000000000100010000 // DFIBUS_FREQ_F1:RW:24:5:=0x01 DFIBUS_FREQ_F0:RW:16:5:=0x00 PHY_INDEP_INIT_MODE:RW:8:1:=0x01 TSREF2PHYMSTR:RW:0:6:=0x10
#define               DENALI_CTL_28_DATA 0b00000010000000010000000000000010 // FREQ_CHANGE_TYPE_F2:RW:24:2:=0x02 FREQ_CHANGE_TYPE_F1:RW:16:2:=0x01 FREQ_CHANGE_TYPE_F0:RW:8:2:=0x00 DFIBUS_FREQ_F2:RW:0:5:=0x02
#define               DENALI_CTL_29_DATA 0b00000000000000000000000000010100 // TRST_PWRON:RW:0:32:=0x00000014
#define               DENALI_CTL_30_DATA 0b00000000000000000000000000110010 // CKE_INACTIVE:RW:0:32:=0x00000032
#define               DENALI_CTL_31_DATA 0b00000000000000000000000000000000 // DQS_OSC_TST:RW:16:1:=0x00 DQS_OSC_PER_CS_OOV_TRAINING_STATUS:RD:8:2:=0x00 LPC_SW_ENTER_DQS_OSC_IN_PROGRESS_ERR_STATUS:RD:0:1:=0x00
#define               DENALI_CTL_32_DATA 0b00000000000000000000000000000000 // MRR_LSB_REG:RW:24:8:=0x00 DQS_OSC_MPC_CMD:RW:0:24:=0x000000
#define               DENALI_CTL_33_DATA 0b00000010000000000000000000000000 // DQS_OSC_PERIOD:RW:16:15:=0x0200 DQS_OSC_ENABLE:RW:8:1:=0x00 MRR_MSB_REG:RW:0:8:=0x00
#define               DENALI_CTL_34_DATA 0b00000000000000000000000000000010 // FUNC_VALID_CYCLES:RW:0:4:=0x02
#define               DENALI_CTL_35_DATA 0b00000000000000000000000000000000 // DQS_OSC_NORM_THRESHOLD:RW:0:32:=0x00000000
#define               DENALI_CTL_36_DATA 0b00000000000000000000000000000000 // DQS_OSC_HIGH_THRESHOLD:RW:0:32:=0x00000000
#define               DENALI_CTL_37_DATA 0b00000000000000000000000000000000 // DQS_OSC_TIMEOUT:RW:0:32:=0x00000000
#define               DENALI_CTL_38_DATA 0b00000000000000000000000000000000 // DQS_OSC_PROMOTE_THRESHOLD:RW:0:32:=0x00000000
#define               DENALI_CTL_39_DATA 0b00000100000000000000000000010000 // TOSCO_F0:RW:24:8:=0x04 DQS_OSC_REQUEST:WR:16:1:=0x00 OSC_VARIANCE_LIMIT:RW:0:16:=0x0010
#define               DENALI_CTL_40_DATA 0b00000000000000000000010000000100 // DQS_OSC_BASE_VALUE_0_CS0:RD:16:16:=0x0000 TOSCO_F2:RW:8:8:=0x04 TOSCO_F1:RW:0:8:=0x04
#define               DENALI_CTL_41_DATA 0b00000000000000000000000000000000 // DQS_OSC_BASE_VALUE_2_CS0:RD:16:16:=0x0000 DQS_OSC_BASE_VALUE_1_CS0:RD:0:16:=0x0000
#define               DENALI_CTL_42_DATA 0b00000000000000000000000000000000 // DQS_OSC_BASE_VALUE_0_CS1:RD:16:16:=0x0000 DQS_OSC_BASE_VALUE_3_CS0:RD:0:16:=0x0000
#define               DENALI_CTL_43_DATA 0b00000000000000000000000000000000 // DQS_OSC_BASE_VALUE_2_CS1:RD:16:16:=0x0000 DQS_OSC_BASE_VALUE_1_CS1:RD:0:16:=0x0000
#define               DENALI_CTL_44_DATA 0b00000000000000000000000000000000 // DQS_OSC_IN_PROGRESS_STATUS:RD:24:1:=0x00 DQS_OSC_STATUS:RD:16:4:=0x00 DQS_OSC_BASE_VALUE_3_CS1:RD:0:16:=0x0000
#define               DENALI_CTL_45_DATA 0b00000100000011000000010000001100 // WRLAT_F1:RW:24:7:=0x04 CASLAT_LIN_F1:RW:16:7:=0x0c WRLAT_F0:RW:8:7:=0x04 CASLAT_LIN_F0:RW:0:7:=0x0c
#define               DENALI_CTL_46_DATA 0b00001000000001000000010000001100 // TCCD:RW:24:5:=0x08 TBST_INT_INTERVAL:RW:16:3:=0x04 WRLAT_F2:RW:8:7:=0x04 CASLAT_LIN_F2:RW:0:7:=0x0c
#define               DENALI_CTL_47_DATA 0b00000000000000000000100100000100 // TRC_F0:RW:8:9:=0x0009 TRRD_F0:RW:0:8:=0x04
#define               DENALI_CTL_48_DATA 0b00000100000010010000000000000101 // TRP_F0:RW:24:8:=0x04 TWTR_F0:RW:16:6:=0x09 TRAS_MIN_F0:RW:0:9:=0x0005
#define               DENALI_CTL_49_DATA 0b00000000000001000000000000000011 // TRRD_F1:RW:16:8:=0x04 TFAW_F0:RW:0:9:=0x0003
#define               DENALI_CTL_50_DATA 0b00000000000001010000000000001001 // TRAS_MIN_F1:RW:16:9:=0x0005 TRC_F1:RW:0:9:=0x0009
#define               DENALI_CTL_51_DATA 0b00000000000000110000010000001001 // TFAW_F1:RW:16:9:=0x0003 TRP_F1:RW:8:8:=0x04 TWTR_F1:RW:0:6:=0x09
#define               DENALI_CTL_52_DATA 0b00000000000000000000100100000100 // TRC_F2:RW:8:9:=0x0009 TRRD_F2:RW:0:8:=0x04
#define               DENALI_CTL_53_DATA 0b00000100000010010000000000000101 // TRP_F2:RW:24:8:=0x04 TWTR_F2:RW:16:6:=0x09 TRAS_MIN_F2:RW:0:9:=0x0005
#define               DENALI_CTL_54_DATA 0b00001010000010000000000000000011 // TMRD_F0:RW:24:8:=0x0a TRTP_F0:RW:16:8:=0x08 TFAW_F2:RW:0:9:=0x0003
#define               DENALI_CTL_55_DATA 0b00000100000011011011011000001010 // TCKE_F0:RW:24:5:=0x04 TRAS_MAX_F0:RW:8:16:=0x0db6 TMOD_F0:RW:0:8:=0x0a
#define               DENALI_CTL_56_DATA 0b00001010000010000010000000000100 // TMRD_F1:RW:24:8:=0x0a TRTP_F1:RW:16:8:=0x08 TCCDMW_F0:RW:8:6:=0x20 TCKESR_F0:RW:0:8:=0x04
#define               DENALI_CTL_57_DATA 0b00000100000011011011011000001010 // TCKE_F1:RW:24:5:=0x04 TRAS_MAX_F1:RW:8:16:=0x0db6 TMOD_F1:RW:0:8:=0x0a
#define               DENALI_CTL_58_DATA 0b00001010000010000010000000000100 // TMRD_F2:RW:24:8:=0x0a TRTP_F2:RW:16:8:=0x08 TCCDMW_F1:RW:8:6:=0x20 TCKESR_F1:RW:0:8:=0x04
#define               DENALI_CTL_59_DATA 0b00000100000011011011011000001010 // TCKE_F2:RW:24:5:=0x04 TRAS_MAX_F2:RW:8:16:=0x0db6 TMOD_F2:RW:0:8:=0x0a
#define               DENALI_CTL_60_DATA 0b00000011000001000010000000000100 // RESERVED:RW:24:3:=0x03 TPPD:RW_D:16:3:=0x04 TCCDMW_F2:RW:8:6:=0x20 TCKESR_F2:RW:0:8:=0x04
#define               DENALI_CTL_61_DATA 0b00000100000001000000000000000010 // TWR_F0:RW:24:8:=0x04 TRCD_F0:RW:16:8:=0x04 WRITEINTERP:RW:8:1:=0x00 RESERVED:RW:0:3:=0x02
#define               DENALI_CTL_62_DATA 0b00000100000001000000010000000100 // TWR_F2:RW:24:8:=0x04 TRCD_F2:RW:16:8:=0x04 TWR_F1:RW:8:8:=0x04 TRCD_F1:RW:0:8:=0x04
#define               DENALI_CTL_63_DATA 0b00000001000000010000000000001000 // TRAS_LOCKOUT:RW:24:1:=0x01 CONCURRENTAP:RW:16:1:=0x01 AP:RW:8:1:=0x00 TMRR:RW:0:4:=0x08
#define               DENALI_CTL_64_DATA 0b00000100000010000000100000001000 // BSTLEN:RW_D:24:6:=0x04 TDAL_F2:RW:16:8:=0x08 TDAL_F1:RW:8:8:=0x08 TDAL_F0:RW:0:8:=0x08
#define               DENALI_CTL_65_DATA 0b00000100000001000000010000000100 // TRP_AB_F0_1:RW:24:8:=0x04 TRP_AB_F2_0:RW:16:8:=0x04 TRP_AB_F1_0:RW:8:8:=0x04 TRP_AB_F0_0:RW:0:8:=0x04
#define               DENALI_CTL_66_DATA 0b00000000000000000000010000000100 // RESERVED:RW:24:2:=0x00 REG_DIMM_ENABLE:RW:16:1:=0x00 TRP_AB_F2_1:RW:8:8:=0x04 TRP_AB_F1_1:RW:0:8:=0x04
#define               DENALI_CTL_67_DATA 0b00000000000000010000000100000000 // NO_MEMORY_DM:RW:24:1:=0x00 RESERVED:RW:16:1:=0x01 OPTIMAL_RMODW_EN:RW:8:1:=0x01 RESERVED:RW:0:7:=0x00
#define               DENALI_CTL_68_DATA 0b00000000000000000000001100000001 // AREF_STATUS:RD:24:1:=0x00 AREFRESH:WR:16:1:=0x00 RESERVED:RW:8:2:=0x03 RMW_INTERLEAVE:RW:0:1:=0x01
#define               DENALI_CTL_69_DATA 0b00000100000000110000000100000000 // CS_COMPARISON_FOR_REFRESH_DEPTH:RW:24:4:=0x04 TRFC_OPT_THRESHOLD:RW:16:3:=0x03 TREF_ENABLE:RW:8:1:=0x01 AREF_SW_ACK:RD:0:1:=0x00
#define               DENALI_CTL_70_DATA 0b00000000000000000000000000100110 // TRFC_F0:RW:0:10:=0x0026
#define               DENALI_CTL_71_DATA 0b00000000000000000000000101111111 // TREF_F0:RW:0:20:=0x00017f
#define               DENALI_CTL_72_DATA 0b00000000000000000000000000100110 // TRFC_F1:RW:0:10:=0x0026
#define               DENALI_CTL_73_DATA 0b00000000000000000000000101111111 // TREF_F1:RW:0:20:=0x00017f
#define               DENALI_CTL_74_DATA 0b00000000000000000000000000100110 // TRFC_F2:RW:0:10:=0x0026
#define               DENALI_CTL_75_DATA 0b00000000000000000000000101111111 // TREF_F2:RW:0:20:=0x00017f
#define               DENALI_CTL_76_DATA 0b00000000000000000000000000000101 // TREF_INTERVAL:RW:0:20:=0x000005
#define               DENALI_CTL_77_DATA 0b00000000001100000000000000010011 // TREFI_PB_F0_0:RW:16:12:=0x0030 TRFC_PB_F0_0:RW:0:10:=0x0013
#define               DENALI_CTL_78_DATA 0b00000000000000000001001100000100 // TPBR2PBR_F0_0:RW:8:10:=0x0013 TPBR2ACT_F0_0:RW:0:8:=0x04
#define               DENALI_CTL_79_DATA 0b00000000001100000000000000010011 // TREFI_PB_F1_0:RW:16:12:=0x0030 TRFC_PB_F1_0:RW:0:10:=0x0013
#define               DENALI_CTL_80_DATA 0b00000000000000000001001100000100 // TPBR2PBR_F1_0:RW:8:10:=0x0013 TPBR2ACT_F1_0:RW:0:8:=0x04
#define               DENALI_CTL_81_DATA 0b00000000001100000000000000010011 // TREFI_PB_F2_0:RW:16:12:=0x0030 TRFC_PB_F2_0:RW:0:10:=0x0013
#define               DENALI_CTL_82_DATA 0b00000000000000000001001100000100 // TPBR2PBR_F2_0:RW:8:10:=0x0013 TPBR2ACT_F2_0:RW:0:8:=0x04
#define               DENALI_CTL_83_DATA 0b00000000001100000000000000010011 // TREFI_PB_F0_1:RW:16:12:=0x0030 TRFC_PB_F0_1:RW:0:10:=0x0013
#define               DENALI_CTL_84_DATA 0b00000000000000000001001100000100 // TPBR2PBR_F0_1:RW:8:10:=0x0013 TPBR2ACT_F0_1:RW:0:8:=0x04
#define               DENALI_CTL_85_DATA 0b00000000001100000000000000010011 // TREFI_PB_F1_1:RW:16:12:=0x0030 TRFC_PB_F1_1:RW:0:10:=0x0013
#define               DENALI_CTL_86_DATA 0b00000000000000000001001100000100 // TPBR2PBR_F1_1:RW:8:10:=0x0013 TPBR2ACT_F1_1:RW:0:8:=0x04
#define               DENALI_CTL_87_DATA 0b00000000001100000000000000010011 // TREFI_PB_F2_1:RW:16:12:=0x0030 TRFC_PB_F2_1:RW:0:10:=0x0013
#define               DENALI_CTL_88_DATA 0b00000000000000000001001100000100 // PBR_MODE_EN:RW:24:4:=0x00 TPBR2PBR_F2_1:RW:8:10:=0x0013 TPBR2ACT_F2_1:RW:0:8:=0x04
#define               DENALI_CTL_89_DATA 0b00010010000000010000000000000000 // AREF_PBR_CONT_EN_THRESHOLD:RW:24:5:=0x12 PBR_CONT_REQ_EN:RW:16:1:=0x01 PBR_NUMERIC_ORDER:RW:8:1:=0x00 SELECT_BANK_IN_Q:RW:0:1:=0x00
#define               DENALI_CTL_90_DATA 0b00000000000000000000010100000000 // TPDEX_F0:RW:8:16:=0x0005 AREF_PBR_CONT_DIS_THRESHOLD:RW:0:5:=0x00
#define               DENALI_CTL_91_DATA 0b00000000000001010000000000000101 // TPDEX_F2:RW:16:16:=0x0005 TPDEX_F1:RW:0:16:=0x0005
#define               DENALI_CTL_92_DATA 0b00000101000001110000011100000111 // TCKELCS_F0:RW:24:5:=0x05 TMRRI_F2:RW:16:8:=0x07 TMRRI_F1:RW:8:8:=0x07 TMRRI_F0:RW:0:8:=0x07
#define               DENALI_CTL_93_DATA 0b00000101000000110000101000000101 // TCKELCS_F1:RW:24:5:=0x05 TZQCKE_F0:RW:16:4:=0x03 TMRWCKEL_F0:RW:8:5:=0x0a TCKEHCS_F0:RW:0:5:=0x05
#define               DENALI_CTL_94_DATA 0b00000101000000110000101000000101 // TCKELCS_F2:RW:24:5:=0x05 TZQCKE_F1:RW:16:4:=0x03 TMRWCKEL_F1:RW:8:5:=0x0a TCKEHCS_F1:RW:0:5:=0x05
#define               DENALI_CTL_95_DATA 0b00000001000000110000101000000101 // TCSCKE_F0:RW:24:5:=0x01 TZQCKE_F2:RW:16:4:=0x03 TMRWCKEL_F2:RW:8:5:=0x0a TCKEHCS_F2:RW:0:5:=0x05
#define               DENALI_CTL_96_DATA 0b00000001000000010000000100000001 // TCSCKE_F2:RW:24:5:=0x01 CA_DEFAULT_VAL_F1:RW:16:1:=0x01 TCSCKE_F1:RW:8:5:=0x01 CA_DEFAULT_VAL_F0:RW:0:1:=0x01
#define               DENALI_CTL_97_DATA 0b00000000000000000010011100000001 // TXSR_F0:RW:8:16:=0x0027 CA_DEFAULT_VAL_F2:RW:0:1:=0x01
#define               DENALI_CTL_98_DATA 0b00000000001001110000000000100111 // TXSR_F1:RW:16:16:=0x0027 TXSNR_F0:RW:0:16:=0x0027
#define               DENALI_CTL_99_DATA 0b00000000001001110000000000100111 // TXSR_F2:RW:16:16:=0x0027 TXSNR_F1:RW:0:16:=0x0027
#define              DENALI_CTL_100_DATA 0b00000011000000110000000000100111 // TESCKE_F0:RW:24:3:=0x03 TSR_F0:RW:16:8:=0x03 TXSNR_F2:RW:0:16:=0x0027
#define              DENALI_CTL_101_DATA 0b00000101000001010000010100000001 // TCKCKEL_F0:RW:24:5:=0x05 TCKEHCMD_F0:RW:16:5:=0x05 TCKELCMD_F0:RW:8:5:=0x05 TCSCKEH_F0:RW:0:5:=0x01
#define              DENALI_CTL_102_DATA 0b00000001000000110000001100000100 // TCSCKEH_F1:RW:24:5:=0x01 TESCKE_F1:RW:16:3:=0x03 TSR_F1:RW:8:8:=0x03 TCKELPD_F0:RW:0:5:=0x04
#define              DENALI_CTL_103_DATA 0b00000100000001010000010100000101 // TCKELPD_F1:RW:24:5:=0x04 TCKCKEL_F1:RW:16:5:=0x05 TCKEHCMD_F1:RW:8:5:=0x05 TCKELCMD_F1:RW:0:5:=0x05
#define              DENALI_CTL_104_DATA 0b00000101000000010000001100000011 // TCKELCMD_F2:RW:24:5:=0x05 TCSCKEH_F2:RW:16:5:=0x01 TESCKE_F2:RW:8:3:=0x03 TSR_F2:RW:0:8:=0x03
#define              DENALI_CTL_105_DATA 0b00000011000001000000010100000101 // TCMDCKE_F0:RW:24:5:=0x03 TCKELPD_F2:RW:16:5:=0x04 TCKCKEL_F2:RW:8:5:=0x05 TCKEHCMD_F2:RW:0:5:=0x05
#define              DENALI_CTL_106_DATA 0b00000000000000000000001100000011 // SREFRESH_EXIT_NO_REFRESH:RW:24:1:=0x00 PWRUP_SREFRESH_EXIT:RW:16:1:=0x00 TCMDCKE_F2:RW:8:5:=0x03 TCMDCKE_F1:RW:0:5:=0x03
#define              DENALI_CTL_107_DATA 0b00000000000000000000000000000001 // RESERVED:RW+:24:7:=0x00 RESERVED:WR:16:5:=0x00 CKE_DELAY:RW:8:3:=0x00 ENABLE_QUICK_SREFRESH:RW:0:1:=0x01
#define              DENALI_CTL_108_DATA 0b00000000000000000000000000000001 // DFS_PROMOTE_THRESHOLD_F0:RW:8:16:=0x0000 DFS_ZQ_EN:RW:0:1:=0x01
#define              DENALI_CTL_109_DATA 0b00000000000000000000000000000000 // DFS_PROMOTE_THRESHOLD_F2:RW:16:16:=0x0000 DFS_PROMOTE_THRESHOLD_F1:RW:0:16:=0x0000
#define              DENALI_CTL_110_DATA 0b01000000000000100000000100000000 // RESERVED:RW:24:8:=0x40 RESERVED:RW:16:3:=0x02 RESERVED:RW:8:3:=0x01 ZQ_STATUS_LOG:RD:0:3:=0x00
#define              DENALI_CTL_111_DATA 0b00000000000000111000000000010000 // UPD_CTRLUPD_NORM_THRESHOLD_F0:RW:16:16:=0x0003 RESERVED:RW:8:8:=0x80 RESERVED:RW:0:8:=0x10
#define              DENALI_CTL_112_DATA 0b00000000000001010000000000000100 // UPD_CTRLUPD_TIMEOUT_F0:RW:16:16:=0x0005 UPD_CTRLUPD_HIGH_THRESHOLD_F0:RW:0:16:=0x0004
#define              DENALI_CTL_113_DATA 0b00000000000000000000000000000100 // UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F0:RW:16:16:=0x0000 UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F0:RW:0:16:=0x0004
#define              DENALI_CTL_114_DATA 0b00000000000001000000000000000011 // UPD_CTRLUPD_HIGH_THRESHOLD_F1:RW:16:16:=0x0004 UPD_CTRLUPD_NORM_THRESHOLD_F1:RW:0:16:=0x0003
#define              DENALI_CTL_115_DATA 0b00000000000001000000000000000101 // UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F1:RW:16:16:=0x0004 UPD_CTRLUPD_TIMEOUT_F1:RW:0:16:=0x0005
#define              DENALI_CTL_116_DATA 0b00000000000000110000000000000000 // UPD_CTRLUPD_NORM_THRESHOLD_F2:RW:16:16:=0x0003 UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F1:RW:0:16:=0x0000
#define              DENALI_CTL_117_DATA 0b00000000000001010000000000000100 // UPD_CTRLUPD_TIMEOUT_F2:RW:16:16:=0x0005 UPD_CTRLUPD_HIGH_THRESHOLD_F2:RW:0:16:=0x0004
#define              DENALI_CTL_118_DATA 0b00000000000000000000000000000100 // UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F2:RW:16:16:=0x0000 UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F2:RW:0:16:=0x0004
#define              DENALI_CTL_119_DATA 0b00000000000000000101111111000000 // TDFI_PHYMSTR_MAX_F0:RW:0:32:=0x00005fc0
#define              DENALI_CTL_120_DATA 0b00000000000000000101111111000000 // TDFI_PHYMSTR_MAX_TYPE0_F0:RW:0:32:=0x00005fc0
#define              DENALI_CTL_121_DATA 0b00000000000000000101111111000000 // TDFI_PHYMSTR_MAX_TYPE1_F0:RW:0:32:=0x00005fc0
#define              DENALI_CTL_122_DATA 0b00000000000000000101111111000000 // TDFI_PHYMSTR_MAX_TYPE2_F0:RW:0:32:=0x00005fc0
#define              DENALI_CTL_123_DATA 0b00000000000000000101111111000000 // TDFI_PHYMSTR_MAX_TYPE3_F0:RW:0:32:=0x00005fc0
#define              DENALI_CTL_124_DATA 0b00000000000000000000000000000000 // PHYMSTR_DFI4_PROMOTE_THRESHOLD_F0:RW:0:16:=0x0000
#define              DENALI_CTL_125_DATA 0b00000000000000000000101001111001 // TDFI_PHYMSTR_RESP_F0:RW:0:20:=0x000a79
#define              DENALI_CTL_126_DATA 0b00000000000000000101111111000000 // TDFI_PHYMSTR_MAX_F1:RW:0:32:=0x00005fc0
#define              DENALI_CTL_127_DATA 0b00000000000000000101111111000000 // TDFI_PHYMSTR_MAX_TYPE0_F1:RW:0:32:=0x00005fc0
#define              DENALI_CTL_128_DATA 0b00000000000000000101111111000000 // TDFI_PHYMSTR_MAX_TYPE1_F1:RW:0:32:=0x00005fc0
#define              DENALI_CTL_129_DATA 0b00000000000000000101111111000000 // TDFI_PHYMSTR_MAX_TYPE2_F1:RW:0:32:=0x00005fc0
#define              DENALI_CTL_130_DATA 0b00000000000000000101111111000000 // TDFI_PHYMSTR_MAX_TYPE3_F1:RW:0:32:=0x00005fc0
#define              DENALI_CTL_131_DATA 0b00000000000000000000000000000000 // PHYMSTR_DFI4_PROMOTE_THRESHOLD_F1:RW:0:16:=0x0000
#define              DENALI_CTL_132_DATA 0b00000000000000000000101001111001 // TDFI_PHYMSTR_RESP_F1:RW:0:20:=0x000a79
#define              DENALI_CTL_133_DATA 0b00000000000000000101111111000000 // TDFI_PHYMSTR_MAX_F2:RW:0:32:=0x00005fc0
#define              DENALI_CTL_134_DATA 0b00000000000000000101111111000000 // TDFI_PHYMSTR_MAX_TYPE0_F2:RW:0:32:=0x00005fc0
#define              DENALI_CTL_135_DATA 0b00000000000000000101111111000000 // TDFI_PHYMSTR_MAX_TYPE1_F2:RW:0:32:=0x00005fc0
#define              DENALI_CTL_136_DATA 0b00000000000000000101111111000000 // TDFI_PHYMSTR_MAX_TYPE2_F2:RW:0:32:=0x00005fc0
#define              DENALI_CTL_137_DATA 0b00000000000000000101111111000000 // TDFI_PHYMSTR_MAX_TYPE3_F2:RW:0:32:=0x00005fc0
#define              DENALI_CTL_138_DATA 0b00000000000000000000000000000000 // PHYMSTR_DFI4_PROMOTE_THRESHOLD_F2:RW:0:16:=0x0000
#define              DENALI_CTL_139_DATA 0b00000000000000000000101001111001 // PHYMSTR_NO_AREF:RW:24:1:=0x00 TDFI_PHYMSTR_RESP_F2:RW:0:20:=0x000a79
#define              DENALI_CTL_140_DATA 0b00000000000000000000000000000000 // PHYMSTR_TRAIN_AFTER_INIT_COMPLETE:RW:16:1:=0x00 PHYMSTR_DFI_VERSION_4P0V1:RW:8:1:=0x00 PHYMSTR_ERROR_STATUS:RD:0:2:=0x00
#define              DENALI_CTL_141_DATA 0b00000000000000000000000000000000 // MRR_TEMPCHK_NORM_THRESHOLD_F0:RW:0:24:=0x000000
#define              DENALI_CTL_142_DATA 0b00000000000000000000000000000000 // MRR_TEMPCHK_HIGH_THRESHOLD_F0:RW:0:24:=0x000000
#define              DENALI_CTL_143_DATA 0b00000000000000000000000000000000 // MRR_TEMPCHK_TIMEOUT_F0:RW:0:24:=0x000000
#define              DENALI_CTL_144_DATA 0b00000000000000000000000000000000 // MRR_TEMPCHK_NORM_THRESHOLD_F1:RW:0:24:=0x000000
#define              DENALI_CTL_145_DATA 0b00000000000000000000000000000000 // MRR_TEMPCHK_HIGH_THRESHOLD_F1:RW:0:24:=0x000000
#define              DENALI_CTL_146_DATA 0b00000000000000000000000000000000 // MRR_TEMPCHK_TIMEOUT_F1:RW:0:24:=0x000000
#define              DENALI_CTL_147_DATA 0b00000000000000000000000000000000 // MRR_TEMPCHK_NORM_THRESHOLD_F2:RW:0:24:=0x000000
#define              DENALI_CTL_148_DATA 0b00000000000000000000000000000000 // MRR_TEMPCHK_HIGH_THRESHOLD_F2:RW:0:24:=0x000000
#define              DENALI_CTL_149_DATA 0b00000000000000000000000000000000 // PPR_COMMAND_MRR_REGNUM:RW:24:8:=0x00 MRR_TEMPCHK_TIMEOUT_F2:RW:0:24:=0x000000
#define              DENALI_CTL_150_DATA 0b00000000000000000000000000000000 // PPR_COMMAND_MRW_DATA:RW:24:8:=0x00 PPR_COMMAND_MRW_REGNUM:RW:16:8:=0x00 PPR_COMMAND:WR:8:3:=0x00 PPR_CONTROL:RW:0:1:=0x00
#define              DENALI_CTL_151_DATA 0b00000000000000000000000000000000 // PPR_BANK_ADDRESS:RW:24:3:=0x00 PPR_ROW_ADDRESS:RW:0:18:=0x000000
#define              DENALI_CTL_152_DATA 0b00000101000000000000000000000000 // CKSRE_F0:RW:24:8:=0x05 FM_OVRIDE_CONTROL:RW:16:1:=0x00 PPR_STATUS:RD:8:2:=0x00 PPR_CS_ADDRESS:RW:0:1:=0x00
#define              DENALI_CTL_153_DATA 0b00000101000000110000010100000011 // CKSRE_F2:RW:24:8:=0x05 CKSRX_F1:RW:16:8:=0x03 CKSRE_F1:RW:8:8:=0x05 CKSRX_F0:RW:0:8:=0x03
#define              DENALI_CTL_154_DATA 0b00000000000000000000000000000011 // LPI_IDLE_WAKEUP_F0:RW:24:4:=0x00 LP_CMD:WR:16:7:=0x00 LOWPOWER_REFRESH_ENABLE:RW:8:2:=0x00 CKSRX_F2:RW:0:8:=0x03
#define              DENALI_CTL_155_DATA 0b00000001000010100000100100000000 // LPI_PD_WAKEUP_F0:RW:24:4:=0x01 LPI_SR_LONG_MCCLK_GATE_WAKEUP_F0:RW:16:4:=0x0a LPI_SR_LONG_WAKEUP_F0:RW:8:4:=0x09 LPI_SR_SHORT_WAKEUP_F0:RW:0:4:=0x00
#define              DENALI_CTL_156_DATA 0b00001110000010100000100100000111 // LPI_TIMER_WAKEUP_F0:RW:24:4:=0x0e LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F0:RW:16:4:=0x0a LPI_SRPD_LONG_WAKEUP_F0:RW:8:4:=0x09 LPI_SRPD_SHORT_WAKEUP_F0:RW:0:4:=0x07
#define              DENALI_CTL_157_DATA 0b00001010000010010000000000000000 // LPI_SR_LONG_MCCLK_GATE_WAKEUP_F1:RW:24:4:=0x0a LPI_SR_LONG_WAKEUP_F1:RW:16:4:=0x09 LPI_SR_SHORT_WAKEUP_F1:RW:8:4:=0x00 LPI_IDLE_WAKEUP_F1:RW:0:4:=0x00
#define              DENALI_CTL_158_DATA 0b00001010000010010000011100000001 // LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F1:RW:24:4:=0x0a LPI_SRPD_LONG_WAKEUP_F1:RW:16:4:=0x09 LPI_SRPD_SHORT_WAKEUP_F1:RW:8:4:=0x07 LPI_PD_WAKEUP_F1:RW:0:4:=0x01
#define              DENALI_CTL_159_DATA 0b00001001000000000000000000001110 // LPI_SR_LONG_WAKEUP_F2:RW:24:4:=0x09 LPI_SR_SHORT_WAKEUP_F2:RW:16:4:=0x00 LPI_IDLE_WAKEUP_F2:RW:8:4:=0x00 LPI_TIMER_WAKEUP_F1:RW:0:4:=0x0e
#define              DENALI_CTL_160_DATA 0b00001001000001110000000100001010 // LPI_SRPD_LONG_WAKEUP_F2:RW:24:4:=0x09 LPI_SRPD_SHORT_WAKEUP_F2:RW:16:4:=0x07 LPI_PD_WAKEUP_F2:RW:8:4:=0x01 LPI_SR_LONG_MCCLK_GATE_WAKEUP_F2:RW:0:4:=0x0a
#define              DENALI_CTL_161_DATA 0b00000001001011110000111000001010 // LPI_CTRL_REQ_EN:RW:24:1:=0x01 LPI_WAKEUP_EN:RW:16:6:=0x2f LPI_TIMER_WAKEUP_F2:RW:8:4:=0x0e LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F2:RW:0:4:=0x0a
#define              DENALI_CTL_162_DATA 0b00000000000001000000000000000011 // LPI_WAKEUP_TIMEOUT:RW:16:12:=0x0004 LPI_TIMER_COUNT:RW:0:12:=0x0003
#define              DENALI_CTL_163_DATA 0b00000000000000000000000000000111 // LP_AUTO_ENTRY_EN:RW:24:4:=0x00 LP_STATE_CS1:RD:16:7:=0x00 LP_STATE_CS0:RD:8:7:=0x00 TDFI_LP_RESP:RW:0:3:=0x07
#define              DENALI_CTL_164_DATA 0b00000000000000000000000000000000 // LP_AUTO_PD_IDLE:RW:16:12:=0x0000 LP_AUTO_MEM_GATE_EN:RW:8:3:=0x00 LP_AUTO_EXIT_EN:RW:0:4:=0x00
#define              DENALI_CTL_165_DATA 0b00000000000000000000000000000000 // LP_AUTO_SR_LONG_MC_GATE_IDLE:RW:24:8:=0x00 LP_AUTO_SR_LONG_IDLE:RW:16:8:=0x00 LP_AUTO_SR_SHORT_IDLE:RW:0:12:=0x0000
#define              DENALI_CTL_166_DATA 0b00000000000000000000000000000000 // HW_PROMOTE_THRESHOLD_F1:RW:16:16:=0x0000 HW_PROMOTE_THRESHOLD_F0:RW:0:16:=0x0000
#define              DENALI_CTL_167_DATA 0b00000000000000000000000000000000 // LPC_PROMOTE_THRESHOLD_F0:RW:16:16:=0x0000 HW_PROMOTE_THRESHOLD_F2:RW:0:16:=0x0000
#define              DENALI_CTL_168_DATA 0b00000000000000000000000000000000 // LPC_PROMOTE_THRESHOLD_F2:RW:16:16:=0x0000 LPC_PROMOTE_THRESHOLD_F1:RW:0:16:=0x0000
#define              DENALI_CTL_169_DATA 0b00000000000000000000000000000000 // RESERVED:RW:24:1:=0x00 LPC_SR_PHYMSTR_EN:RW:16:1:=0x00 LPC_SR_PHYUPD_EN:RW:8:1:=0x00 LPC_SR_CTRLUPD_EN:RW:0:1:=0x00
#define              DENALI_CTL_170_DATA 0b00000100000001000000000100000000 // PCPCS_PD_EXIT_DEPTH:RW:24:4:=0x04 PCPCS_PD_ENTER_DEPTH:RW:16:4:=0x04 PCPCS_PD_EN:RW:8:1:=0x01 LPC_SR_ZQ_EN:RW:0:1:=0x00
#define              DENALI_CTL_171_DATA 0b00000001000000000000000000000000 // DFS_ENABLE:RW:24:1:=0x01 RESERVED:RW:16:8:=0x00 PCPCS_PD_MASK:RW:8:2:=0x00 PCPCS_PD_ENTER_TIMER:RW:0:8:=0x00
#define              DENALI_CTL_172_DATA 0b00000000000000000000000000000001 // DFS_PHY_REG_WRITE_EN:RW:0:1:=0x01
#define              DENALI_CTL_173_DATA 0b00000000000000000001000000000000 // DFS_PHY_REG_WRITE_ADDR:RW:0:32:=0x00001000
#define              DENALI_CTL_174_DATA 0b00000000000000000001000000000000 // CURRENT_REG_COPY:RD:24:2:=0x00 DFS_PHY_REG_WRITE_WAIT:RW:8:16:=0x0010 DFS_PHY_REG_WRITE_MASK:RW:0:4:=0x00
#define              DENALI_CTL_175_DATA 0b00000000000000000000000000000010 // DFIBUS_BOOT_FREQ:RW:8:2:=0x00 INIT_FREQ:RW:0:2:=0x02
#define              DENALI_CTL_176_DATA 0b00000000000000000000000000000000 // DFS_PHY_REG_WRITE_DATA_F0:RW:0:32:=0x00000000
#define              DENALI_CTL_177_DATA 0b00000000000000000000000000000001 // DFS_PHY_REG_WRITE_DATA_F1:RW:0:32:=0x00000001
#define              DENALI_CTL_178_DATA 0b00000000000000000000000000000010 // DFS_PHY_REG_WRITE_DATA_F2:RW:0:32:=0x00000002
#define              DENALI_CTL_179_DATA 0b00000000000000000000001000000000 // TDFI_INIT_START_F0:RW_D:0:24:=0x000200
#define              DENALI_CTL_180_DATA 0b00000000000000000001000000000000 // TDFI_INIT_COMPLETE_F0:RW_D:0:24:=0x001000
#define              DENALI_CTL_181_DATA 0b00000000000000000000001000000000 // TDFI_INIT_START_F1:RW_D:0:24:=0x000200
#define              DENALI_CTL_182_DATA 0b00000000000000000001000000000000 // TDFI_INIT_COMPLETE_F1:RW_D:0:24:=0x001000
#define              DENALI_CTL_183_DATA 0b00000000000000000000001000000000 // TDFI_INIT_START_F2:RW_D:0:24:=0x000200
#define              DENALI_CTL_184_DATA 0b00000000000000000001000000000000 // TDFI_INIT_COMPLETE_F2:RW_D:0:24:=0x001000
#define              DENALI_CTL_185_DATA 0b00000000000000000000000000000000 // WRITE_MODEREG:RW+:0:27:=0x00000000
#define              DENALI_CTL_186_DATA 0b00000000000000000000000000000000 // READ_MODEREG:RW+:8:17:=0x000000 MRW_STATUS:RD:0:8:=0x00
#define              DENALI_CTL_187_DATA 0b00000000000000000000000000000000 // PERIPHERAL_MRR_DATA:RD:0:40:=0x00000000
#define              DENALI_CTL_188_DATA 0b00000000000000000000000000000000 // AUTO_TEMPCHK_VAL_0:RD:8:16:=0x0000 PERIPHERAL_MRR_DATA:RD:0:40:=0x00
#define              DENALI_CTL_189_DATA 0b00000000000000000000000000000000 // MRW_DFS_UPDATE_FRC:RW:24:2:=0x00 DISABLE_UPDATE_TVRCG:RW:16:1:=0x00 AUTO_TEMPCHK_VAL_1:RD:0:16:=0x0000
#define              DENALI_CTL_190_DATA 0b00000000000010100000000000010100 // TVRCG_DISABLE_F0:RW:16:10:=0x000a TVRCG_ENABLE_F0:RW:0:10:=0x0014
#define              DENALI_CTL_191_DATA 0b00000100000001000000000000011001 // TCKFSPX_F0:RW:24:5:=0x04 TCKFSPE_F0:RW:16:5:=0x04 TFC_F0:RW:0:10:=0x0019
#define              DENALI_CTL_192_DATA 0b00000000000000000000000000011001 // TVREF_LONG_F0:RW:0:20:=0x000019
#define              DENALI_CTL_193_DATA 0b00000000000010100000000000010100 // TVRCG_DISABLE_F1:RW:16:10:=0x000a TVRCG_ENABLE_F1:RW:0:10:=0x0014
#define              DENALI_CTL_194_DATA 0b00000100000001000000000000011001 // TCKFSPX_F1:RW:24:5:=0x04 TCKFSPE_F1:RW:16:5:=0x04 TFC_F1:RW:0:10:=0x0019
#define              DENALI_CTL_195_DATA 0b00000000000000000000000000011001 // TVREF_LONG_F1:RW:0:20:=0x000019
#define              DENALI_CTL_196_DATA 0b00000000000010100000000000010100 // TVRCG_DISABLE_F2:RW:16:10:=0x000a TVRCG_ENABLE_F2:RW:0:10:=0x0014
#define              DENALI_CTL_197_DATA 0b00000100000001000000000000011001 // TCKFSPX_F2:RW:24:5:=0x04 TCKFSPE_F2:RW:16:5:=0x04 TFC_F2:RW:0:10:=0x0019
#define              DENALI_CTL_198_DATA 0b00000000000000000000000000011001 // TVREF_LONG_F2:RW:0:20:=0x000019
#define              DENALI_CTL_199_DATA 0b00000000000000000000000000000000 // MRR_PROMOTE_THRESHOLD_F1:RW:16:16:=0x0000 MRR_PROMOTE_THRESHOLD_F0:RW:0:16:=0x0000
#define              DENALI_CTL_200_DATA 0b00000000000000000000000000000000 // MRW_PROMOTE_THRESHOLD_F0:RW:16:16:=0x0000 MRR_PROMOTE_THRESHOLD_F2:RW:0:16:=0x0000
#define              DENALI_CTL_201_DATA 0b00000000000000000000000000000000 // MRW_PROMOTE_THRESHOLD_F2:RW:16:16:=0x0000 MRW_PROMOTE_THRESHOLD_F1:RW:0:16:=0x0000
#define              DENALI_CTL_202_DATA 0b00000000000001000000000000000100 // MR2_DATA_F1_0:RW:24:8:=0x00 MR1_DATA_F1_0:RW:16:8:=0x04 MR2_DATA_F0_0:RW:8:8:=0x00 MR1_DATA_F0_0:RW:0:8:=0x04
#define              DENALI_CTL_203_DATA 0b00000000000001000000000000000100 // MR2_DATA_F0_1:RW:24:8:=0x00 MR1_DATA_F0_1:RW:16:8:=0x04 MR2_DATA_F2_0:RW:8:8:=0x00 MR1_DATA_F2_0:RW:0:8:=0x04
#define              DENALI_CTL_204_DATA 0b00000000000001000000000000000100 // MR2_DATA_F2_1:RW:24:8:=0x00 MR1_DATA_F2_1:RW:16:8:=0x04 MR2_DATA_F1_1:RW:8:8:=0x00 MR1_DATA_F1_1:RW:0:8:=0x04
#define              DENALI_CTL_205_DATA 0b00110001001100010000000000000000 // MR3_DATA_F1_0:RW:24:8:=0x31 MR3_DATA_F0_0:RW:16:8:=0x31 MRSINGLE_DATA_1:RW:8:8:=0x00 MRSINGLE_DATA_0:RW:0:8:=0x00
#define              DENALI_CTL_206_DATA 0b00110001001100010011000100110001 // MR3_DATA_F2_1:RW:24:8:=0x31 MR3_DATA_F1_1:RW:16:8:=0x31 MR3_DATA_F0_1:RW:8:8:=0x31 MR3_DATA_F2_0:RW:0:8:=0x31
#define              DENALI_CTL_207_DATA 0b00000000000000000000000000000000 // MR4_DATA_F0_1:RW:24:8:=0x00 MR4_DATA_F2_0:RW:16:8:=0x00 MR4_DATA_F1_0:RW:8:8:=0x00 MR4_DATA_F0_0:RW:0:8:=0x00
#define              DENALI_CTL_208_DATA 0b00000000000000000000000000000000 // MR8_DATA_1:RD:24:8:=0x00 MR8_DATA_0:RD:16:8:=0x00 MR4_DATA_F2_1:RW:8:8:=0x00 MR4_DATA_F1_1:RW:0:8:=0x00
#define              DENALI_CTL_209_DATA 0b00000000000000000000000000000000 // MR10_DATA_F0_1:RW:24:8:=0x00 MR10_DATA_F2_0:RW:16:8:=0x00 MR10_DATA_F1_0:RW:8:8:=0x00 MR10_DATA_F0_0:RW:0:8:=0x00
#define              DENALI_CTL_210_DATA 0b00000000000000000000000000000000 // MR11_DATA_F1_0:RW:24:8:=0x00 MR11_DATA_F0_0:RW:16:8:=0x00 MR10_DATA_F2_1:RW:8:8:=0x00 MR10_DATA_F1_1:RW:0:8:=0x00
#define              DENALI_CTL_211_DATA 0b00000000000000000000000000000000 // MR11_DATA_F2_1:RW:24:8:=0x00 MR11_DATA_F1_1:RW:16:8:=0x00 MR11_DATA_F0_1:RW:8:8:=0x00 MR11_DATA_F2_0:RW:0:8:=0x00
#define              DENALI_CTL_212_DATA 0b00000000000000000000000000000000 // MR12_DATA_F0_1:RW:24:8:=0x00 MR12_DATA_F2_0:RW:16:8:=0x00 MR12_DATA_F1_0:RW:8:8:=0x00 MR12_DATA_F0_0:RW:0:8:=0x00
#define              DENALI_CTL_213_DATA 0b00000000000000000000000000000000 // MR13_DATA_1:RW:24:8:=0x00 MR13_DATA_0:RW:16:8:=0x00 MR12_DATA_F2_1:RW:8:8:=0x00 MR12_DATA_F1_1:RW:0:8:=0x00
#define              DENALI_CTL_214_DATA 0b00000000000000000000000000000000 // MR14_DATA_F0_1:RW:24:8:=0x00 MR14_DATA_F2_0:RW:16:8:=0x00 MR14_DATA_F1_0:RW:8:8:=0x00 MR14_DATA_F0_0:RW:0:8:=0x00
#define              DENALI_CTL_215_DATA 0b00000000000000000000000000000000 // MR16_DATA_1:RW:24:8:=0x00 MR16_DATA_0:RW:16:8:=0x00 MR14_DATA_F2_1:RW:8:8:=0x00 MR14_DATA_F1_1:RW:0:8:=0x00
#define              DENALI_CTL_216_DATA 0b00000000000000000000000000000000 // MR20_DATA_1:RW:24:8:=0x00 MR20_DATA_0:RW:16:8:=0x00 MR17_DATA_1:RW:8:8:=0x00 MR17_DATA_0:RW:0:8:=0x00
#define              DENALI_CTL_217_DATA 0b00000000000000000000000000000000 // MR22_DATA_F0_1:RW:24:8:=0x00 MR22_DATA_F2_0:RW:16:8:=0x00 MR22_DATA_F1_0:RW:8:8:=0x00 MR22_DATA_F0_0:RW:0:8:=0x00
#define              DENALI_CTL_218_DATA 0b00000000001000000000000000000000 // MR_FSP_DATA_VALID_F0:RW:24:1:=0x00 MR23_DATA:RW:16:8:=0x20 MR22_DATA_F2_1:RW:8:8:=0x00 MR22_DATA_F1_1:RW:0:8:=0x00
#define              DENALI_CTL_219_DATA 0b00000000000000010000000000000000 // DFS_FSP_INSYNC_INACTIVE:RD:24:1:=0x00 DFS_FSP_INSYNC_ACTIVE:RD:16:1:=0x01 MR_FSP_DATA_VALID_F2:RW:8:1:=0x00 MR_FSP_DATA_VALID_F1:RW:0:1:=0x00
#define              DENALI_CTL_220_DATA 0b00000000000000000000000100000000 // FSP_OP_CURRENT:RW+:24:1:=0x00 FSP_STATUS:RW:16:1:=0x00 DFS_ALWAYS_WRITE_FSP:RW:8:1:=0x01 FSP_PHY_UPDATE_MRW:RW:0:1:=0x00
#define              DENALI_CTL_221_DATA 0b00000000000000000000000000000000 // FSP0_FRC:RW+:24:2:=0x00 FSP1_FRC_VALID:RW+:16:1:=0x00 FSP0_FRC_VALID:RW+:8:1:=0x00 FSP_WR_CURRENT:RW+:0:1:=0x00
#define              DENALI_CTL_222_DATA 0b00000000000000000000000000000000 // ADDR_SPACE:RW:24:6:=0x00 BIST_RESULT:RD:16:1:=0x00 BIST_GO:WR:8:1:=0x00 FSP1_FRC:RW+:0:2:=0x00
#define              DENALI_CTL_223_DATA 0b00000000000000000000000000000001 // BIST_DATA_CHECK:RW:0:1:=0x01
#define              DENALI_CTL_224_DATA 0b00000000000000000000000000000000 // BIST_START_ADDRESS:RW:0:35:=0x00000000
#define              DENALI_CTL_225_DATA 0b00000000000000000000000000000000 // BIST_START_ADDRESS:RW:0:35:=0x00
#define              DENALI_CTL_226_DATA 0b00000000000000000000000000000000 // BIST_DATA_MASK:RW:0:64:=0x00000000
#define              DENALI_CTL_227_DATA 0b00000000000000000000000000000000 // BIST_DATA_MASK:RW:0:64:=0x00000000
#define              DENALI_CTL_228_DATA 0b00000000000000000000000000000000 // BIST_TEST_MODE:RW:0:3:=0x00
#define              DENALI_CTL_229_DATA 0b00000000000000000000000000000000 // BIST_DATA_PATTERN:RW:0:128:=0x00000000
#define              DENALI_CTL_230_DATA 0b00000000000000000000000000000000 // BIST_DATA_PATTERN:RW:0:128:=0x00000000
#define              DENALI_CTL_231_DATA 0b00000000000000000000000000000000 // BIST_DATA_PATTERN:RW:0:128:=0x00000000
#define              DENALI_CTL_232_DATA 0b00000000000000000000000000000000 // BIST_DATA_PATTERN:RW:0:128:=0x00000000
#define              DENALI_CTL_233_DATA 0b00000000000000000000000000000000 // BIST_ERR_STOP:RW:8:12:=0x0000 BIST_RET_STATE:RD:0:1:=0x00
#define              DENALI_CTL_234_DATA 0b00000000000000000000000000000000 // ECC_ENABLE:RW:24:2:=0x00 BIST_RET_STATE_EXIT:WR:16:1:=0x00 BIST_ERR_COUNT:RD:0:12:=0x0000
#define              DENALI_CTL_235_DATA 0b00000000000000000000000000000000 // ECC_DISABLE_W_UC_ERR:RW:24:1:=0x00 XOR_CHECK_BITS:RW:8:16:=0x0000 FWC:RW+:0:1:=0x00
#define              DENALI_CTL_236_DATA 0b00000001000000100000000000000000 // ECC_READ_CACHING_EN:RW:24:1:=0x01 INLINE_ECC_BANK_OFFSET:RW:16:3:=0x02 INLINE_ECC_SAME_PAGE:RW:8:1:=0x00 ECC_WRITEBACK_EN:RW:0:1:=0x00
#define              DENALI_CTL_237_DATA 0b00000000000000010000010000000001 // RESERVED:RW:16:1:=0x01 RESERVED:RW:8:3:=0x04 ECC_WRITE_COMBINING_EN:RW:0:1:=0x01
#define              DENALI_CTL_238_DATA 0b00000000000000000000000000000000 // ECC_U_ADDR:RD:0:35:=0x00000000
#define              DENALI_CTL_239_DATA 0b00000000000000000000000000000000 // ECC_U_SYND:RD:8:8:=0x00 ECC_U_ADDR:RD:0:35:=0x00
#define              DENALI_CTL_240_DATA 0b00000000000000000000000000000000 // ECC_U_DATA:RD:0:64:=0x00000000
#define              DENALI_CTL_241_DATA 0b00000000000000000000000000000000 // ECC_U_DATA:RD:0:64:=0x00000000
#define              DENALI_CTL_242_DATA 0b00000000000000000000000000000000 // ECC_C_ADDR:RD:0:35:=0x00000000
#define              DENALI_CTL_243_DATA 0b00000000000000000000000000000000 // ECC_C_SYND:RD:8:8:=0x00 ECC_C_ADDR:RD:0:35:=0x00
#define              DENALI_CTL_244_DATA 0b00000000000000000000000000000000 // ECC_C_DATA:RD:0:64:=0x00000000
#define              DENALI_CTL_245_DATA 0b00000000000000000000000000000000 // ECC_C_DATA:RD:0:64:=0x00000000
#define              DENALI_CTL_246_DATA 0b00000000000000000000000000000000 // ECC_U_ID:RD:0:19:=0x000000
#define              DENALI_CTL_247_DATA 0b00000000000000000000000000000000 // ECC_C_ID:RD:0:19:=0x000000
#define              DENALI_CTL_248_DATA 0b00000000000000000000000000000000 // RMODW_ECC_U_ADDR:RD:0:35:=0x00000000
#define              DENALI_CTL_249_DATA 0b00000000000000000000000000000000 // RMODW_ECC_U_SYND:RD:8:8:=0x00 RMODW_ECC_U_ADDR:RD:0:35:=0x00
#define              DENALI_CTL_250_DATA 0b00000000000000000000000000000000 // RMODW_ECC_U_DATA:RD:0:64:=0x00000000
#define              DENALI_CTL_251_DATA 0b00000000000000000000000000000000 // RMODW_ECC_U_DATA:RD:0:64:=0x00000000
#define              DENALI_CTL_252_DATA 0b00000000000000000000000000000000 // RMODW_ECC_C_ADDR:RD:0:35:=0x00000000
#define              DENALI_CTL_253_DATA 0b00000000000000000000000000000000 // RMODW_ECC_C_SYND:RD:8:8:=0x00 RMODW_ECC_C_ADDR:RD:0:35:=0x00
#define              DENALI_CTL_254_DATA 0b00000000000000000000000000000000 // RMODW_ECC_C_DATA:RD:0:64:=0x00000000
#define              DENALI_CTL_255_DATA 0b00000000000000000000000000000000 // RMODW_ECC_C_DATA:RD:0:64:=0x00000000
#define              DENALI_CTL_256_DATA 0b00000000000000000000000000000000 // RMODW_ECC_U_ID:RD:0:19:=0x000000
#define              DENALI_CTL_257_DATA 0b00000000000000000000000000000000 // RMODW_ECC_C_ID:RD:0:19:=0x000000
#define              DENALI_CTL_258_DATA 0b00000000000000000000000000000000 // NON_ECC_REGION_END_ADDR_0:RW:16:15:=0x0000 NON_ECC_REGION_START_ADDR_0:RW:0:15:=0x0000
#define              DENALI_CTL_259_DATA 0b00000000000000000000000000000000 // NON_ECC_REGION_END_ADDR_1:RW:16:15:=0x0000 NON_ECC_REGION_START_ADDR_1:RW:0:15:=0x0000
#define              DENALI_CTL_260_DATA 0b00000000000000000000000000000000 // NON_ECC_REGION_END_ADDR_2:RW:16:15:=0x0000 NON_ECC_REGION_START_ADDR_2:RW:0:15:=0x0000
#define              DENALI_CTL_261_DATA 0b00000000000000000000000000000000 // NON_ECC_REGION_END_ADDR_3:RW:16:15:=0x0000 NON_ECC_REGION_START_ADDR_3:RW:0:15:=0x0000
#define              DENALI_CTL_262_DATA 0b00000000000000000000000000000000 // NON_ECC_REGION_END_ADDR_4:RW:16:15:=0x0000 NON_ECC_REGION_START_ADDR_4:RW:0:15:=0x0000
#define              DENALI_CTL_263_DATA 0b00000000000000000000000000000000 // NON_ECC_REGION_END_ADDR_5:RW:16:15:=0x0000 NON_ECC_REGION_START_ADDR_5:RW:0:15:=0x0000
#define              DENALI_CTL_264_DATA 0b00000000000000000000000000000000 // NON_ECC_REGION_END_ADDR_6:RW:16:15:=0x0000 NON_ECC_REGION_START_ADDR_6:RW:0:15:=0x0000
#define              DENALI_CTL_265_DATA 0b00000000000000000000000000000000 // NON_ECC_REGION_END_ADDR_7:RW:16:15:=0x0000 NON_ECC_REGION_START_ADDR_7:RW:0:15:=0x0000
#define              DENALI_CTL_266_DATA 0b00000000000000000000000000000000 // NON_ECC_REGION_END_ADDR_8:RW:16:15:=0x0000 NON_ECC_REGION_START_ADDR_8:RW:0:15:=0x0000
#define              DENALI_CTL_267_DATA 0b00000000000000000000000000000000 // NON_ECC_REGION_END_ADDR_9:RW:16:15:=0x0000 NON_ECC_REGION_START_ADDR_9:RW:0:15:=0x0000
#define              DENALI_CTL_268_DATA 0b00000000000000000000000000000000 // NON_ECC_REGION_END_ADDR_10:RW:16:15:=0x0000 NON_ECC_REGION_START_ADDR_10:RW:0:15:=0x0000
#define              DENALI_CTL_269_DATA 0b00000000000000000000000000000000 // NON_ECC_REGION_END_ADDR_11:RW:16:15:=0x0000 NON_ECC_REGION_START_ADDR_11:RW:0:15:=0x0000
#define              DENALI_CTL_270_DATA 0b00000000000000000000000000000000 // NON_ECC_REGION_END_ADDR_12:RW:16:15:=0x0000 NON_ECC_REGION_START_ADDR_12:RW:0:15:=0x0000
#define              DENALI_CTL_271_DATA 0b00000000000000000000000000000000 // NON_ECC_REGION_END_ADDR_13:RW:16:15:=0x0000 NON_ECC_REGION_START_ADDR_13:RW:0:15:=0x0000
#define              DENALI_CTL_272_DATA 0b00000000000000000000000000000000 // NON_ECC_REGION_END_ADDR_14:RW:16:15:=0x0000 NON_ECC_REGION_START_ADDR_14:RW:0:15:=0x0000
#define              DENALI_CTL_273_DATA 0b00000000000000000000000000000000 // NON_ECC_REGION_END_ADDR_15:RW:16:15:=0x0000 NON_ECC_REGION_START_ADDR_15:RW:0:15:=0x0000
#define              DENALI_CTL_274_DATA 0b00000000000000000000000000000000 // ECC_SCRUB_IN_PROGRESS:RD:24:1:=0x00 ECC_SCRUB_START:WR:16:1:=0x00 NON_ECC_REGION_ENABLE:RW:0:16:=0x0000
#define              DENALI_CTL_275_DATA 0b00000000000000000000000000010000 // ECC_SCRUB_MODE:RW:16:1:=0x00 ECC_SCRUB_LEN:RW:0:12:=0x0010
#define              DENALI_CTL_276_DATA 0b00000000011001000000001111101000 // ECC_SCRUB_IDLE_CNT:RW:16:16:=0x0064 ECC_SCRUB_INTERVAL:RW:0:16:=0x03e8
#define              DENALI_CTL_277_DATA 0b00000000000000000000000000000000 // ECC_SCRUB_START_ADDR:RW:0:35:=0x00000000
#define              DENALI_CTL_278_DATA 0b00000000000000000000000000000000 // ECC_SCRUB_START_ADDR:RW:0:35:=0x00
#define              DENALI_CTL_279_DATA 0b00000000000000000000000000000000 // ECC_SCRUB_END_ADDR:RW:0:35:=0x00000000
#define              DENALI_CTL_280_DATA 0b00010100000100010000000000000000 // AREF_HIGH_THRESHOLD:RW:24:5:=0x14 AREF_NORM_THRESHOLD:RW:16:5:=0x11 LONG_COUNT_MASK:RW:8:5:=0x00 ECC_SCRUB_END_ADDR:RW:0:35:=0x00
#define              DENALI_CTL_281_DATA 0b00000000000010000000110000011000 // AREF_NULL_PEND_EXT_REQ:RW:24:1:=0x00 AREF_CMD_MAX_PER_TREFI:RW:16:4:=0x08 AREF_MAX_CREDIT:RW:8:5:=0x0c AREF_MAX_DEFICIT:RW:0:5:=0x18
#define              DENALI_CTL_282_DATA 0b00000000000000000000000000000011 // ZQ_CALSTART_NORM_THRESHOLD_F0:RW:8:16:=0x0000 ZQCS_OPT_THRESHOLD:RW:0:3:=0x03
#define              DENALI_CTL_283_DATA 0b00000000000000000000000000000000 // ZQ_CALLATCH_HIGH_THRESHOLD_F0:RW:16:16:=0x0000 ZQ_CALSTART_HIGH_THRESHOLD_F0:RW:0:16:=0x0000
#define              DENALI_CTL_284_DATA 0b00000000000000000000000000000000 // ZQ_CS_HIGH_THRESHOLD_F0:RW:16:16:=0x0000 ZQ_CS_NORM_THRESHOLD_F0:RW:0:16:=0x0000
#define              DENALI_CTL_285_DATA 0b00000000000000000000000000000000 // ZQ_CALLATCH_TIMEOUT_F0:RW:16:16:=0x0000 ZQ_CALSTART_TIMEOUT_F0:RW:0:16:=0x0000
#define              DENALI_CTL_286_DATA 0b00000000000000000000000000000000 // ZQ_PROMOTE_THRESHOLD_F0:RW:16:16:=0x0000 ZQ_CS_TIMEOUT_F0:RW:0:16:=0x0000
#define              DENALI_CTL_287_DATA 0b00000000000000000000000000000000 // ZQ_CALSTART_HIGH_THRESHOLD_F1:RW:16:16:=0x0000 ZQ_CALSTART_NORM_THRESHOLD_F1:RW:0:16:=0x0000
#define              DENALI_CTL_288_DATA 0b00000000000000000000000000000000 // ZQ_CS_NORM_THRESHOLD_F1:RW:16:16:=0x0000 ZQ_CALLATCH_HIGH_THRESHOLD_F1:RW:0:16:=0x0000
#define              DENALI_CTL_289_DATA 0b00000000000000000000000000000000 // ZQ_CALSTART_TIMEOUT_F1:RW:16:16:=0x0000 ZQ_CS_HIGH_THRESHOLD_F1:RW:0:16:=0x0000
#define              DENALI_CTL_290_DATA 0b00000000000000000000000000000000 // ZQ_CS_TIMEOUT_F1:RW:16:16:=0x0000 ZQ_CALLATCH_TIMEOUT_F1:RW:0:16:=0x0000
#define              DENALI_CTL_291_DATA 0b00000000000000000000000000000000 // ZQ_CALSTART_NORM_THRESHOLD_F2:RW:16:16:=0x0000 ZQ_PROMOTE_THRESHOLD_F1:RW:0:16:=0x0000
#define              DENALI_CTL_292_DATA 0b00000000000000000000000000000000 // ZQ_CALLATCH_HIGH_THRESHOLD_F2:RW:16:16:=0x0000 ZQ_CALSTART_HIGH_THRESHOLD_F2:RW:0:16:=0x0000
#define              DENALI_CTL_293_DATA 0b00000000000000000000000000000000 // ZQ_CS_HIGH_THRESHOLD_F2:RW:16:16:=0x0000 ZQ_CS_NORM_THRESHOLD_F2:RW:0:16:=0x0000
#define              DENALI_CTL_294_DATA 0b00000000000000000000000000000000 // ZQ_CALLATCH_TIMEOUT_F2:RW:16:16:=0x0000 ZQ_CALSTART_TIMEOUT_F2:RW:0:16:=0x0000
#define              DENALI_CTL_295_DATA 0b00000000000000000000000000000000 // ZQ_PROMOTE_THRESHOLD_F2:RW:16:16:=0x0000 ZQ_CS_TIMEOUT_F2:RW:0:16:=0x0000
#define              DENALI_CTL_296_DATA 0b00000000000000100000000000000000 // ZQINIT_F0:RW_D:8:12:=0x0200 TIMEOUT_TIMER_LOG:RD:0:8:=0x00
#define              DENALI_CTL_297_DATA 0b00000000010000000000000100000000 // ZQCS_F0:RW:16:12:=0x0040 ZQCL_F0:RW:0:12:=0x0100
#define              DENALI_CTL_298_DATA 0b00000000000000110000000001100100 // TZQLAT_F0:RW:16:7:=0x03 TZQCAL_F0:RW:0:12:=0x0064
#define              DENALI_CTL_299_DATA 0b00000001000000000000001000000000 // ZQCL_F1:RW:16:12:=0x0100 ZQINIT_F1:RW_D:0:12:=0x0200
#define              DENALI_CTL_300_DATA 0b00000000011001000000000001000000 // TZQCAL_F1:RW:16:12:=0x0064 ZQCS_F1:RW:0:12:=0x0040
#define              DENALI_CTL_301_DATA 0b00000000000000100000000000000011 // ZQINIT_F2:RW_D:8:12:=0x0200 TZQLAT_F1:RW:0:7:=0x03
#define              DENALI_CTL_302_DATA 0b00000000010000000000000100000000 // ZQCS_F2:RW:16:12:=0x0040 ZQCL_F2:RW:0:12:=0x0100
#define              DENALI_CTL_303_DATA 0b00000000000000110000000001100100 // ZQ_SW_REQ_START_LATCH_MAP:RW:24:2:=0x00 TZQLAT_F2:RW:16:7:=0x03 TZQCAL_F2:RW:0:12:=0x0064
#define              DENALI_CTL_304_DATA 0b00000000000001010000000000000000 // ZQRESET_F0:RW:16:12:=0x0005 ZQ_REQ_PENDING:RD:8:1:=0x00 ZQ_REQ:WR:0:4:=0x00
#define              DENALI_CTL_305_DATA 0b00000000000001010000000000000101 // ZQRESET_F2:RW:16:12:=0x0005 ZQRESET_F1:RW:0:12:=0x0005
#define              DENALI_CTL_306_DATA 0b00000000000000000000000100000000 // ZQ_CAL_LATCH_MAP_0:RW_D:24:2:=0x00 ZQ_CAL_START_MAP_0:RW_D:16:2:=0x00 ZQCS_ROTATE:RW:8:1:=0x01 NO_ZQ_INIT:RW:0:1:=0x00
#define              DENALI_CTL_307_DATA 0b00000000000000000000000000000000 // BANK_DIFF_1:RW:24:2:=0x00 BANK_DIFF_0:RW:16:2:=0x00 ZQ_CAL_LATCH_MAP_1:RW_D:8:2:=0x00 ZQ_CAL_START_MAP_1:RW_D:0:2:=0x00
#define              DENALI_CTL_308_DATA 0b00000001000000010000000100000001 // COL_DIFF_1:RW:24:4:=0x01 COL_DIFF_0:RW:16:4:=0x01 ROW_DIFF_1:RW:8:3:=0x01 ROW_DIFF_0:RW:0:3:=0x01
#define              DENALI_CTL_309_DATA 0b00011111111111110000000000000000 // CS_VAL_UPPER_0:RW:16:16:=0x1fff CS_VAL_LOWER_0:RW:0:16:=0x0000
#define              DENALI_CTL_310_DATA 0b00000000000000111111111100000000 // CS_MSK_0:RW:8:16:=0x03ff ROW_START_VAL_0:RW:0:3:=0x00
#define              DENALI_CTL_311_DATA 0b00111111111111110010000000000000 // CS_VAL_UPPER_1:RW:16:16:=0x3fff CS_VAL_LOWER_1:RW:0:16:=0x2000
#define              DENALI_CTL_312_DATA 0b00000000000000111111111100000000 // CS_MAP_NON_POW2:RW:24:2:=0x00 CS_MSK_1:RW:8:16:=0x03ff ROW_START_VAL_1:RW:0:3:=0x00
#define              DENALI_CTL_313_DATA 0b11111111000010110000000000000000 // AGE_COUNT:RW:24:8:=0xff APREBIT:RW_D:16:5:=0x0b RESERVED:RW:8:5:=0x00 PROGRAMMABLE_ADDRESS_ORDER:RW+:0:4:=0x00
#define              DENALI_CTL_314_DATA 0b00000001000000000000000111111111 // BANK_SPLIT_EN:RW:24:1:=0x01 ADDR_COLLISION_MPM_DIS:RW:16:1:=0x00 ADDR_CMP_EN:RW:8:1:=0x01 COMMAND_AGE_COUNT:RW:0:8:=0xff
#define              DENALI_CTL_315_DATA 0b00000001000000010000000100000001 // RW_SAME_PAGE_EN:RW:24:1:=0x01 RW_SAME_EN:RW:16:1:=0x01 PRIORITY_EN:RW:8:1:=0x01 PLACEMENT_EN:RW:0:1:=0x01
#define              DENALI_CTL_316_DATA 0b00000011000000010000000100000001 // NUM_Q_ENTRIES_ACT_DISABLE:RW:24:3:=0x03 DISABLE_RW_GROUP_W_BNK_CONFLICT:RW:16:2:=0x01 W2R_SPLIT_EN:RW:8:1:=0x01 CS_SAME_EN:RW:0:1:=0x01
#define              DENALI_CTL_317_DATA 0b00000011000000000000000000000000 // CS_MAP:RW:24:2:=0x03 INHIBIT_DRAM_CMD:RW:16:2:=0x00 DISABLE_RD_INTERLEAVE:RW:8:1:=0x00 SWAP_EN:RW:0:1:=0x00
#define              DENALI_CTL_318_DATA 0b00000000000000000000000000000000 // WRITE_RESP_CHAN_PARITY_EN:RW:24:1:=0x00 WRITE_DATA_CHAN_PARITY_EN:RW:16:2:=0x00 WRITE_ADDR_CHAN_PARITY_EN:RW:8:1:=0x00 MEM_DP_REDUCTION:RW:0:1:=0x00
#define              DENALI_CTL_319_DATA 0b00000000000000000000000000000000 // RESERVED:RW:24:1:=0x00 RESERVED:RW:16:1:=0x00 READ_DATA_CHAN_PARITY_EN:RW:8:1:=0x00 READ_ADDR_CHAN_PARITY_EN:RW:0:1:=0x00
#define              DENALI_CTL_320_DATA 0b00000000000000000000000000000000 // WRITE_DATA_CHAN_TRIGGER_PARITY_EN:RW:24:1:=0x00 WRITE_ADDR_CHAN_TRIGGER_PARITY_EN:RW:16:1:=0x00 READ_PARITY_ERR_RRESP_EN:RW:8:1:=0x00 WRITE_PARITY_ERR_BRESP_EN:RW:0:1:=0x00
#define              DENALI_CTL_321_DATA 0b00000000000000000000000000000000 // ECC_AXI_ERROR_RESPONSE_INHIBIT:RW:24:1:=0x00 READ_DATA_CHAN_CORRUPT_PARITY_EN:RW:16:1:=0x00 READ_ADDR_CHAN_TRIGGER_PARITY_EN:RW:8:1:=0x00 WRITE_RESP_CHAN_CORRUPT_PARITY_EN:RW:0:1:=0x00
#define              DENALI_CTL_322_DATA 0b00000001000000010000000000000000 // MEMDATA_RATIO_1:RW:24:3:=0x01 MEMDATA_RATIO_0:RW:16:3:=0x01 ENHANCED_PARITY_PROTECTION_EN:RW:8:1:=0x00 WRITE_PARITY_ERR_CORRUPT_ECC_EN:RW:0:1:=0x00
#define              DENALI_CTL_323_DATA 0b00000000000000000000010000000001 // DEVICE3_BYTE0_CS0:RW:24:4:=0x00 DEVICE2_BYTE0_CS0:RW:16:4:=0x00 DEVICE1_BYTE0_CS0:RW:8:4:=0x04 DEVICE0_BYTE0_CS0:RW:0:4:=0x01
#define              DENALI_CTL_324_DATA 0b00000000000000000000010000000001 // DEVICE3_BYTE0_CS1:RW:24:4:=0x00 DEVICE2_BYTE0_CS1:RW:16:4:=0x00 DEVICE1_BYTE0_CS1:RW:8:4:=0x04 DEVICE0_BYTE0_CS1:RW:0:4:=0x01
#define              DENALI_CTL_325_DATA 0b00000000000000000000000000000000 // CONTROLLER_BUSY:RD:24:1:=0x00 WR_ORDER_REQ:RW:16:2:=0x00 IN_ORDER_ACCEPT:RW:8:1:=0x00 Q_FULLNESS:RW:0:3:=0x00
#define              DENALI_CTL_326_DATA 0b00000001000000010000000100000000 // RD_PREAMBLE_LEN_F0:RW:24:8:=0x01 CTRLUPD_AREF_HP_ENABLE:RW:16:1:=0x01 CTRLUPD_REQ_PER_AREF_EN:RW:8:1:=0x01 CTRLUPD_REQ:WR:0:1:=0x00
#define              DENALI_CTL_327_DATA 0b00000001000000010000000100000001 // RD_PREAMBLE_LEN_F2:RW:24:8:=0x01 WR_PREAMBLE_LEN_F1:RW:16:8:=0x01 RD_PREAMBLE_LEN_F1:RW:8:8:=0x01 WR_PREAMBLE_LEN_F0:RW:0:8:=0x01
#define              DENALI_CTL_328_DATA 0b00000000000000000000000100000001 // RD_DBI_EN:RW:24:1:=0x00 WR_DBI_EN:RW:16:1:=0x00 RD_PREAMBLE_TRAINING_EN:RW:8:1:=0x01 WR_PREAMBLE_LEN_F2:RW:0:8:=0x01
#define              DENALI_CTL_329_DATA 0b00000000000000000000000000000000 // DFI_ERROR_INFO:RD:8:20:=0x000000 DFI_ERROR:RD:0:5:=0x00
#define              DENALI_CTL_330_DATA 0b00000000000000000000000000000000 // RESERVED:WR:0:1:=0x00
#define              DENALI_CTL_331_DATA 0b00000000000000000000000000000000 // INT_STATUS_MASTER:RD:0:32:=0x00000000
#define              DENALI_CTL_332_DATA 0b00000000000000000000000000000000 // INT_MASK_MASTER:RW:0:32:=0x00000000
#define              DENALI_CTL_333_DATA 0b00000000000000000000000000000000 // INT_STATUS_TIMEOUT:RD:0:32:=0x00000000
#define              DENALI_CTL_334_DATA 0b00000000000000000000000000000000 // INT_STATUS_ECC:RD:0:32:=0x00000000
#define              DENALI_CTL_335_DATA 0b00000000000000000000000000000000 // RESERVED:RD:16:16:=0x0000 INT_STATUS_LOWPOWER:RD:0:16:=0x0000
#define              DENALI_CTL_336_DATA 0b00000000000000000000000000000000 // RESERVED:RD:0:16:=0x0000
#define              DENALI_CTL_337_DATA 0b00000000000000000000000000000000 // INT_STATUS_TRAINING:RD:0:32:=0x00000000
#define              DENALI_CTL_338_DATA 0b00000000000000000000000000000000 // INT_STATUS_USERIF:RD:0:32:=0x00000000
#define              DENALI_CTL_339_DATA 0b00000000000000000000000000000000 // RESERVED:RD:24:8:=0x00 INT_STATUS_BIST:RD:16:8:=0x00 INT_STATUS_MISC:RD:0:16:=0x0000
#define              DENALI_CTL_340_DATA 0b00000000000000000000000000000000 // INT_STATUS_INIT:RD:24:8:=0x00 INT_STATUS_FREQ:RD:16:8:=0x00 RESERVED:RD:8:8:=0x00 INT_STATUS_DFI:RD:0:8:=0x00
#define              DENALI_CTL_341_DATA 0b00000000000000000000000000000000 // INT_STATUS_PARITY:RD:8:8:=0x00 INT_STATUS_MODE:RD:0:8:=0x00
#define              DENALI_CTL_342_DATA 0b00000000000000000000000000000000 // INT_ACK_TIMEOUT:WR:0:32:=0x00000000
#define              DENALI_CTL_343_DATA 0b00000000000000000000000000000000 // INT_ACK_ECC:WR:0:32:=0x00000000
#define              DENALI_CTL_344_DATA 0b00000000000000000000000000000000 // RESERVED:WR:16:16:=0x0000 INT_ACK_LOWPOWER:WR:0:16:=0x0000
#define              DENALI_CTL_345_DATA 0b00000000000000000000000000000000 // RESERVED:WR:0:16:=0x0000
#define              DENALI_CTL_346_DATA 0b00000000000000000000000000000000 // INT_ACK_TRAINING:WR:0:32:=0x00000000
#define              DENALI_CTL_347_DATA 0b00000000000000000000000000000000 // INT_ACK_USERIF:WR:0:32:=0x00000000
#define              DENALI_CTL_348_DATA 0b00000000000000000000000000000000 // RESERVED:WR:24:8:=0x00 INT_ACK_BIST:WR:16:8:=0x00 INT_ACK_MISC:WR:0:16:=0x0000
#define              DENALI_CTL_349_DATA 0b00000000000000000000000000000000 // INT_ACK_INIT:WR:24:8:=0x00 INT_ACK_FREQ:WR:16:8:=0x00 RESERVED:WR:8:8:=0x00 INT_ACK_DFI:WR:0:8:=0x00
#define              DENALI_CTL_350_DATA 0b00000000000000000000000000000000 // INT_ACK_PARITY:WR:8:8:=0x00 INT_ACK_MODE:WR:0:8:=0x00
#define              DENALI_CTL_351_DATA 0b00000000000000000000000000000000 // INT_MASK_TIMEOUT:RW:0:32:=0x00000000
#define              DENALI_CTL_352_DATA 0b00000000000000000000000000000000 // INT_MASK_ECC:RW:0:32:=0x00000000
#define              DENALI_CTL_353_DATA 0b00000000000000000000000000000000 // RESERVED:RW:16:16:=0x0000 INT_MASK_LOWPOWER:RW:0:16:=0x0000
#define              DENALI_CTL_354_DATA 0b00000000000000000000000000000000 // RESERVED:RW:0:16:=0x0000
#define              DENALI_CTL_355_DATA 0b00000000000000000000000000000000 // INT_MASK_TRAINING:RW:0:32:=0x00000000
#define              DENALI_CTL_356_DATA 0b00000000000000000000000000000000 // INT_MASK_USERIF:RW:0:32:=0x00000000
#define              DENALI_CTL_357_DATA 0b00000000000000000000000000000000 // RESERVED:RW:24:8:=0x00 INT_MASK_BIST:RW:16:8:=0x00 INT_MASK_MISC:RW:0:16:=0x0000
#define              DENALI_CTL_358_DATA 0b00000000000000000000000000000000 // INT_MASK_INIT:RW:24:8:=0x00 INT_MASK_FREQ:RW:16:8:=0x00 RESERVED:RW:8:8:=0x00 INT_MASK_DFI:RW:0:8:=0x00
#define              DENALI_CTL_359_DATA 0b00000000000000000000000000000000 // INT_MASK_PARITY:RW:8:8:=0x00 INT_MASK_MODE:RW:0:8:=0x00
#define              DENALI_CTL_360_DATA 0b00000000000000000000000000000000 // OUT_OF_RANGE_ADDR:RD:0:35:=0x00000000
#define              DENALI_CTL_361_DATA 0b00000000000000000000000000000000 // OUT_OF_RANGE_TYPE:RD:24:7:=0x00 OUT_OF_RANGE_LENGTH:RD:8:12:=0x0000 OUT_OF_RANGE_ADDR:RD:0:35:=0x00
#define              DENALI_CTL_362_DATA 0b00000000000000000000000000000000 // OUT_OF_RANGE_SOURCE_ID:RD:0:19:=0x000000
#define              DENALI_CTL_363_DATA 0b00000000000000000000000000000000 // BIST_EXP_DATA:RD:0:128:=0x00000000
#define              DENALI_CTL_364_DATA 0b00000000000000000000000000000000 // BIST_EXP_DATA:RD:0:128:=0x00000000
#define              DENALI_CTL_365_DATA 0b00000000000000000000000000000000 // BIST_EXP_DATA:RD:0:128:=0x00000000
#define              DENALI_CTL_366_DATA 0b00000000000000000000000000000000 // BIST_EXP_DATA:RD:0:128:=0x00000000
#define              DENALI_CTL_367_DATA 0b00000000000000000000000000000000 // BIST_FAIL_DATA:RD:0:128:=0x00000000
#define              DENALI_CTL_368_DATA 0b00000000000000000000000000000000 // BIST_FAIL_DATA:RD:0:128:=0x00000000
#define              DENALI_CTL_369_DATA 0b00000000000000000000000000000000 // BIST_FAIL_DATA:RD:0:128:=0x00000000
#define              DENALI_CTL_370_DATA 0b00000000000000000000000000000000 // BIST_FAIL_DATA:RD:0:128:=0x00000000
#define              DENALI_CTL_371_DATA 0b00000000000000000000000000000000 // BIST_FAIL_ADDR:RD:0:35:=0x00000000
#define              DENALI_CTL_372_DATA 0b00000000000000000000000000000000 // BIST_FAIL_ADDR:RD:0:35:=0x00
#define              DENALI_CTL_373_DATA 0b00000000000000000000000000000000 // PORT_CMD_ERROR_ADDR:RD:0:35:=0x00000000
#define              DENALI_CTL_374_DATA 0b00000000000000000000000000000000 // PORT_CMD_ERROR_ID:RD:8:19:=0x000000 PORT_CMD_ERROR_ADDR:RD:0:35:=0x00
#define              DENALI_CTL_375_DATA 0b00000001000000010000000000000000 // TODTH_RD_F0:RW:24:4:=0x01 TODTH_WR_F0:RW:16:4:=0x01 TODTL_2CMD_F0:RW:8:8:=0x00 PORT_CMD_ERROR_TYPE:RD:0:3:=0x00
#define              DENALI_CTL_376_DATA 0b00000000000000010000000100000000 // TODTL_2CMD_F2:RW:24:8:=0x00 TODTH_RD_F1:RW:16:4:=0x01 TODTH_WR_F1:RW:8:4:=0x01 TODTL_2CMD_F1:RW:0:8:=0x00
#define              DENALI_CTL_377_DATA 0b00000001000000010000000100000001 // ODT_EN_F1:RW:24:1:=0x01 ODT_EN_F0:RW:16:1:=0x01 TODTH_RD_F2:RW:8:4:=0x01 TODTH_WR_F2:RW:0:4:=0x01
#define              DENALI_CTL_378_DATA 0b00000011000000110000000000000001 // WR_TO_ODTH_F1:RW:24:6:=0x03 WR_TO_ODTH_F0:RW:16:6:=0x03 EN_ODT_ASSERT_EXCEPT_RD:RW:8:1:=0x00 ODT_EN_F2:RW:0:1:=0x01
#define              DENALI_CTL_379_DATA 0b00000010000000010000000100000011 // ODT_RD_MAP_CS1:RW:24:2:=0x02 ODT_WR_MAP_CS0:RW:16:2:=0x01 ODT_RD_MAP_CS0:RW:8:2:=0x01 WR_TO_ODTH_F2:RW:0:6:=0x03
#define              DENALI_CTL_380_DATA 0b00000101000001010000010100000010 // RD_TO_ODTH_F2:RW:24:6:=0x05 RD_TO_ODTH_F1:RW:16:6:=0x05 RD_TO_ODTH_F0:RW:8:6:=0x05 ODT_WR_MAP_CS1:RW:0:2:=0x02
#define              DENALI_CTL_381_DATA 0b00000001000010000000100000001000 // R2R_DIFFCS_DLY_F0:RW_D:24:5:=0x01 RW2MRW_DLY_F2:RW_D:16:5:=0x08 RW2MRW_DLY_F1:RW_D:8:5:=0x08 RW2MRW_DLY_F0:RW_D:0:5:=0x08
#define              DENALI_CTL_382_DATA 0b00000001000011100000000000001000 // R2R_DIFFCS_DLY_F1:RW_D:24:5:=0x01 W2W_DIFFCS_DLY_F0:RW_D:16:5:=0x0e W2R_DIFFCS_DLY_F0:RW_D:8:5:=0x00 R2W_DIFFCS_DLY_F0:RW_D:0:5:=0x08
#define              DENALI_CTL_383_DATA 0b00000001000011100000000000001000 // R2R_DIFFCS_DLY_F2:RW_D:24:5:=0x01 W2W_DIFFCS_DLY_F1:RW_D:16:5:=0x0e W2R_DIFFCS_DLY_F1:RW_D:8:5:=0x00 R2W_DIFFCS_DLY_F1:RW_D:0:5:=0x08
#define              DENALI_CTL_384_DATA 0b00001000000011100000000000001000 // R2W_SAMECS_DLY_F0:RW_D:24:5:=0x08 W2W_DIFFCS_DLY_F2:RW_D:16:5:=0x0e W2R_DIFFCS_DLY_F2:RW_D:8:5:=0x00 R2W_DIFFCS_DLY_F2:RW_D:0:5:=0x08
#define              DENALI_CTL_385_DATA 0b00000000000000000000100000001000 // W2R_SAMECS_DLY:RW:24:5:=0x00 R2R_SAMECS_DLY:RW:16:5:=0x00 R2W_SAMECS_DLY_F2:RW_D:8:5:=0x08 R2W_SAMECS_DLY_F1:RW_D:0:5:=0x08
#define              DENALI_CTL_386_DATA 0b00000001000000010000000100000000 // TDQSCK_MAX_F1:RW:24:4:=0x01 TDQSCK_MIN_F0:RW:16:3:=0x01 TDQSCK_MAX_F0:RW:8:4:=0x01 W2W_SAMECS_DLY:RW:0:5:=0x00
#define              DENALI_CTL_387_DATA 0b00000000000000010000000100000001 // AXI0_ALL_STROBES_USED_ENABLE:RW:24:1:=0x00 TDQSCK_MIN_F2:RW:16:3:=0x01 TDQSCK_MAX_F2:RW:8:4:=0x01 TDQSCK_MIN_F1:RW:0:3:=0x01
#define              DENALI_CTL_388_DATA 0b00000000000001000000010000000000 // AXI1_ALL_STROBES_USED_ENABLE:RW:24:1:=0x00 AXI0_W_PRIORITY:RW:16:3:=0x04 AXI0_R_PRIORITY:RW:8:3:=0x04 AXI0_FIXED_PORT_PRIORITY_ENABLE:RW:0:1:=0x00
#define              DENALI_CTL_389_DATA 0b00000000000001000000010000000000 // AXI2_ALL_STROBES_USED_ENABLE:RW:24:1:=0x00 AXI1_W_PRIORITY:RW:16:3:=0x04 AXI1_R_PRIORITY:RW:8:3:=0x04 AXI1_FIXED_PORT_PRIORITY_ENABLE:RW:0:1:=0x00
#define              DENALI_CTL_390_DATA 0b00000000000001000000010000000000 // AXI3_ALL_STROBES_USED_ENABLE:RW:24:1:=0x00 AXI2_W_PRIORITY:RW:16:3:=0x04 AXI2_R_PRIORITY:RW:8:3:=0x04 AXI2_FIXED_PORT_PRIORITY_ENABLE:RW:0:1:=0x00
#define              DENALI_CTL_391_DATA 0b00000000000001000000010000000000 // AXI4_ALL_STROBES_USED_ENABLE:RW:24:1:=0x00 AXI3_W_PRIORITY:RW:16:3:=0x04 AXI3_R_PRIORITY:RW:8:3:=0x04 AXI3_FIXED_PORT_PRIORITY_ENABLE:RW:0:1:=0x00
#define              DENALI_CTL_392_DATA 0b00000000000001000000010000000000 // AXI5_ALL_STROBES_USED_ENABLE:RW:24:1:=0x00 AXI4_W_PRIORITY:RW:16:3:=0x04 AXI4_R_PRIORITY:RW:8:3:=0x04 AXI4_FIXED_PORT_PRIORITY_ENABLE:RW:0:1:=0x00
#define              DENALI_CTL_393_DATA 0b00000000000001000000010000000000 // AXI5_W_PRIORITY:RW:16:3:=0x04 AXI5_R_PRIORITY:RW:8:3:=0x04 AXI5_FIXED_PORT_PRIORITY_ENABLE:RW:0:1:=0x00
#define              DENALI_CTL_394_DATA 0b00000000000000000000000000000000 // PARITY_ERROR_ADDRESS:RD:0:35:=0x00000000
#define              DENALI_CTL_395_DATA 0b00000000000000000000000000000000 // PARITY_ERROR_MASTER_ID:RD:8:19:=0x000000 PARITY_ERROR_ADDRESS:RD:0:35:=0x00
#define              DENALI_CTL_396_DATA 0b00000000000000000000000000000000 // PARITY_ERROR_BUS_CHANNEL:RD:0:13:=0x0000
#define              DENALI_CTL_397_DATA 0b00000000000000000000000000000000 // PARITY_ERROR_WRITE_DATA:RD:0:128:=0x00000000
#define              DENALI_CTL_398_DATA 0b00000000000000000000000000000000 // PARITY_ERROR_WRITE_DATA:RD:0:128:=0x00000000
#define              DENALI_CTL_399_DATA 0b00000000000000000000000000000000 // PARITY_ERROR_WRITE_DATA:RD:0:128:=0x00000000
#define              DENALI_CTL_400_DATA 0b00000000000000000000000000000000 // PARITY_ERROR_WRITE_DATA:RD:0:128:=0x00000000
#define              DENALI_CTL_401_DATA 0b00000000000000010000000000000000 // AXI0_ADDRESS_RANGE_ENABLE:RW:24:1:=0x00 PORT_ADDR_PROTECTION_EN:RW:16:1:=0x01 PARITY_ERROR_WRITE_DATA_PARITY_VECTOR:RD:0:16:=0x0000
#define              DENALI_CTL_402_DATA 0b00000000000000000000000000000000 // AXI0_START_ADDR_0:RW:0:21:=0x000000
#define              DENALI_CTL_403_DATA 0b00000011000111111111111111111111 // AXI0_RANGE_PROT_BITS_0:RW:24:2:=0x03 AXI0_END_ADDR_0:RW:0:21:=0x1fffff
#define              DENALI_CTL_404_DATA 0b11111111111111111111111111111111 // AXI0_RANGE_WID_CHECK_BITS_0:RW:16:16:=0xffff AXI0_RANGE_RID_CHECK_BITS_0:RW:0:16:=0xffff
#define              DENALI_CTL_405_DATA 0b00000000000011110000000000001111 // AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_0:RW:16:16:=0x000f AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_0:RW:0:16:=0x000f
#define              DENALI_CTL_406_DATA 0b00000000000000000000000000000000 // AXI0_START_ADDR_1:RW:0:21:=0x000000
#define              DENALI_CTL_407_DATA 0b00000011000111111111111111111111 // AXI0_RANGE_PROT_BITS_1:RW:24:2:=0x03 AXI0_END_ADDR_1:RW:0:21:=0x1fffff
#define              DENALI_CTL_408_DATA 0b11111111111111111111111111111111 // AXI0_RANGE_WID_CHECK_BITS_1:RW:16:16:=0xffff AXI0_RANGE_RID_CHECK_BITS_1:RW:0:16:=0xffff
#define              DENALI_CTL_409_DATA 0b00000000000011110000000000001111 // AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_1:RW:16:16:=0x000f AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_1:RW:0:16:=0x000f
#define              DENALI_CTL_410_DATA 0b00000000000000000000000000000000 // AXI0_START_ADDR_2:RW:0:21:=0x000000
#define              DENALI_CTL_411_DATA 0b00000011000111111111111111111111 // AXI0_RANGE_PROT_BITS_2:RW:24:2:=0x03 AXI0_END_ADDR_2:RW:0:21:=0x1fffff
#define              DENALI_CTL_412_DATA 0b11111111111111111111111111111111 // AXI0_RANGE_WID_CHECK_BITS_2:RW:16:16:=0xffff AXI0_RANGE_RID_CHECK_BITS_2:RW:0:16:=0xffff
#define              DENALI_CTL_413_DATA 0b00000000000011110000000000001111 // AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_2:RW:16:16:=0x000f AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_2:RW:0:16:=0x000f
#define              DENALI_CTL_414_DATA 0b00000000000000000000000000000000 // AXI0_START_ADDR_3:RW:0:21:=0x000000
#define              DENALI_CTL_415_DATA 0b00000011000111111111111111111111 // AXI0_RANGE_PROT_BITS_3:RW:24:2:=0x03 AXI0_END_ADDR_3:RW:0:21:=0x1fffff
#define              DENALI_CTL_416_DATA 0b11111111111111111111111111111111 // AXI0_RANGE_WID_CHECK_BITS_3:RW:16:16:=0xffff AXI0_RANGE_RID_CHECK_BITS_3:RW:0:16:=0xffff
#define              DENALI_CTL_417_DATA 0b00000000000011110000000000001111 // AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_3:RW:16:16:=0x000f AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_3:RW:0:16:=0x000f
#define              DENALI_CTL_418_DATA 0b00000000000000000000000000000000 // AXI0_START_ADDR_4:RW:0:21:=0x000000
#define              DENALI_CTL_419_DATA 0b00000011000111111111111111111111 // AXI0_RANGE_PROT_BITS_4:RW:24:2:=0x03 AXI0_END_ADDR_4:RW:0:21:=0x1fffff
#define              DENALI_CTL_420_DATA 0b11111111111111111111111111111111 // AXI0_RANGE_WID_CHECK_BITS_4:RW:16:16:=0xffff AXI0_RANGE_RID_CHECK_BITS_4:RW:0:16:=0xffff
#define              DENALI_CTL_421_DATA 0b00000000000011110000000000001111 // AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_4:RW:16:16:=0x000f AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_4:RW:0:16:=0x000f
#define              DENALI_CTL_422_DATA 0b00000000000000000000000000000000 // AXI0_START_ADDR_5:RW:0:21:=0x000000
#define              DENALI_CTL_423_DATA 0b00000011000111111111111111111111 // AXI0_RANGE_PROT_BITS_5:RW:24:2:=0x03 AXI0_END_ADDR_5:RW:0:21:=0x1fffff
#define              DENALI_CTL_424_DATA 0b11111111111111111111111111111111 // AXI0_RANGE_WID_CHECK_BITS_5:RW:16:16:=0xffff AXI0_RANGE_RID_CHECK_BITS_5:RW:0:16:=0xffff
#define              DENALI_CTL_425_DATA 0b00000000000011110000000000001111 // AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_5:RW:16:16:=0x000f AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_5:RW:0:16:=0x000f
#define              DENALI_CTL_426_DATA 0b00000000000000000000000000000000 // AXI0_START_ADDR_6:RW:0:21:=0x000000
#define              DENALI_CTL_427_DATA 0b00000011000111111111111111111111 // AXI0_RANGE_PROT_BITS_6:RW:24:2:=0x03 AXI0_END_ADDR_6:RW:0:21:=0x1fffff
#define              DENALI_CTL_428_DATA 0b11111111111111111111111111111111 // AXI0_RANGE_WID_CHECK_BITS_6:RW:16:16:=0xffff AXI0_RANGE_RID_CHECK_BITS_6:RW:0:16:=0xffff
#define              DENALI_CTL_429_DATA 0b00000000000011110000000000001111 // AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_6:RW:16:16:=0x000f AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_6:RW:0:16:=0x000f
#define              DENALI_CTL_430_DATA 0b00000000000000000000000000000000 // AXI0_START_ADDR_7:RW:0:21:=0x000000
#define              DENALI_CTL_431_DATA 0b00000011000111111111111111111111 // AXI0_RANGE_PROT_BITS_7:RW:24:2:=0x03 AXI0_END_ADDR_7:RW:0:21:=0x1fffff
#define              DENALI_CTL_432_DATA 0b11111111111111111111111111111111 // AXI0_RANGE_WID_CHECK_BITS_7:RW:16:16:=0xffff AXI0_RANGE_RID_CHECK_BITS_7:RW:0:16:=0xffff
#define              DENALI_CTL_433_DATA 0b00000000000011110000000000001111 // AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_7:RW:16:16:=0x000f AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_7:RW:0:16:=0x000f
#define              DENALI_CTL_434_DATA 0b00000000000000000000000000000000 // AXI0_START_ADDR_8:RW:0:21:=0x000000
#define              DENALI_CTL_435_DATA 0b00000011000111111111111111111111 // AXI0_RANGE_PROT_BITS_8:RW:24:2:=0x03 AXI0_END_ADDR_8:RW:0:21:=0x1fffff
#define              DENALI_CTL_436_DATA 0b11111111111111111111111111111111 // AXI0_RANGE_WID_CHECK_BITS_8:RW:16:16:=0xffff AXI0_RANGE_RID_CHECK_BITS_8:RW:0:16:=0xffff
#define              DENALI_CTL_437_DATA 0b00000000000011110000000000001111 // AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_8:RW:16:16:=0x000f AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_8:RW:0:16:=0x000f
#define              DENALI_CTL_438_DATA 0b00000000000000000000000000000000 // AXI0_START_ADDR_9:RW:0:21:=0x000000
#define              DENALI_CTL_439_DATA 0b00000011000111111111111111111111 // AXI0_RANGE_PROT_BITS_9:RW:24:2:=0x03 AXI0_END_ADDR_9:RW:0:21:=0x1fffff
#define              DENALI_CTL_440_DATA 0b11111111111111111111111111111111 // AXI0_RANGE_WID_CHECK_BITS_9:RW:16:16:=0xffff AXI0_RANGE_RID_CHECK_BITS_9:RW:0:16:=0xffff
#define              DENALI_CTL_441_DATA 0b00000000000011110000000000001111 // AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_9:RW:16:16:=0x000f AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_9:RW:0:16:=0x000f
#define              DENALI_CTL_442_DATA 0b00000000000000000000000000000000 // AXI0_START_ADDR_10:RW:0:21:=0x000000
#define              DENALI_CTL_443_DATA 0b00000011000111111111111111111111 // AXI0_RANGE_PROT_BITS_10:RW:24:2:=0x03 AXI0_END_ADDR_10:RW:0:21:=0x1fffff
#define              DENALI_CTL_444_DATA 0b11111111111111111111111111111111 // AXI0_RANGE_WID_CHECK_BITS_10:RW:16:16:=0xffff AXI0_RANGE_RID_CHECK_BITS_10:RW:0:16:=0xffff
#define              DENALI_CTL_445_DATA 0b00000000000011110000000000001111 // AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_10:RW:16:16:=0x000f AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_10:RW:0:16:=0x000f
#define              DENALI_CTL_446_DATA 0b00000000000000000000000000000000 // AXI0_START_ADDR_11:RW:0:21:=0x000000
#define              DENALI_CTL_447_DATA 0b00000011000111111111111111111111 // AXI0_RANGE_PROT_BITS_11:RW:24:2:=0x03 AXI0_END_ADDR_11:RW:0:21:=0x1fffff
#define              DENALI_CTL_448_DATA 0b11111111111111111111111111111111 // AXI0_RANGE_WID_CHECK_BITS_11:RW:16:16:=0xffff AXI0_RANGE_RID_CHECK_BITS_11:RW:0:16:=0xffff
#define              DENALI_CTL_449_DATA 0b00000000000011110000000000001111 // AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_11:RW:16:16:=0x000f AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_11:RW:0:16:=0x000f
#define              DENALI_CTL_450_DATA 0b00000000000000000000000000000000 // AXI0_START_ADDR_12:RW:0:21:=0x000000
#define              DENALI_CTL_451_DATA 0b00000011000111111111111111111111 // AXI0_RANGE_PROT_BITS_12:RW:24:2:=0x03 AXI0_END_ADDR_12:RW:0:21:=0x1fffff
#define              DENALI_CTL_452_DATA 0b11111111111111111111111111111111 // AXI0_RANGE_WID_CHECK_BITS_12:RW:16:16:=0xffff AXI0_RANGE_RID_CHECK_BITS_12:RW:0:16:=0xffff
#define              DENALI_CTL_453_DATA 0b00000000000011110000000000001111 // AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_12:RW:16:16:=0x000f AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_12:RW:0:16:=0x000f
#define              DENALI_CTL_454_DATA 0b00000000000000000000000000000000 // AXI0_START_ADDR_13:RW:0:21:=0x000000
#define              DENALI_CTL_455_DATA 0b00000011000111111111111111111111 // AXI0_RANGE_PROT_BITS_13:RW:24:2:=0x03 AXI0_END_ADDR_13:RW:0:21:=0x1fffff
#define              DENALI_CTL_456_DATA 0b11111111111111111111111111111111 // AXI0_RANGE_WID_CHECK_BITS_13:RW:16:16:=0xffff AXI0_RANGE_RID_CHECK_BITS_13:RW:0:16:=0xffff
#define              DENALI_CTL_457_DATA 0b00000000000011110000000000001111 // AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_13:RW:16:16:=0x000f AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_13:RW:0:16:=0x000f
#define              DENALI_CTL_458_DATA 0b00000000000000000000000000000000 // AXI0_START_ADDR_14:RW:0:21:=0x000000
#define              DENALI_CTL_459_DATA 0b00000011000111111111111111111111 // AXI0_RANGE_PROT_BITS_14:RW:24:2:=0x03 AXI0_END_ADDR_14:RW:0:21:=0x1fffff
#define              DENALI_CTL_460_DATA 0b11111111111111111111111111111111 // AXI0_RANGE_WID_CHECK_BITS_14:RW:16:16:=0xffff AXI0_RANGE_RID_CHECK_BITS_14:RW:0:16:=0xffff
#define              DENALI_CTL_461_DATA 0b00000000000011110000000000001111 // AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_14:RW:16:16:=0x000f AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_14:RW:0:16:=0x000f
#define              DENALI_CTL_462_DATA 0b00000000000000000000000000000000 // AXI0_START_ADDR_15:RW:0:21:=0x000000
#define              DENALI_CTL_463_DATA 0b00000011000111111111111111111111 // AXI0_RANGE_PROT_BITS_15:RW:24:2:=0x03 AXI0_END_ADDR_15:RW:0:21:=0x1fffff
#define              DENALI_CTL_464_DATA 0b11111111111111111111111111111111 // AXI0_RANGE_WID_CHECK_BITS_15:RW:16:16:=0xffff AXI0_RANGE_RID_CHECK_BITS_15:RW:0:16:=0xffff
#define              DENALI_CTL_465_DATA 0b00000000000011110000000000001111 // AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_15:RW:16:16:=0x000f AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_15:RW:0:16:=0x000f
#define              DENALI_CTL_466_DATA 0b00000000000000000000000000000000 // AXI1_START_ADDR_0:RW:8:21:=0x000000 AXI1_ADDRESS_RANGE_ENABLE:RW:0:1:=0x00
#define              DENALI_CTL_467_DATA 0b00000011000111111111111111111111 // AXI1_RANGE_PROT_BITS_0:RW:24:2:=0x03 AXI1_END_ADDR_0:RW:0:21:=0x1fffff
#define              DENALI_CTL_468_DATA 0b11111111111111111111111111111111 // AXI1_RANGE_WID_CHECK_BITS_0:RW:16:16:=0xffff AXI1_RANGE_RID_CHECK_BITS_0:RW:0:16:=0xffff
#define              DENALI_CTL_469_DATA 0b00000000000011110000000000001111 // AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_0:RW:16:16:=0x000f AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_0:RW:0:16:=0x000f
#define              DENALI_CTL_470_DATA 0b00000000000000000000000000000000 // AXI1_START_ADDR_1:RW:0:21:=0x000000
#define              DENALI_CTL_471_DATA 0b00000011000111111111111111111111 // AXI1_RANGE_PROT_BITS_1:RW:24:2:=0x03 AXI1_END_ADDR_1:RW:0:21:=0x1fffff
#define              DENALI_CTL_472_DATA 0b11111111111111111111111111111111 // AXI1_RANGE_WID_CHECK_BITS_1:RW:16:16:=0xffff AXI1_RANGE_RID_CHECK_BITS_1:RW:0:16:=0xffff
#define              DENALI_CTL_473_DATA 0b00000000000011110000000000001111 // AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_1:RW:16:16:=0x000f AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_1:RW:0:16:=0x000f
#define              DENALI_CTL_474_DATA 0b00000000000000000000000000000000 // AXI1_START_ADDR_2:RW:0:21:=0x000000
#define              DENALI_CTL_475_DATA 0b00000011000111111111111111111111 // AXI1_RANGE_PROT_BITS_2:RW:24:2:=0x03 AXI1_END_ADDR_2:RW:0:21:=0x1fffff
#define              DENALI_CTL_476_DATA 0b11111111111111111111111111111111 // AXI1_RANGE_WID_CHECK_BITS_2:RW:16:16:=0xffff AXI1_RANGE_RID_CHECK_BITS_2:RW:0:16:=0xffff
#define              DENALI_CTL_477_DATA 0b00000000000011110000000000001111 // AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_2:RW:16:16:=0x000f AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_2:RW:0:16:=0x000f
#define              DENALI_CTL_478_DATA 0b00000000000000000000000000000000 // AXI1_START_ADDR_3:RW:0:21:=0x000000
#define              DENALI_CTL_479_DATA 0b00000011000111111111111111111111 // AXI1_RANGE_PROT_BITS_3:RW:24:2:=0x03 AXI1_END_ADDR_3:RW:0:21:=0x1fffff
#define              DENALI_CTL_480_DATA 0b11111111111111111111111111111111 // AXI1_RANGE_WID_CHECK_BITS_3:RW:16:16:=0xffff AXI1_RANGE_RID_CHECK_BITS_3:RW:0:16:=0xffff
#define              DENALI_CTL_481_DATA 0b00000000000011110000000000001111 // AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_3:RW:16:16:=0x000f AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_3:RW:0:16:=0x000f
#define              DENALI_CTL_482_DATA 0b00000000000000000000000000000000 // AXI1_START_ADDR_4:RW:0:21:=0x000000
#define              DENALI_CTL_483_DATA 0b00000011000111111111111111111111 // AXI1_RANGE_PROT_BITS_4:RW:24:2:=0x03 AXI1_END_ADDR_4:RW:0:21:=0x1fffff
#define              DENALI_CTL_484_DATA 0b11111111111111111111111111111111 // AXI1_RANGE_WID_CHECK_BITS_4:RW:16:16:=0xffff AXI1_RANGE_RID_CHECK_BITS_4:RW:0:16:=0xffff
#define              DENALI_CTL_485_DATA 0b00000000000011110000000000001111 // AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_4:RW:16:16:=0x000f AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_4:RW:0:16:=0x000f
#define              DENALI_CTL_486_DATA 0b00000000000000000000000000000000 // AXI1_START_ADDR_5:RW:0:21:=0x000000
#define              DENALI_CTL_487_DATA 0b00000011000111111111111111111111 // AXI1_RANGE_PROT_BITS_5:RW:24:2:=0x03 AXI1_END_ADDR_5:RW:0:21:=0x1fffff
#define              DENALI_CTL_488_DATA 0b11111111111111111111111111111111 // AXI1_RANGE_WID_CHECK_BITS_5:RW:16:16:=0xffff AXI1_RANGE_RID_CHECK_BITS_5:RW:0:16:=0xffff
#define              DENALI_CTL_489_DATA 0b00000000000011110000000000001111 // AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_5:RW:16:16:=0x000f AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_5:RW:0:16:=0x000f
#define              DENALI_CTL_490_DATA 0b00000000000000000000000000000000 // AXI1_START_ADDR_6:RW:0:21:=0x000000
#define              DENALI_CTL_491_DATA 0b00000011000111111111111111111111 // AXI1_RANGE_PROT_BITS_6:RW:24:2:=0x03 AXI1_END_ADDR_6:RW:0:21:=0x1fffff
#define              DENALI_CTL_492_DATA 0b11111111111111111111111111111111 // AXI1_RANGE_WID_CHECK_BITS_6:RW:16:16:=0xffff AXI1_RANGE_RID_CHECK_BITS_6:RW:0:16:=0xffff
#define              DENALI_CTL_493_DATA 0b00000000000011110000000000001111 // AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_6:RW:16:16:=0x000f AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_6:RW:0:16:=0x000f
#define              DENALI_CTL_494_DATA 0b00000000000000000000000000000000 // AXI1_START_ADDR_7:RW:0:21:=0x000000
#define              DENALI_CTL_495_DATA 0b00000011000111111111111111111111 // AXI1_RANGE_PROT_BITS_7:RW:24:2:=0x03 AXI1_END_ADDR_7:RW:0:21:=0x1fffff
#define              DENALI_CTL_496_DATA 0b11111111111111111111111111111111 // AXI1_RANGE_WID_CHECK_BITS_7:RW:16:16:=0xffff AXI1_RANGE_RID_CHECK_BITS_7:RW:0:16:=0xffff
#define              DENALI_CTL_497_DATA 0b00000000000011110000000000001111 // AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_7:RW:16:16:=0x000f AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_7:RW:0:16:=0x000f
#define              DENALI_CTL_498_DATA 0b00000000000000000000000000000000 // AXI1_START_ADDR_8:RW:0:21:=0x000000
#define              DENALI_CTL_499_DATA 0b00000011000111111111111111111111 // AXI1_RANGE_PROT_BITS_8:RW:24:2:=0x03 AXI1_END_ADDR_8:RW:0:21:=0x1fffff
#define              DENALI_CTL_500_DATA 0b11111111111111111111111111111111 // AXI1_RANGE_WID_CHECK_BITS_8:RW:16:16:=0xffff AXI1_RANGE_RID_CHECK_BITS_8:RW:0:16:=0xffff
#define              DENALI_CTL_501_DATA 0b00000000000011110000000000001111 // AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_8:RW:16:16:=0x000f AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_8:RW:0:16:=0x000f
#define              DENALI_CTL_502_DATA 0b00000000000000000000000000000000 // AXI1_START_ADDR_9:RW:0:21:=0x000000
#define              DENALI_CTL_503_DATA 0b00000011000111111111111111111111 // AXI1_RANGE_PROT_BITS_9:RW:24:2:=0x03 AXI1_END_ADDR_9:RW:0:21:=0x1fffff
#define              DENALI_CTL_504_DATA 0b11111111111111111111111111111111 // AXI1_RANGE_WID_CHECK_BITS_9:RW:16:16:=0xffff AXI1_RANGE_RID_CHECK_BITS_9:RW:0:16:=0xffff
#define              DENALI_CTL_505_DATA 0b00000000000011110000000000001111 // AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_9:RW:16:16:=0x000f AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_9:RW:0:16:=0x000f
#define              DENALI_CTL_506_DATA 0b00000000000000000000000000000000 // AXI1_START_ADDR_10:RW:0:21:=0x000000
#define              DENALI_CTL_507_DATA 0b00000011000111111111111111111111 // AXI1_RANGE_PROT_BITS_10:RW:24:2:=0x03 AXI1_END_ADDR_10:RW:0:21:=0x1fffff
#define              DENALI_CTL_508_DATA 0b11111111111111111111111111111111 // AXI1_RANGE_WID_CHECK_BITS_10:RW:16:16:=0xffff AXI1_RANGE_RID_CHECK_BITS_10:RW:0:16:=0xffff
#define              DENALI_CTL_509_DATA 0b00000000000011110000000000001111 // AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_10:RW:16:16:=0x000f AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_10:RW:0:16:=0x000f
#define              DENALI_CTL_510_DATA 0b00000000000000000000000000000000 // AXI1_START_ADDR_11:RW:0:21:=0x000000
#define              DENALI_CTL_511_DATA 0b00000011000111111111111111111111 // AXI1_RANGE_PROT_BITS_11:RW:24:2:=0x03 AXI1_END_ADDR_11:RW:0:21:=0x1fffff
#define              DENALI_CTL_512_DATA 0b11111111111111111111111111111111 // AXI1_RANGE_WID_CHECK_BITS_11:RW:16:16:=0xffff AXI1_RANGE_RID_CHECK_BITS_11:RW:0:16:=0xffff
#define              DENALI_CTL_513_DATA 0b00000000000011110000000000001111 // AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_11:RW:16:16:=0x000f AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_11:RW:0:16:=0x000f
#define              DENALI_CTL_514_DATA 0b00000000000000000000000000000000 // AXI1_START_ADDR_12:RW:0:21:=0x000000
#define              DENALI_CTL_515_DATA 0b00000011000111111111111111111111 // AXI1_RANGE_PROT_BITS_12:RW:24:2:=0x03 AXI1_END_ADDR_12:RW:0:21:=0x1fffff
#define              DENALI_CTL_516_DATA 0b11111111111111111111111111111111 // AXI1_RANGE_WID_CHECK_BITS_12:RW:16:16:=0xffff AXI1_RANGE_RID_CHECK_BITS_12:RW:0:16:=0xffff
#define              DENALI_CTL_517_DATA 0b00000000000011110000000000001111 // AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_12:RW:16:16:=0x000f AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_12:RW:0:16:=0x000f
#define              DENALI_CTL_518_DATA 0b00000000000000000000000000000000 // AXI1_START_ADDR_13:RW:0:21:=0x000000
#define              DENALI_CTL_519_DATA 0b00000011000111111111111111111111 // AXI1_RANGE_PROT_BITS_13:RW:24:2:=0x03 AXI1_END_ADDR_13:RW:0:21:=0x1fffff
#define              DENALI_CTL_520_DATA 0b11111111111111111111111111111111 // AXI1_RANGE_WID_CHECK_BITS_13:RW:16:16:=0xffff AXI1_RANGE_RID_CHECK_BITS_13:RW:0:16:=0xffff
#define              DENALI_CTL_521_DATA 0b00000000000011110000000000001111 // AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_13:RW:16:16:=0x000f AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_13:RW:0:16:=0x000f
#define              DENALI_CTL_522_DATA 0b00000000000000000000000000000000 // AXI1_START_ADDR_14:RW:0:21:=0x000000
#define              DENALI_CTL_523_DATA 0b00000011000111111111111111111111 // AXI1_RANGE_PROT_BITS_14:RW:24:2:=0x03 AXI1_END_ADDR_14:RW:0:21:=0x1fffff
#define              DENALI_CTL_524_DATA 0b11111111111111111111111111111111 // AXI1_RANGE_WID_CHECK_BITS_14:RW:16:16:=0xffff AXI1_RANGE_RID_CHECK_BITS_14:RW:0:16:=0xffff
#define              DENALI_CTL_525_DATA 0b00000000000011110000000000001111 // AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_14:RW:16:16:=0x000f AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_14:RW:0:16:=0x000f
#define              DENALI_CTL_526_DATA 0b00000000000000000000000000000000 // AXI1_START_ADDR_15:RW:0:21:=0x000000
#define              DENALI_CTL_527_DATA 0b00000011000111111111111111111111 // AXI1_RANGE_PROT_BITS_15:RW:24:2:=0x03 AXI1_END_ADDR_15:RW:0:21:=0x1fffff
#define              DENALI_CTL_528_DATA 0b11111111111111111111111111111111 // AXI1_RANGE_WID_CHECK_BITS_15:RW:16:16:=0xffff AXI1_RANGE_RID_CHECK_BITS_15:RW:0:16:=0xffff
#define              DENALI_CTL_529_DATA 0b00000000000011110000000000001111 // AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_15:RW:16:16:=0x000f AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_15:RW:0:16:=0x000f
#define              DENALI_CTL_530_DATA 0b00000000000000000000000000000000 // AXI2_START_ADDR_0:RW:8:21:=0x000000 AXI2_ADDRESS_RANGE_ENABLE:RW:0:1:=0x00
#define              DENALI_CTL_531_DATA 0b00000011000111111111111111111111 // AXI2_RANGE_PROT_BITS_0:RW:24:2:=0x03 AXI2_END_ADDR_0:RW:0:21:=0x1fffff
#define              DENALI_CTL_532_DATA 0b11111111111111111111111111111111 // AXI2_RANGE_WID_CHECK_BITS_0:RW:16:16:=0xffff AXI2_RANGE_RID_CHECK_BITS_0:RW:0:16:=0xffff
#define              DENALI_CTL_533_DATA 0b00000000000011110000000000001111 // AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_0:RW:16:16:=0x000f AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_0:RW:0:16:=0x000f
#define              DENALI_CTL_534_DATA 0b00000000000000000000000000000000 // AXI2_START_ADDR_1:RW:0:21:=0x000000
#define              DENALI_CTL_535_DATA 0b00000011000111111111111111111111 // AXI2_RANGE_PROT_BITS_1:RW:24:2:=0x03 AXI2_END_ADDR_1:RW:0:21:=0x1fffff
#define              DENALI_CTL_536_DATA 0b11111111111111111111111111111111 // AXI2_RANGE_WID_CHECK_BITS_1:RW:16:16:=0xffff AXI2_RANGE_RID_CHECK_BITS_1:RW:0:16:=0xffff
#define              DENALI_CTL_537_DATA 0b00000000000011110000000000001111 // AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_1:RW:16:16:=0x000f AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_1:RW:0:16:=0x000f
#define              DENALI_CTL_538_DATA 0b00000000000000000000000000000000 // AXI2_START_ADDR_2:RW:0:21:=0x000000
#define              DENALI_CTL_539_DATA 0b00000011000111111111111111111111 // AXI2_RANGE_PROT_BITS_2:RW:24:2:=0x03 AXI2_END_ADDR_2:RW:0:21:=0x1fffff
#define              DENALI_CTL_540_DATA 0b11111111111111111111111111111111 // AXI2_RANGE_WID_CHECK_BITS_2:RW:16:16:=0xffff AXI2_RANGE_RID_CHECK_BITS_2:RW:0:16:=0xffff
#define              DENALI_CTL_541_DATA 0b00000000000011110000000000001111 // AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_2:RW:16:16:=0x000f AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_2:RW:0:16:=0x000f
#define              DENALI_CTL_542_DATA 0b00000000000000000000000000000000 // AXI2_START_ADDR_3:RW:0:21:=0x000000
#define              DENALI_CTL_543_DATA 0b00000011000111111111111111111111 // AXI2_RANGE_PROT_BITS_3:RW:24:2:=0x03 AXI2_END_ADDR_3:RW:0:21:=0x1fffff
#define              DENALI_CTL_544_DATA 0b11111111111111111111111111111111 // AXI2_RANGE_WID_CHECK_BITS_3:RW:16:16:=0xffff AXI2_RANGE_RID_CHECK_BITS_3:RW:0:16:=0xffff
#define              DENALI_CTL_545_DATA 0b00000000000011110000000000001111 // AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_3:RW:16:16:=0x000f AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_3:RW:0:16:=0x000f
#define              DENALI_CTL_546_DATA 0b00000000000000000000000000000000 // AXI2_START_ADDR_4:RW:0:21:=0x000000
#define              DENALI_CTL_547_DATA 0b00000011000111111111111111111111 // AXI2_RANGE_PROT_BITS_4:RW:24:2:=0x03 AXI2_END_ADDR_4:RW:0:21:=0x1fffff
#define              DENALI_CTL_548_DATA 0b11111111111111111111111111111111 // AXI2_RANGE_WID_CHECK_BITS_4:RW:16:16:=0xffff AXI2_RANGE_RID_CHECK_BITS_4:RW:0:16:=0xffff
#define              DENALI_CTL_549_DATA 0b00000000000011110000000000001111 // AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_4:RW:16:16:=0x000f AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_4:RW:0:16:=0x000f
#define              DENALI_CTL_550_DATA 0b00000000000000000000000000000000 // AXI2_START_ADDR_5:RW:0:21:=0x000000
#define              DENALI_CTL_551_DATA 0b00000011000111111111111111111111 // AXI2_RANGE_PROT_BITS_5:RW:24:2:=0x03 AXI2_END_ADDR_5:RW:0:21:=0x1fffff
#define              DENALI_CTL_552_DATA 0b11111111111111111111111111111111 // AXI2_RANGE_WID_CHECK_BITS_5:RW:16:16:=0xffff AXI2_RANGE_RID_CHECK_BITS_5:RW:0:16:=0xffff
#define              DENALI_CTL_553_DATA 0b00000000000011110000000000001111 // AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_5:RW:16:16:=0x000f AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_5:RW:0:16:=0x000f
#define              DENALI_CTL_554_DATA 0b00000000000000000000000000000000 // AXI2_START_ADDR_6:RW:0:21:=0x000000
#define              DENALI_CTL_555_DATA 0b00000011000111111111111111111111 // AXI2_RANGE_PROT_BITS_6:RW:24:2:=0x03 AXI2_END_ADDR_6:RW:0:21:=0x1fffff
#define              DENALI_CTL_556_DATA 0b11111111111111111111111111111111 // AXI2_RANGE_WID_CHECK_BITS_6:RW:16:16:=0xffff AXI2_RANGE_RID_CHECK_BITS_6:RW:0:16:=0xffff
#define              DENALI_CTL_557_DATA 0b00000000000011110000000000001111 // AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_6:RW:16:16:=0x000f AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_6:RW:0:16:=0x000f
#define              DENALI_CTL_558_DATA 0b00000000000000000000000000000000 // AXI2_START_ADDR_7:RW:0:21:=0x000000
#define              DENALI_CTL_559_DATA 0b00000011000111111111111111111111 // AXI2_RANGE_PROT_BITS_7:RW:24:2:=0x03 AXI2_END_ADDR_7:RW:0:21:=0x1fffff
#define              DENALI_CTL_560_DATA 0b11111111111111111111111111111111 // AXI2_RANGE_WID_CHECK_BITS_7:RW:16:16:=0xffff AXI2_RANGE_RID_CHECK_BITS_7:RW:0:16:=0xffff
#define              DENALI_CTL_561_DATA 0b00000000000011110000000000001111 // AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_7:RW:16:16:=0x000f AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_7:RW:0:16:=0x000f
#define              DENALI_CTL_562_DATA 0b00000000000000000000000000000000 // AXI2_START_ADDR_8:RW:0:21:=0x000000
#define              DENALI_CTL_563_DATA 0b00000011000111111111111111111111 // AXI2_RANGE_PROT_BITS_8:RW:24:2:=0x03 AXI2_END_ADDR_8:RW:0:21:=0x1fffff
#define              DENALI_CTL_564_DATA 0b11111111111111111111111111111111 // AXI2_RANGE_WID_CHECK_BITS_8:RW:16:16:=0xffff AXI2_RANGE_RID_CHECK_BITS_8:RW:0:16:=0xffff
#define              DENALI_CTL_565_DATA 0b00000000000011110000000000001111 // AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_8:RW:16:16:=0x000f AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_8:RW:0:16:=0x000f
#define              DENALI_CTL_566_DATA 0b00000000000000000000000000000000 // AXI2_START_ADDR_9:RW:0:21:=0x000000
#define              DENALI_CTL_567_DATA 0b00000011000111111111111111111111 // AXI2_RANGE_PROT_BITS_9:RW:24:2:=0x03 AXI2_END_ADDR_9:RW:0:21:=0x1fffff
#define              DENALI_CTL_568_DATA 0b11111111111111111111111111111111 // AXI2_RANGE_WID_CHECK_BITS_9:RW:16:16:=0xffff AXI2_RANGE_RID_CHECK_BITS_9:RW:0:16:=0xffff
#define              DENALI_CTL_569_DATA 0b00000000000011110000000000001111 // AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_9:RW:16:16:=0x000f AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_9:RW:0:16:=0x000f
#define              DENALI_CTL_570_DATA 0b00000000000000000000000000000000 // AXI2_START_ADDR_10:RW:0:21:=0x000000
#define              DENALI_CTL_571_DATA 0b00000011000111111111111111111111 // AXI2_RANGE_PROT_BITS_10:RW:24:2:=0x03 AXI2_END_ADDR_10:RW:0:21:=0x1fffff
#define              DENALI_CTL_572_DATA 0b11111111111111111111111111111111 // AXI2_RANGE_WID_CHECK_BITS_10:RW:16:16:=0xffff AXI2_RANGE_RID_CHECK_BITS_10:RW:0:16:=0xffff
#define              DENALI_CTL_573_DATA 0b00000000000011110000000000001111 // AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_10:RW:16:16:=0x000f AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_10:RW:0:16:=0x000f
#define              DENALI_CTL_574_DATA 0b00000000000000000000000000000000 // AXI2_START_ADDR_11:RW:0:21:=0x000000
#define              DENALI_CTL_575_DATA 0b00000011000111111111111111111111 // AXI2_RANGE_PROT_BITS_11:RW:24:2:=0x03 AXI2_END_ADDR_11:RW:0:21:=0x1fffff
#define              DENALI_CTL_576_DATA 0b11111111111111111111111111111111 // AXI2_RANGE_WID_CHECK_BITS_11:RW:16:16:=0xffff AXI2_RANGE_RID_CHECK_BITS_11:RW:0:16:=0xffff
#define              DENALI_CTL_577_DATA 0b00000000000011110000000000001111 // AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_11:RW:16:16:=0x000f AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_11:RW:0:16:=0x000f
#define              DENALI_CTL_578_DATA 0b00000000000000000000000000000000 // AXI2_START_ADDR_12:RW:0:21:=0x000000
#define              DENALI_CTL_579_DATA 0b00000011000111111111111111111111 // AXI2_RANGE_PROT_BITS_12:RW:24:2:=0x03 AXI2_END_ADDR_12:RW:0:21:=0x1fffff
#define              DENALI_CTL_580_DATA 0b11111111111111111111111111111111 // AXI2_RANGE_WID_CHECK_BITS_12:RW:16:16:=0xffff AXI2_RANGE_RID_CHECK_BITS_12:RW:0:16:=0xffff
#define              DENALI_CTL_581_DATA 0b00000000000011110000000000001111 // AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_12:RW:16:16:=0x000f AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_12:RW:0:16:=0x000f
#define              DENALI_CTL_582_DATA 0b00000000000000000000000000000000 // AXI2_START_ADDR_13:RW:0:21:=0x000000
#define              DENALI_CTL_583_DATA 0b00000011000111111111111111111111 // AXI2_RANGE_PROT_BITS_13:RW:24:2:=0x03 AXI2_END_ADDR_13:RW:0:21:=0x1fffff
#define              DENALI_CTL_584_DATA 0b11111111111111111111111111111111 // AXI2_RANGE_WID_CHECK_BITS_13:RW:16:16:=0xffff AXI2_RANGE_RID_CHECK_BITS_13:RW:0:16:=0xffff
#define              DENALI_CTL_585_DATA 0b00000000000011110000000000001111 // AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_13:RW:16:16:=0x000f AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_13:RW:0:16:=0x000f
#define              DENALI_CTL_586_DATA 0b00000000000000000000000000000000 // AXI2_START_ADDR_14:RW:0:21:=0x000000
#define              DENALI_CTL_587_DATA 0b00000011000111111111111111111111 // AXI2_RANGE_PROT_BITS_14:RW:24:2:=0x03 AXI2_END_ADDR_14:RW:0:21:=0x1fffff
#define              DENALI_CTL_588_DATA 0b11111111111111111111111111111111 // AXI2_RANGE_WID_CHECK_BITS_14:RW:16:16:=0xffff AXI2_RANGE_RID_CHECK_BITS_14:RW:0:16:=0xffff
#define              DENALI_CTL_589_DATA 0b00000000000011110000000000001111 // AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_14:RW:16:16:=0x000f AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_14:RW:0:16:=0x000f
#define              DENALI_CTL_590_DATA 0b00000000000000000000000000000000 // AXI2_START_ADDR_15:RW:0:21:=0x000000
#define              DENALI_CTL_591_DATA 0b00000011000111111111111111111111 // AXI2_RANGE_PROT_BITS_15:RW:24:2:=0x03 AXI2_END_ADDR_15:RW:0:21:=0x1fffff
#define              DENALI_CTL_592_DATA 0b11111111111111111111111111111111 // AXI2_RANGE_WID_CHECK_BITS_15:RW:16:16:=0xffff AXI2_RANGE_RID_CHECK_BITS_15:RW:0:16:=0xffff
#define              DENALI_CTL_593_DATA 0b00000000000011110000000000001111 // AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_15:RW:16:16:=0x000f AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_15:RW:0:16:=0x000f
#define              DENALI_CTL_594_DATA 0b00000000000000000000000000000000 // AXI3_START_ADDR_0:RW:8:21:=0x000000 AXI3_ADDRESS_RANGE_ENABLE:RW:0:1:=0x00
#define              DENALI_CTL_595_DATA 0b00000011000111111111111111111111 // AXI3_RANGE_PROT_BITS_0:RW:24:2:=0x03 AXI3_END_ADDR_0:RW:0:21:=0x1fffff
#define              DENALI_CTL_596_DATA 0b11111111111111111111111111111111 // AXI3_RANGE_WID_CHECK_BITS_0:RW:16:16:=0xffff AXI3_RANGE_RID_CHECK_BITS_0:RW:0:16:=0xffff
#define              DENALI_CTL_597_DATA 0b00000000000011110000000000001111 // AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_0:RW:16:16:=0x000f AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_0:RW:0:16:=0x000f
#define              DENALI_CTL_598_DATA 0b00000000000000000000000000000000 // AXI3_START_ADDR_1:RW:0:21:=0x000000
#define              DENALI_CTL_599_DATA 0b00000011000111111111111111111111 // AXI3_RANGE_PROT_BITS_1:RW:24:2:=0x03 AXI3_END_ADDR_1:RW:0:21:=0x1fffff
#define              DENALI_CTL_600_DATA 0b11111111111111111111111111111111 // AXI3_RANGE_WID_CHECK_BITS_1:RW:16:16:=0xffff AXI3_RANGE_RID_CHECK_BITS_1:RW:0:16:=0xffff
#define              DENALI_CTL_601_DATA 0b00000000000011110000000000001111 // AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_1:RW:16:16:=0x000f AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_1:RW:0:16:=0x000f
#define              DENALI_CTL_602_DATA 0b00000000000000000000000000000000 // AXI3_START_ADDR_2:RW:0:21:=0x000000
#define              DENALI_CTL_603_DATA 0b00000011000111111111111111111111 // AXI3_RANGE_PROT_BITS_2:RW:24:2:=0x03 AXI3_END_ADDR_2:RW:0:21:=0x1fffff
#define              DENALI_CTL_604_DATA 0b11111111111111111111111111111111 // AXI3_RANGE_WID_CHECK_BITS_2:RW:16:16:=0xffff AXI3_RANGE_RID_CHECK_BITS_2:RW:0:16:=0xffff
#define              DENALI_CTL_605_DATA 0b00000000000011110000000000001111 // AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_2:RW:16:16:=0x000f AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_2:RW:0:16:=0x000f
#define              DENALI_CTL_606_DATA 0b00000000000000000000000000000000 // AXI3_START_ADDR_3:RW:0:21:=0x000000
#define              DENALI_CTL_607_DATA 0b00000011000111111111111111111111 // AXI3_RANGE_PROT_BITS_3:RW:24:2:=0x03 AXI3_END_ADDR_3:RW:0:21:=0x1fffff
#define              DENALI_CTL_608_DATA 0b11111111111111111111111111111111 // AXI3_RANGE_WID_CHECK_BITS_3:RW:16:16:=0xffff AXI3_RANGE_RID_CHECK_BITS_3:RW:0:16:=0xffff
#define              DENALI_CTL_609_DATA 0b00000000000011110000000000001111 // AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_3:RW:16:16:=0x000f AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_3:RW:0:16:=0x000f
#define              DENALI_CTL_610_DATA 0b00000000000000000000000000000000 // AXI3_START_ADDR_4:RW:0:21:=0x000000
#define              DENALI_CTL_611_DATA 0b00000011000111111111111111111111 // AXI3_RANGE_PROT_BITS_4:RW:24:2:=0x03 AXI3_END_ADDR_4:RW:0:21:=0x1fffff
#define              DENALI_CTL_612_DATA 0b11111111111111111111111111111111 // AXI3_RANGE_WID_CHECK_BITS_4:RW:16:16:=0xffff AXI3_RANGE_RID_CHECK_BITS_4:RW:0:16:=0xffff
#define              DENALI_CTL_613_DATA 0b00000000000011110000000000001111 // AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_4:RW:16:16:=0x000f AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_4:RW:0:16:=0x000f
#define              DENALI_CTL_614_DATA 0b00000000000000000000000000000000 // AXI3_START_ADDR_5:RW:0:21:=0x000000
#define              DENALI_CTL_615_DATA 0b00000011000111111111111111111111 // AXI3_RANGE_PROT_BITS_5:RW:24:2:=0x03 AXI3_END_ADDR_5:RW:0:21:=0x1fffff
#define              DENALI_CTL_616_DATA 0b11111111111111111111111111111111 // AXI3_RANGE_WID_CHECK_BITS_5:RW:16:16:=0xffff AXI3_RANGE_RID_CHECK_BITS_5:RW:0:16:=0xffff
#define              DENALI_CTL_617_DATA 0b00000000000011110000000000001111 // AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_5:RW:16:16:=0x000f AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_5:RW:0:16:=0x000f
#define              DENALI_CTL_618_DATA 0b00000000000000000000000000000000 // AXI3_START_ADDR_6:RW:0:21:=0x000000
#define              DENALI_CTL_619_DATA 0b00000011000111111111111111111111 // AXI3_RANGE_PROT_BITS_6:RW:24:2:=0x03 AXI3_END_ADDR_6:RW:0:21:=0x1fffff
#define              DENALI_CTL_620_DATA 0b11111111111111111111111111111111 // AXI3_RANGE_WID_CHECK_BITS_6:RW:16:16:=0xffff AXI3_RANGE_RID_CHECK_BITS_6:RW:0:16:=0xffff
#define              DENALI_CTL_621_DATA 0b00000000000011110000000000001111 // AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_6:RW:16:16:=0x000f AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_6:RW:0:16:=0x000f
#define              DENALI_CTL_622_DATA 0b00000000000000000000000000000000 // AXI3_START_ADDR_7:RW:0:21:=0x000000
#define              DENALI_CTL_623_DATA 0b00000011000111111111111111111111 // AXI3_RANGE_PROT_BITS_7:RW:24:2:=0x03 AXI3_END_ADDR_7:RW:0:21:=0x1fffff
#define              DENALI_CTL_624_DATA 0b11111111111111111111111111111111 // AXI3_RANGE_WID_CHECK_BITS_7:RW:16:16:=0xffff AXI3_RANGE_RID_CHECK_BITS_7:RW:0:16:=0xffff
#define              DENALI_CTL_625_DATA 0b00000000000011110000000000001111 // AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_7:RW:16:16:=0x000f AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_7:RW:0:16:=0x000f
#define              DENALI_CTL_626_DATA 0b00000000000000000000000000000000 // AXI3_START_ADDR_8:RW:0:21:=0x000000
#define              DENALI_CTL_627_DATA 0b00000011000111111111111111111111 // AXI3_RANGE_PROT_BITS_8:RW:24:2:=0x03 AXI3_END_ADDR_8:RW:0:21:=0x1fffff
#define              DENALI_CTL_628_DATA 0b11111111111111111111111111111111 // AXI3_RANGE_WID_CHECK_BITS_8:RW:16:16:=0xffff AXI3_RANGE_RID_CHECK_BITS_8:RW:0:16:=0xffff
#define              DENALI_CTL_629_DATA 0b00000000000011110000000000001111 // AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_8:RW:16:16:=0x000f AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_8:RW:0:16:=0x000f
#define              DENALI_CTL_630_DATA 0b00000000000000000000000000000000 // AXI3_START_ADDR_9:RW:0:21:=0x000000
#define              DENALI_CTL_631_DATA 0b00000011000111111111111111111111 // AXI3_RANGE_PROT_BITS_9:RW:24:2:=0x03 AXI3_END_ADDR_9:RW:0:21:=0x1fffff
#define              DENALI_CTL_632_DATA 0b11111111111111111111111111111111 // AXI3_RANGE_WID_CHECK_BITS_9:RW:16:16:=0xffff AXI3_RANGE_RID_CHECK_BITS_9:RW:0:16:=0xffff
#define              DENALI_CTL_633_DATA 0b00000000000011110000000000001111 // AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_9:RW:16:16:=0x000f AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_9:RW:0:16:=0x000f
#define              DENALI_CTL_634_DATA 0b00000000000000000000000000000000 // AXI3_START_ADDR_10:RW:0:21:=0x000000
#define              DENALI_CTL_635_DATA 0b00000011000111111111111111111111 // AXI3_RANGE_PROT_BITS_10:RW:24:2:=0x03 AXI3_END_ADDR_10:RW:0:21:=0x1fffff
#define              DENALI_CTL_636_DATA 0b11111111111111111111111111111111 // AXI3_RANGE_WID_CHECK_BITS_10:RW:16:16:=0xffff AXI3_RANGE_RID_CHECK_BITS_10:RW:0:16:=0xffff
#define              DENALI_CTL_637_DATA 0b00000000000011110000000000001111 // AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_10:RW:16:16:=0x000f AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_10:RW:0:16:=0x000f
#define              DENALI_CTL_638_DATA 0b00000000000000000000000000000000 // AXI3_START_ADDR_11:RW:0:21:=0x000000
#define              DENALI_CTL_639_DATA 0b00000011000111111111111111111111 // AXI3_RANGE_PROT_BITS_11:RW:24:2:=0x03 AXI3_END_ADDR_11:RW:0:21:=0x1fffff
#define              DENALI_CTL_640_DATA 0b11111111111111111111111111111111 // AXI3_RANGE_WID_CHECK_BITS_11:RW:16:16:=0xffff AXI3_RANGE_RID_CHECK_BITS_11:RW:0:16:=0xffff
#define              DENALI_CTL_641_DATA 0b00000000000011110000000000001111 // AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_11:RW:16:16:=0x000f AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_11:RW:0:16:=0x000f
#define              DENALI_CTL_642_DATA 0b00000000000000000000000000000000 // AXI3_START_ADDR_12:RW:0:21:=0x000000
#define              DENALI_CTL_643_DATA 0b00000011000111111111111111111111 // AXI3_RANGE_PROT_BITS_12:RW:24:2:=0x03 AXI3_END_ADDR_12:RW:0:21:=0x1fffff
#define              DENALI_CTL_644_DATA 0b11111111111111111111111111111111 // AXI3_RANGE_WID_CHECK_BITS_12:RW:16:16:=0xffff AXI3_RANGE_RID_CHECK_BITS_12:RW:0:16:=0xffff
#define              DENALI_CTL_645_DATA 0b00000000000011110000000000001111 // AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_12:RW:16:16:=0x000f AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_12:RW:0:16:=0x000f
#define              DENALI_CTL_646_DATA 0b00000000000000000000000000000000 // AXI3_START_ADDR_13:RW:0:21:=0x000000
#define              DENALI_CTL_647_DATA 0b00000011000111111111111111111111 // AXI3_RANGE_PROT_BITS_13:RW:24:2:=0x03 AXI3_END_ADDR_13:RW:0:21:=0x1fffff
#define              DENALI_CTL_648_DATA 0b11111111111111111111111111111111 // AXI3_RANGE_WID_CHECK_BITS_13:RW:16:16:=0xffff AXI3_RANGE_RID_CHECK_BITS_13:RW:0:16:=0xffff
#define              DENALI_CTL_649_DATA 0b00000000000011110000000000001111 // AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_13:RW:16:16:=0x000f AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_13:RW:0:16:=0x000f
#define              DENALI_CTL_650_DATA 0b00000000000000000000000000000000 // AXI3_START_ADDR_14:RW:0:21:=0x000000
#define              DENALI_CTL_651_DATA 0b00000011000111111111111111111111 // AXI3_RANGE_PROT_BITS_14:RW:24:2:=0x03 AXI3_END_ADDR_14:RW:0:21:=0x1fffff
#define              DENALI_CTL_652_DATA 0b11111111111111111111111111111111 // AXI3_RANGE_WID_CHECK_BITS_14:RW:16:16:=0xffff AXI3_RANGE_RID_CHECK_BITS_14:RW:0:16:=0xffff
#define              DENALI_CTL_653_DATA 0b00000000000011110000000000001111 // AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_14:RW:16:16:=0x000f AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_14:RW:0:16:=0x000f
#define              DENALI_CTL_654_DATA 0b00000000000000000000000000000000 // AXI3_START_ADDR_15:RW:0:21:=0x000000
#define              DENALI_CTL_655_DATA 0b00000011000111111111111111111111 // AXI3_RANGE_PROT_BITS_15:RW:24:2:=0x03 AXI3_END_ADDR_15:RW:0:21:=0x1fffff
#define              DENALI_CTL_656_DATA 0b11111111111111111111111111111111 // AXI3_RANGE_WID_CHECK_BITS_15:RW:16:16:=0xffff AXI3_RANGE_RID_CHECK_BITS_15:RW:0:16:=0xffff
#define              DENALI_CTL_657_DATA 0b00000000000011110000000000001111 // AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_15:RW:16:16:=0x000f AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_15:RW:0:16:=0x000f
#define              DENALI_CTL_658_DATA 0b00000000000000000000000000000000 // AXI4_START_ADDR_0:RW:8:21:=0x000000 AXI4_ADDRESS_RANGE_ENABLE:RW:0:1:=0x00
#define              DENALI_CTL_659_DATA 0b00000011000111111111111111111111 // AXI4_RANGE_PROT_BITS_0:RW:24:2:=0x03 AXI4_END_ADDR_0:RW:0:21:=0x1fffff
#define              DENALI_CTL_660_DATA 0b11111111111111111111111111111111 // AXI4_RANGE_WID_CHECK_BITS_0:RW:16:16:=0xffff AXI4_RANGE_RID_CHECK_BITS_0:RW:0:16:=0xffff
#define              DENALI_CTL_661_DATA 0b00000000000011110000000000001111 // AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_0:RW:16:16:=0x000f AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_0:RW:0:16:=0x000f
#define              DENALI_CTL_662_DATA 0b00000000000000000000000000000000 // AXI4_START_ADDR_1:RW:0:21:=0x000000
#define              DENALI_CTL_663_DATA 0b00000011000111111111111111111111 // AXI4_RANGE_PROT_BITS_1:RW:24:2:=0x03 AXI4_END_ADDR_1:RW:0:21:=0x1fffff
#define              DENALI_CTL_664_DATA 0b11111111111111111111111111111111 // AXI4_RANGE_WID_CHECK_BITS_1:RW:16:16:=0xffff AXI4_RANGE_RID_CHECK_BITS_1:RW:0:16:=0xffff
#define              DENALI_CTL_665_DATA 0b00000000000011110000000000001111 // AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_1:RW:16:16:=0x000f AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_1:RW:0:16:=0x000f
#define              DENALI_CTL_666_DATA 0b00000000000000000000000000000000 // AXI4_START_ADDR_2:RW:0:21:=0x000000
#define              DENALI_CTL_667_DATA 0b00000011000111111111111111111111 // AXI4_RANGE_PROT_BITS_2:RW:24:2:=0x03 AXI4_END_ADDR_2:RW:0:21:=0x1fffff
#define              DENALI_CTL_668_DATA 0b11111111111111111111111111111111 // AXI4_RANGE_WID_CHECK_BITS_2:RW:16:16:=0xffff AXI4_RANGE_RID_CHECK_BITS_2:RW:0:16:=0xffff
#define              DENALI_CTL_669_DATA 0b00000000000011110000000000001111 // AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_2:RW:16:16:=0x000f AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_2:RW:0:16:=0x000f
#define              DENALI_CTL_670_DATA 0b00000000000000000000000000000000 // AXI4_START_ADDR_3:RW:0:21:=0x000000
#define              DENALI_CTL_671_DATA 0b00000011000111111111111111111111 // AXI4_RANGE_PROT_BITS_3:RW:24:2:=0x03 AXI4_END_ADDR_3:RW:0:21:=0x1fffff
#define              DENALI_CTL_672_DATA 0b11111111111111111111111111111111 // AXI4_RANGE_WID_CHECK_BITS_3:RW:16:16:=0xffff AXI4_RANGE_RID_CHECK_BITS_3:RW:0:16:=0xffff
#define              DENALI_CTL_673_DATA 0b00000000000011110000000000001111 // AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_3:RW:16:16:=0x000f AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_3:RW:0:16:=0x000f
#define              DENALI_CTL_674_DATA 0b00000000000000000000000000000000 // AXI4_START_ADDR_4:RW:0:21:=0x000000
#define              DENALI_CTL_675_DATA 0b00000011000111111111111111111111 // AXI4_RANGE_PROT_BITS_4:RW:24:2:=0x03 AXI4_END_ADDR_4:RW:0:21:=0x1fffff
#define              DENALI_CTL_676_DATA 0b11111111111111111111111111111111 // AXI4_RANGE_WID_CHECK_BITS_4:RW:16:16:=0xffff AXI4_RANGE_RID_CHECK_BITS_4:RW:0:16:=0xffff
#define              DENALI_CTL_677_DATA 0b00000000000011110000000000001111 // AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_4:RW:16:16:=0x000f AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_4:RW:0:16:=0x000f
#define              DENALI_CTL_678_DATA 0b00000000000000000000000000000000 // AXI4_START_ADDR_5:RW:0:21:=0x000000
#define              DENALI_CTL_679_DATA 0b00000011000111111111111111111111 // AXI4_RANGE_PROT_BITS_5:RW:24:2:=0x03 AXI4_END_ADDR_5:RW:0:21:=0x1fffff
#define              DENALI_CTL_680_DATA 0b11111111111111111111111111111111 // AXI4_RANGE_WID_CHECK_BITS_5:RW:16:16:=0xffff AXI4_RANGE_RID_CHECK_BITS_5:RW:0:16:=0xffff
#define              DENALI_CTL_681_DATA 0b00000000000011110000000000001111 // AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_5:RW:16:16:=0x000f AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_5:RW:0:16:=0x000f
#define              DENALI_CTL_682_DATA 0b00000000000000000000000000000000 // AXI4_START_ADDR_6:RW:0:21:=0x000000
#define              DENALI_CTL_683_DATA 0b00000011000111111111111111111111 // AXI4_RANGE_PROT_BITS_6:RW:24:2:=0x03 AXI4_END_ADDR_6:RW:0:21:=0x1fffff
#define              DENALI_CTL_684_DATA 0b11111111111111111111111111111111 // AXI4_RANGE_WID_CHECK_BITS_6:RW:16:16:=0xffff AXI4_RANGE_RID_CHECK_BITS_6:RW:0:16:=0xffff
#define              DENALI_CTL_685_DATA 0b00000000000011110000000000001111 // AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_6:RW:16:16:=0x000f AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_6:RW:0:16:=0x000f
#define              DENALI_CTL_686_DATA 0b00000000000000000000000000000000 // AXI4_START_ADDR_7:RW:0:21:=0x000000
#define              DENALI_CTL_687_DATA 0b00000011000111111111111111111111 // AXI4_RANGE_PROT_BITS_7:RW:24:2:=0x03 AXI4_END_ADDR_7:RW:0:21:=0x1fffff
#define              DENALI_CTL_688_DATA 0b11111111111111111111111111111111 // AXI4_RANGE_WID_CHECK_BITS_7:RW:16:16:=0xffff AXI4_RANGE_RID_CHECK_BITS_7:RW:0:16:=0xffff
#define              DENALI_CTL_689_DATA 0b00000000000011110000000000001111 // AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_7:RW:16:16:=0x000f AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_7:RW:0:16:=0x000f
#define              DENALI_CTL_690_DATA 0b00000000000000000000000000000000 // AXI4_START_ADDR_8:RW:0:21:=0x000000
#define              DENALI_CTL_691_DATA 0b00000011000111111111111111111111 // AXI4_RANGE_PROT_BITS_8:RW:24:2:=0x03 AXI4_END_ADDR_8:RW:0:21:=0x1fffff
#define              DENALI_CTL_692_DATA 0b11111111111111111111111111111111 // AXI4_RANGE_WID_CHECK_BITS_8:RW:16:16:=0xffff AXI4_RANGE_RID_CHECK_BITS_8:RW:0:16:=0xffff
#define              DENALI_CTL_693_DATA 0b00000000000011110000000000001111 // AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_8:RW:16:16:=0x000f AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_8:RW:0:16:=0x000f
#define              DENALI_CTL_694_DATA 0b00000000000000000000000000000000 // AXI4_START_ADDR_9:RW:0:21:=0x000000
#define              DENALI_CTL_695_DATA 0b00000011000111111111111111111111 // AXI4_RANGE_PROT_BITS_9:RW:24:2:=0x03 AXI4_END_ADDR_9:RW:0:21:=0x1fffff
#define              DENALI_CTL_696_DATA 0b11111111111111111111111111111111 // AXI4_RANGE_WID_CHECK_BITS_9:RW:16:16:=0xffff AXI4_RANGE_RID_CHECK_BITS_9:RW:0:16:=0xffff
#define              DENALI_CTL_697_DATA 0b00000000000011110000000000001111 // AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_9:RW:16:16:=0x000f AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_9:RW:0:16:=0x000f
#define              DENALI_CTL_698_DATA 0b00000000000000000000000000000000 // AXI4_START_ADDR_10:RW:0:21:=0x000000
#define              DENALI_CTL_699_DATA 0b00000011000111111111111111111111 // AXI4_RANGE_PROT_BITS_10:RW:24:2:=0x03 AXI4_END_ADDR_10:RW:0:21:=0x1fffff
#define              DENALI_CTL_700_DATA 0b11111111111111111111111111111111 // AXI4_RANGE_WID_CHECK_BITS_10:RW:16:16:=0xffff AXI4_RANGE_RID_CHECK_BITS_10:RW:0:16:=0xffff
#define              DENALI_CTL_701_DATA 0b00000000000011110000000000001111 // AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_10:RW:16:16:=0x000f AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_10:RW:0:16:=0x000f
#define              DENALI_CTL_702_DATA 0b00000000000000000000000000000000 // AXI4_START_ADDR_11:RW:0:21:=0x000000
#define              DENALI_CTL_703_DATA 0b00000011000111111111111111111111 // AXI4_RANGE_PROT_BITS_11:RW:24:2:=0x03 AXI4_END_ADDR_11:RW:0:21:=0x1fffff
#define              DENALI_CTL_704_DATA 0b11111111111111111111111111111111 // AXI4_RANGE_WID_CHECK_BITS_11:RW:16:16:=0xffff AXI4_RANGE_RID_CHECK_BITS_11:RW:0:16:=0xffff
#define              DENALI_CTL_705_DATA 0b00000000000011110000000000001111 // AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_11:RW:16:16:=0x000f AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_11:RW:0:16:=0x000f
#define              DENALI_CTL_706_DATA 0b00000000000000000000000000000000 // AXI4_START_ADDR_12:RW:0:21:=0x000000
#define              DENALI_CTL_707_DATA 0b00000011000111111111111111111111 // AXI4_RANGE_PROT_BITS_12:RW:24:2:=0x03 AXI4_END_ADDR_12:RW:0:21:=0x1fffff
#define              DENALI_CTL_708_DATA 0b11111111111111111111111111111111 // AXI4_RANGE_WID_CHECK_BITS_12:RW:16:16:=0xffff AXI4_RANGE_RID_CHECK_BITS_12:RW:0:16:=0xffff
#define              DENALI_CTL_709_DATA 0b00000000000011110000000000001111 // AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_12:RW:16:16:=0x000f AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_12:RW:0:16:=0x000f
#define              DENALI_CTL_710_DATA 0b00000000000000000000000000000000 // AXI4_START_ADDR_13:RW:0:21:=0x000000
#define              DENALI_CTL_711_DATA 0b00000011000111111111111111111111 // AXI4_RANGE_PROT_BITS_13:RW:24:2:=0x03 AXI4_END_ADDR_13:RW:0:21:=0x1fffff
#define              DENALI_CTL_712_DATA 0b11111111111111111111111111111111 // AXI4_RANGE_WID_CHECK_BITS_13:RW:16:16:=0xffff AXI4_RANGE_RID_CHECK_BITS_13:RW:0:16:=0xffff
#define              DENALI_CTL_713_DATA 0b00000000000011110000000000001111 // AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_13:RW:16:16:=0x000f AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_13:RW:0:16:=0x000f
#define              DENALI_CTL_714_DATA 0b00000000000000000000000000000000 // AXI4_START_ADDR_14:RW:0:21:=0x000000
#define              DENALI_CTL_715_DATA 0b00000011000111111111111111111111 // AXI4_RANGE_PROT_BITS_14:RW:24:2:=0x03 AXI4_END_ADDR_14:RW:0:21:=0x1fffff
#define              DENALI_CTL_716_DATA 0b11111111111111111111111111111111 // AXI4_RANGE_WID_CHECK_BITS_14:RW:16:16:=0xffff AXI4_RANGE_RID_CHECK_BITS_14:RW:0:16:=0xffff
#define              DENALI_CTL_717_DATA 0b00000000000011110000000000001111 // AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_14:RW:16:16:=0x000f AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_14:RW:0:16:=0x000f
#define              DENALI_CTL_718_DATA 0b00000000000000000000000000000000 // AXI4_START_ADDR_15:RW:0:21:=0x000000
#define              DENALI_CTL_719_DATA 0b00000011000111111111111111111111 // AXI4_RANGE_PROT_BITS_15:RW:24:2:=0x03 AXI4_END_ADDR_15:RW:0:21:=0x1fffff
#define              DENALI_CTL_720_DATA 0b11111111111111111111111111111111 // AXI4_RANGE_WID_CHECK_BITS_15:RW:16:16:=0xffff AXI4_RANGE_RID_CHECK_BITS_15:RW:0:16:=0xffff
#define              DENALI_CTL_721_DATA 0b00000000000011110000000000001111 // AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_15:RW:16:16:=0x000f AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_15:RW:0:16:=0x000f
#define              DENALI_CTL_722_DATA 0b00000000000000000000000000000000 // AXI5_START_ADDR_0:RW:8:21:=0x000000 AXI5_ADDRESS_RANGE_ENABLE:RW:0:1:=0x00
#define              DENALI_CTL_723_DATA 0b00000011000111111111111111111111 // AXI5_RANGE_PROT_BITS_0:RW:24:2:=0x03 AXI5_END_ADDR_0:RW:0:21:=0x1fffff
#define              DENALI_CTL_724_DATA 0b11111111111111111111111111111111 // AXI5_RANGE_WID_CHECK_BITS_0:RW:16:16:=0xffff AXI5_RANGE_RID_CHECK_BITS_0:RW:0:16:=0xffff
#define              DENALI_CTL_725_DATA 0b00000000000011110000000000001111 // AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_0:RW:16:16:=0x000f AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_0:RW:0:16:=0x000f
#define              DENALI_CTL_726_DATA 0b00000000000000000000000000000000 // AXI5_START_ADDR_1:RW:0:21:=0x000000
#define              DENALI_CTL_727_DATA 0b00000011000111111111111111111111 // AXI5_RANGE_PROT_BITS_1:RW:24:2:=0x03 AXI5_END_ADDR_1:RW:0:21:=0x1fffff
#define              DENALI_CTL_728_DATA 0b11111111111111111111111111111111 // AXI5_RANGE_WID_CHECK_BITS_1:RW:16:16:=0xffff AXI5_RANGE_RID_CHECK_BITS_1:RW:0:16:=0xffff
#define              DENALI_CTL_729_DATA 0b00000000000011110000000000001111 // AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_1:RW:16:16:=0x000f AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_1:RW:0:16:=0x000f
#define              DENALI_CTL_730_DATA 0b00000000000000000000000000000000 // AXI5_START_ADDR_2:RW:0:21:=0x000000
#define              DENALI_CTL_731_DATA 0b00000011000111111111111111111111 // AXI5_RANGE_PROT_BITS_2:RW:24:2:=0x03 AXI5_END_ADDR_2:RW:0:21:=0x1fffff
#define              DENALI_CTL_732_DATA 0b11111111111111111111111111111111 // AXI5_RANGE_WID_CHECK_BITS_2:RW:16:16:=0xffff AXI5_RANGE_RID_CHECK_BITS_2:RW:0:16:=0xffff
#define              DENALI_CTL_733_DATA 0b00000000000011110000000000001111 // AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_2:RW:16:16:=0x000f AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_2:RW:0:16:=0x000f
#define              DENALI_CTL_734_DATA 0b00000000000000000000000000000000 // AXI5_START_ADDR_3:RW:0:21:=0x000000
#define              DENALI_CTL_735_DATA 0b00000011000111111111111111111111 // AXI5_RANGE_PROT_BITS_3:RW:24:2:=0x03 AXI5_END_ADDR_3:RW:0:21:=0x1fffff
#define              DENALI_CTL_736_DATA 0b11111111111111111111111111111111 // AXI5_RANGE_WID_CHECK_BITS_3:RW:16:16:=0xffff AXI5_RANGE_RID_CHECK_BITS_3:RW:0:16:=0xffff
#define              DENALI_CTL_737_DATA 0b00000000000011110000000000001111 // AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_3:RW:16:16:=0x000f AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_3:RW:0:16:=0x000f
#define              DENALI_CTL_738_DATA 0b00000000000000000000000000000000 // AXI5_START_ADDR_4:RW:0:21:=0x000000
#define              DENALI_CTL_739_DATA 0b00000011000111111111111111111111 // AXI5_RANGE_PROT_BITS_4:RW:24:2:=0x03 AXI5_END_ADDR_4:RW:0:21:=0x1fffff
#define              DENALI_CTL_740_DATA 0b11111111111111111111111111111111 // AXI5_RANGE_WID_CHECK_BITS_4:RW:16:16:=0xffff AXI5_RANGE_RID_CHECK_BITS_4:RW:0:16:=0xffff
#define              DENALI_CTL_741_DATA 0b00000000000011110000000000001111 // AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_4:RW:16:16:=0x000f AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_4:RW:0:16:=0x000f
#define              DENALI_CTL_742_DATA 0b00000000000000000000000000000000 // AXI5_START_ADDR_5:RW:0:21:=0x000000
#define              DENALI_CTL_743_DATA 0b00000011000111111111111111111111 // AXI5_RANGE_PROT_BITS_5:RW:24:2:=0x03 AXI5_END_ADDR_5:RW:0:21:=0x1fffff
#define              DENALI_CTL_744_DATA 0b11111111111111111111111111111111 // AXI5_RANGE_WID_CHECK_BITS_5:RW:16:16:=0xffff AXI5_RANGE_RID_CHECK_BITS_5:RW:0:16:=0xffff
#define              DENALI_CTL_745_DATA 0b00000000000011110000000000001111 // AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_5:RW:16:16:=0x000f AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_5:RW:0:16:=0x000f
#define              DENALI_CTL_746_DATA 0b00000000000000000000000000000000 // AXI5_START_ADDR_6:RW:0:21:=0x000000
#define              DENALI_CTL_747_DATA 0b00000011000111111111111111111111 // AXI5_RANGE_PROT_BITS_6:RW:24:2:=0x03 AXI5_END_ADDR_6:RW:0:21:=0x1fffff
#define              DENALI_CTL_748_DATA 0b11111111111111111111111111111111 // AXI5_RANGE_WID_CHECK_BITS_6:RW:16:16:=0xffff AXI5_RANGE_RID_CHECK_BITS_6:RW:0:16:=0xffff
#define              DENALI_CTL_749_DATA 0b00000000000011110000000000001111 // AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_6:RW:16:16:=0x000f AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_6:RW:0:16:=0x000f
#define              DENALI_CTL_750_DATA 0b00000000000000000000000000000000 // AXI5_START_ADDR_7:RW:0:21:=0x000000
#define              DENALI_CTL_751_DATA 0b00000011000111111111111111111111 // AXI5_RANGE_PROT_BITS_7:RW:24:2:=0x03 AXI5_END_ADDR_7:RW:0:21:=0x1fffff
#define              DENALI_CTL_752_DATA 0b11111111111111111111111111111111 // AXI5_RANGE_WID_CHECK_BITS_7:RW:16:16:=0xffff AXI5_RANGE_RID_CHECK_BITS_7:RW:0:16:=0xffff
#define              DENALI_CTL_753_DATA 0b00000000000011110000000000001111 // AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_7:RW:16:16:=0x000f AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_7:RW:0:16:=0x000f
#define              DENALI_CTL_754_DATA 0b00000000000000000000000000000000 // AXI5_START_ADDR_8:RW:0:21:=0x000000
#define              DENALI_CTL_755_DATA 0b00000011000111111111111111111111 // AXI5_RANGE_PROT_BITS_8:RW:24:2:=0x03 AXI5_END_ADDR_8:RW:0:21:=0x1fffff
#define              DENALI_CTL_756_DATA 0b11111111111111111111111111111111 // AXI5_RANGE_WID_CHECK_BITS_8:RW:16:16:=0xffff AXI5_RANGE_RID_CHECK_BITS_8:RW:0:16:=0xffff
#define              DENALI_CTL_757_DATA 0b00000000000011110000000000001111 // AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_8:RW:16:16:=0x000f AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_8:RW:0:16:=0x000f
#define              DENALI_CTL_758_DATA 0b00000000000000000000000000000000 // AXI5_START_ADDR_9:RW:0:21:=0x000000
#define              DENALI_CTL_759_DATA 0b00000011000111111111111111111111 // AXI5_RANGE_PROT_BITS_9:RW:24:2:=0x03 AXI5_END_ADDR_9:RW:0:21:=0x1fffff
#define              DENALI_CTL_760_DATA 0b11111111111111111111111111111111 // AXI5_RANGE_WID_CHECK_BITS_9:RW:16:16:=0xffff AXI5_RANGE_RID_CHECK_BITS_9:RW:0:16:=0xffff
#define              DENALI_CTL_761_DATA 0b00000000000011110000000000001111 // AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_9:RW:16:16:=0x000f AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_9:RW:0:16:=0x000f
#define              DENALI_CTL_762_DATA 0b00000000000000000000000000000000 // AXI5_START_ADDR_10:RW:0:21:=0x000000
#define              DENALI_CTL_763_DATA 0b00000011000111111111111111111111 // AXI5_RANGE_PROT_BITS_10:RW:24:2:=0x03 AXI5_END_ADDR_10:RW:0:21:=0x1fffff
#define              DENALI_CTL_764_DATA 0b11111111111111111111111111111111 // AXI5_RANGE_WID_CHECK_BITS_10:RW:16:16:=0xffff AXI5_RANGE_RID_CHECK_BITS_10:RW:0:16:=0xffff
#define              DENALI_CTL_765_DATA 0b00000000000011110000000000001111 // AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_10:RW:16:16:=0x000f AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_10:RW:0:16:=0x000f
#define              DENALI_CTL_766_DATA 0b00000000000000000000000000000000 // AXI5_START_ADDR_11:RW:0:21:=0x000000
#define              DENALI_CTL_767_DATA 0b00000011000111111111111111111111 // AXI5_RANGE_PROT_BITS_11:RW:24:2:=0x03 AXI5_END_ADDR_11:RW:0:21:=0x1fffff
#define              DENALI_CTL_768_DATA 0b11111111111111111111111111111111 // AXI5_RANGE_WID_CHECK_BITS_11:RW:16:16:=0xffff AXI5_RANGE_RID_CHECK_BITS_11:RW:0:16:=0xffff
#define              DENALI_CTL_769_DATA 0b00000000000011110000000000001111 // AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_11:RW:16:16:=0x000f AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_11:RW:0:16:=0x000f
#define              DENALI_CTL_770_DATA 0b00000000000000000000000000000000 // AXI5_START_ADDR_12:RW:0:21:=0x000000
#define              DENALI_CTL_771_DATA 0b00000011000111111111111111111111 // AXI5_RANGE_PROT_BITS_12:RW:24:2:=0x03 AXI5_END_ADDR_12:RW:0:21:=0x1fffff
#define              DENALI_CTL_772_DATA 0b11111111111111111111111111111111 // AXI5_RANGE_WID_CHECK_BITS_12:RW:16:16:=0xffff AXI5_RANGE_RID_CHECK_BITS_12:RW:0:16:=0xffff
#define              DENALI_CTL_773_DATA 0b00000000000011110000000000001111 // AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_12:RW:16:16:=0x000f AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_12:RW:0:16:=0x000f
#define              DENALI_CTL_774_DATA 0b00000000000000000000000000000000 // AXI5_START_ADDR_13:RW:0:21:=0x000000
#define              DENALI_CTL_775_DATA 0b00000011000111111111111111111111 // AXI5_RANGE_PROT_BITS_13:RW:24:2:=0x03 AXI5_END_ADDR_13:RW:0:21:=0x1fffff
#define              DENALI_CTL_776_DATA 0b11111111111111111111111111111111 // AXI5_RANGE_WID_CHECK_BITS_13:RW:16:16:=0xffff AXI5_RANGE_RID_CHECK_BITS_13:RW:0:16:=0xffff
#define              DENALI_CTL_777_DATA 0b00000000000011110000000000001111 // AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_13:RW:16:16:=0x000f AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_13:RW:0:16:=0x000f
#define              DENALI_CTL_778_DATA 0b00000000000000000000000000000000 // AXI5_START_ADDR_14:RW:0:21:=0x000000
#define              DENALI_CTL_779_DATA 0b00000011000111111111111111111111 // AXI5_RANGE_PROT_BITS_14:RW:24:2:=0x03 AXI5_END_ADDR_14:RW:0:21:=0x1fffff
#define              DENALI_CTL_780_DATA 0b11111111111111111111111111111111 // AXI5_RANGE_WID_CHECK_BITS_14:RW:16:16:=0xffff AXI5_RANGE_RID_CHECK_BITS_14:RW:0:16:=0xffff
#define              DENALI_CTL_781_DATA 0b00000000000011110000000000001111 // AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_14:RW:16:16:=0x000f AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_14:RW:0:16:=0x000f
#define              DENALI_CTL_782_DATA 0b00000000000000000000000000000000 // AXI5_START_ADDR_15:RW:0:21:=0x000000
#define              DENALI_CTL_783_DATA 0b00000011000111111111111111111111 // AXI5_RANGE_PROT_BITS_15:RW:24:2:=0x03 AXI5_END_ADDR_15:RW:0:21:=0x1fffff
#define              DENALI_CTL_784_DATA 0b11111111111111111111111111111111 // AXI5_RANGE_WID_CHECK_BITS_15:RW:16:16:=0xffff AXI5_RANGE_RID_CHECK_BITS_15:RW:0:16:=0xffff
#define              DENALI_CTL_785_DATA 0b00000000000011110000000000001111 // AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_15:RW:16:16:=0x000f AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_15:RW:0:16:=0x000f
#define              DENALI_CTL_786_DATA 0b00000000000000010001110000000011 // AXI0_CURRENT_BDW:RD:24:7:=0x00 AXI0_BDW_OVFLOW:RW:16:1:=0x01 AXI0_BDW:RW:8:7:=0x1c ARB_CMD_Q_THRESHOLD:RW:0:3:=0x03
#define              DENALI_CTL_787_DATA 0b00011100000000000000000100011100 // AXI2_BDW:RW:24:7:=0x1c AXI1_CURRENT_BDW:RD:16:7:=0x00 AXI1_BDW_OVFLOW:RW:8:1:=0x01 AXI1_BDW:RW:0:7:=0x1c
#define              DENALI_CTL_788_DATA 0b00000001000111000000000000000001 // AXI3_BDW_OVFLOW:RW:24:1:=0x01 AXI3_BDW:RW:16:7:=0x1c AXI2_CURRENT_BDW:RD:8:7:=0x00 AXI2_BDW_OVFLOW:RW:0:1:=0x01
#define              DENALI_CTL_789_DATA 0b00000000000000010001110000000000 // AXI4_CURRENT_BDW:RD:24:7:=0x00 AXI4_BDW_OVFLOW:RW:16:1:=0x01 AXI4_BDW:RW:8:7:=0x1c AXI3_CURRENT_BDW:RD:0:7:=0x00
#define              DENALI_CTL_790_DATA 0b00000000000000000000000100011100 // CKE_STATUS:RD:24:2:=0x00 AXI5_CURRENT_BDW:RD:16:7:=0x00 AXI5_BDW_OVFLOW:RW:8:1:=0x01 AXI5_BDW:RW:0:7:=0x1c
#define              DENALI_CTL_791_DATA 0b00000000000000000000111000000000 // TDFI_PHY_RDLAT_F0:RW_D:8:7:=0x0e MEM_RST_VALID:RD:0:1:=0x00
#define              DENALI_CTL_792_DATA 0b00000000000000000000001011111110 // TDFI_CTRLUPD_MAX_F0:RW:0:21:=0x0002fe
#define              DENALI_CTL_793_DATA 0b00000000000000000000001000000000 // TDFI_PHYUPD_TYPE0_F0:RW:0:32:=0x00000200
#define              DENALI_CTL_794_DATA 0b00000000000000000000001000000000 // TDFI_PHYUPD_TYPE1_F0:RW:0:32:=0x00000200
#define              DENALI_CTL_795_DATA 0b00000000000000000000001000000000 // TDFI_PHYUPD_TYPE2_F0:RW:0:32:=0x00000200
#define              DENALI_CTL_796_DATA 0b00000000000000000000001000000000 // TDFI_PHYUPD_TYPE3_F0:RW:0:32:=0x00000200
#define              DENALI_CTL_797_DATA 0b00000000000000000000010001111101 // TDFI_PHYUPD_RESP_F0:RW:0:23:=0x00047d
#define              DENALI_CTL_798_DATA 0b00000000000000000001110111101100 // TDFI_CTRLUPD_INTERVAL_F0:RW:0:32:=0x00001dec
#define              DENALI_CTL_799_DATA 0b00000101000001010000001000000010 // TDFI_RDDATA_EN_F0:RW:24:7:=0x05 TDFI_RDCSLAT_F0:RW:16:7:=0x05 TDFI_PHY_WRDATA_F0:RW:8:3:=0x02 TDFI_CTRL_DELAY_F0:RW_D:0:4:=0x02
#define              DENALI_CTL_800_DATA 0b00001110001000000000001100000010 // TDFI_PHY_RDLAT_F1:RW_D:24:7:=0x0e TDFI_CTRLMSG_RESP_F0:RW:16:7:=0x20 TDFI_PHY_WRLAT_F0:RW:8:7:=0x03 TDFI_WRCSLAT_F0:RW:0:7:=0x02
#define              DENALI_CTL_801_DATA 0b00000000000000000000001011111110 // TDFI_CTRLUPD_MAX_F1:RW:0:21:=0x0002fe
#define              DENALI_CTL_802_DATA 0b00000000000000000000001000000000 // TDFI_PHYUPD_TYPE0_F1:RW:0:32:=0x00000200
#define              DENALI_CTL_803_DATA 0b00000000000000000000001000000000 // TDFI_PHYUPD_TYPE1_F1:RW:0:32:=0x00000200
#define              DENALI_CTL_804_DATA 0b00000000000000000000001000000000 // TDFI_PHYUPD_TYPE2_F1:RW:0:32:=0x00000200
#define              DENALI_CTL_805_DATA 0b00000000000000000000001000000000 // TDFI_PHYUPD_TYPE3_F1:RW:0:32:=0x00000200
#define              DENALI_CTL_806_DATA 0b00000000000000000000010001111101 // TDFI_PHYUPD_RESP_F1:RW:0:23:=0x00047d
#define              DENALI_CTL_807_DATA 0b00000000000000000001110111101100 // TDFI_CTRLUPD_INTERVAL_F1:RW:0:32:=0x00001dec
#define              DENALI_CTL_808_DATA 0b00000101000001010000001000000010 // TDFI_RDDATA_EN_F1:RW:24:7:=0x05 TDFI_RDCSLAT_F1:RW:16:7:=0x05 TDFI_PHY_WRDATA_F1:RW:8:3:=0x02 TDFI_CTRL_DELAY_F1:RW_D:0:4:=0x02
#define              DENALI_CTL_809_DATA 0b00001110001000000000001100000010 // TDFI_PHY_RDLAT_F2:RW_D:24:7:=0x0e TDFI_CTRLMSG_RESP_F1:RW:16:7:=0x20 TDFI_PHY_WRLAT_F1:RW:8:7:=0x03 TDFI_WRCSLAT_F1:RW:0:7:=0x02
#define              DENALI_CTL_810_DATA 0b00000000000000000000001011111110 // TDFI_CTRLUPD_MAX_F2:RW:0:21:=0x0002fe
#define              DENALI_CTL_811_DATA 0b00000000000000000000001000000000 // TDFI_PHYUPD_TYPE0_F2:RW:0:32:=0x00000200
#define              DENALI_CTL_812_DATA 0b00000000000000000000001000000000 // TDFI_PHYUPD_TYPE1_F2:RW:0:32:=0x00000200
#define              DENALI_CTL_813_DATA 0b00000000000000000000001000000000 // TDFI_PHYUPD_TYPE2_F2:RW:0:32:=0x00000200
#define              DENALI_CTL_814_DATA 0b00000000000000000000001000000000 // TDFI_PHYUPD_TYPE3_F2:RW:0:32:=0x00000200
#define              DENALI_CTL_815_DATA 0b00000000000000000000010001111101 // TDFI_PHYUPD_RESP_F2:RW:0:23:=0x00047d
#define              DENALI_CTL_816_DATA 0b00000000000000000001110111101100 // TDFI_CTRLUPD_INTERVAL_F2:RW:0:32:=0x00001dec
#define              DENALI_CTL_817_DATA 0b00000101000001010000001000000010 // TDFI_RDDATA_EN_F2:RW:24:7:=0x05 TDFI_RDCSLAT_F2:RW:16:7:=0x05 TDFI_PHY_WRDATA_F2:RW:8:3:=0x02 TDFI_CTRL_DELAY_F2:RW_D:0:4:=0x02
#define              DENALI_CTL_818_DATA 0b00000000001000000000001100000010 // TDFI_CTRLMSG_RESP_F2:RW:16:7:=0x20 TDFI_PHY_WRLAT_F2:RW:8:7:=0x03 TDFI_WRCSLAT_F2:RW:0:7:=0x02
#define              DENALI_CTL_819_DATA 0b00000000000000000000000000000000 // UPDATE_ERROR_STATUS:RD:24:7:=0x00 DLL_RST_ADJ_DLY:RW:16:8:=0x00 DLL_RST_DELAY:RW:0:16:=0x0000
#define              DENALI_CTL_820_DATA 0b00000110000000000001010100000000 // TDFI_DRAM_CLK_DISABLE:RW:24:4:=0x06 TDFI_CTRLUPD_MIN:RW:8:16:=0x0015 DRAM_CLK_DISABLE:RW:0:2:=0x00
#define              DENALI_CTL_821_DATA 0b00000001000000010000010100000101 // RESERVED:RW_D:24:1:=0x01 DISABLE_MEMORY_MASKED_WRITE:RW_D:16:1:=0x01 TDFI_WRDATA_DELAY:RW:8:8:=0x05 TDFI_DRAM_CLK_ENABLE:RW:0:4:=0x05
#define              DENALI_CTL_822_DATA 0b00000001000000000000000100000001 // RESERVED:RW_D:24:3:=0x01 RESERVED:RW_D:16:3:=0x00 RESERVED:RW_D:8:3:=0x01 RESERVED:RW_D:0:3:=0x01
#define              DENALI_CTL_823_DATA 0b00000001000000000000000100000001 // RESERVED:RW_D:24:4:=0x01 RESERVED:RW_D:16:4:=0x00 RESERVED:RW_D:8:3:=0x01 RESERVED:RW_D:0:3:=0x01
#define              DENALI_CTL_824_DATA 0b00000001000000000000000100000000 // RESERVED:RW_D:24:4:=0x01 RESERVED:RW_D:16:4:=0x00 RESERVED:RW_D:8:4:=0x01 RESERVED:RW_D:0:4:=0x00
#define              DENALI_CTL_825_DATA 0b00000001000000000000000000000001 // RESERVED:RW_D:24:4:=0x01 RESERVED:RW_D:16:4:=0x00 RESERVED:RW_D:8:4:=0x00 RESERVED:RW_D:0:4:=0x01
#define              DENALI_CTL_826_DATA 0b00000000000000100000000000000010 // RESERVED:RW_D:24:4:=0x00 RESERVED:RW_D:16:4:=0x02 RESERVED:RW_D:8:4:=0x00 RESERVED:RW_D:0:4:=0x02
#define              DENALI_CTL_827_DATA 0b00000000000000100000000100000000 // RESERVED:RW_D:24:4:=0x00 RESERVED:RW_D:16:4:=0x02 RESERVED:RW_D:8:4:=0x01 RESERVED:RW_D:0:4:=0x00
#define              DENALI_CTL_828_DATA 0b00000110000000100000000000000010 // NWR_F0:RW:24:8:=0x06 SRAM_READ_LATENCY:RW_D:16:2:=0x02 RESERVED:RW_D:8:4:=0x00 RESERVED:RW_D:0:4:=0x02
#define              DENALI_CTL_829_DATA 0b00000000000000000000011000000110 // AXI6_RDFIFO_LOG2_DEPTH:RD:24:8:=0x00 AXI6_CMDFIFO_LOG2_DEPTH:RD:16:8:=0x00 NWR_F2:RW:8:8:=0x06 NWR_F1:RW:0:8:=0x06
#define              DENALI_CTL_830_DATA 0b00000000000000000000000000000000 // AXI6_ALL_STROBES_USED_ENABLE:RW:24:1:=0x00 AXI6_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:16:8:=0x00 AXI6_TRANS_WRFIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI6_WR_ARRAY_LOG2_DEPTH:RD:0:8:=0x00
#define              DENALI_CTL_831_DATA 0b00000000000001000000010000000000 // AXI6_ADDRESS_RANGE_ENABLE:RW:24:1:=0x00 AXI6_W_PRIORITY:RW:16:3:=0x04 AXI6_R_PRIORITY:RW:8:3:=0x04 AXI6_FIXED_PORT_PRIORITY_ENABLE:RW:0:1:=0x00
#define              DENALI_CTL_832_DATA 0b00000000000000000000000000000000 // AXI6_START_ADDR_0:RW:0:21:=0x000000
#define              DENALI_CTL_833_DATA 0b00000011000111111111111111111111 // AXI6_RANGE_PROT_BITS_0:RW:24:2:=0x03 AXI6_END_ADDR_0:RW:0:21:=0x1fffff
#define              DENALI_CTL_834_DATA 0b11111111111111111111111111111111 // AXI6_RANGE_WID_CHECK_BITS_0:RW:16:16:=0xffff AXI6_RANGE_RID_CHECK_BITS_0:RW:0:16:=0xffff
#define              DENALI_CTL_835_DATA 0b00000000000011110000000000001111 // AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_0:RW:16:16:=0x000f AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_0:RW:0:16:=0x000f
#define              DENALI_CTL_836_DATA 0b00000000000000000000000000000000 // AXI6_START_ADDR_1:RW:0:21:=0x000000
#define              DENALI_CTL_837_DATA 0b00000011000111111111111111111111 // AXI6_RANGE_PROT_BITS_1:RW:24:2:=0x03 AXI6_END_ADDR_1:RW:0:21:=0x1fffff
#define              DENALI_CTL_838_DATA 0b11111111111111111111111111111111 // AXI6_RANGE_WID_CHECK_BITS_1:RW:16:16:=0xffff AXI6_RANGE_RID_CHECK_BITS_1:RW:0:16:=0xffff
#define              DENALI_CTL_839_DATA 0b00000000000011110000000000001111 // AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_1:RW:16:16:=0x000f AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_1:RW:0:16:=0x000f
#define              DENALI_CTL_840_DATA 0b00000000000000000000000000000000 // AXI6_START_ADDR_2:RW:0:21:=0x000000
#define              DENALI_CTL_841_DATA 0b00000011000111111111111111111111 // AXI6_RANGE_PROT_BITS_2:RW:24:2:=0x03 AXI6_END_ADDR_2:RW:0:21:=0x1fffff
#define              DENALI_CTL_842_DATA 0b11111111111111111111111111111111 // AXI6_RANGE_WID_CHECK_BITS_2:RW:16:16:=0xffff AXI6_RANGE_RID_CHECK_BITS_2:RW:0:16:=0xffff
#define              DENALI_CTL_843_DATA 0b00000000000011110000000000001111 // AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_2:RW:16:16:=0x000f AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_2:RW:0:16:=0x000f
#define              DENALI_CTL_844_DATA 0b00000000000000000000000000000000 // AXI6_START_ADDR_3:RW:0:21:=0x000000
#define              DENALI_CTL_845_DATA 0b00000011000111111111111111111111 // AXI6_RANGE_PROT_BITS_3:RW:24:2:=0x03 AXI6_END_ADDR_3:RW:0:21:=0x1fffff
#define              DENALI_CTL_846_DATA 0b11111111111111111111111111111111 // AXI6_RANGE_WID_CHECK_BITS_3:RW:16:16:=0xffff AXI6_RANGE_RID_CHECK_BITS_3:RW:0:16:=0xffff
#define              DENALI_CTL_847_DATA 0b00000000000011110000000000001111 // AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_3:RW:16:16:=0x000f AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_3:RW:0:16:=0x000f
#define              DENALI_CTL_848_DATA 0b00000000000000000000000000000000 // AXI6_START_ADDR_4:RW:0:21:=0x000000
#define              DENALI_CTL_849_DATA 0b00000011000111111111111111111111 // AXI6_RANGE_PROT_BITS_4:RW:24:2:=0x03 AXI6_END_ADDR_4:RW:0:21:=0x1fffff
#define              DENALI_CTL_850_DATA 0b11111111111111111111111111111111 // AXI6_RANGE_WID_CHECK_BITS_4:RW:16:16:=0xffff AXI6_RANGE_RID_CHECK_BITS_4:RW:0:16:=0xffff
#define              DENALI_CTL_851_DATA 0b00000000000011110000000000001111 // AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_4:RW:16:16:=0x000f AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_4:RW:0:16:=0x000f
#define              DENALI_CTL_852_DATA 0b00000000000000000000000000000000 // AXI6_START_ADDR_5:RW:0:21:=0x000000
#define              DENALI_CTL_853_DATA 0b00000011000111111111111111111111 // AXI6_RANGE_PROT_BITS_5:RW:24:2:=0x03 AXI6_END_ADDR_5:RW:0:21:=0x1fffff
#define              DENALI_CTL_854_DATA 0b11111111111111111111111111111111 // AXI6_RANGE_WID_CHECK_BITS_5:RW:16:16:=0xffff AXI6_RANGE_RID_CHECK_BITS_5:RW:0:16:=0xffff
#define              DENALI_CTL_855_DATA 0b00000000000011110000000000001111 // AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_5:RW:16:16:=0x000f AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_5:RW:0:16:=0x000f
#define              DENALI_CTL_856_DATA 0b00000000000000000000000000000000 // AXI6_START_ADDR_6:RW:0:21:=0x000000
#define              DENALI_CTL_857_DATA 0b00000011000111111111111111111111 // AXI6_RANGE_PROT_BITS_6:RW:24:2:=0x03 AXI6_END_ADDR_6:RW:0:21:=0x1fffff
#define              DENALI_CTL_858_DATA 0b11111111111111111111111111111111 // AXI6_RANGE_WID_CHECK_BITS_6:RW:16:16:=0xffff AXI6_RANGE_RID_CHECK_BITS_6:RW:0:16:=0xffff
#define              DENALI_CTL_859_DATA 0b00000000000011110000000000001111 // AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_6:RW:16:16:=0x000f AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_6:RW:0:16:=0x000f
#define              DENALI_CTL_860_DATA 0b00000000000000000000000000000000 // AXI6_START_ADDR_7:RW:0:21:=0x000000
#define              DENALI_CTL_861_DATA 0b00000011000111111111111111111111 // AXI6_RANGE_PROT_BITS_7:RW:24:2:=0x03 AXI6_END_ADDR_7:RW:0:21:=0x1fffff
#define              DENALI_CTL_862_DATA 0b11111111111111111111111111111111 // AXI6_RANGE_WID_CHECK_BITS_7:RW:16:16:=0xffff AXI6_RANGE_RID_CHECK_BITS_7:RW:0:16:=0xffff
#define              DENALI_CTL_863_DATA 0b00000000000011110000000000001111 // AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_7:RW:16:16:=0x000f AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_7:RW:0:16:=0x000f
#define              DENALI_CTL_864_DATA 0b00000000000000000000000000000000 // AXI6_START_ADDR_8:RW:0:21:=0x000000
#define              DENALI_CTL_865_DATA 0b00000011000111111111111111111111 // AXI6_RANGE_PROT_BITS_8:RW:24:2:=0x03 AXI6_END_ADDR_8:RW:0:21:=0x1fffff
#define              DENALI_CTL_866_DATA 0b11111111111111111111111111111111 // AXI6_RANGE_WID_CHECK_BITS_8:RW:16:16:=0xffff AXI6_RANGE_RID_CHECK_BITS_8:RW:0:16:=0xffff
#define              DENALI_CTL_867_DATA 0b00000000000011110000000000001111 // AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_8:RW:16:16:=0x000f AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_8:RW:0:16:=0x000f
#define              DENALI_CTL_868_DATA 0b00000000000000000000000000000000 // AXI6_START_ADDR_9:RW:0:21:=0x000000
#define              DENALI_CTL_869_DATA 0b00000011000111111111111111111111 // AXI6_RANGE_PROT_BITS_9:RW:24:2:=0x03 AXI6_END_ADDR_9:RW:0:21:=0x1fffff
#define              DENALI_CTL_870_DATA 0b11111111111111111111111111111111 // AXI6_RANGE_WID_CHECK_BITS_9:RW:16:16:=0xffff AXI6_RANGE_RID_CHECK_BITS_9:RW:0:16:=0xffff
#define              DENALI_CTL_871_DATA 0b00000000000011110000000000001111 // AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_9:RW:16:16:=0x000f AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_9:RW:0:16:=0x000f
#define              DENALI_CTL_872_DATA 0b00000000000000000000000000000000 // AXI6_START_ADDR_10:RW:0:21:=0x000000
#define              DENALI_CTL_873_DATA 0b00000011000111111111111111111111 // AXI6_RANGE_PROT_BITS_10:RW:24:2:=0x03 AXI6_END_ADDR_10:RW:0:21:=0x1fffff
#define              DENALI_CTL_874_DATA 0b11111111111111111111111111111111 // AXI6_RANGE_WID_CHECK_BITS_10:RW:16:16:=0xffff AXI6_RANGE_RID_CHECK_BITS_10:RW:0:16:=0xffff
#define              DENALI_CTL_875_DATA 0b00000000000011110000000000001111 // AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_10:RW:16:16:=0x000f AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_10:RW:0:16:=0x000f
#define              DENALI_CTL_876_DATA 0b00000000000000000000000000000000 // AXI6_START_ADDR_11:RW:0:21:=0x000000
#define              DENALI_CTL_877_DATA 0b00000011000111111111111111111111 // AXI6_RANGE_PROT_BITS_11:RW:24:2:=0x03 AXI6_END_ADDR_11:RW:0:21:=0x1fffff
#define              DENALI_CTL_878_DATA 0b11111111111111111111111111111111 // AXI6_RANGE_WID_CHECK_BITS_11:RW:16:16:=0xffff AXI6_RANGE_RID_CHECK_BITS_11:RW:0:16:=0xffff
#define              DENALI_CTL_879_DATA 0b00000000000011110000000000001111 // AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_11:RW:16:16:=0x000f AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_11:RW:0:16:=0x000f
#define              DENALI_CTL_880_DATA 0b00000000000000000000000000000000 // AXI6_START_ADDR_12:RW:0:21:=0x000000
#define              DENALI_CTL_881_DATA 0b00000011000111111111111111111111 // AXI6_RANGE_PROT_BITS_12:RW:24:2:=0x03 AXI6_END_ADDR_12:RW:0:21:=0x1fffff
#define              DENALI_CTL_882_DATA 0b11111111111111111111111111111111 // AXI6_RANGE_WID_CHECK_BITS_12:RW:16:16:=0xffff AXI6_RANGE_RID_CHECK_BITS_12:RW:0:16:=0xffff
#define              DENALI_CTL_883_DATA 0b00000000000011110000000000001111 // AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_12:RW:16:16:=0x000f AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_12:RW:0:16:=0x000f
#define              DENALI_CTL_884_DATA 0b00000000000000000000000000000000 // AXI6_START_ADDR_13:RW:0:21:=0x000000
#define              DENALI_CTL_885_DATA 0b00000011000111111111111111111111 // AXI6_RANGE_PROT_BITS_13:RW:24:2:=0x03 AXI6_END_ADDR_13:RW:0:21:=0x1fffff
#define              DENALI_CTL_886_DATA 0b11111111111111111111111111111111 // AXI6_RANGE_WID_CHECK_BITS_13:RW:16:16:=0xffff AXI6_RANGE_RID_CHECK_BITS_13:RW:0:16:=0xffff
#define              DENALI_CTL_887_DATA 0b00000000000011110000000000001111 // AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_13:RW:16:16:=0x000f AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_13:RW:0:16:=0x000f
#define              DENALI_CTL_888_DATA 0b00000000000000000000000000000000 // AXI6_START_ADDR_14:RW:0:21:=0x000000
#define              DENALI_CTL_889_DATA 0b00000011000111111111111111111111 // AXI6_RANGE_PROT_BITS_14:RW:24:2:=0x03 AXI6_END_ADDR_14:RW:0:21:=0x1fffff
#define              DENALI_CTL_890_DATA 0b11111111111111111111111111111111 // AXI6_RANGE_WID_CHECK_BITS_14:RW:16:16:=0xffff AXI6_RANGE_RID_CHECK_BITS_14:RW:0:16:=0xffff
#define              DENALI_CTL_891_DATA 0b00000000000011110000000000001111 // AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_14:RW:16:16:=0x000f AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_14:RW:0:16:=0x000f
#define              DENALI_CTL_892_DATA 0b00000000000000000000000000000000 // AXI6_START_ADDR_15:RW:0:21:=0x000000
#define              DENALI_CTL_893_DATA 0b00000011000111111111111111111111 // AXI6_RANGE_PROT_BITS_15:RW:24:2:=0x03 AXI6_END_ADDR_15:RW:0:21:=0x1fffff
#define              DENALI_CTL_894_DATA 0b11111111111111111111111111111111 // AXI6_RANGE_WID_CHECK_BITS_15:RW:16:16:=0xffff AXI6_RANGE_RID_CHECK_BITS_15:RW:0:16:=0xffff
#define              DENALI_CTL_895_DATA 0b00000000000011110000000000001111 // AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_15:RW:16:16:=0x000f AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_15:RW:0:16:=0x000f
#define              DENALI_CTL_896_DATA 0b00000000000000000000000100011100 // AXI6_CURRENT_BDW:RD:16:7:=0x00 AXI6_BDW_OVFLOW:RW:8:1:=0x01 AXI6_BDW:RW:0:7:=0x1c
//* ********************************************************
//* The below are used only for simulation phy purposes.
//* Please ignore if using integrated Cadence PHY.
//* SimulationValues {{{
//* ********************************************************
#define SIM_PHY_VALS_DEFINED 1 // Global define for simulation
#define                        SMALL_TREF_ENABLE 0x0 // CTL
#define                                  MR8_VAL 0x18 // CTL
#define                                  MR0_VAL 0x0 // CTL
#define                            ODT_RD_TIMING 0x0 // CTL
#define                                  TAC_MIN 0x0 // CTL
#define                                  TAC_MAX 0x0 // CTL
#define               LPDDR1_PD_CLK_GATE_DISABLE 0x0 // CTL
#define                          LPDDR1_ATTACHED 0x0 // CTL
//* ********************************************************
//* SimulationValues }}}
//* ********************************************************
