#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\Development\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Development\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Development\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Development\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Development\iverilog\lib\ivl\va_math.vpi";
S_00000000010c11e0 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v00000000010a98e0_0 .var "clk", 0 0;
v00000000010b30d0_0 .var "inp", 3 0;
v00000000010b3170_0 .var "inpb", 0 0;
v00000000010b3210_0 .net "out", 31 0, v00000000010a9840_0;  1 drivers
v00000000010b32b0_0 .net "outb", 0 0, v00000000010c1500_0;  1 drivers
E_00000000010c0aa0 .event negedge, v0000000000921a90_0;
S_00000000010c1370 .scope module, "uut" "dram" 2 7, 3 1 0, S_00000000010c11e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "input_valid";
    .port_info 2 /INPUT 4 "rno";
    .port_info 3 /OUTPUT 1 "output_bit";
    .port_info 4 /OUTPUT 32 "y";
v0000000000921a90_0 .net "clk", 0 0, v00000000010a98e0_0;  1 drivers
v0000000000922190_0 .net "input_valid", 0 0, v00000000010b3170_0;  1 drivers
v00000000010c1500_0 .var "output_bit", 0 0;
v00000000010c15a0 .array "regfl", 15 0, 31 0;
v00000000010a9700_0 .net "rno", 3 0, v00000000010b30d0_0;  1 drivers
v00000000010a97a0_0 .var "ropen", 3 0;
v00000000010a9840_0 .var "y", 31 0;
E_00000000010c0720 .event posedge, v0000000000921a90_0;
    .scope S_00000000010c1370;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010c1500_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c15a0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c15a0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c15a0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c15a0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c15a0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c15a0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c15a0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c15a0, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c15a0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c15a0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c15a0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c15a0, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c15a0, 0, 4;
    %pushi/vec4 13, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c15a0, 0, 4;
    %pushi/vec4 14, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c15a0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c15a0, 0, 4;
    %end;
    .thread T_0;
    .scope S_00000000010c1370;
T_1 ;
    %wait E_00000000010c0720;
    %load/vec4 v0000000000922190_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v00000000010a97a0_0;
    %load/vec4 v00000000010a9700_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 6;
    %load/vec4 v00000000010a97a0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000010c15a0, 4;
    %assign/vec4 v00000000010a9840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010c1500_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000000010a97a0_0;
    %cmpi/e 15, 15, 4;
    %jmp/0xz  T_1.4, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010c1500_0, 0;
    %load/vec4 v00000000010a9700_0;
    %assign/vec4 v00000000010a97a0_0, 0;
    %load/vec4 v00000000010a9700_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000010c15a0, 4;
    %assign/vec4 v00000000010a9840_0, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010c1500_0, 10;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010c1500_0, 0;
    %load/vec4 v00000000010a9700_0;
    %assign/vec4 v00000000010a97a0_0, 0;
    %load/vec4 v00000000010a9700_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000010c15a0, 4;
    %assign/vec4 v00000000010a9840_0, 19;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010c1500_0, 20;
T_1.5 ;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000010c11e0;
T_2 ;
    %wait E_00000000010c0aa0;
    %load/vec4 v00000000010b32b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %vpi_call 2 13 "$display", "Input Row: %d, Input Bit: %b, Time: %d, Output: %b \012", v00000000010b30d0_0, v00000000010b3170_0, $time, v00000000010b3210_0 {0 0 0};
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000010c11e0;
T_3 ;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010a98e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010a98e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010a98e0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_00000000010c11e0;
T_4 ;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010b3170_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000010b30d0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010b3170_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010b3170_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010b3170_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v00000000010b30d0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010b3170_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010b3170_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010b3170_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v00000000010b30d0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010b3170_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010b3170_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010b3170_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v00000000010b30d0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010b3170_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010b3170_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010b3170_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000010b30d0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010b3170_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010b3170_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010b3170_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000010b30d0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010b3170_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010b3170_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010b3170_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000000010b30d0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010b3170_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010b3170_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010b3170_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000000010b30d0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010b3170_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010b3170_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010b3170_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000000010b30d0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010b3170_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010b3170_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010b3170_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000000010b30d0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010b3170_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010b3170_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010b3170_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000000010b30d0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010b3170_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010b3170_0, 0;
    %end;
    .thread T_4;
    .scope S_00000000010c11e0;
T_5 ;
    %delay 300, 0;
    %vpi_call 2 98 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "A3Q1_read_top.v";
    "A3Q1_read.v";
