3bc3.3bd8    .H..    [0000:fff00c11]   MCHBAR: [0000121c] => 8101
3bc3.3bd9    .H..    [0000:fff00c11]   MCHBAR: [0000121c] <= 8281	C0DRT3 slowly grows every 4:


    1000 0010 1000 0001 = 0x8281
    1000 0011 0000 0001 = 0x8301
    1000 0011 1000 0001 = 0x8381
    1000 0100 0000 0001 = 0x8401
    1000 0100 1000 0001 = 0x8481
    1000 0101 0000 0001 = 0x8501
    1000 0101 1000 0001 = 0x8581
    1000 0110 0000 0001 = 0x8601
    1000 0110 1000 0001 = 0x8681
    1000 0111 0000 0001 = 0x8701
    1000 0111 1000 0001 = 0x8781
                    xxx 0:2 write latency tWL = 4 clocks
          xxx x 7:10 "2 initial, reserved"
xxxxxxx tRFC...


3bc3.3bda    .H..    [0000:fff00c11]   MCHBAR: [0000121c] => 00838281


3bc3.3bdb    .H..    [0000:fff00c11]   MCHBAR: [000014b0] => 00
3bc3.3bdc    .H..    [0000:fff00c11]   MCHBAR: [000014b0] <= 00		gm45/raminit.c:           const unsigned int base = 0x14b0 + (ch * 0x0100);
									gm45/raminit_read_write_training.c:#define CxRDTy_MCHBAR(ch, bl)
													(0x14b0 + (ch * 0x0100) + ((7 - bl) * 4))
									0 4 8 c periodic
3bc3.3bdd    .H..    [0000:fff00c11]   MCHBAR: [000014b0] => 00000000

====

3bc3.3be5    .H..    [0000:fff00b1f]   MCHBAR: [000014f0] => 0300	300 100		#1
3bc3.3be6    .H..    [0000:fff00b1f]   MCHBAR: [000014f0] <= 0100
3bc3.3be7    .H..    [0000:fff00b1f]   MCHBAR: [000014f0] => 0100
3bc3.3be8    .H..    [0000:fff00b1f]   MCHBAR: [000014f0] <= 0300

3bc3.3be9    .H..    [0000:fff00b1f]   MCHBAR: [000015f0] => 0300	300 100
3bc3.3bea    .H..    [0000:fff00b1f]   MCHBAR: [000015f0] <= 0100
3bc3.3beb    .H..    [0000:fff00b1f]   MCHBAR: [000015f0] => 0100
3bc3.3bec    .H..    [0000:fff00b1f]   MCHBAR: [000015f0] <= 0300

3bef.3bf0    RH.U    [0000:fff00b1f]   IO:  inb 0061 => 3c
3bf1.3bf2    .H..    [0000:fff00b1f]   MCHBAR: [000014ac] => c0002121	constant c0002121	just a read out

====

3bf1.3bf8    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] => 0300	300 100
3bf1.3bf9    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] <= 0100
3bf1.3bfa    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] => 0100
3bf1.3bfb    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] <= 0300

3bf1.3bfc    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] => 0300	300 100		#2
3bf1.3bfd    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] <= 0100
3bf1.3bfe    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] => 0100
3bf1.3bff    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] <= 0300

3c02.3c03    RH.U    [0000:fff00b2a]   IO:  inb 0061 => 2c
3c04.3c05    .H..    [0000:fff00b2a]   MCHBAR: [000014ac] => c0002121

====

3c04.3c06    .H..    [0000:fff00b70]   MCHBAR: [000014f0] => 0300
3c04.3c07    .H..    [0000:fff00b70]   MCHBAR: [000014f0] <= 0100
3c04.3c08    .H..    [0000:fff00b70]   MCHBAR: [000014f0] => 0100
3c04.3c09    .H..    [0000:fff00b70]   MCHBAR: [000014f0] <= 0300

3c04.3c0a    .H..    [0000:fff00b70]   MCHBAR: [000015f0] => 0300
3c04.3c0b    .H..    [0000:fff00b70]   MCHBAR: [000015f0] <= 0100
3c04.3c0c    .H..    [0000:fff00b70]   MCHBAR: [000015f0] => 0100
3c04.3c0d    .H..    [0000:fff00b70]   MCHBAR: [000015f0] <= 0300
3c0e.3c0f    RH.U    [0000:fff00b70]   IO:  inb 0061 => 3c
3c10.3c11    .H..    [0000:fff00b70]   MCHBAR: [000014ac] => c0002121
