
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  68571                       # Simulator instruction rate (inst/s)
host_mem_usage                              134383456                       # Number of bytes of host memory used
host_op_rate                                    79927                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 91180.01                       # Real time elapsed on the host
host_tick_rate                               22249347                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6252327709                       # Number of instructions simulated
sim_ops                                    7287745448                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.028696                       # Number of seconds simulated
sim_ticks                                2028695790270                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   411                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12992132                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      25984262                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     36.486107                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       276994521                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    759178057                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1360676                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    666132810                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     27577421                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     27578481                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1060                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       811170208                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        40855069                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        1232007714                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1112162673                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1360161                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          793237002                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     303522915                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     60597731                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     82869368                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   4252327708                       # Number of instructions committed
system.switch_cpus.commit.committedOps     4960579353                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   4853965184                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.021964                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.207999                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3446188707     71.00%     71.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    566779801     11.68%     82.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    203011733      4.18%     86.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     95819412      1.97%     88.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     72049025      1.48%     90.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     60076846      1.24%     91.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     62063015      1.28%     92.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     44453730      0.92%     93.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    303522915      6.25%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   4853965184                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     40621770                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        4546197490                       # Number of committed integer instructions.
system.switch_cpus.commit.loads            1040041192                       # Number of loads committed
system.switch_cpus.commit.membars            74062436                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2897674414     58.41%     58.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    115366848      2.33%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   1040041192     20.97%     81.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    907496899     18.29%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   4960579353                       # Class of committed instruction
system.switch_cpus.commit.refs             1947538091                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         225984144                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          4252327708                       # Number of Instructions Simulated
system.switch_cpus.committedOps            4960579353                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.144074                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.144074                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    3975073868                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           520                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    273513902                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     5063676391                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        194201804                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         510333032                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1438088                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           475                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     183930276                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           811170208                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         538962777                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            4323405369                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         35190                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             4366001673                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         2877206                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.166737                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    540133045                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    345427011                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.897435                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   4864977070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.048695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.422967                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3905942532     80.29%     80.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        129030245      2.65%     82.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         65534423      1.35%     84.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         95850599      1.97%     86.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        109500517      2.25%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         57171305      1.18%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         64957660      1.34%     91.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         55297124      1.14%     92.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        381692665      7.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4864977070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     844                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1781586                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        799060308                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.053854                       # Inst execution rate
system.switch_cpus.iew.exec_refs           2081008819                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          916072446                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       230024263                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts    1060827860                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     60809377                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        12843                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    927096288                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   5043008282                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts    1164936373                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1072017                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    5126974854                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        4899202                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     563004508                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1438088                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     568236926                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           45                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     93730168                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2957                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       136864                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads    111709498                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     20786663                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     19599382                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       136864                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       187403                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1594183                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        4525042734                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            5013794534                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.594654                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2690836600                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.030589                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             5014236912                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       6113098914                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      3503627330                       # number of integer regfile writes
system.switch_cpus.ipc                       0.874069                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.874069                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2930863667     57.15%     57.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    115444930      2.25%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1165277062     22.72%     82.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    916461214     17.87%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     5128046876                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt           116520809                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.022722                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         5027779      4.31%      4.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         190699      0.16%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       56397107     48.40%     52.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      54905224     47.12%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     4902757458                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  14567869797                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   4783309851                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   4866485304                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         4982198904                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        5128046876                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     60809378                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     82428902                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        57445                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       211647                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     71653444                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   4864977070                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.054074                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.878262                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   3193998401     65.65%     65.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    523559737     10.76%     76.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    297277653      6.11%     82.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    218157707      4.48%     87.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    229764413      4.72%     91.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    155504909      3.20%     94.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    130619007      2.68%     97.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     53599471      1.10%     98.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     62495772      1.28%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4864977070                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.054074                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      341810227                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    669779274                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    230484683                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    259088688                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     87339899                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores    110171177                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads   1060827860                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    927096288                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      6809668855                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      242389280                       # number of misc regfile writes
system.switch_cpus.numCycles               4864977914                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles      1688550177                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    4759206299                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       44538404                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        276304233                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      263254449                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents       2864882                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    7970720201                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     5049439076                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   4842179664                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         605953232                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      114295658                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1438088                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     548098666                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         82973336                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   6041764145                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1744632660                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     74487770                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts        1056646789                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     60809382                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    161522248                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           9593885647                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         10097922270                       # The number of ROB writes
system.switch_cpus.timesIdled                       9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        153443530                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        77045726                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     12992132                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     12992128                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     25984264                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       12992130                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           12991309                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4978899                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8013232                       # Transaction distribution
system.membus.trans_dist::ReadExReq               822                       # Transaction distribution
system.membus.trans_dist::ReadExResp              822                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12991309                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     19685332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     19291061                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     38976393                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               38976393                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port   1160713216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port   1139578624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   2300291840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2300291840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12992131                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12992131    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12992131                       # Request fanout histogram
system.membus.reqLayer0.occupancy         39406026586                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         38814498741                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy       121830525889                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          12991310                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9957797                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           32                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21005364                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              822                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             822                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            32                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12991278                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           96                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     38976300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              38976396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2300287744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2300295936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        17971061                       # Total snoops (count)
system.tol2bus.snoopTraffic                 637299072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         30963193                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.419599                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.493494                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17971061     58.04%     58.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1               12992130     41.96%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           30963193                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        19140293328                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       27088528500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             66720                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    839905152                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         839907200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    320806016                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      320806016                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      6561759                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            6561775                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      2506297                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           2506297                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         1010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    414012370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            414013379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         1010                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            1010                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     158134116                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           158134116                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     158134116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         1010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    414012370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           572147496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   5012594.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples  13123518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000118738222                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       289092                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       289092                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           22362912                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           4731681                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    6561775                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   2506297                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 13123550                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 5012594                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          2210016                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1          1329806                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           474590                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           775850                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4          1144038                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           815328                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           477136                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           618064                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           591750                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           303276                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          290122                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          223546                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          473400                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          514492                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14         1225238                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15         1656898                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           841600                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           854748                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            78900                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           341875                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           841582                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           420800                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              822                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           80544                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          710100                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          841600                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.31                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.82                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                241893736532                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               65617750000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           487960299032                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    18432.04                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               37182.04                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 9635896                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                4534632                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                73.42                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               90.46                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             13123550                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             5012594                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                5539808                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                5540420                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                1021908                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                1021313                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     59                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     42                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                165706                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                177511                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                275558                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                285135                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                287932                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                289184                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                289151                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                289153                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                291172                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                292201                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                292326                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                296602                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                301242                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                296680                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                289973                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                290186                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                290558                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                289613                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                 22671                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    24                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      3965586                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   292.695921                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   217.871660                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   269.201572                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        34312      0.87%      0.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      2169344     54.70%     55.57% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       746507     18.82%     74.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       364322      9.19%     83.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       133647      3.37%     86.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        77529      1.96%     88.91% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        67092      1.69%     90.60% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        61589      1.55%     92.15% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       311244      7.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      3965586                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       289092                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     45.395625                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    43.932301                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    11.522193                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19          175      0.06%      0.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         7616      2.63%      2.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         7009      2.42%      5.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         5408      1.87%      6.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        17993      6.22%     13.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        60137     20.80%     34.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43        42640     14.75%     48.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47        45176     15.63%     64.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51        19704      6.82%     71.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55        23875      8.26%     79.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         9574      3.31%     82.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63        17571      6.08%     88.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67        21972      7.60%     96.46% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71         9002      3.11%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75           76      0.03%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79         1154      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83            9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::116-119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       289092                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       289092                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.339017                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.300909                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.152245                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16          109571     37.90%     37.90% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            7918      2.74%     40.64% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          149029     51.55%     92.19% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            9743      3.37%     95.56% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20           12262      4.24%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21             568      0.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       289092                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             839907200                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              320804544                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              839907200                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           320806016                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      414.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      158.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   414.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   158.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.47                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    3.23                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2028695437773                       # Total gap between requests
system.mem_ctrls0.avgGap                    223718.50                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    839905152                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    320804544                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 1009.515576373050                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 414012369.931628167629                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 158133390.692994922400                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data     13123518                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      5012594                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1402750                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 487958896282                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 48995539562349                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     43835.94                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     37182.02                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   9774487.93                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   78.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         11708471880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          6223192800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        37690075080                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        8524604520                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    160143222720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    751738019670                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    145975812960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1122003399630                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       553.066362                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 372331360117                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  67742480000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1588621950153                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         16605862140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          8826206070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        56012071920                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       17641016100                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    160143222720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    829127410440                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     80806619520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1169162408910                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       576.312336                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 202642930152                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  67742480000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1758310380118                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    823083648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         823085568                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    316493056                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      316493056                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      6430341                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            6430356                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      2472602                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           2472602                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst          946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    405720588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            405721534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst          946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total             946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     156008140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           156008140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     156008140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst          946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    405720588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           561729674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   4945204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples  12860682.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000121198928                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       284532                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       284532                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           21998058                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           4665947                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    6430356                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   2472602                       # Number of write requests accepted
system.mem_ctrls1.readBursts                 12860712                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 4945204                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          2117958                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1          1251720                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           355048                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           999400                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4          1104634                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           762704                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           294594                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           368204                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           421622                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           315600                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          605416                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          473396                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          512848                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          460250                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14         1173570                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         1643748                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           841600                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           842422                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            65750                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           355029                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           841576                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           407650                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           39450                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          710100                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          841600                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.21                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.69                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                231808604886                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               64303560000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           472946954886                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    18024.55                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               36774.55                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 9558256                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                4476908                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                74.32                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               90.53                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6             12860712                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             4945204                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                5561172                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                5561268                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 869168                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 869074                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     16                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     14                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                173000                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                188283                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                271044                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                281770                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                284539                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                284553                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                284730                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                285070                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                285928                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                286316                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                286074                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                286176                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                286250                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                286570                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                287277                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                288984                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                287728                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                284862                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                 26024                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      3770718                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   302.217176                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   224.186611                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   275.025230                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        16256      0.43%      0.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      2032109     53.89%     54.32% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       682996     18.11%     72.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       389240     10.32%     82.76% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639       105402      2.80%     85.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767       105379      2.79%     88.35% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        65163      1.73%     90.08% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        59150      1.57%     91.65% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       315023      8.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      3770718                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       284532                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     45.199422                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    43.975498                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    10.804614                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23            4      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31        15546      5.46%      5.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39        79278     27.86%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47        84287     29.62%     62.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55        51575     18.13%     81.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63        31132     10.94%     92.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71        19559      6.87%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         3106      1.09%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87           44      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       284532                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       284532                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.380038                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.347068                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.069242                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           93370     32.82%     32.82% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17           14768      5.19%     38.01% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          160017     56.24%     94.24% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            9564      3.36%     97.61% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            4894      1.72%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21            1919      0.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       284532                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             823085568                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              316491328                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              823085568                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           316493056                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      405.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      156.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   405.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   156.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.39                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    3.17                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.22                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2028693910719                       # Total gap between requests
system.mem_ctrls1.avgGap                    227867.40                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    823083648                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    316491328                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 946.420852849735                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 405720587.555641055107                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 156007287.794429749250                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data     12860682                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      4945204                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1158076                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 472945796810                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 47892678719918                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     38602.53                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     36774.55                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   9684672.00                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   78.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         12039346620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          6399053100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        40030053000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        8305803000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    160143222720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    778925356410                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    123081979200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1128924814050                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       556.478117                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 312942455059                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  67742480000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1648010855211                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         14883629880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          7910821710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        51795430680                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       17508020940                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    160143222720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    823089847320                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     85890882720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1161221855970                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       572.398218                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 216057561275                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  67742480000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1744895748995                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data     12992100                       # number of demand (read+write) misses
system.l2.demand_misses::total               12992131                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           31                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data     12992100                       # number of overall misses
system.l2.overall_misses::total              12992131                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2922336                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 1145944888509                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1145947810845                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2922336                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 1145944888509                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1145947810845                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     12992100                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             12992132                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     12992100                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            12992132                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.968750                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            1.000000                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.968750                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           1.000000                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 94268.903226                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 88203.207219                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88203.221692                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 94268.903226                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 88203.207219                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88203.221692                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             4978899                       # number of writebacks
system.l2.writebacks::total                   4978899                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data     12992100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          12992131                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data     12992100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12992131                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2657535                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 1034950677421                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1034953334956                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2657535                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 1034950677421                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1034953334956                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.968750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       1.000000                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.968750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.000000                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 85726.935484                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 79659.999340                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79660.013816                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 85726.935484                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 79659.999340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79660.013816                       # average overall mshr miss latency
system.l2.replacements                       17971061                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4978898                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4978898                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4978898                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4978898                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           32                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               32                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           32                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           32                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      8013200                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       8013200                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          822                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 822                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     72182700                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      72182700                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          822                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               822                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 87813.503650                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87813.503650                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          822                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            822                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     65148495                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     65148495                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 79256.076642                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79256.076642                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2922336                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2922336                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           32                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             32                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.968750                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.968750                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 94268.903226                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94268.903226                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           31                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           31                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2657535                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2657535                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.968750                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.968750                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 85726.935484                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85726.935484                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data     12991278                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        12991278                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 1145872705809                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1145872705809                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     12991278                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12991278                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88203.231877                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88203.231877                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data     12991278                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     12991278                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 1034885528926                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1034885528926                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 79660.024897                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79660.024897                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    17971126                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  17971125                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000000                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.899218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000072                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    46.100608                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.279675                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.720322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 433719253                       # Number of tag accesses
system.l2.tags.data_accesses                433719253                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    971304209730                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2028695790270                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099788                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    538962730                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2541062518                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099788                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    538962730                       # number of overall hits
system.cpu.icache.overall_hits::total      2541062518                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          809                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           46                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            855                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          809                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           46                       # number of overall misses
system.cpu.icache.overall_misses::total           855                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4074090                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4074090                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4074090                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4074090                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100597                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    538962776                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2541063373                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100597                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    538962776                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2541063373                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 88567.173913                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4765.017544                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 88567.173913                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4765.017544                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          175                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           35                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          217                       # number of writebacks
system.cpu.icache.writebacks::total               217                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           32                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           32                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2972376                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2972376                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2972376                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2972376                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 92886.750000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92886.750000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 92886.750000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92886.750000                       # average overall mshr miss latency
system.cpu.icache.replacements                    217                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099788                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    538962730                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2541062518                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          809                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           46                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           855                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4074090                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4074090                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100597                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    538962776                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2541063373                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 88567.173913                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4765.017544                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           32                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2972376                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2972376                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 92886.750000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92886.750000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.869142                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2541063359                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               841                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3021478.429251                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   602.255594                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    21.613548                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.965153                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.034637                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999790                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       99101472388                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      99101472388                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    820134246                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1733174796                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2553309042                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    820134246                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1733174796                       # number of overall hits
system.cpu.dcache.overall_hits::total      2553309042                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9042063                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     27687367                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       36729430                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9042063                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     27687367                       # number of overall misses
system.cpu.dcache.overall_misses::total      36729430                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1864540276119                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1864540276119                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1864540276119                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1864540276119                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    829176309                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1760862163                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2590038472                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    829176309                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1760862163                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2590038472                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010905                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.015724                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014181                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010905                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.015724                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014181                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67342.635944                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50764.203967                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67342.635944                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50764.203967                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       179805                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           45                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1426                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   126.090463                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           45                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10890187                       # number of writebacks
system.cpu.dcache.writebacks::total          10890187                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     14696089                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     14696089                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     14696089                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     14696089                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     12991278                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     12991278                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     12991278                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     12991278                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 1162250734842                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1162250734842                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 1162250734842                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1162250734842                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007378                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005016                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007378                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005016                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 89463.926093                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89463.926093                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 89463.926093                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89463.926093                       # average overall mshr miss latency
system.cpu.dcache.replacements               22035743                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    429245371                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    886278505                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1315523876                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5069039                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     27684079                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      32753118                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1864227684996                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1864227684996                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    434314410                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    913962584                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1348276994                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011671                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.030290                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024293                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 67339.342768                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56917.563848                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     14693623                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     14693623                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     12990456                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     12990456                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 1162177523820                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1162177523820                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.014213                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009635                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 89463.951367                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89463.951367                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    390888875                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    846896291                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     1237785166                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3973024                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         3288                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3976312                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    312591123                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    312591123                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    394861899                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    846899579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   1241761478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010062                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003202                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 95070.292883                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    78.613329                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         2466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          822                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          822                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     73211022                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     73211022                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 89064.503650                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89064.503650                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     24185966                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     60596926                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     84782892                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1836                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          822                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2658                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     71882460                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     71882460                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     24187802                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     60597748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     84785550                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000076                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000031                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 87448.248175                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 27043.814898                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          822                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          822                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     71196912                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     71196912                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000014                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 86614.248175                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 86614.248175                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     24187802                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     60597320                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     84785122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     24187802                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     60597320                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     84785122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999547                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2744913055                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          22035999                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            124.564947                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   119.401927                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   136.597620                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.466414                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.533584                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       88329528607                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      88329528607                       # Number of data accesses

---------- End Simulation Statistics   ----------
