#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Sep 19 21:51:15 2021
# Process ID: 9594
# Current directory: /home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Unexpected end of message
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file /home/mconsonni/Desktop/DESD/Repository/IPs/ip_repo/axi4-stream-rs232/~BROMIUM/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Unexpected end of message
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file /home/mconsonni/Desktop/DESD/Repository/IPs/ip_repo/pmod_i2s2/~BROMIUM/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Unexpected end of message
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file /home/mconsonni/Desktop/DESD/Repository/IPs/ip_repo/pmod_jstk2/~BROMIUM/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mconsonni/Desktop/DESD/Repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx_Vitis/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9712
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2511.156 ; gain = 0.000 ; free physical = 6225 ; free virtual = 12881
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:26]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.gen/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:39]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.gen/sources_1/bd/design_1/synth/design_1.vhd:30]
INFO: [Synth 8-3491] module 'design_1_AXI4Stream_UART_0_0' declared at '/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.runs/synth_1/.Xil/Vivado-9594-mconsonni-HP-ProBook-440-G7/realtime/design_1_AXI4Stream_UART_0_0_stub.vhdl:5' bound to instance 'AXI4Stream_UART_0' of component 'design_1_AXI4Stream_UART_0_0' [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.gen/sources_1/bd/design_1/synth/design_1.vhd:134]
INFO: [Synth 8-638] synthesizing module 'design_1_AXI4Stream_UART_0_0' [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.runs/synth_1/.Xil/Vivado-9594-mconsonni-HP-ProBook-440-G7/realtime/design_1_AXI4Stream_UART_0_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at '/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.runs/synth_1/.Xil/Vivado-9594-mconsonni-HP-ProBook-440-G7/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.gen/sources_1/bd/design_1/synth/design_1.vhd:151]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.runs/synth_1/.Xil/Vivado-9594-mconsonni-HP-ProBook-440-G7/realtime/design_1_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_data_out_0_0' declared at '/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.runs/synth_1/.Xil/Vivado-9594-mconsonni-HP-ProBook-440-G7/realtime/design_1_data_out_0_0_stub.vhdl:5' bound to instance 'data_out_0' of component 'design_1_data_out_0_0' [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.gen/sources_1/bd/design_1/synth/design_1.vhd:158]
INFO: [Synth 8-638] synthesizing module 'design_1_data_out_0_0' [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.runs/synth_1/.Xil/Vivado-9594-mconsonni-HP-ProBook-440-G7/realtime/design_1_data_out_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_1_data_sampler_0_0' declared at '/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.runs/synth_1/.Xil/Vivado-9594-mconsonni-HP-ProBook-440-G7/realtime/design_1_data_sampler_0_0_stub.vhdl:5' bound to instance 'data_sampler_0' of component 'design_1_data_sampler_0_0' [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.gen/sources_1/bd/design_1/synth/design_1.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_data_sampler_0_0' [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.runs/synth_1/.Xil/Vivado-9594-mconsonni-HP-ProBook-440-G7/realtime/design_1_data_sampler_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'design_1_debouncer_0_0' declared at '/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.runs/synth_1/.Xil/Vivado-9594-mconsonni-HP-ProBook-440-G7/realtime/design_1_debouncer_0_0_stub.vhdl:5' bound to instance 'debouncer_0' of component 'design_1_debouncer_0_0' [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.gen/sources_1/bd/design_1/synth/design_1.vhd:177]
INFO: [Synth 8-638] synthesizing module 'design_1_debouncer_0_0' [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.runs/synth_1/.Xil/Vivado-9594-mconsonni-HP-ProBook-440-G7/realtime/design_1_debouncer_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_edge_detector_0_0' declared at '/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.runs/synth_1/.Xil/Vivado-9594-mconsonni-HP-ProBook-440-G7/realtime/design_1_edge_detector_0_0_stub.vhdl:5' bound to instance 'edge_detector_0' of component 'design_1_edge_detector_0_0' [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.gen/sources_1/bd/design_1/synth/design_1.vhd:184]
INFO: [Synth 8-638] synthesizing module 'design_1_edge_detector_0_0' [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.runs/synth_1/.Xil/Vivado-9594-mconsonni-HP-ProBook-440-G7/realtime/design_1_edge_detector_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_0_0' declared at '/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.runs/synth_1/.Xil/Vivado-9594-mconsonni-HP-ProBook-440-G7/realtime/design_1_util_vector_logic_0_0_stub.vhdl:5' bound to instance 'util_vector_logic_0' of component 'design_1_util_vector_logic_0_0' [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.gen/sources_1/bd/design_1/synth/design_1.vhd:191]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_0' [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.runs/synth_1/.Xil/Vivado-9594-mconsonni-HP-ProBook-440-G7/realtime/design_1_util_vector_logic_0_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.gen/sources_1/bd/design_1/synth/design_1.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2511.156 ; gain = 0.000 ; free physical = 6239 ; free virtual = 12895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2511.156 ; gain = 0.000 ; free physical = 6955 ; free virtual = 13611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2511.156 ; gain = 0.000 ; free physical = 6955 ; free virtual = 13611
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2511.156 ; gain = 0.000 ; free physical = 6948 ; free virtual = 13605
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.gen/sources_1/bd/design_1/ip/design_1_data_sampler_0_0/design_1_data_sampler_0_0/design_1_data_sampler_0_0_in_context.xdc] for cell 'design_1_i/data_sampler_0'
Finished Parsing XDC File [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.gen/sources_1/bd/design_1/ip/design_1_data_sampler_0_0/design_1_data_sampler_0_0/design_1_data_sampler_0_0_in_context.xdc] for cell 'design_1_i/data_sampler_0'
Parsing XDC File [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.gen/sources_1/bd/design_1/ip/design_1_debouncer_0_0/design_1_debouncer_0_0/design_1_debouncer_0_0_in_context.xdc] for cell 'design_1_i/debouncer_0'
Finished Parsing XDC File [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.gen/sources_1/bd/design_1/ip/design_1_debouncer_0_0/design_1_debouncer_0_0/design_1_debouncer_0_0_in_context.xdc] for cell 'design_1_i/debouncer_0'
Parsing XDC File [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.gen/sources_1/bd/design_1/ip/design_1_edge_detector_0_0/design_1_edge_detector_0_0/design_1_edge_detector_0_0_in_context.xdc] for cell 'design_1_i/edge_detector_0'
Finished Parsing XDC File [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.gen/sources_1/bd/design_1/ip/design_1_edge_detector_0_0/design_1_edge_detector_0_0/design_1_edge_detector_0_0_in_context.xdc] for cell 'design_1_i/edge_detector_0'
Parsing XDC File [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_UART_0_0/design_1_AXI4Stream_UART_0_0/design_1_AXI4Stream_UART_0_0_in_context.xdc] for cell 'design_1_i/AXI4Stream_UART_0'
Finished Parsing XDC File [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_UART_0_0/design_1_AXI4Stream_UART_0_0/design_1_AXI4Stream_UART_0_0_in_context.xdc] for cell 'design_1_i/AXI4Stream_UART_0'
Parsing XDC File [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_0'
Finished Parsing XDC File [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_0'
Parsing XDC File [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.gen/sources_1/bd/design_1/ip/design_1_data_out_0_0/design_1_data_out_0_0/design_1_data_out_0_0_in_context.xdc] for cell 'design_1_i/data_out_0'
Finished Parsing XDC File [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.gen/sources_1/bd/design_1/ip/design_1_data_out_0_0/design_1_data_out_0_0/design_1_data_out_0_0_in_context.xdc] for cell 'design_1_i/data_out_0'
Parsing XDC File [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.srcs/constrs_1/new/pins.xdc]
Finished Parsing XDC File [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.srcs/constrs_1/new/pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.srcs/constrs_1/new/pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2511.156 ; gain = 0.000 ; free physical = 6889 ; free virtual = 13546
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2511.156 ; gain = 0.000 ; free physical = 6889 ; free virtual = 13546
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2511.156 ; gain = 0.000 ; free physical = 6955 ; free virtual = 13612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2511.156 ; gain = 0.000 ; free physical = 6955 ; free virtual = 13612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/data_sampler_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/debouncer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/edge_detector_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/AXI4Stream_UART_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/util_vector_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/data_out_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2511.156 ; gain = 0.000 ; free physical = 6955 ; free virtual = 13612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2511.156 ; gain = 0.000 ; free physical = 6953 ; free virtual = 13611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2511.156 ; gain = 0.000 ; free physical = 6950 ; free virtual = 13611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2511.156 ; gain = 0.000 ; free physical = 6830 ; free virtual = 13491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2511.156 ; gain = 0.000 ; free physical = 6830 ; free virtual = 13491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2511.156 ; gain = 0.000 ; free physical = 6829 ; free virtual = 13490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2511.156 ; gain = 0.000 ; free physical = 6828 ; free virtual = 13489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2511.156 ; gain = 0.000 ; free physical = 6828 ; free virtual = 13489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2511.156 ; gain = 0.000 ; free physical = 6828 ; free virtual = 13489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2511.156 ; gain = 0.000 ; free physical = 6828 ; free virtual = 13489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2511.156 ; gain = 0.000 ; free physical = 6828 ; free virtual = 13489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2511.156 ; gain = 0.000 ; free physical = 6828 ; free virtual = 13489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |design_1_AXI4Stream_UART_0_0   |         1|
|2     |design_1_clk_wiz_0_0           |         1|
|3     |design_1_data_out_0_0          |         1|
|4     |design_1_data_sampler_0_0      |         1|
|5     |design_1_debouncer_0_0         |         1|
|6     |design_1_edge_detector_0_0     |         1|
|7     |design_1_util_vector_logic_0_0 |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |design_1_AXI4Stream_UART_0_0_bbox   |     1|
|2     |design_1_clk_wiz_0_0_bbox           |     1|
|3     |design_1_data_out_0_0_bbox          |     1|
|4     |design_1_data_sampler_0_0_bbox      |     1|
|5     |design_1_debouncer_0_0_bbox         |     1|
|6     |design_1_edge_detector_0_0_bbox     |     1|
|7     |design_1_util_vector_logic_0_0_bbox |     1|
|8     |IBUF                                |    11|
|9     |OBUF                                |     9|
+------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2511.156 ; gain = 0.000 ; free physical = 6828 ; free virtual = 13489
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2511.156 ; gain = 0.000 ; free physical = 6883 ; free virtual = 13544
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2511.156 ; gain = 0.000 ; free physical = 6883 ; free virtual = 13544
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2511.156 ; gain = 0.000 ; free physical = 6966 ; free virtual = 13627
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2511.156 ; gain = 0.000 ; free physical = 6913 ; free virtual = 13574
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2511.156 ; gain = 0.000 ; free physical = 7050 ; free virtual = 13711
INFO: [Common 17-1381] The checkpoint '/home/mconsonni/Desktop/DESD/Projects/serial_manager/serial_manager.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep 19 21:51:51 2021...
