// Copyright 2025 the Fearless_SIMD Authors
// SPDX-License-Identifier: Apache-2.0 OR MIT

use proc_macro2::{Ident, Span, TokenStream};
use quote::{format_ident, quote};

use crate::generic::{generic_op_name, scalar_binary};
use crate::ops::{Op, Quantifier, valid_reinterpret};
use crate::{
    arch::wasm::{self, simple_intrinsic},
    generic::{generic_combine, generic_op, generic_split},
    ops::{OpSig, ops_for_type},
    types::{SIMD_TYPES, ScalarType, VecType, type_imports},
};

#[derive(Clone, Copy)]
pub(crate) enum Level {
    WasmSimd128,
}

impl Level {
    fn name(self) -> &'static str {
        match self {
            Self::WasmSimd128 => "WasmSimd128",
        }
    }

    fn token(self) -> TokenStream {
        let ident = Ident::new(self.name(), Span::call_site());
        quote! { #ident }
    }
}

fn mk_simd_impl(level: Level) -> TokenStream {
    let level_tok = level.token();
    let mut methods = vec![];

    for vec_ty in SIMD_TYPES {
        let ty_name = vec_ty.rust_name();

        for Op { method, sig, .. } in ops_for_type(vec_ty) {
            let b1 = vec_ty.n_bits() > 128 && !matches!(method, "split" | "narrow")
                || vec_ty.n_bits() > 256;
            let b2 = !matches!(method, "load_interleaved_128")
                && !matches!(method, "store_interleaved_128");

            if b1 && b2 {
                methods.push(generic_op(method, sig, vec_ty));
                continue;
            }

            let method_name = format!("{method}_{ty_name}");
            let method_ident = Ident::new(&method_name, Span::call_site());
            let method_sig = sig.simd_trait_method_sig(vec_ty, &method_name);
            let method_sig = quote! {
                #[inline(always)]
                #method_sig
            };
            let m = match sig {
                OpSig::Splat => {
                    let expr = wasm::expr(method, vec_ty, &[quote! { val }]);
                    quote! {
                        #method_sig {
                            #expr.simd_into(self)
                        }
                    }
                }
                OpSig::Unary => {
                    let args = [quote! { a.into() }];
                    let expr = if matches!(method, "fract") {
                        assert_eq!(
                            vec_ty.scalar,
                            ScalarType::Float,
                            "only float supports fract"
                        );

                        let trunc = generic_op_name("trunc", vec_ty);
                        let sub = generic_op_name("sub", vec_ty);
                        quote! {
                            self.#sub(a, self.#trunc(a))
                        }
                    } else {
                        let expr = wasm::expr(method, vec_ty, &args);
                        quote! { #expr.simd_into(self) }
                    };

                    quote! {
                        #method_sig {
                            #expr
                        }
                    }
                }
                OpSig::Binary if method == "copysign" => {
                    let splat: Ident = format_ident!("{}_splat", vec_ty.rust_name());
                    let sign_mask_literal = match vec_ty.scalar_bits {
                        32 => quote! { -0.0_f32 },
                        64 => quote! { -0.0_f64 },
                        _ => unimplemented!(),
                    };
                    quote! {
                        #method_sig {
                            let sign_mask = #splat(#sign_mask_literal);
                            let sign_bits = v128_and(b.into(), sign_mask.into());
                            let magnitude = v128_andnot(a.into(), sign_mask.into());
                            v128_or(magnitude, sign_bits).simd_into(self)
                        }
                    }
                }
                OpSig::Binary => {
                    let args = [quote! { a.into() }, quote! { b.into() }];
                    match method {
                        "mul" if vec_ty.scalar_bits == 8 && vec_ty.len == 16 => {
                            let (extmul_low, extmul_high) = match vec_ty.scalar {
                                ScalarType::Unsigned => (
                                    quote! { u16x8_extmul_low_u8x16 },
                                    quote! { u16x8_extmul_high_u8x16 },
                                ),
                                ScalarType::Int => (
                                    quote! { i16x8_extmul_low_i8x16 },
                                    quote! { i16x8_extmul_high_i8x16 },
                                ),
                                _ => unreachable!(),
                            };

                            quote! {
                                #method_sig {
                                    let low = #extmul_low(a.into(), b.into());
                                    let high = #extmul_high(a.into(), b.into());
                                    u8x16_shuffle::<0,2,4,6,8,10,12,14,16,18,20,22,24,26,28,30>(low, high).simd_into(self)
                                }
                            }
                        }
                        "max_precise" | "min_precise" => {
                            let intrinsic: TokenStream = simple_intrinsic(
                                if method == "max_precise" {
                                    "pmax"
                                } else {
                                    "pmin"
                                },
                                vec_ty,
                            );
                            let compare_ne: TokenStream = simple_intrinsic("ne", vec_ty);
                            quote! {
                                #method_sig {
                                    let intermediate = #intrinsic(b.into(), a.into());

                                    // See the x86 min_precise/max_precise code in `arch::x86` for more info on how this
                                    // works.
                                    let b_is_nan = #compare_ne(b.into(), b.into());
                                    v128_bitselect(a.into(), intermediate, b_is_nan).simd_into(self)
                                }
                            }
                        }
                        "max" | "min" if vec_ty.scalar == ScalarType::Float => {
                            let expr = wasm::expr(method, vec_ty, &args);
                            let relaxed_intrinsic = simple_intrinsic(
                                if method == "max" {
                                    "relaxed_max"
                                } else {
                                    "relaxed_min"
                                },
                                vec_ty,
                            );
                            let relaxed_expr = quote! { #relaxed_intrinsic ( #( #args ),* ) };

                            quote! {
                                #[cfg(target_feature = "relaxed-simd")]
                                #method_sig {
                                    #relaxed_expr.simd_into(self)
                                }

                                #[cfg(not(target_feature = "relaxed-simd"))]
                                #method_sig {
                                    #expr.simd_into(self)
                                }
                            }
                        }
                        "shlv" => scalar_binary(&method_ident, quote!(core::ops::Shl::shl), vec_ty),
                        "shrv" => scalar_binary(&method_ident, quote!(core::ops::Shr::shr), vec_ty),
                        _ => {
                            let expr = wasm::expr(method, vec_ty, &args);
                            quote! {
                                #method_sig {
                                    #expr.simd_into(self)
                                }
                            }
                        }
                    }
                }
                OpSig::Ternary => {
                    if matches!(
                        method,
                        "mul_add" | "mul_sub" | "neg_mul_add" | "neg_mul_sub"
                    ) {
                        let c = if matches!(method, "mul_sub" | "neg_mul_sub") {
                            // WebAssembly just... forgot fused multiply-subtract? It seems the
                            // initial proposal
                            // (https://github.com/WebAssembly/relaxed-simd/issues/27) confused it
                            // with negate multiply-add, and nobody ever resolved the confusion.
                            let negate = simple_intrinsic("neg", vec_ty);
                            quote! { #negate(c.into()) }
                        } else {
                            quote! { c.into() }
                        };
                        let relaxed_op_name = match method {
                            "mul_add" | "mul_sub" => "relaxed_madd",
                            "neg_mul_add" | "neg_mul_sub" => "relaxed_nmadd",
                            _ => unreachable!(),
                        };
                        let relaxed_op = simple_intrinsic(relaxed_op_name, vec_ty);

                        let fallback = match method {
                            "mul_add" => {
                                quote! { a * b + c }
                            }
                            "mul_sub" => {
                                quote! { a * b - c }
                            }
                            "neg_mul_add" => {
                                quote! { c - a * b }
                            }
                            "neg_mul_sub" => {
                                quote! { -c - a * b }
                            }
                            _ => unreachable!(),
                        };

                        quote! {
                            #[cfg(target_feature = "relaxed-simd")]
                            #method_sig {
                                #relaxed_op(a.into(), b.into(), #c).simd_into(self)
                            }

                            #[cfg(not(target_feature = "relaxed-simd"))]
                            #method_sig {
                                #fallback
                            }
                        }
                    } else {
                        unimplemented!()
                    }
                }
                OpSig::Compare => {
                    let args = [quote! { a.into() }, quote! { b.into() }];
                    let expr = wasm::expr(method, vec_ty, &args);
                    quote! {
                        #method_sig {
                            #expr.simd_into(self)
                        }
                    }
                }
                OpSig::Select => {
                    // Rust includes unsigned versions of the lane select intrinsics, but they're
                    // just aliases for the signed ones
                    let lane_ty = VecType::new(ScalarType::Int, vec_ty.scalar_bits, vec_ty.len);
                    let lane_select = simple_intrinsic("relaxed_laneselect", &lane_ty);

                    quote! {
                        #[cfg(target_feature = "relaxed-simd")]
                        #method_sig {
                            #lane_select(b.into(), c.into(), a.into()).simd_into(self)
                        }

                        #[cfg(not(target_feature = "relaxed-simd"))]
                        #method_sig {
                            v128_bitselect(b.into(), c.into(), a.into()).simd_into(self)
                        }
                    }
                }
                OpSig::Combine { combined_ty } => generic_combine(vec_ty, &combined_ty),
                OpSig::Split { half_ty } => generic_split(vec_ty, &half_ty),
                OpSig::Zip { select_low } => {
                    let (indices, shuffle_fn) = match vec_ty.scalar_bits {
                        8 => {
                            let indices = if select_low {
                                quote! { 0, 16, 1, 17, 2, 18, 3, 19, 4, 20, 5, 21, 6, 22, 7, 23 }
                            } else {
                                quote! { 8, 24, 9, 25, 10, 26, 11, 27, 12, 28, 13, 29, 14, 30, 15, 31 }
                            };
                            (indices, quote! { u8x16_shuffle })
                        }
                        16 => {
                            let indices = if select_low {
                                quote! { 0, 8, 1, 9, 2, 10, 3, 11 }
                            } else {
                                quote! { 4, 12, 5, 13, 6, 14, 7, 15 }
                            };
                            (indices, quote! { u16x8_shuffle })
                        }
                        32 => {
                            let indices = if select_low {
                                quote! { 0, 4, 1, 5 }
                            } else {
                                quote! { 2, 6, 3, 7 }
                            };
                            (indices, quote! { u32x4_shuffle })
                        }
                        64 => {
                            let indices = if select_low {
                                quote! { 0, 2 }
                            } else {
                                quote! { 1, 3 }
                            };
                            (indices, quote! { u64x2_shuffle })
                        }
                        _ => panic!("unsupported scalar_bits for zip operation"),
                    };

                    quote! {
                        #method_sig {
                            #shuffle_fn::<#indices>(a.into(), b.into()).simd_into(self)
                        }
                    }
                }
                OpSig::Unzip { select_even } => {
                    let (indices, shuffle_fn) = match vec_ty.scalar_bits {
                        8 => {
                            let indices = if select_even {
                                quote! { 0, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 26, 28, 30 }
                            } else {
                                quote! { 1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 25, 27, 29, 31 }
                            };
                            (indices, quote! { u8x16_shuffle })
                        }
                        16 => {
                            let indices = if select_even {
                                quote! { 0, 2, 4, 6, 8, 10, 12, 14 }
                            } else {
                                quote! { 1, 3, 5, 7, 9, 11, 13, 15 }
                            };
                            (indices, quote! { u16x8_shuffle })
                        }
                        32 => {
                            let indices = if select_even {
                                quote! { 0, 2, 4, 6 }
                            } else {
                                quote! { 1, 3, 5, 7 }
                            };
                            (indices, quote! { u32x4_shuffle })
                        }
                        64 => {
                            let indices = if select_even {
                                quote! { 0, 2 }
                            } else {
                                quote! { 1, 3 }
                            };
                            (indices, quote! { u64x2_shuffle })
                        }
                        _ => panic!("unsupported scalar_bits for unzip operation"),
                    };
                    quote! {
                        #method_sig {
                            #shuffle_fn::<#indices>(a.into(), b.into()).simd_into(self)
                        }
                    }
                }
                OpSig::Shift => {
                    let prefix = vec_ty.scalar.prefix();
                    let shift_name =
                        format!("{prefix}{}x{}_{method}", vec_ty.scalar_bits, vec_ty.len);
                    let shift_fn = Ident::new(&shift_name, Span::call_site());

                    quote! {
                        #method_sig {
                            #shift_fn(a.into(), shift).simd_into(self)
                        }
                    }
                }
                OpSig::Reinterpret {
                    target_ty,
                    scalar_bits,
                } => {
                    assert!(
                        valid_reinterpret(vec_ty, target_ty, scalar_bits),
                        "The underlying data for WASM SIMD is a v128, so a reinterpret is just that, a reinterpretation of the v128."
                    );

                    quote! {
                        #method_sig {
                            <v128>::from(a).simd_into(self)
                        }
                    }
                }
                OpSig::Cvt {
                    target_ty,
                    scalar_bits,
                } => {
                    let src_prefix = vec_ty.scalar.prefix();
                    let dst_prefix = target_ty.prefix();
                    let len = vec_ty.len;
                    let op = match (vec_ty.scalar, target_ty) {
                        (ScalarType::Float, ScalarType::Int | ScalarType::Unsigned) => "trunc_sat",
                        (ScalarType::Int | ScalarType::Unsigned, ScalarType::Float) => "convert",
                        _ => unimplemented!(),
                    };
                    let conversion_fn = format_ident!(
                        "{dst_prefix}{scalar_bits}x{len}_{op}_{src_prefix}{scalar_bits}x{len}"
                    );

                    quote! {
                        #method_sig {
                            #conversion_fn(a.into()).simd_into(self)
                        }
                    }
                }
                OpSig::WidenNarrow { target_ty } => {
                    match method {
                        "widen" => {
                            assert_eq!(
                                vec_ty.rust_name(),
                                "u8x16",
                                "Currently only u8x16 -> u16x16 widening is supported"
                            );
                            assert_eq!(
                                target_ty.rust_name(),
                                "u16x16",
                                "Currently only u8x16 -> u16x16 widening is supported"
                            );
                            quote! {
                                #method_sig {
                                    let low = u16x8_extend_low_u8x16(a.into());
                                    let high = u16x8_extend_high_u8x16(a.into());
                                    self.combine_u16x8(low.simd_into(self), high.simd_into(self))
                                }
                            }
                        }
                        "narrow" => {
                            assert_eq!(
                                vec_ty.rust_name(),
                                "u16x16",
                                "Currently only u16x16 -> u8x16 narrowing is supported"
                            );
                            assert_eq!(
                                target_ty.rust_name(),
                                "u8x16",
                                "Currently only u16x16 -> u8x16 narrowing is supported"
                            );
                            // WASM SIMD only has saturating narrowing instructions, so we emulate
                            // truncated narrowing by masking out the
                            quote! {
                                #method_sig {
                                    let mask = u16x8_splat(0xFF);
                                    let (low, high) = self.split_u16x16(a);
                                    let low_masked = v128_and(low.into(), mask);
                                    let high_masked = v128_and(high.into(), mask);
                                    let result = u8x16_narrow_i16x8(low_masked, high_masked);
                                    result.simd_into(self)
                                }
                            }
                        }
                        _ => unimplemented!(),
                    }
                }
                OpSig::MaskReduce {
                    quantifier,
                    condition,
                } => {
                    let (intrinsic, negate) = match (quantifier, condition) {
                        (Quantifier::Any, true) => (quote! { v128_any_true }, None),
                        (Quantifier::Any, false) => {
                            (simple_intrinsic("all_true", vec_ty), Some(quote! { ! }))
                        }
                        (Quantifier::All, true) => (simple_intrinsic("all_true", vec_ty), None),
                        (Quantifier::All, false) => (quote! { v128_any_true }, Some(quote! { ! })),
                    };

                    quote! {
                        #method_sig {
                            #negate #intrinsic(a.into())
                        }
                    }
                }
                OpSig::LoadInterleaved {
                    block_size,
                    block_count,
                } => {
                    assert_eq!(block_count, 4, "only count of 4 is currently supported");
                    let elems_per_vec = block_size as usize / vec_ty.scalar_bits;

                    // For WASM we need to simulate interleaving with shuffle, and we only have
                    // access to 2, 4 and 16 lanes. So, for 64 u8's, we need to split and recombine
                    // the vectors.
                    let (i1, i2, i3, i4, shuffle_fn) = match vec_ty.scalar_bits {
                        8 => (
                            quote! { 0, 4, 8, 12, 16, 20, 24, 28, 1, 5, 9, 13, 17, 21, 25, 29 },
                            quote! { 2, 6, 10, 14, 18, 22, 26, 30, 3, 7, 11, 15, 19, 23, 27, 31 },
                            quote! { 0, 1, 2, 3, 4, 5, 6, 7, 16, 17, 18, 19, 20, 21, 22, 23 },
                            quote! { 8, 9, 10, 11, 12, 13, 14, 15, 24, 25, 26, 27, 28, 29, 30, 31 },
                            quote! { u8x16_shuffle },
                        ),
                        16 => (
                            quote! { 0, 4, 8, 12, 1, 5, 9, 13 },
                            quote! { 2, 6, 10, 14, 3, 7, 11, 15 },
                            quote! { 0, 1, 2, 3,  8, 9, 10, 11 },
                            quote! { 4, 5, 6, 7, 12, 13, 14, 15 },
                            quote! { u16x8_shuffle },
                        ),
                        32 => (
                            quote! { 0, 4, 1, 5 },
                            quote! { 2, 6, 3, 7 },
                            quote! { 0, 1, 4, 5 },
                            quote! { 2, 3, 6, 7 },
                            quote! { u32x4_shuffle },
                        ),
                        _ => panic!("unsupported scalar_bits"),
                    };

                    let combine_method_name =
                        |scalar: ScalarType, scalar_bits: usize, lane_count: usize| -> Ident {
                            let scalar = match scalar {
                                ScalarType::Float => 'f',
                                ScalarType::Unsigned => 'u',
                                _ => unimplemented!(),
                            };
                            format_ident!("combine_{scalar}{scalar_bits}x{lane_count}")
                        };

                    let combine_method =
                        combine_method_name(vec_ty.scalar, vec_ty.scalar_bits, elems_per_vec);
                    let combine_method_2x =
                        combine_method_name(vec_ty.scalar, vec_ty.scalar_bits, elems_per_vec * 2);

                    let combine_code = quote! {
                        let combined_lower = self.#combine_method(out0.simd_into(self), out1.simd_into(self));
                        let combined_upper = self.#combine_method(out2.simd_into(self), out3.simd_into(self));
                        self.#combine_method_2x(combined_lower, combined_upper)
                    };

                    quote! {
                        #method_sig {
                                let v0: v128 = unsafe { v128_load(src[0 * #elems_per_vec..].as_ptr() as *const v128) };
                                let v1: v128 = unsafe { v128_load(src[1 * #elems_per_vec..].as_ptr() as *const v128) };
                                let v2: v128 = unsafe { v128_load(src[2 * #elems_per_vec..].as_ptr() as *const v128) };
                                let v3: v128 = unsafe { v128_load(src[3 * #elems_per_vec..].as_ptr() as *const v128) };

                                // InterleaveLowerLanes(v0, v2) and InterleaveLowerLanes(v1, v3)
                                let v01_lower = #shuffle_fn::<#i1>(v0, v1);
                                let v23_lower = #shuffle_fn::<#i1>(v2, v3);

                                // InterleaveUpperLanes(v0, v2) and InterleaveUpperLanes(v1, v3)
                                let v01_upper = #shuffle_fn::<#i2>(v0, v1);
                                let v23_upper = #shuffle_fn::<#i2>(v2, v3);

                                // Interleave lower and upper to get final result
                                let out0 = #shuffle_fn::<#i3>(v01_lower, v23_lower);
                                let out1 = #shuffle_fn::<#i4>(v01_lower, v23_lower);
                                let out2 = #shuffle_fn::<#i3>(v01_upper, v23_upper);
                                let out3 = #shuffle_fn::<#i4>(v01_upper, v23_upper);

                                #combine_code
                        }
                    }
                }
                OpSig::StoreInterleaved {
                    block_size,
                    block_count,
                } => {
                    assert_eq!(block_count, 4, "only count of 4 is currently supported");
                    let elems_per_vec = block_size as usize / vec_ty.scalar_bits;

                    let (lower_indices, upper_indices, shuffle_fn) = match vec_ty.scalar_bits {
                        8 => (
                            quote! { 0, 16, 1, 17, 2, 18, 3, 19, 4, 20, 5, 21, 6, 22, 7, 23 },
                            quote! { 8, 24, 9, 25, 10, 26, 11, 27, 12, 28, 13, 29, 14, 30, 15, 31 },
                            quote! { u8x16_shuffle },
                        ),
                        16 => (
                            quote! { 0, 8, 1, 9, 2, 10, 3, 11 },
                            quote! { 4, 12, 5, 13, 6, 14, 7, 15 },
                            quote! { u16x8_shuffle },
                        ),
                        32 => (
                            quote! { 0, 4, 1, 5 },
                            quote! { 2, 6, 3, 7 },
                            quote! { u32x4_shuffle },
                        ),
                        _ => panic!("unsupported scalar_bits"),
                    };

                    let split_method_name =
                        |scalar: ScalarType, scalar_bits: usize, lane_count: usize| -> Ident {
                            let scalar = match scalar {
                                ScalarType::Float => 'f',
                                ScalarType::Unsigned => 'u',
                                _ => unimplemented!(),
                            };
                            format_ident!("split_{scalar}{scalar_bits}x{lane_count}")
                        };

                    let split_method_2x =
                        split_method_name(vec_ty.scalar, vec_ty.scalar_bits, elems_per_vec * 4);
                    let split_method =
                        split_method_name(vec_ty.scalar, vec_ty.scalar_bits, elems_per_vec * 2);

                    let split_code = quote! {
                        let (lower, upper) = self.#split_method_2x(a);
                        let (v0_vec, v1_vec) = self.#split_method(lower);
                        let (v2_vec, v3_vec) = self.#split_method(upper);

                        let v0: v128 = v0_vec.into();
                        let v1: v128 = v1_vec.into();
                        let v2: v128 = v2_vec.into();
                        let v3: v128 = v3_vec.into();
                    };

                    quote! {
                        #method_sig {
                            #split_code

                            // InterleaveLowerLanes(v0, v2) and InterleaveLowerLanes(v1, v3)
                            let v02_lower = #shuffle_fn::<#lower_indices>(v0, v2);
                            let v13_lower = #shuffle_fn::<#lower_indices>(v1, v3);

                            // InterleaveUpperLanes(v0, v2) and InterleaveUpperLanes(v1, v3)
                            let v02_upper = #shuffle_fn::<#upper_indices>(v0, v2);
                            let v13_upper = #shuffle_fn::<#upper_indices>(v1, v3);

                            // Interleave lower and upper to get final result
                            let out0 = #shuffle_fn::<#lower_indices>(v02_lower, v13_lower);
                            let out1 = #shuffle_fn::<#upper_indices>(v02_lower, v13_lower);
                            let out2 = #shuffle_fn::<#lower_indices>(v02_upper, v13_upper);
                            let out3 = #shuffle_fn::<#upper_indices>(v02_upper, v13_upper);

                            unsafe {
                                v128_store(dest[0 * #elems_per_vec..].as_mut_ptr() as *mut v128, out0);
                                v128_store(dest[1 * #elems_per_vec..].as_mut_ptr() as *mut v128, out1);
                                v128_store(dest[2 * #elems_per_vec..].as_mut_ptr() as *mut v128, out2);
                                v128_store(dest[3 * #elems_per_vec..].as_mut_ptr() as *mut v128, out3);
                            }
                        }
                    }
                }
            };

            methods.push(m);
        }
    }

    quote! {
        impl Simd for #level_tok {
            type f32s = f32x4<Self>;
            type f64s = f64x2<Self>;
            type u8s = u8x16<Self>;
            type i8s = i8x16<Self>;
            type u16s = u16x8<Self>;
            type i16s = i16x8<Self>;
            type u32s = u32x4<Self>;
            type i32s = i32x4<Self>;
            type mask8s = mask8x16<Self>;
            type mask16s = mask16x8<Self>;
            type mask32s = mask32x4<Self>;
            type mask64s = mask64x2<Self>;

            #[inline(always)]
            fn level(self) -> Level {
                Level::#level_tok(self)
            }

            #[inline]
            fn vectorize<F: FnOnce() -> R, R>(self, f: F) -> R {
                #[inline]
                // unsafe not needed here with tf11, but can be justified
                unsafe fn vectorize_simd128<F: FnOnce() -> R, R>(f: F) -> R {
                    f()
                }
                unsafe { vectorize_simd128(f) }
            }

            #( #methods )*
        }
    }
}

pub(crate) fn mk_wasm128_impl(level: Level) -> TokenStream {
    let imports = type_imports();
    let simd_impl = mk_simd_impl(level);
    let ty_impl = mk_type_impl();
    let level_tok = level.token();

    quote! {
        use core::arch::wasm32::*;

        use crate::{seal::Seal, Level, Simd, SimdFrom, SimdInto};

        #imports

        /// The SIMD token for the "wasm128" level.
        #[derive(Clone, Copy, Debug)]
        pub struct #level_tok {
            _private: (),
        }

        impl #level_tok {
            #[inline]
            pub const fn new_unchecked() -> Self {
                Self { _private: () }
            }
        }

        impl Seal for #level_tok {}

        #simd_impl

        #ty_impl
    }
}

fn mk_type_impl() -> TokenStream {
    let mut result = vec![];
    for ty in SIMD_TYPES {
        if ty.n_bits() != 128 {
            continue;
        }
        let simd = ty.rust();
        result.push(quote! {
            impl<S: Simd> SimdFrom<v128, S> for #simd<S> {
                #[inline(always)]
                fn simd_from(arch: v128, simd: S) -> Self {
                    Self {
                        val: unsafe { core::mem::transmute(arch) },
                        simd
                    }
                }
            }
            impl<S: Simd> From<#simd<S>> for v128 {
                #[inline(always)]
                fn from(value: #simd<S>) -> Self {
                    unsafe { core::mem::transmute(value.val) }
                }
            }
        });
    }
    quote! {
        #( #result )*
    }
}
