{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755669779469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755669779469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 20 00:02:59 2025 " "Processing started: Wed Aug 20 00:02:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755669779469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1755669779469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Laboratorio1 -c Laboratorio1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Laboratorio1 -c Laboratorio1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1755669779469 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1755669779822 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1755669779822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd4b_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd4b_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_4bVHDL-gates " "Found design unit 1: BCD_4bVHDL-gates" {  } { { "BCD4b_VHDL.vhd" "" { Text "C:/Users/Yonathan Monge/Desktop/proyectos_quartus/Laboratorio1-Taller-Dise-o/BCD4b_VHDL.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755669785088 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD4b_VHDL " "Found entity 1: BCD4b_VHDL" {  } { { "BCD4b_VHDL.vhd" "" { Text "C:/Users/Yonathan Monge/Desktop/proyectos_quartus/Laboratorio1-Taller-Dise-o/BCD4b_VHDL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755669785088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755669785088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file restador_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Restador_4bits-gates " "Found design unit 1: Restador_4bits-gates" {  } { { "Restador_4bits.vhd" "" { Text "C:/Users/Yonathan Monge/Desktop/proyectos_quartus/Laboratorio1-Taller-Dise-o/Restador_4bits.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755669785090 ""} { "Info" "ISGN_ENTITY_NAME" "1 Restador_4bits " "Found entity 1: Restador_4bits" {  } { { "Restador_4bits.vhd" "" { Text "C:/Users/Yonathan Monge/Desktop/proyectos_quartus/Laboratorio1-Taller-Dise-o/Restador_4bits.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755669785090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755669785090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_restador_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_restador_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Restador_4bits-instancia " "Found design unit 1: tb_Restador_4bits-instancia" {  } { { "tb_Restador_4bits.vhd" "" { Text "C:/Users/Yonathan Monge/Desktop/proyectos_quartus/Laboratorio1-Taller-Dise-o/tb_Restador_4bits.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755669785092 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Restador_4bits " "Found entity 1: tb_Restador_4bits" {  } { { "tb_Restador_4bits.vhd" "" { Text "C:/Users/Yonathan Monge/Desktop/proyectos_quartus/Laboratorio1-Taller-Dise-o/tb_Restador_4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755669785092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755669785092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_restador_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_restador_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_Restador_BCD-gates " "Found design unit 1: Top_Restador_BCD-gates" {  } { { "Top_Restador_BCD.vhd" "" { Text "C:/Users/Yonathan Monge/Desktop/proyectos_quartus/Laboratorio1-Taller-Dise-o/Top_Restador_BCD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755669785093 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_Restador_BCD " "Found entity 1: Top_Restador_BCD" {  } { { "Top_Restador_BCD.vhd" "" { Text "C:/Users/Yonathan Monge/Desktop/proyectos_quartus/Laboratorio1-Taller-Dise-o/Top_Restador_BCD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755669785093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755669785093 ""}
{ "Error" "EVRFX_VHDL_UNCOMPILED_ENTITY" "BCD_4bVHDL BCD4b_VHDL.vhd(23) " "VHDL error at BCD4b_VHDL.vhd(23): entity \"BCD_4bVHDL\" is used but not declared" {  } { { "BCD4b_VHDL.vhd" "" { Text "C:/Users/Yonathan Monge/Desktop/proyectos_quartus/Laboratorio1-Taller-Dise-o/BCD4b_VHDL.vhd" 23 0 0 } }  } 0 10334 "VHDL error at %2!s!: entity \"%1!s!\" is used but not declared" 0 0 "Design Software" 0 -1 1755669785093 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755669785182 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 20 00:03:05 2025 " "Processing ended: Wed Aug 20 00:03:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755669785182 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755669785182 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755669785182 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1755669785182 ""}
