{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465413524174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465413524175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  8 21:18:44 2016 " "Processing started: Wed Jun  8 21:18:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465413524175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465413524175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ace-synth -c ace-synth " "Command: quartus_map --read_settings_files=on --write_settings_files=off ace-synth -c ace-synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465413524176 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1465413524376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/wb_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/wb_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_stage " "Found entity 1: wb_stage" {  } { { "../src/wb_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/wb_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413524444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413524444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/tmp.arbiter.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/cabul/Documents/miri/pd/ace/src/tmp.arbiter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413524445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../src/regfile.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413524446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413524446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../src/multiplexer.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413524447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413524447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/example.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/example.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_example " "Found entity 1: my_example" {  } { { "../src/example.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/example.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413524448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413524448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413524449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413524449 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache.v(60) " "Verilog HDL information at cache.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "../src/cache.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cache.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1465413524450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/cache.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "../src/cache.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413524450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413524450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 alucontrol " "Found entity 1: alucontrol" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413524451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413524451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413524452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413524452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/ace.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/ace.v" { { "Info" "ISGN_ENTITY_NAME" "1 ace " "Found entity 1: ace" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413524453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413524453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/clock_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/clock_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_delay " "Found entity 1: clock_delay" {  } { { "../src/clock_delay.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/clock_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413524454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413524454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ace-top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ace-top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ace-top " "Found entity 1: ace-top" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413524455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413524455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../src/timer.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/timer.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413524456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413524456 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "io_ctrl.v(114) " "Verilog HDL information at io_ctrl.v(114): always construct contains both blocking and non-blocking assignments" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1465413524457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_ctrl " "Found entity 1: io_ctrl" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413524457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413524457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413524458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413524458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/7segments_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/7segments_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 segments_converter " "Found entity 1: segments_converter" {  } { { "../src/7segments_converter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/7segments_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413524459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413524459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/reseter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/reseter.v" { { "Info" "ISGN_ENTITY_NAME" "1 reseter " "Found entity 1: reseter" {  } { { "../src/reseter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/reseter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413524460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413524460 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/flipflop.v " "Can't analyze file -- file ../src/flipflop.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1465413524461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413524462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413524462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/if_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/if_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_stage " "Found entity 1: if_stage" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413524463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413524463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/id_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/id_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_stage " "Found entity 1: id_stage" {  } { { "../src/id_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/id_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413524464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413524464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/ex_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/ex_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_stage " "Found entity 1: ex_stage" {  } { { "../src/ex_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ex_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413524465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413524465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/mem_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_stage " "Found entity 1: mem_stage" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413524466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413524466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/hazard_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/hazard_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_ctrl " "Found entity 1: hazard_ctrl" {  } { { "../src/hazard_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/hazard_ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413524467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413524467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/forward_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/forward_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 forward_ctrl " "Found entity 1: forward_ctrl" {  } { { "../src/forward_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/forward_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413524468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413524468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/cabul/Documents/miri/pd/ace/src/defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413524468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/flow_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/flow_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 flow_ctrl " "Found entity 1: flow_ctrl" {  } { { "../src/flow_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/flow_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413524469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413524469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wb_stage_write_probe cpu.v(70) " "Verilog HDL Implicit Net warning at cpu.v(70): created implicit net for \"wb_stage_write_probe\"" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465413524470 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_stage_mem_to_reg cpu.v(80) " "Verilog HDL Implicit Net warning at cpu.v(80): created implicit net for \"mem_stage_mem_to_reg\"" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465413524470 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "id_stage_reg_write_out cpu.v(208) " "Verilog HDL Implicit Net warning at cpu.v(208): created implicit net for \"id_stage_reg_write_out\"" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 208 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465413524470 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "id_data_rs id_stage.v(114) " "Verilog HDL Procedural Assignment error at id_stage.v(114): object \"id_data_rs\" on left-hand side of assignment must have a variable data type" {  } { { "../src/id_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/id_stage.v" 114 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1465413524475 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "id_data_rs id_stage.v(115) " "Verilog HDL Procedural Assignment error at id_stage.v(115): object \"id_data_rs\" on left-hand side of assignment must have a variable data type" {  } { { "../src/id_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/id_stage.v" 115 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1465413524475 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "id_data_rs id_stage.v(116) " "Verilog HDL Procedural Assignment error at id_stage.v(116): object \"id_data_rs\" on left-hand side of assignment must have a variable data type" {  } { { "../src/id_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/id_stage.v" 116 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1465413524475 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "id_data_rs id_stage.v(117) " "Verilog HDL Procedural Assignment error at id_stage.v(117): object \"id_data_rs\" on left-hand side of assignment must have a variable data type" {  } { { "../src/id_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/id_stage.v" 117 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1465413524475 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "id_data_rt id_stage.v(123) " "Verilog HDL Procedural Assignment error at id_stage.v(123): object \"id_data_rt\" on left-hand side of assignment must have a variable data type" {  } { { "../src/id_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/id_stage.v" 123 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1465413524475 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "id_data_rt id_stage.v(124) " "Verilog HDL Procedural Assignment error at id_stage.v(124): object \"id_data_rt\" on left-hand side of assignment must have a variable data type" {  } { { "../src/id_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/id_stage.v" 124 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1465413524475 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "id_data_rt id_stage.v(125) " "Verilog HDL Procedural Assignment error at id_stage.v(125): object \"id_data_rt\" on left-hand side of assignment must have a variable data type" {  } { { "../src/id_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/id_stage.v" 125 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1465413524475 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "id_data_rt id_stage.v(126) " "Verilog HDL Procedural Assignment error at id_stage.v(126): object \"id_data_rt\" on left-hand side of assignment must have a variable data type" {  } { { "../src/id_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/id_stage.v" 126 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1465413524475 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/cabul/Documents/miri/pd/ace/project/output_files/ace-synth.map.smsg " "Generated suppressed messages file /home/cabul/Documents/miri/pd/ace/project/output_files/ace-synth.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1465413524496 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 8 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "545 " "Peak virtual memory: 545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465413524549 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun  8 21:18:44 2016 " "Processing ended: Wed Jun  8 21:18:44 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465413524549 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465413524549 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465413524549 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465413524549 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 5 s " "Quartus II Full Compilation was unsuccessful. 10 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465413524620 ""}
