=====
SETUP
28.331
12.780
41.111
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_4_s0
4.474
4.932
i_tm1638/n129_s90
6.439
7.471
i_tm1638/n129_s89
8.280
9.379
i_tm1638/sio_stb_s0
12.780
=====
SETUP
28.565
12.902
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_0_s5
4.474
4.932
i_tm1638/n110_s0
5.926
6.958
i_tm1638/tm_latch_s10
8.313
9.345
i_tm1638/n208_s2
9.356
10.158
i_tm1638/n208_s1
10.579
11.381
i_tm1638/keys_1_s0
12.902
=====
SETUP
28.565
12.902
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_0_s5
4.474
4.932
i_tm1638/n110_s0
5.926
6.958
i_tm1638/tm_latch_s10
8.313
9.345
i_tm1638/n208_s2
9.356
10.158
i_tm1638/n208_s1
10.579
11.381
i_tm1638/keys_5_s0
12.902
=====
SETUP
28.608
12.859
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_4_s0
4.474
4.932
i_tm1638/n156_s89
6.448
7.480
i_tm1638/tm_in_6_s6
8.464
9.286
i_tm1638/tm_in_6_s5
11.076
11.701
i_tm1638/tm_in_0_s0
12.859
=====
SETUP
28.790
12.321
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_2_s0
4.474
4.932
i_tm1638/n191_s4
6.712
7.744
i_tm1638/n182_s4
8.587
9.619
i_tm1638/n177_s4
10.456
11.488
i_tm1638/n177_s3
11.499
12.321
i_tm1638/counter_18_s0
12.321
=====
SETUP
28.790
12.321
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_2_s0
4.474
4.932
i_tm1638/n191_s4
6.712
7.744
i_tm1638/n182_s4
8.587
9.619
i_tm1638/n177_s4
10.456
11.488
i_tm1638/n176_s3
11.499
12.321
i_tm1638/counter_19_s0
12.321
=====
SETUP
28.971
12.496
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_4_s0
4.474
4.932
i_tm1638/n156_s89
6.448
7.480
i_tm1638/tm_in_6_s6
8.464
9.286
i_tm1638/tm_in_6_s5
11.076
11.701
i_tm1638/tm_in_1_s0
12.496
=====
SETUP
28.971
12.496
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_4_s0
4.474
4.932
i_tm1638/n156_s89
6.448
7.480
i_tm1638/tm_in_6_s6
8.464
9.286
i_tm1638/tm_in_6_s5
11.076
11.701
i_tm1638/tm_in_6_s0
12.496
=====
SETUP
28.971
12.496
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_4_s0
4.474
4.932
i_tm1638/n156_s89
6.448
7.480
i_tm1638/tm_in_6_s6
8.464
9.286
i_tm1638/tm_in_6_s5
11.076
11.701
i_tm1638/tm_in_7_s0
12.496
=====
SETUP
28.976
12.492
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_4_s0
4.474
4.932
i_tm1638/n156_s89
6.448
7.480
i_tm1638/tm_in_6_s6
8.464
9.286
i_tm1638/tm_in_6_s5
11.076
11.701
i_tm1638/tm_in_3_s0
12.492
=====
SETUP
29.067
12.401
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_4_s0
4.474
4.932
i_tm1638/n156_s89
6.448
7.480
i_tm1638/n206_s2
8.290
9.322
i_tm1638/n207_s1
9.816
10.877
i_tm1638/keys_6_s0
12.401
=====
SETUP
29.071
12.040
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_2_s0
4.474
4.932
i_tm1638/n191_s4
6.712
7.744
i_tm1638/n182_s4
8.587
9.619
i_tm1638/n179_s3
10.941
12.040
i_tm1638/counter_16_s0
12.040
=====
SETUP
29.099
12.012
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_2_s0
4.474
4.932
i_tm1638/n191_s4
6.712
7.744
i_tm1638/n187_s4
8.587
9.619
i_tm1638/n186_s3
10.913
12.012
i_tm1638/counter_9_s0
12.012
=====
SETUP
29.149
11.961
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_2_s0
4.474
4.932
i_tm1638/n191_s4
6.712
7.744
i_tm1638/n182_s4
8.587
9.619
i_tm1638/n180_s3
10.929
11.961
i_tm1638/counter_15_s0
11.961
=====
SETUP
29.220
12.248
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/sclk_q_3_s3
4.474
4.932
i_tm1638/tm1638_sio/sclk_d_4_s6
5.748
6.550
i_tm1638/tm1638_sio/dio_out_s6
6.979
7.605
i_tm1638/tm1638_sio/dio_out_s2
8.420
9.481
i_tm1638/tm1638_sio/dio_out_s0
12.248
=====
SETUP
29.257
12.211
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_0_s5
4.474
4.932
i_tm1638/n110_s0
5.926
6.958
i_tm1638/sio_stb_s7
7.976
9.075
i_tm1638/sio_stb_s5
9.119
10.180
i_tm1638/sio_stb_s0
12.211
=====
SETUP
29.301
12.166
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_0_s5
4.474
4.932
i_tm1638/n110_s0
5.926
6.958
i_tm1638/tm_latch_s10
8.313
9.345
i_tm1638/tm_latch_s8
10.804
11.830
i_tm1638/tm_latch_s0
12.166
=====
SETUP
29.432
12.036
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_0_s5
4.474
4.932
i_tm1638/n110_s0
5.926
6.958
i_tm1638/tm_latch_s10
8.313
9.345
i_tm1638/n208_s2
9.356
10.178
i_tm1638/n209_s1
10.673
11.699
i_tm1638/keys_0_s0
12.036
=====
SETUP
29.432
12.036
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_0_s5
4.474
4.932
i_tm1638/n110_s0
5.926
6.958
i_tm1638/tm_latch_s10
8.313
9.345
i_tm1638/n208_s2
9.356
10.178
i_tm1638/n209_s1
10.673
11.699
i_tm1638/keys_4_s0
12.036
=====
SETUP
29.563
11.904
41.467
CLK_ibuf
0.000
4.230
i_tm1638/counter_2_s0
4.474
4.932
i_tm1638/n128_s83
5.358
6.390
i_tm1638/n128_s80
7.194
8.293
i_tm1638/n128_s77
9.761
10.387
i_tm1638/instruction_step_5_s2
10.398
11.200
i_tm1638/instruction_step_5_s0
11.904
=====
SETUP
29.576
11.534
41.111
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_1_s0
4.474
4.932
i_tm1638/n157_s100
6.422
7.521
i_tm1638/n157_s98
8.496
9.528
i_tm1638/n157_s97
10.502
11.534
i_tm1638/tm_in_0_s0
11.534
=====
SETUP
29.686
11.425
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_2_s0
4.474
4.932
i_tm1638/n128_s83
5.358
6.390
i_tm1638/n128_s80
7.194
8.293
i_tm1638/n128_s78
9.761
10.387
i_tm1638/n128_s76
10.393
11.425
i_tm1638/instruction_step_0_s0
11.425
=====
SETUP
29.884
11.583
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_4_s0
4.474
4.932
i_tm1638/n156_s89
6.448
7.480
i_tm1638/n206_s2
8.290
9.322
i_tm1638/n207_s1
9.816
10.877
i_tm1638/keys_2_s0
11.583
=====
SETUP
29.891
11.220
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_2_s0
4.474
4.932
i_tm1638/n191_s4
6.712
7.744
i_tm1638/n189_s6
8.741
9.767
i_tm1638/n189_s3
10.188
11.220
i_tm1638/counter_6_s0
11.220
=====
SETUP
29.936
11.175
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/sclk_q_2_s1
4.474
4.932
i_tm1638/tm1638_sio/dio_out_s5
5.358
6.457
i_tm1638/tm1638_sio/n110_s2
6.468
7.290
i_tm1638/tm1638_sio/dio_out_s0
11.175
=====
HOLD
0.563
3.887
3.323
CLK_ibuf
0.000
3.126
i_reset_on_power_up/rst_r_s1
3.311
3.644
i_tm1638/reset_syn1_s0
3.887
=====
HOLD
0.708
4.019
3.311
CLK_ibuf
0.000
3.126
i_microphone/ws_s2
3.311
3.644
i_microphone/n44_s3
3.647
4.019
i_microphone/ws_s2
4.019
=====
HOLD
0.708
4.019
3.311
CLK_ibuf
0.000
3.126
i_tm1638/tm1638_sio/sclk_q_3_s3
3.311
3.644
i_tm1638/tm1638_sio/sclk_d_3_s9
3.647
4.019
i_tm1638/tm1638_sio/sclk_q_3_s3
4.019
=====
HOLD
0.708
4.019
3.311
CLK_ibuf
0.000
3.126
i_tm1638/tm_latch_s0
3.311
3.644
i_tm1638/n204_s10
3.647
4.019
i_tm1638/tm_latch_s0
4.019
=====
HOLD
0.708
4.019
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_19_s0
3.311
3.644
i_tm1638/n176_s3
3.647
4.019
i_tm1638/counter_19_s0
4.019
=====
HOLD
0.708
0.892
0.185
i_lcd/V_PixelCount_10_s1
0.185
0.518
i_lcd/n55_s1
0.520
0.892
i_lcd/V_PixelCount_10_s1
0.892
=====
HOLD
0.708
0.892
0.185
i_lcd/H_PixelCount_4_s0
0.185
0.518
i_lcd/n109_s2
0.520
0.892
i_lcd/H_PixelCount_4_s0
0.892
=====
HOLD
0.709
0.893
0.185
i_lcd/V_PixelCount_11_s1
0.185
0.518
i_lcd/n54_s1
0.521
0.893
i_lcd/V_PixelCount_11_s1
0.893
=====
HOLD
0.709
0.893
0.185
i_lcd/V_PixelCount_14_s1
0.185
0.518
i_lcd/n51_s1
0.521
0.893
i_lcd/V_PixelCount_14_s1
0.893
=====
HOLD
0.709
0.893
0.185
i_lcd/H_PixelCount_3_s0
0.185
0.518
i_lcd/n110_s2
0.521
0.893
i_lcd/H_PixelCount_3_s0
0.893
=====
HOLD
0.709
0.893
0.185
i_lcd/H_PixelCount_13_s0
0.185
0.518
i_lcd/n100_s5
0.521
0.893
i_lcd/H_PixelCount_13_s0
0.893
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/tm1638_sio/sclk_q_4_s4
3.311
3.644
i_tm1638/tm1638_sio/sclk_d_4_s8
3.648
4.020
i_tm1638/tm1638_sio/sclk_q_4_s4
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/tm1638_sio/ctr_q_2_s0
3.311
3.644
i_tm1638/tm1638_sio/n60_s0
3.648
4.020
i_tm1638/tm1638_sio/ctr_q_2_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_0_s0
3.311
3.644
i_tm1638/n195_s4
3.648
4.020
i_tm1638/counter_0_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_1_s0
3.311
3.644
i_tm1638/n194_s3
3.648
4.020
i_tm1638/counter_1_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_5_s0
3.311
3.644
i_tm1638/n190_s3
3.648
4.020
i_tm1638/counter_5_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_6_s0
3.311
3.644
i_tm1638/n189_s3
3.648
4.020
i_tm1638/counter_6_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_8_s0
3.311
3.644
i_tm1638/n187_s6
3.648
4.020
i_tm1638/counter_8_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_9_s0
3.311
3.644
i_tm1638/n186_s3
3.648
4.020
i_tm1638/counter_9_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_14_s0
3.311
3.644
i_tm1638/n181_s3
3.648
4.020
i_tm1638/counter_14_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_16_s0
3.311
3.644
i_tm1638/n179_s3
3.648
4.020
i_tm1638/counter_16_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_17_s0
3.311
3.644
i_tm1638/n178_s3
3.648
4.020
i_tm1638/counter_17_s0
4.020
=====
HOLD
0.710
0.895
0.185
i_lcd/V_PixelCount_0_s1
0.185
0.518
i_lcd/n65_s2
0.523
0.895
i_lcd/V_PixelCount_0_s1
0.895
=====
HOLD
0.710
0.895
0.185
i_lcd/V_PixelCount_13_s1
0.185
0.518
i_lcd/n52_s1
0.523
0.895
i_lcd/V_PixelCount_13_s1
0.895
=====
HOLD
0.710
0.895
0.185
i_lcd/H_PixelCount_0_s0
0.185
0.518
i_lcd/n113_s3
0.523
0.895
i_lcd/H_PixelCount_0_s0
0.895
