#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Sat Jan 17 22:12:07 2026
# Process ID         : 45016
# Current directory  : /home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.runs/impl_1
# Command line       : vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file           : /home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.runs/impl_1/design_1_wrapper.vdi
# Journal file       : /home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.runs/impl_1/vivado.jou
# Running On         : szymon
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : AMD Ryzen 7 4700U with Radeon Graphics
# CPU Frequency      : 2323.436 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 8
# Host memory        : 16157 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20452 MB
# Available Virtual  : 13376 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/ImgSharpeningFilter'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/szymon/tools/Xilinx/2025.1/Vivado/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z007sclg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint '/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.gen/sources_1/bd/design_1/ip/design_1_ImgSharpeningFilter_0_0/design_1_ImgSharpeningFilter_0_0.dcp' for cell 'design_1_i/ImgSharpeningFilter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/led_green'
INFO: [Project 1-454] Reading design checkpoint '/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/led_red'
INFO: [Project 1-454] Reading design checkpoint '/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 1751.672 ; gain = 0.000 ; free physical = 5756 ; free virtual = 12061
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Finished Parsing XDC File [/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Parsing XDC File [/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/led_red/U0'
Finished Parsing XDC File [/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/led_red/U0'
Parsing XDC File [/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/led_green/U0'
Finished Parsing XDC File [/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/led_green/U0'
Parsing XDC File [/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.srcs/constrs_1/new/physical.xdc]
Finished Parsing XDC File [/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.srcs/constrs_1/new/physical.xdc]
INFO: [Project 1-1714] 62 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2469.824 ; gain = 0.000 ; free physical = 5165 ; free virtual = 11456
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2469.859 ; gain = 922.523 ; free physical = 5165 ; free virtual = 11454
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2508.512 ; gain = 38.652 ; free physical = 5152 ; free virtual = 11443

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 27e4d94e0

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2508.512 ; gain = 0.000 ; free physical = 5160 ; free virtual = 11450

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 27e4d94e0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2812.410 ; gain = 0.000 ; free physical = 4832 ; free virtual = 11124

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 27e4d94e0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2812.410 ; gain = 0.000 ; free physical = 4832 ; free virtual = 11124
Phase 1 Initialization | Checksum: 27e4d94e0

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2812.410 ; gain = 0.000 ; free physical = 4832 ; free virtual = 11124

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 27e4d94e0

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2812.410 ; gain = 0.000 ; free physical = 4831 ; free virtual = 11123

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 27e4d94e0

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2812.410 ; gain = 0.000 ; free physical = 4831 ; free virtual = 11123
Phase 2 Timer Update And Timing Data Collection | Checksum: 27e4d94e0

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2812.410 ; gain = 0.000 ; free physical = 4831 ; free virtual = 11123

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 15 pins
INFO: [Opt 31-138] Pushed 5 inverter(s) to 21 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 28a2ee3b9

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2812.410 ; gain = 0.000 ; free physical = 4831 ; free virtual = 11124
Retarget | Checksum: 28a2ee3b9
INFO: [Opt 31-389] Phase Retarget created 31 cells and removed 63 cells
INFO: [Opt 31-1021] In phase Retarget, 100 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 4 Constant propagation | Checksum: 307a7069c

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2812.410 ; gain = 0.000 ; free physical = 4831 ; free virtual = 11124
Constant propagation | Checksum: 307a7069c
INFO: [Opt 31-389] Phase Constant propagation created 44 cells and removed 82 cells
INFO: [Opt 31-1021] In phase Constant propagation, 100 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.410 ; gain = 0.000 ; free physical = 4831 ; free virtual = 11123
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.410 ; gain = 0.000 ; free physical = 4831 ; free virtual = 11123
Phase 5 Sweep | Checksum: 28cb0a87d

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2812.410 ; gain = 0.000 ; free physical = 4831 ; free virtual = 11123
Sweep | Checksum: 28cb0a87d
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 234 cells
INFO: [Opt 31-1021] In phase Sweep, 125 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 28cb0a87d

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2844.426 ; gain = 32.016 ; free physical = 4822 ; free virtual = 11116
BUFG optimization | Checksum: 28cb0a87d
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 28cb0a87d

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2844.426 ; gain = 32.016 ; free physical = 4821 ; free virtual = 11115
Shift Register Optimization | Checksum: 28cb0a87d
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 262da2264

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2844.426 ; gain = 32.016 ; free physical = 4817 ; free virtual = 11111
Post Processing Netlist | Checksum: 262da2264
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 120 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 244e1e289

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2844.426 ; gain = 32.016 ; free physical = 4816 ; free virtual = 11111

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2844.426 ; gain = 0.000 ; free physical = 4816 ; free virtual = 11111
Phase 9.2 Verifying Netlist Connectivity | Checksum: 244e1e289

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2844.426 ; gain = 32.016 ; free physical = 4816 ; free virtual = 11111
Phase 9 Finalization | Checksum: 244e1e289

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2844.426 ; gain = 32.016 ; free physical = 4816 ; free virtual = 11111
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              31  |              63  |                                            100  |
|  Constant propagation         |              44  |              82  |                                            100  |
|  Sweep                        |               0  |             234  |                                            125  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            120  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 244e1e289

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2844.426 ; gain = 32.016 ; free physical = 4816 ; free virtual = 11111

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 244e1e289

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2844.426 ; gain = 0.000 ; free physical = 4816 ; free virtual = 11111

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 244e1e289

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2844.426 ; gain = 0.000 ; free physical = 4816 ; free virtual = 11111

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2844.426 ; gain = 0.000 ; free physical = 4816 ; free virtual = 11111
Ending Netlist Obfuscation Task | Checksum: 244e1e289

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2844.426 ; gain = 0.000 ; free physical = 4816 ; free virtual = 11111
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2869.207 ; gain = 0.000 ; free physical = 4811 ; free virtual = 11097
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2869.207 ; gain = 0.000 ; free physical = 4811 ; free virtual = 11097
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2869.207 ; gain = 0.000 ; free physical = 4811 ; free virtual = 11097
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2869.207 ; gain = 0.000 ; free physical = 4811 ; free virtual = 11097
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2869.207 ; gain = 0.000 ; free physical = 4811 ; free virtual = 11097
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2869.207 ; gain = 0.000 ; free physical = 4810 ; free virtual = 11096
Write Physdb Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2869.207 ; gain = 0.000 ; free physical = 4810 ; free virtual = 11096
INFO: [Common 17-1381] The checkpoint '/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2939.238 ; gain = 0.000 ; free physical = 4700 ; free virtual = 11013
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 165ccb81d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2939.238 ; gain = 0.000 ; free physical = 4699 ; free virtual = 11013
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2939.238 ; gain = 0.000 ; free physical = 4692 ; free virtual = 11004

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a5110ede

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2939.238 ; gain = 0.000 ; free physical = 4644 ; free virtual = 10960

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1809471d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2978.281 ; gain = 39.043 ; free physical = 4606 ; free virtual = 10916

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1809471d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2978.281 ; gain = 39.043 ; free physical = 4599 ; free virtual = 10909
Phase 1 Placer Initialization | Checksum: 1809471d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2978.281 ; gain = 39.043 ; free physical = 4598 ; free virtual = 10908

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 208a7563e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2978.281 ; gain = 39.043 ; free physical = 4650 ; free virtual = 10961

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1992a24b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2978.281 ; gain = 39.043 ; free physical = 4641 ; free virtual = 10952

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1992a24b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2978.281 ; gain = 39.043 ; free physical = 4640 ; free virtual = 10951

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2486f3e51

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2978.281 ; gain = 39.043 ; free physical = 4676 ; free virtual = 10988

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2486f3e51

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2978.281 ; gain = 39.043 ; free physical = 4675 ; free virtual = 10988

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 126 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 45 nets or LUTs. Breaked 0 LUT, combined 45 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2978.281 ; gain = 0.000 ; free physical = 4671 ; free virtual = 10987

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             45  |                    45  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             45  |                    45  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 196a23581

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2978.281 ; gain = 39.043 ; free physical = 4671 ; free virtual = 10987
Phase 2.5 Global Place Phase2 | Checksum: 16a113b14

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2978.281 ; gain = 39.043 ; free physical = 4670 ; free virtual = 10987
Phase 2 Global Placement | Checksum: 16a113b14

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2978.281 ; gain = 39.043 ; free physical = 4670 ; free virtual = 10987

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bb9cf723

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2978.281 ; gain = 39.043 ; free physical = 4670 ; free virtual = 10987

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b6f9912c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2978.281 ; gain = 39.043 ; free physical = 4662 ; free virtual = 10977

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 293e63722

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2978.281 ; gain = 39.043 ; free physical = 4661 ; free virtual = 10975

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d316955e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2978.281 ; gain = 39.043 ; free physical = 4657 ; free virtual = 10975

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2bf2c50d8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2978.281 ; gain = 39.043 ; free physical = 4640 ; free virtual = 10957

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 21d559306

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2978.281 ; gain = 39.043 ; free physical = 4629 ; free virtual = 10949

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 156651d4a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2978.281 ; gain = 39.043 ; free physical = 4625 ; free virtual = 10945
Phase 3 Detail Placement | Checksum: 156651d4a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2978.281 ; gain = 39.043 ; free physical = 4624 ; free virtual = 10946

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b971b568

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=11.983 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d270047a

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2978.281 ; gain = 0.000 ; free physical = 4616 ; free virtual = 10935
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1fbc613f2

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2978.281 ; gain = 0.000 ; free physical = 4616 ; free virtual = 10935
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b971b568

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2978.281 ; gain = 39.043 ; free physical = 4616 ; free virtual = 10935

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=11.983. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 15365b7db

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2978.281 ; gain = 39.043 ; free physical = 4616 ; free virtual = 10935

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2978.281 ; gain = 39.043 ; free physical = 4616 ; free virtual = 10935
Phase 4.1 Post Commit Optimization | Checksum: 15365b7db

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2978.281 ; gain = 39.043 ; free physical = 4616 ; free virtual = 10935

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15365b7db

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2978.281 ; gain = 39.043 ; free physical = 4616 ; free virtual = 10935

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 15365b7db

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2978.281 ; gain = 39.043 ; free physical = 4616 ; free virtual = 10935
Phase 4.3 Placer Reporting | Checksum: 15365b7db

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2978.281 ; gain = 39.043 ; free physical = 4616 ; free virtual = 10935

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2978.281 ; gain = 0.000 ; free physical = 4616 ; free virtual = 10935

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2978.281 ; gain = 39.043 ; free physical = 4616 ; free virtual = 10935
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 121a1e54a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2978.281 ; gain = 39.043 ; free physical = 4616 ; free virtual = 10935
Ending Placer Task | Checksum: eaed16f5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2978.281 ; gain = 39.043 ; free physical = 4616 ; free virtual = 10935
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2978.281 ; gain = 0.000 ; free physical = 4608 ; free virtual = 10928
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2978.281 ; gain = 0.000 ; free physical = 4602 ; free virtual = 10922
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2978.281 ; gain = 0.000 ; free physical = 4602 ; free virtual = 10917
Wrote PlaceDB: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2978.281 ; gain = 0.000 ; free physical = 4596 ; free virtual = 10913
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2978.281 ; gain = 0.000 ; free physical = 4596 ; free virtual = 10913
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2978.281 ; gain = 0.000 ; free physical = 4596 ; free virtual = 10913
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2978.281 ; gain = 0.000 ; free physical = 4595 ; free virtual = 10912
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2978.281 ; gain = 0.000 ; free physical = 4594 ; free virtual = 10913
Write Physdb Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2978.281 ; gain = 0.000 ; free physical = 4594 ; free virtual = 10913
INFO: [Common 17-1381] The checkpoint '/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2978.281 ; gain = 0.000 ; free physical = 4568 ; free virtual = 10888
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 11.983 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2978.281 ; gain = 0.000 ; free physical = 4566 ; free virtual = 10887
Wrote PlaceDB: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2978.281 ; gain = 0.000 ; free physical = 4556 ; free virtual = 10878
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2978.281 ; gain = 0.000 ; free physical = 4556 ; free virtual = 10878
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2978.281 ; gain = 0.000 ; free physical = 4556 ; free virtual = 10878
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2978.281 ; gain = 0.000 ; free physical = 4555 ; free virtual = 10878
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2978.281 ; gain = 0.000 ; free physical = 4554 ; free virtual = 10878
Write Physdb Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2978.281 ; gain = 0.000 ; free physical = 4554 ; free virtual = 10878
INFO: [Common 17-1381] The checkpoint '/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2036eb62 ConstDB: 0 ShapeSum: 24d63b9b RouteDB: a5dfeff8
Post Restoration Checksum: NetGraph: 71ad3515 | NumContArr: f4d451b | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2064c6f6a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3007.266 ; gain = 28.984 ; free physical = 4404 ; free virtual = 10740

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2064c6f6a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3007.266 ; gain = 28.984 ; free physical = 4404 ; free virtual = 10741

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2064c6f6a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3007.266 ; gain = 28.984 ; free physical = 4404 ; free virtual = 10741
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 18c105eda

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3035.328 ; gain = 57.047 ; free physical = 4396 ; free virtual = 10735
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.931 | TNS=0.000  | WHS=-0.143 | THS=-22.388|


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 14382fc47

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3051.328 ; gain = 73.047 ; free physical = 4380 ; free virtual = 10718

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00154842 %
  Global Horizontal Routing Utilization  = 0.0066636 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1805
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1805
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 21f424189

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3051.328 ; gain = 73.047 ; free physical = 4380 ; free virtual = 10718

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 21f424189

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3051.328 ; gain = 73.047 ; free physical = 4380 ; free virtual = 10718

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1d3c05790

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3051.328 ; gain = 73.047 ; free physical = 4372 ; free virtual = 10720
Phase 4 Initial Routing | Checksum: 1d3c05790

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3051.328 ; gain = 73.047 ; free physical = 4367 ; free virtual = 10706

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.569 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 3622a8532

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3051.328 ; gain = 73.047 ; free physical = 4356 ; free virtual = 10694

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.569 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1e67c2a71

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3051.328 ; gain = 73.047 ; free physical = 4356 ; free virtual = 10694

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.569 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 20b7ca364

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3051.328 ; gain = 73.047 ; free physical = 4356 ; free virtual = 10694
Phase 5 Rip-up And Reroute | Checksum: 20b7ca364

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3051.328 ; gain = 73.047 ; free physical = 4356 ; free virtual = 10694

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 20b7ca364

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3051.328 ; gain = 73.047 ; free physical = 4356 ; free virtual = 10694

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 20b7ca364

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3051.328 ; gain = 73.047 ; free physical = 4356 ; free virtual = 10694
Phase 6 Delay and Skew Optimization | Checksum: 20b7ca364

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3051.328 ; gain = 73.047 ; free physical = 4356 ; free virtual = 10694

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.684 | TNS=0.000  | WHS=0.088  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1a7f3b951

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3051.328 ; gain = 73.047 ; free physical = 4356 ; free virtual = 10694
Phase 7 Post Hold Fix | Checksum: 1a7f3b951

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3051.328 ; gain = 73.047 ; free physical = 4356 ; free virtual = 10694

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.444398 %
  Global Horizontal Routing Utilization  = 0.623851 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1a7f3b951

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3051.328 ; gain = 73.047 ; free physical = 4356 ; free virtual = 10694

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1a7f3b951

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3051.328 ; gain = 73.047 ; free physical = 4356 ; free virtual = 10694

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 200638553

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3051.328 ; gain = 73.047 ; free physical = 4356 ; free virtual = 10695

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 200638553

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3051.328 ; gain = 73.047 ; free physical = 4356 ; free virtual = 10695

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.684 | TNS=0.000  | WHS=0.088  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 200638553

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3051.328 ; gain = 73.047 ; free physical = 4356 ; free virtual = 10695
Total Elapsed time in route_design: 9.7 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 209f432c7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3051.328 ; gain = 73.047 ; free physical = 4356 ; free virtual = 10695
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 209f432c7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3051.328 ; gain = 73.047 ; free physical = 4356 ; free virtual = 10695

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3051.328 ; gain = 73.047 ; free physical = 4356 ; free virtual = 10695
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
123 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3210.277 ; gain = 0.000 ; free physical = 4206 ; free virtual = 10551
Wrote PlaceDB: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3210.277 ; gain = 0.000 ; free physical = 4204 ; free virtual = 10551
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3210.277 ; gain = 0.000 ; free physical = 4204 ; free virtual = 10551
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3210.277 ; gain = 0.000 ; free physical = 4204 ; free virtual = 10551
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3210.277 ; gain = 0.000 ; free physical = 4204 ; free virtual = 10551
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3210.277 ; gain = 0.000 ; free physical = 4204 ; free virtual = 10552
Write Physdb Complete: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3210.277 ; gain = 0.000 ; free physical = 4204 ; free virtual = 10553
INFO: [Common 17-1381] The checkpoint '/home/szymon/Desktop/CORA_Z7/projekt/BlockDesign/hw_bd.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Jan 17 22:12:50 2026...
