// Seed: 1168154162
module module_0 ();
  always_comb @(posedge 1 or negedge 1) begin
    id_1 <= 1;
  end
  wire id_2;
  wire id_3;
  integer id_4;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    input supply1 id_2,
    output wand id_3,
    output supply1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    output supply0 id_7,
    input wand id_8,
    input tri id_9,
    output uwire id_10,
    input uwire id_11,
    input wor id_12,
    input wor id_13,
    output uwire id_14,
    output uwire id_15,
    input uwire id_16,
    output supply0 id_17,
    input tri id_18,
    input wor id_19,
    output tri1 id_20,
    input tri id_21,
    output wand id_22,
    input supply1 id_23,
    output wand id_24,
    input wire id_25
);
  id_27 :
  assert property (@(posedge id_21) id_11)
  else $display("");
  module_0();
endmodule
