##########################################################################################################
#File: vmulhsu_vvCase-1.txt
#Brief: Test Configuration VLEN=SEW,LMUL=8,VL=8 : spills of V[vd=0]
#Details: high signed vs2*unsigned vs1 MUL v1:=[8:15] and v2[16:23] and stores result in vd:=[0:7], no inter-element carries
##########################################################################################################

#Input:

VS2:16
VS1:8
XLEN:64
SEW:32
LMUL:8
VD:0
VSTART:0
VLEN:32
VL:8
VM:1

V0	[55|55|55|55]
V1	[55|55|55|55]
V2	[55|55|55|55]
V3	[55|55|55|55]
V4	[55|55|55|55]
V5	[55|55|55|55]
V6	[55|55|55|55]
V7	[55|55|55|55]
V8	[ff|ff|ff|ee]
V9	[10|10|10|1a]
V10	[8b|0a|aa|08]
V11	[8f|fe|fd|0c]
V12	[18|14|31|10]
V13	[ee|dd|cc|ee]
V14	[1b|1a|19|18]
V15	[ee|ee|ee|ee]
V16	[13|16|12|10]
V17	[ff|ff|fd|ff]
V18	[ff|ff|ff|dd]
V19	[10|1e|1e|10]
V20	[10|33|00|20]
V21	[ee|ee|ee|ee]
V22	[cc|cc|cc|cc]
V23	[13|17|1a|1f]
V24	[00|00|00|00]
V25	[00|00|00|00]
V26	[00|00|00|00]
V27	[00|00|00|00]
V28	[00|00|00|00]
V29	[00|00|00|00]
V30	[00|00|00|00]
V31	[00|00|00|00]

#Output:

V0  [13|16|12|0e]
V1	[ff|ff|ff|df]
V2	[ff|ff|ff|ec]
V3	[09|10|e0|9b]
V4	[01|86|0f|19]
V5	[f0|13|58|bc]
V6	[fa|94|61|61]
V7	[11|d1|4b|94]
V8	[ff|ff|ff|ee]
V9	[10|10|10|1a]
V10	[8b|0a|aa|08]
V11	[8f|fe|fd|0c]
V12	[18|14|31|10]
V13	[ee|dd|cc|ee]
V14	[1b|1a|19|18]
V15	[ee|ee|ee|ee]
V16	[13|16|12|10]
V17	[ff|ff|fd|ff]
V18	[ff|ff|ff|dd]
V19	[10|1e|1e|10]
V20	[10|33|00|20]
V21	[ee|ee|ee|ee]
V22	[cc|cc|cc|cc]
V23	[13|17|1a|1f]
V24	[00|00|00|00]
V25	[00|00|00|00]
V26	[00|00|00|00]
V27	[00|00|00|00]
V28	[00|00|00|00]
V29	[00|00|00|00]
V30	[00|00|00|00]
V31	[00|00|00|00]

EXCEPTION:0
