A8.v,verilog,xil_defaultlib,../../../../lab5bpMod.gen/sources_1/ip/A8/sim/A8.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
