#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002712f34b8c0 .scope module, "xin_rom_tb" "xin_rom_tb" 2 4;
 .timescale -9 -12;
P_000002712f3d3290 .param/l "ADDR_WIDTH" 0 2 7, +C4<00000000000000000000000000000110>;
P_000002712f3d32c8 .param/l "DATA_WIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
P_000002712f3d3300 .param/l "ROM_DEPTH" 0 2 8, +C4<00000000000000000000000000110001>;
L_000002712f457250 .functor BUFZ 6, v000002712f4062e0_0, C4<000000>, C4<000000>, C4<000000>;
v000002712f3f7c40_0 .var "clk", 0 0;
v000002712f406240_0 .net "rom_addr", 5 0, L_000002712f457250;  1 drivers
v000002712f4062e0_0 .var "rom_addr_count", 5 0;
v000002712f404bc0_0 .net "rom_data", 31 0, v000002712f3d30e0_0;  1 drivers
v000002712f404c60_0 .var "rst_flag", 0 0;
E_000002712f407ce0 .event posedge, v000002712f3f7c40_0;
E_000002712f407e60 .event anyedge, v000002712f4062e0_0;
S_000002712f34ba50 .scope module, "XIN_ROM" "ROM_XIN_3" 2 52, 3 1 0, S_000002712f34b8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "addr";
    .port_info 1 /OUTPUT 32 "data";
P_000002712f34bbe0 .param/l "ADDR_WIDTH" 0 3 3, +C4<00000000000000000000000000000110>;
P_000002712f34bc18 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000100000>;
P_000002712f34bc50 .param/l "ROM_DEPTH" 0 3 4, +C4<00000000000000000000000000110001>;
v000002712f3d3550_0 .net "addr", 5 0, L_000002712f457250;  alias, 1 drivers
v000002712f3d30e0_0 .var "data", 31 0;
v000002712f3f7ba0 .array "rom", 48 0, 31 0;
v000002712f3f7ba0_0 .array/port v000002712f3f7ba0, 0;
v000002712f3f7ba0_1 .array/port v000002712f3f7ba0, 1;
v000002712f3f7ba0_2 .array/port v000002712f3f7ba0, 2;
E_000002712f407b60/0 .event anyedge, v000002712f3d3550_0, v000002712f3f7ba0_0, v000002712f3f7ba0_1, v000002712f3f7ba0_2;
v000002712f3f7ba0_3 .array/port v000002712f3f7ba0, 3;
v000002712f3f7ba0_4 .array/port v000002712f3f7ba0, 4;
v000002712f3f7ba0_5 .array/port v000002712f3f7ba0, 5;
v000002712f3f7ba0_6 .array/port v000002712f3f7ba0, 6;
E_000002712f407b60/1 .event anyedge, v000002712f3f7ba0_3, v000002712f3f7ba0_4, v000002712f3f7ba0_5, v000002712f3f7ba0_6;
v000002712f3f7ba0_7 .array/port v000002712f3f7ba0, 7;
v000002712f3f7ba0_8 .array/port v000002712f3f7ba0, 8;
v000002712f3f7ba0_9 .array/port v000002712f3f7ba0, 9;
v000002712f3f7ba0_10 .array/port v000002712f3f7ba0, 10;
E_000002712f407b60/2 .event anyedge, v000002712f3f7ba0_7, v000002712f3f7ba0_8, v000002712f3f7ba0_9, v000002712f3f7ba0_10;
v000002712f3f7ba0_11 .array/port v000002712f3f7ba0, 11;
v000002712f3f7ba0_12 .array/port v000002712f3f7ba0, 12;
v000002712f3f7ba0_13 .array/port v000002712f3f7ba0, 13;
v000002712f3f7ba0_14 .array/port v000002712f3f7ba0, 14;
E_000002712f407b60/3 .event anyedge, v000002712f3f7ba0_11, v000002712f3f7ba0_12, v000002712f3f7ba0_13, v000002712f3f7ba0_14;
v000002712f3f7ba0_15 .array/port v000002712f3f7ba0, 15;
v000002712f3f7ba0_16 .array/port v000002712f3f7ba0, 16;
v000002712f3f7ba0_17 .array/port v000002712f3f7ba0, 17;
v000002712f3f7ba0_18 .array/port v000002712f3f7ba0, 18;
E_000002712f407b60/4 .event anyedge, v000002712f3f7ba0_15, v000002712f3f7ba0_16, v000002712f3f7ba0_17, v000002712f3f7ba0_18;
v000002712f3f7ba0_19 .array/port v000002712f3f7ba0, 19;
v000002712f3f7ba0_20 .array/port v000002712f3f7ba0, 20;
v000002712f3f7ba0_21 .array/port v000002712f3f7ba0, 21;
v000002712f3f7ba0_22 .array/port v000002712f3f7ba0, 22;
E_000002712f407b60/5 .event anyedge, v000002712f3f7ba0_19, v000002712f3f7ba0_20, v000002712f3f7ba0_21, v000002712f3f7ba0_22;
v000002712f3f7ba0_23 .array/port v000002712f3f7ba0, 23;
v000002712f3f7ba0_24 .array/port v000002712f3f7ba0, 24;
v000002712f3f7ba0_25 .array/port v000002712f3f7ba0, 25;
v000002712f3f7ba0_26 .array/port v000002712f3f7ba0, 26;
E_000002712f407b60/6 .event anyedge, v000002712f3f7ba0_23, v000002712f3f7ba0_24, v000002712f3f7ba0_25, v000002712f3f7ba0_26;
v000002712f3f7ba0_27 .array/port v000002712f3f7ba0, 27;
v000002712f3f7ba0_28 .array/port v000002712f3f7ba0, 28;
v000002712f3f7ba0_29 .array/port v000002712f3f7ba0, 29;
v000002712f3f7ba0_30 .array/port v000002712f3f7ba0, 30;
E_000002712f407b60/7 .event anyedge, v000002712f3f7ba0_27, v000002712f3f7ba0_28, v000002712f3f7ba0_29, v000002712f3f7ba0_30;
v000002712f3f7ba0_31 .array/port v000002712f3f7ba0, 31;
v000002712f3f7ba0_32 .array/port v000002712f3f7ba0, 32;
v000002712f3f7ba0_33 .array/port v000002712f3f7ba0, 33;
v000002712f3f7ba0_34 .array/port v000002712f3f7ba0, 34;
E_000002712f407b60/8 .event anyedge, v000002712f3f7ba0_31, v000002712f3f7ba0_32, v000002712f3f7ba0_33, v000002712f3f7ba0_34;
v000002712f3f7ba0_35 .array/port v000002712f3f7ba0, 35;
v000002712f3f7ba0_36 .array/port v000002712f3f7ba0, 36;
v000002712f3f7ba0_37 .array/port v000002712f3f7ba0, 37;
v000002712f3f7ba0_38 .array/port v000002712f3f7ba0, 38;
E_000002712f407b60/9 .event anyedge, v000002712f3f7ba0_35, v000002712f3f7ba0_36, v000002712f3f7ba0_37, v000002712f3f7ba0_38;
v000002712f3f7ba0_39 .array/port v000002712f3f7ba0, 39;
v000002712f3f7ba0_40 .array/port v000002712f3f7ba0, 40;
v000002712f3f7ba0_41 .array/port v000002712f3f7ba0, 41;
v000002712f3f7ba0_42 .array/port v000002712f3f7ba0, 42;
E_000002712f407b60/10 .event anyedge, v000002712f3f7ba0_39, v000002712f3f7ba0_40, v000002712f3f7ba0_41, v000002712f3f7ba0_42;
v000002712f3f7ba0_43 .array/port v000002712f3f7ba0, 43;
v000002712f3f7ba0_44 .array/port v000002712f3f7ba0, 44;
v000002712f3f7ba0_45 .array/port v000002712f3f7ba0, 45;
v000002712f3f7ba0_46 .array/port v000002712f3f7ba0, 46;
E_000002712f407b60/11 .event anyedge, v000002712f3f7ba0_43, v000002712f3f7ba0_44, v000002712f3f7ba0_45, v000002712f3f7ba0_46;
v000002712f3f7ba0_47 .array/port v000002712f3f7ba0, 47;
v000002712f3f7ba0_48 .array/port v000002712f3f7ba0, 48;
E_000002712f407b60/12 .event anyedge, v000002712f3f7ba0_47, v000002712f3f7ba0_48;
E_000002712f407b60 .event/or E_000002712f407b60/0, E_000002712f407b60/1, E_000002712f407b60/2, E_000002712f407b60/3, E_000002712f407b60/4, E_000002712f407b60/5, E_000002712f407b60/6, E_000002712f407b60/7, E_000002712f407b60/8, E_000002712f407b60/9, E_000002712f407b60/10, E_000002712f407b60/11, E_000002712f407b60/12;
    .scope S_000002712f34ba50;
T_0 ;
    %wait E_000002712f407b60;
    %load/vec4 v000002712f3d3550_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002712f3f7ba0, 4;
    %store/vec4 v000002712f3d30e0_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002712f34b8c0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002712f3f7c40_0, 0, 1;
T_1.0 ;
    %delay 5000, 0;
    %load/vec4 v000002712f3f7c40_0;
    %inv;
    %store/vec4 v000002712f3f7c40_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_000002712f34b8c0;
T_2 ;
    %vpi_call 2 24 "$readmemb", "D:\134Internship\134verilog\134TM_states\134input_number_3.mem", v000002712f3f7ba0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002712f404c60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002712f404c60_0, 0, 1;
    %vpi_call 2 29 "$monitor", "Time: %0t | rom data: %b |", $time, v000002712f404bc0_0 {0 0 0};
T_2.0 ;
    %load/vec4 v000002712f4062e0_0;
    %pushi/vec4 48, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.1, 6;
    %wait E_000002712f407e60;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000002712f34b8c0;
T_3 ;
    %wait E_000002712f407ce0;
    %load/vec4 v000002712f404c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002712f4062e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002712f406240_0;
    %cmpi/u 49, 0, 6;
    %jmp/0xz  T_3.2, 5;
    %load/vec4 v000002712f4062e0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000002712f4062e0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "xin_rom_tb.v";
    "xin_rom_3.v";
