

================================================================
== Vitis HLS Report for 'stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2'
================================================================
* Date:           Wed Mar 29 23:43:13 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        stencil2d
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.657 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3923|     3923|  19.615 us|  19.615 us|  3923|  3923|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1_VITIS_LOOP_10_2  |     3921|     3921|         7|          5|          1|   784|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 5, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add21_lcssa_lcssa_phi = alloca i32 1"   --->   Operation 10 'alloca' 'add21_lcssa_lcssa_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 11 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 12 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sol, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %orig, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%filter_load_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_8"   --->   Operation 16 'read' 'filter_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%filter_load_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_7"   --->   Operation 17 'read' 'filter_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%filter_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_6"   --->   Operation 18 'read' 'filter_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%filter_load_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_5"   --->   Operation 19 'read' 'filter_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%filter_load_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_4"   --->   Operation 20 'read' 'filter_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%filter_load_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_3"   --->   Operation 21 'read' 'filter_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%filter_load_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_2"   --->   Operation 22 'read' 'filter_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%filter_load_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_1"   --->   Operation 23 'read' 'filter_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%filter_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load"   --->   Operation 24 'read' 'filter_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %r"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %c"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_13_3"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%r_1 = load i5 %r"   --->   Operation 29 'load' 'r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:8]   --->   Operation 30 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %r_1, i5 0"   --->   Operation 31 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %r_1, i1 0"   --->   Operation 32 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i6 %p_shl1"   --->   Operation 33 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.78ns)   --->   "%empty = sub i10 %p_shl, i10 %p_shl1_cast"   --->   Operation 34 'sub' 'empty' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.78ns)   --->   "%empty_6 = add i5 %r_1, i5 1"   --->   Operation 35 'add' 'empty_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl2_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_6, i5 0"   --->   Operation 36 'bitconcatenate' 'p_shl2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl3_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_6, i1 0"   --->   Operation 37 'bitconcatenate' 'p_shl3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl3_1_cast = zext i6 %p_shl3_1"   --->   Operation 38 'zext' 'p_shl3_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.78ns)   --->   "%empty_7 = sub i10 %p_shl2_1, i10 %p_shl3_1_cast"   --->   Operation 39 'sub' 'empty_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.78ns)   --->   "%empty_8 = add i5 %r_1, i5 2"   --->   Operation 40 'add' 'empty_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl2_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_8, i5 0"   --->   Operation 41 'bitconcatenate' 'p_shl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl3_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_8, i1 0"   --->   Operation 42 'bitconcatenate' 'p_shl3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl3_2_cast = zext i6 %p_shl3_2"   --->   Operation 43 'zext' 'p_shl3_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.78ns)   --->   "%empty_9 = sub i10 %p_shl2_2, i10 %p_shl3_2_cast"   --->   Operation 44 'sub' 'empty_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 45 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.91ns)   --->   "%icmp_ln8 = icmp_eq  i10 %indvar_flatten_load, i10 784" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:8]   --->   Operation 46 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.78ns)   --->   "%add_ln8 = add i10 %indvar_flatten_load, i10 1" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:8]   --->   Operation 47 'add' 'add_ln8' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %for.inc32, void %for.end34.exitStub" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:8]   --->   Operation 48 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%c_load = load i5 %c" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:10]   --->   Operation 49 'load' 'c_load' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.75ns)   --->   "%icmp_ln10 = icmp_eq  i5 %c_load, i5 28" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:10]   --->   Operation 50 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.41ns)   --->   "%select_ln8 = select i1 %icmp_ln10, i5 0, i5 %c_load" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:8]   --->   Operation 51 'select' 'select_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln17)   --->   "%select_ln8_1 = select i1 %icmp_ln10, i10 %empty_7, i10 %empty" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:8]   --->   Operation 52 'select' 'select_ln8_1' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln17_3)   --->   "%select_ln8_2 = select i1 %icmp_ln10, i10 %empty_9, i10 %empty_7" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:8]   --->   Operation 53 'select' 'select_ln8_2' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.78ns)   --->   "%p_mid110 = add i5 %r_1, i5 3"   --->   Operation 54 'add' 'p_mid110' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_shl2_2_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %p_mid110, i5 0"   --->   Operation 55 'bitconcatenate' 'p_shl2_2_mid1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_shl3_2_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %p_mid110, i1 0"   --->   Operation 56 'bitconcatenate' 'p_shl3_2_mid1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl3_2_cast_mid1 = zext i6 %p_shl3_2_mid1"   --->   Operation 57 'zext' 'p_shl3_2_cast_mid1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.78ns)   --->   "%p_mid112 = sub i10 %p_shl2_2_mid1, i10 %p_shl3_2_cast_mid1"   --->   Operation 58 'sub' 'p_mid112' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln17_6)   --->   "%select_ln8_3 = select i1 %icmp_ln10, i10 %p_mid112, i10 %empty_9" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:8]   --->   Operation 59 'select' 'select_ln8_3' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i5 %select_ln8" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 60 'zext' 'zext_ln17_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln17 = add i10 %select_ln8_1, i10 %zext_ln17_3" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 61 'add' 'add_ln17' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln17_4 = zext i10 %add_ln17" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 62 'zext' 'zext_ln17_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%orig_addr = getelementptr i32 %orig, i64 0, i64 %zext_ln17_4" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 63 'getelementptr' 'orig_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (1.23ns)   --->   "%orig_load = load i10 %orig_addr" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 64 'load' 'orig_load' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_1 : Operation 65 [1/1] (0.78ns)   --->   "%add_ln17_1 = add i10 %add_ln17, i10 1" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 65 'add' 'add_ln17_1' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln17_5 = zext i10 %add_ln17_1" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 66 'zext' 'zext_ln17_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%orig_addr_1 = getelementptr i32 %orig, i64 0, i64 %zext_ln17_5" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 67 'getelementptr' 'orig_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (1.23ns)   --->   "%orig_load_1 = load i10 %orig_addr_1" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 68 'load' 'orig_load_1' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_1 : Operation 69 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln17_3 = add i10 %select_ln8_2, i10 %zext_ln17_3" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 69 'add' 'add_ln17_3' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln17_6 = add i10 %select_ln8_3, i10 %zext_ln17_3" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 70 'add' 'add_ln17_6' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln10 = store i10 %add_ln8, i10 %indvar_flatten" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:10]   --->   Operation 71 'store' 'store_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.65>
ST_2 : Operation 72 [1/2] (1.23ns)   --->   "%orig_load = load i10 %orig_addr" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 72 'load' 'orig_load' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_2 : Operation 73 [1/1] (3.42ns)   --->   "%mul_ln17 = mul i32 %orig_load, i32 %filter_load_read" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 73 'mul' 'mul_ln17' <Predicate = (!icmp_ln8)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/2] (1.23ns)   --->   "%orig_load_1 = load i10 %orig_addr_1" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 74 'load' 'orig_load_1' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_2 : Operation 75 [1/1] (3.42ns)   --->   "%mul_ln17_1 = mul i32 %orig_load_1, i32 %filter_load_1_read" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 75 'mul' 'mul_ln17_1' <Predicate = (!icmp_ln8)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.78ns)   --->   "%add_ln17_2 = add i10 %add_ln17, i10 2" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 76 'add' 'add_ln17_2' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln17_6 = zext i10 %add_ln17_2" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 77 'zext' 'zext_ln17_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%orig_addr_2 = getelementptr i32 %orig, i64 0, i64 %zext_ln17_6" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 78 'getelementptr' 'orig_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 79 [2/2] (1.23ns)   --->   "%orig_load_2 = load i10 %orig_addr_2" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 79 'load' 'orig_load_2' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln17_7 = zext i10 %add_ln17_3" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 80 'zext' 'zext_ln17_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%orig_addr_3 = getelementptr i32 %orig, i64 0, i64 %zext_ln17_7" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 81 'getelementptr' 'orig_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (1.23ns)   --->   "%orig_load_3 = load i10 %orig_addr_3" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 82 'load' 'orig_load_3' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%add21_lcssa_lcssa_phi_load = load i32 %add21_lcssa_lcssa_phi"   --->   Operation 136 'load' 'add21_lcssa_lcssa_phi_load' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add21_lcssa_lcssa_phi_out, i32 %add21_lcssa_lcssa_phi_load"   --->   Operation 137 'write' 'write_ln0' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 138 'ret' 'ret_ln0' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.65>
ST_3 : Operation 83 [1/2] (1.23ns)   --->   "%orig_load_2 = load i10 %orig_addr_2" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 83 'load' 'orig_load_2' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 84 [1/1] (3.42ns)   --->   "%mul_ln17_2 = mul i32 %orig_load_2, i32 %filter_load_2_read" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 84 'mul' 'mul_ln17_2' <Predicate = (!icmp_ln8)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/2] (1.23ns)   --->   "%orig_load_3 = load i10 %orig_addr_3" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 85 'load' 'orig_load_3' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 86 [1/1] (3.42ns)   --->   "%mul_ln17_3 = mul i32 %orig_load_3, i32 %filter_load_3_read" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 86 'mul' 'mul_ln17_3' <Predicate = (!icmp_ln8)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.78ns)   --->   "%add_ln17_4 = add i10 %add_ln17_3, i10 1" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 87 'add' 'add_ln17_4' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln17_8 = zext i10 %add_ln17_4" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 88 'zext' 'zext_ln17_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%orig_addr_4 = getelementptr i32 %orig, i64 0, i64 %zext_ln17_8" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 89 'getelementptr' 'orig_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 90 [2/2] (1.23ns)   --->   "%orig_load_4 = load i10 %orig_addr_4" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 90 'load' 'orig_load_4' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 91 [1/1] (0.78ns)   --->   "%add_ln17_5 = add i10 %add_ln17_3, i10 2" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 91 'add' 'add_ln17_5' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln17_9 = zext i10 %add_ln17_5" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 92 'zext' 'zext_ln17_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%orig_addr_5 = getelementptr i32 %orig, i64 0, i64 %zext_ln17_9" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 93 'getelementptr' 'orig_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 94 [2/2] (1.23ns)   --->   "%orig_load_5 = load i10 %orig_addr_5" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 94 'load' 'orig_load_5' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>

State 4 <SV = 3> <Delay = 4.65>
ST_4 : Operation 95 [1/2] (1.23ns)   --->   "%orig_load_4 = load i10 %orig_addr_4" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 95 'load' 'orig_load_4' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 96 [1/1] (3.42ns)   --->   "%mul_ln17_4 = mul i32 %orig_load_4, i32 %filter_load_4_read" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 96 'mul' 'mul_ln17_4' <Predicate = (!icmp_ln8)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/2] (1.23ns)   --->   "%orig_load_5 = load i10 %orig_addr_5" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 97 'load' 'orig_load_5' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 98 [1/1] (3.42ns)   --->   "%mul_ln17_5 = mul i32 %orig_load_5, i32 %filter_load_5_read" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 98 'mul' 'mul_ln17_5' <Predicate = (!icmp_ln8)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i10 %add_ln17_6" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 99 'zext' 'zext_ln17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%orig_addr_6 = getelementptr i32 %orig, i64 0, i64 %zext_ln17" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 100 'getelementptr' 'orig_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 101 [2/2] (1.23ns)   --->   "%orig_load_6 = load i10 %orig_addr_6" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 101 'load' 'orig_load_6' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 102 [1/1] (0.78ns)   --->   "%add_ln17_7 = add i10 %add_ln17_6, i10 1" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 102 'add' 'add_ln17_7' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i10 %add_ln17_7" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 103 'zext' 'zext_ln17_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%orig_addr_7 = getelementptr i32 %orig, i64 0, i64 %zext_ln17_1" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 104 'getelementptr' 'orig_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 105 [2/2] (1.23ns)   --->   "%orig_load_7 = load i10 %orig_addr_7" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 105 'load' 'orig_load_7' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>

State 5 <SV = 4> <Delay = 4.65>
ST_5 : Operation 106 [1/1] (0.41ns)   --->   "%select_ln8_4 = select i1 %icmp_ln10, i5 %empty_6, i5 %r_1" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:8]   --->   Operation 106 'select' 'select_ln8_4' <Predicate = (!icmp_ln8)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 107 [1/2] (1.23ns)   --->   "%orig_load_6 = load i10 %orig_addr_6" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 107 'load' 'orig_load_6' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 108 [1/1] (3.42ns)   --->   "%mul_ln17_6 = mul i32 %orig_load_6, i32 %filter_load_6_read" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 108 'mul' 'mul_ln17_6' <Predicate = (!icmp_ln8)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/2] (1.23ns)   --->   "%orig_load_7 = load i10 %orig_addr_7" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 109 'load' 'orig_load_7' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 110 [1/1] (3.42ns)   --->   "%mul_ln17_7 = mul i32 %orig_load_7, i32 %filter_load_7_read" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 110 'mul' 'mul_ln17_7' <Predicate = (!icmp_ln8)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.78ns)   --->   "%add_ln17_8 = add i10 %add_ln17_6, i10 2" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 111 'add' 'add_ln17_8' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i10 %add_ln17_8" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 112 'zext' 'zext_ln17_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%orig_addr_8 = getelementptr i32 %orig, i64 0, i64 %zext_ln17_2" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 113 'getelementptr' 'orig_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 114 [2/2] (1.23ns)   --->   "%orig_load_8 = load i10 %orig_addr_8" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 114 'load' 'orig_load_8' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 115 [1/1] (1.01ns)   --->   "%add_ln18_1 = add i32 %mul_ln17_5, i32 %mul_ln17_4" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:18]   --->   Operation 115 'add' 'add_ln18_1' <Predicate = (!icmp_ln8)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.78ns)   --->   "%add_ln10 = add i5 %select_ln8, i5 1" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:10]   --->   Operation 116 'add' 'add_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.42ns)   --->   "%store_ln10 = store i5 %select_ln8_4, i5 %r" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:10]   --->   Operation 117 'store' 'store_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.42>
ST_5 : Operation 118 [1/1] (0.42ns)   --->   "%store_ln10 = store i5 %add_ln10, i5 %c" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:10]   --->   Operation 118 'store' 'store_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 4.65>
ST_6 : Operation 119 [1/2] (1.23ns)   --->   "%orig_load_8 = load i10 %orig_addr_8" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 119 'load' 'orig_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 120 [1/1] (3.42ns)   --->   "%mul_ln17_8 = mul i32 %orig_load_8, i32 %filter_load_8_read" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 120 'mul' 'mul_ln17_8' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (1.01ns)   --->   "%add_ln18 = add i32 %mul_ln17_6, i32 %mul_ln17_7" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:18]   --->   Operation 121 'add' 'add_ln18' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.43>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_8_1_VITIS_LOOP_10_2_str"   --->   Operation 122 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%empty_10 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 123 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 124 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:5]   --->   Operation 125 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_2 = add i32 %add_ln18_1, i32 %add_ln18" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:18]   --->   Operation 126 'add' 'add_ln18_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_3 = add i32 %mul_ln17, i32 %mul_ln17_1" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:18]   --->   Operation 127 'add' 'add_ln18_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_4 = add i32 %mul_ln17_2, i32 %mul_ln17_8" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:18]   --->   Operation 128 'add' 'add_ln18_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 129 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln18_5 = add i32 %add_ln18_4, i32 %mul_ln17_3" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:18]   --->   Operation 129 'add' 'add_ln18_5' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 130 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln18_6 = add i32 %add_ln18_5, i32 %add_ln18_3" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:18]   --->   Operation 130 'add' 'add_ln18_6' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 131 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln18_7 = add i32 %add_ln18_6, i32 %add_ln18_2" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:18]   --->   Operation 131 'add' 'add_ln18_7' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%sol_addr = getelementptr i32 %sol, i64 0, i64 %zext_ln17_4" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:21]   --->   Operation 132 'getelementptr' 'sol_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (1.23ns)   --->   "%store_ln21 = store i32 %add_ln18_7, i10 %sol_addr" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:21]   --->   Operation 133 'store' 'store_ln21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%store_ln10 = store i32 %add_ln18_7, i32 %add21_lcssa_lcssa_phi" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:10]   --->   Operation 134 'store' 'store_ln10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln10 = br void %VITIS_LOOP_13_3" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:10]   --->   Operation 135 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0ns.

 <State 1>: 4.39ns
The critical path consists of the following:
	'alloca' operation ('r') [15]  (0 ns)
	'load' operation ('r') on local variable 'r' [33]  (0 ns)
	'add' operation ('empty_6') [39]  (0.789 ns)
	'sub' operation ('empty_7') [43]  (0.787 ns)
	'select' operation ('select_ln8_1', ../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:8) [59]  (0 ns)
	'add' operation ('add_ln17', ../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17) [71]  (0.787 ns)
	'add' operation ('add_ln17_1', ../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17) [76]  (0.787 ns)
	'getelementptr' operation ('orig_addr_1', ../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17) [78]  (0 ns)
	'load' operation ('orig_load_1', ../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17) on array 'orig' [79]  (1.24 ns)

 <State 2>: 4.66ns
The critical path consists of the following:
	'load' operation ('orig_load', ../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17) on array 'orig' [74]  (1.24 ns)
	'mul' operation ('mul_ln17', ../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17) [75]  (3.42 ns)

 <State 3>: 4.66ns
The critical path consists of the following:
	'load' operation ('orig_load_2', ../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17) on array 'orig' [84]  (1.24 ns)
	'mul' operation ('mul_ln17_2', ../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17) [85]  (3.42 ns)

 <State 4>: 4.66ns
The critical path consists of the following:
	'load' operation ('orig_load_4', ../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17) on array 'orig' [94]  (1.24 ns)
	'mul' operation ('mul_ln17_4', ../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17) [95]  (3.42 ns)

 <State 5>: 4.66ns
The critical path consists of the following:
	'load' operation ('orig_load_6', ../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17) on array 'orig' [104]  (1.24 ns)
	'mul' operation ('mul_ln17_6', ../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17) [105]  (3.42 ns)

 <State 6>: 4.66ns
The critical path consists of the following:
	'load' operation ('orig_load_8', ../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17) on array 'orig' [114]  (1.24 ns)
	'mul' operation ('mul_ln17_8', ../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17) [115]  (3.42 ns)

 <State 7>: 3.43ns
The critical path consists of the following:
	'add' operation ('add_ln18_4', ../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:18) [120]  (0 ns)
	'add' operation ('add_ln18_5', ../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:18) [121]  (0.731 ns)
	'add' operation ('add_ln18_6', ../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:18) [122]  (0.731 ns)
	'add' operation ('add_ln18_7', ../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:18) [123]  (0.731 ns)
	'store' operation ('store_ln21', ../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:21) of variable 'add_ln18_7', ../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:18 on array 'sol' [125]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
