ruby /nix/store/j0zxygszwgin6pwkx80mnja2sn8pcc6d-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/klayout/xor.drc --output /home/kyouma-hououin/Documents/VLSI/verilog/adc_controller/librelane/runs/RUN_2025-12-06_20-03-52/60-klayout-xor/xor.xml --top spi_adc --threads 4 --ignore 81/14 /home/kyouma-hououin/Documents/VLSI/verilog/adc_controller/librelane/runs/RUN_2025-12-06_20-03-52/56-magic-streamout/spi_adc.magic.gds /home/kyouma-hououin/Documents/VLSI/verilog/adc_controller/librelane/runs/RUN_2025-12-06_20-03-52/57-klayout-streamout/spi_adc.klayout.gds
