{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1427882984499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427882984499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 01 18:09:44 2015 " "Processing started: Wed Apr 01 18:09:44 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427882984499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1427882984499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dds_stm32 -c dds_stm32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off dds_stm32 -c dds_stm32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1427882984499 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../DDS/Ram_dds.qip " "Tcl Script File ../DDS/Ram_dds.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../DDS/Ram_dds.qip " "set_global_assignment -name QIP_FILE ../DDS/Ram_dds.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1427882984694 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1427882984694 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../DDS/latchtest.qip " "Tcl Script File ../DDS/latchtest.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../DDS/latchtest.qip " "set_global_assignment -name QIP_FILE ../DDS/latchtest.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1427882984694 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1427882984694 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1427882984934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_stm32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dds_stm32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dds_stm32 " "Found entity 1: dds_stm32" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427882984984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427882984984 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "connect_stm32.v(54) " "Verilog HDL warning at connect_stm32.v(54): extended using \"x\" or \"z\"" {  } { { "connect_stm32.v" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/connect_stm32.v" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1427882984984 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "connect_stm32.v(76) " "Verilog HDL warning at connect_stm32.v(76): extended using \"x\" or \"z\"" {  } { { "connect_stm32.v" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/connect_stm32.v" 76 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1427882984984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "connect_stm32.v 4 4 " "Found 4 design units, including 4 entities, in source file connect_stm32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAVE_ADDR " "Found entity 1: SAVE_ADDR" {  } { { "connect_stm32.v" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/connect_stm32.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427882984994 ""} { "Info" "ISGN_ENTITY_NAME" "2 SELECT_ADDR " "Found entity 2: SELECT_ADDR" {  } { { "connect_stm32.v" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/connect_stm32.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427882984994 ""} { "Info" "ISGN_ENTITY_NAME" "3 BUFF_SEND_DATA " "Found entity 3: BUFF_SEND_DATA" {  } { { "connect_stm32.v" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/connect_stm32.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427882984994 ""} { "Info" "ISGN_ENTITY_NAME" "4 BUFF " "Found entity 4: BUFF" {  } { { "connect_stm32.v" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/connect_stm32.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427882984994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427882984994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_acc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase_acc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase_acc-one " "Found design unit 1: phase_acc-one" {  } { { "phase_acc.vhd" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/phase_acc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427882985564 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase_acc " "Found entity 1: phase_acc" {  } { { "phase_acc.vhd" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/phase_acc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427882985564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427882985564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_stm32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dds_stm32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrewSave_16-one " "Found design unit 1: FrewSave_16-one" {  } { { "dds_stm32.vhd" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427882985564 ""} { "Info" "ISGN_ENTITY_NAME" "1 FrewSave_16 " "Found entity 1: FrewSave_16" {  } { { "dds_stm32.vhd" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427882985564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427882985564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "Pll.vhd" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/Pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427882985564 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pll " "Found entity 1: Pll" {  } { { "Pll.vhd" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/Pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427882985564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427882985564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2port.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2port.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM2PORT " "Found entity 1: RAM2PORT" {  } { { "RAM2PORT.v" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/RAM2PORT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427882985564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427882985564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram2_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram2_2-SYN " "Found design unit 1: ram2_2-SYN" {  } { { "ram2_2.vhd" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/ram2_2.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427882985574 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram2_2 " "Found entity 1: ram2_2" {  } { { "ram2_2.vhd" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/ram2_2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427882985574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427882985574 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dds_stm32 " "Elaborating entity \"dds_stm32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1427882985624 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "pin_name1 " "Pin \"pin_name1\" is missing source" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { 496 776 952 512 "pin_name1" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1427882985634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll Pll:inst17 " "Elaborating entity \"Pll\" for hierarchy \"Pll:inst17\"" {  } { { "dds_stm32.bdf" "inst17" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { 536 0 264 712 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Pll:inst17\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Pll:inst17\|altpll:altpll_component\"" {  } { { "Pll.vhd" "altpll_component" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/Pll.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pll:inst17\|altpll:altpll_component " "Elaborated megafunction instantiation \"Pll:inst17\|altpll:altpll_component\"" {  } { { "Pll.vhd" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/Pll.vhd" 147 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pll:inst17\|altpll:altpll_component " "Instantiated megafunction \"Pll:inst17\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 8 " "Parameter \"clk1_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985694 ""}  } { { "Pll.vhd" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/Pll.vhd" 147 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427882985694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELECT_ADDR SELECT_ADDR:inst5 " "Elaborating entity \"SELECT_ADDR\" for hierarchy \"SELECT_ADDR:inst5\"" {  } { { "dds_stm32.bdf" "inst5" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { 152 344 520 264 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAVE_ADDR SAVE_ADDR:inst19 " "Elaborating entity \"SAVE_ADDR\" for hierarchy \"SAVE_ADDR:inst19\"" {  } { { "dds_stm32.bdf" "inst19" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { 152 -96 112 296 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram2_2 ram2_2:inst4 " "Elaborating entity \"ram2_2\" for hierarchy \"ram2_2:inst4\"" {  } { { "dds_stm32.bdf" "inst4" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -40 312 568 112 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram2_2:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram2_2:inst4\|altsyncram:altsyncram_component\"" {  } { { "ram2_2.vhd" "altsyncram_component" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/ram2_2.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram2_2:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram2_2:inst4\|altsyncram:altsyncram_component\"" {  } { { "ram2_2.vhd" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/ram2_2.vhd" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427882985744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram2_2:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram2_2:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985744 ""}  } { { "ram2_2.vhd" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/ram2_2.vhd" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427882985744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_47r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_47r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_47r1 " "Found entity 1: altsyncram_47r1" {  } { { "db/altsyncram_47r1.tdf" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/db/altsyncram_47r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427882985824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427882985824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_47r1 ram2_2:inst4\|altsyncram:altsyncram_component\|altsyncram_47r1:auto_generated " "Elaborating entity \"altsyncram_47r1\" for hierarchy \"ram2_2:inst4\|altsyncram:altsyncram_component\|altsyncram_47r1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "s:/tools/dianzi sheji/quartus14/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM2PORT RAM2PORT:inst9 " "Elaborating entity \"RAM2PORT\" for hierarchy \"RAM2PORT:inst9\"" {  } { { "dds_stm32.bdf" "inst9" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { 304 -136 120 440 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM2PORT:inst9\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM2PORT:inst9\|altsyncram:altsyncram_component\"" {  } { { "RAM2PORT.v" "altsyncram_component" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/RAM2PORT.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM2PORT:inst9\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM2PORT:inst9\|altsyncram:altsyncram_component\"" {  } { { "RAM2PORT.v" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/RAM2PORT.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427882985844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM2PORT:inst9\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM2PORT:inst9\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985844 ""}  } { { "RAM2PORT.v" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/RAM2PORT.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427882985844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ao1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ao1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ao1 " "Found entity 1: altsyncram_8ao1" {  } { { "db/altsyncram_8ao1.tdf" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/db/altsyncram_8ao1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427882985924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427882985924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ao1 RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated " "Elaborating entity \"altsyncram_8ao1\" for hierarchy \"RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "s:/tools/dianzi sheji/quartus14/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_acc phase_acc:inst10 " "Elaborating entity \"phase_acc\" for hierarchy \"phase_acc:inst10\"" {  } { { "dds_stm32.bdf" "inst10" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { 312 608 792 408 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrewSave_16 FrewSave_16:inst14 " "Elaborating entity \"FrewSave_16\" for hierarchy \"FrewSave_16:inst14\"" {  } { { "dds_stm32.bdf" "inst14" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { 424 320 480 520 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882985934 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "qint dds_stm32.vhd(16) " "Verilog HDL or VHDL warning at dds_stm32.vhd(16): object \"qint\" assigned a value but never read" {  } { { "dds_stm32.vhd" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1427882985934 "|dds_stm32|FrewSave_16:inst14"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AD_IN\[7\] " "Inserted always-enabled tri-state buffer between \"AD_IN\[7\]\" and its non-tri-state driver." {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1427882986424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AD_IN\[6\] " "Inserted always-enabled tri-state buffer between \"AD_IN\[6\]\" and its non-tri-state driver." {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1427882986424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AD_IN\[5\] " "Inserted always-enabled tri-state buffer between \"AD_IN\[5\]\" and its non-tri-state driver." {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1427882986424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AD_IN\[4\] " "Inserted always-enabled tri-state buffer between \"AD_IN\[4\]\" and its non-tri-state driver." {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1427882986424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AD_IN\[3\] " "Inserted always-enabled tri-state buffer between \"AD_IN\[3\]\" and its non-tri-state driver." {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1427882986424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AD_IN\[2\] " "Inserted always-enabled tri-state buffer between \"AD_IN\[2\]\" and its non-tri-state driver." {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1427882986424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AD_IN\[1\] " "Inserted always-enabled tri-state buffer between \"AD_IN\[1\]\" and its non-tri-state driver." {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1427882986424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AD_IN\[0\] " "Inserted always-enabled tri-state buffer between \"AD_IN\[0\]\" and its non-tri-state driver." {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1427882986424 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1427882986424 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AD_IN " "Bidir \"AD_IN\" has no driver" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427882986424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AD_IN " "Bidir \"AD_IN\" has no driver" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427882986424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AD_IN " "Bidir \"AD_IN\" has no driver" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427882986424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AD_IN " "Bidir \"AD_IN\" has no driver" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427882986424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AD_IN " "Bidir \"AD_IN\" has no driver" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427882986424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AD_IN " "Bidir \"AD_IN\" has no driver" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427882986424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AD_IN " "Bidir \"AD_IN\" has no driver" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427882986424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AD_IN " "Bidir \"AD_IN\" has no driver" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427882986424 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1427882986424 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AD_IN\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"AD_IN\[7\]\" is moved to its source" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1427882986434 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AD_IN\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"AD_IN\[6\]\" is moved to its source" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1427882986434 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AD_IN\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"AD_IN\[5\]\" is moved to its source" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1427882986434 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AD_IN\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"AD_IN\[4\]\" is moved to its source" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1427882986434 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AD_IN\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"AD_IN\[3\]\" is moved to its source" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1427882986434 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AD_IN\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"AD_IN\[2\]\" is moved to its source" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1427882986434 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AD_IN\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"AD_IN\[1\]\" is moved to its source" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1427882986434 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AD_IN\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"AD_IN\[0\]\" is moved to its source" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1427882986434 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1427882986434 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AD_IN~synth " "Node \"AD_IN~synth\"" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427882986454 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AD_IN~synth " "Node \"AD_IN~synth\"" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427882986454 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AD_IN~synth " "Node \"AD_IN~synth\"" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427882986454 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AD_IN~synth " "Node \"AD_IN~synth\"" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427882986454 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AD_IN~synth " "Node \"AD_IN~synth\"" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427882986454 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AD_IN~synth " "Node \"AD_IN~synth\"" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427882986454 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AD_IN~synth " "Node \"AD_IN~synth\"" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427882986454 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AD_IN~synth " "Node \"AD_IN~synth\"" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427882986454 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1427882986454 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name1 GND " "Pin \"pin_name1\" is stuck at GND" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { 496 776 952 512 "pin_name1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427882986454 "|dds_stm32|pin_name1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1427882986454 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.map.smsg " "Generated suppressed messages file D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1427882986554 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1427882986684 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427882986684 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1427882986734 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1427882986734 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1427882986734 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1427882986734 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1427882986734 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1427882986734 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1427882986734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "528 " "Peak virtual memory: 528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427882986764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 01 18:09:46 2015 " "Processing ended: Wed Apr 01 18:09:46 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427882986764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427882986764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427882986764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1427882986764 ""}
