Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: R8_uC_TOPLVL.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "R8_uC_TOPLVL.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "R8_uC_TOPLVL"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : R8_uC_TOPLVL
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/carlos/Desktop/GitKrakenNovo/Projeto-De-Processadores/T7/Util_package.vhd" into library work
Parsing package <Util_package>.
Parsing package body <Util_package>.
Parsing VHDL file "/home/carlos/Desktop/GitKrakenNovo/Projeto-De-Processadores/T7/PriorityEncoder.vhd" into library work
Parsing entity <PriorityEncoder>.
Parsing architecture <behavioural> of entity <priorityencoder>.
Parsing VHDL file "/home/carlos/Desktop/GitKrakenNovo/Projeto-De-Processadores/T7/UART_TX.vhd" into library work
Parsing entity <UART_TX>.
Parsing architecture <behavioral> of entity <uart_tx>.
Parsing VHDL file "/home/carlos/Desktop/GitKrakenNovo/Projeto-De-Processadores/T7/UART_RX.vhd" into library work
Parsing entity <UART_RX>.
Parsing architecture <behavioral> of entity <uart_rx>.
Parsing VHDL file "/home/carlos/Desktop/GitKrakenNovo/Projeto-De-Processadores/T7/Timer.vhd" into library work
Parsing entity <Timer>.
Parsing architecture <Behavioral> of entity <timer>.
Parsing VHDL file "/home/carlos/Desktop/GitKrakenNovo/Projeto-De-Processadores/T7/R8.vhd" into library work
Parsing entity <R8>.
Parsing architecture <Behavioural> of entity <r8>.
Parsing VHDL file "/home/carlos/Desktop/GitKrakenNovo/Projeto-De-Processadores/T7/PortaBidirecional.vhd" into library work
Parsing entity <BidirectionalPort>.
Parsing architecture <Behavioral> of entity <bidirectionalport>.
Parsing VHDL file "/home/carlos/Desktop/GitKrakenNovo/Projeto-De-Processadores/T7/Memory.vhd" into library work
Parsing entity <Memory>.
Parsing architecture <BlockRAM> of entity <memory>.
Parsing VHDL file "/home/carlos/Desktop/GitKrakenNovo/Projeto-De-Processadores/T7/InterruptController.vhd" into library work
Parsing entity <InterruptController>.
Parsing architecture <Behavioral> of entity <interruptcontroller>.
Parsing VHDL file "/home/carlos/Desktop/GitKrakenNovo/Projeto-De-Processadores/T7/ResetSynchronizer.vhd" into library work
Parsing entity <ResetSynchronizer>.
Parsing architecture <Behavioral> of entity <resetsynchronizer>.
Parsing VHDL file "/home/carlos/Desktop/GitKrakenNovo/Projeto-De-Processadores/T7/r8_uC.vhd" into library work
Parsing entity <R8_uC>.
Parsing architecture <behavioral> of entity <r8_uc>.
Parsing VHDL file "/home/carlos/Desktop/GitKrakenNovo/Projeto-De-Processadores/T7/ClockManager.vhd" into library work
Parsing entity <ClockManager>.
Parsing architecture <xilinx> of entity <clockmanager>.
Parsing VHDL file "/home/carlos/Desktop/GitKrakenNovo/Projeto-De-Processadores/T7/R8_uC_TOPLVL.vhd" into library work
Parsing entity <R8_uC_TOPLVL>.
Parsing architecture <Behavioural> of entity <r8_uc_toplvl>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <R8_uC_TOPLVL> (architecture <Behavioural>) from library <work>.

Elaborating entity <ClockManager> (architecture <xilinx>) from library <work>.

Elaborating entity <ResetSynchronizer> (architecture <Behavioral>) from library <work>.

Elaborating entity <R8_uC> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <R8> (architecture <Behavioural>) from library <work>.

Elaborating entity <Memory> (architecture <BlockRAM>) with generics from library <work>.

Elaborating entity <Memory> (architecture <BlockRAM>) with generics from library <work>.

Elaborating entity <BidirectionalPort> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <InterruptController> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <PriorityEncoder> (architecture <behavioural>) from library <work>.

Elaborating entity <UART_TX> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <UART_RX> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <Timer> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <R8_uC_TOPLVL>.
    Related source file is "/home/carlos/Desktop/GitKrakenNovo/Projeto-De-Processadores/T7/R8_uC_TOPLVL.vhd".
INFO:Xst:3210 - "/home/carlos/Desktop/GitKrakenNovo/Projeto-De-Processadores/T7/R8_uC_TOPLVL.vhd" line 30: Output port <clk_div4> of the instance <ClockManager> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <R8_uC_TOPLVL> synthesized.

Synthesizing Unit <ClockManager>.
    Related source file is "/home/carlos/Desktop/GitKrakenNovo/Projeto-De-Processadores/T7/ClockManager.vhd".
    Summary:
	no macro.
Unit <ClockManager> synthesized.

Synthesizing Unit <ResetSynchronizer>.
    Related source file is "/home/carlos/Desktop/GitKrakenNovo/Projeto-De-Processadores/T7/ResetSynchronizer.vhd".
    Found 1-bit register for signal <ff2_q>.
    Found 1-bit register for signal <ff1_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <ResetSynchronizer> synthesized.

Synthesizing Unit <R8_uC>.
    Related source file is "/home/carlos/Desktop/GitKrakenNovo/Projeto-De-Processadores/T7/r8_uC.vhd".
        RAM_IMAGE = "AssemblyT7_somente_display_BRAM.txt"
        ROM_IMAGE = "ROM_IMAGE_BRAM.txt"
        ADDR_PORT = "0000"
        ADDR_PIC = "1111"
        ADDR_UART_TX = "1000"
        ADDR_UART_RX = "1010"
        ADDR_TIMER = "1011"
INFO:Xst:3210 - "/home/carlos/Desktop/GitKrakenNovo/Projeto-De-Processadores/T7/r8_uC.vhd" line 245: Output port <ready> of the instance <TX> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <R8_RESET_HANDLER.prog_mode_current>.
    Found 1-bit register for signal <prog_mode_change_flag>.
    Found 1-bit tristate buffer for signal <data_PORT<15>> created at line 177
    Found 1-bit tristate buffer for signal <data_PORT<14>> created at line 177
    Found 1-bit tristate buffer for signal <data_PORT<13>> created at line 177
    Found 1-bit tristate buffer for signal <data_PORT<12>> created at line 177
    Found 1-bit tristate buffer for signal <data_PORT<11>> created at line 177
    Found 1-bit tristate buffer for signal <data_PORT<10>> created at line 177
    Found 1-bit tristate buffer for signal <data_PORT<9>> created at line 177
    Found 1-bit tristate buffer for signal <data_PORT<8>> created at line 177
    Found 1-bit tristate buffer for signal <data_PORT<7>> created at line 177
    Found 1-bit tristate buffer for signal <data_PORT<6>> created at line 177
    Found 1-bit tristate buffer for signal <data_PORT<5>> created at line 177
    Found 1-bit tristate buffer for signal <data_PORT<4>> created at line 177
    Found 1-bit tristate buffer for signal <data_PORT<3>> created at line 177
    Found 1-bit tristate buffer for signal <data_PORT<2>> created at line 177
    Found 1-bit tristate buffer for signal <data_PORT<1>> created at line 177
    Found 1-bit tristate buffer for signal <data_PORT<0>> created at line 177
    Found 1-bit tristate buffer for signal <data_PIC<7>> created at line 217
    Found 1-bit tristate buffer for signal <data_PIC<6>> created at line 217
    Found 1-bit tristate buffer for signal <data_PIC<5>> created at line 217
    Found 1-bit tristate buffer for signal <data_PIC<4>> created at line 217
    Found 1-bit tristate buffer for signal <data_PIC<3>> created at line 217
    Found 1-bit tristate buffer for signal <data_PIC<2>> created at line 217
    Found 1-bit tristate buffer for signal <data_PIC<1>> created at line 217
    Found 1-bit tristate buffer for signal <data_PIC<0>> created at line 217
    Found 1-bit tristate buffer for signal <data_timer<15>> created at line 288
    Found 1-bit tristate buffer for signal <data_timer<14>> created at line 288
    Found 1-bit tristate buffer for signal <data_timer<13>> created at line 288
    Found 1-bit tristate buffer for signal <data_timer<12>> created at line 288
    Found 1-bit tristate buffer for signal <data_timer<11>> created at line 288
    Found 1-bit tristate buffer for signal <data_timer<10>> created at line 288
    Found 1-bit tristate buffer for signal <data_timer<9>> created at line 288
    Found 1-bit tristate buffer for signal <data_timer<8>> created at line 288
    Found 1-bit tristate buffer for signal <data_timer<7>> created at line 288
    Found 1-bit tristate buffer for signal <data_timer<6>> created at line 288
    Found 1-bit tristate buffer for signal <data_timer<5>> created at line 288
    Found 1-bit tristate buffer for signal <data_timer<4>> created at line 288
    Found 1-bit tristate buffer for signal <data_timer<3>> created at line 288
    Found 1-bit tristate buffer for signal <data_timer<2>> created at line 288
    Found 1-bit tristate buffer for signal <data_timer<1>> created at line 288
    Found 1-bit tristate buffer for signal <data_timer<0>> created at line 288
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal data_PIC<7> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal data_PORT<15> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal data_PORT<9> may hinder XST clustering optimizations.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred  40 Tristate(s).
Unit <R8_uC> synthesized.

Synthesizing Unit <R8>.
    Related source file is "/home/carlos/Desktop/GitKrakenNovo/Projeto-De-Processadores/T7/R8.vhd".
    Found 16-bit register for signal <regSP>.
    Found 16-bit register for signal <regALU>.
    Found 16-bit register for signal <regIR>.
    Found 16-bit register for signal <regA>.
    Found 16-bit register for signal <regB>.
    Found 16-bit register for signal <regHIGH>.
    Found 16-bit register for signal <regLOW>.
    Found 16-bit register for signal <regISRA>.
    Found 16-bit register for signal <regTSRA>.
    Found 16-bit register for signal <regCAUSE>.
    Found 16-bit register for signal <regITR>.
    Found 16-bit register for signal <regBank<0>>.
    Found 16-bit register for signal <regBank<1>>.
    Found 16-bit register for signal <regBank<2>>.
    Found 16-bit register for signal <regBank<3>>.
    Found 16-bit register for signal <regBank<4>>.
    Found 16-bit register for signal <regBank<5>>.
    Found 16-bit register for signal <regBank<6>>.
    Found 16-bit register for signal <regBank<7>>.
    Found 16-bit register for signal <regBank<8>>.
    Found 16-bit register for signal <regBank<9>>.
    Found 16-bit register for signal <regBank<10>>.
    Found 16-bit register for signal <regBank<11>>.
    Found 16-bit register for signal <regBank<12>>.
    Found 16-bit register for signal <regBank<13>>.
    Found 16-bit register for signal <regBank<14>>.
    Found 16-bit register for signal <regBank<15>>.
    Found 16-bit register for signal <regPC>.
    Found 4-bit register for signal <regFLAGS>.
    Found 32-bit register for signal <trapCount>.
    Found 5-bit register for signal <currentState>.
    Found 1-bit register for signal <interruptFlag>.
    Found 1-bit register for signal <newTrapFlag>.
    Found finite state machine <FSM_0> for signal <currentState>.
    -----------------------------------------------------------------------
    | States             | 27                                             |
    | Transitions        | 81                                             |
    | Inputs             | 25                                             |
    | Outputs            | 24                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | sfetch                                         |
    | Power Up State     | sfetch                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <regPC[15]_GND_18_o_add_176_OUT> created at line 270.
    Found 32-bit adder for signal <trapCount[31]_GND_18_o_add_187_OUT> created at line 281.
    Found 16-bit adder for signal <regSP[15]_GND_18_o_add_441_OUT> created at line 493.
    Found 16-bit adder for signal <constanteComplement> created at line 571.
    Found 16-bit adder for signal <regBComplement> created at line 573.
    Found 17-bit adder for signal <regB[15]_constanteComplement[15]_add_1210_OUT> created at line 578.
    Found 17-bit adder for signal <regB[15]_constanteExtended[15]_add_1211_OUT> created at line 577.
    Found 17-bit adder for signal <regA[15]_regBComplement[15]_add_1213_OUT> created at line 576.
    Found 17-bit adder for signal <regA[15]_regB[15]_add_1215_OUT> created at line 575.
    Found 16-bit adder for signal <regPC[15]_regIR[11]_add_1250_OUT> created at line 597.
    Found 16-bit adder for signal <regPC[15]_regIR[9]_add_1252_OUT> created at line 595.
    Found 16-bit adder for signal <regPC[15]_regA[15]_add_1254_OUT> created at line 594.
    Found 16-bit adder for signal <regA[15]_regB[15]_add_1264_OUT> created at line 587.
    Found 16-bit subtractor for signal <regPC[15]_GND_18_o_sub_210_OUT<15:0>> created at line 328.
    Found 16-bit subtractor for signal <regSP[15]_GND_18_o_sub_438_OUT<15:0>> created at line 484.
    Found 32-bit subtractor for signal <trapCount[31]_GND_18_o_sub_444_OUT<31:0>> created at line 497.
    Found 16x16-bit multiplier for signal <regA[15]_regB[15]_MuLt_1191_OUT> created at line 559.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <regBank>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <regBank>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <regBank>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 16-bit 16-to-1 multiplexer for signal <regIR[7]_regBank[15][15]_wide_mux_193_OUT> created at line 313.
    Found 16-bit 16-to-1 multiplexer for signal <regIR[3]_regBank[15][15]_wide_mux_199_OUT> created at line 318.
    Found 16-bit 16-to-1 multiplexer for signal <regIR[11]_regBank[15][15]_wide_mux_1302_OUT> created at line 625.
    Found 16-bit 14-to-1 multiplexer for signal <_n2453> created at line 580.
    Found 32-bit comparator lessequal for signal <trapCount[31]_GND_18_o_LessThan_443_o> created at line 496
    Found 32-bit comparator greater for signal <n0357> created at line 500
    Summary:
	inferred   1 Multiplier(s).
	inferred  14 Adder/Subtractor(s).
	inferred 486 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 181 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <R8> synthesized.

Synthesizing Unit <mod_16u_16u>.
    Related source file is "".
    Found 32-bit adder for signal <n0956> created at line 0.
    Found 32-bit adder for signal <GND_20_o_b[15]_add_1_OUT> created at line 0.
    Found 31-bit adder for signal <n0960> created at line 0.
    Found 31-bit adder for signal <GND_20_o_b[15]_add_3_OUT> created at line 0.
    Found 30-bit adder for signal <n0964> created at line 0.
    Found 30-bit adder for signal <GND_20_o_b[15]_add_5_OUT> created at line 0.
    Found 29-bit adder for signal <n0968> created at line 0.
    Found 29-bit adder for signal <GND_20_o_b[15]_add_7_OUT> created at line 0.
    Found 28-bit adder for signal <n0972> created at line 0.
    Found 28-bit adder for signal <GND_20_o_b[15]_add_9_OUT> created at line 0.
    Found 27-bit adder for signal <n0976> created at line 0.
    Found 27-bit adder for signal <GND_20_o_b[15]_add_11_OUT> created at line 0.
    Found 26-bit adder for signal <n0980> created at line 0.
    Found 26-bit adder for signal <GND_20_o_b[15]_add_13_OUT> created at line 0.
    Found 25-bit adder for signal <n0984> created at line 0.
    Found 25-bit adder for signal <GND_20_o_b[15]_add_15_OUT> created at line 0.
    Found 24-bit adder for signal <n0988> created at line 0.
    Found 24-bit adder for signal <GND_20_o_b[15]_add_17_OUT> created at line 0.
    Found 23-bit adder for signal <n0992> created at line 0.
    Found 23-bit adder for signal <GND_20_o_b[15]_add_19_OUT> created at line 0.
    Found 22-bit adder for signal <n0996> created at line 0.
    Found 22-bit adder for signal <GND_20_o_b[15]_add_21_OUT> created at line 0.
    Found 21-bit adder for signal <n1000> created at line 0.
    Found 21-bit adder for signal <GND_20_o_b[15]_add_23_OUT> created at line 0.
    Found 20-bit adder for signal <n1004> created at line 0.
    Found 20-bit adder for signal <GND_20_o_b[15]_add_25_OUT> created at line 0.
    Found 19-bit adder for signal <n1008> created at line 0.
    Found 19-bit adder for signal <GND_20_o_b[15]_add_27_OUT> created at line 0.
    Found 18-bit adder for signal <n1012> created at line 0.
    Found 18-bit adder for signal <GND_20_o_b[15]_add_29_OUT> created at line 0.
    Found 17-bit adder for signal <n1016> created at line 0.
    Found 17-bit adder for signal <GND_20_o_b[15]_add_31_OUT> created at line 0.
    Found 16-bit adder for signal <n1020> created at line 0.
    Found 16-bit adder for signal <a[15]_b[15]_add_33_OUT[15:0]> created at line 0.
    Found 32-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  34 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 242 Multiplexer(s).
Unit <mod_16u_16u> synthesized.

Synthesizing Unit <div_16s_16s>.
    Related source file is "".
    Found 16-bit subtractor for signal <a[15]_unary_minus_1_OUT> created at line 0.
    Found 16-bit subtractor for signal <b[15]_unary_minus_3_OUT> created at line 0.
    Found 32-bit adder for signal <n1002> created at line 0.
    Found 32-bit adder for signal <GND_21_o_b[15]_add_5_OUT> created at line 0.
    Found 31-bit adder for signal <n1006> created at line 0.
    Found 31-bit adder for signal <GND_21_o_b[15]_add_7_OUT> created at line 0.
    Found 30-bit adder for signal <n1010> created at line 0.
    Found 30-bit adder for signal <GND_21_o_b[15]_add_9_OUT> created at line 0.
    Found 29-bit adder for signal <n1014> created at line 0.
    Found 29-bit adder for signal <GND_21_o_b[15]_add_11_OUT> created at line 0.
    Found 28-bit adder for signal <n1018> created at line 0.
    Found 28-bit adder for signal <GND_21_o_b[15]_add_13_OUT> created at line 0.
    Found 27-bit adder for signal <n1022> created at line 0.
    Found 27-bit adder for signal <GND_21_o_b[15]_add_15_OUT> created at line 0.
    Found 26-bit adder for signal <n1026> created at line 0.
    Found 26-bit adder for signal <GND_21_o_b[15]_add_17_OUT> created at line 0.
    Found 25-bit adder for signal <n1030> created at line 0.
    Found 25-bit adder for signal <GND_21_o_b[15]_add_19_OUT> created at line 0.
    Found 24-bit adder for signal <n1034> created at line 0.
    Found 24-bit adder for signal <GND_21_o_b[15]_add_21_OUT> created at line 0.
    Found 23-bit adder for signal <n1038> created at line 0.
    Found 23-bit adder for signal <GND_21_o_b[15]_add_23_OUT> created at line 0.
    Found 22-bit adder for signal <n1042> created at line 0.
    Found 22-bit adder for signal <GND_21_o_b[15]_add_25_OUT> created at line 0.
    Found 21-bit adder for signal <n1046> created at line 0.
    Found 21-bit adder for signal <GND_21_o_b[15]_add_27_OUT> created at line 0.
    Found 20-bit adder for signal <n1050> created at line 0.
    Found 20-bit adder for signal <GND_21_o_b[15]_add_29_OUT> created at line 0.
    Found 19-bit adder for signal <n1054> created at line 0.
    Found 19-bit adder for signal <GND_21_o_b[15]_add_31_OUT> created at line 0.
    Found 18-bit adder for signal <n1058> created at line 0.
    Found 18-bit adder for signal <GND_21_o_b[15]_add_33_OUT> created at line 0.
    Found 17-bit adder for signal <n1062> created at line 0.
    Found 17-bit adder for signal <GND_21_o_b[15]_add_35_OUT> created at line 0.
    Found 17-bit adder for signal <GND_21_o_BUS_0001_add_38_OUT[16:0]> created at line 0.
    Found 32-bit comparator greater for signal <BUS_0001_INV_983_o> created at line 0
    Found 31-bit comparator greater for signal <BUS_0002_INV_982_o> created at line 0
    Found 30-bit comparator greater for signal <BUS_0003_INV_981_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0004_INV_980_o> created at line 0
    Found 28-bit comparator greater for signal <BUS_0005_INV_979_o> created at line 0
    Found 27-bit comparator greater for signal <BUS_0006_INV_978_o> created at line 0
    Found 26-bit comparator greater for signal <BUS_0007_INV_977_o> created at line 0
    Found 25-bit comparator greater for signal <BUS_0008_INV_976_o> created at line 0
    Found 24-bit comparator greater for signal <BUS_0009_INV_975_o> created at line 0
    Found 23-bit comparator greater for signal <BUS_0010_INV_974_o> created at line 0
    Found 22-bit comparator greater for signal <BUS_0011_INV_973_o> created at line 0
    Found 21-bit comparator greater for signal <BUS_0012_INV_972_o> created at line 0
    Found 20-bit comparator greater for signal <BUS_0013_INV_971_o> created at line 0
    Found 19-bit comparator greater for signal <BUS_0014_INV_970_o> created at line 0
    Found 18-bit comparator greater for signal <BUS_0015_INV_969_o> created at line 0
    Found 17-bit comparator greater for signal <BUS_0016_INV_968_o> created at line 0
    Found 16-bit comparator greater for signal <BUS_0017_INV_967_o> created at line 0
    Summary:
	inferred  35 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 244 Multiplexer(s).
Unit <div_16s_16s> synthesized.

Synthesizing Unit <Memory_1>.
    Related source file is "/home/carlos/Desktop/GitKrakenNovo/Projeto-De-Processadores/T7/Memory.vhd".
        DATA_WIDTH = 16
        ADDR_WIDTH = 15
        IMAGE = "AssemblyT7_somente_display_BRAM.txt"
        SIZE = 32768
    Found 32768x16-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Found 16-bit register for signal <data_out>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Memory_1> synthesized.

Synthesizing Unit <Memory_2>.
    Related source file is "/home/carlos/Desktop/GitKrakenNovo/Projeto-De-Processadores/T7/Memory.vhd".
        DATA_WIDTH = 16
        ADDR_WIDTH = 15
        IMAGE = "ROM_IMAGE_BRAM.txt"
        SIZE = 200
WARNING:Xst:647 - Input <address<14:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <RAM>, simulation mismatch.
    Found 200x16-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Found 16-bit register for signal <data_out>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Memory_2> synthesized.

Synthesizing Unit <BidirectionalPort>.
    Related source file is "/home/carlos/Desktop/GitKrakenNovo/Projeto-De-Processadores/T7/PortaBidirecional.vhd".
        DATA_WIDTH = 16
        PORT_DATA_ADDR = "00"
        PORT_CONFIG_ADDR = "01"
        PORT_ENABLE_ADDR = "10"
        PORT_IRQ_ADDR = "11"
    Found 16-bit register for signal <REG_PORT_CONFIG>.
    Found 16-bit register for signal <REG_PORT_ENABLE>.
    Found 16-bit register for signal <REG_PORT_IRQ>.
    Found 16-bit register for signal <REG_SYNC1>.
    Found 16-bit register for signal <REG_SYNC2>.
    Found 16-bit register for signal <REG_PORT_DATA>.
    Found 16-bit 4-to-1 multiplexer for signal <TRISTATE_DATA_TEMP> created at line 65.
    Found 1-bit tristate buffer for signal <data<15>> created at line 152
    Found 1-bit tristate buffer for signal <data<14>> created at line 152
    Found 1-bit tristate buffer for signal <data<13>> created at line 152
    Found 1-bit tristate buffer for signal <data<12>> created at line 152
    Found 1-bit tristate buffer for signal <data<11>> created at line 152
    Found 1-bit tristate buffer for signal <data<10>> created at line 152
    Found 1-bit tristate buffer for signal <data<9>> created at line 152
    Found 1-bit tristate buffer for signal <data<8>> created at line 152
    Found 1-bit tristate buffer for signal <data<7>> created at line 152
    Found 1-bit tristate buffer for signal <data<6>> created at line 152
    Found 1-bit tristate buffer for signal <data<5>> created at line 152
    Found 1-bit tristate buffer for signal <data<4>> created at line 152
    Found 1-bit tristate buffer for signal <data<3>> created at line 152
    Found 1-bit tristate buffer for signal <data<2>> created at line 152
    Found 1-bit tristate buffer for signal <data<1>> created at line 152
    Found 1-bit tristate buffer for signal <data<0>> created at line 152
    Found 1-bit tristate buffer for signal <port_io<0>> created at line 52
    Found 1-bit tristate buffer for signal <port_io<1>> created at line 52
    Found 1-bit tristate buffer for signal <port_io<2>> created at line 52
    Found 1-bit tristate buffer for signal <port_io<3>> created at line 52
    Found 1-bit tristate buffer for signal <port_io<4>> created at line 52
    Found 1-bit tristate buffer for signal <port_io<5>> created at line 52
    Found 1-bit tristate buffer for signal <port_io<6>> created at line 52
    Found 1-bit tristate buffer for signal <port_io<7>> created at line 52
    Found 1-bit tristate buffer for signal <port_io<8>> created at line 52
    Found 1-bit tristate buffer for signal <port_io<9>> created at line 52
    Found 1-bit tristate buffer for signal <port_io<10>> created at line 52
    Found 1-bit tristate buffer for signal <port_io<11>> created at line 52
    Found 1-bit tristate buffer for signal <port_io<12>> created at line 52
    Found 1-bit tristate buffer for signal <port_io<13>> created at line 52
    Found 1-bit tristate buffer for signal <port_io<14>> created at line 52
    Found 1-bit tristate buffer for signal <port_io<15>> created at line 52
    Summary:
	inferred  96 D-type flip-flop(s).
	inferred  33 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <BidirectionalPort> synthesized.

Synthesizing Unit <InterruptController>.
    Related source file is "/home/carlos/Desktop/GitKrakenNovo/Projeto-De-Processadores/T7/InterruptController.vhd".
        IRQ_ID_ADDR = "0000"
        INT_ACK_ADDR = "0001"
        MASK_ADDR = "0010"
        IRQ_REG_ADDR = "0011"
    Found 8-bit register for signal <mask>.
    Found 8-bit register for signal <irq_reg>.
    Found 1-bit tristate buffer for signal <data<7>> created at line 97
    Found 1-bit tristate buffer for signal <data<6>> created at line 97
    Found 1-bit tristate buffer for signal <data<5>> created at line 97
    Found 1-bit tristate buffer for signal <data<4>> created at line 97
    Found 1-bit tristate buffer for signal <data<3>> created at line 97
    Found 1-bit tristate buffer for signal <data<2>> created at line 97
    Found 1-bit tristate buffer for signal <data<1>> created at line 97
    Found 1-bit tristate buffer for signal <data<0>> created at line 97
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  33 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <InterruptController> synthesized.

Synthesizing Unit <PriorityEncoder>.
    Related source file is "/home/carlos/Desktop/GitKrakenNovo/Projeto-De-Processadores/T7/PriorityEncoder.vhd".
    Summary:
	inferred   6 Multiplexer(s).
Unit <PriorityEncoder> synthesized.

Synthesizing Unit <UART_TX>.
    Related source file is "/home/carlos/Desktop/GitKrakenNovo/Projeto-De-Processadores/T7/UART_TX.vhd".
        TX_DATA_ADDR = "0000"
        RATE_FREQ_BAUD_ADDR = "0001"
        READY_ADDR = "0010"
    Found 32-bit register for signal <clkCounter>.
    Found 4-bit register for signal <bitCounter>.
    Found 8-bit register for signal <tx_data>.
    Found 2-bit register for signal <currentState>.
    Found 16-bit register for signal <RATE_FREQ_BAUD>.
    Found finite state machine <FSM_1> for signal <currentState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <clkCounter[31]_GND_95_o_add_6_OUT> created at line 82.
    Found 4-bit adder for signal <bitCounter[3]_GND_95_o_add_18_OUT> created at line 121.
    Found 16-bit subtractor for signal <GND_95_o_GND_95_o_sub_5_OUT<15:0>> created at line 79.
    Found 17-bit comparator equal for signal <clkCounter[16]_GND_95_o_equal_6_o> created at line 79
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  60 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_TX> synthesized.

Synthesizing Unit <UART_RX>.
    Related source file is "/home/carlos/Desktop/GitKrakenNovo/Projeto-De-Processadores/T7/UART_RX.vhd".
        RX_DATA_ADDR = "0000"
        RATE_FREQ_BAUD_ADDR = "0001"
    Found 32-bit register for signal <clkCounter>.
    Found 4-bit register for signal <bitCounter>.
    Found 8-bit register for signal <rx_data>.
    Found 2-bit register for signal <currentState>.
    Found 16-bit register for signal <RATE_FREQ_BAUD>.
    Found finite state machine <FSM_2> for signal <currentState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <clkCounter[31]_GND_96_o_add_6_OUT> created at line 81.
    Found 4-bit adder for signal <bitCounter[3]_GND_96_o_add_14_OUT> created at line 120.
    Found 16-bit subtractor for signal <GND_96_o_GND_96_o_sub_5_OUT<15:0>> created at line 78.
    Found 17-bit comparator equal for signal <clkCounter[16]_GND_96_o_equal_6_o> created at line 78
    Found 32-bit comparator equal for signal <sampling> created at line 89
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  60 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_RX> synthesized.

Synthesizing Unit <Timer>.
    Related source file is "/home/carlos/Desktop/GitKrakenNovo/Projeto-De-Processadores/T7/Timer.vhd".
        DATA_WIDTH = 16
        COUNTER_ADDR = "0000"
    Found 16-bit register for signal <counter>.
    Found 1-bit register for signal <initialized>.
    Found 16-bit subtractor for signal <GND_113_o_GND_113_o_sub_4_OUT<15:0>> created at line 1308.
    Found 1-bit tristate buffer for signal <data<15>> created at line 62
    Found 1-bit tristate buffer for signal <data<14>> created at line 62
    Found 1-bit tristate buffer for signal <data<13>> created at line 62
    Found 1-bit tristate buffer for signal <data<12>> created at line 62
    Found 1-bit tristate buffer for signal <data<11>> created at line 62
    Found 1-bit tristate buffer for signal <data<10>> created at line 62
    Found 1-bit tristate buffer for signal <data<9>> created at line 62
    Found 1-bit tristate buffer for signal <data<8>> created at line 62
    Found 1-bit tristate buffer for signal <data<7>> created at line 62
    Found 1-bit tristate buffer for signal <data<6>> created at line 62
    Found 1-bit tristate buffer for signal <data<5>> created at line 62
    Found 1-bit tristate buffer for signal <data<4>> created at line 62
    Found 1-bit tristate buffer for signal <data<3>> created at line 62
    Found 1-bit tristate buffer for signal <data<2>> created at line 62
    Found 1-bit tristate buffer for signal <data<1>> created at line 62
    Found 1-bit tristate buffer for signal <data<0>> created at line 62
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <Timer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 200x16-bit single-port RAM                            : 1
 32768x16-bit single-port RAM                          : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 90
 16-bit adder                                          : 9
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 6
 17-bit adder                                          : 9
 18-bit adder                                          : 4
 19-bit adder                                          : 4
 20-bit adder                                          : 4
 21-bit adder                                          : 4
 22-bit adder                                          : 4
 23-bit adder                                          : 4
 24-bit adder                                          : 4
 25-bit adder                                          : 4
 26-bit adder                                          : 4
 27-bit adder                                          : 4
 28-bit adder                                          : 4
 29-bit adder                                          : 4
 30-bit adder                                          : 4
 31-bit adder                                          : 4
 32-bit adder                                          : 6
 32-bit addsub                                         : 1
 4-bit adder                                           : 2
# Registers                                            : 56
 1-bit register                                        : 7
 16-bit register                                       : 39
 32-bit register                                       : 3
 4-bit register                                        : 3
 8-bit register                                        : 4
# Comparators                                          : 39
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator equal                               : 2
 17-bit comparator greater                             : 1
 17-bit comparator lessequal                           : 1
 18-bit comparator greater                             : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator greater                             : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator greater                             : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator greater                             : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator greater                             : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator greater                             : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator greater                             : 1
 24-bit comparator lessequal                           : 1
 25-bit comparator greater                             : 1
 25-bit comparator lessequal                           : 1
 26-bit comparator greater                             : 1
 26-bit comparator lessequal                           : 1
 27-bit comparator greater                             : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator greater                             : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator greater                             : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator greater                             : 1
 30-bit comparator lessequal                           : 1
 31-bit comparator greater                             : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 760
 1-bit 2-to-1 multiplexer                              : 549
 16-bit 14-to-1 multiplexer                            : 1
 16-bit 16-to-1 multiplexer                            : 3
 16-bit 2-to-1 multiplexer                             : 143
 16-bit 4-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 6
 32-bit 2-to-1 multiplexer                             : 5
 4-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 40
 8-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 96
 1-bit tristate buffer                                 : 96
# FSMs                                                 : 3
# Xors                                                 : 9
 1-bit xor2                                            : 8
 16-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <regCAUSE_4> in Unit <R8Processor> is equivalent to the following 11 FFs/Latches, which will be removed : <regCAUSE_5> <regCAUSE_6> <regCAUSE_7> <regCAUSE_8> <regCAUSE_9> <regCAUSE_10> <regCAUSE_11> <regCAUSE_12> <regCAUSE_13> <regCAUSE_14> <regCAUSE_15> 
WARNING:Xst:1710 - FF/Latch <regCAUSE_4> (without init value) has a constant value of 0 in block <R8Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <regCAUSE<15:4>> (without init value) have a constant value of 0 in block <R8>.

Synthesizing (advanced) Unit <Memory_1>.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32768-word x 16-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <en>            | high     |
    |     weA            | connected to signal <wr>            | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data_in>       |          |
    |     doA            | connected to signal <data_out>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <Memory_1> synthesized (advanced).

Synthesizing (advanced) Unit <Memory_2>.
INFO:Xst:3230 - The RAM description <Mram_RAM> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 200-word x 16-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_0>          | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data_in>       |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Memory_2> synthesized (advanced).

Synthesizing (advanced) Unit <Timer>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Timer> synthesized (advanced).

Synthesizing (advanced) Unit <UART_RX>.
The following registers are absorbed into counter <bitCounter>: 1 register on signal <bitCounter>.
Unit <UART_RX> synthesized (advanced).

Synthesizing (advanced) Unit <UART_TX>.
The following registers are absorbed into counter <bitCounter>: 1 register on signal <bitCounter>.
Unit <UART_TX> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 200x16-bit single-port distributed RAM                : 1
 32768x16-bit single-port block RAM                    : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 54
 16-bit adder                                          : 7
 16-bit adder carry in                                 : 33
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 5
 17-bit adder                                          : 5
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Counters                                             : 3
 16-bit down counter                                   : 1
 4-bit up counter                                      : 2
# Registers                                            : 719
 Flip-Flops                                            : 719
# Comparators                                          : 39
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator equal                               : 2
 17-bit comparator greater                             : 1
 17-bit comparator lessequal                           : 1
 18-bit comparator greater                             : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator greater                             : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator greater                             : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator greater                             : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator greater                             : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator greater                             : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator greater                             : 1
 24-bit comparator lessequal                           : 1
 25-bit comparator greater                             : 1
 25-bit comparator lessequal                           : 1
 26-bit comparator greater                             : 1
 26-bit comparator lessequal                           : 1
 27-bit comparator greater                             : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator greater                             : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator greater                             : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator greater                             : 1
 30-bit comparator lessequal                           : 1
 31-bit comparator greater                             : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 793
 1-bit 2-to-1 multiplexer                              : 573
 1-bit 4-to-1 multiplexer                              : 16
 16-bit 14-to-1 multiplexer                            : 1
 16-bit 16-to-1 multiplexer                            : 3
 16-bit 2-to-1 multiplexer                             : 140
 17-bit 2-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 6
 32-bit 2-to-1 multiplexer                             : 5
 4-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 40
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 3
# Xors                                                 : 9
 1-bit xor2                                            : 8
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Microcontroller/R8Processor/FSM_0> on signal <currentState[1:5]> with user encoding.
----------------------
 State    | Encoding
----------------------
 sfetch   | 00000
 sreg     | 00001
 shalt    | 00010
 sula     | 00011
 swbk     | 00100
 sld      | 00101
 sst      | 00110
 sjmp     | 00111
 ssbrt    | 01000
 spush    | 01001
 srts     | 01010
 spop     | 01011
 sldsp    | 01100
 spushf   | 01101
 spopf    | 01110
 srti     | 01111
 sitr     | 10000
 smul     | 10001
 sdiv     | 10010
 smfh     | 10011
 smfl     | 10100
 sldisra  | 10101
 sldtsra  | 10110
 smfc     | 10111
 smft     | 11000
 ssyscall | 11001
 strap    | 11010
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Microcontroller/TX/FSM_1> on signal <currentState[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 start_bit | 01
 data_bits | 11
 stop_bit  | 10
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Microcontroller/RX/FSM_2> on signal <currentState[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 start_bit | 01
 data_bits | 11
 stop_bit  | 10
-----------------------
WARNING:Xst:2677 - Node <clkCounter_17> of sequential type is unconnected in block <UART_TX>.
WARNING:Xst:2677 - Node <clkCounter_18> of sequential type is unconnected in block <UART_TX>.
WARNING:Xst:2677 - Node <clkCounter_19> of sequential type is unconnected in block <UART_TX>.
WARNING:Xst:2677 - Node <clkCounter_20> of sequential type is unconnected in block <UART_TX>.
WARNING:Xst:2677 - Node <clkCounter_21> of sequential type is unconnected in block <UART_TX>.
WARNING:Xst:2677 - Node <clkCounter_22> of sequential type is unconnected in block <UART_TX>.
WARNING:Xst:2677 - Node <clkCounter_23> of sequential type is unconnected in block <UART_TX>.
WARNING:Xst:2677 - Node <clkCounter_24> of sequential type is unconnected in block <UART_TX>.
WARNING:Xst:2677 - Node <clkCounter_25> of sequential type is unconnected in block <UART_TX>.
WARNING:Xst:2677 - Node <clkCounter_26> of sequential type is unconnected in block <UART_TX>.
WARNING:Xst:2677 - Node <clkCounter_27> of sequential type is unconnected in block <UART_TX>.
WARNING:Xst:2677 - Node <clkCounter_28> of sequential type is unconnected in block <UART_TX>.
WARNING:Xst:2677 - Node <clkCounter_29> of sequential type is unconnected in block <UART_TX>.
WARNING:Xst:2677 - Node <clkCounter_30> of sequential type is unconnected in block <UART_TX>.
WARNING:Xst:2677 - Node <clkCounter_31> of sequential type is unconnected in block <UART_TX>.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    clkCounter_31 in unit <UART_RX>
    trapCount_31 in unit <R8>

WARNING:Xst:2040 - Unit R8_uC_TOPLVL: 40 multi-source signals are replaced by logic (pull-up yes): Microcontroller/data_PIC<0>, Microcontroller/data_PIC<1>, Microcontroller/data_PIC<2>, Microcontroller/data_PIC<3>, Microcontroller/data_PIC<4>, Microcontroller/data_PIC<5>, Microcontroller/data_PIC<6>, Microcontroller/data_PIC<7>, Microcontroller/data_PORT<0>, Microcontroller/data_PORT<10>, Microcontroller/data_PORT<11>, Microcontroller/data_PORT<12>, Microcontroller/data_PORT<13>, Microcontroller/data_PORT<14>, Microcontroller/data_PORT<15>, Microcontroller/data_PORT<1>, Microcontroller/data_PORT<2>, Microcontroller/data_PORT<3>, Microcontroller/data_PORT<4>, Microcontroller/data_PORT<5>, Microcontroller/data_PORT<6>, Microcontroller/data_PORT<7>, Microcontroller/data_PORT<8>, Microcontroller/data_PORT<9>, Microcontroller/data_timer<0>, Microcontroller/data_timer<10>, Microcontroller/data_timer<11>, Microcontroller/data_timer<12>, Microcontroller/data_timer<13>, Microcontroller/data_timer<14>, Microcontroller/data_timer<15>, Microcontroller/data_timer<1>, Microcontroller/data_timer<2>, Microcontroller/data_timer<3>, Microcontroller/data_timer<4>, Microcontroller/data_timer<5>, Microcontroller/data_timer<6>, Microcontroller/data_timer<7>, Microcontroller/data_timer<8>, Microcontroller/data_timer<9>.
WARNING:Xst:2042 - Unit Timer: 16 internal tristates are replaced by logic (pull-up yes): data<0>, data<10>, data<11>, data<12>, data<13>, data<14>, data<15>, data<1>, data<2>, data<3>, data<4>, data<5>, data<6>, data<7>, data<8>, data<9>.
WARNING:Xst:2042 - Unit InterruptController: 8 internal tristates are replaced by logic (pull-up yes): data<0>, data<1>, data<2>, data<3>, data<4>, data<5>, data<6>, data<7>.

Optimizing unit <R8_uC_TOPLVL> ...
WARNING:Xst:1710 - FF/Latch <Microcontroller/PIC/irq_reg_3> (without init value) has a constant value of 0 in block <R8_uC_TOPLVL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Microcontroller/PIC/irq_reg_2> (without init value) has a constant value of 0 in block <R8_uC_TOPLVL>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <R8> ...

Optimizing unit <UART_TX> ...

Optimizing unit <UART_RX> ...

Optimizing unit <Memory_2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block R8_uC_TOPLVL, actual ratio is 33.
WARNING:Xst:1426 - The value init of the FF/Latch Microcontroller/R8Processor/trapCount_31_LD hinder the constant cleaning in the block R8_uC_TOPLVL.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch Microcontroller/RX/clkCounter_31_LD hinder the constant cleaning in the block R8_uC_TOPLVL.
   You should achieve better results by setting this init to 0.
FlipFlop Microcontroller/R8Processor/regA_0 has been replicated 2 time(s)
FlipFlop Microcontroller/R8Processor/regA_1 has been replicated 3 time(s)
FlipFlop Microcontroller/R8Processor/regA_10 has been replicated 1 time(s)
FlipFlop Microcontroller/R8Processor/regA_11 has been replicated 2 time(s)
FlipFlop Microcontroller/R8Processor/regA_12 has been replicated 2 time(s)
FlipFlop Microcontroller/R8Processor/regA_13 has been replicated 2 time(s)
FlipFlop Microcontroller/R8Processor/regA_14 has been replicated 2 time(s)
FlipFlop Microcontroller/R8Processor/regA_15 has been replicated 4 time(s)
FlipFlop Microcontroller/R8Processor/regA_2 has been replicated 2 time(s)
FlipFlop Microcontroller/R8Processor/regA_3 has been replicated 2 time(s)
FlipFlop Microcontroller/R8Processor/regA_4 has been replicated 2 time(s)
FlipFlop Microcontroller/R8Processor/regA_5 has been replicated 1 time(s)
FlipFlop Microcontroller/R8Processor/regA_6 has been replicated 2 time(s)
FlipFlop Microcontroller/R8Processor/regA_7 has been replicated 2 time(s)
FlipFlop Microcontroller/R8Processor/regA_8 has been replicated 2 time(s)
FlipFlop Microcontroller/R8Processor/regA_9 has been replicated 2 time(s)
FlipFlop Microcontroller/R8Processor/regB_10 has been replicated 1 time(s)
FlipFlop Microcontroller/R8Processor/regB_11 has been replicated 1 time(s)
FlipFlop Microcontroller/R8Processor/regB_12 has been replicated 1 time(s)
FlipFlop Microcontroller/R8Processor/regB_13 has been replicated 2 time(s)
FlipFlop Microcontroller/R8Processor/regB_14 has been replicated 2 time(s)
FlipFlop Microcontroller/R8Processor/regB_15 has been replicated 2 time(s)
FlipFlop Microcontroller/R8Processor/regB_2 has been replicated 1 time(s)
FlipFlop Microcontroller/R8Processor/regB_3 has been replicated 1 time(s)
FlipFlop Microcontroller/R8Processor/regB_4 has been replicated 1 time(s)
FlipFlop Microcontroller/R8Processor/regB_5 has been replicated 1 time(s)
FlipFlop Microcontroller/R8Processor/regB_6 has been replicated 1 time(s)
FlipFlop Microcontroller/R8Processor/regB_7 has been replicated 1 time(s)
FlipFlop Microcontroller/R8Processor/regB_8 has been replicated 1 time(s)
FlipFlop Microcontroller/R8Processor/regB_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 788
 Flip-Flops                                            : 788

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : R8_uC_TOPLVL.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3991
#      GND                         : 1
#      INV                         : 128
#      LUT1                        : 68
#      LUT2                        : 243
#      LUT3                        : 266
#      LUT4                        : 421
#      LUT5                        : 469
#      LUT6                        : 885
#      MUXCY                       : 757
#      MUXF7                       : 105
#      MUXF8                       : 48
#      VCC                         : 1
#      XORCY                       : 599
# FlipFlops/Latches                : 790
#      FD                          : 1
#      FDC                         : 113
#      FDCE                        : 637
#      FDE                         : 19
#      FDP                         : 2
#      FDPE                        : 16
#      LD                          : 2
# RAMS                             : 48
#      RAM256X1S                   : 16
#      RAMB16BWER                  : 32
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 21
#      IBUF                        : 3
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 1
# DCMs                             : 1
#      DCM_SP                      : 1
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             790  out of  18224     4%  
 Number of Slice LUTs:                 2544  out of   9112    27%  
    Number used as Logic:              2480  out of   9112    27%  
    Number used as Memory:               64  out of   2176     2%  
       Number used as RAM:               64

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2760
   Number with an unused Flip Flop:    1970  out of   2760    71%  
   Number with an unused LUT:           216  out of   2760     7%  
   Number of fully used LUT-FF pairs:   574  out of   2760    20%  
   Number of unique control sets:        52

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    232     9%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               32  out of     32   100%  
    Number using Block RAM only:         32
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                      1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------+-----------------------------------------------------+-------+
Clock Signal                                     | Clock buffer(FF name)                               | Load  |
-------------------------------------------------+-----------------------------------------------------+-------+
clock                                            | DCM_SP:CLKDV                                        | 836   |
Microcontroller/rst_R8(Microcontroller/rst_R81:O)| NONE(*)(Microcontroller/R8Processor/trapCount_31_LD)| 1     |
ResetSynchronizer/ff2_q                          | NONE(Microcontroller/RX/clkCounter_31_LD)           | 1     |
-------------------------------------------------+-----------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 23.776ns (Maximum Frequency: 42.059MHz)
   Minimum input arrival time before clock: 11.482ns
   Maximum output required time after clock: 5.184ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 23.776ns (frequency: 42.059MHz)
  Total number of paths / destination ports: 15606621067321167314944 / 2990
-------------------------------------------------------------------------
Delay:               47.552ns (Levels of Logic = 143)
  Source:            Microcontroller/R8Processor/regB_1 (FF)
  Destination:       Microcontroller/R8Processor/regLOW_15 (FF)
  Source Clock:      clock rising 0.5X
  Destination Clock: clock rising 0.5X

  Data Path: Microcontroller/R8Processor/regB_1 to Microcontroller/R8Processor/regLOW_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            19   0.447   1.071  Microcontroller/R8Processor/regB_1 (Microcontroller/R8Processor/regB_1)
     INV:I->O              1   0.206   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Msub_a[15]_unary_minus_1_OUT_lut<1>_INV_0 (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Msub_a[15]_unary_minus_1_OUT_lut<1>)
     MUXCY:S->O            1   0.172   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Msub_a[15]_unary_minus_1_OUT_cy<1> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Msub_a[15]_unary_minus_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Msub_a[15]_unary_minus_1_OUT_cy<2> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Msub_a[15]_unary_minus_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Msub_a[15]_unary_minus_1_OUT_cy<3> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Msub_a[15]_unary_minus_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Msub_a[15]_unary_minus_1_OUT_cy<4> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Msub_a[15]_unary_minus_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Msub_a[15]_unary_minus_1_OUT_cy<5> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Msub_a[15]_unary_minus_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Msub_a[15]_unary_minus_1_OUT_cy<6> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Msub_a[15]_unary_minus_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Msub_a[15]_unary_minus_1_OUT_cy<7> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Msub_a[15]_unary_minus_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Msub_a[15]_unary_minus_1_OUT_cy<8> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Msub_a[15]_unary_minus_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Msub_a[15]_unary_minus_1_OUT_cy<9> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Msub_a[15]_unary_minus_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Msub_a[15]_unary_minus_1_OUT_cy<10> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Msub_a[15]_unary_minus_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Msub_a[15]_unary_minus_1_OUT_cy<11> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Msub_a[15]_unary_minus_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Msub_a[15]_unary_minus_1_OUT_cy<12> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Msub_a[15]_unary_minus_1_OUT_cy<12>)
     XORCY:CI->O           4   0.180   0.684  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Msub_a[15]_unary_minus_1_OUT_xor<13> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/a[15]_unary_minus_1_OUT<13>)
     LUT6:I5->O            9   0.205   0.934  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/BUS_0004_INV_980_o3_SW0 (N192)
     LUT6:I4->O            2   0.203   0.617  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/BUS_0004_INV_980_o324_SW4 (N369)
     LUT6:I5->O            4   0.205   0.931  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mmux_a[15]_GND_21_o_MUX_1031_o12_SW1 (N359)
     LUT6:I2->O            2   0.203   0.617  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/BUS_0004_INV_980_o3 (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/BUS_0004_INV_980_o)
     LUT6:I5->O            3   0.205   0.898  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mmux_a[15]_GND_21_o_MUX_1060_o12 (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/a[15]_GND_21_o_MUX_1060_o)
     LUT5:I1->O            0   0.203   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0005_INV_979_o_lutdi1 (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0005_INV_979_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0005_INV_979_o_cy<1> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0005_INV_979_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0005_INV_979_o_cy<2> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0005_INV_979_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0005_INV_979_o_cy<3> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0005_INV_979_o_cy<3>)
     MUXCY:CI->O          10   0.213   0.857  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0005_INV_979_o_cy<4> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0005_INV_979_o_cy<4>)
     LUT5:I4->O            8   0.205   1.031  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mmux_a[15]_GND_21_o_MUX_1088_o121 (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/a[15]_GND_21_o_MUX_1090_o)
     LUT4:I1->O            1   0.205   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0006_INV_978_o_lut<1> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0006_INV_978_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0006_INV_978_o_cy<1> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0006_INV_978_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0006_INV_978_o_cy<2> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0006_INV_978_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0006_INV_978_o_cy<3> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0006_INV_978_o_cy<3>)
     MUXCY:CI->O          14   0.213   0.958  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0006_INV_978_o_cy<4> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0006_INV_978_o_cy<4>)
     LUT6:I5->O            6   0.205   0.973  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mmux_a[15]_GND_21_o_MUX_1115_o131 (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/a[15]_GND_21_o_MUX_1118_o)
     LUT4:I1->O            1   0.205   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0007_INV_977_o_lut<1> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0007_INV_977_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0007_INV_977_o_cy<1> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0007_INV_977_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0007_INV_977_o_cy<2> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0007_INV_977_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0007_INV_977_o_cy<3> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0007_INV_977_o_cy<3>)
     MUXCY:CI->O          24   0.213   1.173  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0007_INV_977_o_cy<4> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0007_INV_977_o_cy<4>)
     LUT5:I4->O            6   0.205   0.992  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/a[15]_GND_21_o_MUX_1146_o1 (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/a[15]_GND_21_o_MUX_1171_o_bdd0)
     LUT4:I0->O            0   0.203   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0008_INV_976_o_lutdi (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0008_INV_976_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0008_INV_976_o_cy<0> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0008_INV_976_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0008_INV_976_o_cy<1> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0008_INV_976_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0008_INV_976_o_cy<2> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0008_INV_976_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0008_INV_976_o_cy<3> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0008_INV_976_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0008_INV_976_o_cy<4> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0008_INV_976_o_cy<4>)
     MUXCY:CI->O          24   0.213   1.173  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0008_INV_976_o_cy<5> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0008_INV_976_o_cy<5>)
     LUT5:I4->O            6   0.205   0.992  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/a[15]_GND_21_o_MUX_1172_o1 (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/a[15]_GND_21_o_MUX_1196_o_bdd0)
     LUT4:I0->O            0   0.203   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0009_INV_975_o_lutdi (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0009_INV_975_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0009_INV_975_o_cy<0> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0009_INV_975_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0009_INV_975_o_cy<1> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0009_INV_975_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0009_INV_975_o_cy<2> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0009_INV_975_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0009_INV_975_o_cy<3> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0009_INV_975_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0009_INV_975_o_cy<4> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0009_INV_975_o_cy<4>)
     MUXCY:CI->O          29   0.213   1.250  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0009_INV_975_o_cy<5> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0009_INV_975_o_cy<5>)
     LUT5:I4->O            6   0.205   0.992  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/a[15]_GND_21_o_MUX_1197_o1 (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/a[15]_GND_21_o_MUX_1220_o_bdd0)
     LUT4:I0->O            0   0.203   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0010_INV_974_o_lutdi (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0010_INV_974_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0010_INV_974_o_cy<0> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0010_INV_974_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0010_INV_974_o_cy<1> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0010_INV_974_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0010_INV_974_o_cy<2> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0010_INV_974_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0010_INV_974_o_cy<3> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0010_INV_974_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0010_INV_974_o_cy<4> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0010_INV_974_o_cy<4>)
     MUXCY:CI->O          30   0.213   1.264  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0010_INV_974_o_cy<5> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0010_INV_974_o_cy<5>)
     LUT5:I4->O            6   0.205   0.992  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/a[15]_GND_21_o_MUX_1221_o1 (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/a[15]_GND_21_o_MUX_1243_o_bdd0)
     LUT4:I0->O            0   0.203   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0011_INV_973_o_lutdi (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0011_INV_973_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0011_INV_973_o_cy<0> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0011_INV_973_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0011_INV_973_o_cy<1> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0011_INV_973_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0011_INV_973_o_cy<2> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0011_INV_973_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0011_INV_973_o_cy<3> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0011_INV_973_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0011_INV_973_o_cy<4> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0011_INV_973_o_cy<4>)
     MUXCY:CI->O          35   0.213   1.335  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0011_INV_973_o_cy<5> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0011_INV_973_o_cy<5>)
     LUT5:I4->O            6   0.205   0.992  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/a[15]_GND_21_o_MUX_1244_o1 (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/a[15]_GND_21_o_MUX_1265_o_bdd0)
     LUT4:I0->O            0   0.203   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0012_INV_972_o_lutdi (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0012_INV_972_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0012_INV_972_o_cy<0> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0012_INV_972_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0012_INV_972_o_cy<1> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0012_INV_972_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0012_INV_972_o_cy<2> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0012_INV_972_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0012_INV_972_o_cy<3> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0012_INV_972_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0012_INV_972_o_cy<4> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0012_INV_972_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0012_INV_972_o_cy<5> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0012_INV_972_o_cy<5>)
     MUXCY:CI->O          36   0.213   1.349  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0012_INV_972_o_cy<6> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0012_INV_972_o_cy<6>)
     LUT5:I4->O            6   0.205   0.992  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/a[15]_GND_21_o_MUX_1266_o1 (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/a[15]_GND_21_o_MUX_1286_o_bdd0)
     LUT4:I0->O            0   0.203   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0013_INV_971_o_lutdi (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0013_INV_971_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0013_INV_971_o_cy<0> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0013_INV_971_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0013_INV_971_o_cy<1> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0013_INV_971_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0013_INV_971_o_cy<2> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0013_INV_971_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0013_INV_971_o_cy<3> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0013_INV_971_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0013_INV_971_o_cy<4> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0013_INV_971_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0013_INV_971_o_cy<5> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0013_INV_971_o_cy<5>)
     MUXCY:CI->O          42   0.213   1.434  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0013_INV_971_o_cy<6> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0013_INV_971_o_cy<6>)
     LUT5:I4->O            6   0.205   0.992  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/a[15]_GND_21_o_MUX_1287_o1 (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/a[15]_GND_21_o_MUX_1306_o_bdd0)
     LUT4:I0->O            0   0.203   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0014_INV_970_o_lutdi (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0014_INV_970_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0014_INV_970_o_cy<0> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0014_INV_970_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0014_INV_970_o_cy<1> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0014_INV_970_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0014_INV_970_o_cy<2> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0014_INV_970_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0014_INV_970_o_cy<3> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0014_INV_970_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0014_INV_970_o_cy<4> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0014_INV_970_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0014_INV_970_o_cy<5> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0014_INV_970_o_cy<5>)
     MUXCY:CI->O          44   0.213   1.463  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0014_INV_970_o_cy<6> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0014_INV_970_o_cy<6>)
     LUT5:I4->O            5   0.205   0.962  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/a[15]_GND_21_o_MUX_1307_o1 (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/a[15]_GND_21_o_MUX_1325_o_bdd0)
     LUT4:I0->O            0   0.203   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0015_INV_969_o_lutdi (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0015_INV_969_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0015_INV_969_o_cy<0> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0015_INV_969_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0015_INV_969_o_cy<1> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0015_INV_969_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0015_INV_969_o_cy<2> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0015_INV_969_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0015_INV_969_o_cy<3> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0015_INV_969_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0015_INV_969_o_cy<4> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0015_INV_969_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0015_INV_969_o_cy<5> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0015_INV_969_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0015_INV_969_o_cy<6> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0015_INV_969_o_cy<6>)
     MUXCY:CI->O          44   0.213   1.463  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0015_INV_969_o_cy<7> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0015_INV_969_o_cy<7>)
     LUT5:I4->O            2   0.205   0.864  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/a[15]_GND_21_o_MUX_1326_o1 (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/a[15]_GND_21_o_MUX_1326_o)
     LUT4:I0->O            0   0.203   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0016_INV_968_o_lutdi (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0016_INV_968_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0016_INV_968_o_cy<0> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0016_INV_968_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0016_INV_968_o_cy<1> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0016_INV_968_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0016_INV_968_o_cy<2> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0016_INV_968_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0016_INV_968_o_cy<3> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0016_INV_968_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0016_INV_968_o_cy<4> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0016_INV_968_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0016_INV_968_o_cy<5> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0016_INV_968_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0016_INV_968_o_cy<6> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0016_INV_968_o_cy<6>)
     MUXCY:CI->O          17   0.213   1.028  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0016_INV_968_o_cy<7> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0016_INV_968_o_cy<7>)
     LUT5:I4->O            2   0.205   0.864  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/n0995<1>1 (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/n0995<1>)
     LUT4:I0->O            0   0.203   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0017_INV_967_o_lutdi (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0017_INV_967_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0017_INV_967_o_cy<0> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0017_INV_967_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0017_INV_967_o_cy<1> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0017_INV_967_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0017_INV_967_o_cy<2> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0017_INV_967_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0017_INV_967_o_cy<3> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0017_INV_967_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0017_INV_967_o_cy<4> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0017_INV_967_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0017_INV_967_o_cy<5> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0017_INV_967_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0017_INV_967_o_cy<6> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0017_INV_967_o_cy<6>)
     MUXCY:CI->O           2   0.213   0.617  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0017_INV_967_o_cy<7> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Mcompar_BUS_0017_INV_967_o_cy<7>)
     LUT1:I0->O            1   0.205   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<0>_rt (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<0>_rt)
     MUXCY:S->O            1   0.172   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<0> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<1> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<2> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<3> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<4> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<5> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<6> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<7> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<8> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<9> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<10> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<11> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<12> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<13> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<14> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<14>)
     XORCY:CI->O           1   0.180   0.580  Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_xor<15> (Microcontroller/R8Processor/regB[15]_regA[15]_div_1199/GND_21_o_BUS_0001_add_38_OUT[16:0]<15>)
     LUT6:I5->O            1   0.205   0.000  Microcontroller/R8Processor/Mmux__n2557113 (Microcontroller/R8Processor/_n2581<15>)
     FDCE:D                    0.102          Microcontroller/R8Processor/regLOW_15
    ----------------------------------------
    Total                     47.552ns (14.221ns logic, 33.331ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 2311 / 824
-------------------------------------------------------------------------
Offset:              11.482ns (Levels of Logic = 10)
  Source:            prog_mode (PAD)
  Destination:       Microcontroller/R8Processor/regBank_0_7 (FF)
  Destination Clock: clock rising 0.5X

  Data Path: prog_mode to Microcontroller/R8Processor/regBank_0_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.167  prog_mode_IBUF (prog_mode_IBUF)
     LUT6:I0->O            5   0.203   0.819  Microcontroller/R8Processor/ce2 (Microcontroller/R8Processor/ce1)
     LUT4:I2->O            5   0.203   0.943  Microcontroller/R8Processor/ce3 (Microcontroller/ce)
     LUT6:I3->O            2   0.205   0.961  Microcontroller/ce_UART_RX1 (Microcontroller/ce_UART_RX)
     LUT5:I0->O           16   0.203   1.369  Microcontroller/RX/Mmux_data_out1511 (Microcontroller/RX/Mmux_data_out151)
     LUT6:I0->O            1   0.203   0.684  Microcontroller/Mmux_data_r8_in283 (Microcontroller/Mmux_data_r8_in282)
     LUT6:I4->O            1   0.203   0.580  Microcontroller/Mmux_data_r8_in285 (Microcontroller/Mmux_data_r8_in284)
     LUT5:I4->O            3   0.205   0.995  Microcontroller/Mmux_data_r8_in286 (Microcontroller/data_r8_in<7>)
     LUT6:I1->O            1   0.203   0.808  Microcontroller/R8Processor/regBank[0][15]_regBank[0][15]_mux_1054_OUT<7>_SW0 (N160)
     LUT5:I2->O           16   0.205   0.000  Microcontroller/R8Processor/regBank[0][15]_regBank[0][15]_mux_1054_OUT<7> (Microcontroller/R8Processor/regBank[0][15]_regBank[0][15]_mux_1054_OUT<7>)
     FDCE:D                    0.102          Microcontroller/R8Processor/regBank_0_7
    ----------------------------------------
    Total                     11.482ns (3.157ns logic, 8.325ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 51 / 17
-------------------------------------------------------------------------
Offset:              5.184ns (Levels of Logic = 2)
  Source:            Microcontroller/TX/currentState_FSM_FFd2 (FF)
  Destination:       uart_tx (PAD)
  Source Clock:      clock rising 0.5X

  Data Path: Microcontroller/TX/currentState_FSM_FFd2 to uart_tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             23   0.447   1.382  Microcontroller/TX/currentState_FSM_FFd2 (Microcontroller/TX/currentState_FSM_FFd2)
     LUT3:I0->O            1   0.205   0.579  Microcontroller/TX/tx1 (uart_tx_OBUF)
     OBUF:I->O                 2.571          uart_tx_OBUF (uart_tx)
    ----------------------------------------
    Total                      5.184ns (3.223ns logic, 1.961ns route)
                                       (62.2% logic, 37.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
Microcontroller/rst_R8 |         |    4.222|         |         |
ResetSynchronizer/ff2_q|         |    4.813|         |         |
clock                  |   47.552|    7.649|    8.767|         |
-----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 41.00 secs
Total CPU time to Xst completion: 41.13 secs
 
--> 


Total memory usage is 505008 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   27 (   0 filtered)
Number of infos    :   13 (   0 filtered)

