Test Generation Using the W-method. V2.0. August 1, 2013

Enter filename: 007fsm.txt
FSM input from:  007fsm.txt
States: 6
Edges 57
Input alphabet:
(
)
0
1
2
3
4
5
6
7
8
9

Output alphabet:
no
yes

From 	 Input/Output 	 To
1	 2/no		 1
1	 3/no		 1
1	 9/no		 1
1	 5/no		 1
1	 4/no		 1
1	 0/no		 1
1	 8/no		 1
1	 6/no		 1
1	 1/no		 1
1	 7/no		 1
1	 (/no		 1
2	 7/no		 2
2	 0/no		 3
2	 0/no		 2
2	 9/no		 2
2	 3/no		 2
2	 5/no		 2
2	 8/no		 2
2	 2/no		 2
2	 4/no		 2
2	 1/no		 2
2	 6/no		 2
3	 0/no		 2
3	 3/no		 2
3	 7/no		 2
3	 4/no		 2
3	 2/no		 2
3	 6/no		 2
3	 9/no		 2
3	 0/no		 4
3	 1/no		 2
3	 5/no		 2
3	 8/no		 2
4	 0/no		 2
4	 5/no		 2
4	 6/no		 2
4	 1/no		 2
4	 3/no		 2
4	 7/no		 2
4	 7/no		 5
4	 4/no		 2
4	 8/no		 2
4	 9/no		 2
4	 2/no		 2
5	 0/no		 5
5	 4/no		 5
5	 5/no		 5
5	 (/yes		 6
5	 2/no		 5
5	 1/no		 5
5	 3/no		 5
5	 9/no		 5
5	 )/yes		 6
5	 6/no		 5
5	 7/no		 5
5	 8/no		 5
6	 0/yes		 6

Transition cover set (P). 12 entries.
Empty ( 0 1 2 3 4 5 6 7 8 9 

W Set. 4 entries.
( 0 07( 7( 

Number of Test Cases :46
Test cases: [(, ((, (0, (07(, (7(, 0, 0(, 00, 007(, 07(, 1(, 10, 107(, 17(, 2(, 20, 207(, 27(, 3(, 30, 307(, 37(, 4(, 40, 407(, 47(, 5(, 50, 507(, 57(, 6(, 60, 607(, 67(, 7(, 70, 707(, 77(, 8(, 80, 807(, 87(, 9(, 90, 907(, 97(]

FSM execution begins. Input:  (  Initial state: 1
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:no

FSM execution begins. Input:  ( (  Initial state: 1
Current state: 1
 Input: ( Next state: 1 Output: no
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nono

FSM execution begins. Input:  ( 0  Initial state: 1
Current state: 1
 Input: ( Next state: 1 Output: no
Current state: 1
 Input: 0 Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nono

FSM execution begins. Input:  ( 0 7 (  Initial state: 1
Current state: 1
 Input: ( Next state: 1 Output: no
Current state: 1
 Input: 0 Next state: 1 Output: no
Current state: 1
 Input: 7 Next state: 1 Output: no
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nononono

FSM execution begins. Input:  ( 7 (  Initial state: 1
Current state: 1
 Input: ( Next state: 1 Output: no
Current state: 1
 Input: 7 Next state: 1 Output: no
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nonono

FSM execution begins. Input:  0  Initial state: 1
Current state: 1
 Input: 0 Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:no

FSM execution begins. Input:  0 (  Initial state: 1
Current state: 1
 Input: 0 Next state: 1 Output: no
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nono

FSM execution begins. Input:  0 0  Initial state: 1
Current state: 1
 Input: 0 Next state: 1 Output: no
Current state: 1
 Input: 0 Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nono

FSM execution begins. Input:  0 0 7 (  Initial state: 1
Current state: 1
 Input: 0 Next state: 1 Output: no
Current state: 1
 Input: 0 Next state: 1 Output: no
Current state: 1
 Input: 7 Next state: 1 Output: no
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nononono

FSM execution begins. Input:  0 7 (  Initial state: 1
Current state: 1
 Input: 0 Next state: 1 Output: no
Current state: 1
 Input: 7 Next state: 1 Output: no
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nonono

FSM execution begins. Input:  1 (  Initial state: 1
Current state: 1
 Input: 1 Next state: 1 Output: no
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nono

FSM execution begins. Input:  1 0  Initial state: 1
Current state: 1
 Input: 1 Next state: 1 Output: no
Current state: 1
 Input: 0 Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nono

FSM execution begins. Input:  1 0 7 (  Initial state: 1
Current state: 1
 Input: 1 Next state: 1 Output: no
Current state: 1
 Input: 0 Next state: 1 Output: no
Current state: 1
 Input: 7 Next state: 1 Output: no
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nononono

FSM execution begins. Input:  1 7 (  Initial state: 1
Current state: 1
 Input: 1 Next state: 1 Output: no
Current state: 1
 Input: 7 Next state: 1 Output: no
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nonono

FSM execution begins. Input:  2 (  Initial state: 1
Current state: 1
 Input: 2 Next state: 1 Output: no
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nono

FSM execution begins. Input:  2 0  Initial state: 1
Current state: 1
 Input: 2 Next state: 1 Output: no
Current state: 1
 Input: 0 Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nono

FSM execution begins. Input:  2 0 7 (  Initial state: 1
Current state: 1
 Input: 2 Next state: 1 Output: no
Current state: 1
 Input: 0 Next state: 1 Output: no
Current state: 1
 Input: 7 Next state: 1 Output: no
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nononono

FSM execution begins. Input:  2 7 (  Initial state: 1
Current state: 1
 Input: 2 Next state: 1 Output: no
Current state: 1
 Input: 7 Next state: 1 Output: no
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nonono

FSM execution begins. Input:  3 (  Initial state: 1
Current state: 1
 Input: 3 Next state: 1 Output: no
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nono

FSM execution begins. Input:  3 0  Initial state: 1
Current state: 1
 Input: 3 Next state: 1 Output: no
Current state: 1
 Input: 0 Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nono

FSM execution begins. Input:  3 0 7 (  Initial state: 1
Current state: 1
 Input: 3 Next state: 1 Output: no
Current state: 1
 Input: 0 Next state: 1 Output: no
Current state: 1
 Input: 7 Next state: 1 Output: no
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nononono

FSM execution begins. Input:  3 7 (  Initial state: 1
Current state: 1
 Input: 3 Next state: 1 Output: no
Current state: 1
 Input: 7 Next state: 1 Output: no
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nonono

FSM execution begins. Input:  4 (  Initial state: 1
Current state: 1
 Input: 4 Next state: 1 Output: no
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nono

FSM execution begins. Input:  4 0  Initial state: 1
Current state: 1
 Input: 4 Next state: 1 Output: no
Current state: 1
 Input: 0 Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nono

FSM execution begins. Input:  4 0 7 (  Initial state: 1
Current state: 1
 Input: 4 Next state: 1 Output: no
Current state: 1
 Input: 0 Next state: 1 Output: no
Current state: 1
 Input: 7 Next state: 1 Output: no
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nononono

FSM execution begins. Input:  4 7 (  Initial state: 1
Current state: 1
 Input: 4 Next state: 1 Output: no
Current state: 1
 Input: 7 Next state: 1 Output: no
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nonono

FSM execution begins. Input:  5 (  Initial state: 1
Current state: 1
 Input: 5 Next state: 1 Output: no
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nono

FSM execution begins. Input:  5 0  Initial state: 1
Current state: 1
 Input: 5 Next state: 1 Output: no
Current state: 1
 Input: 0 Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nono

FSM execution begins. Input:  5 0 7 (  Initial state: 1
Current state: 1
 Input: 5 Next state: 1 Output: no
Current state: 1
 Input: 0 Next state: 1 Output: no
Current state: 1
 Input: 7 Next state: 1 Output: no
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nononono

FSM execution begins. Input:  5 7 (  Initial state: 1
Current state: 1
 Input: 5 Next state: 1 Output: no
Current state: 1
 Input: 7 Next state: 1 Output: no
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nonono

FSM execution begins. Input:  6 (  Initial state: 1
Current state: 1
 Input: 6 Next state: 1 Output: no
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nono

FSM execution begins. Input:  6 0  Initial state: 1
Current state: 1
 Input: 6 Next state: 1 Output: no
Current state: 1
 Input: 0 Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nono

FSM execution begins. Input:  6 0 7 (  Initial state: 1
Current state: 1
 Input: 6 Next state: 1 Output: no
Current state: 1
 Input: 0 Next state: 1 Output: no
Current state: 1
 Input: 7 Next state: 1 Output: no
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nononono

FSM execution begins. Input:  6 7 (  Initial state: 1
Current state: 1
 Input: 6 Next state: 1 Output: no
Current state: 1
 Input: 7 Next state: 1 Output: no
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nonono

FSM execution begins. Input:  7 (  Initial state: 1
Current state: 1
 Input: 7 Next state: 1 Output: no
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nono

FSM execution begins. Input:  7 0  Initial state: 1
Current state: 1
 Input: 7 Next state: 1 Output: no
Current state: 1
 Input: 0 Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nono

FSM execution begins. Input:  7 0 7 (  Initial state: 1
Current state: 1
 Input: 7 Next state: 1 Output: no
Current state: 1
 Input: 0 Next state: 1 Output: no
Current state: 1
 Input: 7 Next state: 1 Output: no
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nononono

FSM execution begins. Input:  7 7 (  Initial state: 1
Current state: 1
 Input: 7 Next state: 1 Output: no
Current state: 1
 Input: 7 Next state: 1 Output: no
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nonono

FSM execution begins. Input:  8 (  Initial state: 1
Current state: 1
 Input: 8 Next state: 1 Output: no
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nono

FSM execution begins. Input:  8 0  Initial state: 1
Current state: 1
 Input: 8 Next state: 1 Output: no
Current state: 1
 Input: 0 Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nono

FSM execution begins. Input:  8 0 7 (  Initial state: 1
Current state: 1
 Input: 8 Next state: 1 Output: no
Current state: 1
 Input: 0 Next state: 1 Output: no
Current state: 1
 Input: 7 Next state: 1 Output: no
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nononono

FSM execution begins. Input:  8 7 (  Initial state: 1
Current state: 1
 Input: 8 Next state: 1 Output: no
Current state: 1
 Input: 7 Next state: 1 Output: no
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nonono

FSM execution begins. Input:  9 (  Initial state: 1
Current state: 1
 Input: 9 Next state: 1 Output: no
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nono

FSM execution begins. Input:  9 0  Initial state: 1
Current state: 1
 Input: 9 Next state: 1 Output: no
Current state: 1
 Input: 0 Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nono

FSM execution begins. Input:  9 0 7 (  Initial state: 1
Current state: 1
 Input: 9 Next state: 1 Output: no
Current state: 1
 Input: 0 Next state: 1 Output: no
Current state: 1
 Input: 7 Next state: 1 Output: no
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nononono

FSM execution begins. Input:  9 7 (  Initial state: 1
Current state: 1
 Input: 9 Next state: 1 Output: no
Current state: 1
 Input: 7 Next state: 1 Output: no
Current state: 1
 Input: ( Next state: 1 Output: no

FSM execution completed. Final state: 1
Output pattern:nonono
