# Reading D:/libero11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 D:/libero11.9/Designer/lib/modelsim/precompiled/vhdl/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 19:28:29 on Nov 05,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/YH/Desktop/RS422/RS4221105/hdl/signal_send.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity signal_send
# -- Compiling architecture architecture_signal_send of signal_send
# ** Error: C:/Users/YH/Desktop/RS422/RS4221105/hdl/signal_send.vhd(52): (vcom-1136) Unknown identifier "vld_send_send".
# ** Error: C:/Users/YH/Desktop/RS422/RS4221105/hdl/signal_send.vhd(52): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: C:/Users/YH/Desktop/RS422/RS4221105/hdl/signal_send.vhd(52): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/YH/Desktop/RS422/RS4221105/hdl/signal_send.vhd(131): VHDL Compiler exiting
# End time: 19:28:29 on Nov 05,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: D:/libero11.9/Modelsim/win32acoem/vcom failed.
# Error in macro ./run.do line 13
# D:/libero11.9/Modelsim/win32acoem/vcom failed.
#     while executing
# "vcom -2008 -explicit  -work presynth "${PROJECT_DIR}/hdl/signal_send.vhd""
do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 D:/libero11.9/Designer/lib/modelsim/precompiled/vhdl/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 19:28:56 on Nov 05,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/YH/Desktop/RS422/RS4221105/hdl/signal_send.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity signal_send
# -- Compiling architecture architecture_signal_send of signal_send
# End time: 19:28:56 on Nov 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 19:28:56 on Nov 05,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/YH/Desktop/RS422/RS4221105/stimulus/Test_send.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Test_send
# -- Compiling architecture behavioral of Test_send
# End time: 19:28:56 on Nov 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L proasic3 -L presynth -t 1ps presynth.Test_send 
# Start time: 19:28:56 on Nov 05,2024
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.test_send(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading presynth.signal_send(architecture_signal_send)
add wave -position insertpoint  \
sim:/test_send/signal_send_0/sys_clk \
sim:/test_send/signal_send_0/sys_rest \
sim:/test_send/signal_send_0/vld_send \
sim:/test_send/signal_send_0/data_send \
sim:/test_send/signal_send_0/idle_send \
sim:/test_send/signal_send_0/tx_uart \
sim:/test_send/signal_send_0/cnt \
sim:/test_send/signal_send_0/parity_check \
sim:/test_send/signal_send_0/vld_send_fall \
sim:/test_send/signal_send_0/vld_send_down \
sim:/test_send/signal_send_0/send
restart
run
# End time: 19:39:07 on Nov 05,2024, Elapsed time: 0:10:11
# Errors: 0, Warnings: 0
