# RISC-V SoC Tapeout - RTL2GDS&#x20;

### Overview

Welcome to my journey through the **RISC-V SoC Tapeout Program (VSD-IAT)**!
This repository documents my **week-by-week progress** as I learn and implement the RTL â†’ GDSII flow using open-source tools.

---

### Project Information

- **Project Name**: RISC-V SoC Tapeout - RTL2GDS
- **Institution**: College of Engineering, Guindy
- **Contact**: [muralikesavan02@gmail.com](mailto:muralikesavan02@gmail.com)

---

### Key Learnings from Week 0

- [x] * Verified **open-source EDA toolchain** installation.
- [x] * Learned about environment setup required for synthesis and simulation.
- [x] * Prepared the system for complete **RTL to GDSII tapeout flow**.

---

### Weekly Progress Tracker
Week 0 Task Completed

---

### Acknowledgment

I would like to thank **[Kunal Ghosh](https://github.com/kunalg123)** and the **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** team for this opportunity.Â This initiative is supported by **RISC-V International**, **India Semiconductor Mission (ISM)**, **VLSI Society of India (VSI)**, and **[Efabless](https://efabless.com/)**.Â  Â  Â 

---

### ðŸ”— Program Links

1. [https://vsdiat.vlsisystemdesign.com/](https://vsdiat.vlsisystemdesign.com/)
2. [https://riscv.org/](https://riscv.org/)
3. [https://chipfoundry.io/efabless](https://chipfoundry.io/efabless)

---
