#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c0b270 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c0b400 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1c16010 .functor NOT 1, L_0x1c40820, C4<0>, C4<0>, C4<0>;
L_0x1c405b0 .functor XOR 1, L_0x1c40450, L_0x1c40510, C4<0>, C4<0>;
L_0x1c40710 .functor XOR 1, L_0x1c405b0, L_0x1c40670, C4<0>, C4<0>;
v0x1c3cc50_0 .net *"_ivl_10", 0 0, L_0x1c40670;  1 drivers
v0x1c3cd50_0 .net *"_ivl_12", 0 0, L_0x1c40710;  1 drivers
v0x1c3ce30_0 .net *"_ivl_2", 0 0, L_0x1c3f9f0;  1 drivers
v0x1c3cef0_0 .net *"_ivl_4", 0 0, L_0x1c40450;  1 drivers
v0x1c3cfd0_0 .net *"_ivl_6", 0 0, L_0x1c40510;  1 drivers
v0x1c3d100_0 .net *"_ivl_8", 0 0, L_0x1c405b0;  1 drivers
v0x1c3d1e0_0 .net "a", 0 0, v0x1c3a580_0;  1 drivers
v0x1c3d280_0 .net "b", 0 0, v0x1c3a620_0;  1 drivers
v0x1c3d320_0 .net "c", 0 0, v0x1c3a6c0_0;  1 drivers
v0x1c3d3c0_0 .var "clk", 0 0;
v0x1c3d460_0 .net "d", 0 0, v0x1c3a830_0;  1 drivers
v0x1c3d500_0 .net "out_dut", 0 0, L_0x1c40210;  1 drivers
v0x1c3d5a0_0 .net "out_ref", 0 0, L_0x1c3e570;  1 drivers
v0x1c3d640_0 .var/2u "stats1", 159 0;
v0x1c3d6e0_0 .var/2u "strobe", 0 0;
v0x1c3d780_0 .net "tb_match", 0 0, L_0x1c40820;  1 drivers
v0x1c3d840_0 .net "tb_mismatch", 0 0, L_0x1c16010;  1 drivers
v0x1c3da10_0 .net "wavedrom_enable", 0 0, v0x1c3a920_0;  1 drivers
v0x1c3dab0_0 .net "wavedrom_title", 511 0, v0x1c3a9c0_0;  1 drivers
L_0x1c3f9f0 .concat [ 1 0 0 0], L_0x1c3e570;
L_0x1c40450 .concat [ 1 0 0 0], L_0x1c3e570;
L_0x1c40510 .concat [ 1 0 0 0], L_0x1c40210;
L_0x1c40670 .concat [ 1 0 0 0], L_0x1c3e570;
L_0x1c40820 .cmp/eeq 1, L_0x1c3f9f0, L_0x1c40710;
S_0x1c0b590 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1c0b400;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1c0bd10 .functor NOT 1, v0x1c3a6c0_0, C4<0>, C4<0>, C4<0>;
L_0x1c168d0 .functor NOT 1, v0x1c3a620_0, C4<0>, C4<0>, C4<0>;
L_0x1c3dcc0 .functor AND 1, L_0x1c0bd10, L_0x1c168d0, C4<1>, C4<1>;
L_0x1c3dd60 .functor NOT 1, v0x1c3a830_0, C4<0>, C4<0>, C4<0>;
L_0x1c3de90 .functor NOT 1, v0x1c3a580_0, C4<0>, C4<0>, C4<0>;
L_0x1c3df90 .functor AND 1, L_0x1c3dd60, L_0x1c3de90, C4<1>, C4<1>;
L_0x1c3e070 .functor OR 1, L_0x1c3dcc0, L_0x1c3df90, C4<0>, C4<0>;
L_0x1c3e130 .functor AND 1, v0x1c3a580_0, v0x1c3a6c0_0, C4<1>, C4<1>;
L_0x1c3e1f0 .functor AND 1, L_0x1c3e130, v0x1c3a830_0, C4<1>, C4<1>;
L_0x1c3e2b0 .functor OR 1, L_0x1c3e070, L_0x1c3e1f0, C4<0>, C4<0>;
L_0x1c3e420 .functor AND 1, v0x1c3a620_0, v0x1c3a6c0_0, C4<1>, C4<1>;
L_0x1c3e490 .functor AND 1, L_0x1c3e420, v0x1c3a830_0, C4<1>, C4<1>;
L_0x1c3e570 .functor OR 1, L_0x1c3e2b0, L_0x1c3e490, C4<0>, C4<0>;
v0x1c16280_0 .net *"_ivl_0", 0 0, L_0x1c0bd10;  1 drivers
v0x1c16320_0 .net *"_ivl_10", 0 0, L_0x1c3df90;  1 drivers
v0x1c38d70_0 .net *"_ivl_12", 0 0, L_0x1c3e070;  1 drivers
v0x1c38e30_0 .net *"_ivl_14", 0 0, L_0x1c3e130;  1 drivers
v0x1c38f10_0 .net *"_ivl_16", 0 0, L_0x1c3e1f0;  1 drivers
v0x1c39040_0 .net *"_ivl_18", 0 0, L_0x1c3e2b0;  1 drivers
v0x1c39120_0 .net *"_ivl_2", 0 0, L_0x1c168d0;  1 drivers
v0x1c39200_0 .net *"_ivl_20", 0 0, L_0x1c3e420;  1 drivers
v0x1c392e0_0 .net *"_ivl_22", 0 0, L_0x1c3e490;  1 drivers
v0x1c393c0_0 .net *"_ivl_4", 0 0, L_0x1c3dcc0;  1 drivers
v0x1c394a0_0 .net *"_ivl_6", 0 0, L_0x1c3dd60;  1 drivers
v0x1c39580_0 .net *"_ivl_8", 0 0, L_0x1c3de90;  1 drivers
v0x1c39660_0 .net "a", 0 0, v0x1c3a580_0;  alias, 1 drivers
v0x1c39720_0 .net "b", 0 0, v0x1c3a620_0;  alias, 1 drivers
v0x1c397e0_0 .net "c", 0 0, v0x1c3a6c0_0;  alias, 1 drivers
v0x1c398a0_0 .net "d", 0 0, v0x1c3a830_0;  alias, 1 drivers
v0x1c39960_0 .net "out", 0 0, L_0x1c3e570;  alias, 1 drivers
S_0x1c39ac0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1c0b400;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1c3a580_0 .var "a", 0 0;
v0x1c3a620_0 .var "b", 0 0;
v0x1c3a6c0_0 .var "c", 0 0;
v0x1c3a790_0 .net "clk", 0 0, v0x1c3d3c0_0;  1 drivers
v0x1c3a830_0 .var "d", 0 0;
v0x1c3a920_0 .var "wavedrom_enable", 0 0;
v0x1c3a9c0_0 .var "wavedrom_title", 511 0;
S_0x1c39d60 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1c39ac0;
 .timescale -12 -12;
v0x1c39fc0_0 .var/2s "count", 31 0;
E_0x1c061c0/0 .event negedge, v0x1c3a790_0;
E_0x1c061c0/1 .event posedge, v0x1c3a790_0;
E_0x1c061c0 .event/or E_0x1c061c0/0, E_0x1c061c0/1;
E_0x1c06410 .event negedge, v0x1c3a790_0;
E_0x1bf09f0 .event posedge, v0x1c3a790_0;
S_0x1c3a0c0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1c39ac0;
 .timescale -12 -12;
v0x1c3a2c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c3a3a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1c39ac0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c3ab20 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1c0b400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1c3e6d0 .functor NOT 1, v0x1c3a580_0, C4<0>, C4<0>, C4<0>;
L_0x1c3e740 .functor NOT 1, v0x1c3a620_0, C4<0>, C4<0>, C4<0>;
L_0x1c3e7d0 .functor AND 1, L_0x1c3e6d0, L_0x1c3e740, C4<1>, C4<1>;
L_0x1c3e8e0 .functor NOT 1, v0x1c3a6c0_0, C4<0>, C4<0>, C4<0>;
L_0x1c3e980 .functor AND 1, L_0x1c3e7d0, L_0x1c3e8e0, C4<1>, C4<1>;
L_0x1c3ea90 .functor NOT 1, v0x1c3a830_0, C4<0>, C4<0>, C4<0>;
L_0x1c3eb40 .functor AND 1, L_0x1c3e980, L_0x1c3ea90, C4<1>, C4<1>;
L_0x1c3ec50 .functor NOT 1, v0x1c3a580_0, C4<0>, C4<0>, C4<0>;
L_0x1c3ed10 .functor NOT 1, v0x1c3a620_0, C4<0>, C4<0>, C4<0>;
L_0x1c3ed80 .functor AND 1, L_0x1c3ec50, L_0x1c3ed10, C4<1>, C4<1>;
L_0x1c3eef0 .functor AND 1, L_0x1c3ed80, v0x1c3a6c0_0, C4<1>, C4<1>;
L_0x1c3f070 .functor NOT 1, v0x1c3a830_0, C4<0>, C4<0>, C4<0>;
L_0x1c3f260 .functor AND 1, L_0x1c3eef0, L_0x1c3f070, C4<1>, C4<1>;
L_0x1c3f370 .functor OR 1, L_0x1c3eb40, L_0x1c3f260, C4<0>, C4<0>;
L_0x1c3f1f0 .functor NOT 1, v0x1c3a580_0, C4<0>, C4<0>, C4<0>;
L_0x1c3f610 .functor AND 1, L_0x1c3f1f0, v0x1c3a620_0, C4<1>, C4<1>;
L_0x1c3f870 .functor NOT 1, v0x1c3a6c0_0, C4<0>, C4<0>, C4<0>;
L_0x1c3f8e0 .functor AND 1, L_0x1c3f610, L_0x1c3f870, C4<1>, C4<1>;
L_0x1c3fa90 .functor NOT 1, v0x1c3a830_0, C4<0>, C4<0>, C4<0>;
L_0x1c3fb00 .functor AND 1, L_0x1c3f8e0, L_0x1c3fa90, C4<1>, C4<1>;
L_0x1c3fcc0 .functor OR 1, L_0x1c3f370, L_0x1c3fb00, C4<0>, C4<0>;
L_0x1c3fdd0 .functor NOT 1, v0x1c3a620_0, C4<0>, C4<0>, C4<0>;
L_0x1c3ff00 .functor AND 1, v0x1c3a580_0, L_0x1c3fdd0, C4<1>, C4<1>;
L_0x1c3ffc0 .functor AND 1, L_0x1c3ff00, v0x1c3a6c0_0, C4<1>, C4<1>;
L_0x1c40150 .functor AND 1, L_0x1c3ffc0, v0x1c3a830_0, C4<1>, C4<1>;
L_0x1c40210 .functor OR 1, L_0x1c3fcc0, L_0x1c40150, C4<0>, C4<0>;
v0x1c3ae10_0 .net *"_ivl_0", 0 0, L_0x1c3e6d0;  1 drivers
v0x1c3aef0_0 .net *"_ivl_10", 0 0, L_0x1c3ea90;  1 drivers
v0x1c3afd0_0 .net *"_ivl_12", 0 0, L_0x1c3eb40;  1 drivers
v0x1c3b0c0_0 .net *"_ivl_14", 0 0, L_0x1c3ec50;  1 drivers
v0x1c3b1a0_0 .net *"_ivl_16", 0 0, L_0x1c3ed10;  1 drivers
v0x1c3b2d0_0 .net *"_ivl_18", 0 0, L_0x1c3ed80;  1 drivers
v0x1c3b3b0_0 .net *"_ivl_2", 0 0, L_0x1c3e740;  1 drivers
v0x1c3b490_0 .net *"_ivl_20", 0 0, L_0x1c3eef0;  1 drivers
v0x1c3b570_0 .net *"_ivl_22", 0 0, L_0x1c3f070;  1 drivers
v0x1c3b650_0 .net *"_ivl_24", 0 0, L_0x1c3f260;  1 drivers
v0x1c3b730_0 .net *"_ivl_26", 0 0, L_0x1c3f370;  1 drivers
v0x1c3b810_0 .net *"_ivl_28", 0 0, L_0x1c3f1f0;  1 drivers
v0x1c3b8f0_0 .net *"_ivl_30", 0 0, L_0x1c3f610;  1 drivers
v0x1c3b9d0_0 .net *"_ivl_32", 0 0, L_0x1c3f870;  1 drivers
v0x1c3bab0_0 .net *"_ivl_34", 0 0, L_0x1c3f8e0;  1 drivers
v0x1c3bb90_0 .net *"_ivl_36", 0 0, L_0x1c3fa90;  1 drivers
v0x1c3bc70_0 .net *"_ivl_38", 0 0, L_0x1c3fb00;  1 drivers
v0x1c3be60_0 .net *"_ivl_4", 0 0, L_0x1c3e7d0;  1 drivers
v0x1c3bf40_0 .net *"_ivl_40", 0 0, L_0x1c3fcc0;  1 drivers
v0x1c3c020_0 .net *"_ivl_42", 0 0, L_0x1c3fdd0;  1 drivers
v0x1c3c100_0 .net *"_ivl_44", 0 0, L_0x1c3ff00;  1 drivers
v0x1c3c1e0_0 .net *"_ivl_46", 0 0, L_0x1c3ffc0;  1 drivers
v0x1c3c2c0_0 .net *"_ivl_48", 0 0, L_0x1c40150;  1 drivers
v0x1c3c3a0_0 .net *"_ivl_6", 0 0, L_0x1c3e8e0;  1 drivers
v0x1c3c480_0 .net *"_ivl_8", 0 0, L_0x1c3e980;  1 drivers
v0x1c3c560_0 .net "a", 0 0, v0x1c3a580_0;  alias, 1 drivers
v0x1c3c600_0 .net "b", 0 0, v0x1c3a620_0;  alias, 1 drivers
v0x1c3c6f0_0 .net "c", 0 0, v0x1c3a6c0_0;  alias, 1 drivers
v0x1c3c7e0_0 .net "d", 0 0, v0x1c3a830_0;  alias, 1 drivers
v0x1c3c8d0_0 .net "out", 0 0, L_0x1c40210;  alias, 1 drivers
S_0x1c3ca30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1c0b400;
 .timescale -12 -12;
E_0x1c05f60 .event anyedge, v0x1c3d6e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c3d6e0_0;
    %nor/r;
    %assign/vec4 v0x1c3d6e0_0, 0;
    %wait E_0x1c05f60;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c39ac0;
T_3 ;
    %fork t_1, S_0x1c39d60;
    %jmp t_0;
    .scope S_0x1c39d60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c39fc0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c3a830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3a6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3a620_0, 0;
    %assign/vec4 v0x1c3a580_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bf09f0;
    %load/vec4 v0x1c39fc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1c39fc0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1c3a830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3a6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3a620_0, 0;
    %assign/vec4 v0x1c3a580_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1c06410;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1c3a3a0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c061c0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1c3a580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3a620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3a6c0_0, 0;
    %assign/vec4 v0x1c3a830_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1c39ac0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1c0b400;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c3d3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c3d6e0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1c0b400;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c3d3c0_0;
    %inv;
    %store/vec4 v0x1c3d3c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1c0b400;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c3a790_0, v0x1c3d840_0, v0x1c3d1e0_0, v0x1c3d280_0, v0x1c3d320_0, v0x1c3d460_0, v0x1c3d5a0_0, v0x1c3d500_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1c0b400;
T_7 ;
    %load/vec4 v0x1c3d640_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1c3d640_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c3d640_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1c3d640_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c3d640_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c3d640_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c3d640_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1c0b400;
T_8 ;
    %wait E_0x1c061c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c3d640_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c3d640_0, 4, 32;
    %load/vec4 v0x1c3d780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1c3d640_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c3d640_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c3d640_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c3d640_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1c3d5a0_0;
    %load/vec4 v0x1c3d5a0_0;
    %load/vec4 v0x1c3d500_0;
    %xor;
    %load/vec4 v0x1c3d5a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1c3d640_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c3d640_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1c3d640_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c3d640_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/kmap2/iter0/response49/top_module.sv";
