WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 0
Simulation Instructions: 2000000
Number of CPUs: 1
Page size: 4096

BOP Prefetcher Initialise
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 0 cycles: 1 cumulative IPC: 0 (Simulation time: 00 hr 00 min 00 sec)
Warmup complete CPU 0 instructions: 0 cycles: 1 cumulative IPC: 0 (Simulation time: 00 hr 00 min 00 sec)
Simulation finished CPU 0 instructions: 2000003 cycles: 2784226 cumulative IPC: 0.7183 (Simulation time: 00 hr 00 min 11 sec)
Simulation complete CPU 0 instructions: 2000003 cycles: 2784226 cumulative IPC: 0.7183 (Simulation time: 00 hr 00 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/jalexandrou/Documents/Imperial/4Yr/ChampSim/SPEC_quick/602.gcc_s-2226B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7183 instructions: 2000003 cycles: 2784226
CPU 0 Branch Prediction Accuracy: 98.43% MPKI: 5.595 Average ROB Occupancy at Mispredict: 65.84
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.066
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 5.53
BRANCH_DIRECT_CALL: 0.0015
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.002

LLC TOTAL        ACCESS:     141227 HIT:        241 MISS:     140986
LLC LOAD         ACCESS:     139467 HIT:          3 MISS:     139464
LLC RFO          ACCESS:         61 HIT:          0 MISS:         61
LLC PREFETCH     ACCESS:        939 HIT:          0 MISS:        939
LLC WRITE        ACCESS:        194 HIT:        192 MISS:          2
LLC TRANSLATION  ACCESS:        566 HIT:         46 MISS:        520
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 224.2 cycles
cpu0_DTLB TOTAL        ACCESS:     497496 HIT:     432335 MISS:      65161
cpu0_DTLB LOAD         ACCESS:     497496 HIT:     432335 MISS:      65161
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.313 cycles
cpu0_ITLB TOTAL        ACCESS:         28 HIT:         25 MISS:          3
cpu0_ITLB LOAD         ACCESS:         28 HIT:         25 MISS:          3
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 947.3 cycles
cpu0_L1D TOTAL        ACCESS:     500204 HIT:      81324 MISS:     418880
cpu0_L1D LOAD         ACCESS:     471763 HIT:      53613 MISS:     418150
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      25732 HIT:      25663 MISS:         69
cpu0_L1D TRANSLATION  ACCESS:       2709 HIT:       2048 MISS:        661
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 82.69 cycles
cpu0_L1I TOTAL        ACCESS:         30 HIT:         13 MISS:         17
cpu0_L1I LOAD         ACCESS:         30 HIT:         13 MISS:         17
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 106.1 cycles
cpu0_L2C TOTAL        ACCESS:     145937 HIT:        540 MISS:     145397
cpu0_L2C LOAD         ACCESS:     140414 HIT:        234 MISS:     140180
cpu0_L2C RFO          ACCESS:         61 HIT:          0 MISS:         61
cpu0_L2C PREFETCH     ACCESS:       4599 HIT:         11 MISS:       4588
cpu0_L2C WRITE        ACCESS:        204 HIT:        202 MISS:          2
cpu0_L2C TRANSLATION  ACCESS:        659 HIT:         93 MISS:        566
cpu0_L2C PREFETCH REQUESTED:       4599 ISSUED:       4599 USEFUL:        900 USELESS:         39
cpu0_L2C AVERAGE MISS LATENCY: 237.5 cycles
cpu0_STLB TOTAL        ACCESS:       2722 HIT:        100 MISS:       2622
cpu0_STLB LOAD         ACCESS:       2722 HIT:        100 MISS:       2622
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 267.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     133094
  ROW_BUFFER_MISS:       7878
 AVG DBUS CONGESTED CYCLE: 3.983
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        115
  FULL:         38
