==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.2
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 5ns.
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 5ns.
@I [HLS-10] Analyzing design file 'HLS/week3.c' ... 
@I [HLS-10] Validating synthesis directives ...
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'COL' does not exist in function 'needlemanWunsch'. 
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-131] Reshaping array 'read' (HLS/week3.c:55) in dimension 1 with a cyclic factor of 8.
@I [XFORM-401] Performing if-conversion on hyperblock from (HLS/week3.c:14:55) to (HLS/week3.c:14:49) in function 'doRow'... converting 18 basic blocks.
@I [HLS-111] Elapsed time: 14.098 seconds; current memory usage: 80.5 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'needlemanWunsch' ...
@W [SYN-107] Renaming port name 'needlemanWunsch/read' to 'needlemanWunsch/read_r' to avoid the conflict with HDL keywords or other object names.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'needlemanWunsch_doRow' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'COL'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 1, distance = 1)
   between 'store' operation (HLS/week3.c:51) of variable 'final_orig', HLS/week3.c:38 on array 'orig_out' and 'load' operation ('orig_out_load', HLS/week3.c:27) on array 'orig_out'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 7.
@W [SCHED-21] Estimated clock period (14ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.38ns).
@W [SCHED-21] The critical path consists of the following:
	'load' operation ('score_out_load', HLS/week3.c:21) on array 'score_out' (2.39 ns)
	'add' operation ('phitmp', HLS/week3.c:21) (1.72 ns)
	'select' operation ('final_score', HLS/week3.c:34) (1.37 ns)
	'icmp' operation ('tmp_19', HLS/week3.c:42) (2 ns)
	'or' operation ('or_cond1', HLS/week3.c:42) (1.37 ns)
	'select' operation ('final_score', HLS/week3.c:42) (1.37 ns)
	'select' operation ('final_score', HLS/week3.c:38) (1.37 ns)
	'store' operation (HLS/week3.c:50) of variable 'final_score', HLS/week3.c:38 on array 'score_out' (2.39 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.091 seconds; current memory usage: 82.6 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'needlemanWunsch_doRow' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.097 seconds; current memory usage: 82.6 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'needlemanWunsch' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.062 seconds; current memory usage: 82.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'needlemanWunsch' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.094 seconds; current memory usage: 82.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'needlemanWunsch_doRow' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'needlemanWunsch_doRow'.
@I [HLS-111] Elapsed time: 0.142 seconds; current memory usage: 82.7 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'needlemanWunsch' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'needlemanWunsch/read_r' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'needlemanWunsch/ref_genome' to 'axis'.
@I [RTGEN-500] Setting interface mode on function 'needlemanWunsch' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'needlemanWunsch'.
@I [HLS-111] Elapsed time: 0.207 seconds; current memory usage: 83.6 MB.
@I [RTMG-278] Implementing memory 'needlemanWunsch_score1_ram' using distributed RAMs.
@I [RTMG-278] Implementing memory 'needlemanWunsch_orig1_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'needlemanWunsch'.
@I [WVHDL-304] Generating RTL VHDL for 'needlemanWunsch'.
@I [WVLOG-307] Generating RTL Verilog for 'needlemanWunsch'.
@I [HLS-112] Total elapsed time: 15.421 seconds; peak memory usage: 83.6 MB.
@I [LIC-101] Checked in feature [HLS]
