// Seed: 4040879220
module module_0 (
    input  tri0  id_0,
    output tri1  id_1,
    input  wire  id_2,
    input  tri0  id_3,
    output wor   id_4,
    input  uwire id_5
);
  wire id_7;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    input uwire id_2,
    input wire id_3,
    output tri1 id_4,
    output tri id_5,
    input supply1 id_6,
    output tri0 id_7,
    input supply1 id_8,
    input uwire id_9,
    output supply0 id_10,
    input wire id_11,
    input supply0 id_12,
    input tri0 id_13,
    input tri1 id_14,
    input wand id_15,
    input tri id_16,
    input supply0 id_17,
    input wire id_18,
    input tri0 id_19,
    input wire id_20,
    output wor id_21,
    input supply1 id_22,
    input tri0 id_23,
    input uwire id_24,
    input supply0 id_25,
    input tri1 id_26,
    output uwire id_27,
    input wor id_28,
    output wor id_29,
    input wire id_30,
    input tri id_31,
    output supply1 id_32,
    input supply1 id_33,
    output tri0 id_34,
    input wand id_35,
    output tri id_36,
    input tri0 id_37
    , id_45,
    input wire id_38,
    input wire id_39,
    output tri id_40,
    input tri0 id_41,
    input supply0 id_42,
    output tri0 id_43
);
  always @* begin : LABEL_0
    id_45 = id_25;
  end
  tri1 id_46 = 1;
  wire id_47, id_48, id_49, id_50, id_51, id_52, id_53, id_54, id_55;
  wire id_56;
  wire id_57;
  wire id_58;
  module_0 modCall_1 (
      id_14,
      id_27,
      id_28,
      id_28,
      id_40,
      id_38
  );
  assign modCall_1.type_8 = 0;
endmodule
