{"Source Block": ["hdl/library/axi_pwm_gen/axi_pwm_gen.v@192:215@HdlStmIf", "  generate\n\n    reg ext_sync_m0 = 1'b1;\n    reg ext_sync_m1 = 1'b1;\n\n    if (EXT_ASYNC_SYNC) begin\n      always @(posedge clk) begin\n        if (pwm_gen_resetn == 1'b0) begin\n          ext_sync_m0 <=  1'b1;\n          ext_sync_m1 <=  1'b1;\n        end else begin\n          ext_sync_m0 <= ext_sync;\n          ext_sync_m1 <= ext_sync_m0;\n        end\n      end\n      assign ext_sync_s = ext_sync_m1;\n    end else begin\n      assign ext_sync_s = ext_sync;\n    end\n\n    if (N_PWMS >= 2) begin\n      axi_pwm_gen_1  #(\n        .PULSE_WIDTH (PULSE_1_WIDTH),\n        .PULSE_PERIOD (PULSE_1_PERIOD))\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[197, "    if (EXT_ASYNC_SYNC) begin\n"], [198, "      always @(posedge clk) begin\n"], [199, "        if (pwm_gen_resetn == 1'b0) begin\n"], [200, "          ext_sync_m0 <=  1'b1;\n"], [201, "          ext_sync_m1 <=  1'b1;\n"], [202, "        end else begin\n"], [203, "          ext_sync_m0 <= ext_sync;\n"], [204, "          ext_sync_m1 <= ext_sync_m0;\n"], [205, "        end\n"], [206, "      end\n"], [207, "      assign ext_sync_s = ext_sync_m1;\n"], [208, "    end else begin\n"], [209, "      assign ext_sync_s = ext_sync;\n"], [210, "    end\n"]], "Add": []}}