#-- Synopsys, Inc.
#-- Project file /home/elicahill/lscc/iCEcube2.2017.08/sbt_backend/Projects/test/test_syn.prj
#project files
add_file -verilog -lib work ../sources_1/new/top.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_hight/Sources/hdl/SKG.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_hight/Sources/hdl/CONTROL.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_hight/Sources/hdl/WF.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_hight/Sources/hdl/WKG.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_hight/Sources/hdl/RF.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_hight/Sources/hdl/CRYPTO_PATH.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_hight/Sources/hdl/KEY_SCHED.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_hight/Sources/hdl/hight.v
add_file -verilog -lib work ../sources_1/imports/hdl/cpu8080.v
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_graphiti/Sources/hdl/dds.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_graphiti/Sources/hdl/paltimer.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_graphiti/Sources/hdl/delay.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_graphiti/Sources/hdl/rgb2yuv.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_graphiti/Sources/hdl/graphiti.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_graphiti/Sources/hdl/myfir.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_graphiti/Sources/hdl/dds_sinus.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_cpu8080/Sources/hdl/common.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_fixed_point_sqrt/Sources/hdl/fixed_point_sqrt.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_lfsr_randgen/Sources/hdl/lfsr_randgen.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_lfsr_randgen/Sources/hdl/lfsr_pkg.vhd
add_file -vhdl -lib work ../sources_1/imports/hdl/common.vhd

#implementation: "test_Implmnt"
impl -add cpu8080_base_Implmnt -type fpga

#implementation attributes
set_option -vlog_std v2001
set_option -project_relative_includes 1

#device options
set_option -technology SBTiCE40
set_option -part iCE40HX8K
set_option -package CT256
set_option -speed_grade 
set_option -part_companion ""

#compilation/mapping options

# mapper_options
set_option -frequency auto
set_option -write_verilog 0
set_option -write_vhdl 0

# Silicon Blue iCE40
set_option -maxfan 10000
set_option -disable_io_insertion 0
set_option -pipe 1
set_option -retiming 0
set_option -update_models_cp 0
set_option -fixgatedclocks 2
set_option -fixgeneratedclocks 0

# NFilter
set_option -popfeed 0
set_option -constprop 0
set_option -createhierarchy 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_format "edif"
project -result_file ./cpu8080_base_Implmnt/cpu8080_base.edf
project -log_file ./cpu8080_base_Implmnt/cpu8080_base.srr
impl -active "cpu8080_base_Implmnt"
project -run synthesis -clean
