{"vcs1":{"timestamp_begin":1681297003.870131163, "rt":0.71, "ut":0.22, "st":0.11}}
{"vcselab":{"timestamp_begin":1681297004.613665981, "rt":1.10, "ut":0.21, "st":0.15}}
{"link":{"timestamp_begin":1681297005.737215714, "rt":1.15, "ut":0.06, "st":0.73}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681297003.575614928}
{"VCS_COMP_START_TIME": 1681297003.575614928}
{"VCS_COMP_END_TIME": 1681297007.490176517}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338304}}
{"stitch_vcselab": {"peak_mem": 239064}}
