vendor_name = ModelSim
source_file = 1, /home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v
source_file = 1, /home/letrend/workspace/myoFPGA/rtl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
source_file = 1, /home/letrend/workspace/myoFPGA/rtl/spi_master_slave/trunk/rtl/spi_master_slave/spi_slave.vhd
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/soc_system.qip
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/soc_system.v
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/altera_reset_controller.v
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/soc_system_hps_0.v
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/hps_sdram.v
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/hps_inst_ROM.hex
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/hps_sdram_p0_reset.v
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/hps_sdram_p0_parameters.tcl
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/hps_sdram_p0_report_timing.tcl
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/hps_sdram_p0_timing.tcl
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/hps_AC_ROM.hex
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/hps_sdram_p0.sv
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/hps_sdram_pll.sv
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/hps_sdram_p0.ppf
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/hps_sdram_p0.sdc
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv
source_file = 1, /home/letrend/workspace/myoFPGA/soc_system/synthesis/submodules/delay_ctrl.v
source_file = 1, /home/letrend/workspace/myoFPGA/rtl/sockit_test.v
source_file = 1, /home/letrend/workspace/myoFPGA/rtl/myoFPGA.bdf
source_file = 1, /home/letrend/workspace/myoFPGA/rtl/blinker.v
source_file = 1, /home/letrend/workspace/myoFPGA/rtl/delay_ctrl.v
source_file = 1, /home/letrend/workspace/myoFPGA/rtl/oneshot.v
source_file = 1, /home/letrend/workspace/myoFPGA/output_files/myoFPGA.cdf
source_file = 1, /home/letrend/workspace/myoFPGA/rtl/counter.vhd
source_file = 1, /home/letrend/altera_lite/15.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/letrend/altera_lite/15.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/letrend/altera_lite/15.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/letrend/altera_lite/15.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/letrend/altera_lite/15.1/quartus/libraries/megafunctions/altddio_out.tdf
source_file = 1, /home/letrend/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc
source_file = 1, /home/letrend/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ddio.inc
source_file = 1, /home/letrend/altera_lite/15.1/quartus/libraries/megafunctions/cyclone_ddio.inc
source_file = 1, /home/letrend/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/letrend/altera_lite/15.1/quartus/libraries/megafunctions/stratix_lcell.inc
source_file = 1, /home/letrend/altera_lite/15.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/letrend/workspace/myoFPGA/db/ddio_out_uqe.tdf
design_name = myoFPGA_top
instance = comp, \soc|hps_0|fpga_interfaces|clocks_resets , soc|hps_0|fpga_interfaces|clocks_resets, myoFPGA_top, 1
instance = comp, \soc|hps_0|fpga_interfaces|hps2fpga_light_weight , soc|hps_0|fpga_interfaces|hps2fpga_light_weight, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[1] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[1], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[6] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[6], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[5] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[5], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[2] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[2], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[0] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[0], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg[0] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg[0], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg[8] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg[8], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg[16] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg[16], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[7] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[7], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~5 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~5, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~5 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~5, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~9 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~9, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~9 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~9, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~13 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~13, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~13 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~13, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~17 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~17, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~17 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~17, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~21 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~21, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~21 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~21, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~25 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~25, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~25 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~25, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add2~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add2~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add2~5 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add2~5, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add1~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add1~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1 , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1 , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add1~5 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add1~5, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5 , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5 , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~5 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~5, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~9 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~9, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~13 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~13, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~17 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~17, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~21 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~21, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~25 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~25, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~29 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~29, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~29 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~29, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1 , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1 , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5 , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5 , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0 , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~1 , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~29 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~29, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[66]~10 , soc|mm_interconnect_0|cmd_mux|src_data[66]~10, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|saved_grant[1] , soc|mm_interconnect_0|cmd_mux|saved_grant[1], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count[1] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count[1], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count[0] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count[0], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|saved_grant[0] , soc|mm_interconnect_0|cmd_mux|saved_grant[0], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[77] , soc|mm_interconnect_0|cmd_mux|src_data[77], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[78] , soc|mm_interconnect_0|cmd_mux|src_data[78], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[79] , soc|mm_interconnect_0|cmd_mux|src_data[79], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter[1] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter[1], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter[0] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter[0], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[32] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[32], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|sink1_ready , soc|mm_interconnect_0|cmd_mux|sink1_ready, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|in_ready~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|in_ready~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_valid~0 , soc|mm_interconnect_0|cmd_mux|src_valid~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0 , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg[0] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg[0], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[0] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[0], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][85] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][85], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][86] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][86], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][30] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][30], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][42] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][42], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][41] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][41], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][40] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][40], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][39] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][39], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][38] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][38], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][37] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][37], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][36] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][36], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][82] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][82], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|first_packet_beat , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|first_packet_beat, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][9] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][9], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset[0] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset[0], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base[0] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base[0], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][84] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][84], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][83] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][83], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][10] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][10], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base[1] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base[1], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset[1] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset[1], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][32] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][32], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|rsp_demux|src0_valid~0 , soc|mm_interconnect_0|rsp_demux|src0_valid~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|rsp_demux|src0_valid~1 , soc|mm_interconnect_0|rsp_demux|src0_valid~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~5 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~5, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_endofpacket , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_endofpacket, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|rsp_demux|src1_valid~0 , soc|mm_interconnect_0|rsp_demux|src1_valid~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|wready~0 , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|wready~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][61] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][61], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][62] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][62], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][63] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][63], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][64] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][64], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][65] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][65], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][66] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][66], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][67] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][67], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][68] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][68], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][69] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][69], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][71] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][71], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][72] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][72], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|LessThan15~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|LessThan15~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[0][0] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[0][0], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[0]~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[0]~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[8]~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[8]~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[16]~2 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[16]~2, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] , soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] , soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|arb|grant[1]~0 , soc|mm_interconnect_0|cmd_mux|arb|grant[1]~0, myoFPGA_top, 1
instance = comp, \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|WideOr1 , soc|mm_interconnect_0|cmd_mux|WideOr1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload[0] , soc|mm_interconnect_0|cmd_mux|src_payload[0], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|packet_in_progress , soc|mm_interconnect_0|cmd_mux|packet_in_progress, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|update_grant~0 , soc|mm_interconnect_0|cmd_mux|update_grant~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add0~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add0~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add0~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add0~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|arb|grant[0]~1 , soc|mm_interconnect_0|cmd_mux|arb|grant[0]~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[32] , soc|mm_interconnect_0|cmd_mux|src_data[32], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[33] , soc|mm_interconnect_0|cmd_mux|src_data[33], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[34] , soc|mm_interconnect_0|cmd_mux|src_data[34], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[35] , soc|mm_interconnect_0|cmd_mux|src_data[35], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg[0] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg[0], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0] , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg[1] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg[1], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1] , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~2 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~2, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Mux0~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Mux0~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|write~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|write~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter[1]~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter[1]~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter~2 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter~2, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~3 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~3, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2] , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[65] , soc|mm_interconnect_0|cmd_mux|src_data[65], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[4] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[4], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6] , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0 , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~0 , soc|mm_interconnect_0|cmd_mux|src_payload~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[69] , soc|mm_interconnect_0|cmd_mux|src_data[69], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5] , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~0 , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0 , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[68] , soc|mm_interconnect_0|cmd_mux|src_data[68], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4] , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~1 , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1 , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[67] , soc|mm_interconnect_0|cmd_mux|src_data[67], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3] , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~2 , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~2, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[40]~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[40]~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[3] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[3], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[39]~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[39]~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[6] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[6], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[42]~2 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[42]~2, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1 , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~1 , soc|mm_interconnect_0|cmd_mux|src_payload~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2 , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~2 , soc|mm_interconnect_0|cmd_mux|src_payload~2, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3 , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~3 , soc|mm_interconnect_0|cmd_mux|src_payload~3, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[42]~3 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[42]~3, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[5] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[5], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[41]~4 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[41]~4, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~7 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~7, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~8 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~8, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~9 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~9, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[41]~5 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[41]~5, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[1] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[1], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[37]~6 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[37]~6, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[2] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[2], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[38]~7 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[38]~7, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[0] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[0], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[36]~8 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[36]~8, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~2 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~2, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[1] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[1], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|read~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|read~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][85] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][85], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][86] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][86], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][33] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][33], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|sink_ready~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|sink_ready~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][42] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][42], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~2 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~2, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][41] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][41], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~3 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~3, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][40] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][40], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~4 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~4, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][39] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][39], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~5 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~5, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][38] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][38], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~6 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~6, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][37] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][37], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~7 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~7, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][36] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][36], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~8 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~8, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][82] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][82], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[82] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[82], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~9 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~9, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][9] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][9], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~10 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~10, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][43] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][43], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[0] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[0], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|always1~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|always1~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][84] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][84], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[84] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[84], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~11 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~11, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][83] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][83], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[83] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[83], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~12 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~12, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][10] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][10], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~13 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~13, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][44] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][44], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[1] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[1], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][32] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][32], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~14 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~14, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][61] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][61], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[61] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[61], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~15 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~15, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][62] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][62], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[62] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[62], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~16 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~16, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][63] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][63], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~17 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~17, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][64] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][64], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[64] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[64], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~18 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~18, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][65] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][65], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[65] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[65], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~19 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~19, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][66] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][66], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~20 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~20, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][67] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][67], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~21 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~21, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][68] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][68], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~22 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~22, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][69] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][69], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~23 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~23, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][70] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][70], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~24 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~24, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][71] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][71], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~25 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~25, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][72] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][72], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~26 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~26, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always9~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always9~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[1][7] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[1][7], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg~2 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg~2, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 , soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 , soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1, myoFPGA_top, 1
instance = comp, \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg~0, myoFPGA_top, 1
instance = comp, \soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan10~0 , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan10~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0 , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[71]~0 , soc|mm_interconnect_0|cmd_mux|src_data[71]~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~5 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~5, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~6 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~6, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~7 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~7, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|cp_ready~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|cp_ready~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4 , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0 , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1 , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2 , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3 , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~2 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~2, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~7 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~7, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~4 , soc|mm_interconnect_0|cmd_mux|src_payload~4, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~5 , soc|mm_interconnect_0|cmd_mux|src_payload~5, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~6 , soc|mm_interconnect_0|cmd_mux|src_payload~6, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[70]~1 , soc|mm_interconnect_0|cmd_mux|src_data[70]~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][43] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][43], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~27 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~27, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[71]~2 , soc|mm_interconnect_0|cmd_mux|src_data[71]~2, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[71]~3 , soc|mm_interconnect_0|cmd_mux|src_data[71]~3, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[71]~4 , soc|mm_interconnect_0|cmd_mux|src_data[71]~4, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][44] , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][44], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~28 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~28, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[88] , soc|mm_interconnect_0|cmd_mux|src_data[88], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[89] , soc|mm_interconnect_0|cmd_mux|src_data[89], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[90] , soc|mm_interconnect_0|cmd_mux|src_data[90], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[91] , soc|mm_interconnect_0|cmd_mux|src_data[91], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[92] , soc|mm_interconnect_0|cmd_mux|src_data[92], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[93] , soc|mm_interconnect_0|cmd_mux|src_data[93], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[94] , soc|mm_interconnect_0|cmd_mux|src_data[94], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[95] , soc|mm_interconnect_0|cmd_mux|src_data[95], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[96] , soc|mm_interconnect_0|cmd_mux|src_data[96], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[97] , soc|mm_interconnect_0|cmd_mux|src_data[97], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[98] , soc|mm_interconnect_0|cmd_mux|src_data[98], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[99] , soc|mm_interconnect_0|cmd_mux|src_data[99], myoFPGA_top, 1
instance = comp, \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~2 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~2, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~3 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~3, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~4 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~4, myoFPGA_top, 1
instance = comp, \soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0 , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1 , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1] , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~10 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~10, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~11 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~11, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~12 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~12, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~13 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~13, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~14 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~14, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[41]~9 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[41]~9, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[42]~10 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[42]~10, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0 , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~7 , soc|mm_interconnect_0|cmd_mux|src_payload~7, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[70]~5 , soc|mm_interconnect_0|cmd_mux|src_data[70]~5, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[70]~6 , soc|mm_interconnect_0|cmd_mux|src_data[70]~6, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1 , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[71]~7 , soc|mm_interconnect_0|cmd_mux|src_data[71]~7, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[71]~8 , soc|mm_interconnect_0|cmd_mux|src_data[71]~8, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[71]~9 , soc|mm_interconnect_0|cmd_mux|src_data[71]~9, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1 , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1, myoFPGA_top, 1
instance = comp, \soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2 , soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|packet_in_progress~0 , soc|mm_interconnect_0|cmd_mux|packet_in_progress~0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0 , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0, myoFPGA_top, 1
instance = comp, \KEY[3]~input , KEY[3]~input, myoFPGA_top, 1
instance = comp, \soc|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0 , soc|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][82]~feeder , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][82]~feeder, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]~feeder , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]~feeder, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]~feeder , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]~feeder, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~feeder , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~feeder, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~feeder , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~feeder, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~feeder , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~feeder, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]~feeder , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]~feeder, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]~feeder , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]~feeder, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]~feeder , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]~feeder, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder, myoFPGA_top, 1
instance = comp, \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder, myoFPGA_top, 1
instance = comp, \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, myoFPGA_top, 1
instance = comp, \soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[0]~DUPLICATE , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[0]~DUPLICATE, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE , soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE, myoFPGA_top, 1
instance = comp, \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33]~DUPLICATE , soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33]~DUPLICATE, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0, myoFPGA_top, 1
instance = comp, \LED[0]~output , LED[0]~output, myoFPGA_top, 1
instance = comp, \LED[1]~output , LED[1]~output, myoFPGA_top, 1
instance = comp, \LED[2]~output , LED[2]~output, myoFPGA_top, 1
instance = comp, \LED[3]~output , LED[3]~output, myoFPGA_top, 1
instance = comp, \LED[4]~output , LED[4]~output, myoFPGA_top, 1
instance = comp, \LED[5]~output , LED[5]~output, myoFPGA_top, 1
instance = comp, \LED[6]~output , LED[6]~output, myoFPGA_top, 1
instance = comp, \LED[7]~output , LED[7]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_a[0]~output , hps_memory_mem_a[0]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_a[1]~output , hps_memory_mem_a[1]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_a[2]~output , hps_memory_mem_a[2]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_a[3]~output , hps_memory_mem_a[3]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_a[4]~output , hps_memory_mem_a[4]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_a[5]~output , hps_memory_mem_a[5]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_a[6]~output , hps_memory_mem_a[6]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_a[7]~output , hps_memory_mem_a[7]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_a[8]~output , hps_memory_mem_a[8]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_a[9]~output , hps_memory_mem_a[9]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_a[10]~output , hps_memory_mem_a[10]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_a[11]~output , hps_memory_mem_a[11]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_a[12]~output , hps_memory_mem_a[12]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_a[13]~output , hps_memory_mem_a[13]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_a[14]~output , hps_memory_mem_a[14]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_ba[0]~output , hps_memory_mem_ba[0]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_ba[1]~output , hps_memory_mem_ba[1]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_ba[2]~output , hps_memory_mem_ba[2]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_cke~output , hps_memory_mem_cke~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_cs_n~output , hps_memory_mem_cs_n~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_ras_n~output , hps_memory_mem_ras_n~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_cas_n~output , hps_memory_mem_cas_n~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_we_n~output , hps_memory_mem_we_n~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_reset_n~output , hps_memory_mem_reset_n~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_odt~output , hps_memory_mem_odt~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dm[1]~output , hps_memory_mem_dm[1]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dm[2]~output , hps_memory_mem_dm[2]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dm[3]~output , hps_memory_mem_dm[3]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dm[4]~output , hps_memory_mem_dm[4]~output, myoFPGA_top, 1
instance = comp, \SS_n~output , SS_n~output, myoFPGA_top, 1
instance = comp, \MOSI~output , MOSI~output, myoFPGA_top, 1
instance = comp, \SCLK~output , SCLK~output, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[8]~output , hps_memory_mem_dq[8]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[9]~output , hps_memory_mem_dq[9]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[10]~output , hps_memory_mem_dq[10]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[11]~output , hps_memory_mem_dq[11]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[12]~output , hps_memory_mem_dq[12]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[13]~output , hps_memory_mem_dq[13]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[14]~output , hps_memory_mem_dq[14]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[15]~output , hps_memory_mem_dq[15]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[16]~output , hps_memory_mem_dq[16]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[17]~output , hps_memory_mem_dq[17]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[18]~output , hps_memory_mem_dq[18]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[19]~output , hps_memory_mem_dq[19]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[20]~output , hps_memory_mem_dq[20]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[21]~output , hps_memory_mem_dq[21]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[22]~output , hps_memory_mem_dq[22]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[23]~output , hps_memory_mem_dq[23]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[24]~output , hps_memory_mem_dq[24]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[25]~output , hps_memory_mem_dq[25]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[26]~output , hps_memory_mem_dq[26]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[27]~output , hps_memory_mem_dq[27]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[28]~output , hps_memory_mem_dq[28]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[29]~output , hps_memory_mem_dq[29]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[30]~output , hps_memory_mem_dq[30]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[31]~output , hps_memory_mem_dq[31]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[32]~output , hps_memory_mem_dq[32]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[33]~output , hps_memory_mem_dq[33]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[34]~output , hps_memory_mem_dq[34]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[35]~output , hps_memory_mem_dq[35]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[36]~output , hps_memory_mem_dq[36]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[37]~output , hps_memory_mem_dq[37]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[38]~output , hps_memory_mem_dq[38]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[39]~output , hps_memory_mem_dq[39]~output, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dqs[1]~output , hps_memory_mem_dqs[1]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dqs[2]~output , hps_memory_mem_dqs[2]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dqs[3]~output , hps_memory_mem_dqs[3]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dqs[4]~output , hps_memory_mem_dqs[4]~output, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dqs_n[1]~output , hps_memory_mem_dqs_n[1]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dqs_n[2]~output , hps_memory_mem_dqs_n[2]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dqs_n[3]~output , hps_memory_mem_dqs_n[3]~output, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dqs_n[4]~output , hps_memory_mem_dqs_n[4]~output, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|pll|pll , soc|hps_0|hps_io|border|hps_sdram_inst|pll|pll, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m , soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst , soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, myoFPGA_top, 1
instance = comp, \hps_memory_oct_rzqin~input , hps_memory_oct_rzqin~input, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0 , soc|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dm[0]~_s2p_logic_blk , hps_memory_mem_dm[0]~_s2p_logic_blk, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0], myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[17].acv_ac_ldc|clk_phase_select_addr_cmd , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[17].acv_ac_ldc|clk_phase_select_addr_cmd, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|leveling_delay_chain_dqs , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|leveling_delay_chain_dqs, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|clk_phase_select_addr_cmd , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|clk_phase_select_addr_cmd, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[18].acv_ac_ldc|clk_phase_select_addr_cmd , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[18].acv_ac_ldc|clk_phase_select_addr_cmd, myoFPGA_top, 1
instance = comp, \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out , soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out, myoFPGA_top, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, myoFPGA_top, 1
instance = comp, \CLOCK_50~inputCLKENA0 , CLOCK_50~inputCLKENA0, myoFPGA_top, 1
instance = comp, \spi|clk_cnt~0 , spi|clk_cnt~0, myoFPGA_top, 1
instance = comp, \spi|spi_2x_ce_gen_proc:clk_cnt[0] , spi|\spi_2x_ce_gen_proc:clk_cnt[0], myoFPGA_top, 1
instance = comp, \spi|spi_2x_ce_gen_proc:clk_cnt[1]~0 , spi|\spi_2x_ce_gen_proc:clk_cnt[1]~0, myoFPGA_top, 1
instance = comp, \spi|spi_2x_ce_gen_proc:clk_cnt[1] , spi|\spi_2x_ce_gen_proc:clk_cnt[1], myoFPGA_top, 1
instance = comp, \spi|clk_cnt~1 , spi|clk_cnt~1, myoFPGA_top, 1
instance = comp, \spi|spi_2x_ce_gen_proc:clk_cnt[2] , spi|\spi_2x_ce_gen_proc:clk_cnt[2], myoFPGA_top, 1
instance = comp, \spi|Equal0~0 , spi|Equal0~0, myoFPGA_top, 1
instance = comp, \spi|spi_2x_ce , spi|spi_2x_ce, myoFPGA_top, 1
instance = comp, \spi|core_n_clk~0 , spi|core_n_clk~0, myoFPGA_top, 1
instance = comp, \spi|core_n_clk , spi|core_n_clk, myoFPGA_top, 1
instance = comp, \spi|core_n_ce~0 , spi|core_n_ce~0, myoFPGA_top, 1
instance = comp, \spi|core_n_ce , spi|core_n_ce, myoFPGA_top, 1
instance = comp, \spi|state_reg[2]~DUPLICATE , spi|state_reg[2]~DUPLICATE, myoFPGA_top, 1
instance = comp, \spi|Selector3~0 , spi|Selector3~0, myoFPGA_top, 1
instance = comp, \spi|state_reg[4] , spi|state_reg[4], myoFPGA_top, 1
instance = comp, \spi|Selector4~0 , spi|Selector4~0, myoFPGA_top, 1
instance = comp, \spi|state_reg[3] , spi|state_reg[3], myoFPGA_top, 1
instance = comp, \spi|Selector5~0 , spi|Selector5~0, myoFPGA_top, 1
instance = comp, \spi|state_reg[2] , spi|state_reg[2], myoFPGA_top, 1
instance = comp, \spi|Selector7~0 , spi|Selector7~0, myoFPGA_top, 1
instance = comp, \spi|Selector7~1 , spi|Selector7~1, myoFPGA_top, 1
instance = comp, \spi|state_reg[0] , spi|state_reg[0], myoFPGA_top, 1
instance = comp, \spi|Selector6~0 , spi|Selector6~0, myoFPGA_top, 1
instance = comp, \spi|state_reg[1] , spi|state_reg[1], myoFPGA_top, 1
instance = comp, \spi|Equal1~0 , spi|Equal1~0, myoFPGA_top, 1
instance = comp, \spi|Selector2~1 , spi|Selector2~1, myoFPGA_top, 1
instance = comp, \spi|wr_ack_reg , spi|wr_ack_reg, myoFPGA_top, 1
instance = comp, \KEY[2]~input , KEY[2]~input, myoFPGA_top, 1
instance = comp, \spi|wren~0 , spi|wren~0, myoFPGA_top, 1
instance = comp, \spi|wren , spi|wren, myoFPGA_top, 1
instance = comp, \spi|Selector2~0 , spi|Selector2~0, myoFPGA_top, 1
instance = comp, \spi|state_reg[5]~DUPLICATE , spi|state_reg[5]~DUPLICATE, myoFPGA_top, 1
instance = comp, \spi|Selector0~0 , spi|Selector0~0, myoFPGA_top, 1
instance = comp, \spi|ssel_ena_reg , spi|ssel_ena_reg, myoFPGA_top, 1
instance = comp, \spi|Selector8~0 , spi|Selector8~0, myoFPGA_top, 1
instance = comp, \spi|WideOr1~0 , spi|WideOr1~0, myoFPGA_top, 1
instance = comp, \MISO~input , MISO~input, myoFPGA_top, 1
instance = comp, \spi|core_ce~0 , spi|core_ce~0, myoFPGA_top, 1
instance = comp, \spi|core_ce , spi|core_ce, myoFPGA_top, 1
instance = comp, \spi|rx_bit_reg~0 , spi|rx_bit_reg~0, myoFPGA_top, 1
instance = comp, \spi|rx_bit_reg , spi|rx_bit_reg, myoFPGA_top, 1
instance = comp, \spi|sh_reg[0]~feeder , spi|sh_reg[0]~feeder, myoFPGA_top, 1
instance = comp, \spi|state_reg[5] , spi|state_reg[5], myoFPGA_top, 1
instance = comp, \spi|sh_reg[30]~0 , spi|sh_reg[30]~0, myoFPGA_top, 1
instance = comp, \spi|sh_reg[0] , spi|sh_reg[0], myoFPGA_top, 1
instance = comp, \spi|sh_reg[1] , spi|sh_reg[1], myoFPGA_top, 1
instance = comp, \spi|sh_reg[2] , spi|sh_reg[2], myoFPGA_top, 1
instance = comp, \spi|sh_reg[3]~feeder , spi|sh_reg[3]~feeder, myoFPGA_top, 1
instance = comp, \spi|sh_reg[3] , spi|sh_reg[3], myoFPGA_top, 1
instance = comp, \spi|sh_reg[4]~feeder , spi|sh_reg[4]~feeder, myoFPGA_top, 1
instance = comp, \spi|sh_reg[4] , spi|sh_reg[4], myoFPGA_top, 1
instance = comp, \spi|sh_reg[5]~feeder , spi|sh_reg[5]~feeder, myoFPGA_top, 1
instance = comp, \spi|sh_reg[5] , spi|sh_reg[5], myoFPGA_top, 1
instance = comp, \spi|sh_reg[6]~feeder , spi|sh_reg[6]~feeder, myoFPGA_top, 1
instance = comp, \spi|sh_reg[6] , spi|sh_reg[6], myoFPGA_top, 1
instance = comp, \spi|sh_reg[7] , spi|sh_reg[7], myoFPGA_top, 1
instance = comp, \spi|sh_reg[8] , spi|sh_reg[8], myoFPGA_top, 1
instance = comp, \spi|sh_reg[9]~feeder , spi|sh_reg[9]~feeder, myoFPGA_top, 1
instance = comp, \spi|sh_reg[9] , spi|sh_reg[9], myoFPGA_top, 1
instance = comp, \spi|sh_reg[10] , spi|sh_reg[10], myoFPGA_top, 1
instance = comp, \spi|sh_reg[11]~feeder , spi|sh_reg[11]~feeder, myoFPGA_top, 1
instance = comp, \spi|sh_reg[11] , spi|sh_reg[11], myoFPGA_top, 1
instance = comp, \spi|sh_reg[12]~feeder , spi|sh_reg[12]~feeder, myoFPGA_top, 1
instance = comp, \spi|sh_reg[12] , spi|sh_reg[12], myoFPGA_top, 1
instance = comp, \spi|sh_reg[13] , spi|sh_reg[13], myoFPGA_top, 1
instance = comp, \spi|sh_reg[14]~feeder , spi|sh_reg[14]~feeder, myoFPGA_top, 1
instance = comp, \spi|sh_reg[14] , spi|sh_reg[14], myoFPGA_top, 1
instance = comp, \spi|sh_reg[15] , spi|sh_reg[15], myoFPGA_top, 1
instance = comp, \spi|sh_reg[16] , spi|sh_reg[16], myoFPGA_top, 1
instance = comp, \spi|sh_reg[17] , spi|sh_reg[17], myoFPGA_top, 1
instance = comp, \spi|sh_reg[18] , spi|sh_reg[18], myoFPGA_top, 1
instance = comp, \spi|sh_reg[19]~feeder , spi|sh_reg[19]~feeder, myoFPGA_top, 1
instance = comp, \spi|sh_reg[19] , spi|sh_reg[19], myoFPGA_top, 1
instance = comp, \spi|sh_reg[20]~feeder , spi|sh_reg[20]~feeder, myoFPGA_top, 1
instance = comp, \spi|sh_reg[20] , spi|sh_reg[20], myoFPGA_top, 1
instance = comp, \spi|sh_reg[21]~feeder , spi|sh_reg[21]~feeder, myoFPGA_top, 1
instance = comp, \spi|sh_reg[21] , spi|sh_reg[21], myoFPGA_top, 1
instance = comp, \spi|sh_reg[22]~feeder , spi|sh_reg[22]~feeder, myoFPGA_top, 1
instance = comp, \spi|sh_reg[22] , spi|sh_reg[22], myoFPGA_top, 1
instance = comp, \spi|sh_reg[23]~feeder , spi|sh_reg[23]~feeder, myoFPGA_top, 1
instance = comp, \spi|sh_reg[23] , spi|sh_reg[23], myoFPGA_top, 1
instance = comp, \spi|sh_reg[24]~feeder , spi|sh_reg[24]~feeder, myoFPGA_top, 1
instance = comp, \spi|sh_reg[24] , spi|sh_reg[24], myoFPGA_top, 1
instance = comp, \spi|sh_reg[25]~feeder , spi|sh_reg[25]~feeder, myoFPGA_top, 1
instance = comp, \spi|sh_reg[25] , spi|sh_reg[25], myoFPGA_top, 1
instance = comp, \spi|sh_reg[26]~feeder , spi|sh_reg[26]~feeder, myoFPGA_top, 1
instance = comp, \spi|sh_reg[26] , spi|sh_reg[26], myoFPGA_top, 1
instance = comp, \spi|sh_reg[27] , spi|sh_reg[27], myoFPGA_top, 1
instance = comp, \spi|sh_reg[28]~feeder , spi|sh_reg[28]~feeder, myoFPGA_top, 1
instance = comp, \spi|sh_reg[28] , spi|sh_reg[28], myoFPGA_top, 1
instance = comp, \spi|sh_reg[29]~feeder , spi|sh_reg[29]~feeder, myoFPGA_top, 1
instance = comp, \spi|sh_reg[29] , spi|sh_reg[29], myoFPGA_top, 1
instance = comp, \spi|sh_reg[30] , spi|sh_reg[30], myoFPGA_top, 1
instance = comp, \spi|Selector8~1 , spi|Selector8~1, myoFPGA_top, 1
instance = comp, \spi|sh_reg[31] , spi|sh_reg[31], myoFPGA_top, 1
instance = comp, \spi|spi_mosi_o~0 , spi|spi_mosi_o~0, myoFPGA_top, 1
instance = comp, \spi|Selector1~0 , spi|Selector1~0, myoFPGA_top, 1
instance = comp, \spi|sck_ena_reg , spi|sck_ena_reg, myoFPGA_top, 1
instance = comp, \spi|spi_clk_reg~0 , spi|spi_clk_reg~0, myoFPGA_top, 1
instance = comp, \spi|spi_clk_reg , spi|spi_clk_reg, myoFPGA_top, 1
instance = comp, \soc|hps_0|fpga_interfaces|debug_apb , soc|hps_0|fpga_interfaces|debug_apb, myoFPGA_top, 1
instance = comp, \soc|hps_0|fpga_interfaces|tpiu , soc|hps_0|fpga_interfaces|tpiu, myoFPGA_top, 1
instance = comp, \soc|hps_0|fpga_interfaces|boot_from_fpga , soc|hps_0|fpga_interfaces|boot_from_fpga, myoFPGA_top, 1
instance = comp, \soc|hps_0|fpga_interfaces|fpga2hps , soc|hps_0|fpga_interfaces|fpga2hps, myoFPGA_top, 1
instance = comp, \soc|hps_0|fpga_interfaces|hps2fpga , soc|hps_0|fpga_interfaces|hps2fpga, myoFPGA_top, 1
instance = comp, \soc|hps_0|fpga_interfaces|f2sdram , soc|hps_0|fpga_interfaces|f2sdram, myoFPGA_top, 1
instance = comp, \KEY[0]~input , KEY[0]~input, myoFPGA_top, 1
instance = comp, \KEY[1]~input , KEY[1]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[8]~input , hps_memory_mem_dq[8]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[9]~input , hps_memory_mem_dq[9]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[10]~input , hps_memory_mem_dq[10]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[11]~input , hps_memory_mem_dq[11]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[12]~input , hps_memory_mem_dq[12]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[13]~input , hps_memory_mem_dq[13]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[14]~input , hps_memory_mem_dq[14]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[15]~input , hps_memory_mem_dq[15]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[16]~input , hps_memory_mem_dq[16]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[17]~input , hps_memory_mem_dq[17]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[18]~input , hps_memory_mem_dq[18]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[19]~input , hps_memory_mem_dq[19]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[20]~input , hps_memory_mem_dq[20]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[21]~input , hps_memory_mem_dq[21]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[22]~input , hps_memory_mem_dq[22]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[23]~input , hps_memory_mem_dq[23]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[24]~input , hps_memory_mem_dq[24]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[25]~input , hps_memory_mem_dq[25]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[26]~input , hps_memory_mem_dq[26]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[27]~input , hps_memory_mem_dq[27]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[28]~input , hps_memory_mem_dq[28]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[29]~input , hps_memory_mem_dq[29]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[30]~input , hps_memory_mem_dq[30]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[31]~input , hps_memory_mem_dq[31]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[32]~input , hps_memory_mem_dq[32]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[33]~input , hps_memory_mem_dq[33]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[34]~input , hps_memory_mem_dq[34]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[35]~input , hps_memory_mem_dq[35]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[36]~input , hps_memory_mem_dq[36]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[37]~input , hps_memory_mem_dq[37]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[38]~input , hps_memory_mem_dq[38]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dq[39]~input , hps_memory_mem_dq[39]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dqs[1]~input , hps_memory_mem_dqs[1]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dqs[2]~input , hps_memory_mem_dqs[2]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dqs[3]~input , hps_memory_mem_dqs[3]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dqs[4]~input , hps_memory_mem_dqs[4]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dqs_n[1]~input , hps_memory_mem_dqs_n[1]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dqs_n[2]~input , hps_memory_mem_dqs_n[2]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dqs_n[3]~input , hps_memory_mem_dqs_n[3]~input, myoFPGA_top, 1
instance = comp, \hps_memory_mem_dqs_n[4]~input , hps_memory_mem_dqs_n[4]~input, myoFPGA_top, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, myoFPGA_top, 1
