INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mlatif/Athestia/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/HintBitUnpack.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HintBitUnpack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mlatif/Athestia/HintBitUnpack/HintBitUnpack.srcs/sim_1/new/HintBitUnpack_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HintBitUnpack_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mlatif/Athestia/HintBitUnpack/HintBitUnpack.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
