// Seed: 2655385487
`define pp_3 0
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  defparam id_3.id_4 = 1 - id_3;
  assign id_1 = id_3;
  type_0 id_5 (
      .id_0(),
      .id_1(1)
  );
  logic id_6;
  always @(posedge 1) begin
    id_2[1] <= 1;
    SystemTFIdentifier(id_6, id_3);
  end
endmodule
`timescale 1ps / 1ps `default_nettype wire
