<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2469' ll='2471' type='bool llvm::TargetLoweringBase::isZExtFree(llvm::SDValue Val, llvm::EVT VT2) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2466'>/// Return true if zero-extending the specific node Val to type VT2 is free
  /// (either because it&apos;s implicitly zero-extended such as ARM ldrb / ldrh or
  /// because it&apos;s folded such as X86 zero-extending loads).</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='908' u='c' c='_ZNK4llvm12RegsForValue13getCopyToRegsENS_7SDValueERNS_12SelectionDAGERKNS_5SDLocERS1_PS1_PKNS_5ValueENS_3ISD8NodeTypeE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='8230' c='_ZNK4llvm21AArch64TargetLowering10isZExtFreeENS_7SDValueENS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='860' c='_ZNK4llvm20AMDGPUTargetLowering10isZExtFreeENS_7SDValueENS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='13136' c='_ZNK4llvm17ARMTargetLowering10isZExtFreeENS_7SDValueENS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp' l='1398' c='_ZNK4llvm20MSP430TargetLowering10isZExtFreeENS_7SDValueENS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='14528' c='_ZNK4llvm17PPCTargetLowering10isZExtFreeENS_7SDValueENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='14545' u='c' c='_ZNK4llvm17PPCTargetLowering10isZExtFreeENS_7SDValueENS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='28519' c='_ZNK4llvm17X86TargetLowering10isZExtFreeENS_7SDValueENS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='178' c='_ZNK4llvm19XCoreTargetLowering10isZExtFreeENS_7SDValueENS_3EVTE'/>
