INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/evere/OneDrive/Repositories/UART/UART_Rx_Tx/UART_Output/UART_Output.srcs/sim_1/new/UART_Top_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Top_TB
