// Seed: 4087572791
module module_0 ();
  logic [7:0] id_1, id_2;
  assign id_1['h0>-1'd0-:("")] = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd63,
    parameter id_4 = 32'd97,
    parameter id_6 = 32'd53
) (
    id_1,
    id_2,
    _id_3,
    _id_4
);
  input wire _id_4;
  input wire _id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  ;
  wire _id_6 = id_5;
  logic [7:0][-1 : id_4] id_7;
  module_0 modCall_1 ();
  logic [id_3 : -1] id_8[id_3 : -1 'h0];
  ;
  assign id_7[id_6] = 1;
endmodule
