
*** Running vivado
    with args -log Block_design_de_lastig_ip_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Block_design_de_lastig_ip_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Block_design_de_lastig_ip_0_0.tcl -notrace
Command: synth_design -top Block_design_de_lastig_ip_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25504 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 387.754 ; gain = 103.719
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Block_design_de_lastig_ip_0_0' [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_de_lastig_ip_0_0/synth/Block_design_de_lastig_ip_0_0.vhd:68]
INFO: [Synth 8-3491] module 'de_lastig_ip' declared at 'd:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/5667/hdl/vhdl/de_lastig_ip.vhd:29' bound to instance 'U0' of component 'de_lastig_ip' [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_de_lastig_ip_0_0/synth/Block_design_de_lastig_ip_0_0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'de_lastig_ip' [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/5667/hdl/vhdl/de_lastig_ip.vhd:41]
INFO: [Synth 8-3491] module 'de_lastig_ip_reset_sync' declared at 'd:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/5667/hdl/vhdl/de_lastig_ip_reset_sync.vhd:22' bound to instance 'u_de_lastig_ip_reset_sync_inst' of component 'de_lastig_ip_reset_sync' [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/5667/hdl/vhdl/de_lastig_ip.vhd:79]
INFO: [Synth 8-638] synthesizing module 'de_lastig_ip_reset_sync' [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/5667/hdl/vhdl/de_lastig_ip_reset_sync.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'de_lastig_ip_reset_sync' (1#1) [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/5667/hdl/vhdl/de_lastig_ip_reset_sync.vhd:30]
INFO: [Synth 8-3491] module 'de_lastig_ip_dut' declared at 'd:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/5667/hdl/vhdl/de_lastig_ip_dut.vhd:22' bound to instance 'u_de_lastig_ip_dut_inst' of component 'de_lastig_ip_dut' [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/5667/hdl/vhdl/de_lastig_ip.vhd:85]
INFO: [Synth 8-638] synthesizing module 'de_lastig_ip_dut' [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/5667/hdl/vhdl/de_lastig_ip_dut.vhd:36]
INFO: [Synth 8-3491] module 'de_lastig_ip_src_de_lastigste_calc_ooit' declared at 'd:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/5667/hdl/vhdl/de_lastig_ip_src_de_lastigste_calc_ooit.vhd:41' bound to instance 'u_de_lastig_ip_src_de_lastigste_calc_ooit' of component 'de_lastig_ip_src_de_lastigste_calc_ooit' [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/5667/hdl/vhdl/de_lastig_ip_dut.vhd:62]
INFO: [Synth 8-638] synthesizing module 'de_lastig_ip_src_de_lastigste_calc_ooit' [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/5667/hdl/vhdl/de_lastig_ip_src_de_lastigste_calc_ooit.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'de_lastig_ip_src_de_lastigste_calc_ooit' (2#1) [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/5667/hdl/vhdl/de_lastig_ip_src_de_lastigste_calc_ooit.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'de_lastig_ip_dut' (3#1) [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/5667/hdl/vhdl/de_lastig_ip_dut.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'de_lastig_ip' (4#1) [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/5667/hdl/vhdl/de_lastig_ip.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Block_design_de_lastig_ip_0_0' (5#1) [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_de_lastig_ip_0_0/synth/Block_design_de_lastig_ip_0_0.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 441.977 ; gain = 157.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 441.977 ; gain = 157.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 441.977 ; gain = 157.941
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.261 . Memory (MB): peak = 763.633 ; gain = 3.336
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 763.633 ; gain = 479.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 763.633 ; gain = 479.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 763.633 ; gain = 479.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 763.633 ; gain = 479.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module de_lastig_ip_reset_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module de_lastig_ip_src_de_lastigste_calc_ooit 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_dut_inst/u_de_lastig_ip_src_de_lastigste_calc_ooit/Delay1_out1_reg[31]) is unused and will be removed from module Block_design_de_lastig_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_dut_inst/u_de_lastig_ip_src_de_lastigste_calc_ooit/Delay1_out1_reg[30]) is unused and will be removed from module Block_design_de_lastig_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_dut_inst/u_de_lastig_ip_src_de_lastigste_calc_ooit/Delay1_out1_reg[29]) is unused and will be removed from module Block_design_de_lastig_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_dut_inst/u_de_lastig_ip_src_de_lastigste_calc_ooit/Delay1_out1_reg[28]) is unused and will be removed from module Block_design_de_lastig_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_dut_inst/u_de_lastig_ip_src_de_lastigste_calc_ooit/Delay1_out1_reg[27]) is unused and will be removed from module Block_design_de_lastig_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_dut_inst/u_de_lastig_ip_src_de_lastigste_calc_ooit/Delay1_out1_reg[26]) is unused and will be removed from module Block_design_de_lastig_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_dut_inst/u_de_lastig_ip_src_de_lastigste_calc_ooit/Delay1_out1_reg[25]) is unused and will be removed from module Block_design_de_lastig_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_dut_inst/u_de_lastig_ip_src_de_lastigste_calc_ooit/Delay1_out1_reg[24]) is unused and will be removed from module Block_design_de_lastig_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_dut_inst/u_de_lastig_ip_src_de_lastigste_calc_ooit/Delay1_out1_reg[23]) is unused and will be removed from module Block_design_de_lastig_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_dut_inst/u_de_lastig_ip_src_de_lastigste_calc_ooit/Delay1_out1_reg[22]) is unused and will be removed from module Block_design_de_lastig_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_dut_inst/u_de_lastig_ip_src_de_lastigste_calc_ooit/Delay1_out1_reg[21]) is unused and will be removed from module Block_design_de_lastig_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_dut_inst/u_de_lastig_ip_src_de_lastigste_calc_ooit/Delay1_out1_reg[20]) is unused and will be removed from module Block_design_de_lastig_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_dut_inst/u_de_lastig_ip_src_de_lastigste_calc_ooit/Delay1_out1_reg[19]) is unused and will be removed from module Block_design_de_lastig_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_dut_inst/u_de_lastig_ip_src_de_lastigste_calc_ooit/Delay1_out1_reg[18]) is unused and will be removed from module Block_design_de_lastig_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_dut_inst/u_de_lastig_ip_src_de_lastigste_calc_ooit/Delay1_out1_reg[17]) is unused and will be removed from module Block_design_de_lastig_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_dut_inst/u_de_lastig_ip_src_de_lastigste_calc_ooit/Delay1_out1_reg[16]) is unused and will be removed from module Block_design_de_lastig_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_dut_inst/u_de_lastig_ip_src_de_lastigste_calc_ooit/Delay_out1_reg[31]) is unused and will be removed from module Block_design_de_lastig_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_dut_inst/u_de_lastig_ip_src_de_lastigste_calc_ooit/Delay_out1_reg[30]) is unused and will be removed from module Block_design_de_lastig_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_dut_inst/u_de_lastig_ip_src_de_lastigste_calc_ooit/Delay_out1_reg[29]) is unused and will be removed from module Block_design_de_lastig_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_dut_inst/u_de_lastig_ip_src_de_lastigste_calc_ooit/Delay_out1_reg[28]) is unused and will be removed from module Block_design_de_lastig_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_dut_inst/u_de_lastig_ip_src_de_lastigste_calc_ooit/Delay_out1_reg[27]) is unused and will be removed from module Block_design_de_lastig_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_dut_inst/u_de_lastig_ip_src_de_lastigste_calc_ooit/Delay_out1_reg[26]) is unused and will be removed from module Block_design_de_lastig_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_dut_inst/u_de_lastig_ip_src_de_lastigste_calc_ooit/Delay_out1_reg[25]) is unused and will be removed from module Block_design_de_lastig_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_dut_inst/u_de_lastig_ip_src_de_lastigste_calc_ooit/Delay_out1_reg[24]) is unused and will be removed from module Block_design_de_lastig_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_dut_inst/u_de_lastig_ip_src_de_lastigste_calc_ooit/Delay_out1_reg[23]) is unused and will be removed from module Block_design_de_lastig_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_dut_inst/u_de_lastig_ip_src_de_lastigste_calc_ooit/Delay_out1_reg[22]) is unused and will be removed from module Block_design_de_lastig_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_dut_inst/u_de_lastig_ip_src_de_lastigste_calc_ooit/Delay_out1_reg[21]) is unused and will be removed from module Block_design_de_lastig_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_dut_inst/u_de_lastig_ip_src_de_lastigste_calc_ooit/Delay_out1_reg[20]) is unused and will be removed from module Block_design_de_lastig_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_dut_inst/u_de_lastig_ip_src_de_lastigste_calc_ooit/Delay_out1_reg[19]) is unused and will be removed from module Block_design_de_lastig_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_dut_inst/u_de_lastig_ip_src_de_lastigste_calc_ooit/Delay_out1_reg[18]) is unused and will be removed from module Block_design_de_lastig_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_dut_inst/u_de_lastig_ip_src_de_lastigste_calc_ooit/Delay_out1_reg[17]) is unused and will be removed from module Block_design_de_lastig_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_dut_inst/u_de_lastig_ip_src_de_lastigste_calc_ooit/Delay_out1_reg[16]) is unused and will be removed from module Block_design_de_lastig_ip_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 763.633 ; gain = 479.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:04 . Memory (MB): peak = 766.992 ; gain = 482.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:04 . Memory (MB): peak = 767.141 ; gain = 483.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:01:05 . Memory (MB): peak = 777.254 ; gain = 493.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:01:07 . Memory (MB): peak = 777.254 ; gain = 493.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:01:07 . Memory (MB): peak = 777.254 ; gain = 493.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:07 . Memory (MB): peak = 777.254 ; gain = 493.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:07 . Memory (MB): peak = 777.254 ; gain = 493.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:07 . Memory (MB): peak = 777.254 ; gain = 493.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:07 . Memory (MB): peak = 777.254 ; gain = 493.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     1|
|3     |LUT2   |     1|
|4     |LUT3   |    12|
|5     |LUT4   |     5|
|6     |LUT5   |    11|
|7     |LUT6   |    15|
|8     |FDCE   |    64|
|9     |FDPE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------------------+----------------------------------------+------+
|      |Instance                                        |Module                                  |Cells |
+------+------------------------------------------------+----------------------------------------+------+
|1     |top                                             |                                        |   115|
|2     |  U0                                            |de_lastig_ip                            |   115|
|3     |    u_de_lastig_ip_dut_inst                     |de_lastig_ip_dut                        |   112|
|4     |      u_de_lastig_ip_src_de_lastigste_calc_ooit |de_lastig_ip_src_de_lastigste_calc_ooit |   112|
|5     |    u_de_lastig_ip_reset_sync_inst              |de_lastig_ip_reset_sync                 |     3|
+------+------------------------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:07 . Memory (MB): peak = 777.254 ; gain = 493.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 777.254 ; gain = 171.563
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:07 . Memory (MB): peak = 777.254 ; gain = 493.219
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:11 . Memory (MB): peak = 791.617 ; gain = 515.332
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/EAAES/Portal-Crane/Miniproject_motor_control.runs/Block_design_de_lastig_ip_0_0_synth_1/Block_design_de_lastig_ip_0_0.dcp' has been generated.
