Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Nov 12 12:47:56 2025
| Host         : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/FIR_HLS_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xck26
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Router Initial Congestion
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+----------------------------------------------------------------------+
|      Characteristics      |                                Path #1                               |
+---------------------------+----------------------------------------------------------------------+
| Requirement               | 10.000                                                               |
| Path Delay                | 5.961                                                                |
| Logic Delay               | 1.333(23%)                                                           |
| Net Delay                 | 4.628(77%)                                                           |
| Clock Skew                | 0.012                                                                |
| Slack                     | 3.603                                                                |
| Clock Uncertainty         | 0.035                                                                |
| Clock Relationship        | Timed                                                                |
| Clock Delay Group         | Same Clock                                                           |
| Logic Levels              | 5                                                                    |
| Routes                    | 3                                                                    |
| Logical Path              | FDRE/C-(136)-LUT4-(1)-CARRY8-LUT2-(1)-CARRY8-CARRY8-DSP_C_DATA/C[32] |
| Start Point Clock         | ap_clk                                                               |
| End Point Clock           | ap_clk                                                               |
| DSP Block                 | Seq                                                                  |
| RAM Registers             | None-None                                                            |
| IO Crossings              | 1                                                                    |
| SLR Crossings             | 0                                                                    |
| PBlocks                   | 0                                                                    |
| High Fanout               | 136                                                                  |
| Dont Touch                | 0                                                                    |
| Mark Debug                | 0                                                                    |
| Start Point Pin Primitive | FDRE/C                                                               |
| End Point Pin Primitive   | DSP_C_DATA/C[32]                                                     |
| Start Point Pin           | data_p1_reg[10]/C                                                    |
| End Point Pin             | DSP_C_DATA_INST/C[32]                                                |
+---------------------------+----------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2818, 498)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+----+-----+-----+-----+---+----+----+
| End Point Clock | Requirement |  1  | 3 |  4 |  5  |  6  |  7  | 8 |  9 | 10 |
+-----------------+-------------+-----+---+----+-----+-----+-----+---+----+----+
| ap_clk          | 10.000ns    | 105 | 4 | 79 | 164 | 362 | 225 | 7 | 10 | 44 |
+-----------------+-------------+-----+---+----+-----+-----+-----+---+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Router Initial Congestion
----------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names | Sub Windows |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
* No effective congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


