`define pp_1 0
`timescale 1ps / 1ps
module module_0 (
    input  logic id_1,
    output logic id_2
);
endmodule
