// Seed: 3015400297
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  tri1 id_6;
  initial id_1 = -1 & id_6 == ~-1;
  assign id_4 = -1;
  wire id_7, id_8, id_9;
  wire id_10;
  tri0 id_11;
  assign id_8 = id_8;
  assign module_1.type_26 = 0;
  wire id_12, id_13;
  always $display(1, id_11, -1);
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    output supply1 id_2,
    input tri1 id_3,
    input wire id_4,
    input wire id_5,
    output supply1 id_6,
    input tri1 id_7,
    input wire id_8,
    input wor void id_9,
    input wor id_10,
    input tri0 id_11,
    input tri1 id_12,
    output tri id_13
);
  wire id_15, id_16;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_16
  );
  wire id_17, id_18;
  wire id_19;
endmodule
