<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-omap2 › cm-regbits-24xx.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>cm-regbits-24xx.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __ARCH_ARM_MACH_OMAP2_CM_REGBITS_24XX_H</span>
<span class="cp">#define __ARCH_ARM_MACH_OMAP2_CM_REGBITS_24XX_H</span>

<span class="cm">/*</span>
<span class="cm"> * OMAP24XX Clock Management register bits</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007 Texas Instruments, Inc.</span>
<span class="cm"> * Copyright (C) 2007 Nokia Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * Written by Paul Walmsley</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cm">/* Bits shared between registers */</span>

<span class="cm">/* CM_FCLKEN1_CORE and CM_ICLKEN1_CORE shared bits */</span>
<span class="cp">#define OMAP24XX_EN_CAM_SHIFT				31</span>
<span class="cp">#define OMAP24XX_EN_CAM_MASK				(1 &lt;&lt; 31)</span>
<span class="cp">#define OMAP24XX_EN_WDT4_SHIFT				29</span>
<span class="cp">#define OMAP24XX_EN_WDT4_MASK				(1 &lt;&lt; 29)</span>
<span class="cp">#define OMAP2420_EN_WDT3_SHIFT				28</span>
<span class="cp">#define OMAP2420_EN_WDT3_MASK				(1 &lt;&lt; 28)</span>
<span class="cp">#define OMAP24XX_EN_MSPRO_SHIFT				27</span>
<span class="cp">#define OMAP24XX_EN_MSPRO_MASK				(1 &lt;&lt; 27)</span>
<span class="cp">#define OMAP24XX_EN_FAC_SHIFT				25</span>
<span class="cp">#define OMAP24XX_EN_FAC_MASK				(1 &lt;&lt; 25)</span>
<span class="cp">#define OMAP2420_EN_EAC_SHIFT				24</span>
<span class="cp">#define OMAP2420_EN_EAC_MASK				(1 &lt;&lt; 24)</span>
<span class="cp">#define OMAP24XX_EN_HDQ_SHIFT				23</span>
<span class="cp">#define OMAP24XX_EN_HDQ_MASK				(1 &lt;&lt; 23)</span>
<span class="cp">#define OMAP2420_EN_I2C2_SHIFT				20</span>
<span class="cp">#define OMAP2420_EN_I2C2_MASK				(1 &lt;&lt; 20)</span>
<span class="cp">#define OMAP2420_EN_I2C1_SHIFT				19</span>
<span class="cp">#define OMAP2420_EN_I2C1_MASK				(1 &lt;&lt; 19)</span>

<span class="cm">/* CM_FCLKEN2_CORE and CM_ICLKEN2_CORE shared bits */</span>
<span class="cp">#define OMAP2430_EN_MCBSP5_SHIFT			5</span>
<span class="cp">#define OMAP2430_EN_MCBSP5_MASK				(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP2430_EN_MCBSP4_SHIFT			4</span>
<span class="cp">#define OMAP2430_EN_MCBSP4_MASK				(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP2430_EN_MCBSP3_SHIFT			3</span>
<span class="cp">#define OMAP2430_EN_MCBSP3_MASK				(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP24XX_EN_SSI_SHIFT				1</span>
<span class="cp">#define OMAP24XX_EN_SSI_MASK				(1 &lt;&lt; 1)</span>

<span class="cm">/* CM_FCLKEN_WKUP and CM_ICLKEN_WKUP shared bits */</span>
<span class="cp">#define OMAP24XX_EN_MPU_WDT_SHIFT			3</span>
<span class="cp">#define OMAP24XX_EN_MPU_WDT_MASK			(1 &lt;&lt; 3)</span>

<span class="cm">/* Bits specific to each register */</span>

<span class="cm">/* CM_IDLEST_MPU */</span>
<span class="cm">/* 2430 only */</span>
<span class="cp">#define OMAP2430_ST_MPU_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSEL_MPU */</span>
<span class="cp">#define OMAP24XX_CLKSEL_MPU_SHIFT			0</span>
<span class="cp">#define OMAP24XX_CLKSEL_MPU_MASK			(0x1f &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSTCTRL_MPU */</span>
<span class="cp">#define OMAP24XX_AUTOSTATE_MPU_SHIFT			0</span>
<span class="cp">#define OMAP24XX_AUTOSTATE_MPU_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_FCLKEN1_CORE specific bits*/</span>
<span class="cp">#define OMAP24XX_EN_TV_SHIFT				2</span>
<span class="cp">#define OMAP24XX_EN_TV_MASK				(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP24XX_EN_DSS2_SHIFT				1</span>
<span class="cp">#define OMAP24XX_EN_DSS2_MASK				(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP24XX_EN_DSS1_SHIFT				0</span>
<span class="cp">#define OMAP24XX_EN_DSS1_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_FCLKEN2_CORE specific bits */</span>
<span class="cp">#define OMAP2430_EN_I2CHS2_SHIFT			20</span>
<span class="cp">#define OMAP2430_EN_I2CHS2_MASK				(1 &lt;&lt; 20)</span>
<span class="cp">#define OMAP2430_EN_I2CHS1_SHIFT			19</span>
<span class="cp">#define OMAP2430_EN_I2CHS1_MASK				(1 &lt;&lt; 19)</span>
<span class="cp">#define OMAP2430_EN_MMCHSDB2_SHIFT			17</span>
<span class="cp">#define OMAP2430_EN_MMCHSDB2_MASK			(1 &lt;&lt; 17)</span>
<span class="cp">#define OMAP2430_EN_MMCHSDB1_SHIFT			16</span>
<span class="cp">#define OMAP2430_EN_MMCHSDB1_MASK			(1 &lt;&lt; 16)</span>

<span class="cm">/* CM_ICLKEN1_CORE specific bits */</span>
<span class="cp">#define OMAP24XX_EN_MAILBOXES_SHIFT			30</span>
<span class="cp">#define OMAP24XX_EN_MAILBOXES_MASK			(1 &lt;&lt; 30)</span>
<span class="cp">#define OMAP24XX_EN_DSS_SHIFT				0</span>
<span class="cp">#define OMAP24XX_EN_DSS_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_ICLKEN2_CORE specific bits */</span>

<span class="cm">/* CM_ICLKEN3_CORE */</span>
<span class="cm">/* 2430 only */</span>
<span class="cp">#define OMAP2430_EN_SDRC_SHIFT				2</span>
<span class="cp">#define OMAP2430_EN_SDRC_MASK				(1 &lt;&lt; 2)</span>

<span class="cm">/* CM_ICLKEN4_CORE */</span>
<span class="cp">#define OMAP24XX_EN_PKA_SHIFT				4</span>
<span class="cp">#define OMAP24XX_EN_PKA_MASK				(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP24XX_EN_AES_SHIFT				3</span>
<span class="cp">#define OMAP24XX_EN_AES_MASK				(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP24XX_EN_RNG_SHIFT				2</span>
<span class="cp">#define OMAP24XX_EN_RNG_MASK				(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP24XX_EN_SHA_SHIFT				1</span>
<span class="cp">#define OMAP24XX_EN_SHA_MASK				(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP24XX_EN_DES_SHIFT				0</span>
<span class="cp">#define OMAP24XX_EN_DES_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_IDLEST1_CORE specific bits */</span>
<span class="cp">#define OMAP24XX_ST_MAILBOXES_SHIFT			30</span>
<span class="cp">#define OMAP24XX_ST_MAILBOXES_MASK			(1 &lt;&lt; 30)</span>
<span class="cp">#define OMAP24XX_ST_WDT4_SHIFT				29</span>
<span class="cp">#define OMAP24XX_ST_WDT4_MASK				(1 &lt;&lt; 29)</span>
<span class="cp">#define OMAP2420_ST_WDT3_SHIFT				28</span>
<span class="cp">#define OMAP2420_ST_WDT3_MASK				(1 &lt;&lt; 28)</span>
<span class="cp">#define OMAP24XX_ST_MSPRO_SHIFT				27</span>
<span class="cp">#define OMAP24XX_ST_MSPRO_MASK				(1 &lt;&lt; 27)</span>
<span class="cp">#define OMAP24XX_ST_FAC_SHIFT				25</span>
<span class="cp">#define OMAP24XX_ST_FAC_MASK				(1 &lt;&lt; 25)</span>
<span class="cp">#define OMAP2420_ST_EAC_SHIFT				24</span>
<span class="cp">#define OMAP2420_ST_EAC_MASK				(1 &lt;&lt; 24)</span>
<span class="cp">#define OMAP24XX_ST_HDQ_SHIFT				23</span>
<span class="cp">#define OMAP24XX_ST_HDQ_MASK				(1 &lt;&lt; 23)</span>
<span class="cp">#define OMAP2420_ST_I2C2_SHIFT				20</span>
<span class="cp">#define OMAP2420_ST_I2C2_MASK				(1 &lt;&lt; 20)</span>
<span class="cp">#define OMAP2430_ST_I2CHS1_SHIFT			19</span>
<span class="cp">#define OMAP2430_ST_I2CHS1_MASK				(1 &lt;&lt; 19)</span>
<span class="cp">#define OMAP2420_ST_I2C1_SHIFT				19</span>
<span class="cp">#define OMAP2420_ST_I2C1_MASK				(1 &lt;&lt; 19)</span>
<span class="cp">#define OMAP2430_ST_I2CHS2_SHIFT			20</span>
<span class="cp">#define OMAP2430_ST_I2CHS2_MASK				(1 &lt;&lt; 20)</span>
<span class="cp">#define OMAP24XX_ST_MCBSP2_SHIFT			16</span>
<span class="cp">#define OMAP24XX_ST_MCBSP2_MASK				(1 &lt;&lt; 16)</span>
<span class="cp">#define OMAP24XX_ST_MCBSP1_SHIFT			15</span>
<span class="cp">#define OMAP24XX_ST_MCBSP1_MASK				(1 &lt;&lt; 15)</span>
<span class="cp">#define OMAP24XX_ST_DSS_SHIFT				0</span>
<span class="cp">#define OMAP24XX_ST_DSS_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_IDLEST2_CORE */</span>
<span class="cp">#define OMAP2430_ST_MCBSP5_SHIFT			5</span>
<span class="cp">#define OMAP2430_ST_MCBSP5_MASK				(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP2430_ST_MCBSP4_SHIFT			4</span>
<span class="cp">#define OMAP2430_ST_MCBSP4_MASK				(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP2430_ST_MCBSP3_SHIFT			3</span>
<span class="cp">#define OMAP2430_ST_MCBSP3_MASK				(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP24XX_ST_SSI_SHIFT				1</span>
<span class="cp">#define OMAP24XX_ST_SSI_MASK				(1 &lt;&lt; 1)</span>

<span class="cm">/* CM_IDLEST3_CORE */</span>
<span class="cm">/* 2430 only */</span>
<span class="cp">#define OMAP2430_ST_SDRC_MASK				(1 &lt;&lt; 2)</span>

<span class="cm">/* CM_IDLEST4_CORE */</span>
<span class="cp">#define OMAP24XX_ST_PKA_SHIFT				4</span>
<span class="cp">#define OMAP24XX_ST_PKA_MASK				(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP24XX_ST_AES_SHIFT				3</span>
<span class="cp">#define OMAP24XX_ST_AES_MASK				(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP24XX_ST_RNG_SHIFT				2</span>
<span class="cp">#define OMAP24XX_ST_RNG_MASK				(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP24XX_ST_SHA_SHIFT				1</span>
<span class="cp">#define OMAP24XX_ST_SHA_MASK				(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP24XX_ST_DES_SHIFT				0</span>
<span class="cp">#define OMAP24XX_ST_DES_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_AUTOIDLE1_CORE */</span>
<span class="cp">#define OMAP24XX_AUTO_CAM_MASK				(1 &lt;&lt; 31)</span>
<span class="cp">#define OMAP24XX_AUTO_MAILBOXES_MASK			(1 &lt;&lt; 30)</span>
<span class="cp">#define OMAP24XX_AUTO_WDT4_MASK				(1 &lt;&lt; 29)</span>
<span class="cp">#define OMAP2420_AUTO_WDT3_MASK				(1 &lt;&lt; 28)</span>
<span class="cp">#define OMAP24XX_AUTO_MSPRO_MASK			(1 &lt;&lt; 27)</span>
<span class="cp">#define OMAP2420_AUTO_MMC_MASK				(1 &lt;&lt; 26)</span>
<span class="cp">#define OMAP24XX_AUTO_FAC_MASK				(1 &lt;&lt; 25)</span>
<span class="cp">#define OMAP2420_AUTO_EAC_MASK				(1 &lt;&lt; 24)</span>
<span class="cp">#define OMAP24XX_AUTO_HDQ_MASK				(1 &lt;&lt; 23)</span>
<span class="cp">#define OMAP24XX_AUTO_UART2_MASK			(1 &lt;&lt; 22)</span>
<span class="cp">#define OMAP24XX_AUTO_UART1_MASK			(1 &lt;&lt; 21)</span>
<span class="cp">#define OMAP24XX_AUTO_I2C2_MASK				(1 &lt;&lt; 20)</span>
<span class="cp">#define OMAP24XX_AUTO_I2C1_MASK				(1 &lt;&lt; 19)</span>
<span class="cp">#define OMAP24XX_AUTO_MCSPI2_MASK			(1 &lt;&lt; 18)</span>
<span class="cp">#define OMAP24XX_AUTO_MCSPI1_MASK			(1 &lt;&lt; 17)</span>
<span class="cp">#define OMAP24XX_AUTO_MCBSP2_MASK			(1 &lt;&lt; 16)</span>
<span class="cp">#define OMAP24XX_AUTO_MCBSP1_MASK			(1 &lt;&lt; 15)</span>
<span class="cp">#define OMAP24XX_AUTO_GPT12_MASK			(1 &lt;&lt; 14)</span>
<span class="cp">#define OMAP24XX_AUTO_GPT11_MASK			(1 &lt;&lt; 13)</span>
<span class="cp">#define OMAP24XX_AUTO_GPT10_MASK			(1 &lt;&lt; 12)</span>
<span class="cp">#define OMAP24XX_AUTO_GPT9_MASK				(1 &lt;&lt; 11)</span>
<span class="cp">#define OMAP24XX_AUTO_GPT8_MASK				(1 &lt;&lt; 10)</span>
<span class="cp">#define OMAP24XX_AUTO_GPT7_MASK				(1 &lt;&lt; 9)</span>
<span class="cp">#define OMAP24XX_AUTO_GPT6_MASK				(1 &lt;&lt; 8)</span>
<span class="cp">#define OMAP24XX_AUTO_GPT5_MASK				(1 &lt;&lt; 7)</span>
<span class="cp">#define OMAP24XX_AUTO_GPT4_MASK				(1 &lt;&lt; 6)</span>
<span class="cp">#define OMAP24XX_AUTO_GPT3_MASK				(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP24XX_AUTO_GPT2_MASK				(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP2420_AUTO_VLYNQ_MASK			(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP24XX_AUTO_DSS_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_AUTOIDLE2_CORE */</span>
<span class="cp">#define OMAP2430_AUTO_MDM_INTC_MASK			(1 &lt;&lt; 11)</span>
<span class="cp">#define OMAP2430_AUTO_GPIO5_MASK			(1 &lt;&lt; 10)</span>
<span class="cp">#define OMAP2430_AUTO_MCSPI3_MASK			(1 &lt;&lt; 9)</span>
<span class="cp">#define OMAP2430_AUTO_MMCHS2_MASK			(1 &lt;&lt; 8)</span>
<span class="cp">#define OMAP2430_AUTO_MMCHS1_MASK			(1 &lt;&lt; 7)</span>
<span class="cp">#define OMAP2430_AUTO_USBHS_MASK			(1 &lt;&lt; 6)</span>
<span class="cp">#define OMAP2430_AUTO_MCBSP5_MASK			(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP2430_AUTO_MCBSP4_MASK			(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP2430_AUTO_MCBSP3_MASK			(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP24XX_AUTO_UART3_MASK			(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP24XX_AUTO_SSI_MASK				(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP24XX_AUTO_USB_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_AUTOIDLE3_CORE */</span>
<span class="cp">#define OMAP24XX_AUTO_SDRC_SHIFT			2</span>
<span class="cp">#define OMAP24XX_AUTO_SDRC_MASK				(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP24XX_AUTO_GPMC_SHIFT			1</span>
<span class="cp">#define OMAP24XX_AUTO_GPMC_MASK				(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP24XX_AUTO_SDMA_SHIFT			0</span>
<span class="cp">#define OMAP24XX_AUTO_SDMA_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_AUTOIDLE4_CORE */</span>
<span class="cp">#define OMAP24XX_AUTO_PKA_MASK				(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP24XX_AUTO_AES_MASK				(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP24XX_AUTO_RNG_MASK				(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP24XX_AUTO_SHA_MASK				(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP24XX_AUTO_DES_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSEL1_CORE */</span>
<span class="cp">#define OMAP24XX_CLKSEL_USB_SHIFT			25</span>
<span class="cp">#define OMAP24XX_CLKSEL_USB_MASK			(0x7 &lt;&lt; 25)</span>
<span class="cp">#define OMAP24XX_CLKSEL_SSI_SHIFT			20</span>
<span class="cp">#define OMAP24XX_CLKSEL_SSI_MASK			(0x1f &lt;&lt; 20)</span>
<span class="cp">#define OMAP2420_CLKSEL_VLYNQ_SHIFT			15</span>
<span class="cp">#define OMAP2420_CLKSEL_VLYNQ_MASK			(0x1f &lt;&lt; 15)</span>
<span class="cp">#define OMAP24XX_CLKSEL_DSS2_SHIFT			13</span>
<span class="cp">#define OMAP24XX_CLKSEL_DSS2_MASK			(0x1 &lt;&lt; 13)</span>
<span class="cp">#define OMAP24XX_CLKSEL_DSS1_SHIFT			8</span>
<span class="cp">#define OMAP24XX_CLKSEL_DSS1_MASK			(0x1f &lt;&lt; 8)</span>
<span class="cp">#define OMAP24XX_CLKSEL_L4_SHIFT			5</span>
<span class="cp">#define OMAP24XX_CLKSEL_L4_MASK				(0x3 &lt;&lt; 5)</span>
<span class="cp">#define OMAP24XX_CLKSEL_L3_SHIFT			0</span>
<span class="cp">#define OMAP24XX_CLKSEL_L3_MASK				(0x1f &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSEL2_CORE */</span>
<span class="cp">#define OMAP24XX_CLKSEL_GPT12_SHIFT			22</span>
<span class="cp">#define OMAP24XX_CLKSEL_GPT12_MASK			(0x3 &lt;&lt; 22)</span>
<span class="cp">#define OMAP24XX_CLKSEL_GPT11_SHIFT			20</span>
<span class="cp">#define OMAP24XX_CLKSEL_GPT11_MASK			(0x3 &lt;&lt; 20)</span>
<span class="cp">#define OMAP24XX_CLKSEL_GPT10_SHIFT			18</span>
<span class="cp">#define OMAP24XX_CLKSEL_GPT10_MASK			(0x3 &lt;&lt; 18)</span>
<span class="cp">#define OMAP24XX_CLKSEL_GPT9_SHIFT			16</span>
<span class="cp">#define OMAP24XX_CLKSEL_GPT9_MASK			(0x3 &lt;&lt; 16)</span>
<span class="cp">#define OMAP24XX_CLKSEL_GPT8_SHIFT			14</span>
<span class="cp">#define OMAP24XX_CLKSEL_GPT8_MASK			(0x3 &lt;&lt; 14)</span>
<span class="cp">#define OMAP24XX_CLKSEL_GPT7_SHIFT			12</span>
<span class="cp">#define OMAP24XX_CLKSEL_GPT7_MASK			(0x3 &lt;&lt; 12)</span>
<span class="cp">#define OMAP24XX_CLKSEL_GPT6_SHIFT			10</span>
<span class="cp">#define OMAP24XX_CLKSEL_GPT6_MASK			(0x3 &lt;&lt; 10)</span>
<span class="cp">#define OMAP24XX_CLKSEL_GPT5_SHIFT			8</span>
<span class="cp">#define OMAP24XX_CLKSEL_GPT5_MASK			(0x3 &lt;&lt; 8)</span>
<span class="cp">#define OMAP24XX_CLKSEL_GPT4_SHIFT			6</span>
<span class="cp">#define OMAP24XX_CLKSEL_GPT4_MASK			(0x3 &lt;&lt; 6)</span>
<span class="cp">#define OMAP24XX_CLKSEL_GPT3_SHIFT			4</span>
<span class="cp">#define OMAP24XX_CLKSEL_GPT3_MASK			(0x3 &lt;&lt; 4)</span>
<span class="cp">#define OMAP24XX_CLKSEL_GPT2_SHIFT			2</span>
<span class="cp">#define OMAP24XX_CLKSEL_GPT2_MASK			(0x3 &lt;&lt; 2)</span>

<span class="cm">/* CM_CLKSTCTRL_CORE */</span>
<span class="cp">#define OMAP24XX_AUTOSTATE_DSS_SHIFT			2</span>
<span class="cp">#define OMAP24XX_AUTOSTATE_DSS_MASK			(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP24XX_AUTOSTATE_L4_SHIFT			1</span>
<span class="cp">#define OMAP24XX_AUTOSTATE_L4_MASK			(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP24XX_AUTOSTATE_L3_SHIFT			0</span>
<span class="cp">#define OMAP24XX_AUTOSTATE_L3_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_FCLKEN_GFX */</span>
<span class="cp">#define OMAP24XX_EN_3D_SHIFT				2</span>
<span class="cp">#define OMAP24XX_EN_3D_MASK				(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP24XX_EN_2D_SHIFT				1</span>
<span class="cp">#define OMAP24XX_EN_2D_MASK				(1 &lt;&lt; 1)</span>

<span class="cm">/* CM_ICLKEN_GFX specific bits */</span>

<span class="cm">/* CM_IDLEST_GFX specific bits */</span>

<span class="cm">/* CM_CLKSEL_GFX specific bits */</span>

<span class="cm">/* CM_CLKSTCTRL_GFX */</span>
<span class="cp">#define OMAP24XX_AUTOSTATE_GFX_SHIFT			0</span>
<span class="cp">#define OMAP24XX_AUTOSTATE_GFX_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_FCLKEN_WKUP specific bits */</span>

<span class="cm">/* CM_ICLKEN_WKUP specific bits */</span>
<span class="cp">#define OMAP2430_EN_ICR_SHIFT				6</span>
<span class="cp">#define OMAP2430_EN_ICR_MASK				(1 &lt;&lt; 6)</span>
<span class="cp">#define OMAP24XX_EN_OMAPCTRL_SHIFT			5</span>
<span class="cp">#define OMAP24XX_EN_OMAPCTRL_MASK			(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP24XX_EN_WDT1_SHIFT				4</span>
<span class="cp">#define OMAP24XX_EN_WDT1_MASK				(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP24XX_EN_32KSYNC_SHIFT			1</span>
<span class="cp">#define OMAP24XX_EN_32KSYNC_MASK			(1 &lt;&lt; 1)</span>

<span class="cm">/* CM_IDLEST_WKUP specific bits */</span>
<span class="cp">#define OMAP2430_ST_ICR_SHIFT				6</span>
<span class="cp">#define OMAP2430_ST_ICR_MASK				(1 &lt;&lt; 6)</span>
<span class="cp">#define OMAP24XX_ST_OMAPCTRL_SHIFT			5</span>
<span class="cp">#define OMAP24XX_ST_OMAPCTRL_MASK			(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP24XX_ST_WDT1_SHIFT				4</span>
<span class="cp">#define OMAP24XX_ST_WDT1_MASK				(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP24XX_ST_MPU_WDT_SHIFT			3</span>
<span class="cp">#define OMAP24XX_ST_MPU_WDT_MASK			(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP24XX_ST_32KSYNC_SHIFT			1</span>
<span class="cp">#define OMAP24XX_ST_32KSYNC_MASK			(1 &lt;&lt; 1)</span>

<span class="cm">/* CM_AUTOIDLE_WKUP */</span>
<span class="cp">#define OMAP24XX_AUTO_OMAPCTRL_MASK			(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP24XX_AUTO_WDT1_MASK				(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP24XX_AUTO_MPU_WDT_MASK			(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP24XX_AUTO_GPIOS_MASK			(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP24XX_AUTO_32KSYNC_MASK			(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP24XX_AUTO_GPT1_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSEL_WKUP */</span>
<span class="cp">#define OMAP24XX_CLKSEL_GPT1_SHIFT			0</span>
<span class="cp">#define OMAP24XX_CLKSEL_GPT1_MASK			(0x3 &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKEN_PLL */</span>
<span class="cp">#define OMAP24XX_EN_54M_PLL_SHIFT			6</span>
<span class="cp">#define OMAP24XX_EN_54M_PLL_MASK			(0x3 &lt;&lt; 6)</span>
<span class="cp">#define OMAP24XX_EN_96M_PLL_SHIFT			2</span>
<span class="cp">#define OMAP24XX_EN_96M_PLL_MASK			(0x3 &lt;&lt; 2)</span>
<span class="cp">#define OMAP24XX_EN_DPLL_SHIFT				0</span>
<span class="cp">#define OMAP24XX_EN_DPLL_MASK				(0x3 &lt;&lt; 0)</span>

<span class="cm">/* CM_IDLEST_CKGEN */</span>
<span class="cp">#define OMAP24XX_ST_54M_APLL_MASK			(1 &lt;&lt; 9)</span>
<span class="cp">#define OMAP24XX_ST_96M_APLL_MASK			(1 &lt;&lt; 8)</span>
<span class="cp">#define OMAP24XX_ST_54M_CLK_MASK			(1 &lt;&lt; 6)</span>
<span class="cp">#define OMAP24XX_ST_12M_CLK_MASK			(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP24XX_ST_48M_CLK_MASK			(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP24XX_ST_96M_CLK_MASK			(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP24XX_ST_CORE_CLK_SHIFT			0</span>
<span class="cp">#define OMAP24XX_ST_CORE_CLK_MASK			(0x3 &lt;&lt; 0)</span>

<span class="cm">/* CM_AUTOIDLE_PLL */</span>
<span class="cp">#define OMAP24XX_AUTO_54M_SHIFT				6</span>
<span class="cp">#define OMAP24XX_AUTO_54M_MASK				(0x3 &lt;&lt; 6)</span>
<span class="cp">#define OMAP24XX_AUTO_96M_SHIFT				2</span>
<span class="cp">#define OMAP24XX_AUTO_96M_MASK				(0x3 &lt;&lt; 2)</span>
<span class="cp">#define OMAP24XX_AUTO_DPLL_SHIFT			0</span>
<span class="cp">#define OMAP24XX_AUTO_DPLL_MASK				(0x3 &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSEL1_PLL */</span>
<span class="cp">#define OMAP2430_MAXDPLLFASTLOCK_SHIFT			28</span>
<span class="cp">#define OMAP2430_MAXDPLLFASTLOCK_MASK			(0x7 &lt;&lt; 28)</span>
<span class="cp">#define OMAP24XX_APLLS_CLKIN_SHIFT			23</span>
<span class="cp">#define OMAP24XX_APLLS_CLKIN_MASK			(0x7 &lt;&lt; 23)</span>
<span class="cp">#define OMAP24XX_DPLL_MULT_SHIFT			12</span>
<span class="cp">#define OMAP24XX_DPLL_MULT_MASK				(0x3ff &lt;&lt; 12)</span>
<span class="cp">#define OMAP24XX_DPLL_DIV_SHIFT				8</span>
<span class="cp">#define OMAP24XX_DPLL_DIV_MASK				(0xf &lt;&lt; 8)</span>
<span class="cp">#define OMAP24XX_54M_SOURCE_SHIFT			5</span>
<span class="cp">#define OMAP24XX_54M_SOURCE_MASK			(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP2430_96M_SOURCE_SHIFT			4</span>
<span class="cp">#define OMAP2430_96M_SOURCE_MASK			(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP24XX_48M_SOURCE_SHIFT			3</span>
<span class="cp">#define OMAP24XX_48M_SOURCE_MASK			(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP2430_ALTCLK_SOURCE_SHIFT			0</span>
<span class="cp">#define OMAP2430_ALTCLK_SOURCE_MASK			(0x7 &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSEL2_PLL */</span>
<span class="cp">#define OMAP24XX_CORE_CLK_SRC_SHIFT			0</span>
<span class="cp">#define OMAP24XX_CORE_CLK_SRC_MASK			(0x3 &lt;&lt; 0)</span>

<span class="cm">/* CM_FCLKEN_DSP */</span>
<span class="cp">#define OMAP2420_EN_IVA_COP_SHIFT			10</span>
<span class="cp">#define OMAP2420_EN_IVA_COP_MASK			(1 &lt;&lt; 10)</span>
<span class="cp">#define OMAP2420_EN_IVA_MPU_SHIFT			8</span>
<span class="cp">#define OMAP2420_EN_IVA_MPU_MASK			(1 &lt;&lt; 8)</span>
<span class="cp">#define OMAP24XX_CM_FCLKEN_DSP_EN_DSP_SHIFT		0</span>
<span class="cp">#define OMAP24XX_CM_FCLKEN_DSP_EN_DSP_MASK		(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_ICLKEN_DSP */</span>
<span class="cp">#define OMAP2420_EN_DSP_IPI_SHIFT			1</span>
<span class="cp">#define OMAP2420_EN_DSP_IPI_MASK			(1 &lt;&lt; 1)</span>

<span class="cm">/* CM_IDLEST_DSP */</span>
<span class="cp">#define OMAP2420_ST_IVA_MASK				(1 &lt;&lt; 8)</span>
<span class="cp">#define OMAP2420_ST_IPI_MASK				(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP24XX_ST_DSP_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_AUTOIDLE_DSP */</span>
<span class="cp">#define OMAP2420_AUTO_DSP_IPI_MASK			(1 &lt;&lt; 1)</span>

<span class="cm">/* CM_CLKSEL_DSP */</span>
<span class="cp">#define OMAP2420_SYNC_IVA_MASK				(1 &lt;&lt; 13)</span>
<span class="cp">#define OMAP2420_CLKSEL_IVA_SHIFT			8</span>
<span class="cp">#define OMAP2420_CLKSEL_IVA_MASK			(0x1f &lt;&lt; 8)</span>
<span class="cp">#define OMAP24XX_SYNC_DSP_MASK				(1 &lt;&lt; 7)</span>
<span class="cp">#define OMAP24XX_CLKSEL_DSP_IF_SHIFT			5</span>
<span class="cp">#define OMAP24XX_CLKSEL_DSP_IF_MASK			(0x3 &lt;&lt; 5)</span>
<span class="cp">#define OMAP24XX_CLKSEL_DSP_SHIFT			0</span>
<span class="cp">#define OMAP24XX_CLKSEL_DSP_MASK			(0x1f &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSTCTRL_DSP */</span>
<span class="cp">#define OMAP2420_AUTOSTATE_IVA_SHIFT			8</span>
<span class="cp">#define OMAP2420_AUTOSTATE_IVA_MASK			(1 &lt;&lt; 8)</span>
<span class="cp">#define OMAP24XX_AUTOSTATE_DSP_SHIFT			0</span>
<span class="cp">#define OMAP24XX_AUTOSTATE_DSP_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_FCLKEN_MDM */</span>
<span class="cm">/* 2430 only */</span>
<span class="cp">#define OMAP2430_EN_OSC_SHIFT				1</span>
<span class="cp">#define OMAP2430_EN_OSC_MASK				(1 &lt;&lt; 1)</span>

<span class="cm">/* CM_ICLKEN_MDM */</span>
<span class="cm">/* 2430 only */</span>
<span class="cp">#define OMAP2430_CM_ICLKEN_MDM_EN_MDM_SHIFT		0</span>
<span class="cp">#define OMAP2430_CM_ICLKEN_MDM_EN_MDM_MASK		(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_IDLEST_MDM specific bits */</span>
<span class="cm">/* 2430 only */</span>

<span class="cm">/* CM_AUTOIDLE_MDM */</span>
<span class="cm">/* 2430 only */</span>
<span class="cp">#define OMAP2430_AUTO_OSC_MASK				(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP2430_AUTO_MDM_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSEL_MDM */</span>
<span class="cm">/* 2430 only */</span>
<span class="cp">#define OMAP2430_SYNC_MDM_MASK				(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP2430_CLKSEL_MDM_SHIFT			0</span>
<span class="cp">#define OMAP2430_CLKSEL_MDM_MASK			(0xf &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSTCTRL_MDM */</span>
<span class="cm">/* 2430 only */</span>
<span class="cp">#define OMAP2430_AUTOSTATE_MDM_SHIFT			0</span>
<span class="cp">#define OMAP2430_AUTOSTATE_MDM_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* OMAP24XX CM_CLKSTCTRL_*.AUTOSTATE_* register bit values */</span>
<span class="cp">#define OMAP24XX_CLKSTCTRL_DISABLE_AUTO		0x0</span>
<span class="cp">#define OMAP24XX_CLKSTCTRL_ENABLE_AUTO		0x1</span>


<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
