

================================================================
== Vitis HLS Report for 'compute_R_and_t_x3'
================================================================
* Date:           Tue Apr  4 19:45:59 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  42.058 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+---------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                     |                                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                               Instance                              |                          Module                         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------+---------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_compute_R_and_t_fu_1146                                          |compute_R_and_t                                          |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_compute_R_and_t_x3_Pipeline_split_u_VITIS_LOOP_33_1_fu_1365      |compute_R_and_t_x3_Pipeline_split_u_VITIS_LOOP_33_1      |       50|       50|  3.000 us|  3.000 us|   50|   50|       no|
        |grp_compute_R_and_t_x3_Pipeline_split_alpha_VITIS_LOOP_43_2_fu_1515  |compute_R_and_t_x3_Pipeline_split_alpha_VITIS_LOOP_43_2  |       22|       22|  1.320 us|  1.320 us|   22|   22|       no|
        |grp_compute_R_and_t_x3_Pipeline_split_pws_VITIS_LOOP_52_3_fu_1581    |compute_R_and_t_x3_Pipeline_split_pws_VITIS_LOOP_52_3    |       17|       17|  1.020 us|  1.020 us|   17|   17|       no|
        |grp_compute_R_and_t_x3_Pipeline_merge_R_t_fu_1632                    |compute_R_and_t_x3_Pipeline_merge_R_t                    |       17|       17|  1.020 us|  1.020 us|   17|   17|       no|
        +---------------------------------------------------------------------+---------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|       2|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |       10|   312|    20170|   32167|    0|
|Memory               |        0|     -|      192|     198|    0|
|Multiplexer          |        -|     -|        -|    2162|    -|
|Register             |        -|     -|       13|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       10|   312|    20375|   34529|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|    10|        2|       7|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|     5|        1|       3|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------+---------------------------------------------------------+---------+-----+-------+-------+-----+
    |                               Instance                              |                          Module                         | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +---------------------------------------------------------------------+---------------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_compute_R_and_t_fu_1146                                          |compute_R_and_t                                          |       10|  312|  11848|  31274|    0|
    |grp_compute_R_and_t_x3_Pipeline_merge_R_t_fu_1632                    |compute_R_and_t_x3_Pipeline_merge_R_t                    |        0|    0|    296|    422|    0|
    |grp_compute_R_and_t_x3_Pipeline_split_alpha_VITIS_LOOP_43_2_fu_1515  |compute_R_and_t_x3_Pipeline_split_alpha_VITIS_LOOP_43_2  |        0|    0|   1939|    142|    0|
    |grp_compute_R_and_t_x3_Pipeline_split_pws_VITIS_LOOP_52_3_fu_1581    |compute_R_and_t_x3_Pipeline_split_pws_VITIS_LOOP_52_3    |        0|    0|   1457|    141|    0|
    |grp_compute_R_and_t_x3_Pipeline_split_u_VITIS_LOOP_33_1_fu_1365      |compute_R_and_t_x3_Pipeline_split_u_VITIS_LOOP_33_1      |        0|    0|   4630|    188|    0|
    +---------------------------------------------------------------------+---------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                                |                                                         |       10|  312|  20170|  32167|    0|
    +---------------------------------------------------------------------+---------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|                Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |R3_U   |compute_R_and_t_x3_R3_RAM_AUTO_1R1W  |        0|  32|  33|    0|     9|   32|     1|          288|
    |R4_U   |compute_R_and_t_x3_R3_RAM_AUTO_1R1W  |        0|  32|  33|    0|     9|   32|     1|          288|
    |R5_U   |compute_R_and_t_x3_R3_RAM_AUTO_1R1W  |        0|  32|  33|    0|     9|   32|     1|          288|
    |t3_U   |compute_R_and_t_x3_t3_RAM_AUTO_1R1W  |        0|  32|  33|    0|     3|   32|     1|           96|
    |t4_U   |compute_R_and_t_x3_t3_RAM_AUTO_1R1W  |        0|  32|  33|    0|     3|   32|     1|           96|
    |t5_U   |compute_R_and_t_x3_t3_RAM_AUTO_1R1W  |        0|  32|  33|    0|     3|   32|     1|           96|
    +-------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                                     |        0| 192| 198|    0|    36|  192|     6|         1152|
    +-------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |R3_address0                                 |  14|          3|    4|         12|
    |R3_address1                                 |  14|          3|    4|         12|
    |R3_ce0                                      |  14|          3|    1|          3|
    |R3_ce1                                      |  14|          3|    1|          3|
    |R3_we0                                      |   9|          2|    1|          2|
    |R3_we1                                      |   9|          2|    1|          2|
    |R4_address0                                 |  14|          3|    4|         12|
    |R4_address1                                 |  14|          3|    4|         12|
    |R4_ce0                                      |  14|          3|    1|          3|
    |R4_ce1                                      |  14|          3|    1|          3|
    |R4_we0                                      |   9|          2|    1|          2|
    |R4_we1                                      |   9|          2|    1|          2|
    |R5_address0                                 |  14|          3|    4|         12|
    |R5_address1                                 |  14|          3|    4|         12|
    |R5_ce0                                      |  14|          3|    1|          3|
    |R5_ce1                                      |  14|          3|    1|          3|
    |R5_we0                                      |   9|          2|    1|          2|
    |R5_we1                                      |   9|          2|    1|          2|
    |ap_NS_fsm                                   |  49|          9|    1|          9|
    |grp_compute_R_and_t_fu_1146_R_q0            |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_R_q1            |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_alphas_read     |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_alphas_read_78  |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_alphas_read_79  |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_alphas_read_80  |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_alphas_read_81  |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_alphas_read_82  |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_alphas_read_83  |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_alphas_read_84  |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_alphas_read_85  |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_alphas_read_86  |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_alphas_read_87  |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_alphas_read_88  |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_alphas_read_89  |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_alphas_read_90  |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_alphas_read_91  |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_alphas_read_92  |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_alphas_read_93  |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_alphas_read_94  |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_alphas_read_95  |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_alphas_read_96  |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_betas_read      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_betas_read_14   |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_betas_read_15   |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_betas_read_16   |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_pws_read        |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_pws_read_72     |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_pws_read_73     |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_pws_read_74     |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_pws_read_75     |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_pws_read_76     |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_pws_read_77     |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_pws_read_78     |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_pws_read_79     |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_pws_read_80     |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_pws_read_81     |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_pws_read_82     |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_pws_read_83     |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_pws_read_84     |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_pws_read_85     |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read          |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_189      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_190      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_191      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_192      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_193      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_194      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_195      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_196      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_197      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_198      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_199      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_200      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_201      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_202      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_203      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_204      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_205      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_206      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_207      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_208      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_209      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_210      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_211      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_212      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_213      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_214      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_215      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_216      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_217      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_218      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_219      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_220      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_221      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_222      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_223      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_224      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_225      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_226      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_227      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_228      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_229      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_230      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_231      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_232      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_233      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_234      |  20|          4|   32|        128|
    |grp_compute_R_and_t_fu_1146_u_read_235      |  20|          4|   32|        128|
    |t3_address0                                 |  14|          3|    2|          6|
    |t3_ce0                                      |  14|          3|    1|          3|
    |t3_we0                                      |   9|          2|    1|          2|
    |t4_address0                                 |  14|          3|    2|          6|
    |t4_ce0                                      |  14|          3|    1|          3|
    |t4_we0                                      |   9|          2|    1|          2|
    |t5_address0                                 |  14|          3|    2|          6|
    |t5_ce0                                      |  14|          3|    1|          3|
    |t5_we0                                      |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       |2162|        437| 2897|      11536|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                       Name                                       | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                         |  8|   0|    8|          0|
    |grp_compute_R_and_t_fu_1146_ap_start_reg                                          |  1|   0|    1|          0|
    |grp_compute_R_and_t_x3_Pipeline_merge_R_t_fu_1632_ap_start_reg                    |  1|   0|    1|          0|
    |grp_compute_R_and_t_x3_Pipeline_split_alpha_VITIS_LOOP_43_2_fu_1515_ap_start_reg  |  1|   0|    1|          0|
    |grp_compute_R_and_t_x3_Pipeline_split_pws_VITIS_LOOP_52_3_fu_1581_ap_start_reg    |  1|   0|    1|          0|
    |grp_compute_R_and_t_x3_Pipeline_split_u_VITIS_LOOP_33_1_fu_1365_ap_start_reg      |  1|   0|    1|          0|
    +----------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                             | 13|   0|   13|          0|
    +----------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------+-----+-----+------------+--------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  compute_R_and_t_x3|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  compute_R_and_t_x3|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  compute_R_and_t_x3|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  compute_R_and_t_x3|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  compute_R_and_t_x3|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  compute_R_and_t_x3|  return value|
|u_address0       |  out|    8|   ap_memory|                   u|         array|
|u_ce0            |  out|    1|   ap_memory|                   u|         array|
|u_q0             |   in|   32|   ap_memory|                   u|         array|
|Beta3_read       |   in|   32|     ap_none|          Beta3_read|        scalar|
|Beta3_read_11    |   in|   32|     ap_none|       Beta3_read_11|        scalar|
|Beta3_read_12    |   in|   32|     ap_none|       Beta3_read_12|        scalar|
|Beta3_read_13    |   in|   32|     ap_none|       Beta3_read_13|        scalar|
|Beta4_read       |   in|   32|     ap_none|          Beta4_read|        scalar|
|Beta4_read_11    |   in|   32|     ap_none|       Beta4_read_11|        scalar|
|Beta4_read_12    |   in|   32|     ap_none|       Beta4_read_12|        scalar|
|Beta4_read_13    |   in|   32|     ap_none|       Beta4_read_13|        scalar|
|Beta5_read       |   in|   32|     ap_none|          Beta5_read|        scalar|
|Beta5_read_11    |   in|   32|     ap_none|       Beta5_read_11|        scalar|
|Beta5_read_12    |   in|   32|     ap_none|       Beta5_read_12|        scalar|
|Beta5_read_13    |   in|   32|     ap_none|       Beta5_read_13|        scalar|
|alphas_address0  |  out|    5|   ap_memory|              alphas|         array|
|alphas_ce0       |  out|    1|   ap_memory|              alphas|         array|
|alphas_q0        |   in|   32|   ap_memory|              alphas|         array|
|pws_address0     |  out|    4|   ap_memory|                 pws|         array|
|pws_ce0          |  out|    1|   ap_memory|                 pws|         array|
|pws_q0           |   in|   32|   ap_memory|                 pws|         array|
|R_address0       |  out|    5|   ap_memory|                   R|         array|
|R_ce0            |  out|    1|   ap_memory|                   R|         array|
|R_we0            |  out|    1|   ap_memory|                   R|         array|
|R_d0             |  out|   32|   ap_memory|                   R|         array|
|R_address1       |  out|    5|   ap_memory|                   R|         array|
|R_ce1            |  out|    1|   ap_memory|                   R|         array|
|R_we1            |  out|    1|   ap_memory|                   R|         array|
|R_d1             |  out|   32|   ap_memory|                   R|         array|
|t_address0       |  out|    4|   ap_memory|                   t|         array|
|t_ce0            |  out|    1|   ap_memory|                   t|         array|
|t_we0            |  out|    1|   ap_memory|                   t|         array|
|t_d0             |  out|   32|   ap_memory|                   t|         array|
|t_address1       |  out|    4|   ap_memory|                   t|         array|
|t_ce1            |  out|    1|   ap_memory|                   t|         array|
|t_we1            |  out|    1|   ap_memory|                   t|         array|
|t_d1             |  out|   32|   ap_memory|                   t|         array|
+-----------------+-----+-----+------------+--------------------+--------------+

