$comment
	File created using the following command:
		vcd file ram_1_sec_word_showing.msim.vcd -direction
$end
$date
	Sat May 11 20:29:54 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ram_1_sec_word_showing_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 4 " data [3:0] $end
$var reg 1 # reset $end
$var reg 5 $ write_addr [4:0] $end
$var reg 1 % write_ena $end
$var wire 1 & q [3] $end
$var wire 1 ' q [2] $end
$var wire 1 ( q [1] $end
$var wire 1 ) q [0] $end
$var wire 1 * read_addr [4] $end
$var wire 1 + read_addr [3] $end
$var wire 1 , read_addr [2] $end
$var wire 1 - read_addr [1] $end
$var wire 1 . read_addr [0] $end

$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var tri1 1 2 devclrn $end
$var tri1 1 3 devpor $end
$var tri1 1 4 devoe $end
$var wire 1 5 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 6 clk~input_o $end
$var wire 1 7 clk~inputCLKENA0_outclk $end
$var wire 1 8 counter|Q[0]~4_combout $end
$var wire 1 9 reset~input_o $end
$var wire 1 : counter|Q[1]~0_combout $end
$var wire 1 ; counter|Q[1]~DUPLICATE_q $end
$var wire 1 < counter|Q[2]~1_combout $end
$var wire 1 = counter|Q[2]~DUPLICATE_q $end
$var wire 1 > counter|Q[0]~DUPLICATE_q $end
$var wire 1 ? counter|Q[3]~2_combout $end
$var wire 1 @ counter|Q[3]~DUPLICATE_q $end
$var wire 1 A counter|Q[4]~3_combout $end
$var wire 1 B write_ena~input_o $end
$var wire 1 C data[0]~input_o $end
$var wire 1 D write_addr[0]~input_o $end
$var wire 1 E write_addr[1]~input_o $end
$var wire 1 F write_addr[2]~input_o $end
$var wire 1 G write_addr[3]~input_o $end
$var wire 1 H write_addr[4]~input_o $end
$var wire 1 I counter|Q[4]~DUPLICATE_q $end
$var wire 1 J data[1]~input_o $end
$var wire 1 K data[2]~input_o $end
$var wire 1 L data[3]~input_o $end
$var wire 1 M memory|altsyncram_component|auto_generated|q_b [3] $end
$var wire 1 N memory|altsyncram_component|auto_generated|q_b [2] $end
$var wire 1 O memory|altsyncram_component|auto_generated|q_b [1] $end
$var wire 1 P memory|altsyncram_component|auto_generated|q_b [0] $end
$var wire 1 Q counter|Q [4] $end
$var wire 1 R counter|Q [3] $end
$var wire 1 S counter|Q [2] $end
$var wire 1 T counter|Q [1] $end
$var wire 1 U counter|Q [0] $end
$var wire 1 V memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [39] $end
$var wire 1 W memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [38] $end
$var wire 1 X memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [37] $end
$var wire 1 Y memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [36] $end
$var wire 1 Z memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35] $end
$var wire 1 [ memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34] $end
$var wire 1 \ memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33] $end
$var wire 1 ] memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32] $end
$var wire 1 ^ memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31] $end
$var wire 1 _ memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30] $end
$var wire 1 ` memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29] $end
$var wire 1 a memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28] $end
$var wire 1 b memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27] $end
$var wire 1 c memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26] $end
$var wire 1 d memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25] $end
$var wire 1 e memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24] $end
$var wire 1 f memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23] $end
$var wire 1 g memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22] $end
$var wire 1 h memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21] $end
$var wire 1 i memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20] $end
$var wire 1 j memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19] $end
$var wire 1 k memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18] $end
$var wire 1 l memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17] $end
$var wire 1 m memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16] $end
$var wire 1 n memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15] $end
$var wire 1 o memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14] $end
$var wire 1 p memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13] $end
$var wire 1 q memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12] $end
$var wire 1 r memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11] $end
$var wire 1 s memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10] $end
$var wire 1 t memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9] $end
$var wire 1 u memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8] $end
$var wire 1 v memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7] $end
$var wire 1 w memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6] $end
$var wire 1 x memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5] $end
$var wire 1 y memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4] $end
$var wire 1 z memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3] $end
$var wire 1 { memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2] $end
$var wire 1 | memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1] $end
$var wire 1 } memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
1#
b0 $
0%
0)
0(
0'
0&
0.
0-
0,
0+
0*
0/
10
x1
12
13
14
05
06
07
18
19
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0P
0O
0N
0M
0U
0T
0S
0R
0Q
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
$end
#2500
1!
16
17
1>
1U
1.
1:
08
#5000
b100 "
b101 "
1%
b10 $
b11 $
0!
1B
1D
1E
1C
1K
06
07
#7500
1!
16
17
0>
1;
1T
0U
0.
1-
18
#7501
1}
1P
1)
#10000
b1 "
b0 "
0%
b1 $
b0 $
0!
0B
0D
0E
0C
0K
06
07
#12500
1!
16
17
1>
1U
1.
1<
0:
08
#12501
0}
1|
0P
1O
1(
0)
#15000
b1000 "
b1010 "
b1000 $
b1100 $
b1110 "
b1111 "
1%
0!
1F
1G
1C
1J
1K
1L
1B
06
07
#17500
1!
16
17
0>
1S
0;
1=
0T
0U
0.
0-
1,
18
#17501
1}
0|
1{
1P
0O
1N
1'
0(
1)
#20000
b111 "
b101 "
b100 $
b0 $
b1 "
b0 "
0%
0!
0F
0G
0C
0J
0K
0L
0B
06
07
#22500
1!
16
17
1>
1U
1.
1:
08
#22501
0}
0P
0)
#25000
b10 $
b11 $
b1000 "
b1010 "
b111 $
1%
0!
1J
1L
1D
1E
1F
1B
06
07
#27500
1!
16
17
0>
1;
1T
0U
0.
1-
18
#27501
1}
1P
1)
#30000
b101 $
b100 $
b10 "
b0 "
b0 $
0%
0!
0J
0L
0D
0E
0F
0B
06
07
#32500
1!
16
17
1>
1U
1.
1?
0<
0:
08
#32501
0}
1|
0P
1O
1(
0)
#35000
0!
06
07
#37500
1!
16
17
1@
0>
0S
0;
1R
0=
0T
0U
0.
0-
0,
1+
18
#37501
0{
1z
0N
1M
1&
0'
#40000
0!
06
07
#42500
1!
16
17
1>
1U
1.
1:
08
#42501
0|
0O
0(
#45000
0!
06
07
#47500
1!
16
17
0>
1;
1T
0U
0.
1-
18
#47501
1}
1P
1)
#50000
0!
06
07
#52500
1!
16
17
1>
1U
1.
1<
0:
08
#52501
0}
1|
0P
1O
1(
0)
#55000
0!
06
07
#57500
1!
16
17
0>
1S
0;
1=
0T
0U
0.
0-
1,
18
#57501
1}
1P
1)
#60000
0!
06
07
#62500
1!
16
17
1>
1U
1.
1:
08
#62501
1{
1N
1'
#65000
0!
06
07
#67500
1!
16
17
0>
1;
1T
0U
0.
1-
18
#67501
0|
0O
0(
#70000
0!
06
07
#72500
1!
16
17
1>
1U
1.
0?
1A
0<
0:
08
#72501
0}
1|
0P
1O
1(
0)
#75000
0!
06
07
#77500
1!
16
17
1I
0@
0>
0S
0;
1Q
0R
0=
0T
0U
0.
0-
0,
0+
1*
18
#77501
1}
1P
1)
#80000
0!
06
07
#82500
1!
16
17
1>
1U
1.
1:
08
#82501
0}
0|
0{
0z
0P
0O
0N
0M
0&
0'
0(
0)
#85000
0!
06
07
#87500
1!
16
17
0>
1;
1T
0U
0.
1-
18
#87501
1}
1P
1)
#90000
0!
06
07
#92500
1!
16
17
1>
1U
1.
1<
0:
08
#92501
0}
1|
0P
1O
1(
0)
#95000
0!
06
07
#97500
1!
16
17
0>
1S
0;
1=
0T
0U
0.
0-
1,
18
#97501
1}
1P
1)
#100000
