LUT structure
=============

.. image:: /Research/FPGAdescription/LUT.png

The figure shown above is the drawing of the LUT configuration; it is a MUX that chooses between 16 signals over 16 SRAM cells, so it can be programmed to be any logic gate or combination of logic gates that has 4 inputs and one output.

.. toctree::
   :maxdepth: 2

   muxstruct
   levelshift

.. image:: /Research/FPGAdescription/LUT_outside.png

(Block view of the LUT, Schematic taken from Sue)

.. image:: /Research/FPGAdescription/LUT_inside.png

(Inner view of the LUT, Schematic taken from Sue)