#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000006f8330 .scope module, "tb_main" "tb_main" 2 1;
 .timescale 0 0;
v00000000006f2930_0 .var "A", 7 0;
v00000000006f2890_0 .var "B", 7 0;
v00000000006f1e90_0 .net "alu_out", 7 0, v00000000006e6410_0;  1 drivers
v00000000006f2750_0 .net "data", 7 0, L_00000000006e60a0;  1 drivers
v00000000006f29d0_0 .var "opcode", 2 0;
v00000000006f2250_0 .var "sel", 1 0;
S_00000000006f84c0 .scope module, "DUT" "alu" 2 6, 3 1 0, S_00000000006f8330;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /INPUT 8 "A";
    .port_info 2 /INPUT 8 "B";
    .port_info 3 /OUTPUT 8 "alu_out";
v00000000006f8650_0 .net "A", 7 0, v00000000006f2930_0;  1 drivers
v00000000006e6370_0 .net "B", 7 0, v00000000006f2890_0;  1 drivers
v00000000006e6410_0 .var "alu_out", 7 0;
v00000000006e64b0_0 .net "opcode", 2 0, v00000000006f29d0_0;  1 drivers
E_00000000007ed210 .event edge, v00000000006e6370_0, v00000000006f8650_0, v00000000006e64b0_0;
S_00000000006e6550 .scope module, "RegUT" "registers" 2 10, 4 2 0, S_00000000006f8330;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /OUTPUT 8 "data";
L_00000000006e60a0 .functor BUFZ 8, L_00000000006f2b10, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000006e66e0_0 .net *"_s0", 7 0, L_00000000006f2b10;  1 drivers
v00000000007ede20_0 .net *"_s2", 3 0, L_00000000006f1f30;  1 drivers
L_0000000000749028 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000007edec0_0 .net *"_s5", 1 0, L_0000000000749028;  1 drivers
v00000000007edf60_0 .net "data", 7 0, L_00000000006e60a0;  alias, 1 drivers
v00000000007ee000 .array "r", 3 0, 7 0;
v00000000007ee0a0_0 .net "sel", 1 0, v00000000006f2250_0;  1 drivers
L_00000000006f2b10 .array/port v00000000007ee000, L_00000000006f1f30;
L_00000000006f1f30 .concat [ 2 2 0 0], v00000000006f2250_0, L_0000000000749028;
    .scope S_00000000006f84c0;
T_0 ;
    %wait E_00000000007ed210;
    %load/vec4 v00000000006e64b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000006e6410_0, 0;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v00000000006f8650_0;
    %load/vec4 v00000000006e6370_0;
    %add;
    %assign/vec4 v00000000006e6410_0, 0;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v00000000006f8650_0;
    %load/vec4 v00000000006e6370_0;
    %sub;
    %assign/vec4 v00000000006e6410_0, 0;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v00000000006f8650_0;
    %load/vec4 v00000000006e6370_0;
    %and;
    %assign/vec4 v00000000006e6410_0, 0;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v00000000006f8650_0;
    %load/vec4 v00000000006e6370_0;
    %or;
    %assign/vec4 v00000000006e6410_0, 0;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v00000000006f8650_0;
    %load/vec4 v00000000006e6370_0;
    %xor;
    %assign/vec4 v00000000006e6410_0, 0;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v00000000006f8650_0;
    %inv;
    %assign/vec4 v00000000006e6410_0, 0;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v00000000006f8650_0;
    %ix/getv 4, v00000000006e6370_0;
    %shiftr 4;
    %assign/vec4 v00000000006e6410_0, 0;
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000006e6410_0, 0;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000006e6550;
T_1 ;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000007ee000, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000007ee000, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000007ee000, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000007ee000, 4, 0;
    %end;
    .thread T_1;
    .scope S_00000000006f8330;
T_2 ;
    %vpi_call 2 14 "$monitor", $time, " A=%d, B=%d,out=%d,sel=%d,data=%d", v00000000006f2930_0, v00000000006f2890_0, v00000000006f1e90_0, v00000000006f2250_0, v00000000006f2750_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000006f2250_0, 0, 2;
    %delay 5, 0;
    %load/vec4 v00000000006f2750_0;
    %store/vec4 v00000000006f2930_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000006f2250_0, 0, 2;
    %delay 5, 0;
    %load/vec4 v00000000006f2750_0;
    %store/vec4 v00000000006f2890_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000006f29d0_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000006f29d0_0, 0, 3;
    %delay 5, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_main.v";
    "alu.v";
    "registers.v";
