Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 772023ec93ff4848964e82627a391fe2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_tb_behav xil_defaultlib.multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enb [C:/Users/Alti/multiplier/multiplier.srcs/sim_1/new/multiplier_tb.v:88]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port d [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/new/multiplier.v:37]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port d [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/new/multiplier.v:38]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CarryIn0 [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/new/multiplier.v:52]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CarryIn0 [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/new/multiplier.v:53]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port d [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/new/multiplier.v:54]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port d [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/new/multiplier.v:55]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CarryIn0 [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/new/multiplier.v:56]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port d [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/new/multiplier.v:58]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port resetbits [C:/Users/Alti/multiplier/multiplier.srcs/sim_1/new/multiplier_tb.v:113]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port resetbits [C:/Users/Alti/multiplier/multiplier.srcs/sim_1/new/multiplier_tb.v:114]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port resetbits [C:/Users/Alti/multiplier/multiplier.srcs/sim_1/new/multiplier_tb.v:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.registerA(width=1'b1)
Compiling module xil_defaultlib.and_AB
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.CLA_adder
Compiling module xil_defaultlib.registerA(width=1'b0)
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.registerd
Compiling module xil_defaultlib.multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiplier_tb_behav
