attach ./modelgen_0.so


spice
.subckt vsin p n
.parameter ampl
.parameter dc
V1 p n sin freq=1 amplitude={ampl} dc=dc
.ends

.verilog

`modelgen
module test_xdt2(p, n);
	electrical p, n;
	(* desc="" *) real idtddt;
	(* desc="" *) real dd;
	analog begin
		dd = ddt(V(p,n));
		idtddt = idt(ddt(V(p,n)));
	end
endmodule

!make test_xdt2.so > /dev/null
attach ./test_xdt2.so

verilog
parameter r=1
parameter v=0

test_xdt2 #() dut(1,0);
vsin #(.dc(v), .ampl(1)) v1(1, 0);

list

print tran v(1) idtddt(dut) ddtidt(dut)
print tran + i(dut._b_ddt_*)
print tran + i(dut._b_idt_*)
print tran + iter(0)
tran 1 .1 trace=n
status notime
end
