{"position": "Component Engineer", "company": "Intel Corporation", "profiles": ["Skills Embedded Systems IC Management Electronics System Architecture Debugging Product Development Product Management Semiconductors Hardware Architecture Cross-functional Team... Engineering Management Semiconductor Industry Device Drivers SoC Embedded Software Wireless Firmware Software Engineering Systems Engineering Processors Software Development Product Marketing Linux Hardware Testing Embedded Linux ASIC See 13+ \u00a0 \u00a0 See less Skills  Embedded Systems IC Management Electronics System Architecture Debugging Product Development Product Management Semiconductors Hardware Architecture Cross-functional Team... Engineering Management Semiconductor Industry Device Drivers SoC Embedded Software Wireless Firmware Software Engineering Systems Engineering Processors Software Development Product Marketing Linux Hardware Testing Embedded Linux ASIC See 13+ \u00a0 \u00a0 See less Embedded Systems IC Management Electronics System Architecture Debugging Product Development Product Management Semiconductors Hardware Architecture Cross-functional Team... Engineering Management Semiconductor Industry Device Drivers SoC Embedded Software Wireless Firmware Software Engineering Systems Engineering Processors Software Development Product Marketing Linux Hardware Testing Embedded Linux ASIC See 13+ \u00a0 \u00a0 See less Embedded Systems IC Management Electronics System Architecture Debugging Product Development Product Management Semiconductors Hardware Architecture Cross-functional Team... Engineering Management Semiconductor Industry Device Drivers SoC Embedded Software Wireless Firmware Software Engineering Systems Engineering Processors Software Development Product Marketing Linux Hardware Testing Embedded Linux ASIC See 13+ \u00a0 \u00a0 See less ", "Summary \u2022\tRobust experience of more than 6 years with specialization in standard cell library design and characterization at IBM Systems and Technology Group as Senior Staff Engineer and lead for team. \n\u2022\tSuccessfully lead assignments with global teams spread across time zones with complete or joint ownership. \n\u2022\tDeveloped custom circuits and layout with understanding of standard cell architecture. \n\u2022\tExpertise in Characterization tool evaluation process for quality of results and turn around time, wrapper development for flow automation. \n\u2022\tApplied solid understanding of library characterization flow, industry standards, timing model validation techniques to achieve characterization milestones across technology nodes. \n\u2022\tEnhanced end to end characterization flow by researching upon bottlenecks for turn around time on constraints characterization and statistical characterization. \n\u2022\tApplied STA and statistical timing concepts to analyze and validate timing model using gate level timing to spice simulations. \n\u2022\tWas responsible as librarian for managing Standard Cell library across different technology nodes with relevant skills of library rules validation and release. \n\u2022\tApplied model to hardware correlation skills for standard cell library qualification. Summary \u2022\tRobust experience of more than 6 years with specialization in standard cell library design and characterization at IBM Systems and Technology Group as Senior Staff Engineer and lead for team. \n\u2022\tSuccessfully lead assignments with global teams spread across time zones with complete or joint ownership. \n\u2022\tDeveloped custom circuits and layout with understanding of standard cell architecture. \n\u2022\tExpertise in Characterization tool evaluation process for quality of results and turn around time, wrapper development for flow automation. \n\u2022\tApplied solid understanding of library characterization flow, industry standards, timing model validation techniques to achieve characterization milestones across technology nodes. \n\u2022\tEnhanced end to end characterization flow by researching upon bottlenecks for turn around time on constraints characterization and statistical characterization. \n\u2022\tApplied STA and statistical timing concepts to analyze and validate timing model using gate level timing to spice simulations. \n\u2022\tWas responsible as librarian for managing Standard Cell library across different technology nodes with relevant skills of library rules validation and release. \n\u2022\tApplied model to hardware correlation skills for standard cell library qualification. \u2022\tRobust experience of more than 6 years with specialization in standard cell library design and characterization at IBM Systems and Technology Group as Senior Staff Engineer and lead for team. \n\u2022\tSuccessfully lead assignments with global teams spread across time zones with complete or joint ownership. \n\u2022\tDeveloped custom circuits and layout with understanding of standard cell architecture. \n\u2022\tExpertise in Characterization tool evaluation process for quality of results and turn around time, wrapper development for flow automation. \n\u2022\tApplied solid understanding of library characterization flow, industry standards, timing model validation techniques to achieve characterization milestones across technology nodes. \n\u2022\tEnhanced end to end characterization flow by researching upon bottlenecks for turn around time on constraints characterization and statistical characterization. \n\u2022\tApplied STA and statistical timing concepts to analyze and validate timing model using gate level timing to spice simulations. \n\u2022\tWas responsible as librarian for managing Standard Cell library across different technology nodes with relevant skills of library rules validation and release. \n\u2022\tApplied model to hardware correlation skills for standard cell library qualification. \u2022\tRobust experience of more than 6 years with specialization in standard cell library design and characterization at IBM Systems and Technology Group as Senior Staff Engineer and lead for team. \n\u2022\tSuccessfully lead assignments with global teams spread across time zones with complete or joint ownership. \n\u2022\tDeveloped custom circuits and layout with understanding of standard cell architecture. \n\u2022\tExpertise in Characterization tool evaluation process for quality of results and turn around time, wrapper development for flow automation. \n\u2022\tApplied solid understanding of library characterization flow, industry standards, timing model validation techniques to achieve characterization milestones across technology nodes. \n\u2022\tEnhanced end to end characterization flow by researching upon bottlenecks for turn around time on constraints characterization and statistical characterization. \n\u2022\tApplied STA and statistical timing concepts to analyze and validate timing model using gate level timing to spice simulations. \n\u2022\tWas responsible as librarian for managing Standard Cell library across different technology nodes with relevant skills of library rules validation and release. \n\u2022\tApplied model to hardware correlation skills for standard cell library qualification. Experience Component Engineer Intel Corporation November 2014  \u2013 Present (10 months) Portland, Oregon Area Senior Staff Engineer IBM July 2013  \u2013  September 2014  (1 year 3 months) Bengaluru Area, India Staff Engineer IBM January 2010  \u2013  July 2013  (3 years 7 months) Bengaluru Area, India Entry Level Engineer IBM August 2007  \u2013  January 2010  (2 years 6 months) Bengaluru Area, India Project Intern Sigpro Systems Pvt. Ltd. August 2006  \u2013  May 2007  (10 months) Pune Area, India Implementation of H.264 video codec standard on TI's floating point processor in real time Component Engineer Intel Corporation November 2014  \u2013 Present (10 months) Portland, Oregon Area Component Engineer Intel Corporation November 2014  \u2013 Present (10 months) Portland, Oregon Area Senior Staff Engineer IBM July 2013  \u2013  September 2014  (1 year 3 months) Bengaluru Area, India Senior Staff Engineer IBM July 2013  \u2013  September 2014  (1 year 3 months) Bengaluru Area, India Staff Engineer IBM January 2010  \u2013  July 2013  (3 years 7 months) Bengaluru Area, India Staff Engineer IBM January 2010  \u2013  July 2013  (3 years 7 months) Bengaluru Area, India Entry Level Engineer IBM August 2007  \u2013  January 2010  (2 years 6 months) Bengaluru Area, India Entry Level Engineer IBM August 2007  \u2013  January 2010  (2 years 6 months) Bengaluru Area, India Project Intern Sigpro Systems Pvt. Ltd. August 2006  \u2013  May 2007  (10 months) Pune Area, India Implementation of H.264 video codec standard on TI's floating point processor in real time Project Intern Sigpro Systems Pvt. Ltd. August 2006  \u2013  May 2007  (10 months) Pune Area, India Implementation of H.264 video codec standard on TI's floating point processor in real time Languages Hindi Native or bilingual proficiency Marathi Native or bilingual proficiency English Hindi Native or bilingual proficiency Marathi Native or bilingual proficiency English Hindi Native or bilingual proficiency Marathi Native or bilingual proficiency English Native or bilingual proficiency Native or bilingual proficiency Skills VLSI ASIC TCL EDA Characterization Perl Circuit Design Library Characterization Static Timing Analysis Layout Design Library Validation IC Semiconductors Library Development SPICE SoC Physical Design Verilog See 3+ \u00a0 \u00a0 See less Skills  VLSI ASIC TCL EDA Characterization Perl Circuit Design Library Characterization Static Timing Analysis Layout Design Library Validation IC Semiconductors Library Development SPICE SoC Physical Design Verilog See 3+ \u00a0 \u00a0 See less VLSI ASIC TCL EDA Characterization Perl Circuit Design Library Characterization Static Timing Analysis Layout Design Library Validation IC Semiconductors Library Development SPICE SoC Physical Design Verilog See 3+ \u00a0 \u00a0 See less VLSI ASIC TCL EDA Characterization Perl Circuit Design Library Characterization Static Timing Analysis Layout Design Library Validation IC Semiconductors Library Development SPICE SoC Physical Design Verilog See 3+ \u00a0 \u00a0 See less Education Symbiosis International University Corporate PGDBA,  International Business 2010  \u2013 2011 College of Engineering Pune Master of Technology (MTech),  Electrical and Electronics Engineering , A+ 2005  \u2013 2007 Progressive Education Society Pune Bachelor of Engineering (BEng),  Electrical , Electronics and Communications Engineering 2001  \u2013 2005 Symbiosis International University Corporate PGDBA,  International Business 2010  \u2013 2011 Symbiosis International University Corporate PGDBA,  International Business 2010  \u2013 2011 Symbiosis International University Corporate PGDBA,  International Business 2010  \u2013 2011 College of Engineering Pune Master of Technology (MTech),  Electrical and Electronics Engineering , A+ 2005  \u2013 2007 College of Engineering Pune Master of Technology (MTech),  Electrical and Electronics Engineering , A+ 2005  \u2013 2007 College of Engineering Pune Master of Technology (MTech),  Electrical and Electronics Engineering , A+ 2005  \u2013 2007 Progressive Education Society Pune Bachelor of Engineering (BEng),  Electrical , Electronics and Communications Engineering 2001  \u2013 2005 Progressive Education Society Pune Bachelor of Engineering (BEng),  Electrical , Electronics and Communications Engineering 2001  \u2013 2005 Progressive Education Society Pune Bachelor of Engineering (BEng),  Electrical , Electronics and Communications Engineering 2001  \u2013 2005 ", "Experience Component Engineer Intel Corporation Component Engineer Intel Corporation Component Engineer Intel Corporation Skills DRC Debugging LVS Semiconductors SoC Verilog Skills  DRC Debugging LVS Semiconductors SoC Verilog DRC Debugging LVS Semiconductors SoC Verilog DRC Debugging LVS Semiconductors SoC Verilog Education Arizona State University Arizona State University Arizona State University Arizona State University ", "Experience Senior Component Engineer Intel Corporation May 2004  \u2013 Present (11 years 4 months) In this position I am responsible for the design and development of various high-speed circuits for core and uncore microprocessor products. It covers reviews of product requirements and architectural descriptions, RTL-Verilog development and validation, manual schematic entry and synthesis, performance/quality validation and power optimization. In this role I am also responsible for device level validation, characterization, and chip level layout. \n \nIn this position I have help defining methodology of Synthesis, Placement, Routing, Static Timing analysis, Timing closure, Low power implementation with the state of the art industry standard Synopsys tools like Design Compiler Topographical, ICC, Power Compiler and others from Cadence like Conformal. Bible Teacher Iglesia de Dios Sacramento August 2004  \u2013 Present (11 years 1 month) Sacramento, California Area Bible teacher with years of expierence teaching biblical studies. Main teaching interests/areas: Christian Educaction, Pedagogy, Hermeneutics and Christian Couseling. \nExperience with planning and organization of Bible classes, curriculum selection and teaching resources. Graduate Student Michigan State University 1999  \u2013  2005  (6 years) Senior Component Engineer Intel Corporation May 2004  \u2013 Present (11 years 4 months) In this position I am responsible for the design and development of various high-speed circuits for core and uncore microprocessor products. It covers reviews of product requirements and architectural descriptions, RTL-Verilog development and validation, manual schematic entry and synthesis, performance/quality validation and power optimization. In this role I am also responsible for device level validation, characterization, and chip level layout. \n \nIn this position I have help defining methodology of Synthesis, Placement, Routing, Static Timing analysis, Timing closure, Low power implementation with the state of the art industry standard Synopsys tools like Design Compiler Topographical, ICC, Power Compiler and others from Cadence like Conformal. Senior Component Engineer Intel Corporation May 2004  \u2013 Present (11 years 4 months) In this position I am responsible for the design and development of various high-speed circuits for core and uncore microprocessor products. It covers reviews of product requirements and architectural descriptions, RTL-Verilog development and validation, manual schematic entry and synthesis, performance/quality validation and power optimization. In this role I am also responsible for device level validation, characterization, and chip level layout. \n \nIn this position I have help defining methodology of Synthesis, Placement, Routing, Static Timing analysis, Timing closure, Low power implementation with the state of the art industry standard Synopsys tools like Design Compiler Topographical, ICC, Power Compiler and others from Cadence like Conformal. Bible Teacher Iglesia de Dios Sacramento August 2004  \u2013 Present (11 years 1 month) Sacramento, California Area Bible teacher with years of expierence teaching biblical studies. Main teaching interests/areas: Christian Educaction, Pedagogy, Hermeneutics and Christian Couseling. \nExperience with planning and organization of Bible classes, curriculum selection and teaching resources. Bible Teacher Iglesia de Dios Sacramento August 2004  \u2013 Present (11 years 1 month) Sacramento, California Area Bible teacher with years of expierence teaching biblical studies. Main teaching interests/areas: Christian Educaction, Pedagogy, Hermeneutics and Christian Couseling. \nExperience with planning and organization of Bible classes, curriculum selection and teaching resources. Graduate Student Michigan State University 1999  \u2013  2005  (6 years) Graduate Student Michigan State University 1999  \u2013  2005  (6 years) Languages Spanish Native or bilingual proficiency English Native or bilingual proficiency Spanish Native or bilingual proficiency English Native or bilingual proficiency Spanish Native or bilingual proficiency English Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills Low-power Design Static Timing Analysis Semiconductors Timing Closure Microprocessors Logic Synthesis VLSI Cadence ASIC Verilog IC CMOS TCL SoC Skills  Low-power Design Static Timing Analysis Semiconductors Timing Closure Microprocessors Logic Synthesis VLSI Cadence ASIC Verilog IC CMOS TCL SoC Low-power Design Static Timing Analysis Semiconductors Timing Closure Microprocessors Logic Synthesis VLSI Cadence ASIC Verilog IC CMOS TCL SoC Low-power Design Static Timing Analysis Semiconductors Timing Closure Microprocessors Logic Synthesis VLSI Cadence ASIC Verilog IC CMOS TCL SoC Education Michigan State University PhD,  Electrical Engineering 2001  \u2013 2004 Dissertation: \n\"On-Line Learning Inspired by the Biological Vestibular Sensor-Image Stabilization System of Squirrel Monkeys\" \n \nResearch: \nArtificial Neural Networks, biologically plausible learning algorithms, on-chip and on-line learning. \n \nStill pending. Currently working full time for Intel Corporation. Activities and Societies:\u00a0 NASA Graduate Student Research Program Fellowship (JPL)\nGEM sponsed by Intel Corporation\nSloan Engineering Program\nIEEE Michigan State University MS,  Electrical Engineering 1999  \u2013 2001 Research: \nArtificial Neural Networks, biologically plausible learning algorithms, on-chip and on-line learning. Activities and Societies:\u00a0 GEM sponsed by Intel Corporation\nSloan Engineering Program\nIEEE University of Puerto Rico - Mayaguez Campus (RUM) BS,  Electrical Engineering 1994  \u2013 1999 Activities and Societies:\u00a0 Tau Beta Pi Michigan State University PhD,  Electrical Engineering 2001  \u2013 2004 Dissertation: \n\"On-Line Learning Inspired by the Biological Vestibular Sensor-Image Stabilization System of Squirrel Monkeys\" \n \nResearch: \nArtificial Neural Networks, biologically plausible learning algorithms, on-chip and on-line learning. \n \nStill pending. Currently working full time for Intel Corporation. Activities and Societies:\u00a0 NASA Graduate Student Research Program Fellowship (JPL)\nGEM sponsed by Intel Corporation\nSloan Engineering Program\nIEEE Michigan State University PhD,  Electrical Engineering 2001  \u2013 2004 Dissertation: \n\"On-Line Learning Inspired by the Biological Vestibular Sensor-Image Stabilization System of Squirrel Monkeys\" \n \nResearch: \nArtificial Neural Networks, biologically plausible learning algorithms, on-chip and on-line learning. \n \nStill pending. Currently working full time for Intel Corporation. Activities and Societies:\u00a0 NASA Graduate Student Research Program Fellowship (JPL)\nGEM sponsed by Intel Corporation\nSloan Engineering Program\nIEEE Michigan State University PhD,  Electrical Engineering 2001  \u2013 2004 Dissertation: \n\"On-Line Learning Inspired by the Biological Vestibular Sensor-Image Stabilization System of Squirrel Monkeys\" \n \nResearch: \nArtificial Neural Networks, biologically plausible learning algorithms, on-chip and on-line learning. \n \nStill pending. Currently working full time for Intel Corporation. Activities and Societies:\u00a0 NASA Graduate Student Research Program Fellowship (JPL)\nGEM sponsed by Intel Corporation\nSloan Engineering Program\nIEEE Michigan State University MS,  Electrical Engineering 1999  \u2013 2001 Research: \nArtificial Neural Networks, biologically plausible learning algorithms, on-chip and on-line learning. Activities and Societies:\u00a0 GEM sponsed by Intel Corporation\nSloan Engineering Program\nIEEE Michigan State University MS,  Electrical Engineering 1999  \u2013 2001 Research: \nArtificial Neural Networks, biologically plausible learning algorithms, on-chip and on-line learning. Activities and Societies:\u00a0 GEM sponsed by Intel Corporation\nSloan Engineering Program\nIEEE Michigan State University MS,  Electrical Engineering 1999  \u2013 2001 Research: \nArtificial Neural Networks, biologically plausible learning algorithms, on-chip and on-line learning. Activities and Societies:\u00a0 GEM sponsed by Intel Corporation\nSloan Engineering Program\nIEEE University of Puerto Rico - Mayaguez Campus (RUM) BS,  Electrical Engineering 1994  \u2013 1999 Activities and Societies:\u00a0 Tau Beta Pi University of Puerto Rico - Mayaguez Campus (RUM) BS,  Electrical Engineering 1994  \u2013 1999 Activities and Societies:\u00a0 Tau Beta Pi University of Puerto Rico - Mayaguez Campus (RUM) BS,  Electrical Engineering 1994  \u2013 1999 Activities and Societies:\u00a0 Tau Beta Pi ", "Skills ASIC Physical Design Static Timing Analysis Microprocessors TCL EDA IC SoC Physical Verification CAD VLSI Debugging Semiconductors Verilog Processors Skills  ASIC Physical Design Static Timing Analysis Microprocessors TCL EDA IC SoC Physical Verification CAD VLSI Debugging Semiconductors Verilog Processors ASIC Physical Design Static Timing Analysis Microprocessors TCL EDA IC SoC Physical Verification CAD VLSI Debugging Semiconductors Verilog Processors ASIC Physical Design Static Timing Analysis Microprocessors TCL EDA IC SoC Physical Verification CAD VLSI Debugging Semiconductors Verilog Processors ", "Summary \u2022\t13+ years of extensive experience in devising and implementing cluster-level verification infrastructures using C++, Specman, Perl, VHDL/Verilog for ASIC/SoC products \n\u2022\tProficient in implementation of resource managers, sequencers, and checkers supporting random, pseudo-random or directed testing methodologies for various projects \n\u2022\tExtensive experience in test plan development and execution, functional verification coverage and post-silicon debug and reproduction \n\u2022\tHighly result-driven to achieve objectives through dedication, integrity and hard work Summary \u2022\t13+ years of extensive experience in devising and implementing cluster-level verification infrastructures using C++, Specman, Perl, VHDL/Verilog for ASIC/SoC products \n\u2022\tProficient in implementation of resource managers, sequencers, and checkers supporting random, pseudo-random or directed testing methodologies for various projects \n\u2022\tExtensive experience in test plan development and execution, functional verification coverage and post-silicon debug and reproduction \n\u2022\tHighly result-driven to achieve objectives through dedication, integrity and hard work \u2022\t13+ years of extensive experience in devising and implementing cluster-level verification infrastructures using C++, Specman, Perl, VHDL/Verilog for ASIC/SoC products \n\u2022\tProficient in implementation of resource managers, sequencers, and checkers supporting random, pseudo-random or directed testing methodologies for various projects \n\u2022\tExtensive experience in test plan development and execution, functional verification coverage and post-silicon debug and reproduction \n\u2022\tHighly result-driven to achieve objectives through dedication, integrity and hard work \u2022\t13+ years of extensive experience in devising and implementing cluster-level verification infrastructures using C++, Specman, Perl, VHDL/Verilog for ASIC/SoC products \n\u2022\tProficient in implementation of resource managers, sequencers, and checkers supporting random, pseudo-random or directed testing methodologies for various projects \n\u2022\tExtensive experience in test plan development and execution, functional verification coverage and post-silicon debug and reproduction \n\u2022\tHighly result-driven to achieve objectives through dedication, integrity and hard work Experience Senior Design Component Engineer Intel Corporation January 2012  \u2013  May 2013  (1 year 5 months) \u2022\tCreated a more comprehensive verification environment for a DFx feature codename Internal Observability Trace (IOT) for specific key interfaces such as the new Intel CPU interface \n\u2022\tRe-coded the Mask/Match checker for the IOT at the remote port interface in Specman \n\u2022\tImproved the data integrity checkers of the IOT to catch an important bug early in the project \n\u2022\tProvided mentoring and leadership to junior members in my group both onsite and offsite \n\u2022\tAssisted couple colleagues in solving their respective obstacles, where one was blocking the bring-up of the DFx verification environment. \n\u2022\tGained some degree of exposure to System Verilog type of coding from RTL design code tracing Senior Design Component Engineer Intel Corporation March 2011  \u2013  December 2011  (10 months) \u2022\tUsed Specman to perform functional verifications of the DFx features for various main blocks in the Integrated I/O unit including anti-starvation control feature, error injection, and performance counters among others \n\u2022\tVolunteered to act as a liaison between design engineer and verification engineers for an Intel IP (Crystal Beach DMA version 3.3) verification work for this project \n\u2022\tProvided consultation and reviewed the new verification test bench for the CBDMA block that was redesigned in Specman Senior Design Component Engineer Intel Corp January 2006  \u2013  February 2011  (5 years 2 months) \u2022\tVolunteered to take ownership in creating a pre-Si verification environment, using C++, for an Intel IP codename Crystal Beach DMA engine (v1.1), one of the major block for the project Clarksboro.  \n\u2022\tRe-designed the CBDMA verification environment for Tylersburg project to support the updated version 3.3 \n\u2022\tWrote verification test plans for both Clarksboro and Tylersburg projects \n\u2022\tMentored a junior engineer during the pre-A0 milestone of Tylersburg \n\u2022\tVolunteered to help out in reproducing the 3 critical design bugs found by post-Si team affecting another Intel IP (VT-d, Virtualization Technology for Directed I/O) block. The expedited works in reproduction of the bugs helped the company to avoid a delay in PRQ. \n\u2022\tJoined Jaketown at a later stage of the project, created a Perl script to generate test patterns for CBDMA for use in the emulation environment to fill up a coverage Senior Design Component Engineer Intel Corp January 2000  \u2013  December 2005  (6 years) Arden: \n\u2022\tOwned the pre-Si verification for PCIE Gen1 physical layer LTSSM block in Specman and Verilog \n\u2022\tWrote verification test plans and held review sessions with DE on coverage points \n\u2022\tCreated the reset sequence verification structure based on Specman \n\u2022\tVolunteered to verify the pilot signals for the whole south bridge \n \nLindenhurst: \n\u2022\tOwned the PCIE GEN1 VC/TC validation  \n\u2022\tTook on the pre-Si system-level verification of the interface of the full-chip with Arden (A0). I used an in-house C++ based validation tool to validate the system-level interaction between the NB and Arden. \n \nPlacer: \n\u2022\tImplemented a new random testing for AGP8x using coding a test generator based on Perl script \n\u2022\tUpdated and maintained a pre-Si end-to-end checker for cluster-level validation \n \nSolano2m: \n\u2022\tWrote part of a graphics emulator using C++ for use in house evaluation \n\u2022\tMaintained a Perl script designed to generate a random registers test for cluster-level validation Senior Design Component Engineer Intel Corporation January 2012  \u2013  May 2013  (1 year 5 months) \u2022\tCreated a more comprehensive verification environment for a DFx feature codename Internal Observability Trace (IOT) for specific key interfaces such as the new Intel CPU interface \n\u2022\tRe-coded the Mask/Match checker for the IOT at the remote port interface in Specman \n\u2022\tImproved the data integrity checkers of the IOT to catch an important bug early in the project \n\u2022\tProvided mentoring and leadership to junior members in my group both onsite and offsite \n\u2022\tAssisted couple colleagues in solving their respective obstacles, where one was blocking the bring-up of the DFx verification environment. \n\u2022\tGained some degree of exposure to System Verilog type of coding from RTL design code tracing Senior Design Component Engineer Intel Corporation January 2012  \u2013  May 2013  (1 year 5 months) \u2022\tCreated a more comprehensive verification environment for a DFx feature codename Internal Observability Trace (IOT) for specific key interfaces such as the new Intel CPU interface \n\u2022\tRe-coded the Mask/Match checker for the IOT at the remote port interface in Specman \n\u2022\tImproved the data integrity checkers of the IOT to catch an important bug early in the project \n\u2022\tProvided mentoring and leadership to junior members in my group both onsite and offsite \n\u2022\tAssisted couple colleagues in solving their respective obstacles, where one was blocking the bring-up of the DFx verification environment. \n\u2022\tGained some degree of exposure to System Verilog type of coding from RTL design code tracing Senior Design Component Engineer Intel Corporation March 2011  \u2013  December 2011  (10 months) \u2022\tUsed Specman to perform functional verifications of the DFx features for various main blocks in the Integrated I/O unit including anti-starvation control feature, error injection, and performance counters among others \n\u2022\tVolunteered to act as a liaison between design engineer and verification engineers for an Intel IP (Crystal Beach DMA version 3.3) verification work for this project \n\u2022\tProvided consultation and reviewed the new verification test bench for the CBDMA block that was redesigned in Specman Senior Design Component Engineer Intel Corporation March 2011  \u2013  December 2011  (10 months) \u2022\tUsed Specman to perform functional verifications of the DFx features for various main blocks in the Integrated I/O unit including anti-starvation control feature, error injection, and performance counters among others \n\u2022\tVolunteered to act as a liaison between design engineer and verification engineers for an Intel IP (Crystal Beach DMA version 3.3) verification work for this project \n\u2022\tProvided consultation and reviewed the new verification test bench for the CBDMA block that was redesigned in Specman Senior Design Component Engineer Intel Corp January 2006  \u2013  February 2011  (5 years 2 months) \u2022\tVolunteered to take ownership in creating a pre-Si verification environment, using C++, for an Intel IP codename Crystal Beach DMA engine (v1.1), one of the major block for the project Clarksboro.  \n\u2022\tRe-designed the CBDMA verification environment for Tylersburg project to support the updated version 3.3 \n\u2022\tWrote verification test plans for both Clarksboro and Tylersburg projects \n\u2022\tMentored a junior engineer during the pre-A0 milestone of Tylersburg \n\u2022\tVolunteered to help out in reproducing the 3 critical design bugs found by post-Si team affecting another Intel IP (VT-d, Virtualization Technology for Directed I/O) block. The expedited works in reproduction of the bugs helped the company to avoid a delay in PRQ. \n\u2022\tJoined Jaketown at a later stage of the project, created a Perl script to generate test patterns for CBDMA for use in the emulation environment to fill up a coverage Senior Design Component Engineer Intel Corp January 2006  \u2013  February 2011  (5 years 2 months) \u2022\tVolunteered to take ownership in creating a pre-Si verification environment, using C++, for an Intel IP codename Crystal Beach DMA engine (v1.1), one of the major block for the project Clarksboro.  \n\u2022\tRe-designed the CBDMA verification environment for Tylersburg project to support the updated version 3.3 \n\u2022\tWrote verification test plans for both Clarksboro and Tylersburg projects \n\u2022\tMentored a junior engineer during the pre-A0 milestone of Tylersburg \n\u2022\tVolunteered to help out in reproducing the 3 critical design bugs found by post-Si team affecting another Intel IP (VT-d, Virtualization Technology for Directed I/O) block. The expedited works in reproduction of the bugs helped the company to avoid a delay in PRQ. \n\u2022\tJoined Jaketown at a later stage of the project, created a Perl script to generate test patterns for CBDMA for use in the emulation environment to fill up a coverage Senior Design Component Engineer Intel Corp January 2000  \u2013  December 2005  (6 years) Arden: \n\u2022\tOwned the pre-Si verification for PCIE Gen1 physical layer LTSSM block in Specman and Verilog \n\u2022\tWrote verification test plans and held review sessions with DE on coverage points \n\u2022\tCreated the reset sequence verification structure based on Specman \n\u2022\tVolunteered to verify the pilot signals for the whole south bridge \n \nLindenhurst: \n\u2022\tOwned the PCIE GEN1 VC/TC validation  \n\u2022\tTook on the pre-Si system-level verification of the interface of the full-chip with Arden (A0). I used an in-house C++ based validation tool to validate the system-level interaction between the NB and Arden. \n \nPlacer: \n\u2022\tImplemented a new random testing for AGP8x using coding a test generator based on Perl script \n\u2022\tUpdated and maintained a pre-Si end-to-end checker for cluster-level validation \n \nSolano2m: \n\u2022\tWrote part of a graphics emulator using C++ for use in house evaluation \n\u2022\tMaintained a Perl script designed to generate a random registers test for cluster-level validation Senior Design Component Engineer Intel Corp January 2000  \u2013  December 2005  (6 years) Arden: \n\u2022\tOwned the pre-Si verification for PCIE Gen1 physical layer LTSSM block in Specman and Verilog \n\u2022\tWrote verification test plans and held review sessions with DE on coverage points \n\u2022\tCreated the reset sequence verification structure based on Specman \n\u2022\tVolunteered to verify the pilot signals for the whole south bridge \n \nLindenhurst: \n\u2022\tOwned the PCIE GEN1 VC/TC validation  \n\u2022\tTook on the pre-Si system-level verification of the interface of the full-chip with Arden (A0). I used an in-house C++ based validation tool to validate the system-level interaction between the NB and Arden. \n \nPlacer: \n\u2022\tImplemented a new random testing for AGP8x using coding a test generator based on Perl script \n\u2022\tUpdated and maintained a pre-Si end-to-end checker for cluster-level validation \n \nSolano2m: \n\u2022\tWrote part of a graphics emulator using C++ for use in house evaluation \n\u2022\tMaintained a Perl script designed to generate a random registers test for cluster-level validation Languages English Full professional proficiency Mandarin Limited working proficiency English Full professional proficiency Mandarin Limited working proficiency English Full professional proficiency Mandarin Limited working proficiency Full professional proficiency Limited working proficiency Skills Perl Testing C++ Functional Verification PCIe Processors Intel Verilog ASIC SoC VLSI Computer Architecture Specman EDA Debugging Skills  Perl Testing C++ Functional Verification PCIe Processors Intel Verilog ASIC SoC VLSI Computer Architecture Specman EDA Debugging Perl Testing C++ Functional Verification PCIe Processors Intel Verilog ASIC SoC VLSI Computer Architecture Specman EDA Debugging Perl Testing C++ Functional Verification PCIe Processors Intel Verilog ASIC SoC VLSI Computer Architecture Specman EDA Debugging Education University of Southwestern Louisiana Ph.D,  Computer Engineering 1993  \u2013 1997 University of Southwestern Louisiana Master of Science,  Computer Engineering 1991  \u2013 1993 University of Southwestern Louisiana Ph.D,  Computer Engineering 1993  \u2013 1997 University of Southwestern Louisiana Ph.D,  Computer Engineering 1993  \u2013 1997 University of Southwestern Louisiana Ph.D,  Computer Engineering 1993  \u2013 1997 University of Southwestern Louisiana Master of Science,  Computer Engineering 1991  \u2013 1993 University of Southwestern Louisiana Master of Science,  Computer Engineering 1991  \u2013 1993 University of Southwestern Louisiana Master of Science,  Computer Engineering 1991  \u2013 1993 ", "Experience Component Engineer Intel Corporation January 2008  \u2013 Present (7 years 8 months) Software Engineer General Dynamics July 2005  \u2013  January 2008  (2 years 7 months) Component Engineer Intel Corporation January 2008  \u2013 Present (7 years 8 months) Component Engineer Intel Corporation January 2008  \u2013 Present (7 years 8 months) Software Engineer General Dynamics July 2005  \u2013  January 2008  (2 years 7 months) Software Engineer General Dynamics July 2005  \u2013  January 2008  (2 years 7 months) Education Fitchburg State University BS,  Computer Science Fitchburg State University BS,  Computer Science Fitchburg State University BS,  Computer Science Fitchburg State University BS,  Computer Science ", "Experience Staff Component Engineer Intel Corporation Staff Component Engineer Intel Corporation Staff Component Engineer Intel Corporation Skills PCIe Perl Script RTL design Silicon Validation Project Planning Project Management Skills  PCIe Perl Script RTL design Silicon Validation Project Planning Project Management PCIe Perl Script RTL design Silicon Validation Project Planning Project Management PCIe Perl Script RTL design Silicon Validation Project Planning Project Management Education Arizona State University Bachelor of Engineering (BEng),  Electrical and Electronics Engineering 1983  \u2013 1986 Graduated Magna Cum Laude from ASU. Arizona State University Bachelor of Engineering (BEng),  Electrical and Electronics Engineering 1983  \u2013 1986 Graduated Magna Cum Laude from ASU. Arizona State University Bachelor of Engineering (BEng),  Electrical and Electronics Engineering 1983  \u2013 1986 Graduated Magna Cum Laude from ASU. Arizona State University Bachelor of Engineering (BEng),  Electrical and Electronics Engineering 1983  \u2013 1986 Graduated Magna Cum Laude from ASU. ", "Experience Sr Component Engineer Intel Corporation Sr Component Engineer Intel Corporation Sr Component Engineer Intel Corporation ", "Experience Hardware Component Engineer Intel Corporation June 2014  \u2013 Present (1 year 3 months) Bengaluru Area, India Working in GFX SV-Integration team (Post silicon validation) in Intel as a Hardware Component Engineer. Hardware Component Engineer Intel Corporation June 2014  \u2013 Present (1 year 3 months) Bengaluru Area, India Working in GFX SV-Integration team (Post silicon validation) in Intel as a Hardware Component Engineer. Hardware Component Engineer Intel Corporation June 2014  \u2013 Present (1 year 3 months) Bengaluru Area, India Working in GFX SV-Integration team (Post silicon validation) in Intel as a Hardware Component Engineer. Skills Microsoft Office C language Linux Red Hat Linux VHDL Verilog Perl Script Python Skills  Microsoft Office C language Linux Red Hat Linux VHDL Verilog Perl Script Python Microsoft Office C language Linux Red Hat Linux VHDL Verilog Perl Script Python Microsoft Office C language Linux Red Hat Linux VHDL Verilog Perl Script Python Education Manipal Institute of Technology Master's Degree,  Embedded Systems , 86.7% 2013  \u2013 2015 srinivasa ramanujan institute of technology Bachelor's Degree,  Electronics and Communications Engineering , 80.4% 2009  \u2013 2013 Manipal Institute of Technology Master's Degree,  Embedded Systems , 86.7% 2013  \u2013 2015 Manipal Institute of Technology Master's Degree,  Embedded Systems , 86.7% 2013  \u2013 2015 Manipal Institute of Technology Master's Degree,  Embedded Systems , 86.7% 2013  \u2013 2015 srinivasa ramanujan institute of technology Bachelor's Degree,  Electronics and Communications Engineering , 80.4% 2009  \u2013 2013 srinivasa ramanujan institute of technology Bachelor's Degree,  Electronics and Communications Engineering , 80.4% 2009  \u2013 2013 srinivasa ramanujan institute of technology Bachelor's Degree,  Electronics and Communications Engineering , 80.4% 2009  \u2013 2013 ", "Summary Extensive experience in the architecture, implementation, and verification of high speed ASIC digital systems and sub systems. Adept in converting complex algorithms to hardware structures. Most recently Reed Solomon (528,514) edac and IPsec. Summary Extensive experience in the architecture, implementation, and verification of high speed ASIC digital systems and sub systems. Adept in converting complex algorithms to hardware structures. Most recently Reed Solomon (528,514) edac and IPsec. Extensive experience in the architecture, implementation, and verification of high speed ASIC digital systems and sub systems. Adept in converting complex algorithms to hardware structures. Most recently Reed Solomon (528,514) edac and IPsec. Extensive experience in the architecture, implementation, and verification of high speed ASIC digital systems and sub systems. Adept in converting complex algorithms to hardware structures. Most recently Reed Solomon (528,514) edac and IPsec. Experience Component Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) Irvine Sr. Principal Design Engineer QLogic March 2004  \u2013  April 2014  (10 years 2 months) Aliso Viejo Fibre Channel HBAs Sr. Principal Engineer APT Tech./Vitesse March 2002  \u2013  March 2004  (2 years 1 month) Santa Cruz / Camarillo SATA Principal Engineer Silicon Systems / Texas Instruments March 1995  \u2013  March 2002  (7 years 1 month) Tustin Design responsibilities for HDD controllers. Senior Engineer Archive 1989  \u2013  1995  (6 years) Component Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) Irvine Component Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) Irvine Sr. Principal Design Engineer QLogic March 2004  \u2013  April 2014  (10 years 2 months) Aliso Viejo Fibre Channel HBAs Sr. Principal Design Engineer QLogic March 2004  \u2013  April 2014  (10 years 2 months) Aliso Viejo Fibre Channel HBAs Sr. Principal Engineer APT Tech./Vitesse March 2002  \u2013  March 2004  (2 years 1 month) Santa Cruz / Camarillo SATA Sr. Principal Engineer APT Tech./Vitesse March 2002  \u2013  March 2004  (2 years 1 month) Santa Cruz / Camarillo SATA Principal Engineer Silicon Systems / Texas Instruments March 1995  \u2013  March 2002  (7 years 1 month) Tustin Design responsibilities for HDD controllers. Principal Engineer Silicon Systems / Texas Instruments March 1995  \u2013  March 2002  (7 years 1 month) Tustin Design responsibilities for HDD controllers. Senior Engineer Archive 1989  \u2013  1995  (6 years) Senior Engineer Archive 1989  \u2013  1995  (6 years) Skills Reed Solomon EDAC digital design Verilog/VHDL synthesis timing analysis formal verification IPsec constrained random... assembly/C/perl PowerPoint Microsoft Excel Microsoft Word Matlab Skills  Reed Solomon EDAC digital design Verilog/VHDL synthesis timing analysis formal verification IPsec constrained random... assembly/C/perl PowerPoint Microsoft Excel Microsoft Word Matlab Reed Solomon EDAC digital design Verilog/VHDL synthesis timing analysis formal verification IPsec constrained random... assembly/C/perl PowerPoint Microsoft Excel Microsoft Word Matlab Reed Solomon EDAC digital design Verilog/VHDL synthesis timing analysis formal verification IPsec constrained random... assembly/C/perl PowerPoint Microsoft Excel Microsoft Word Matlab Education California State University-Long Beach B.S.E.E,  Electrical and Electronics Engineering 1974  \u2013 1979 Studied electrical engineering University of California, Irvine extension courses,  Electrical and Electronics Engineering Studied verilog and dsp. California State University-Long Beach B.S.E.E,  Electrical and Electronics Engineering 1974  \u2013 1979 Studied electrical engineering California State University-Long Beach B.S.E.E,  Electrical and Electronics Engineering 1974  \u2013 1979 Studied electrical engineering California State University-Long Beach B.S.E.E,  Electrical and Electronics Engineering 1974  \u2013 1979 Studied electrical engineering University of California, Irvine extension courses,  Electrical and Electronics Engineering Studied verilog and dsp. University of California, Irvine extension courses,  Electrical and Electronics Engineering Studied verilog and dsp. University of California, Irvine extension courses,  Electrical and Electronics Engineering Studied verilog and dsp. ", "Summary Over two decades of innovation, invention, and experience in hardware and logic design engineering. High level of expertise in a wide variety of areas: \n \n\u2022\tHigh speed logic design\t \n\u2022\tPCB design \n\u2022\tSignal Integrity \n\u2022\tDesign for Test, Manufacturability \n\u2022\tSynchronous/Asynchronous FSM design\t \n\u2022\tSynchronization/Metastability \n\u2022\tInterconnect selection & design \n\u2022\tProgrammable Logic \n \nSpecialties: RTL, Verilog, VHDL, State Machine, Debugging Summary Over two decades of innovation, invention, and experience in hardware and logic design engineering. High level of expertise in a wide variety of areas: \n \n\u2022\tHigh speed logic design\t \n\u2022\tPCB design \n\u2022\tSignal Integrity \n\u2022\tDesign for Test, Manufacturability \n\u2022\tSynchronous/Asynchronous FSM design\t \n\u2022\tSynchronization/Metastability \n\u2022\tInterconnect selection & design \n\u2022\tProgrammable Logic \n \nSpecialties: RTL, Verilog, VHDL, State Machine, Debugging Over two decades of innovation, invention, and experience in hardware and logic design engineering. High level of expertise in a wide variety of areas: \n \n\u2022\tHigh speed logic design\t \n\u2022\tPCB design \n\u2022\tSignal Integrity \n\u2022\tDesign for Test, Manufacturability \n\u2022\tSynchronous/Asynchronous FSM design\t \n\u2022\tSynchronization/Metastability \n\u2022\tInterconnect selection & design \n\u2022\tProgrammable Logic \n \nSpecialties: RTL, Verilog, VHDL, State Machine, Debugging Over two decades of innovation, invention, and experience in hardware and logic design engineering. High level of expertise in a wide variety of areas: \n \n\u2022\tHigh speed logic design\t \n\u2022\tPCB design \n\u2022\tSignal Integrity \n\u2022\tDesign for Test, Manufacturability \n\u2022\tSynchronous/Asynchronous FSM design\t \n\u2022\tSynchronization/Metastability \n\u2022\tInterconnect selection & design \n\u2022\tProgrammable Logic \n \nSpecialties: RTL, Verilog, VHDL, State Machine, Debugging Experience Staff Digital Design Engineer Lattice Semiconductor August 2014  \u2013 Present (1 year 1 month) Hillsboro, Oregon \u2022\tMicro-architected, implemented, and debugged multiple blocks for a new generation FPGA. Blocks included I2C slave interface, SPI master/slave interface, synchronizing FIFO, and power-up self-test. \n\u2022\tSubmitted an invention disclosure for a reduced-noise bus signaling protocol. \n\u2022\tRepresented Lattice in MIPI Camera Serial Interface workgroup. \n\u2022\tWorked to help evaluate and bring up a new (to Lattice) CAD tool suite and the associated compute environment. \n Senior Component Engineer Intel Corporation 2006  \u2013  April 2014  (8 years) Hillsboro, Oregon Provided micro-architecture and logic design engineering for several Many-Integrated-Core (MIC) processors. \n \n\u2022\tMicro-architected, implemented, and debugged a PCI Express endpoint. The module had data flow in six different directions with arbiters at each output. Also had multiple clock domains, error logging and recovery logic, and significant flexibility achieved through programming. \n\u2022\tInvented a novel method for synchronization of data between asynchronous clock domains. This method had the desirable feature of being repeatable in a debug environment, in spite of being inherently non-deterministic. It saved much clocking design over prior deterministic solutions. \n\u2022\tHelped engineer a combination DDR controller/embedded DRAM based cache controller for a many-integrated core processor. Coded the interface to main internal network, added features, and helped debug the overall design. Senior Component Engineer Intel Corporation 2004  \u2013  2006  (2 years) Hillsboro, Oregon Micro-architecture and logic design engineer for three wireless communication ICs. \n \n\u2022\tUpgraded a pre-existing Medium Access Controller (MAC) from Bluetooth 1.1 to Bluetooth 2.0. Required the addition of new packet types, a new interface between the MAC and physical layer, and upgrades to several state machines and other control logic. \n\u2022\tContributed to an ongoing 802.11a,b,g physical layer design. Evaluated existing designs from another Intel group, and made recommendations. Performed RTL implementations. Engineered a highly generic, reusable, and efficient decimation filter, such that the tap count, coefficients, and word widths could be specified later. \n\u2022\tHelped convert a pre-existing design from Intel process to an external process. Created numerous scripts used for making gate-level simulation models of the design. Senior Component Engineer Intel Corporation 1997  \u2013  2004  (7 years) Hillsboro, Oregon Micro-architecture and logic design engineer for two server chipset ICs. \n \n\u2022\tDesigned, implemented, and debugged a bus arbiter for the memory address controller chip of Intel\u2019s first 64-bit chipset. Included signal integrity simulations and interconnect recommendations for two buses, including a 266MHz double-pumped data bus. \n\u2022\tPerformed ongoing support for the same 64-bit chip set including: sighting investigations, signal integrity consultation, kit team management, system debug and verification, and general consultation to our system group customers. Once traveled to the system design site to help isolate a glitch that had been troubling them for weeks. With my help the glitch was isolated within six hours of my arrival. \n\u2022\tDrove the Design for Test microarchitecture and feature set, clocking and reset design, and led junior engineers as their design lead for a Northbridge IC. This device featured three asynchronous clock domains, presenting numerous problems of metastability tolerance, determinism, and testability. Senior Design Engineer Intel Corporation 1992  \u2013  1997  (5 years) Beaverton, Oregon Board-level design and inter-connect engineer for two generations of supercomputer design. The latter was the world\u2019s first computer to exceed one teraFLOPs of computing power, and was the world\u2019s fastest computer in three separate years. \n \n\u2022\tRe-engineered a flexible circuit design that had been highly problematic. My re-design resulted in a significantly cleaner design, eliminated all the prior issues, and became the final revision needed. \n\u2022\tEngineered, built, and demonstrated the first-ever implementation of express routing for massively parallel computers.  \n\u2022\tLead designer of the message routing backplane and interconnect for Intel\u2019s TeraFlops computer. Also drove the architecture and designed much of the status and configuration scan system for the same computer. Contributed a number of mechanical ideas. Two of those ideas were judged worthy for patent application. Staff Digital Design Engineer Lattice Semiconductor August 2014  \u2013 Present (1 year 1 month) Hillsboro, Oregon \u2022\tMicro-architected, implemented, and debugged multiple blocks for a new generation FPGA. Blocks included I2C slave interface, SPI master/slave interface, synchronizing FIFO, and power-up self-test. \n\u2022\tSubmitted an invention disclosure for a reduced-noise bus signaling protocol. \n\u2022\tRepresented Lattice in MIPI Camera Serial Interface workgroup. \n\u2022\tWorked to help evaluate and bring up a new (to Lattice) CAD tool suite and the associated compute environment. \n Staff Digital Design Engineer Lattice Semiconductor August 2014  \u2013 Present (1 year 1 month) Hillsboro, Oregon \u2022\tMicro-architected, implemented, and debugged multiple blocks for a new generation FPGA. Blocks included I2C slave interface, SPI master/slave interface, synchronizing FIFO, and power-up self-test. \n\u2022\tSubmitted an invention disclosure for a reduced-noise bus signaling protocol. \n\u2022\tRepresented Lattice in MIPI Camera Serial Interface workgroup. \n\u2022\tWorked to help evaluate and bring up a new (to Lattice) CAD tool suite and the associated compute environment. \n Senior Component Engineer Intel Corporation 2006  \u2013  April 2014  (8 years) Hillsboro, Oregon Provided micro-architecture and logic design engineering for several Many-Integrated-Core (MIC) processors. \n \n\u2022\tMicro-architected, implemented, and debugged a PCI Express endpoint. The module had data flow in six different directions with arbiters at each output. Also had multiple clock domains, error logging and recovery logic, and significant flexibility achieved through programming. \n\u2022\tInvented a novel method for synchronization of data between asynchronous clock domains. This method had the desirable feature of being repeatable in a debug environment, in spite of being inherently non-deterministic. It saved much clocking design over prior deterministic solutions. \n\u2022\tHelped engineer a combination DDR controller/embedded DRAM based cache controller for a many-integrated core processor. Coded the interface to main internal network, added features, and helped debug the overall design. Senior Component Engineer Intel Corporation 2006  \u2013  April 2014  (8 years) Hillsboro, Oregon Provided micro-architecture and logic design engineering for several Many-Integrated-Core (MIC) processors. \n \n\u2022\tMicro-architected, implemented, and debugged a PCI Express endpoint. The module had data flow in six different directions with arbiters at each output. Also had multiple clock domains, error logging and recovery logic, and significant flexibility achieved through programming. \n\u2022\tInvented a novel method for synchronization of data between asynchronous clock domains. This method had the desirable feature of being repeatable in a debug environment, in spite of being inherently non-deterministic. It saved much clocking design over prior deterministic solutions. \n\u2022\tHelped engineer a combination DDR controller/embedded DRAM based cache controller for a many-integrated core processor. Coded the interface to main internal network, added features, and helped debug the overall design. Senior Component Engineer Intel Corporation 2004  \u2013  2006  (2 years) Hillsboro, Oregon Micro-architecture and logic design engineer for three wireless communication ICs. \n \n\u2022\tUpgraded a pre-existing Medium Access Controller (MAC) from Bluetooth 1.1 to Bluetooth 2.0. Required the addition of new packet types, a new interface between the MAC and physical layer, and upgrades to several state machines and other control logic. \n\u2022\tContributed to an ongoing 802.11a,b,g physical layer design. Evaluated existing designs from another Intel group, and made recommendations. Performed RTL implementations. Engineered a highly generic, reusable, and efficient decimation filter, such that the tap count, coefficients, and word widths could be specified later. \n\u2022\tHelped convert a pre-existing design from Intel process to an external process. Created numerous scripts used for making gate-level simulation models of the design. Senior Component Engineer Intel Corporation 2004  \u2013  2006  (2 years) Hillsboro, Oregon Micro-architecture and logic design engineer for three wireless communication ICs. \n \n\u2022\tUpgraded a pre-existing Medium Access Controller (MAC) from Bluetooth 1.1 to Bluetooth 2.0. Required the addition of new packet types, a new interface between the MAC and physical layer, and upgrades to several state machines and other control logic. \n\u2022\tContributed to an ongoing 802.11a,b,g physical layer design. Evaluated existing designs from another Intel group, and made recommendations. Performed RTL implementations. Engineered a highly generic, reusable, and efficient decimation filter, such that the tap count, coefficients, and word widths could be specified later. \n\u2022\tHelped convert a pre-existing design from Intel process to an external process. Created numerous scripts used for making gate-level simulation models of the design. Senior Component Engineer Intel Corporation 1997  \u2013  2004  (7 years) Hillsboro, Oregon Micro-architecture and logic design engineer for two server chipset ICs. \n \n\u2022\tDesigned, implemented, and debugged a bus arbiter for the memory address controller chip of Intel\u2019s first 64-bit chipset. Included signal integrity simulations and interconnect recommendations for two buses, including a 266MHz double-pumped data bus. \n\u2022\tPerformed ongoing support for the same 64-bit chip set including: sighting investigations, signal integrity consultation, kit team management, system debug and verification, and general consultation to our system group customers. Once traveled to the system design site to help isolate a glitch that had been troubling them for weeks. With my help the glitch was isolated within six hours of my arrival. \n\u2022\tDrove the Design for Test microarchitecture and feature set, clocking and reset design, and led junior engineers as their design lead for a Northbridge IC. This device featured three asynchronous clock domains, presenting numerous problems of metastability tolerance, determinism, and testability. Senior Component Engineer Intel Corporation 1997  \u2013  2004  (7 years) Hillsboro, Oregon Micro-architecture and logic design engineer for two server chipset ICs. \n \n\u2022\tDesigned, implemented, and debugged a bus arbiter for the memory address controller chip of Intel\u2019s first 64-bit chipset. Included signal integrity simulations and interconnect recommendations for two buses, including a 266MHz double-pumped data bus. \n\u2022\tPerformed ongoing support for the same 64-bit chip set including: sighting investigations, signal integrity consultation, kit team management, system debug and verification, and general consultation to our system group customers. Once traveled to the system design site to help isolate a glitch that had been troubling them for weeks. With my help the glitch was isolated within six hours of my arrival. \n\u2022\tDrove the Design for Test microarchitecture and feature set, clocking and reset design, and led junior engineers as their design lead for a Northbridge IC. This device featured three asynchronous clock domains, presenting numerous problems of metastability tolerance, determinism, and testability. Senior Design Engineer Intel Corporation 1992  \u2013  1997  (5 years) Beaverton, Oregon Board-level design and inter-connect engineer for two generations of supercomputer design. The latter was the world\u2019s first computer to exceed one teraFLOPs of computing power, and was the world\u2019s fastest computer in three separate years. \n \n\u2022\tRe-engineered a flexible circuit design that had been highly problematic. My re-design resulted in a significantly cleaner design, eliminated all the prior issues, and became the final revision needed. \n\u2022\tEngineered, built, and demonstrated the first-ever implementation of express routing for massively parallel computers.  \n\u2022\tLead designer of the message routing backplane and interconnect for Intel\u2019s TeraFlops computer. Also drove the architecture and designed much of the status and configuration scan system for the same computer. Contributed a number of mechanical ideas. Two of those ideas were judged worthy for patent application. Senior Design Engineer Intel Corporation 1992  \u2013  1997  (5 years) Beaverton, Oregon Board-level design and inter-connect engineer for two generations of supercomputer design. The latter was the world\u2019s first computer to exceed one teraFLOPs of computing power, and was the world\u2019s fastest computer in three separate years. \n \n\u2022\tRe-engineered a flexible circuit design that had been highly problematic. My re-design resulted in a significantly cleaner design, eliminated all the prior issues, and became the final revision needed. \n\u2022\tEngineered, built, and demonstrated the first-ever implementation of express routing for massively parallel computers.  \n\u2022\tLead designer of the message routing backplane and interconnect for Intel\u2019s TeraFlops computer. Also drove the architecture and designed much of the status and configuration scan system for the same computer. Contributed a number of mechanical ideas. Two of those ideas were judged worthy for patent application. Skills Verilog Logic Design VHDL Debugging Circuit Design Embedded Systems Testing Circuit Board Design Cable/Connector... Signal Integrity Flexible Circuits PCI Express IC Simulations PCIe Microcontrollers PCB design Integrated Circuit... Processors PCB Design ASIC FPGA RTL Design Semiconductors SoC VLSI See 11+ \u00a0 \u00a0 See less Skills  Verilog Logic Design VHDL Debugging Circuit Design Embedded Systems Testing Circuit Board Design Cable/Connector... Signal Integrity Flexible Circuits PCI Express IC Simulations PCIe Microcontrollers PCB design Integrated Circuit... Processors PCB Design ASIC FPGA RTL Design Semiconductors SoC VLSI See 11+ \u00a0 \u00a0 See less Verilog Logic Design VHDL Debugging Circuit Design Embedded Systems Testing Circuit Board Design Cable/Connector... Signal Integrity Flexible Circuits PCI Express IC Simulations PCIe Microcontrollers PCB design Integrated Circuit... Processors PCB Design ASIC FPGA RTL Design Semiconductors SoC VLSI See 11+ \u00a0 \u00a0 See less Verilog Logic Design VHDL Debugging Circuit Design Embedded Systems Testing Circuit Board Design Cable/Connector... Signal Integrity Flexible Circuits PCI Express IC Simulations PCIe Microcontrollers PCB design Integrated Circuit... Processors PCB Design ASIC FPGA RTL Design Semiconductors SoC VLSI See 11+ \u00a0 \u00a0 See less Education Case Western Reserve University Bachelor of Science (BS),  Electrical and Electronics Engineering Case Western Reserve University Bachelor of Science (BS),  Electrical and Electronics Engineering Case Western Reserve University Bachelor of Science (BS),  Electrical and Electronics Engineering Case Western Reserve University Bachelor of Science (BS),  Electrical and Electronics Engineering Honors & Awards Additional Honors & Awards Patents: \n\u2022\tMethod & Apparatus for Cross-Domain Synchronization with Repeatability - Patent number WO2013100976 A1. Awarded July 4, 2013 \n\u2022\tApparatus and Method for Automatic Matching of Signaling Rise Time to Fall Time. \nPatent number 6, 362, 672 B1. Awarded March 26, 2002. \n\u2022\tMethod and Apparatus for Integrated Local and Express Routing in a Multiprocessor. \nPatent number 5, 546, 596. Awarded August 13, 1996. Additional Honors & Awards Patents: \n\u2022\tMethod & Apparatus for Cross-Domain Synchronization with Repeatability - Patent number WO2013100976 A1. Awarded July 4, 2013 \n\u2022\tApparatus and Method for Automatic Matching of Signaling Rise Time to Fall Time. \nPatent number 6, 362, 672 B1. Awarded March 26, 2002. \n\u2022\tMethod and Apparatus for Integrated Local and Express Routing in a Multiprocessor. \nPatent number 5, 546, 596. Awarded August 13, 1996. Additional Honors & Awards Patents: \n\u2022\tMethod & Apparatus for Cross-Domain Synchronization with Repeatability - Patent number WO2013100976 A1. Awarded July 4, 2013 \n\u2022\tApparatus and Method for Automatic Matching of Signaling Rise Time to Fall Time. \nPatent number 6, 362, 672 B1. Awarded March 26, 2002. \n\u2022\tMethod and Apparatus for Integrated Local and Express Routing in a Multiprocessor. \nPatent number 5, 546, 596. Awarded August 13, 1996. Additional Honors & Awards Patents: \n\u2022\tMethod & Apparatus for Cross-Domain Synchronization with Repeatability - Patent number WO2013100976 A1. Awarded July 4, 2013 \n\u2022\tApparatus and Method for Automatic Matching of Signaling Rise Time to Fall Time. \nPatent number 6, 362, 672 B1. Awarded March 26, 2002. \n\u2022\tMethod and Apparatus for Integrated Local and Express Routing in a Multiprocessor. \nPatent number 5, 546, 596. Awarded August 13, 1996. ", "Experience Component engineer Intel Corporation November 2003  \u2013 Present (11 years 10 months) Component engineer Intel Corporation November 2003  \u2013 Present (11 years 10 months) Component engineer Intel Corporation November 2003  \u2013 Present (11 years 10 months) Skills Semiconductors Verilog Debugging ASIC Embedded Systems Electronics Failure Analysis Skills  Semiconductors Verilog Debugging ASIC Embedded Systems Electronics Failure Analysis Semiconductors Verilog Debugging ASIC Embedded Systems Electronics Failure Analysis Semiconductors Verilog Debugging ASIC Embedded Systems Electronics Failure Analysis ", "Experience Component Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) King of Prussia PA QA Specialist at Arkema Inc. Aerotek September 2012  \u2013  May 2013  (9 months) King of Prussia, PA QA verification of electrical component data migrated to SAP. PV Design Engineer The Solar Center 2010  \u2013  2011  (1 year) NJ Product Data Specialist Glassman High Voltage 2007  \u2013  2010  (3 years) Component & Quality Engineer Lutron Electronics 2000  \u2013  2006  (6 years) Component Engineer Schindler Elevator Corporation 1990  \u2013  2000  (10 years) Component Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) King of Prussia PA Component Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) King of Prussia PA QA Specialist at Arkema Inc. Aerotek September 2012  \u2013  May 2013  (9 months) King of Prussia, PA QA verification of electrical component data migrated to SAP. QA Specialist at Arkema Inc. Aerotek September 2012  \u2013  May 2013  (9 months) King of Prussia, PA QA verification of electrical component data migrated to SAP. PV Design Engineer The Solar Center 2010  \u2013  2011  (1 year) NJ PV Design Engineer The Solar Center 2010  \u2013  2011  (1 year) NJ Product Data Specialist Glassman High Voltage 2007  \u2013  2010  (3 years) Product Data Specialist Glassman High Voltage 2007  \u2013  2010  (3 years) Component & Quality Engineer Lutron Electronics 2000  \u2013  2006  (6 years) Component & Quality Engineer Lutron Electronics 2000  \u2013  2006  (6 years) Component Engineer Schindler Elevator Corporation 1990  \u2013  2000  (10 years) Component Engineer Schindler Elevator Corporation 1990  \u2013  2000  (10 years) Skills Solar Photovoltaics Product Development Electronics Component Engineering Technical Writing Engineering... Supplier Quality... RoHS Passives Solar Energy Quality Assurance Semiconductors Alternative Energy Solar PV Skills  Solar Photovoltaics Product Development Electronics Component Engineering Technical Writing Engineering... Supplier Quality... RoHS Passives Solar Energy Quality Assurance Semiconductors Alternative Energy Solar PV Solar Photovoltaics Product Development Electronics Component Engineering Technical Writing Engineering... Supplier Quality... RoHS Passives Solar Energy Quality Assurance Semiconductors Alternative Energy Solar PV Solar Photovoltaics Product Development Electronics Component Engineering Technical Writing Engineering... Supplier Quality... RoHS Passives Solar Energy Quality Assurance Semiconductors Alternative Energy Solar PV Education NABCEP Photovoltaics Certificate of Knowledge Rutgers, The State University of New Jersey-New Brunswick BSEE NABCEP Photovoltaics Certificate of Knowledge NABCEP Photovoltaics Certificate of Knowledge NABCEP Photovoltaics Certificate of Knowledge Rutgers, The State University of New Jersey-New Brunswick BSEE Rutgers, The State University of New Jersey-New Brunswick BSEE Rutgers, The State University of New Jersey-New Brunswick BSEE ", "Experience Sr. Material and Component Engineer Intel Corporation January 2011  \u2013 Present (4 years 8 months) Phoenix, Arizona Area Sr. Material and Component Engineer Intel Corporation January 2011  \u2013 Present (4 years 8 months) Phoenix, Arizona Area Sr. Material and Component Engineer Intel Corporation January 2011  \u2013 Present (4 years 8 months) Phoenix, Arizona Area Languages English Russian English Russian English Russian Education Carnegie Mellon University Doctor of Philosophy (PhD),  Physical Chemistry and Polymer Science 2003  \u2013 2008 Jilin University Master of Science (MS),  Physical Chemistry Jilin University Bachelor of Engineering (BE),  Polymer Materials and Eningneering Jilin Provincial Experimental School. Carnegie Mellon University Doctor of Philosophy (PhD),  Physical Chemistry and Polymer Science 2003  \u2013 2008 Carnegie Mellon University Doctor of Philosophy (PhD),  Physical Chemistry and Polymer Science 2003  \u2013 2008 Carnegie Mellon University Doctor of Philosophy (PhD),  Physical Chemistry and Polymer Science 2003  \u2013 2008 Jilin University Master of Science (MS),  Physical Chemistry Jilin University Master of Science (MS),  Physical Chemistry Jilin University Master of Science (MS),  Physical Chemistry Jilin University Bachelor of Engineering (BE),  Polymer Materials and Eningneering Jilin University Bachelor of Engineering (BE),  Polymer Materials and Eningneering Jilin University Bachelor of Engineering (BE),  Polymer Materials and Eningneering Jilin Provincial Experimental School. Jilin Provincial Experimental School. Jilin Provincial Experimental School. ", "Summary Years of significant and diversified experience in the semi-conductor industry with primary focus in the area of ASIC design. Experience includes ASIC design, fault analysis, fault detection methodologies, testability and manufacturability techniques and large scale ASIC verification. Summary Years of significant and diversified experience in the semi-conductor industry with primary focus in the area of ASIC design. Experience includes ASIC design, fault analysis, fault detection methodologies, testability and manufacturability techniques and large scale ASIC verification. Years of significant and diversified experience in the semi-conductor industry with primary focus in the area of ASIC design. Experience includes ASIC design, fault analysis, fault detection methodologies, testability and manufacturability techniques and large scale ASIC verification. Years of significant and diversified experience in the semi-conductor industry with primary focus in the area of ASIC design. Experience includes ASIC design, fault analysis, fault detection methodologies, testability and manufacturability techniques and large scale ASIC verification. Experience Component Engineer Intel Corporation June 2005  \u2013  December 2012  (7 years 7 months) Fort Collins, Colorado \u2022\tDesign and verification of memory cache controller in Itanium processor including test pattern generation, fault analysis and system level backend testing. \n\u2022\tDesign and verification of droop detection circuitry in Itanium processor. \n\u2022\tValidation and design for testability of memory controller and coherency module for Zeon based server processor. Component Engineer Intel Corporation 2005  \u2013  2012  (7 years) Principal verification engineer Qualcomm March 2005  \u2013  May 2005  (3 months) Cary, North Carolina \u2022\tSystem and block verification using Vera and OVA methodologies including USB, \npower modes, PLL control, VIC, timers and other embedded functions in an ARM9/ARM11 ASIC Principal Design Engineer Conexant February 2004  \u2013  August 2004  (7 months) Palm Bay, Florida \u2022\tDoubled capacity and increased throughput for 802.11 wireless ASIC design. \n\u2022\tIP block integration and verification of ARM946 based architecture. Primarily responsible \nfor MAC development to include DDR controller, Dma controllers, Internal Sram. \n\u2022\tVerification of overall system with PCI, USB, Asynchronous Host processor, Baseband \nProcessor,WEP and CCMP channels. Principal Design Engineer INTRINSIX CORPORATION 1999  \u2013  2003  (4 years) Longmont, Colorado \u2022\tBack end test generation for VHDL design including JTAG and full scan implementation. \n\u2022\tDesigned, and verified VHDL third and fourth generation DLP controller ASICs. \nVerified the design using JPEG files. \n\u2022\tCompleted three ASICs in Verilog HDL with full scan implementation, Jtag and Memory Bist. \n\u2022\tIP phone ASIC with MIPS processor, Ethernet, USB, DSP, LCD and numerous other functions. Principal Design Engineer CYRIX CORPORATION 1997  \u2013  1999  (2 years) Longmont, Colorado \u2022\tDesigned graphics chip interface. \n\u2022\tImplemented scan insertion and vector generation on Southbridge designs using Sunrise test tools. \n\u2022\tGenerated functional test vectors from regression suite of tests to final production test vectors. \n\u2022\tDeveloped scan vectors for integrated Southbridge design used on a PC systems chip. Senior Engineering Manager EXABYTE CORPORATION 1994  \u2013  1997  (3 years) Boulder, Colorado \u2022\tEL820 tape drive from conception to off-shore production. Prepared detailed execution plan to include staffing and budget requirements. \n\u2022\tEXB-18D library product with DLT drive. \n\u2022\tImplemented test methodologies at the board level that eliminated the need for functional testing. Methods used for results included increased ASIC testability and level-3 In-circuit test methodologies on an HP3070 test platform. \n\u2022\tManaged up to 15 test engineers and technicians. Senior Design Engineer UNITED TECHNOLOGIES MICRO-ELECTRONICS CNTR 1983  \u2013  1994  (11 years) Colorado Springs, Colorado \u2022\tCustom jet engine controller ASIC for General Electric jet engine. \n\u2022\tFlight control ASIC for General Electric products. \n\u2022\tAttitude/articulation control system for NASA satellite \n\u2022\tMil-Std 1553B Bus Controller/Remote terminal ASIC. \n\u2022\tRISC microprocessor to emulate Mil-Std 1750A protocol, including RISC emulation code and board implementation with MMU, 1 Megaword RAM, Mil-Std 1553B, RS232, and VMEbus protocols. \n\u2022\tNumerous soft macros to include 8259 priority interrupt controller, 12Megabit Manchester encoder/decoder, 1553B compliant Manchester encoder/decoder and numerous MSI logic functions. Component Engineer Intel Corporation June 2005  \u2013  December 2012  (7 years 7 months) Fort Collins, Colorado \u2022\tDesign and verification of memory cache controller in Itanium processor including test pattern generation, fault analysis and system level backend testing. \n\u2022\tDesign and verification of droop detection circuitry in Itanium processor. \n\u2022\tValidation and design for testability of memory controller and coherency module for Zeon based server processor. Component Engineer Intel Corporation June 2005  \u2013  December 2012  (7 years 7 months) Fort Collins, Colorado \u2022\tDesign and verification of memory cache controller in Itanium processor including test pattern generation, fault analysis and system level backend testing. \n\u2022\tDesign and verification of droop detection circuitry in Itanium processor. \n\u2022\tValidation and design for testability of memory controller and coherency module for Zeon based server processor. Component Engineer Intel Corporation 2005  \u2013  2012  (7 years) Component Engineer Intel Corporation 2005  \u2013  2012  (7 years) Principal verification engineer Qualcomm March 2005  \u2013  May 2005  (3 months) Cary, North Carolina \u2022\tSystem and block verification using Vera and OVA methodologies including USB, \npower modes, PLL control, VIC, timers and other embedded functions in an ARM9/ARM11 ASIC Principal verification engineer Qualcomm March 2005  \u2013  May 2005  (3 months) Cary, North Carolina \u2022\tSystem and block verification using Vera and OVA methodologies including USB, \npower modes, PLL control, VIC, timers and other embedded functions in an ARM9/ARM11 ASIC Principal Design Engineer Conexant February 2004  \u2013  August 2004  (7 months) Palm Bay, Florida \u2022\tDoubled capacity and increased throughput for 802.11 wireless ASIC design. \n\u2022\tIP block integration and verification of ARM946 based architecture. Primarily responsible \nfor MAC development to include DDR controller, Dma controllers, Internal Sram. \n\u2022\tVerification of overall system with PCI, USB, Asynchronous Host processor, Baseband \nProcessor,WEP and CCMP channels. Principal Design Engineer Conexant February 2004  \u2013  August 2004  (7 months) Palm Bay, Florida \u2022\tDoubled capacity and increased throughput for 802.11 wireless ASIC design. \n\u2022\tIP block integration and verification of ARM946 based architecture. Primarily responsible \nfor MAC development to include DDR controller, Dma controllers, Internal Sram. \n\u2022\tVerification of overall system with PCI, USB, Asynchronous Host processor, Baseband \nProcessor,WEP and CCMP channels. Principal Design Engineer INTRINSIX CORPORATION 1999  \u2013  2003  (4 years) Longmont, Colorado \u2022\tBack end test generation for VHDL design including JTAG and full scan implementation. \n\u2022\tDesigned, and verified VHDL third and fourth generation DLP controller ASICs. \nVerified the design using JPEG files. \n\u2022\tCompleted three ASICs in Verilog HDL with full scan implementation, Jtag and Memory Bist. \n\u2022\tIP phone ASIC with MIPS processor, Ethernet, USB, DSP, LCD and numerous other functions. Principal Design Engineer INTRINSIX CORPORATION 1999  \u2013  2003  (4 years) Longmont, Colorado \u2022\tBack end test generation for VHDL design including JTAG and full scan implementation. \n\u2022\tDesigned, and verified VHDL third and fourth generation DLP controller ASICs. \nVerified the design using JPEG files. \n\u2022\tCompleted three ASICs in Verilog HDL with full scan implementation, Jtag and Memory Bist. \n\u2022\tIP phone ASIC with MIPS processor, Ethernet, USB, DSP, LCD and numerous other functions. Principal Design Engineer CYRIX CORPORATION 1997  \u2013  1999  (2 years) Longmont, Colorado \u2022\tDesigned graphics chip interface. \n\u2022\tImplemented scan insertion and vector generation on Southbridge designs using Sunrise test tools. \n\u2022\tGenerated functional test vectors from regression suite of tests to final production test vectors. \n\u2022\tDeveloped scan vectors for integrated Southbridge design used on a PC systems chip. Principal Design Engineer CYRIX CORPORATION 1997  \u2013  1999  (2 years) Longmont, Colorado \u2022\tDesigned graphics chip interface. \n\u2022\tImplemented scan insertion and vector generation on Southbridge designs using Sunrise test tools. \n\u2022\tGenerated functional test vectors from regression suite of tests to final production test vectors. \n\u2022\tDeveloped scan vectors for integrated Southbridge design used on a PC systems chip. Senior Engineering Manager EXABYTE CORPORATION 1994  \u2013  1997  (3 years) Boulder, Colorado \u2022\tEL820 tape drive from conception to off-shore production. Prepared detailed execution plan to include staffing and budget requirements. \n\u2022\tEXB-18D library product with DLT drive. \n\u2022\tImplemented test methodologies at the board level that eliminated the need for functional testing. Methods used for results included increased ASIC testability and level-3 In-circuit test methodologies on an HP3070 test platform. \n\u2022\tManaged up to 15 test engineers and technicians. Senior Engineering Manager EXABYTE CORPORATION 1994  \u2013  1997  (3 years) Boulder, Colorado \u2022\tEL820 tape drive from conception to off-shore production. Prepared detailed execution plan to include staffing and budget requirements. \n\u2022\tEXB-18D library product with DLT drive. \n\u2022\tImplemented test methodologies at the board level that eliminated the need for functional testing. Methods used for results included increased ASIC testability and level-3 In-circuit test methodologies on an HP3070 test platform. \n\u2022\tManaged up to 15 test engineers and technicians. Senior Design Engineer UNITED TECHNOLOGIES MICRO-ELECTRONICS CNTR 1983  \u2013  1994  (11 years) Colorado Springs, Colorado \u2022\tCustom jet engine controller ASIC for General Electric jet engine. \n\u2022\tFlight control ASIC for General Electric products. \n\u2022\tAttitude/articulation control system for NASA satellite \n\u2022\tMil-Std 1553B Bus Controller/Remote terminal ASIC. \n\u2022\tRISC microprocessor to emulate Mil-Std 1750A protocol, including RISC emulation code and board implementation with MMU, 1 Megaword RAM, Mil-Std 1553B, RS232, and VMEbus protocols. \n\u2022\tNumerous soft macros to include 8259 priority interrupt controller, 12Megabit Manchester encoder/decoder, 1553B compliant Manchester encoder/decoder and numerous MSI logic functions. Senior Design Engineer UNITED TECHNOLOGIES MICRO-ELECTRONICS CNTR 1983  \u2013  1994  (11 years) Colorado Springs, Colorado \u2022\tCustom jet engine controller ASIC for General Electric jet engine. \n\u2022\tFlight control ASIC for General Electric products. \n\u2022\tAttitude/articulation control system for NASA satellite \n\u2022\tMil-Std 1553B Bus Controller/Remote terminal ASIC. \n\u2022\tRISC microprocessor to emulate Mil-Std 1750A protocol, including RISC emulation code and board implementation with MMU, 1 Megaword RAM, Mil-Std 1553B, RS232, and VMEbus protocols. \n\u2022\tNumerous soft macros to include 8259 priority interrupt controller, 12Megabit Manchester encoder/decoder, 1553B compliant Manchester encoder/decoder and numerous MSI logic functions. Skills \u2022\tSynopsys Design... \u2022\tVerilog HDL, NCSim,... \u2022\tPerl scripting... \u2022\tSynopsys Design... \u2022\tVHDL design language \u2022\tVerisity SpecMan \u2022\tLogic Vision \u2022\tModelsim, VERA, OVA \u2022\tMentor Fastscan \u2022\tSeamless and Debussey... \u2022\tMentor Design... \u2022\tSignalscan, SimVision Skills  \u2022\tSynopsys Design... \u2022\tVerilog HDL, NCSim,... \u2022\tPerl scripting... \u2022\tSynopsys Design... \u2022\tVHDL design language \u2022\tVerisity SpecMan \u2022\tLogic Vision \u2022\tModelsim, VERA, OVA \u2022\tMentor Fastscan \u2022\tSeamless and Debussey... \u2022\tMentor Design... \u2022\tSignalscan, SimVision \u2022\tSynopsys Design... \u2022\tVerilog HDL, NCSim,... \u2022\tPerl scripting... \u2022\tSynopsys Design... \u2022\tVHDL design language \u2022\tVerisity SpecMan \u2022\tLogic Vision \u2022\tModelsim, VERA, OVA \u2022\tMentor Fastscan \u2022\tSeamless and Debussey... \u2022\tMentor Design... \u2022\tSignalscan, SimVision \u2022\tSynopsys Design... \u2022\tVerilog HDL, NCSim,... \u2022\tPerl scripting... \u2022\tSynopsys Design... \u2022\tVHDL design language \u2022\tVerisity SpecMan \u2022\tLogic Vision \u2022\tModelsim, VERA, OVA \u2022\tMentor Fastscan \u2022\tSeamless and Debussey... \u2022\tMentor Design... \u2022\tSignalscan, SimVision Education Chapman University Master of Science (M.S.),  Computer Science 1991  \u2013 1994 Chapman College Bachelor's degree,  Electronics 1983  \u2013 1987 Chapman University Master of Science (M.S.),  Computer Science 1991  \u2013 1994 Chapman University Master of Science (M.S.),  Computer Science 1991  \u2013 1994 Chapman University Master of Science (M.S.),  Computer Science 1991  \u2013 1994 Chapman College Bachelor's degree,  Electronics 1983  \u2013 1987 Chapman College Bachelor's degree,  Electronics 1983  \u2013 1987 Chapman College Bachelor's degree,  Electronics 1983  \u2013 1987 ", "Experience Component Engineer Intel Corporation June 2014  \u2013 Present (1 year 3 months) Hillsboro Sr. Director Engineering Renesas Electronics Corporation April 2011  \u2013  March 2014  (3 years) Tigard, OR Managing design engineering group including 3 ASIC design centers around the US, an EDA R&D group, and a Quality Assurance / Failure Analyses group. My group is responsible for ASIC projects from pre-sales through release to production, working with various customers to implement ASIC designs into Renesas ASIC technology. These designs are mostly ARM based and typically include high speed memory and peripheral interfaces. This group takes care of project management, front end design support, back end design support and final signoff to prototypes and production. My group includes experts in project management, IP, DFT, timing verification and physical design. My responsibilities include all aspects of management as well as direct involvement in customer and internal issues.  \n \nAlso managed a small group working with customers to develop mixed signal custom products and built an applications support group for customer design in support. Director, ASIC Design Centers Renesas Electronics Corporation April 2004  \u2013  March 2011  (7 years) Portland, Oregon Area NEC Electronics merged with Renesas technology in April 2010 forming Renesas Electronics \n \nLed nationwide design team with up to 100+ members applying Renesas technology to create customer custom silicon solutions. Customer included multiple Fortune 100 companies as well as others. Target applications included cloud infrastructure, factory automation and mobile. Provided technical pre-sales, customer design kit support, IP integration support, Design for test (DFT), Layout, Timing Closure and Signoff. Also included dedicated IP integration support groups for ARM and Connectivity IP, EDA flow R&D, Packaging, QA and a PMIC Applications Group. \n \n*\tCreated team with expertise in implementing ARM based SOC, including leading edge connectivity IP (PCIe, USB3, Various SERDES) as well as custom analog IP from US based 3rd parties such as an AFE. Became main value add to win new and repeat SOC designs with industry leading customers. \n \n*\tMaintained financial viability of Renesas US ASIC support by supporting and enabling movement of ASIC / SOC layout from my group to a Japanese centralized group. This required significant changes to local design flow and project management. Ultimately turned into an advantage, offering more layout resources and more value add to customer front end design. \n \n*\tBuilt an applications team to support development and customer design-in of a PMIC for an mobile processor platform. We built a world class eco-system resulting in design-ins to major OEMs and ODMs worldwide. \n \n*\tCollaborated with executive management in defining a new centralized engineering unit organization and goals as well as my group role within the unit. Early supporter of cross functional teamwork resulting in transfer of technology and best practices know-how. Sr. Engr Manager, Western Region ASIC Design Centers NEC Electronics April 1996  \u2013  March 2004  (8 years) Portland, Oregon Area Managed Western Region ASIC design centers (Portland, Santa Clara, and San Diego) as part of Western Region ASIC business unit. \n \n*\tInitiated and implanted an IP integration support plan to support NEC transition from mostly Gate Array designs to CBIC including IP such as USB2, SATA, NEC CPU cores and eDRAM. Negotiated required deliverables from Japan IP team and added local IP creation and support. \n \n*\tSpearheaded the implementation and maintenance of a pragmatic project management system resulting in >90% achievement of committed tapeout schedules, no rework due to implementation mistakes, and multiple repeat customers. \n \n*\tLed America\u2019s design implementation support for a structured array product (ISSP). Enabled certified design houses (CDH) as well as directly supporting the first ISSP designs in the US with my team. Engineering Manager, Portland ASIC Design Center NEC Electronics February 1989  \u2013  March 1996  (7 years 2 months) Portland, Oregon Area Manager and individual contributor for the 1 year old Portland ASIC design center supporting local customers. \n \n*\tDeveloped a strong reputation and success for ASIC support to Northwest region hardware companies. \n \n*\tGrew design center capabilities from local interface to Japan implementation to local implementation and value add. This resulted in winning higher value ASICs and implementation of 20 \u2013 30 ASICs per year. \n \n*\tPersonally managed and worked on the implementation of a 4 chip chipset supporting a 64 bit high performance processor. The final product generated >$200M revenue. Director of Product Engineering Ralin Medical April 1987  \u2013  January 1989  (1 year 10 months) Beaverton, OR My work in this small (3 Person) startup company included hardware and software design for wrist worn pulse monitoring. \n \n*\tCo-developer and patent holder (US 07/311,529) of the technology to extract an EKG signal from a noisy wrist pickup and calculate an accurate pulse rate. \n \n*\tDeveloped dual processor architecture and wrote most of the firmware including power management. Senior Engineer Floating Point Systems September 1985  \u2013  March 1987  (1 year 7 months) Beaverton, OR Worked in the VLSI engineering department, determining the company\u2019s direction and future needs for ASIC technology for supercomputer products. Created a 5 Year plan, did original study in self timed logic with Ivan Sutherland including possible supercomputer applications. I was also \u201cBorrowed\u201d for an extended period to work on a multiprocessor message passing chip. Engineer / Senior Engineer Intel Corporation January 1981  \u2013  August 1985  (4 years 8 months) Hillsboro, OR 8/83 \u2013 8/85: ASIC Design Engineer, OEM Modules Organization. I did work on 2 major ASIC projects. One was a porting of a Multibus-II ASIC from one ASIC vendor to another. The other was the development of an intelligent serial bus controller ASIC. This work included gate level design, behavioral verification, and gate level functional and timing verification.  \n \n1/81 to 7/83: Application Engineer, Memory Components Division. I was doing applications support for Intel SRAM and DRAM products. My job included creating and writing application notes, articles, papers, as well as customer support in person and on the phone. I also created and presented FAE training on new products I was also doing system level evaluation and qualification of Intel and competitor memory products. Component Engineer Intel Corporation June 2014  \u2013 Present (1 year 3 months) Hillsboro Component Engineer Intel Corporation June 2014  \u2013 Present (1 year 3 months) Hillsboro Sr. Director Engineering Renesas Electronics Corporation April 2011  \u2013  March 2014  (3 years) Tigard, OR Managing design engineering group including 3 ASIC design centers around the US, an EDA R&D group, and a Quality Assurance / Failure Analyses group. My group is responsible for ASIC projects from pre-sales through release to production, working with various customers to implement ASIC designs into Renesas ASIC technology. These designs are mostly ARM based and typically include high speed memory and peripheral interfaces. This group takes care of project management, front end design support, back end design support and final signoff to prototypes and production. My group includes experts in project management, IP, DFT, timing verification and physical design. My responsibilities include all aspects of management as well as direct involvement in customer and internal issues.  \n \nAlso managed a small group working with customers to develop mixed signal custom products and built an applications support group for customer design in support. Sr. Director Engineering Renesas Electronics Corporation April 2011  \u2013  March 2014  (3 years) Tigard, OR Managing design engineering group including 3 ASIC design centers around the US, an EDA R&D group, and a Quality Assurance / Failure Analyses group. My group is responsible for ASIC projects from pre-sales through release to production, working with various customers to implement ASIC designs into Renesas ASIC technology. These designs are mostly ARM based and typically include high speed memory and peripheral interfaces. This group takes care of project management, front end design support, back end design support and final signoff to prototypes and production. My group includes experts in project management, IP, DFT, timing verification and physical design. My responsibilities include all aspects of management as well as direct involvement in customer and internal issues.  \n \nAlso managed a small group working with customers to develop mixed signal custom products and built an applications support group for customer design in support. Director, ASIC Design Centers Renesas Electronics Corporation April 2004  \u2013  March 2011  (7 years) Portland, Oregon Area NEC Electronics merged with Renesas technology in April 2010 forming Renesas Electronics \n \nLed nationwide design team with up to 100+ members applying Renesas technology to create customer custom silicon solutions. Customer included multiple Fortune 100 companies as well as others. Target applications included cloud infrastructure, factory automation and mobile. Provided technical pre-sales, customer design kit support, IP integration support, Design for test (DFT), Layout, Timing Closure and Signoff. Also included dedicated IP integration support groups for ARM and Connectivity IP, EDA flow R&D, Packaging, QA and a PMIC Applications Group. \n \n*\tCreated team with expertise in implementing ARM based SOC, including leading edge connectivity IP (PCIe, USB3, Various SERDES) as well as custom analog IP from US based 3rd parties such as an AFE. Became main value add to win new and repeat SOC designs with industry leading customers. \n \n*\tMaintained financial viability of Renesas US ASIC support by supporting and enabling movement of ASIC / SOC layout from my group to a Japanese centralized group. This required significant changes to local design flow and project management. Ultimately turned into an advantage, offering more layout resources and more value add to customer front end design. \n \n*\tBuilt an applications team to support development and customer design-in of a PMIC for an mobile processor platform. We built a world class eco-system resulting in design-ins to major OEMs and ODMs worldwide. \n \n*\tCollaborated with executive management in defining a new centralized engineering unit organization and goals as well as my group role within the unit. Early supporter of cross functional teamwork resulting in transfer of technology and best practices know-how. Director, ASIC Design Centers Renesas Electronics Corporation April 2004  \u2013  March 2011  (7 years) Portland, Oregon Area NEC Electronics merged with Renesas technology in April 2010 forming Renesas Electronics \n \nLed nationwide design team with up to 100+ members applying Renesas technology to create customer custom silicon solutions. Customer included multiple Fortune 100 companies as well as others. Target applications included cloud infrastructure, factory automation and mobile. Provided technical pre-sales, customer design kit support, IP integration support, Design for test (DFT), Layout, Timing Closure and Signoff. Also included dedicated IP integration support groups for ARM and Connectivity IP, EDA flow R&D, Packaging, QA and a PMIC Applications Group. \n \n*\tCreated team with expertise in implementing ARM based SOC, including leading edge connectivity IP (PCIe, USB3, Various SERDES) as well as custom analog IP from US based 3rd parties such as an AFE. Became main value add to win new and repeat SOC designs with industry leading customers. \n \n*\tMaintained financial viability of Renesas US ASIC support by supporting and enabling movement of ASIC / SOC layout from my group to a Japanese centralized group. This required significant changes to local design flow and project management. Ultimately turned into an advantage, offering more layout resources and more value add to customer front end design. \n \n*\tBuilt an applications team to support development and customer design-in of a PMIC for an mobile processor platform. We built a world class eco-system resulting in design-ins to major OEMs and ODMs worldwide. \n \n*\tCollaborated with executive management in defining a new centralized engineering unit organization and goals as well as my group role within the unit. Early supporter of cross functional teamwork resulting in transfer of technology and best practices know-how. Sr. Engr Manager, Western Region ASIC Design Centers NEC Electronics April 1996  \u2013  March 2004  (8 years) Portland, Oregon Area Managed Western Region ASIC design centers (Portland, Santa Clara, and San Diego) as part of Western Region ASIC business unit. \n \n*\tInitiated and implanted an IP integration support plan to support NEC transition from mostly Gate Array designs to CBIC including IP such as USB2, SATA, NEC CPU cores and eDRAM. Negotiated required deliverables from Japan IP team and added local IP creation and support. \n \n*\tSpearheaded the implementation and maintenance of a pragmatic project management system resulting in >90% achievement of committed tapeout schedules, no rework due to implementation mistakes, and multiple repeat customers. \n \n*\tLed America\u2019s design implementation support for a structured array product (ISSP). Enabled certified design houses (CDH) as well as directly supporting the first ISSP designs in the US with my team. Sr. Engr Manager, Western Region ASIC Design Centers NEC Electronics April 1996  \u2013  March 2004  (8 years) Portland, Oregon Area Managed Western Region ASIC design centers (Portland, Santa Clara, and San Diego) as part of Western Region ASIC business unit. \n \n*\tInitiated and implanted an IP integration support plan to support NEC transition from mostly Gate Array designs to CBIC including IP such as USB2, SATA, NEC CPU cores and eDRAM. Negotiated required deliverables from Japan IP team and added local IP creation and support. \n \n*\tSpearheaded the implementation and maintenance of a pragmatic project management system resulting in >90% achievement of committed tapeout schedules, no rework due to implementation mistakes, and multiple repeat customers. \n \n*\tLed America\u2019s design implementation support for a structured array product (ISSP). Enabled certified design houses (CDH) as well as directly supporting the first ISSP designs in the US with my team. Engineering Manager, Portland ASIC Design Center NEC Electronics February 1989  \u2013  March 1996  (7 years 2 months) Portland, Oregon Area Manager and individual contributor for the 1 year old Portland ASIC design center supporting local customers. \n \n*\tDeveloped a strong reputation and success for ASIC support to Northwest region hardware companies. \n \n*\tGrew design center capabilities from local interface to Japan implementation to local implementation and value add. This resulted in winning higher value ASICs and implementation of 20 \u2013 30 ASICs per year. \n \n*\tPersonally managed and worked on the implementation of a 4 chip chipset supporting a 64 bit high performance processor. The final product generated >$200M revenue. Engineering Manager, Portland ASIC Design Center NEC Electronics February 1989  \u2013  March 1996  (7 years 2 months) Portland, Oregon Area Manager and individual contributor for the 1 year old Portland ASIC design center supporting local customers. \n \n*\tDeveloped a strong reputation and success for ASIC support to Northwest region hardware companies. \n \n*\tGrew design center capabilities from local interface to Japan implementation to local implementation and value add. This resulted in winning higher value ASICs and implementation of 20 \u2013 30 ASICs per year. \n \n*\tPersonally managed and worked on the implementation of a 4 chip chipset supporting a 64 bit high performance processor. The final product generated >$200M revenue. Director of Product Engineering Ralin Medical April 1987  \u2013  January 1989  (1 year 10 months) Beaverton, OR My work in this small (3 Person) startup company included hardware and software design for wrist worn pulse monitoring. \n \n*\tCo-developer and patent holder (US 07/311,529) of the technology to extract an EKG signal from a noisy wrist pickup and calculate an accurate pulse rate. \n \n*\tDeveloped dual processor architecture and wrote most of the firmware including power management. Director of Product Engineering Ralin Medical April 1987  \u2013  January 1989  (1 year 10 months) Beaverton, OR My work in this small (3 Person) startup company included hardware and software design for wrist worn pulse monitoring. \n \n*\tCo-developer and patent holder (US 07/311,529) of the technology to extract an EKG signal from a noisy wrist pickup and calculate an accurate pulse rate. \n \n*\tDeveloped dual processor architecture and wrote most of the firmware including power management. Senior Engineer Floating Point Systems September 1985  \u2013  March 1987  (1 year 7 months) Beaverton, OR Worked in the VLSI engineering department, determining the company\u2019s direction and future needs for ASIC technology for supercomputer products. Created a 5 Year plan, did original study in self timed logic with Ivan Sutherland including possible supercomputer applications. I was also \u201cBorrowed\u201d for an extended period to work on a multiprocessor message passing chip. Senior Engineer Floating Point Systems September 1985  \u2013  March 1987  (1 year 7 months) Beaverton, OR Worked in the VLSI engineering department, determining the company\u2019s direction and future needs for ASIC technology for supercomputer products. Created a 5 Year plan, did original study in self timed logic with Ivan Sutherland including possible supercomputer applications. I was also \u201cBorrowed\u201d for an extended period to work on a multiprocessor message passing chip. Engineer / Senior Engineer Intel Corporation January 1981  \u2013  August 1985  (4 years 8 months) Hillsboro, OR 8/83 \u2013 8/85: ASIC Design Engineer, OEM Modules Organization. I did work on 2 major ASIC projects. One was a porting of a Multibus-II ASIC from one ASIC vendor to another. The other was the development of an intelligent serial bus controller ASIC. This work included gate level design, behavioral verification, and gate level functional and timing verification.  \n \n1/81 to 7/83: Application Engineer, Memory Components Division. I was doing applications support for Intel SRAM and DRAM products. My job included creating and writing application notes, articles, papers, as well as customer support in person and on the phone. I also created and presented FAE training on new products I was also doing system level evaluation and qualification of Intel and competitor memory products. Engineer / Senior Engineer Intel Corporation January 1981  \u2013  August 1985  (4 years 8 months) Hillsboro, OR 8/83 \u2013 8/85: ASIC Design Engineer, OEM Modules Organization. I did work on 2 major ASIC projects. One was a porting of a Multibus-II ASIC from one ASIC vendor to another. The other was the development of an intelligent serial bus controller ASIC. This work included gate level design, behavioral verification, and gate level functional and timing verification.  \n \n1/81 to 7/83: Application Engineer, Memory Components Division. I was doing applications support for Intel SRAM and DRAM products. My job included creating and writing application notes, articles, papers, as well as customer support in person and on the phone. I also created and presented FAE training on new products I was also doing system level evaluation and qualification of Intel and competitor memory products. Skills All aspects of ASIC... Power Management Deep Sub-Micron VLSI... Working knowledge of... System and Silicon... Circuit design / System... Project Management Budgeting, Basic... Legal issues such as... Ability to work Legal... Strong interpersonal... ASIC SoC Semiconductors Mixed Signal VLSI Engineering EDA Engineering Management Product Development Business Development Analog Circuit Design PCIe Analog Embedded Systems See 10+ \u00a0 \u00a0 See less Skills  All aspects of ASIC... Power Management Deep Sub-Micron VLSI... Working knowledge of... System and Silicon... Circuit design / System... Project Management Budgeting, Basic... Legal issues such as... Ability to work Legal... Strong interpersonal... ASIC SoC Semiconductors Mixed Signal VLSI Engineering EDA Engineering Management Product Development Business Development Analog Circuit Design PCIe Analog Embedded Systems See 10+ \u00a0 \u00a0 See less All aspects of ASIC... Power Management Deep Sub-Micron VLSI... Working knowledge of... System and Silicon... Circuit design / System... Project Management Budgeting, Basic... Legal issues such as... Ability to work Legal... Strong interpersonal... ASIC SoC Semiconductors Mixed Signal VLSI Engineering EDA Engineering Management Product Development Business Development Analog Circuit Design PCIe Analog Embedded Systems See 10+ \u00a0 \u00a0 See less All aspects of ASIC... Power Management Deep Sub-Micron VLSI... Working knowledge of... System and Silicon... Circuit design / System... Project Management Budgeting, Basic... Legal issues such as... Ability to work Legal... Strong interpersonal... ASIC SoC Semiconductors Mixed Signal VLSI Engineering EDA Engineering Management Product Development Business Development Analog Circuit Design PCIe Analog Embedded Systems See 10+ \u00a0 \u00a0 See less Education Oregon State University Bachelor of Science (BS),  Electrical and Electronics Engineering 1976  \u2013 1980 Oregon State University Bachelor of Science (BS),  Electrical and Electronics Engineering 1976  \u2013 1980 Oregon State University Bachelor of Science (BS),  Electrical and Electronics Engineering 1976  \u2013 1980 Oregon State University Bachelor of Science (BS),  Electrical and Electronics Engineering 1976  \u2013 1980 Honors & Awards Corporate Achievement Award Intel July 1985 Worked in a team to convert 3 Multibus ASICs from one ASIC vendor to another for strategic reasons. Award for on time, first pass success.  Presidents Award NEC Electronics April 1993 Award for my work in a team (of 2) to define and market a PCI optimized ASIC for NEC Corporate Achievement Award Intel July 1985 Worked in a team to convert 3 Multibus ASICs from one ASIC vendor to another for strategic reasons. Award for on time, first pass success.  Corporate Achievement Award Intel July 1985 Worked in a team to convert 3 Multibus ASICs from one ASIC vendor to another for strategic reasons. Award for on time, first pass success.  Corporate Achievement Award Intel July 1985 Worked in a team to convert 3 Multibus ASICs from one ASIC vendor to another for strategic reasons. Award for on time, first pass success.  Presidents Award NEC Electronics April 1993 Award for my work in a team (of 2) to define and market a PCI optimized ASIC for NEC Presidents Award NEC Electronics April 1993 Award for my work in a team (of 2) to define and market a PCI optimized ASIC for NEC Presidents Award NEC Electronics April 1993 Award for my work in a team (of 2) to define and market a PCI optimized ASIC for NEC ", "Summary Extensive hardware design and test experience for a variety of digital systems including secure encryption products, secure packet routing, PCIe fabrics, Programmable Memory Controllers and pattern recognition reusable IP as well as experience with lab equipment, system design and debug both in the board level domain and the simulation domain. Strong communication and documentation skills including a background in procedural technical documentation, auditing and code reviews. Skills include System Verilog various scripting and programming languages as well as experience working with version control software, office applications, Visio, XILINX ISE/EDK, Synplify, Questa, Questa CDC, Synopsys tools, and linting tools. Summary Extensive hardware design and test experience for a variety of digital systems including secure encryption products, secure packet routing, PCIe fabrics, Programmable Memory Controllers and pattern recognition reusable IP as well as experience with lab equipment, system design and debug both in the board level domain and the simulation domain. Strong communication and documentation skills including a background in procedural technical documentation, auditing and code reviews. Skills include System Verilog various scripting and programming languages as well as experience working with version control software, office applications, Visio, XILINX ISE/EDK, Synplify, Questa, Questa CDC, Synopsys tools, and linting tools. Extensive hardware design and test experience for a variety of digital systems including secure encryption products, secure packet routing, PCIe fabrics, Programmable Memory Controllers and pattern recognition reusable IP as well as experience with lab equipment, system design and debug both in the board level domain and the simulation domain. Strong communication and documentation skills including a background in procedural technical documentation, auditing and code reviews. Skills include System Verilog various scripting and programming languages as well as experience working with version control software, office applications, Visio, XILINX ISE/EDK, Synplify, Questa, Questa CDC, Synopsys tools, and linting tools. Extensive hardware design and test experience for a variety of digital systems including secure encryption products, secure packet routing, PCIe fabrics, Programmable Memory Controllers and pattern recognition reusable IP as well as experience with lab equipment, system design and debug both in the board level domain and the simulation domain. Strong communication and documentation skills including a background in procedural technical documentation, auditing and code reviews. Skills include System Verilog various scripting and programming languages as well as experience working with version control software, office applications, Visio, XILINX ISE/EDK, Synplify, Questa, Questa CDC, Synopsys tools, and linting tools. Experience Component Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Chandler, Arizona, United States Micro-architectural design and implementation of reusable System Verilog RTL hardware (soft and hard IP) blocks for SoCs including memory controllers, PHYs, security blocks, pattern recognition engines and interconnect fabrics used in both low power and high performance products. Tools used in support of this work include Synopsys VCS, Questa CDC, Spyglass LP/DFT, Cadence Virtuoso, Microsoft Office/Visio et al. Principal FPGA Hardware Engineer Westinghouse Electric Company January 2011  \u2013  July 2011  (7 months) Scottsdale, Arizona, United States Team leader for and hardware design on an eight board Actel FPGA based system for nuclear power plant safety control systems including design, verification and documentation. This system used redundancy, optical interfaces and Magnetic RAM for resistance to failure in radioactive environments. My role included the digital design, documentation and review of existing hardware RTL, the creation and review of government certification documentation as well as project management to meet aggressive schedule targets with limited resources. Senior Hardware Engineer General Dynamics C4 Systems January 2004  \u2013  January 2011  (7 years 1 month) Scottsdale, Arizona, United States Worked from preliminary design to completion to update and enhance an existing secure packet router/DMA controller as part of a programmable cryptographic ASIC including extensive involvement in the certification process. Actively involved in designing, documenting and implementing various designs involving finite state machines, bus protocols, and packet routing for an ASIC target as well as FPGA programming with timing analysis and constraints of a FPGA based test board and board troubleshooting. Performed simulation testing of various hardware components using System Verilog and C models including the creation of a cryptography library based on NIST and FIPS standards for use in hardware testing such as large number prime generation, multiplication, exponentiation on values up to 4096 bits as well a host of routines for elliptic curve cryptography operations. The C models were co-simulated via the Verilog PLI with hooks into both ModelSim and VCS simulators. Certification included extensive code reviews and security test creation demonstrated in front of NSA with simulation waveforms to demonstrate various security features within the ASIC. Lead Calibration Technician Motorola May 1991  \u2013  August 2001  (10 years 4 months) Mesa, Arizona DESCRIPTION - Lead a calibration lab which included both management side cost/performance analysis and task delegation as well as technical work including: \nCalibrated, repaired and aligned analog and digital test and measuring equipment.. \nEquipment included oscilloscopes, semiconductor manufacturing equiment, signal generators, digital thermometers, power supplies and a wide range of other digital measurement instrumentation known as T&ME. \n \nField calibrated various test systems such as temperature handlers, network analyzers and large high speed, high frequency IC test systems.  \n \nCreated hundreds of step-by-step technical document procedures to calibrate new or poorly documented equipment.  \n \nWrote software programming code as well as programming the FLUKE METCAL automated IEEE calibration system to automate of calibration of equipment over serial and parallel interfaces. Component Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Chandler, Arizona, United States Micro-architectural design and implementation of reusable System Verilog RTL hardware (soft and hard IP) blocks for SoCs including memory controllers, PHYs, security blocks, pattern recognition engines and interconnect fabrics used in both low power and high performance products. Tools used in support of this work include Synopsys VCS, Questa CDC, Spyglass LP/DFT, Cadence Virtuoso, Microsoft Office/Visio et al. Component Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Chandler, Arizona, United States Micro-architectural design and implementation of reusable System Verilog RTL hardware (soft and hard IP) blocks for SoCs including memory controllers, PHYs, security blocks, pattern recognition engines and interconnect fabrics used in both low power and high performance products. Tools used in support of this work include Synopsys VCS, Questa CDC, Spyglass LP/DFT, Cadence Virtuoso, Microsoft Office/Visio et al. Principal FPGA Hardware Engineer Westinghouse Electric Company January 2011  \u2013  July 2011  (7 months) Scottsdale, Arizona, United States Team leader for and hardware design on an eight board Actel FPGA based system for nuclear power plant safety control systems including design, verification and documentation. This system used redundancy, optical interfaces and Magnetic RAM for resistance to failure in radioactive environments. My role included the digital design, documentation and review of existing hardware RTL, the creation and review of government certification documentation as well as project management to meet aggressive schedule targets with limited resources. Principal FPGA Hardware Engineer Westinghouse Electric Company January 2011  \u2013  July 2011  (7 months) Scottsdale, Arizona, United States Team leader for and hardware design on an eight board Actel FPGA based system for nuclear power plant safety control systems including design, verification and documentation. This system used redundancy, optical interfaces and Magnetic RAM for resistance to failure in radioactive environments. My role included the digital design, documentation and review of existing hardware RTL, the creation and review of government certification documentation as well as project management to meet aggressive schedule targets with limited resources. Senior Hardware Engineer General Dynamics C4 Systems January 2004  \u2013  January 2011  (7 years 1 month) Scottsdale, Arizona, United States Worked from preliminary design to completion to update and enhance an existing secure packet router/DMA controller as part of a programmable cryptographic ASIC including extensive involvement in the certification process. Actively involved in designing, documenting and implementing various designs involving finite state machines, bus protocols, and packet routing for an ASIC target as well as FPGA programming with timing analysis and constraints of a FPGA based test board and board troubleshooting. Performed simulation testing of various hardware components using System Verilog and C models including the creation of a cryptography library based on NIST and FIPS standards for use in hardware testing such as large number prime generation, multiplication, exponentiation on values up to 4096 bits as well a host of routines for elliptic curve cryptography operations. The C models were co-simulated via the Verilog PLI with hooks into both ModelSim and VCS simulators. Certification included extensive code reviews and security test creation demonstrated in front of NSA with simulation waveforms to demonstrate various security features within the ASIC. Senior Hardware Engineer General Dynamics C4 Systems January 2004  \u2013  January 2011  (7 years 1 month) Scottsdale, Arizona, United States Worked from preliminary design to completion to update and enhance an existing secure packet router/DMA controller as part of a programmable cryptographic ASIC including extensive involvement in the certification process. Actively involved in designing, documenting and implementing various designs involving finite state machines, bus protocols, and packet routing for an ASIC target as well as FPGA programming with timing analysis and constraints of a FPGA based test board and board troubleshooting. Performed simulation testing of various hardware components using System Verilog and C models including the creation of a cryptography library based on NIST and FIPS standards for use in hardware testing such as large number prime generation, multiplication, exponentiation on values up to 4096 bits as well a host of routines for elliptic curve cryptography operations. The C models were co-simulated via the Verilog PLI with hooks into both ModelSim and VCS simulators. Certification included extensive code reviews and security test creation demonstrated in front of NSA with simulation waveforms to demonstrate various security features within the ASIC. Lead Calibration Technician Motorola May 1991  \u2013  August 2001  (10 years 4 months) Mesa, Arizona DESCRIPTION - Lead a calibration lab which included both management side cost/performance analysis and task delegation as well as technical work including: \nCalibrated, repaired and aligned analog and digital test and measuring equipment.. \nEquipment included oscilloscopes, semiconductor manufacturing equiment, signal generators, digital thermometers, power supplies and a wide range of other digital measurement instrumentation known as T&ME. \n \nField calibrated various test systems such as temperature handlers, network analyzers and large high speed, high frequency IC test systems.  \n \nCreated hundreds of step-by-step technical document procedures to calibrate new or poorly documented equipment.  \n \nWrote software programming code as well as programming the FLUKE METCAL automated IEEE calibration system to automate of calibration of equipment over serial and parallel interfaces. Lead Calibration Technician Motorola May 1991  \u2013  August 2001  (10 years 4 months) Mesa, Arizona DESCRIPTION - Lead a calibration lab which included both management side cost/performance analysis and task delegation as well as technical work including: \nCalibrated, repaired and aligned analog and digital test and measuring equipment.. \nEquipment included oscilloscopes, semiconductor manufacturing equiment, signal generators, digital thermometers, power supplies and a wide range of other digital measurement instrumentation known as T&ME. \n \nField calibrated various test systems such as temperature handlers, network analyzers and large high speed, high frequency IC test systems.  \n \nCreated hundreds of step-by-step technical document procedures to calibrate new or poorly documented equipment.  \n \nWrote software programming code as well as programming the FLUKE METCAL automated IEEE calibration system to automate of calibration of equipment over serial and parallel interfaces. Skills RTL coding RTL design Information Security Verilog System Verification Electrical Engineering ASIC FPGA SystemVerilog Integrated Circuit... Hardware Simulations SoC Test Equipment Semiconductors Hardware Architecture Testing IC Debugging C ModelSim Analog Functional Verification Systems Design System Verilog RTL Design See 11+ \u00a0 \u00a0 See less Skills  RTL coding RTL design Information Security Verilog System Verification Electrical Engineering ASIC FPGA SystemVerilog Integrated Circuit... Hardware Simulations SoC Test Equipment Semiconductors Hardware Architecture Testing IC Debugging C ModelSim Analog Functional Verification Systems Design System Verilog RTL Design See 11+ \u00a0 \u00a0 See less RTL coding RTL design Information Security Verilog System Verification Electrical Engineering ASIC FPGA SystemVerilog Integrated Circuit... Hardware Simulations SoC Test Equipment Semiconductors Hardware Architecture Testing IC Debugging C ModelSim Analog Functional Verification Systems Design System Verilog RTL Design See 11+ \u00a0 \u00a0 See less RTL coding RTL design Information Security Verilog System Verification Electrical Engineering ASIC FPGA SystemVerilog Integrated Circuit... Hardware Simulations SoC Test Equipment Semiconductors Hardware Architecture Testing IC Debugging C ModelSim Analog Functional Verification Systems Design System Verilog RTL Design See 11+ \u00a0 \u00a0 See less Education Arizona State University Security of Mobile Ad-Hoc Networks , 3.67 2004  \u2013 2008 Completed course work for a MS degree but didn't complete thesis due to work conflicts Activities and Societies:\u00a0 Tau Beta Pi Engineering Honor Society Member\nConsortium for Embedded and Inter-Networking Technology (CEINT) Scholar Arizona State University Bachelor of Science and Engineering (B.S.E),  Computer Systems Engineering , 3.71 (out of 4.0) 2001  \u2013 2003 Activities and Societies:\u00a0 Consortium for Embedded and Inter-Networking Technology (CEINT) Scholar\nTau Beta Pi Engineering Honor Society Member Arizona State University Security of Mobile Ad-Hoc Networks , 3.67 2004  \u2013 2008 Completed course work for a MS degree but didn't complete thesis due to work conflicts Activities and Societies:\u00a0 Tau Beta Pi Engineering Honor Society Member\nConsortium for Embedded and Inter-Networking Technology (CEINT) Scholar Arizona State University Security of Mobile Ad-Hoc Networks , 3.67 2004  \u2013 2008 Completed course work for a MS degree but didn't complete thesis due to work conflicts Activities and Societies:\u00a0 Tau Beta Pi Engineering Honor Society Member\nConsortium for Embedded and Inter-Networking Technology (CEINT) Scholar Arizona State University Security of Mobile Ad-Hoc Networks , 3.67 2004  \u2013 2008 Completed course work for a MS degree but didn't complete thesis due to work conflicts Activities and Societies:\u00a0 Tau Beta Pi Engineering Honor Society Member\nConsortium for Embedded and Inter-Networking Technology (CEINT) Scholar Arizona State University Bachelor of Science and Engineering (B.S.E),  Computer Systems Engineering , 3.71 (out of 4.0) 2001  \u2013 2003 Activities and Societies:\u00a0 Consortium for Embedded and Inter-Networking Technology (CEINT) Scholar\nTau Beta Pi Engineering Honor Society Member Arizona State University Bachelor of Science and Engineering (B.S.E),  Computer Systems Engineering , 3.71 (out of 4.0) 2001  \u2013 2003 Activities and Societies:\u00a0 Consortium for Embedded and Inter-Networking Technology (CEINT) Scholar\nTau Beta Pi Engineering Honor Society Member Arizona State University Bachelor of Science and Engineering (B.S.E),  Computer Systems Engineering , 3.71 (out of 4.0) 2001  \u2013 2003 Activities and Societies:\u00a0 Consortium for Embedded and Inter-Networking Technology (CEINT) Scholar\nTau Beta Pi Engineering Honor Society Member ", "Skills Verilog Logic Design RTL design SoC ASIC VLSI Microprocessors Low-power Design Hardware Architecture Skills  Verilog Logic Design RTL design SoC ASIC VLSI Microprocessors Low-power Design Hardware Architecture Verilog Logic Design RTL design SoC ASIC VLSI Microprocessors Low-power Design Hardware Architecture Verilog Logic Design RTL design SoC ASIC VLSI Microprocessors Low-power Design Hardware Architecture ", "Experience DFX Component Engineer Intel Corporation January 2010  \u2013 Present (5 years 8 months) Austin, Texas Area Design front-end digital logic design for the design-for-test (DFT/DFD/DFX) features in large-scale 14nm Intel SoCs. With this digital design role I handle RTL design, debugging, minor architecture, timing, design automation (scripting), synthesis issues, and quality tools such as Spyglass, Lintra, and clock-domain crossings. Mobile Application Developer Self Employed September 2012  \u2013 Present (3 years) Austin, Texas Area Design, program, and create graphics for mobile games for Android and iOS in my spare time. I primarily use Unity3D and C# but have experience with native Android and Java. Embedded Systems Interface Designer Keterex July 2009  \u2013  February 2010  (8 months) Austin, Texas Area - Designed and programmed GUI applications to interface with and control Keterex embedded systems. \n- Created test systems and applications to execute pre-shipment functionality tests on embedded systems. Systems-Verification Intern Sun Microsystems May 2008  \u2013  August 2008  (4 months) Austin, Texas Area Learned the basics of System-Verilog and RTL validation. \nProgrammed Java-based GUIs programs to help verification engineers automatically generate test code. DFX Component Engineer Intel Corporation January 2010  \u2013 Present (5 years 8 months) Austin, Texas Area Design front-end digital logic design for the design-for-test (DFT/DFD/DFX) features in large-scale 14nm Intel SoCs. With this digital design role I handle RTL design, debugging, minor architecture, timing, design automation (scripting), synthesis issues, and quality tools such as Spyglass, Lintra, and clock-domain crossings. DFX Component Engineer Intel Corporation January 2010  \u2013 Present (5 years 8 months) Austin, Texas Area Design front-end digital logic design for the design-for-test (DFT/DFD/DFX) features in large-scale 14nm Intel SoCs. With this digital design role I handle RTL design, debugging, minor architecture, timing, design automation (scripting), synthesis issues, and quality tools such as Spyglass, Lintra, and clock-domain crossings. Mobile Application Developer Self Employed September 2012  \u2013 Present (3 years) Austin, Texas Area Design, program, and create graphics for mobile games for Android and iOS in my spare time. I primarily use Unity3D and C# but have experience with native Android and Java. Mobile Application Developer Self Employed September 2012  \u2013 Present (3 years) Austin, Texas Area Design, program, and create graphics for mobile games for Android and iOS in my spare time. I primarily use Unity3D and C# but have experience with native Android and Java. Embedded Systems Interface Designer Keterex July 2009  \u2013  February 2010  (8 months) Austin, Texas Area - Designed and programmed GUI applications to interface with and control Keterex embedded systems. \n- Created test systems and applications to execute pre-shipment functionality tests on embedded systems. Embedded Systems Interface Designer Keterex July 2009  \u2013  February 2010  (8 months) Austin, Texas Area - Designed and programmed GUI applications to interface with and control Keterex embedded systems. \n- Created test systems and applications to execute pre-shipment functionality tests on embedded systems. Systems-Verification Intern Sun Microsystems May 2008  \u2013  August 2008  (4 months) Austin, Texas Area Learned the basics of System-Verilog and RTL validation. \nProgrammed Java-based GUIs programs to help verification engineers automatically generate test code. Systems-Verification Intern Sun Microsystems May 2008  \u2013  August 2008  (4 months) Austin, Texas Area Learned the basics of System-Verilog and RTL validation. \nProgrammed Java-based GUIs programs to help verification engineers automatically generate test code. Languages English Native or bilingual proficiency German Elementary proficiency French Elementary proficiency English Native or bilingual proficiency German Elementary proficiency French Elementary proficiency English Native or bilingual proficiency German Elementary proficiency French Elementary proficiency Native or bilingual proficiency Elementary proficiency Elementary proficiency Skills RTL design Embedded Systems Verilog VLSI DFT Testing SoC Component Design RTL coding DFX Logic Design SystemVerilog VHDL Android Development Unity3D Mobile Games Perl Java SoC Design Android SQLite C# C Git TCL JTAG BIST Eclipse Memory Test Memory BIST Graphviz Unity Game Development Game Programming Mobile Game Development Mobile Application... Mobile Applications Debugging ClearCase Inkscape Autodesk Inventor See 26+ \u00a0 \u00a0 See less Skills  RTL design Embedded Systems Verilog VLSI DFT Testing SoC Component Design RTL coding DFX Logic Design SystemVerilog VHDL Android Development Unity3D Mobile Games Perl Java SoC Design Android SQLite C# C Git TCL JTAG BIST Eclipse Memory Test Memory BIST Graphviz Unity Game Development Game Programming Mobile Game Development Mobile Application... Mobile Applications Debugging ClearCase Inkscape Autodesk Inventor See 26+ \u00a0 \u00a0 See less RTL design Embedded Systems Verilog VLSI DFT Testing SoC Component Design RTL coding DFX Logic Design SystemVerilog VHDL Android Development Unity3D Mobile Games Perl Java SoC Design Android SQLite C# C Git TCL JTAG BIST Eclipse Memory Test Memory BIST Graphviz Unity Game Development Game Programming Mobile Game Development Mobile Application... Mobile Applications Debugging ClearCase Inkscape Autodesk Inventor See 26+ \u00a0 \u00a0 See less RTL design Embedded Systems Verilog VLSI DFT Testing SoC Component Design RTL coding DFX Logic Design SystemVerilog VHDL Android Development Unity3D Mobile Games Perl Java SoC Design Android SQLite C# C Git TCL JTAG BIST Eclipse Memory Test Memory BIST Graphviz Unity Game Development Game Programming Mobile Game Development Mobile Application... Mobile Applications Debugging ClearCase Inkscape Autodesk Inventor See 26+ \u00a0 \u00a0 See less Education The University of Texas at Austin B.S.,  Computer Engineering , 3.7 of 4.0 GPA 2006  \u2013 2010 Activities and Societies:\u00a0 Texas Crew ,  Texas Ballroom The University of Texas at Austin B.S.,  Computer Engineering , 3.7 of 4.0 GPA 2006  \u2013 2010 Activities and Societies:\u00a0 Texas Crew ,  Texas Ballroom The University of Texas at Austin B.S.,  Computer Engineering , 3.7 of 4.0 GPA 2006  \u2013 2010 Activities and Societies:\u00a0 Texas Crew ,  Texas Ballroom The University of Texas at Austin B.S.,  Computer Engineering , 3.7 of 4.0 GPA 2006  \u2013 2010 Activities and Societies:\u00a0 Texas Crew ,  Texas Ballroom Honors & Awards Second place in the 2010 I.E.T. \"Present Around the World\"\u200b America's-level Competition Institution of Engineering and Technology (IET) September 2010 The IET society holds a presentation competition every year that judges presentation skills and public speaking ability. In 2010 I won first place in the Texas regional competition, and progressed to get 2nd place in the America's competition in Ottawa, Canada. This level consisted of competitors from across the U.S, South America, Canada, and the Caribbean. For the presentation I shared details about the senior design project built by myself and three others over 2009-2010. Second place in the 2010 I.E.T. \"Present Around the World\"\u200b America's-level Competition Institution of Engineering and Technology (IET) September 2010 The IET society holds a presentation competition every year that judges presentation skills and public speaking ability. In 2010 I won first place in the Texas regional competition, and progressed to get 2nd place in the America's competition in Ottawa, Canada. This level consisted of competitors from across the U.S, South America, Canada, and the Caribbean. For the presentation I shared details about the senior design project built by myself and three others over 2009-2010. Second place in the 2010 I.E.T. \"Present Around the World\"\u200b America's-level Competition Institution of Engineering and Technology (IET) September 2010 The IET society holds a presentation competition every year that judges presentation skills and public speaking ability. In 2010 I won first place in the Texas regional competition, and progressed to get 2nd place in the America's competition in Ottawa, Canada. This level consisted of competitors from across the U.S, South America, Canada, and the Caribbean. For the presentation I shared details about the senior design project built by myself and three others over 2009-2010. Second place in the 2010 I.E.T. \"Present Around the World\"\u200b America's-level Competition Institution of Engineering and Technology (IET) September 2010 The IET society holds a presentation competition every year that judges presentation skills and public speaking ability. In 2010 I won first place in the Texas regional competition, and progressed to get 2nd place in the America's competition in Ottawa, Canada. This level consisted of competitors from across the U.S, South America, Canada, and the Caribbean. For the presentation I shared details about the senior design project built by myself and three others over 2009-2010. ", "Skills RTL verification DFT SystemVerilog Skills  RTL verification DFT SystemVerilog RTL verification DFT SystemVerilog RTL verification DFT SystemVerilog ", "Experience Sr. Hardware Component Engineer at Intel Corporation Intel Corporation April 2014  \u2013 Present (1 year 5 months) Folsom, California Hardware Engineer Intel Corporation April 2007  \u2013  September 2014  (7 years 6 months) Israel Back-End Design \nFront-End Design \nmArchitecture Design Founder & Owner RNE Enterprises Inc 2004  \u2013  2006  (2 years) United States Sr. Hardware Component Engineer at Intel Corporation Intel Corporation April 2014  \u2013 Present (1 year 5 months) Folsom, California Sr. Hardware Component Engineer at Intel Corporation Intel Corporation April 2014  \u2013 Present (1 year 5 months) Folsom, California Hardware Engineer Intel Corporation April 2007  \u2013  September 2014  (7 years 6 months) Israel Back-End Design \nFront-End Design \nmArchitecture Design Hardware Engineer Intel Corporation April 2007  \u2013  September 2014  (7 years 6 months) Israel Back-End Design \nFront-End Design \nmArchitecture Design Founder & Owner RNE Enterprises Inc 2004  \u2013  2006  (2 years) United States Founder & Owner RNE Enterprises Inc 2004  \u2013  2006  (2 years) United States Languages English Hebrew English Hebrew English Hebrew Skills VLSI Backend Development Front-end Design Verilog HDL Designer RTL ModelSim C++ Java Perl Script Static Timing Analysis Unix Shell Scripting Verdi Microsoft Office Skills  VLSI Backend Development Front-end Design Verilog HDL Designer RTL ModelSim C++ Java Perl Script Static Timing Analysis Unix Shell Scripting Verdi Microsoft Office VLSI Backend Development Front-end Design Verilog HDL Designer RTL ModelSim C++ Java Perl Script Static Timing Analysis Unix Shell Scripting Verdi Microsoft Office VLSI Backend Development Front-end Design Verilog HDL Designer RTL ModelSim C++ Java Perl Script Static Timing Analysis Unix Shell Scripting Verdi Microsoft Office Education Technion - Israel Institute of Technology Bachelor of Science (BSc),  Computer Engineering 2005  \u2013 2009 Technion - Israel Institute of Technology Bachelor of Science (BSc),  Computer Engineering 2005  \u2013 2009 Technion - Israel Institute of Technology Bachelor of Science (BSc),  Computer Engineering 2005  \u2013 2009 Technion - Israel Institute of Technology Bachelor of Science (BSc),  Computer Engineering 2005  \u2013 2009 "]}