`default_nettype id_0
package id_0;
  typedef enum logic {
    id_0,
    id_0,
    id_0,
    id_0[1] = (id_0),
    id_0,
    id_0 = 1
  } [id_1 : id_1] id_0;
endpackage
module module_2 (
    input [1 : id_1[id_0  |  id_0]] id_3,
    id_4,
    output logic id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    output logic id_10,
    id_11
);
  id_12 id_13 (
      1'b0,
      .id_12(id_4)
  );
  logic id_14;
  always @(posedge 1'b0 or posedge id_6) begin
    if (id_12)
      if ((1)) begin
        id_12[id_11] <= id_14;
      end else begin
        id_15 <= 1;
      end
    else begin
      id_15 <= (id_15);
    end
  end
endmodule
