##############################################################################
#
# Cortex M4 Structural Core Self Test (SCST) Library
# Test Report generated on: 21. Feb 2020, 14:31:17
# Tested compiler: IAR compiler v. 8.11.2
#
##############################################################################

-------------------------------------------------------------------
Execution of tests M4_SCST_EXECUTION_TIME_REPORT_RAM skipped
according to the settings in config.cmm file
-------------------------------------------------------------------

-------------------------------------------------------------------
Execution of tests M4_SCST_EXECUTION_TIME_REPORT_FLASH skipped
according to the settings in config.cmm file
-------------------------------------------------------------------

-------------------------------------------------------------------
Execution of tests M4_SCST_ATOMIC_LATENCY_TIME_REPORT_RAM skipped
according to the settings in config.cmm file
-------------------------------------------------------------------

-------------------------------------------------------------------
Execution of tests M4_SCST_ATOMIC_LATENCY_TIME_REPORT_FLASH skipped
according to the settings in config.cmm file
-------------------------------------------------------------------

-------------------------------------------------------------------
Execution of tests M4_SCST_ATOMIC_STASK_USED skipped
according to the settings in config.cmm file
-------------------------------------------------------------------

-------------------------------------------------------------------
Start executing tests M4_SCST_UT_T01:
-------------------------------------------------------------------

Request execution of test: m4_scst_exception_test_svc
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x000012E0)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x000012E0
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x000012E0 . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x000012E0)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x000012E0
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x000012E0 . Check passed.

Request execution of test: m4_scst_exception_test_pendsv
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x00000E7C)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x00000E7C
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x00000E7C . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x00000E7C)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x00000E7C
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x00000E7C . Check passed.

Request execution of test: m4_scst_exception_test_systick
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x000006EA)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x000006EA
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x000006EA . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x000006EA)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x000006EA
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x000006EA . Check passed.

Request execution of test: m4_scst_exception_hard_fault1
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x00000D89)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x00000D89
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x00000D89 . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x00000D89)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x00000D89
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x00000D89 . Check passed.

Request execution of test: m4_scst_exception_hard_fault2
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x00001A69)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x00001A69
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x00001A69 . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x00001A69)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x00001A69
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x00001A69 . Check passed.

Request execution of test: m4_scst_exception_usage_fault
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x0000205A)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x0000205A
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x0000205A . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x0000205A)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x0000205A
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x0000205A . Check passed.

Request execution of test: m4_scst_exception_mem_fault
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x00000C3B)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x00000C3B
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x00000C3B . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x00000C3B)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x00000C3B
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x00000C3B . Check passed.

Request execution of test: m4_scst_exception_bus_fault
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x00000FE3)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x00000FE3
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x00000FE3 . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x00000FE3)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x00000FE3
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x00000FE3 . Check passed.

Request execution of test: m4_scst_exception_test_nmihf
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x0000256C)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x0000256C
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x0000256C . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x0000256C)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x0000256C
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x0000256C . Check passed.

Request execution of test: m4_scst_exception_test_tail_chain
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x00002784)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x00002784
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x00002784 . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x00002784)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x00002784
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x00002784 . Check passed.

Request execution of test: m4_scst_exception_test_masking
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x00002B88)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x00002B88
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x00002B88 . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x00002B88)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x00002B88
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x00002B88 . Check passed.

Request execution of test: m4_scst_exception_test_handler_thread
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x0000302F)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x0000302F
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x0000302F . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x0000302F)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x0000302F
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x0000302F . Check passed.

Request execution of test: m4_scst_regbank_test4
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x000047DB)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x000047DB
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x000047DB . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x000047DB)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x000047DB
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x000047DB . Check passed.

Request execution of test: m4_scst_alu_test7
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x00001C21)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x00001C21
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x00001C21 . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x00001C21)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x00001C21
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x00001C21 . Check passed.

Request execution of test: m4_scst_branch_test3
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x7E256E6B)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x7E256E6B
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x7E256E6B . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x7E256E6B)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x7E256E6B
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x7E256E6B . Check passed.

Request execution of test: m4_scst_status_test3
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x00003A0E)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x00003A0E
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x00003A0E . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x00003A0E)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x00003A0E
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x00003A0E . Check passed.

Request execution of test: m4_scst_regbank_test6
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0xB91BDE95)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0xB91BDE95
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0xB91BDE95 . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0xB91BDE95)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0xB91BDE95
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0xB91BDE95 . Check passed.

Request execution of test: m4_scst_fetch_test
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0xB14D3A0D)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0xB14D3A0D
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0xB14D3A0D . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0xB14D3A0D)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0xB14D3A0D
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0xB14D3A0D . Check passed.

Request execution of test: m4_scst_loadstore_test6
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0xC19005EE)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0xC19005EE
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0xC19005EE . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0xC19005EE)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0xC19005EE
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0xC19005EE . Check passed.

Request execution of test: m4_scst_loadstore_test1
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0xC63C044C)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0xC63C044C
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0xC63C044C . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0xC63C044C)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0xC63C044C
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0xC63C044C . Check passed.

Request execution of test: m4_scst_loadstore_test2
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0xAE1D1D83)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0xAE1D1D83
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0xAE1D1D83 . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0xAE1D1D83)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0xAE1D1D83
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0xAE1D1D83 . Check passed.

Request execution of test: m4_scst_loadstore_test3
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x5B80787E)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x5B80787E
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x5B80787E . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x5B80787E)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x5B80787E
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x5B80787E . Check passed.

Request execution of test: m4_scst_loadstore_test4
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x618271EE)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x618271EE
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x618271EE . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x618271EE)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x618271EE
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x618271EE . Check passed.

Request execution of test: m4_scst_loadstore_test5
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0xF61A1F74)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0xF61A1F74
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0xF61A1F74 . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0xF61A1F74)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0xF61A1F74
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0xF61A1F74 . Check passed.

Request execution of test: m4_scst_regbank_test1
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0xE35DF821)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0xE35DF821
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0xE35DF821 . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0xE35DF821)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0xE35DF821
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0xE35DF821 . Check passed.

Request execution of test: m4_scst_regbank_test2
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x28D6AF31)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x28D6AF31
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x28D6AF31 . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x28D6AF31)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x28D6AF31
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x28D6AF31 . Check passed.

Request execution of test: m4_scst_regbank_test3
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0xC726A3D2)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0xC726A3D2
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0xC726A3D2 . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0xC726A3D2)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0xC726A3D2
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0xC726A3D2 . Check passed.

Request execution of test: m4_scst_regbank_test5
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x00001AC7)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x00001AC7
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x00001AC7 . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x00001AC7)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x00001AC7
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x00001AC7 . Check passed.

Request execution of test: m4_scst_mac_test1
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x0000A828)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x0000A828
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x0000A828 . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x0000A828)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x0000A828
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x0000A828 . Check passed.

Request execution of test: m4_scst_mac_test2
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x00011B11)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x00011B11
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x00011B11 . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x00011B11)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x00011B11
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x00011B11 . Check passed.

Request execution of test: m4_scst_alu_test1
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x00002C09)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x00002C09
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x00002C09 . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x00002C09)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x00002C09
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x00002C09 . Check passed.

Request execution of test: m4_scst_alu_test2
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x0000ADEF)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x0000ADEF
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x0000ADEF . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x0000ADEF)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x0000ADEF
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x0000ADEF . Check passed.

Request execution of test: m4_scst_alu_test3
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x00003F51)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x00003F51
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x00003F51 . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x00003F51)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x00003F51
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x00003F51 . Check passed.

Request execution of test: m4_scst_alu_test4
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x00008C65)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x00008C65
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x00008C65 . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x00008C65)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x00008C65
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x00008C65 . Check passed.

Request execution of test: m4_scst_alu_test5
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x00006E5A)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x00006E5A
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x00006E5A . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x00006E5A)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x00006E5A
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x00006E5A . Check passed.

Request execution of test: m4_scst_alu_test6
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x00002022)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x00002022
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x00002022 . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x00002022)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x00002022
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x00002022 . Check passed.

Request execution of test: m4_scst_simdsat_test1
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x1C464F74)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x1C464F74
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x1C464F74 . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x1C464F74)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x1C464F74
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x1C464F74 . Check passed.

Request execution of test: m4_scst_simdsat_test2
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x78C61FF0)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x78C61FF0
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x78C61FF0 . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x78C61FF0)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x78C61FF0
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x78C61FF0 . Check passed.

Request execution of test: m4_scst_simdsat_test3
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x24CA596B)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x24CA596B
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x24CA596B . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x24CA596B)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x24CA596B
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x24CA596B . Check passed.

Request execution of test: m4_scst_simdsat_test4
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0xC4527367)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0xC4527367
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0xC4527367 . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0xC4527367)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0xC4527367
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0xC4527367 . Check passed.

Request execution of test: m4_scst_branch_test1
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x38A82153)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x38A82153
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x38A82153 . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x38A82153)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x38A82153
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x38A82153 . Check passed.

Request execution of test: m4_scst_branch_test2
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x53273023)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x53273023
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x53273023 . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x53273023)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x53273023
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x53273023 . Check passed.

Request execution of test: m4_scst_status_test1
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x17A3FF6A)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x17A3FF6A
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x17A3FF6A . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x17A3FF6A)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x17A3FF6A
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x17A3FF6A . Check passed.

Request execution of test: m4_scst_status_test2
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution... (expected test execution result: 0x75DB236C)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x75DB236C
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x75DB236C . Check passed.
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution... (expected test execution result: 0x75DB236C)
M4_SCST_UT_T01: Test execution complete. Actual test execution result: 0x75DB236C
M4_SCST_UT_T01: Test execution result correct. Check passed.
M4_SCST_UT_T01: Actual accumulated signature: 0x75DB236C . Check passed.

-------------------------------------------------------------------
Start executing tests M4_SCST_UT_T02:
-------------------------------------------------------------------

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 1...
Start test execution...
Check R4 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R5 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R6 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R7 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R8 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R9 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R10 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R11 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check R12 content. Expected/original: 0xA5A5A5A5, actual: 0xA5A5A5A5
Check CONTROL content. Expected/original: 0x0, actual: 0x00000000
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x0 actual: 0x00000000
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Initializing registers to initial content set 2...
Start test execution...
Check R4 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R5 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R6 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R7 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R8 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R9 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R10 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R11 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check R12 content. Expected/original: 0x5A5A5A5A, actual: 0x5A5A5A5A
Check CONTROL content. Expected/original: 0x2, actual: 0x00000002
Original content of all registers was restored correctly. Check passed.
M4_SCST_UT_T02: Check FAULTMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check PRIMASK content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check BASEPRI content. Expected/original: 0x10 actual: 0x00000010
M4_SCST_UT_T02: Check VTOR content. Expected/original: 0x11600 actual: 0x00011600
M4_SCST_UT_T02: Check ICSR content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check CCR content. Expected/original: 0x1 actual: 0x00000001
M4_SCST_UT_T02: Check SHPR1 content. Expected/original:0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR2 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHPR3 content. Expected/original: 0x0 actual: 0x00000000
M4_SCST_UT_T02: Check SHCSR content. Expected/original: 0x70000 actual: 0x00070000

-------------------------------------------------------------------
Start executing tests M4_SCST_UT_T03:
-------------------------------------------------------------------
Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_exception_test_svc
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_exception_test_pendsv
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_exception_test_systick
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_exception_hard_fault1
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_exception_hard_fault2
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_exception_usage_fault
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_exception_mem_fault
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_exception_bus_fault
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_exception_test_nmihf
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_exception_test_tail_chain
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_exception_test_masking
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_exception_test_handler_thread
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_regbank_test4
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_alu_test7
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_branch_test3
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_status_test3
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_regbank_test6
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_fetch_test
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_loadstore_test6
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_loadstore_test1
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_loadstore_test2
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_loadstore_test3
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_loadstore_test4
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_loadstore_test5
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_regbank_test1
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_regbank_test2
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_regbank_test3
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_regbank_test5
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_mac_test1
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_mac_test2
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_alu_test1
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_alu_test2
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_alu_test3
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_alu_test4
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_alu_test5
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_alu_test6
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_simdsat_test1
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_simdsat_test2
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_simdsat_test3
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_simdsat_test4
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_branch_test1
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_branch_test2
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_status_test1
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

Place breakpoint at the location where before a core test execution (within a test shell): P:0xFDE2
Request execution of atomic test: m4_scst_status_test2
Start core test execution...
Set READ/WRITE breakpoint to the region C:0x00000000--,C:1039.for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x140F--,C:5135., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x440F--,C:17423., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x640F--,C:536838143., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x1FFF8FFF--,C:536895487., for detecting illegal memory access
Set READ/WRITE breakpoint to the region C:0x20006FFF--,C:0xFFFFFFFF, for detecting illegal memory access
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No unintended memory access was identified during core test execution. Check passed.

-------------------------------------------------------------------
Start executing tests M4_SCST_UT_T05:
-------------------------------------------------------------------
Place breakpoint at the location where after variable icst_cfm is set: P:0xFD8E
Modify value of variable icst_cfm (from 0xD68B3EC4U to 0x0) to create an illegal opcode situation
Place breakpoint at the location of corresponding user ISR: UsageFault_Handler(P:0x10410)
Stopped at correct address
The breakpoint was reached UsageFault_Handler. Check passed.
Stopped at correct address
Execution successfully return to user control. Check passed.

-------------------------------------------------------------------
Start executing tests M4_SCST_UT_T06:
-------------------------------------------------------------------
M4_SCST_UT_T06: Request execution of test m4_scst_branch_test3
Modify value of variable m4_scst_fault_inject_test_index
Start core test execution...
Start test execution... (expected content of m4_scst_fault_inject_value of :0x2D6D7B4A)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x2D6D7B4A
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x2D6D7B4A . Check passed.
Execute this once more to check that the fault wasn't injected'
Start test execution... (expected test execution result:0x7E256E6B)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x7E256E6B
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x7E256E6B . Check passed.
M4_SCST_UT_T06: Request execution of test m4_scst_regbank_test6
Modify value of variable m4_scst_fault_inject_test_index
Start core test execution...
Start test execution... (expected content of m4_scst_fault_inject_value of :0xEA53CBB4)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0xEA53CBB4
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0xEA53CBB4 . Check passed.
Execute this once more to check that the fault wasn't injected'
Start test execution... (expected test execution result:0xB91BDE95)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0xB91BDE95
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0xB91BDE95 . Check passed.
M4_SCST_UT_T06: Request execution of test m4_scst_loadstore_test6
Modify value of variable m4_scst_fault_inject_test_index
Start core test execution...
Start test execution... (expected content of m4_scst_fault_inject_value of :0x92D810CF)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x92D810CF
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x92D810CF . Check passed.
Execute this once more to check that the fault wasn't injected'
Start test execution... (expected test execution result:0xC19005EE)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0xC19005EE
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0xC19005EE . Check passed.
M4_SCST_UT_T06: Request execution of test m4_scst_loadstore_test1
Modify value of variable m4_scst_fault_inject_test_index
Start core test execution...
Start test execution... (expected content of m4_scst_fault_inject_value of :0x9574116D)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x9574116D
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x9574116D . Check passed.
Execute this once more to check that the fault wasn't injected'
Start test execution... (expected test execution result:0xC63C044C)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0xC63C044C
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0xC63C044C . Check passed.
M4_SCST_UT_T06: Request execution of test m4_scst_loadstore_test2
Modify value of variable m4_scst_fault_inject_test_index
Start core test execution...
Start test execution... (expected content of m4_scst_fault_inject_value of :0xFD5508A2)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0xFD5508A2
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0xFD5508A2 . Check passed.
Execute this once more to check that the fault wasn't injected'
Start test execution... (expected test execution result:0xAE1D1D83)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0xAE1D1D83
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0xAE1D1D83 . Check passed.
M4_SCST_UT_T06: Request execution of test m4_scst_loadstore_test3
Modify value of variable m4_scst_fault_inject_test_index
Start core test execution...
Start test execution... (expected content of m4_scst_fault_inject_value of :0x08C86D5F)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x08C86D5F
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x08C86D5F . Check passed.
Execute this once more to check that the fault wasn't injected'
Start test execution... (expected test execution result:0x5B80787E)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x5B80787E
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x5B80787E . Check passed.
M4_SCST_UT_T06: Request execution of test m4_scst_loadstore_test4
Modify value of variable m4_scst_fault_inject_test_index
Start core test execution...
Start test execution... (expected content of m4_scst_fault_inject_value of :0x32CA64CF)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x32CA64CF
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x32CA64CF . Check passed.
Execute this once more to check that the fault wasn't injected'
Start test execution... (expected test execution result:0x618271EE)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x618271EE
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x618271EE . Check passed.
M4_SCST_UT_T06: Request execution of test m4_scst_loadstore_test5
Modify value of variable m4_scst_fault_inject_test_index
Start core test execution...
Start test execution... (expected content of m4_scst_fault_inject_value of :0xA5520A55)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0xA5520A55
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0xA5520A55 . Check passed.
Execute this once more to check that the fault wasn't injected'
Start test execution... (expected test execution result:0xF61A1F74)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0xF61A1F74
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0xF61A1F74 . Check passed.
M4_SCST_UT_T06: Request execution of test m4_scst_regbank_test1
Modify value of variable m4_scst_fault_inject_test_index
Start core test execution...
Start test execution... (expected content of m4_scst_fault_inject_value of :0xB015ED00)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0xB015ED00
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0xB015ED00 . Check passed.
Execute this once more to check that the fault wasn't injected'
Start test execution... (expected test execution result:0xE35DF821)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0xE35DF821
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0xE35DF821 . Check passed.
M4_SCST_UT_T06: Request execution of test m4_scst_regbank_test2
Modify value of variable m4_scst_fault_inject_test_index
Start core test execution...
Start test execution... (expected content of m4_scst_fault_inject_value of :0x7B9EBA10)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x7B9EBA10
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x7B9EBA10 . Check passed.
Execute this once more to check that the fault wasn't injected'
Start test execution... (expected test execution result:0x28D6AF31)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x28D6AF31
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x28D6AF31 . Check passed.
M4_SCST_UT_T06: Request execution of test m4_scst_regbank_test3
Modify value of variable m4_scst_fault_inject_test_index
Start core test execution...
Start test execution... (expected content of m4_scst_fault_inject_value of :0x946EB6F3)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x946EB6F3
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x946EB6F3 . Check passed.
Execute this once more to check that the fault wasn't injected'
Start test execution... (expected test execution result:0xC726A3D2)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0xC726A3D2
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0xC726A3D2 . Check passed.
M4_SCST_UT_T06: Request execution of test m4_scst_regbank_test5
Modify value of variable m4_scst_fault_inject_test_index
Start core test execution...
Start test execution... (expected content of m4_scst_fault_inject_value of :0x53480FE6)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x53480FE6
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x53480FE6 . Check passed.
Execute this once more to check that the fault wasn't injected'
Start test execution... (expected test execution result:0x00001AC7)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x00001AC7
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x00001AC7 . Check passed.
M4_SCST_UT_T06: Request execution of test m4_scst_mac_test1
Modify value of variable m4_scst_fault_inject_test_index
Start core test execution...
Start test execution... (expected content of m4_scst_fault_inject_value of :0x5348BD09)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x5348BD09
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x5348BD09 . Check passed.
Execute this once more to check that the fault wasn't injected'
Start test execution... (expected test execution result:0x0000A828)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x0000A828
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x0000A828 . Check passed.
M4_SCST_UT_T06: Request execution of test m4_scst_mac_test2
Modify value of variable m4_scst_fault_inject_test_index
Start core test execution...
Start test execution... (expected content of m4_scst_fault_inject_value of :0x53490E30)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x53490E30
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x53490E30 . Check passed.
Execute this once more to check that the fault wasn't injected'
Start test execution... (expected test execution result:0x00011B11)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x00011B11
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x00011B11 . Check passed.
M4_SCST_UT_T06: Request execution of test m4_scst_alu_test1
Modify value of variable m4_scst_fault_inject_test_index
Start core test execution...
Start test execution... (expected content of m4_scst_fault_inject_value of :0x53483928)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x53483928
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x53483928 . Check passed.
Execute this once more to check that the fault wasn't injected'
Start test execution... (expected test execution result:0x00002C09)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x00002C09
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x00002C09 . Check passed.
M4_SCST_UT_T06: Request execution of test m4_scst_alu_test2
Modify value of variable m4_scst_fault_inject_test_index
Start core test execution...
Start test execution... (expected content of m4_scst_fault_inject_value of :0x5348B8CE)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x5348B8CE
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x5348B8CE . Check passed.
Execute this once more to check that the fault wasn't injected'
Start test execution... (expected test execution result:0x0000ADEF)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x0000ADEF
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x0000ADEF . Check passed.
M4_SCST_UT_T06: Request execution of test m4_scst_alu_test3
Modify value of variable m4_scst_fault_inject_test_index
Start core test execution...
Start test execution... (expected content of m4_scst_fault_inject_value of :0x53482A70)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x53482A70
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x53482A70 . Check passed.
Execute this once more to check that the fault wasn't injected'
Start test execution... (expected test execution result:0x00003F51)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x00003F51
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x00003F51 . Check passed.
M4_SCST_UT_T06: Request execution of test m4_scst_alu_test4
Modify value of variable m4_scst_fault_inject_test_index
Start core test execution...
Start test execution... (expected content of m4_scst_fault_inject_value of :0x53489944)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x53489944
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x53489944 . Check passed.
Execute this once more to check that the fault wasn't injected'
Start test execution... (expected test execution result:0x00008C65)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x00008C65
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x00008C65 . Check passed.
M4_SCST_UT_T06: Request execution of test m4_scst_alu_test5
Modify value of variable m4_scst_fault_inject_test_index
Start core test execution...
Start test execution... (expected content of m4_scst_fault_inject_value of :0x53487B7B)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x53487B7B
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x53487B7B . Check passed.
Execute this once more to check that the fault wasn't injected'
Start test execution... (expected test execution result:0x00006E5A)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x00006E5A
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x00006E5A . Check passed.
M4_SCST_UT_T06: Request execution of test m4_scst_alu_test6
Modify value of variable m4_scst_fault_inject_test_index
Start core test execution...
Start test execution... (expected content of m4_scst_fault_inject_value of :0x53483503)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x53483503
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x53483503 . Check passed.
Execute this once more to check that the fault wasn't injected'
Start test execution... (expected test execution result:0x00002022)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x00002022
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x00002022 . Check passed.
M4_SCST_UT_T06: Request execution of test m4_scst_simdsat_test1
Modify value of variable m4_scst_fault_inject_test_index
Start core test execution...
Start test execution... (expected content of m4_scst_fault_inject_value of :0x4F0E5A55)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x4F0E5A55
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x4F0E5A55 . Check passed.
Execute this once more to check that the fault wasn't injected'
Start test execution... (expected test execution result:0x1C464F74)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x1C464F74
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x1C464F74 . Check passed.
M4_SCST_UT_T06: Request execution of test m4_scst_simdsat_test2
Modify value of variable m4_scst_fault_inject_test_index
Start core test execution...
Start test execution... (expected content of m4_scst_fault_inject_value of :0x2B8E0AD1)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x2B8E0AD1
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x2B8E0AD1 . Check passed.
Execute this once more to check that the fault wasn't injected'
Start test execution... (expected test execution result:0x78C61FF0)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x78C61FF0
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x78C61FF0 . Check passed.
M4_SCST_UT_T06: Request execution of test m4_scst_simdsat_test3
Modify value of variable m4_scst_fault_inject_test_index
Start core test execution...
Start test execution... (expected content of m4_scst_fault_inject_value of :0x77824C4A)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x77824C4A
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x77824C4A . Check passed.
Execute this once more to check that the fault wasn't injected'
Start test execution... (expected test execution result:0x24CA596B)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x24CA596B
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x24CA596B . Check passed.
M4_SCST_UT_T06: Request execution of test m4_scst_simdsat_test4
Modify value of variable m4_scst_fault_inject_test_index
Start core test execution...
Start test execution... (expected content of m4_scst_fault_inject_value of :0x971A6646)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x971A6646
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x971A6646 . Check passed.
Execute this once more to check that the fault wasn't injected'
Start test execution... (expected test execution result:0xC4527367)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0xC4527367
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0xC4527367 . Check passed.
M4_SCST_UT_T06: Request execution of test m4_scst_branch_test1
Modify value of variable m4_scst_fault_inject_test_index
Start core test execution...
Start test execution... (expected content of m4_scst_fault_inject_value of :0x6BE03472)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x6BE03472
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x6BE03472 . Check passed.
Execute this once more to check that the fault wasn't injected'
Start test execution... (expected test execution result:0x38A82153)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x38A82153
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x38A82153 . Check passed.
M4_SCST_UT_T06: Request execution of test m4_scst_branch_test2
Modify value of variable m4_scst_fault_inject_test_index
Start core test execution...
Start test execution... (expected content of m4_scst_fault_inject_value of :0x006F2502)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x006F2502
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x006F2502 . Check passed.
Execute this once more to check that the fault wasn't injected'
Start test execution... (expected test execution result:0x53273023)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x53273023
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x53273023 . Check passed.
M4_SCST_UT_T06: Request execution of test m4_scst_status_test1
Modify value of variable m4_scst_fault_inject_test_index
Start core test execution...
Start test execution... (expected content of m4_scst_fault_inject_value of :0x44EBEA4B)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x44EBEA4B
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x44EBEA4B . Check passed.
Execute this once more to check that the fault wasn't injected'
Start test execution... (expected test execution result:0x17A3FF6A)
M4_SCST_UT_T06: Test execution complete. Actual test execution result:0x17A3FF6A
M4_SCST_UT_T06: Test execution result correct. Check passed.
M4_SCST_UT_T06: Actual accumulated signature: 0x17A3FF6A . Check passed.

-------------------------------------------------------------------
Start executing tests M4_SCST_UT_T07:
-------------------------------------------------------------------
Request execution of the test m4_scst_exception_test_svc
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_exception_test_pendsv
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_exception_test_systick
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_exception_hard_fault1
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_exception_hard_fault2
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_exception_usage_fault
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_exception_mem_fault
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_exception_bus_fault
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_exception_test_nmihf
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_exception_test_tail_chain
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_exception_test_masking
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_exception_test_handler_thread
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_regbank_test4
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_alu_test7
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_branch_test3
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_status_test3
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_regbank_test6
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_fetch_test
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_loadstore_test6
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_loadstore_test1
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_loadstore_test2
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_loadstore_test3
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_loadstore_test4
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_loadstore_test5
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_regbank_test1
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_regbank_test2
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_regbank_test3
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_regbank_test5
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_mac_test1
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_mac_test2
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_alu_test1
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_alu_test2
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_alu_test3
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_alu_test4
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_alu_test5
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_alu_test6
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_simdsat_test1
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_simdsat_test2
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_simdsat_test3
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_simdsat_test4
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_branch_test1
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_branch_test2
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_status_test1
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.
Request execution of the test m4_scst_status_test2
M4_SCST_UT_T07: Check content of m4_scst_test_was_interrupted variable (must be zero)..
M4_SCST_UT_T07: m4_scst_test_was_interrupted variable is 0 . Check passed.

-------------------------------------------------------------------
Start executing tests M4_SCST_UT_T09:
-------------------------------------------------------------------
Start core test execution of test: m4_scst_status_test2
Stopped at correct address
Continue core test execution...
Check position of PC: should be at the location where test shell returns control to application (P:0x11A66)
Stopped at correct address
M4_SCST_UT_T09: Check content of m4_scst_test_was_interrupted variable (must be zero)...
M4_SCST_UT_T09: m4_scst_test_was_interrupted variable is 0 . Check passed.
M4_SCST_UT_T09: Check content of m4_scst_last_executed_test_number variable ((must be: 0x2C)
M4_SCST_UT_T09: m4_scst_last_executed_test_number variable is 0x2B . Check passed.
M4_SCST_UT_T09: Check content of return value in R0 register (must not be 0xFF121212)...
M4_SCST_UT_T09: R0 register content is: 0x929940F1 . Check passed.
Start core test execution of test: m4_scst_status_test2
Stopped at correct address
Continue core test execution...
Check position of PC: should be at the location where test shell returns control to application (P:0x11A66)
Stopped at correct address
M4_SCST_UT_T09: Check content of m4_scst_test_was_interrupted variable (must be zero)...
M4_SCST_UT_T09: m4_scst_test_was_interrupted variable is 0 . Check passed.
M4_SCST_UT_T09: Check content of m4_scst_last_executed_test_number variable ((must be: 0x2C)
M4_SCST_UT_T09: m4_scst_last_executed_test_number variable is 0x2B . Check passed.
M4_SCST_UT_T09: Check content of return value in R0 register (must not be 0xFF121212)...
M4_SCST_UT_T09: R0 register content is: 0x92995211 . Check passed.
Start core test execution of test: m4_scst_status_test2
Stopped at correct address
Continue core test execution...
Check position of PC: should be at the location where test shell returns control to application (P:0x11A66)
Stopped at correct address
M4_SCST_UT_T09: Check content of m4_scst_test_was_interrupted variable (must be zero)...
M4_SCST_UT_T09: m4_scst_test_was_interrupted variable is 0 . Check passed.
M4_SCST_UT_T09: Check content of m4_scst_last_executed_test_number variable ((must be: 0x2C)
M4_SCST_UT_T09: m4_scst_last_executed_test_number variable is 0x2B . Check passed.
M4_SCST_UT_T09: Check content of return value in R0 register (must not be 0xFF121212)...
M4_SCST_UT_T09: R0 register content is: 0x92995C6D . Check passed.
Start core test execution of test: m4_scst_status_test2
Stopped at correct address
Continue core test execution...
Check position of PC: should be at the location where test shell returns control to application (P:0x11A66)
Stopped at correct address
M4_SCST_UT_T09: Check content of m4_scst_test_was_interrupted variable (must be zero)...
M4_SCST_UT_T09: m4_scst_test_was_interrupted variable is 0 . Check passed.
M4_SCST_UT_T09: Check content of m4_scst_last_executed_test_number variable ((must be: 0x2C)
M4_SCST_UT_T09: m4_scst_last_executed_test_number variable is 0x2B . Check passed.
M4_SCST_UT_T09: Check content of return value in R0 register (must not be 0xFF121212)...
M4_SCST_UT_T09: R0 register content is: 0x92995A87 . Check passed.
Start core test execution of test: m4_scst_status_test2
Stopped at correct address
Continue core test execution...
Check position of PC: should be at the location where test shell returns control to application (P:0x11A66)
Stopped at correct address
M4_SCST_UT_T09: Check content of m4_scst_test_was_interrupted variable (must be zero)...
M4_SCST_UT_T09: m4_scst_test_was_interrupted variable is 0 . Check passed.
M4_SCST_UT_T09: Check content of m4_scst_last_executed_test_number variable ((must be: 0x2C)
M4_SCST_UT_T09: m4_scst_last_executed_test_number variable is 0x2B . Check passed.
M4_SCST_UT_T09: Check content of return value in R0 register (must not be 0xFF121212)...
M4_SCST_UT_T09: R0 register content is: 0x9299570E . Check passed.
Start core test execution of test: m4_scst_status_test2
Stopped at correct address
Continue core test execution...
Check position of PC: should be at the location where test shell returns control to application (P:0x11A66)
Stopped at correct address
M4_SCST_UT_T09: Check content of m4_scst_test_was_interrupted variable (must be zero)...
M4_SCST_UT_T09: m4_scst_test_was_interrupted variable is 0 . Check passed.
M4_SCST_UT_T09: Check content of m4_scst_last_executed_test_number variable ((must be: 0x2C)
M4_SCST_UT_T09: m4_scst_last_executed_test_number variable is 0x2B . Check passed.
M4_SCST_UT_T09: Check content of return value in R0 register (must not be 0xFF121212)...
M4_SCST_UT_T09: R0 register content is: 0x92994D67 . Check passed.
Start core test execution of test: m4_scst_status_test2
Stopped at correct address
Continue core test execution...
Check position of PC: should be at the location where test shell returns control to application (P:0x11A66)
Stopped at correct address
M4_SCST_UT_T09: Check content of m4_scst_test_was_interrupted variable (must be zero)...
M4_SCST_UT_T09: m4_scst_test_was_interrupted variable is 0 . Check passed.
M4_SCST_UT_T09: Check content of m4_scst_last_executed_test_number variable ((must be: 0x2C)
M4_SCST_UT_T09: m4_scst_last_executed_test_number variable is 0x2B . Check passed.
M4_SCST_UT_T09: Check content of return value in R0 register (must not be 0xFF121212)...
M4_SCST_UT_T09: R0 register content is: 0x92996D3D . Check passed.
Start core test execution of test: m4_scst_status_test2
Stopped at correct address
Continue core test execution...
Check position of PC: should be at the location where test shell returns control to application (P:0x11A66)
Stopped at correct address
M4_SCST_UT_T09: Check content of m4_scst_test_was_interrupted variable (must be zero)...
M4_SCST_UT_T09: m4_scst_test_was_interrupted variable is 0 . Check passed.
M4_SCST_UT_T09: Check content of m4_scst_last_executed_test_number variable ((must be: 0x2C)
M4_SCST_UT_T09: m4_scst_last_executed_test_number variable is 0x2B . Check passed.
M4_SCST_UT_T09: Check content of return value in R0 register (must not be 0xFF121212)...
M4_SCST_UT_T09: R0 register content is: 0x92996106 . Check passed.
Start core test execution of test: m4_scst_status_test2
Stopped at correct address
Continue core test execution...
Check position of PC: should be at the location where test shell returns control to application (P:0x11A66)
Stopped at correct address
M4_SCST_UT_T09: Check content of m4_scst_test_was_interrupted variable (must be zero)...
M4_SCST_UT_T09: m4_scst_test_was_interrupted variable is 0 . Check passed.
M4_SCST_UT_T09: Check content of m4_scst_last_executed_test_number variable ((must be: 0x2C)
M4_SCST_UT_T09: m4_scst_last_executed_test_number variable is 0x2B . Check passed.
M4_SCST_UT_T09: Check content of return value in R0 register (must not be 0xFF121212)...
M4_SCST_UT_T09: R0 register content is: 0x92996EE5 . Check passed.
Start core test execution of test: m4_scst_status_test2
Stopped at correct address
Continue core test execution...
Check position of PC: should be at the location where test shell returns control to application (P:0x11A66)
Stopped at correct address
M4_SCST_UT_T09: Check content of m4_scst_test_was_interrupted variable (must be zero)...
M4_SCST_UT_T09: m4_scst_test_was_interrupted variable is 0 . Check passed.
M4_SCST_UT_T09: Check content of m4_scst_last_executed_test_number variable ((must be: 0x2C)
M4_SCST_UT_T09: m4_scst_last_executed_test_number variable is 0x2B . Check passed.
M4_SCST_UT_T09: Check content of return value in R0 register (must not be 0xFF121212)...
M4_SCST_UT_T09: R0 register content is: 0x92994B89 . Check passed.
Start core test execution of test: m4_scst_status_test2
Stopped at correct address
Continue core test execution...
Check position of PC: should be at the location where test shell returns control to application (P:0x11A66)
Stopped at correct address
M4_SCST_UT_T09: Check content of m4_scst_test_was_interrupted variable (must be zero)...
M4_SCST_UT_T09: m4_scst_test_was_interrupted variable is 0 . Check passed.
M4_SCST_UT_T09: Check content of m4_scst_last_executed_test_number variable ((must be: 0x2C)
M4_SCST_UT_T09: m4_scst_last_executed_test_number variable is 0x2B . Check passed.
M4_SCST_UT_T09: Check content of return value in R0 register (must not be 0xFF121212)...
M4_SCST_UT_T09: R0 register content is: 0x92996C0D . Check passed.
Start core test execution of test: m4_scst_status_test2
Stopped at correct address
Continue core test execution...
Check position of PC: should be at the location where test shell returns control to application (P:0x11A66)
Stopped at correct address
M4_SCST_UT_T09: Check content of m4_scst_test_was_interrupted variable (must be zero)...
M4_SCST_UT_T09: m4_scst_test_was_interrupted variable is 0 . Check passed.
M4_SCST_UT_T09: Check content of m4_scst_last_executed_test_number variable ((must be: 0x2C)
M4_SCST_UT_T09: m4_scst_last_executed_test_number variable is 0x2B . Check passed.
M4_SCST_UT_T09: Check content of return value in R0 register (must not be 0xFF121212)...
M4_SCST_UT_T09: R0 register content is: 0x92994785 . Check passed.
Start core test execution of test: m4_scst_status_test2
Stopped at correct address
Continue core test execution...
Check position of PC: should be at the location where test shell returns control to application (P:0x11A66)
Stopped at correct address
M4_SCST_UT_T09: Check content of m4_scst_test_was_interrupted variable (must be zero)...
M4_SCST_UT_T09: m4_scst_test_was_interrupted variable is 0 . Check passed.
M4_SCST_UT_T09: Check content of m4_scst_last_executed_test_number variable ((must be: 0x2C)
M4_SCST_UT_T09: m4_scst_last_executed_test_number variable is 0x2B . Check passed.
M4_SCST_UT_T09: Check content of return value in R0 register (must not be 0xFF121212)...
M4_SCST_UT_T09: R0 register content is: 0x92993071 . Check passed.
Start core test execution of test: m4_scst_status_test2
Stopped at correct address
Continue core test execution...
Check position of PC: should be at the location where test shell returns control to application (P:0x11A66)
Stopped at correct address
M4_SCST_UT_T09: Check content of m4_scst_test_was_interrupted variable (must be zero)...
M4_SCST_UT_T09: m4_scst_test_was_interrupted variable is 0 . Check passed.
M4_SCST_UT_T09: Check content of m4_scst_last_executed_test_number variable ((must be: 0x2C)
M4_SCST_UT_T09: m4_scst_last_executed_test_number variable is 0x2B . Check passed.
M4_SCST_UT_T09: Check content of return value in R0 register (must not be 0xFF121212)...
M4_SCST_UT_T09: R0 register content is: 0x92992C50 . Check passed.
Start core test execution of test: m4_scst_status_test2
Stopped at correct address
Continue core test execution...
Check position of PC: should be at the location where test shell returns control to application (P:0x11A66)
Stopped at correct address
M4_SCST_UT_T09: Check content of m4_scst_test_was_interrupted variable (must be zero)...
M4_SCST_UT_T09: m4_scst_test_was_interrupted variable is 0 . Check passed.
M4_SCST_UT_T09: Check content of m4_scst_last_executed_test_number variable ((must be: 0x2C)
M4_SCST_UT_T09: m4_scst_last_executed_test_number variable is 0x2B . Check passed.
M4_SCST_UT_T09: Check content of return value in R0 register (must not be 0xFF121212)...
M4_SCST_UT_T09: R0 register content is: 0xECBC423B . Check passed.

-------------------------------------------------------------------
Start executing tests M4_SCST_UT_T10:
-------------------------------------------------------------------
Setting start and end indicies of the invoked core tests: start (R0) = 0x0A, end (R1) = 0x07
Place breakpoint at the location where test shell returns control to application (P:0x11A66)
Start core test execution...
M4_SCST_UT_T10: Check position of PC: should be:P:0x11A66 (at position where control is returned to application)...
Stopped at correct address
M4_SCST_UT_T10: Check content of return value in R0 register (must be 0xFF030303)...
M4_SCST_UT_T10: R0 register content is: 0xFF030303 . Check passed.
Setting start and end indicies of the invoked core tests: start (R0) = 0x0C, end (R1) = 0xFF
Place breakpoint at the location where test shell returns control to application (P:0x11A66)
Start core test execution...
M4_SCST_UT_T10: Check position of PC: should be:P:0x11A66 (at position where control is returned to application)...
Stopped at correct address
M4_SCST_UT_T10: Check content of return value in R0 register (must be 0xFF030303)...
M4_SCST_UT_T10: R0 register content is: 0xFF030303 . Check passed.

-------------------------------------------------------------------
Start executing tests M4_SCST_UT_T11:
-------------------------------------------------------------------

Request execution of the test m4_scst_alu_test7
Setting start and end indicies of the invoked core tests: start (R0) = 0x0D, end (R1) = 0x0F
Place breakpoint at the location where test shell returns control to application (P:0x11A66)
Place breakpoint at the start location of the first requested core test m4_scst_alu_test7 (P:0x1410)
Start core test execution...
M4_SCST_UT_T11: Check position of PC: should be:m4_scst_alu_test7 (at first core start address)...
Stopped at correct address
Continue core test execution...
M4_SCST_UT_T11: Check position of PC: should be:P:0x11A66 (at position where control is returned to application)...
Stopped at correct address
M4_SCST_UT_T11: Check content of m4_scst_last_executed_test_number variable ((must be: 0x0F)
M4_SCST_UT_T11: m4_scst_last_executed_test_number variable is 0x0F . Check passed.

-------------------------------------------------------------------
Start executing tests M4_SCST_UT_T12:
-------------------------------------------------------------------

Set PC to the location of the core tests in application
Setting start and end indicies of the invoked core tests: start (R0) = 0x00, end (R1) = 0x00
Place breakpoint at the location where test shell returns control to application (P:0x11A66)
Start core test execution...
M4_SCST_UT_T12: Check position of PC: should be:P:0x11A66 (at position where control is returned to application)...
Stopped at correct address
M4_SCST_UT_T12: Check content of return value in R0 register (must be 0x000012E0)...
M4_SCST_UT_T12: R0 register content is: 0x000012E0 . Check passed.
M4_SCST_UT_T12: Check content of m4_scst_last_executed_test_number variable ((must be: 0x00)
M4_SCST_UT_T12: m4_scst_last_executed_test_number variable is 0x00 . Check passed.

Set PC to the location of the core tests in application
Setting start and end indicies of the invoked core tests: start (R0) = 0x08, end (R1) = 0x0A
Place breakpoint at the location where test shell returns control to application (P:0x11A66)
Start core test execution...
M4_SCST_UT_T12: Check position of PC: should be:P:0x11A66 (at position where control is returned to application)...
Stopped at correct address
M4_SCST_UT_T12: Check content of return value in R0 register (must be 0x00002960)...
M4_SCST_UT_T12: R0 register content is: 0x00002960 . Check passed.
M4_SCST_UT_T12: Check content of m4_scst_last_executed_test_number variable ((must be: 0x0A)
M4_SCST_UT_T12: m4_scst_last_executed_test_number variable is 0x0A . Check passed.

-------------------------------------------------------------------
Start executing tests M4_SCST_UT_T13:
-------------------------------------------------------------------

Set PC to the location of the core tests in application
Setting start and end indicies of the invoked core tests: start (R0) = 0x0B, end (R1) = 0x0E
Place breakpoint at the location where test shell returns control to application (P:0x11A66)
Place breakpoint at the location where core test returns control to the test shell (P:0xFDE4)
Start core test execution...
M4_SCST_UT_T13: Check position of PC: should be:P:0xFDE4 (at position where core test returns control to the test shell)...
Stopped at correct address
Emulate wrong execution of the core test by replacing its return value with the value 0x55555555...
Continue code execution...
M4_SCST_UT_T13: Check position of PC: should be:P:0x11A66 (at position where core test returns control to the test shell)...
Stopped at correct address
M4_SCST_UT_T13: Check content of m4_scst_last_executed_test_number variable (must be: 0x0B)
M4_SCST_UT_T13: m4_scst_last_executed_test_number variable is 0x0B . Check passed.

-------------------------------------------------------------------
Start executing tests M4_SCST_UT_T14:
-------------------------------------------------------------------
Place breakpoint at the location where a core test returns control to (within a test shell): P:0xFDE4
Configure MPU

Switch to Un-Privileged mode then request execution of Un-Privileged SCST tests
Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_loadstore_test1
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Switch to Un-Privileged mode then request execution of Un-Privileged SCST tests
Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_loadstore_test2
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Switch to Un-Privileged mode then request execution of Un-Privileged SCST tests
Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_loadstore_test3
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Switch to Un-Privileged mode then request execution of Un-Privileged SCST tests
Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_loadstore_test4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Switch to Un-Privileged mode then request execution of Un-Privileged SCST tests
Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_loadstore_test5
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Switch to Un-Privileged mode then request execution of Un-Privileged SCST tests
Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_regbank_test1
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Switch to Un-Privileged mode then request execution of Un-Privileged SCST tests
Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_regbank_test2
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Switch to Un-Privileged mode then request execution of Un-Privileged SCST tests
Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_regbank_test5
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Switch to Un-Privileged mode then request execution of Un-Privileged SCST tests
Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_mac_test1
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Switch to Un-Privileged mode then request execution of Un-Privileged SCST tests
Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_mac_test2
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Switch to Un-Privileged mode then request execution of Un-Privileged SCST tests
Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_alu_test1
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Switch to Un-Privileged mode then request execution of Un-Privileged SCST tests
Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_alu_test2
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Switch to Un-Privileged mode then request execution of Un-Privileged SCST tests
Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_alu_test3
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Switch to Un-Privileged mode then request execution of Un-Privileged SCST tests
Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_alu_test4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Switch to Un-Privileged mode then request execution of Un-Privileged SCST tests
Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_alu_test5
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Switch to Un-Privileged mode then request execution of Un-Privileged SCST tests
Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_alu_test6
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Switch to Un-Privileged mode then request execution of Un-Privileged SCST tests
Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_simdsat_test1
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Switch to Un-Privileged mode then request execution of Un-Privileged SCST tests
Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_simdsat_test2
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Switch to Un-Privileged mode then request execution of Un-Privileged SCST tests
Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_simdsat_test3
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Switch to Un-Privileged mode then request execution of Un-Privileged SCST tests
Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_simdsat_test4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Switch to Un-Privileged mode then request execution of Un-Privileged SCST tests
Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_branch_test1
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Switch to Un-Privileged mode then request execution of Un-Privileged SCST tests
Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_branch_test2
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Switch to Un-Privileged mode then request execution of Un-Privileged SCST tests
Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_status_test1
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Switch to Un-Privileged mode then request execution of Un-Privileged SCST tests
Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_status_test2
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.
Switch to Privileged mode then request execution of all SCST tests

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_exception_test_svc
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_exception_test_pendsv
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_exception_test_systick
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_exception_hard_fault1
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_exception_hard_fault2
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_exception_usage_fault
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_exception_mem_fault
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_exception_bus_fault
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_exception_test_nmihf
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_exception_test_tail_chain
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_exception_test_masking
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_exception_test_handler_thread
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_regbank_test4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_alu_test7
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_branch_test3
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_status_test3
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_regbank_test6
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_fetch_test
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_loadstore_test6
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_loadstore_test1
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_loadstore_test2
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_loadstore_test3
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_loadstore_test4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_loadstore_test5
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_regbank_test1
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_regbank_test2
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_regbank_test3
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_regbank_test5
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_mac_test1
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_mac_test2
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_alu_test1
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_alu_test2
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_alu_test3
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_alu_test4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_alu_test5
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_alu_test6
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_simdsat_test1
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_simdsat_test2
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_simdsat_test3
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_simdsat_test4
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_branch_test1
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_branch_test2
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_status_test1
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

Set breakpoint to the Memory Manage Handler for detecting illegal memory access
Set breakpoint to the location every core test returns in test shell
Request execution of atomic test: m4_scst_status_test2
Start core test execution...
Test execution stopped at a breakpoint. Check whether it is: P:0xFDE4(P:0xFDE4)
Stopped at correct address
No privileged memory access was identified during core test execution. Check passed.

-------------------------------------------------------------------
Execution of test M4_SCST_UT_T15 skipped
according to the settings in config.cmm file
-------------------------------------------------------------------

-------------------------------------------------------------------
Execution of test M4_SCST_UT_T16 skipped
according to the settings in config.cmm file
-------------------------------------------------------------------

-------------------------------------------------------------------
Execution of test M4_SCST_UT_T17 skipped
according to the settings in config.cmm file
-------------------------------------------------------------------

-------------------------------------------------------------------
All executed tests have successfully passed!
-------------------------------------------------------------------
