J. V. Arthur, P. A. Merolla, F. Akopyan, R. Alvarez, A. Cassidy, S. Chandra, S. K. Esser, N. Imam, W. Risk, D. B. D. Rubin, R. Manohar, and D. S. Modha. 2012. Building block of a programmable neuromorphic substrate: A digital neurosynaptic core. In Proceedings of the International Joint Conference on the Neural Networks (IJCNN). 1--8.
S. Brink, S. Nease, P. Hasler, S. Ramakrishnan, R. Wunderlich, A. Basu, and B. Degnan. 2013. A learning-enabled neuron array IC based upon transistor channel models of biological phenomena. IEEE Trans. Biomed. Circuits Syst. 7, 1, 71--81.
L. O. Chua. 1971. Memristor - The missing circuit element. IEEE Trans. Circuit Theory 18, 5, 507--519.
J. Cosp, J. Madrenas, and D. Fernandez. 2006. Design and basic blocks of a neuromorphic VLSI analogue vision system. Neurocomputing 69, 16--18, 1962--1970.
I. E. Ebong and P. Mazumder. 2012. CMOS and memristor-based neural network design for position detection. Proc. IEEE 100, 6, 2050--2060.
S. K. Esser, A. Ndirango, and D. S. Modha. 2010. Binding sparse spatiotemporal patterns in spiking computation. In Proceedings of the International Joint Conference on Neural Networks (IJCNN). 1--9.
Y. Ho, G. M. Huang, and P. Li. 2011. Dynamical properties and design analysis for nonvolatile memristor memories. IEEE. Trans. Circuits Syst. I, (Reg. Papers), 58, 4, 724--736.
Miao Hu , Hai Li , Qing Wu , Garrett S. Rose, Hardware realization of BSB recall function using memristor crossbar arrays, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228448]
Nabil Imam , Filipp Akopyan , John Arthur , Paul Merolla , Rajit Manohar , Dharmendra S. Modha, A Digital Neurosynaptic Core Using Event-Driven QDI Circuits, Proceedings of the 2012 18th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC), p.25-32, May 07-09, 2012[doi>10.1109/ASYNC.2012.12]
G. Indiveri , E. Chicca , R. Douglas, A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity, IEEE Transactions on Neural Networks, v.17 n.1, p.211-221, January 2006[doi>10.1109/TNN.2005.860850]
G. Indiveri, B. Linares-Barranco, T. J. Hamilton, A. van Schaik, R. Etienne-Cummings, T. Delbruck, S.-C. Liu, P. Dudek, P. Haliger, S. Renaud, J. Schemmel, G. Cauwenberghs, J. Arthur, K. Hynna, F. Folowosele, S. Saighi, T. Serrano-Gotarredona, J. Wijekoon, Y. Wang, and K. Boahen. 2011. Neuromorphic silicon neuron circuits. Front. Neurosci. 5, 73.
S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu. 2010. Nanoscale memristor device as synapse in neuromorphic systems. Nano Letters 10, 4, 1297--1301.
Jaewook Kim , Tae-Kwang Jang , Young-Gyu Yoon , SeongHwan Cho, Analysis and design of voltage-controlled oscillator based analog-to-digital converter, IEEE Transactions on Circuits and Systems Part I: Regular Papers, v.57 n.1, p.18-30, January 2010[doi>10.1109/TCSI.2009.2018928]
K.-H. Kim, S. Gaba, D. Wheeler, J. M. Cruz-Albrecht, T. Hussain, N. Srinivasa, and W. Lu. 2012. A functional hybrid memristor crossbar-array/CMOS system for data storage and neuromorphic applications. Nano Letters 12, 1, 389--395.
Y. Kim, Y. Zhang, and P. Li. 2012. A digital neuromorphic VLSI architecture with memristor crossbar synaptic array for machine learning. In Proceedings of the IEEE International SOC Conference (SOCC). 328--333.
H. Manem , J. Rajendran , G. S. Rose, Design Considerations for Multilevel CMOS/Nano Memristive Memory, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.8 n.1, p.1-22, February 2012[doi>10.1145/2093145.2093151]
T. M. Massoud and T. K. Horiuchi. 2011. A neuromorphic VLSI head direction cell system. IEEE. Trans. Circuits Syst. I (Reg. Papers) 58, 1, 150--163.
C. E. Merkel, N. Nagpal, S. Mandalapu, and D. Kudithipudi. 2011. Reconfigurable N-level memristor memory design. In Proceedings of the International Joint Conference on Neural Networks (IJCNN). 3042--3048.
P. Merolla, J. Arthur, F. Akopyan, N. Imam, R. Manohar, and D.S. Modha. 2011. A digital neurosynaptic core using embedded crossbar memory with 45pJ per spike in 45nm. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC). 1--4.
S. Mitra, S. Fusi, and G. Indiveri. 2009. Real-time classification of complex patterns using spike-based learning in neuromorphic VLSI. IEEE Trans. Biomed. Circuits Syst. 3, 1, 32--42.
Dimin Niu , Yiran Chen , Cong Xu , Yuan Xie, Impact of process variations on emerging memristor, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837495]
Yuriy V. Pershin , Massimiliano Di Ventra, Experimental demonstration of associative memory with memristive neural networks, Neural Networks, v.23 n.7, p.881-886, September, 2010[doi>10.1016/j.neunet.2010.05.001]
Damien Querlioz , Olivier Bichler , Philippe Dollfus , Christian Gamrat, Immunity to Device Variations in a Spiking Neural Network With Memristive Nanodevices, IEEE Transactions on Nanotechnology, v.12 n.3, p.288-295, May 2013[doi>10.1109/TNANO.2013.2250995]
J.-S. Seo, B. Brezzo, Y. Liu, B. D. Parker, S. K. Esser, R. K. Montoye, B. Rajendran, J. A. Tierno, L. Chang, D. S. Modha, and D. J. Friedman. 2011. A 45nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC). 1--4.
Rafael Serrano-Gotarredona , Matthias Oster , Patrick Lichtsteiner , Alejandro Linares-Barranco , Rafael Paz-Vicente , Francisco Gómez-Rodríguez , Luis Camuñas-Mesa , Raphael Berner , Manuel Rivas-Pérez , Tobi Delbrück , Shih-Chii Liu , Rodney Douglas , Philipp Häfliger , Gabriel Jiménez-Moreno , Anton Civit Ballcels , Teresa Serrano-Gotarredona , Antonio J. Acosta-Jiménez , Bernabé Linares-Barranco, CAVIAR: a 45k neuron, 5M synapse, 12G connects/s AER hardware sensory-processing-learning-actuating system for high-speed visual object recognition and tracking, IEEE Transactions on Neural Networks, v.20 n.9, p.1417-1438, September 2009[doi>10.1109/TNN.2009.2023653]
T. Serrano-Gotarredona, T. Masquelier, T. Prodromakis, G. Indiveri, and B. Linares-Barranco. 2013. STDP and STDP variations with memristors for spiking neuromorphic learning systems. Front. Neurosci. 7, 2 (2013).
Greg S. Snider, Spike-timing-dependent learning in memristive nanodevices, Proceedings of the 2008 IEEE International Symposium on Nanoscale Architectures, p.85-92, June 12-13, 2008[doi>10.1109/NANOARCH.2008.4585796]
D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams. 2008. The missing memristor found. Nature 453, 80--83.
A. Syed, E. Ahmed, D. Maksimovic, and E. Alarcon. 2004. Digital pulse width modulator architectures. In Proceedings of the IEEE Power Electronic Specialists Conference (PSEC), Vol. 6. 4689--4695.
A. van Schaik. 2001. Building blocks for electronic spiking neural networks. Neural Netw. 14, 6--7, 617--628.
Jayawan H. B. Wijekoon , Piotr Dudek, 2008 Special Issue: Compact silicon neuron circuit with spiking and bursting behaviour, Neural Networks, v.21 n.2-3, p.524-534, March, 2008[doi>10.1016/j.neunet.2007.12.037]
C. Xu, X. Dong, N. P. Jouppi, and Y. Xie. 2011. Design implications of memristor-based RRAM cross-point structures. In Proceedings of the Symposium on Design, Automation and Test in Europe (DATE), 2011. 1--6.
J. Joshua Yang , R. Stanley Williams, Memristive devices in computing system: Promises and challenges, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.9 n.2, p.1-20, May 2013[doi>10.1145/2463585.2463587]
Y.-G. Yoon, J. Kim, T.-K. Jang, and S. Cho. 2008. A time-based bandpass ADC using time-interleaved voltage-controlled oscillators. IEEE. Trans. Circuits Syst. I, (Reg. Papers) 55, 11, 3571--3581.
