*****************************************************************

  Operator   [GTP_PPLL]

  Author      [liuwenyi]

  Abstract    []

  Copyright 2014 (c). SHENZHEN PANGO MICROSYSTEMS CO.,LTD.
  All Right Reserved.

  Revision History:
     06/18/14 - Initial version.

********************************************************************************/
implementation impl of GTP_PPLL
{
    operator gopPPLL ppll_inst
        parameter map 
        (
            CLKIN_FREQ                =>        CLKIN_FREQ          , 
            LOCK_MODE                 =>        LOCK_MODE           , 
            STATIC_RATIOI             =>        STATIC_RATIOI       , 
            STATIC_RATIOM             =>        STATIC_RATIOM       , 
            STATIC_RATIO0             =>        STATIC_RATIO0       , 
            STATIC_RATIO1             =>        STATIC_RATIO1       , 
            STATIC_RATIO2             =>        STATIC_RATIO2       , 
            STATIC_RATIO3             =>        STATIC_RATIO3       , 
            STATIC_RATIO4             =>        STATIC_RATIO4       , 
            STATIC_RATIOPHY           =>        STATIC_RATIOPHY     , 
            STATIC_RATIOF             =>        STATIC_RATIOF       , 
            STATIC_DUTY0              =>        STATIC_DUTY0        , 
            STATIC_DUTY1              =>        STATIC_DUTY1        , 
            STATIC_DUTY2              =>        STATIC_DUTY2        , 
            STATIC_DUTY3              =>        STATIC_DUTY3        , 
            STATIC_DUTY4              =>        STATIC_DUTY4        , 
            STATIC_DUTYPHY            =>        STATIC_DUTYPHY      , 
            STATIC_DUTYF              =>        STATIC_DUTYF        , 
            STATIC_PHASE0             =>        STATIC_PHASE0       , 
            STATIC_PHASE1             =>        STATIC_PHASE1       , 
            STATIC_PHASE2             =>        STATIC_PHASE2       , 
            STATIC_PHASE3             =>        STATIC_PHASE3       , 
            STATIC_PHASE4             =>        STATIC_PHASE4       , 
            STATIC_PHASEPHY           =>        STATIC_PHASEPHY     , 
            STATIC_PHASEF             =>        STATIC_PHASEF       , 
            STATIC_CPHASE0            =>        STATIC_CPHASE0      , 
            STATIC_CPHASE1            =>        STATIC_CPHASE1      , 
            STATIC_CPHASE2            =>        STATIC_CPHASE2      , 
            STATIC_CPHASE3            =>        STATIC_CPHASE3      , 
            STATIC_CPHASE4            =>        STATIC_CPHASE4      , 
            STATIC_CPHASEPHY          =>        STATIC_CPHASEPHY    , 
            STATIC_CPHASEF            =>        STATIC_CPHASEF      , 
            CLKOUT0_SYN_EN            =>        CLKOUT0_SYN_EN      , 
            CLKOUT1_SYN_EN            =>        CLKOUT1_SYN_EN      , 
            CLKOUT2_SYN_EN            =>        CLKOUT2_SYN_EN      , 
            CLKOUT3_SYN_EN            =>        CLKOUT3_SYN_EN      , 
            CLKOUT4_SYN_EN            =>        CLKOUT4_SYN_EN      , 
            CLKOUTPHY_SYN_EN          =>        CLKOUTPHY_SYN_EN    , 
            CLKOUTF_SYN_EN            =>        CLKOUTF_SYN_EN      , 
            INTERNAL_FB               =>        INTERNAL_FB         , 
            EXTERNAL_FB               =>        EXTERNAL_FB         , 
            BANDWIDTH                 =>        BANDWIDTH           
        )
        port map
        (
            CLKOUT0              =>   CLKOUT0        , 
            CLKOUT0N             =>   CLKOUT0N       , 
            CLKOUT1              =>   CLKOUT1        , 
            CLKOUT1N             =>   CLKOUT1N       , 
            CLKOUT2              =>   CLKOUT2        , 
            CLKOUT2N             =>   CLKOUT2N       , 
            CLKOUT3              =>   CLKOUT3        , 
            CLKOUT3N             =>   CLKOUT3N       , 
            CLKOUT4              =>   CLKOUT4        , 
            //CLKOUT4N             =>   CLKOUT4N       , 
            CLKOUTPHY            =>   CLKOUTPHY      , 
            CLKOUTPHYN           =>   CLKOUTPHYN     , 
            CLKOUTF              =>   CLKOUTF        , 
            CLKOUTFN             =>   CLKOUTFN       , 
            LOCK                 =>   LOCK           , 
            APB_RDATA            =>   APB_RDATA      , 
            APB_READY            =>   APB_READY      , 
            CLKIN1               =>   CLKIN1         , 
            CLKIN2               =>   CLKIN2         , 
            CLKFB                =>   INTERNAL_FB == "ENABLE" ? 1'by : CLKFB,
            CLKIN_SEL            =>   CLKIN_SEL      , 
            //PFDEN                =>   PFDEN          , 
            CLKOUT0_SYN          =>   CLKOUT0_SYN    , 
            CLKOUT1_SYN          =>   CLKOUT1_SYN    , 
            CLKOUT2_SYN          =>   CLKOUT2_SYN    , 
            CLKOUT3_SYN          =>   CLKOUT3_SYN    , 
            CLKOUT4_SYN          =>   CLKOUT4_SYN    , 
            CLKOUTPHY_SYN        =>   CLKOUTPHY_SYN  , 
            CLKOUTF_SYN          =>   CLKOUTF_SYN    , 
            PLL_PWD              =>   PLL_PWD        , 
            RST                  =>   RST            , 
            APB_CLK              =>   APB_CLK        , 
            APB_RST_N            =>   APB_RST_N      , 
            APB_ADDR             =>   APB_ADDR       , 
            APB_SEL              =>   APB_SEL        , 
            APB_EN               =>   APB_EN         , 
            APB_WRITE            =>   APB_WRITE      , 
            APB_WDATA            =>   APB_WDATA       
        );
};
