// Seed: 409911401
module module_0;
  assign id_1 = 1'h0;
  assign id_1 = id_1;
  wire id_2 = !1;
  id_3(
      1
  );
endmodule
macromodule module_1 (
    output wand id_0
);
  module_0();
endmodule
module module_2 (
    input tri0 id_0,
    input uwire id_1
    , id_12,
    input wire id_2,
    input tri id_3,
    output supply1 id_4,
    output uwire id_5,
    output supply1 id_6,
    output wire id_7,
    output wire id_8,
    input wor id_9,
    input tri0 id_10
);
  wire id_13;
  wire id_14, id_15, id_16, id_17;
  always $display(1);
  id_18(
      1 - 1
  );
  assign id_12 = 1;
  initial id_17 = id_16;
  module_0();
  integer id_19;
endmodule
