0.6
2016.3
Oct 10 2016
19:46:48
C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution1/sim/verilog/AESL_automem_input_r.v,1493201239,systemVerilog,,,,AESL_automem_input_r,D:/Programs/Vivado/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution1/sim/verilog/AESL_automem_output_r.v,1493201239,systemVerilog,,,,AESL_automem_output_r,D:/Programs/Vivado/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution1/sim/verilog/dct.autotb.v,1493201239,systemVerilog,,,,apatb_dct_top,D:/Programs/Vivado/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution1/sim/verilog/dct.v,1493200743,systemVerilog,,,,dct,D:/Programs/Vivado/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution1/sim/verilog/dct_1d2.v,1493200742,systemVerilog,,,,dct_1d2,D:/Programs/Vivado/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution1/sim/verilog/dct_1d2_dct_coeffbkb.v,1493200743,systemVerilog,,,,dct_1d2_dct_coeffbkb;dct_1d2_dct_coeffbkb_rom,D:/Programs/Vivado/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution1/sim/verilog/dct_2d.v,1493200742,systemVerilog,,,,dct_2d,D:/Programs/Vivado/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution1/sim/verilog/dct_2d_row_outbuf.v,1493200743,systemVerilog,,,,dct_2d_row_outbuf;dct_2d_row_outbuf_ram,D:/Programs/Vivado/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution1/sim/verilog/dct_mac_muladd_15cud.v,1493200743,systemVerilog,,,,dct_mac_muladd_15cud;dct_mac_muladd_15cud_DSP48_0,D:/Programs/Vivado/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
