
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.90000000000000000000;
1.90000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_16_1";
mvm_16_16_16_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_16_1' with
	the parameters "16,16,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b16_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b16_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b16_g1' with
	the parameters "1,16,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b16_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b16_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "16,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE16' with
	the parameters "16,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE16_LOGSIZE4 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE16_LOGSIZE4 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b16_SIZE16_LOGSIZE4/105 |   16   |   16    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 684 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b16_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b16_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b16_g1'
  Processing 'mvm_16_16_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:31  129693.9      1.05     304.0   20153.0                          
    0:00:31  129693.9      1.05     304.0   20153.0                          
    0:00:32  129738.6      1.05     304.0   20153.0                          
    0:00:32  129783.3      1.05     304.0   20153.0                          
    0:00:32  129827.9      1.05     304.0   20153.0                          
    0:00:32  129865.5      1.05     304.0   20110.4                          
    0:00:33  130320.8      1.05     303.9    9979.3                          
    0:00:49  125890.9      0.46      80.7       0.0                          
    0:00:49  125890.9      0.46      80.7       0.0                          
    0:00:49  125890.9      0.46      80.7       0.0                          
    0:00:49  125891.1      0.46      80.7       0.0                          
    0:00:50  125891.1      0.46      80.7       0.0                          
    0:01:00  108630.1      0.49      64.3       0.0                          
    0:01:01  108591.0      0.47      61.8       0.0                          
    0:01:04  108592.4      0.45      59.9       0.0                          
    0:01:06  108597.7      0.43      58.8       0.0                          
    0:01:06  108602.7      0.42      58.1       0.0                          
    0:01:07  108603.3      0.41      57.3       0.0                          
    0:01:08  108613.4      0.39      56.5       0.0                          
    0:01:08  108625.1      0.38      55.8       0.0                          
    0:01:09  108633.3      0.38      55.2       0.0                          
    0:01:10  108637.3      0.37      54.5       0.0                          
    0:01:10  108650.4      0.37      53.6       0.0                          
    0:01:10  108663.4      0.36      52.5       0.0                          
    0:01:11  108675.6      0.35      51.3       0.0                          
    0:01:11  108539.2      0.35      51.3       0.0                          
    0:01:11  108539.2      0.35      51.3       0.0                          
    0:01:11  108539.2      0.35      51.3       0.0                          
    0:01:11  108539.2      0.35      51.3       0.0                          
    0:01:11  108539.2      0.35      51.3       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:11  108539.2      0.35      51.3       0.0                          
    0:01:12  108572.7      0.34      50.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  108602.2      0.34      49.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:12  108623.8      0.34      48.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  108640.5      0.34      47.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  108659.1      0.34      45.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  108678.6      0.33      44.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:12  108700.4      0.33      43.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  108716.1      0.32      43.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:12  108737.9      0.32      42.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  108746.7      0.32      42.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  108763.4      0.31      41.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  108774.0      0.31      40.8       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:13  108786.6      0.31      40.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:13  108793.2      0.31      40.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:13  108797.2      0.31      40.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:13  108818.5      0.30      39.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:13  108828.6      0.30      39.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:13  108846.7      0.30      39.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:13  108866.4      0.30      38.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  108875.1      0.30      37.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:13  108887.9      0.29      37.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  108902.0      0.29      36.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  108913.4      0.29      36.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:14  108931.3      0.29      35.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  108942.2      0.28      34.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  108965.3      0.28      33.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  108986.6      0.28      32.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  108998.8      0.28      31.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  109012.7      0.27      31.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:14  109028.6      0.27      31.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:14  109044.8      0.27      30.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:14  109070.6      0.26      29.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:15  109087.4      0.26      29.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15  109107.6      0.26      28.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:15  109117.5      0.25      28.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:15  109132.6      0.25      28.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:15  109144.9      0.25      27.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:15  109150.7      0.25      27.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15  109163.7      0.25      27.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:15  109177.6      0.25      27.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:15  109186.9      0.24      27.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:15  109200.7      0.24      26.6       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:15  109211.9      0.24      26.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:16  109226.2      0.24      26.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:16  109238.2      0.23      26.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:16  109245.4      0.23      25.8       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:16  109261.1      0.23      25.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  109273.9      0.23      25.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:16  109285.0      0.23      24.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:16  109308.7      0.23      24.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:16  109314.8      0.23      24.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:16  109323.6      0.23      24.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:16  109331.9      0.23      23.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:16  109335.8      0.23      23.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:17  109343.3      0.22      23.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:17  109351.5      0.22      23.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:17  109375.2      0.22      22.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  109387.7      0.22      22.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  109393.0      0.22      22.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:17  109404.5      0.22      21.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  109421.5      0.22      21.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:17  109432.4      0.21      21.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:17  109441.4      0.21      20.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:17  109444.9      0.21      20.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:17  109465.4      0.21      19.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  109478.4      0.21      19.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  109480.8      0.21      19.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:18  109489.1      0.21      19.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:18  109493.8      0.20      19.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:18  109496.0      0.20      19.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:18  109501.6      0.20      19.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:18  109507.4      0.20      18.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:18  109510.6      0.20      18.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:18  109520.2      0.20      18.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:18  109527.9      0.20      18.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:18  109537.2      0.20      18.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:18  109538.5      0.20      18.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:19  109544.4      0.20      18.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:19  109550.5      0.20      18.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:19  109556.9      0.20      18.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:19  109564.1      0.20      18.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:19  109569.7      0.19      18.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  109579.8      0.19      17.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  109594.4      0.19      17.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:19  109598.1      0.19      17.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:19  109608.5      0.19      17.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:19  109608.8      0.19      17.5      12.3 path/path/path/genblk1.add_in_reg[30]/D
    0:01:19  109610.1      0.19      17.5      12.3 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:19  109616.5      0.19      17.4      12.3 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:20  109630.6      0.19      17.0      12.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:20  109631.6      0.19      17.0      12.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:20  109643.1      0.19      16.9      12.3 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:20  109651.6      0.19      16.9      12.3 path/path/path/genblk1.add_in_reg[30]/D
    0:01:20  109663.3      0.19      16.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:20  109666.2      0.19      16.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:20  109670.7      0.18      16.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:20  109676.9      0.18      16.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:20  109686.7      0.18      16.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:20  109690.4      0.18      16.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:20  109698.4      0.18      16.5       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:21  109703.5      0.18      16.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:21  109715.7      0.18      16.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:21  109724.2      0.18      16.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:21  109742.8      0.18      15.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:21  109754.0      0.17      15.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:21  109757.5      0.17      15.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:21  109766.0      0.17      15.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:21  109778.2      0.17      15.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:21  109790.2      0.17      14.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:22  109798.4      0.17      14.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:22  109805.3      0.17      14.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:22  109805.3      0.17      14.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:22  109811.7      0.17      14.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:22  109817.6      0.17      14.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:22  109825.3      0.17      13.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:22  109837.0      0.17      13.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:22  109843.1      0.17      13.7       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:22  109849.8      0.16      13.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:22  109854.0      0.16      13.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:22  109859.6      0.16      13.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:22  109865.7      0.16      13.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:23  109874.8      0.16      12.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:23  109875.8      0.16      12.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:23  109880.6      0.16      12.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:23  109892.8      0.16      12.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:23  109894.2      0.16      12.5       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:23  109900.8      0.16      12.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:23  109909.3      0.15      12.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:23  109916.8      0.15      12.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:23  109926.9      0.15      12.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:23  109929.8      0.15      12.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:23  109936.2      0.15      12.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:23  109939.7      0.15      12.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:24  109944.7      0.15      11.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:24  109947.9      0.15      11.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:24  109950.6      0.14      11.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:24  109960.1      0.14      11.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:24  109968.9      0.14      11.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:24  109982.2      0.14      11.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:24  109991.5      0.14      11.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:24  109997.9      0.13      11.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110003.5      0.13      10.9       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:24  110011.5      0.13      10.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:24  110016.5      0.13      10.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:25  110024.2      0.13      10.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:25  110031.4      0.13      10.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110038.6      0.12      10.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110041.0      0.12      10.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110042.9      0.12      10.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110050.3      0.12      10.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110058.3      0.12       9.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:25  110066.3      0.12       9.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110069.2      0.12       9.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:25  110074.3      0.12       9.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  110077.7      0.12       9.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:26  110080.6      0.12       9.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110088.1      0.12       9.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:26  110089.7      0.12       9.3       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:26  110095.5      0.11       9.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  110096.6      0.11       9.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110100.9      0.11       9.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110106.2      0.11       9.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110111.8      0.11       9.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110116.3      0.11       8.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110117.9      0.11       8.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  110123.5      0.11       8.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  110127.7      0.11       8.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:26  110131.2      0.11       8.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110137.6      0.11       8.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:27  110141.3      0.11       8.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110145.3      0.11       8.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110150.3      0.11       8.4       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:27  110152.2      0.11       8.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:27  110161.8      0.11       8.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110163.9      0.10       8.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:27  110170.5      0.10       8.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110175.9      0.10       8.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110184.1      0.10       7.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:27  110190.5      0.10       7.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110192.6      0.10       7.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:27  110198.2      0.10       7.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  110203.8      0.10       7.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:28  110213.4      0.10       7.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  110220.6      0.10       7.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:28  110225.9      0.10       7.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:28  110232.3      0.10       7.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110238.1      0.10       7.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  110248.2      0.10       7.4       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:28  110254.6      0.09       7.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  110255.1      0.09       7.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110262.6      0.09       7.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  110266.3      0.09       7.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110266.8      0.09       7.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  110272.4      0.09       7.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  110275.6      0.09       7.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110278.0      0.09       7.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110282.8      0.09       7.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110290.5      0.09       6.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110292.4      0.09       6.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110297.7      0.09       6.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  110303.5      0.09       6.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:29  110311.0      0.09       6.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:29  110317.4      0.09       6.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  110321.4      0.09       6.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:29  110327.0      0.09       6.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110333.3      0.09       6.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:29  110339.7      0.08       6.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  110344.5      0.08       6.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  110348.2      0.08       6.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  110352.2      0.08       6.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110354.6      0.08       6.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:30  110359.7      0.08       6.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  110367.1      0.08       6.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110372.2      0.08       6.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110374.8      0.08       6.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  110379.4      0.08       6.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  110390.5      0.08       5.9      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  110396.1      0.08       5.9      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:30  110400.9      0.08       5.8      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  110404.4      0.08       5.8      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:30  110406.8      0.08       5.8      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  110409.9      0.08       5.7      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:30  110411.3      0.08       5.7      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:30  110412.6      0.08       5.7      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  110413.4      0.08       5.7      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:31  110415.0      0.08       5.6      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:31  110418.2      0.08       5.6      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  110420.1      0.08       5.6      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:31  110426.4      0.08       5.5      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:31  110428.6      0.08       5.5      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:31  110430.7      0.08       5.5      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:31  110433.6      0.07       5.4      24.2                          
    0:01:32  110427.2      0.07       5.4      24.2                          
    0:01:32  110417.7      0.07       5.4      24.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:32  110417.7      0.07       5.4      24.2                          
    0:01:32  110414.7      0.07       5.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110421.4      0.07       5.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:33  110429.6      0.07       5.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:33  110434.7      0.07       5.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  110437.3      0.07       5.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  110442.7      0.07       5.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  110445.9      0.07       5.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110457.0      0.07       5.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:33  110460.8      0.07       5.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110463.4      0.07       5.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110466.1      0.07       5.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110472.7      0.07       4.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  110477.2      0.07       4.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:34  110481.0      0.07       4.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110486.3      0.07       4.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  110486.6      0.07       4.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110490.0      0.07       4.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110498.5      0.07       4.7       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:34  110506.0      0.07       4.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  110507.6      0.07       4.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  110515.0      0.07       4.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:34  110519.3      0.07       4.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110526.7      0.07       4.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110529.1      0.07       4.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  110534.2      0.07       4.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  110544.0      0.07       4.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110552.3      0.07       4.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:35  110557.8      0.07       4.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  110559.4      0.06       4.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110569.5      0.06       4.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  110576.7      0.06       4.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110585.0      0.06       3.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110590.0      0.06       3.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  110594.0      0.06       3.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110597.7      0.06       3.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110597.5      0.06       3.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110599.1      0.06       3.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  110600.7      0.06       3.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  110606.5      0.06       3.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:36  110612.1      0.06       3.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:36  110615.3      0.06       3.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:36  110618.2      0.06       3.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  110624.9      0.06       3.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:36  110630.5      0.06       3.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:36  110636.0      0.06       3.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  110644.3      0.06       3.6       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:36  110647.8      0.06       3.6       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:36  110651.2      0.06       3.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  110657.3      0.06       3.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:37  110668.2      0.06       3.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  110669.8      0.06       3.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:37  110675.7      0.06       3.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:37  110685.0      0.06       3.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:37  110689.5      0.06       3.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  110692.2      0.06       3.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  110694.8      0.05       3.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  110697.2      0.05       3.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:37  110699.4      0.05       3.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  110703.6      0.05       3.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:37  110703.3      0.05       3.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110710.3      0.05       3.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110712.9      0.05       3.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:38  110718.2      0.05       3.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110722.2      0.05       3.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:38  110726.2      0.05       3.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110727.0      0.05       3.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110729.1      0.05       3.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110732.6      0.05       3.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  110733.9      0.05       3.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110734.7      0.05       3.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  110737.1      0.05       3.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:39  110745.9      0.05       3.0       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:39  110750.7      0.05       3.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  110757.1      0.05       2.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  110759.7      0.05       2.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:39  110761.6      0.05       2.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  110766.7      0.05       2.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:39  110770.1      0.05       2.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  110773.3      0.05       2.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  110779.4      0.05       2.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:39  110782.9      0.05       2.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:39  110783.9      0.05       2.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:39  110786.6      0.05       2.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:40  110786.6      0.05       2.7       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:40  110786.6      0.05       2.7       0.0                          
    0:01:40  110786.6      0.05       2.7       0.0                          
    0:01:42  110333.1      0.05       2.7       0.0                          
    0:01:43  110295.0      0.05       2.7       0.0                          
    0:01:44  110267.9      0.05       2.7       0.0                          
    0:01:44  110242.4      0.05       2.7       0.0                          
    0:01:44  110218.4      0.05       2.7       0.0                          
    0:01:45  110199.3      0.05       2.7       0.0                          
    0:01:45  110181.2      0.05       2.7       0.0                          
    0:01:45  110163.6      0.05       2.7       0.0                          
    0:01:46  110154.6      0.05       2.7       0.0                          
    0:01:46  110138.1      0.05       2.7       0.0                          
    0:01:46  110129.6      0.05       2.7       0.0                          
    0:01:46  110121.1      0.05       2.7       0.0                          
    0:01:47  110112.6      0.05       2.7       0.0                          
    0:01:47  110104.0      0.05       2.7       0.0                          
    0:01:47  110095.5      0.05       2.7       0.0                          
    0:01:47  110087.0      0.05       2.7       0.0                          
    0:01:47  110087.0      0.05       2.7       0.0                          
    0:01:48  110089.7      0.05       2.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:48  110117.9      0.05       2.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:49  110117.9      0.05       2.4       0.0                          
    0:01:49  110047.1      0.06       2.5       0.0                          
    0:01:49  110041.8      0.06       2.5       0.0                          
    0:01:49  110041.8      0.06       2.5       0.0                          
    0:01:49  110041.8      0.06       2.5       0.0                          
    0:01:49  110041.8      0.06       2.5       0.0                          
    0:01:49  110041.8      0.06       2.5       0.0                          
    0:01:49  110041.8      0.06       2.5       0.0                          
    0:01:49  110045.5      0.05       2.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:49  110055.4      0.05       2.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:50  110054.6      0.05       2.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:50  110057.0      0.05       2.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:50  110064.1      0.05       2.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:50  110069.2      0.04       2.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  110072.4      0.04       2.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  110075.9      0.04       2.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  110083.3      0.04       2.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:50  110086.2      0.04       2.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  110092.3      0.04       2.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:51  110097.9      0.04       2.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  110098.5      0.04       2.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  110106.4      0.04       2.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  110106.7      0.04       2.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:51  110109.6      0.04       2.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  110113.1      0.04       2.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:51  110115.8      0.04       2.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:51  110120.3      0.04       2.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  110122.4      0.04       2.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:51  110122.9      0.04       2.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:51  110126.9      0.04       2.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:51  110128.8      0.04       2.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  110132.2      0.04       2.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  110136.0      0.04       1.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:52  110139.2      0.04       1.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:52  110141.8      0.04       1.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  110144.2      0.04       1.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:52  110148.5      0.04       1.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:52  110151.7      0.04       1.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  110159.4      0.03       1.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  110162.3      0.03       1.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  110165.8      0.03       1.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  110172.4      0.03       1.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  110171.9      0.03       1.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:52  110174.8      0.03       1.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  110176.4      0.03       1.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  110177.7      0.03       1.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  110180.1      0.03       1.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:53  110178.5      0.03       1.6       0.0                          
    0:01:53  110162.6      0.03       1.6       0.0                          
    0:01:53  110144.7      0.03       1.6       0.0                          
    0:01:53  110128.8      0.03       1.6       0.0                          
    0:01:54  110115.0      0.03       1.6       0.0                          
    0:01:54  110100.9      0.03       1.6       0.0                          
    0:01:54  110083.0      0.03       1.6       0.0                          
    0:01:54  110066.5      0.03       1.6       0.0                          
    0:01:54  110048.5      0.03       1.6       0.0                          
    0:01:56  109980.6      0.03       1.6       0.0                          
    0:01:56  109860.9      0.03       1.6       0.0                          
    0:01:57  109744.4      0.03       1.6       0.0                          
    0:01:57  109685.1      0.03       1.6       0.0                          
    0:01:57  109655.0      0.03       1.6       0.0                          
    0:01:58  109600.0      0.03       1.6       0.0                          
    0:01:58  109544.1      0.03       1.6       0.0                          
    0:01:59  109483.5      0.03       1.6       0.0                          
    0:02:00  109478.9      0.03       1.6       0.0                          
    0:02:00  109478.4      0.03       1.6       0.0                          
    0:02:00  109477.1      0.03       1.6       0.0                          
    0:02:00  109474.2      0.03       1.6       0.0                          
    0:02:01  109469.1      0.03       1.6       0.0                          
    0:02:02  109469.1      0.03       1.6       0.0                          
    0:02:02  109447.0      0.04       1.7       0.0                          
    0:02:02  109446.2      0.04       1.7       0.0                          
    0:02:03  109446.2      0.04       1.7       0.0                          
    0:02:03  109446.2      0.04       1.7       0.0                          
    0:02:03  109446.2      0.04       1.7       0.0                          
    0:02:03  109446.2      0.04       1.7       0.0                          
    0:02:03  109446.2      0.04       1.7       0.0                          
    0:02:03  109451.6      0.04       1.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:03  109453.4      0.04       1.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:03  109457.9      0.03       1.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:03  109465.4      0.03       1.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:03  109467.0      0.03       1.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:03  109469.4      0.03       1.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:03  109471.0      0.03       1.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:02:04  109473.6      0.03       1.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:04  109474.2      0.03       1.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:04  109474.7      0.03       1.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:02:04  109476.6      0.03       1.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:04  109483.7      0.03       1.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:04  109488.5      0.03       1.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:04  109490.1      0.03       1.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:04  109493.8      0.03       1.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:04  109493.6      0.03       1.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:04  109494.1      0.03       1.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:04  109497.3      0.03       1.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:02:04  109500.0      0.03       1.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:05  109500.0      0.03       1.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:05  109502.6      0.03       1.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:05  109504.5      0.03       1.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:05  109506.6      0.03       1.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:05  109507.1      0.03       1.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:05  109509.5      0.03       1.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:05  109515.9      0.03       1.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:05  109518.3      0.03       1.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:05  109521.2      0.03       1.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:05  109523.9      0.03       1.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:05  109526.6      0.03       1.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:05  109527.9      0.03       1.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:06  109529.8      0.03       1.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:06  109532.4      0.03       1.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:06  109531.9      0.03       1.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:06  109536.1      0.03       1.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:06  109536.9      0.02       1.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:06  109543.9      0.02       1.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  109547.0      0.02       1.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:06  109546.8      0.02       1.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:06  109546.8      0.02       1.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:06  109548.6      0.02       1.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:06  109551.3      0.02       1.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:06  109551.8      0.02       1.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:06  109559.3      0.02       1.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:07  109563.8      0.02       1.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:07  109565.1      0.02       1.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:07  109566.7      0.02       1.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  109567.5      0.02       1.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:07  109568.6      0.02       1.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  109572.3      0.02       0.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:02:07  109573.6      0.02       0.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:07  109576.3      0.02       0.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:07  109577.4      0.02       0.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  109580.0      0.02       0.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:07  109580.8      0.02       0.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:07  109584.3      0.02       0.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:08  109584.3      0.02       0.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:08  109586.7      0.02       0.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:08  109594.4      0.02       0.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:08  109595.2      0.02       0.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:08  109597.9      0.02       0.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:08  109599.7      0.02       0.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:08  109602.6      0.02       0.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:02:08  109603.4      0.02       0.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:08  109603.7      0.02       0.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:08  109605.6      0.02       0.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:09  109605.8      0.02       0.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:09  109605.8      0.02       0.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:09  109606.1      0.02       0.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:09  109605.8      0.02       0.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:09  109608.5      0.02       0.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:09  109613.8      0.02       0.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:09  109614.9      0.02       0.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  109615.4      0.02       0.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:09  109615.4      0.02       0.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  109622.3      0.02       0.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:09  109624.7      0.02       0.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:09  109626.3      0.02       0.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:09  109629.0      0.02       0.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  109629.8      0.02       0.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:10  109629.8      0.02       0.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  109633.2      0.02       0.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  109636.2      0.02       0.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:10  109640.1      0.02       0.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:10  109642.5      0.02       0.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  109643.3      0.02       0.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:10  109647.3      0.02       0.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:10  109648.1      0.02       0.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:10  109655.0      0.02       0.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  109654.8      0.02       0.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:11  109658.8      0.02       0.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:11  109662.5      0.02       0.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:11  109665.7      0.02       0.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  109667.5      0.02       0.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  109672.6      0.02       0.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  109674.7      0.02       0.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  109677.4      0.01       0.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  109681.1      0.01       0.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  109684.0      0.01       0.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:11  109685.6      0.01       0.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:12  109689.9      0.01       0.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:12  109691.7      0.01       0.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:12  109695.5      0.01       0.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:12  109697.6      0.01       0.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:12  109704.3      0.01       0.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:12  109703.7      0.01       0.4       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:02:12  109704.0      0.01       0.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:12  109705.8      0.01       0.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:12  109711.2      0.01       0.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:12  109715.2      0.01       0.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:12  109715.7      0.01       0.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:12  109718.1      0.01       0.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:12  109721.8      0.01       0.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:13  109723.7      0.01       0.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:13  109725.8      0.01       0.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:13  109731.4      0.01       0.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:13  109733.0      0.01       0.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:13  109738.3      0.01       0.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:13  109740.4      0.01       0.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:13  109743.4      0.01       0.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:13  109744.2      0.01       0.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:13  109746.8      0.01       0.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:13  109749.7      0.01       0.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:13  109751.3      0.01       0.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:13  109755.9      0.01       0.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:13  109757.7      0.01       0.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:14  109760.4      0.01       0.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:14  109762.0      0.01       0.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:14  109766.5      0.01       0.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:14  109772.6      0.01       0.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:14  109777.4      0.01       0.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:14  109783.8      0.01       0.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:14  109787.8      0.01       0.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:14  109789.4      0.01       0.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:14  109789.6      0.01       0.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:14  109795.2      0.00       0.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:14  109797.6      0.00       0.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:15  109799.5      0.00       0.1       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_16_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 12136 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 21:37:34 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_16_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              52679.172225
Buf/Inv area:                     3203.703999
Noncombinational area:           57120.306042
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                109799.478267
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 21:37:40 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  32.4501 mW   (88%)
  Net Switching Power  =   4.5037 mW   (12%)
                         ---------
Total Dynamic Power    =  36.9538 mW  (100%)

Cell Leakage Power     =   2.2751 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.0248e+04          676.6280        9.5610e+05        3.1881e+04  (  81.27%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  2.2016e+03        3.8271e+03        1.3190e+06        7.3478e+03  (  18.73%)
--------------------------------------------------------------------------------------------------
Total          3.2450e+04 uW     4.5037e+03 uW     2.2751e+06 nW     3.9229e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 21:37:40 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[8].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[8].path/path/genblk1.add_in_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[8].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[8]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[8].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[8]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[8].path/Mat_a_Mem/Mem/data_out_tri[8]/Z (TBUF_X2)
                                                          0.13       0.21 f
  path/genblk1[8].path/Mat_a_Mem/Mem/data_out[8] (memory_b16_SIZE16_LOGSIZE4_16)
                                                          0.00       0.21 f
  path/genblk1[8].path/Mat_a_Mem/data_out[8] (seqMemory_b16_SIZE16_16)
                                                          0.00       0.21 f
  path/genblk1[8].path/path/in0[8] (mac_b16_g1_8)         0.00       0.21 f
  path/genblk1[8].path/path/mult_21/a[8] (mac_b16_g1_8_DW_mult_tc_1)
                                                          0.00       0.21 f
  path/genblk1[8].path/path/mult_21/U749/Z (BUF_X1)       0.04       0.26 f
  path/genblk1[8].path/path/mult_21/U871/ZN (XNOR2_X2)
                                                          0.08       0.33 f
  path/genblk1[8].path/path/mult_21/U1278/ZN (OAI22_X1)
                                                          0.07       0.41 r
  path/genblk1[8].path/path/mult_21/U314/S (FA_X1)        0.13       0.53 f
  path/genblk1[8].path/path/mult_21/U312/S (FA_X1)        0.13       0.67 r
  path/genblk1[8].path/path/mult_21/U311/S (FA_X1)        0.11       0.78 f
  path/genblk1[8].path/path/mult_21/U711/ZN (OR2_X2)      0.06       0.84 f
  path/genblk1[8].path/path/mult_21/U1057/ZN (AOI21_X1)
                                                          0.04       0.88 r
  path/genblk1[8].path/path/mult_21/U1176/ZN (OAI21_X1)
                                                          0.04       0.92 f
  path/genblk1[8].path/path/mult_21/U847/ZN (AND2_X1)     0.04       0.95 f
  path/genblk1[8].path/path/mult_21/U848/ZN (NOR2_X1)     0.03       0.99 r
  path/genblk1[8].path/path/mult_21/U1341/ZN (OAI21_X1)
                                                          0.03       1.02 f
  path/genblk1[8].path/path/mult_21/U882/ZN (AOI21_X1)
                                                          0.04       1.06 r
  path/genblk1[8].path/path/mult_21/U1290/ZN (OAI21_X1)
                                                          0.03       1.09 f
  path/genblk1[8].path/path/mult_21/U786/ZN (AOI21_X1)
                                                          0.04       1.13 r
  path/genblk1[8].path/path/mult_21/U1315/ZN (OAI21_X1)
                                                          0.03       1.17 f
  path/genblk1[8].path/path/mult_21/U798/ZN (AOI21_X1)
                                                          0.04       1.21 r
  path/genblk1[8].path/path/mult_21/U1340/ZN (OAI21_X1)
                                                          0.03       1.24 f
  path/genblk1[8].path/path/mult_21/U870/ZN (AOI21_X1)
                                                          0.04       1.28 r
  path/genblk1[8].path/path/mult_21/U1339/ZN (OAI21_X1)
                                                          0.04       1.32 f
  path/genblk1[8].path/path/mult_21/U1051/ZN (NAND2_X1)
                                                          0.04       1.36 r
  path/genblk1[8].path/path/mult_21/U850/ZN (NAND3_X1)
                                                          0.04       1.40 f
  path/genblk1[8].path/path/mult_21/U1054/ZN (NAND2_X1)
                                                          0.04       1.44 r
  path/genblk1[8].path/path/mult_21/U1056/ZN (NAND3_X1)
                                                          0.04       1.47 f
  path/genblk1[8].path/path/mult_21/U823/ZN (NAND2_X1)
                                                          0.03       1.50 r
  path/genblk1[8].path/path/mult_21/U826/ZN (NAND3_X1)
                                                          0.04       1.54 f
  path/genblk1[8].path/path/mult_21/U55/CO (FA_X1)        0.10       1.63 f
  path/genblk1[8].path/path/mult_21/U858/ZN (NAND2_X1)
                                                          0.04       1.67 r
  path/genblk1[8].path/path/mult_21/U860/ZN (NAND3_X1)
                                                          0.04       1.71 f
  path/genblk1[8].path/path/mult_21/U865/ZN (NAND2_X1)
                                                          0.04       1.75 r
  path/genblk1[8].path/path/mult_21/U866/ZN (NAND3_X1)
                                                          0.04       1.79 f
  path/genblk1[8].path/path/mult_21/U719/ZN (NAND2_X1)
                                                          0.03       1.82 r
  path/genblk1[8].path/path/mult_21/U717/ZN (AND3_X1)     0.05       1.86 r
  path/genblk1[8].path/path/mult_21/product[31] (mac_b16_g1_8_DW_mult_tc_1)
                                                          0.00       1.86 r
  path/genblk1[8].path/path/genblk1.add_in_reg[31]/D (DFF_X2)
                                                          0.01       1.87 r
  data arrival time                                                  1.87

  clock clk (rise edge)                                   1.90       1.90
  clock network delay (ideal)                             0.00       1.90
  path/genblk1[8].path/path/genblk1.add_in_reg[31]/CK (DFF_X2)
                                                          0.00       1.90 r
  library setup time                                     -0.03       1.87
  data required time                                                 1.87
  --------------------------------------------------------------------------
  data required time                                                 1.87
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
