-- VHDL Entity raro_ikr_risc_II_lib.DEC_dc.interface
--
-- Created:
--          by - lspetrck.meyer (pc091)
--          at - 15:18:06 05/25/22
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2020.2 Built on 12 Apr 2020 at 11:28:22
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
LIBRARY raro_ikr_risc_II_lib;
USE raro_ikr_risc_II_lib.internal_types.ALL;
USE raro_ikr_risc_II_lib.isa_types.ALL;

ENTITY DEC_dc IS
   PORT( 
      rOpcode_out      : IN     word;
      a_imm            : OUT    word;
      rAluMode_in      : OUT    alu_mode_type;
      rMemMode_in_dc   : OUT    mem_mode_type;
      rTargetReg_in_dc : OUT    reg_addr_type;
      sel_a            : OUT    reg_addr_type;
      sel_b            : OUT    reg_addr_type;
      sel_c            : OUT    reg_addr_type;
      sel_imm          : OUT    std_logic
   );

-- Declarations

END DEC_dc ;

