
// File generated by noodle version U-2022.12#3eec2545bc#230622, Tue Aug 20 14:38:42 2024
// Copyright 2014-2022 Synopsys, Inc. All rights reserved.
// noodle -I/proj/xbuilds/2023.2_INT_1013_2256/installs/all_platforms/Vitis/2023.2/aietools/data/aie_ml/lib -I/proj/xbuilds/2023.2_INT_1013_2256/installs/all_platforms/Vitis/2023.2/aietools/data/aie_ml/lib/isg -I/proj/xbuilds/2023.2_INT_1013_2256/installs/all_platforms/Vitis/2023.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/proj/xbuilds/2023.2_INT_1013_2256/installs/all_platforms/Vitis/2023.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/proj/xbuilds/2023.2_INT_1013_2256/installs/all_platforms/Vitis/2023.2/aietools/data/aie_ml/lib/runtime/include -I<BOOST_DIR> -D__AIENGINE__ -D__AIE_ARCH__=20 -D__AIEARCH__=20 -D__tct_tgt__=230622 -iaie_core.h +Sinl +Olbb=200 +Opmsa +NOpld +w/scratch/aba/micro/mlir-aie/test/npu-xrt/add_one_two/aie2.mlir.prj/work /scratch/aba/micro/mlir-aie/test/npu-xrt/add_one_two/aie2.mlir.prj/work/input.llchesslinked.sfg +Q1=+Sinl,+Olbb=200,+Opmsa,+NOpld +Q2=+Sinl,+Olbb=200,+Opmsa,+NOpld +Q3=+Sinl,+Olbb=1000,+Opmsa,+NOpld +Qfast=+Sinl,+Olbb=1000,+Opmsa,+NOpld,+Opfp +Qs=+Sinl,+Olbb=200,+Opmsa,+NOpld +Qz=+Sinl,+Olbb=200,+Opmsa,+NOpld me


/***
!!  void core_0_2()
Fcore_0_2 : user_defined, called {
    fnm : "core_0_2" 'void core_0_2()';
    arg : ( addr:i );
    loc : ( LR[0] );
    flc : ( P[6] P[7] R[16] R[17] R[18] R[19] R[20] R[21] R[22] R[23] );
    vac : ( crMCDEn[0] crPackSign[0] crSCDEn[0] crSRSSign[0] crUPSSign[0] crUnpackSign[0] crVaddSign[0] );
    frm : ( );
}
****
!!  void llvm___aie2___acquire(unsigned, unsigned)
Fllvm___aie2___acquire : user_defined, called {
    fnm : "llvm___aie2___acquire" 'void llvm___aie2___acquire(unsigned, unsigned)';
    arg : ( addr:i w32:i w32:i );
    loc : ( LR[0] R[0] R[1] );
    flc : ( P[6] P[7] R[16] R[17] R[18] R[19] R[20] R[21] R[22] R[23] );
    vac : ( crMCDEn[0] crPackSign[0] crSCDEn[0] crSRSSign[0] crUPSSign[0] crUnpackSign[0] crVaddSign[0] );
}
!!  void llvm___aie2___release(unsigned, unsigned)
Fllvm___aie2___release : user_defined, called {
    fnm : "llvm___aie2___release" 'void llvm___aie2___release(unsigned, unsigned)';
    arg : ( addr:i w32:i w32:i );
    loc : ( LR[0] R[0] R[1] );
    flc : ( P[6] P[7] R[16] R[17] R[18] R[19] R[20] R[21] R[22] R[23] );
    vac : ( crMCDEn[0] crPackSign[0] crSCDEn[0] crSRSSign[0] crUPSSign[0] crUnpackSign[0] crVaddSign[0] );
}
***/

[
    0 : core_0_2 typ=iword bnd=e stl=PM
    5 : _cst typ=amod val=49f bnd=m
    6 : _cst typ=amod val=-1f bnd=m
    9 : _cst typ=amod val=50f bnd=m
   13 : __tmp typ=w32 bnd=m
   14 : _cst typ=u4 val=2f bnd=m
   24 : _cst typ=amod val=48f bnd=m
   25 : _cst typ=u4 val=1f bnd=m
   27 : _cst typ=amod val=51f bnd=m
   33 : __ali0 typ=w8 bnd=b stl=DMb
   34 : __ali1 typ=w8 bnd=b stl=DMb
   35 : __ext typ=w8 bnd=b stl=DMb
   36 : __vola typ=iword bnd=b stl=PM
   42 : __la typ=addr bnd=p
   43 : llvm___aie2___acquire typ=addr val=0r bnd=m
   44 : __link typ=addr bnd=m
   45 : _cst typ=w32 bnd=m
   46 : _cst typ=w32 bnd=m
   47 : __link typ=addr bnd=m
   48 : _cst typ=w32 bnd=m
   49 : _cst typ=w32 bnd=m
   50 : llvm___aie2___release typ=addr val=0r bnd=m
   51 : __link typ=addr bnd=m
   52 : _cst typ=w32 bnd=m
   53 : _cst typ=w32 bnd=m
   54 : __link typ=addr bnd=m
   55 : _cst typ=w32 bnd=m
   56 : _cst typ=w32 bnd=m
   57 : __link typ=addr bnd=m
   58 : _cst typ=w32 bnd=m
   59 : _cst typ=w32 bnd=m
   60 : __link typ=addr bnd=m
   61 : _cst typ=w32 bnd=m
   62 : _cst typ=w32 bnd=m
   63 : __link typ=addr bnd=m
   64 : _cst typ=w32 bnd=m
   65 : _cst typ=w32 bnd=m
   66 : __link typ=addr bnd=m
   67 : _cst typ=w32 bnd=m
   68 : _cst typ=w32 bnd=m
   73 : __M_DMs typ=w32 bnd=d stl=DMs
  139 : __R_LC typ=w32 bnd=d stl=LC
  140 : __R_LE typ=addr bnd=d stl=LE
  141 : __R_LS typ=addr bnd=d stl=LS
  159 : __ct_0 typ=u1 val=0f bnd=m
  160 : __ct_1 typ=u1 val=1f bnd=m
  165 : __R_SP typ=addr bnd=d stl=SP
  166 : __sp typ=addr bnd=b stl=SP
  167 : __rd___sp typ=addr bnd=m
  168 : __wr___sp typ=addr bnd=m
  169 : __rd___sp typ=addr bnd=m
  171 : __wr___sp typ=addr bnd=m
  172 : objFifo_in1_cons_buff_0 typ=w8 bnd=e sz=32 algn=4 stl=DMb
  174 : __ptr_objFifo_in1_cons_buff_0 typ=addr val=0a bnd=m adro=172
  175 : objFifo_out1_buff_0 typ=w8 bnd=e sz=32 algn=4 stl=DMb
  177 : __ptr_objFifo_out1_buff_0 typ=addr val=0a bnd=m adro=175
  178 : objFifo_in1_cons_buff_1 typ=w8 bnd=e sz=32 algn=4 stl=DMb
  180 : __ptr_objFifo_in1_cons_buff_1 typ=addr val=0a bnd=m adro=178
  181 : objFifo_out1_buff_1 typ=w8 bnd=e sz=32 algn=4 stl=DMb
  183 : __ptr_objFifo_out1_buff_1 typ=addr val=0a bnd=m adro=181
  200 : __ct_3 typ=u4 val=3f bnd=m
  201 : __cv typ=w32 bnd=m
  202 : __tmp typ=bool bnd=m
  203 : __shv___ptr_objFifo_in1_cons_buff_0 typ=addr bnd=m
  205 : __shv___ptr_objFifo_out1_buff_0 typ=addr bnd=m
  206 : __shv___ptr_objFifo_in1_cons_buff_1 typ=addr bnd=m
  207 : __shv___ptr_objFifo_out1_buff_1 typ=addr bnd=m
  257 : __ct_0s0 typ=amod val=0s0 bnd=m
  258 : __ct_0S0 typ=amod val=0S0 bnd=m
  259 : __ct_4 typ=amod val=4f bnd=m
  260 : __ct_m28 typ=amod val=-28f bnd=m
  270 : __either typ=bool bnd=m
  271 : __trgt typ=addr val=0J bnd=m
]
Fcore_0_2 {
    #489 off=0
    (_cst.6 var=5) const ()  <6>;
    (_cst.7 var=6) const ()  <7>;
    (_cst.11 var=9) const ()  <11>;
    (_cst.19 var=14) const ()  <19>;
    (_cst.67 var=24) const ()  <67>;
    (_cst.68 var=25) const ()  <68>;
    (_cst.72 var=27) const ()  <72>;
    (__ali0.139 var=33) source ()  <143>;
    (__ali1.140 var=34) source ()  <145>;
    (__ext.141 var=35) source ()  <147>;
    (__vola.142 var=36) source ()  <149>;
    (__la.148 var=42 stl=LR off=0) inp ()  <157>;
    (__la.149 var=42) deassign (__la.148)  <158>;
    (llvm___aie2___acquire.150 var=43) const ()  <160>;
    (llvm___aie2___release.159 var=50) const ()  <172>;
    (__M_DMs.304 var=73) st_def ()  <307>;
    (__ct_0.390 var=159) const ()  <461>;
    (__ct_1.392 var=160) const ()  <463>;
    (__R_SP.478 var=165) st_def ()  <507>;
    (__sp.479 var=166) source ()  <508>;
    (__rd___sp.480 var=167) rd_res_reg (__R_SP.478 __sp.479)  <509>;
    (__R_SP.482 var=165 __sp.483 var=166) wr_res_reg (__wr___sp.560 __sp.479)  <511>;
    (__rd___sp.484 var=169) rd_res_reg (__R_SP.478 __sp.483)  <512>;
    (__ptr_objFifo_in1_cons_buff_0.489 var=174) const ()  <518>;
    (__ptr_objFifo_out1_buff_0.490 var=177) const ()  <520>;
    (__ptr_objFifo_in1_cons_buff_1.491 var=180) const ()  <522>;
    (__ptr_objFifo_out1_buff_1.492 var=183) const ()  <524>;
    (__ct_3.504 var=200) const ()  <615>;
    (__wr___sp.560 var=168) __Pvoid_add___Pvoid_amod (__rd___sp.480 __ct_0s0.736)  <691>;
    (__ct_0s0.736 var=257) const ()  <996>;
    (__ct_4.738 var=259) const ()  <1000>;
    (__ct_m28.739 var=260) const ()  <1002>;
    (__trgt.748 var=271) const ()  <1060>;
    do {
        {
            (__ali0.256 var=33) entry (__ali0.186 __ali0.139)  <265>;
            (__ali1.257 var=34) entry (__ali1.188 __ali1.140)  <266>;
            (__ext.258 var=35) entry (__ext.190 __ext.141)  <267>;
            (__vola.259 var=36) entry (__vola.192 __vola.142)  <268>;
            (__cv.505 var=201) entry (__cv.508 __ct_3.504)  <617>;
            (__shv___ptr_objFifo_in1_cons_buff_0.512 var=203) entry (__shv___ptr_objFifo_in1_cons_buff_0.510 __ptr_objFifo_in1_cons_buff_0.489)  <622>;
            (__shv___ptr_objFifo_out1_buff_0.524 var=205) entry (__shv___ptr_objFifo_out1_buff_0.522 __ptr_objFifo_out1_buff_0.490)  <634>;
            (__shv___ptr_objFifo_in1_cons_buff_1.535 var=206) entry (__shv___ptr_objFifo_in1_cons_buff_1.533 __ptr_objFifo_in1_cons_buff_1.491)  <644>;
            (__shv___ptr_objFifo_out1_buff_1.546 var=207) entry (__shv___ptr_objFifo_out1_buff_1.544 __ptr_objFifo_out1_buff_1.492)  <654>;
        } #4
        {
            #17 off=1
            (__link.151 var=44) addr_jal_addr (llvm___aie2___acquire.150)  <162>;
            call {
                (__ali0.394 var=33 __ali1.395 var=34 __ext.396 var=35 __vola.397 var=36) Fllvm___aie2___acquire (__link.152 _cst.153 _cst.154 __ali0.256 __ali1.257 __ext.258 __vola.259)  <163>;
                (__link.152 var=44 stl=LR off=0) assign (__link.151)  <164>;
                (_cst.153 var=45 stl=R off=0) assign (_cst.6)  <165>;
                (_cst.154 var=46 stl=R off=1) assign (_cst.7)  <166>;
            } #18 off=2
            #19 off=3
            (__link.155 var=47) addr_jal_addr (llvm___aie2___acquire.150)  <167>;
            call {
                (__ali0.398 var=33 __ali1.399 var=34 __ext.400 var=35 __vola.401 var=36) Fllvm___aie2___acquire (__link.156 _cst.157 _cst.158 __ali0.394 __ali1.395 __ext.396 __vola.397)  <168>;
                (__link.156 var=47 stl=LR off=0) assign (__link.155)  <169>;
                (_cst.157 var=48 stl=R off=0) assign (_cst.11)  <170>;
                (_cst.158 var=49 stl=R off=1) assign (_cst.7)  <171>;
            } #20 off=4
            #314 off=5
            (__tmp.20 var=13) __uint__pl___uint___uint (__tmp.402 _cst.19)  <20>;
            (__tmp.28 var=13) __uint__pl___uint___uint (__tmp.405 _cst.19)  <28>;
            (__tmp.34 var=13) __uint__pl___uint___uint (__tmp.408 _cst.19)  <34>;
            (__tmp.40 var=13) __uint__pl___uint___uint (__tmp.411 _cst.19)  <40>;
            (__tmp.46 var=13) __uint__pl___uint___uint (__tmp.414 _cst.19)  <46>;
            (__tmp.52 var=13) __uint__pl___uint___uint (__tmp.417 _cst.19)  <52>;
            (__tmp.58 var=13) __uint__pl___uint___uint (__tmp.420 _cst.19)  <58>;
            (__tmp.64 var=13) __uint__pl___uint___uint (__tmp.423 _cst.19)  <64>;
            (__link.160 var=51) addr_jal_addr (llvm___aie2___release.159)  <174>;
            (__tmp.402 var=13) load (__M_DMs.304 __shv___ptr_objFifo_in1_cons_buff_0.512 __ali1.399)  <467>;
            (__M_DMs.403 var=73 __ali0.404 var=33) store (__tmp.20 __shv___ptr_objFifo_out1_buff_0.524 __ali0.398)  <468>;
            (__tmp.405 var=13) load (__M_DMs.304 __shv___ptr_objFifo_in1_cons_buff_0.577 __ali1.399)  <469>;
            (__M_DMs.406 var=73 __ali0.407 var=33) store (__tmp.28 __shv___ptr_objFifo_out1_buff_0.617 __ali0.404)  <470>;
            (__tmp.408 var=13) load (__M_DMs.304 __shv___ptr_objFifo_in1_cons_buff_0.582 __ali1.399)  <471>;
            (__M_DMs.409 var=73 __ali0.410 var=33) store (__tmp.34 __shv___ptr_objFifo_out1_buff_0.622 __ali0.407)  <472>;
            (__tmp.411 var=13) load (__M_DMs.304 __shv___ptr_objFifo_in1_cons_buff_0.587 __ali1.399)  <473>;
            (__M_DMs.412 var=73 __ali0.413 var=33) store (__tmp.40 __shv___ptr_objFifo_out1_buff_0.627 __ali0.410)  <474>;
            (__tmp.414 var=13) load (__M_DMs.304 __shv___ptr_objFifo_in1_cons_buff_0.592 __ali1.399)  <475>;
            (__M_DMs.415 var=73 __ali0.416 var=33) store (__tmp.46 __shv___ptr_objFifo_out1_buff_0.632 __ali0.413)  <476>;
            (__tmp.417 var=13) load (__M_DMs.304 __shv___ptr_objFifo_in1_cons_buff_0.597 __ali1.399)  <477>;
            (__M_DMs.418 var=73 __ali0.419 var=33) store (__tmp.52 __shv___ptr_objFifo_out1_buff_0.637 __ali0.416)  <478>;
            (__tmp.420 var=13) load (__M_DMs.304 __shv___ptr_objFifo_in1_cons_buff_0.602 __ali1.399)  <479>;
            (__M_DMs.421 var=73 __ali0.422 var=33) store (__tmp.58 __shv___ptr_objFifo_out1_buff_0.642 __ali0.419)  <480>;
            (__tmp.423 var=13) load (__M_DMs.304 __shv___ptr_objFifo_in1_cons_buff_0.607 __ali1.399)  <481>;
            (__M_DMs.424 var=73 __ali0.425 var=33) store (__tmp.64 __shv___ptr_objFifo_out1_buff_0.647 __ali0.422)  <482>;
            (__shv___ptr_objFifo_in1_cons_buff_0.577 var=203) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_in1_cons_buff_0.512 __ct_4.738)  <718>;
            (__shv___ptr_objFifo_in1_cons_buff_0.582 var=203) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_in1_cons_buff_0.577 __ct_4.738)  <726>;
            (__shv___ptr_objFifo_in1_cons_buff_0.587 var=203) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_in1_cons_buff_0.582 __ct_4.738)  <734>;
            (__shv___ptr_objFifo_in1_cons_buff_0.592 var=203) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_in1_cons_buff_0.587 __ct_4.738)  <742>;
            (__shv___ptr_objFifo_in1_cons_buff_0.597 var=203) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_in1_cons_buff_0.592 __ct_4.738)  <750>;
            (__shv___ptr_objFifo_in1_cons_buff_0.602 var=203) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_in1_cons_buff_0.597 __ct_4.738)  <758>;
            (__shv___ptr_objFifo_in1_cons_buff_0.607 var=203) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_in1_cons_buff_0.602 __ct_4.738)  <766>;
            (__shv___ptr_objFifo_in1_cons_buff_0.612 var=203) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_in1_cons_buff_0.607 __ct_m28.739)  <774>;
            (__shv___ptr_objFifo_out1_buff_0.617 var=205) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_out1_buff_0.524 __ct_4.738)  <782>;
            (__shv___ptr_objFifo_out1_buff_0.622 var=205) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_out1_buff_0.617 __ct_4.738)  <790>;
            (__shv___ptr_objFifo_out1_buff_0.627 var=205) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_out1_buff_0.622 __ct_4.738)  <798>;
            (__shv___ptr_objFifo_out1_buff_0.632 var=205) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_out1_buff_0.627 __ct_4.738)  <806>;
            (__shv___ptr_objFifo_out1_buff_0.637 var=205) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_out1_buff_0.632 __ct_4.738)  <814>;
            (__shv___ptr_objFifo_out1_buff_0.642 var=205) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_out1_buff_0.637 __ct_4.738)  <822>;
            (__shv___ptr_objFifo_out1_buff_0.647 var=205) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_out1_buff_0.642 __ct_4.738)  <830>;
            (__shv___ptr_objFifo_out1_buff_0.652 var=205) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_out1_buff_0.647 __ct_m28.739)  <838>;
            call {
                (__ali0.426 var=33 __ali1.427 var=34 __ext.428 var=35 __vola.429 var=36) Fllvm___aie2___release (__link.161 _cst.162 _cst.163 __ali0.425 __ali1.399 __ext.400 __vola.401)  <175>;
                (__link.161 var=51 stl=LR off=0) assign (__link.160)  <176>;
                (_cst.162 var=52 stl=R off=0) assign (_cst.67)  <177>;
                (_cst.163 var=53 stl=R off=1) assign (_cst.68)  <178>;
            } #22 off=6
            #23 off=7
            (__link.164 var=54) addr_jal_addr (llvm___aie2___release.159)  <179>;
            call {
                (__ali0.430 var=33 __ali1.431 var=34 __ext.432 var=35 __vola.433 var=36) Fllvm___aie2___release (__link.165 _cst.166 _cst.167 __ali0.426 __ali1.427 __ext.428 __vola.429)  <180>;
                (__link.165 var=54 stl=LR off=0) assign (__link.164)  <181>;
                (_cst.166 var=55 stl=R off=0) assign (_cst.72)  <182>;
                (_cst.167 var=56 stl=R off=1) assign (_cst.68)  <183>;
            } #24 off=8
            #25 off=9
            (__link.168 var=57) addr_jal_addr (llvm___aie2___acquire.150)  <184>;
            call {
                (__ali0.434 var=33 __ali1.435 var=34 __ext.436 var=35 __vola.437 var=36) Fllvm___aie2___acquire (__link.169 _cst.170 _cst.171 __ali0.430 __ali1.431 __ext.432 __vola.433)  <185>;
                (__link.169 var=57 stl=LR off=0) assign (__link.168)  <186>;
                (_cst.170 var=58 stl=R off=0) assign (_cst.6)  <187>;
                (_cst.171 var=59 stl=R off=1) assign (_cst.7)  <188>;
            } #26 off=10
            #27 off=11
            (__link.172 var=60) addr_jal_addr (llvm___aie2___acquire.150)  <189>;
            call {
                (__ali0.438 var=33 __ali1.439 var=34 __ext.440 var=35 __vola.441 var=36) Fllvm___aie2___acquire (__link.173 _cst.174 _cst.175 __ali0.434 __ali1.435 __ext.436 __vola.437)  <190>;
                (__link.173 var=60 stl=LR off=0) assign (__link.172)  <191>;
                (_cst.174 var=61 stl=R off=0) assign (_cst.11)  <192>;
                (_cst.175 var=62 stl=R off=1) assign (_cst.7)  <193>;
            } #28 off=12
            #403 off=13
            (__tmp.86 var=13) __uint__pl___uint___uint (__tmp.442 _cst.19)  <86>;
            (__tmp.93 var=13) __uint__pl___uint___uint (__tmp.445 _cst.19)  <93>;
            (__tmp.98 var=13) __uint__pl___uint___uint (__tmp.448 _cst.19)  <98>;
            (__tmp.103 var=13) __uint__pl___uint___uint (__tmp.451 _cst.19)  <103>;
            (__tmp.108 var=13) __uint__pl___uint___uint (__tmp.454 _cst.19)  <108>;
            (__tmp.113 var=13) __uint__pl___uint___uint (__tmp.457 _cst.19)  <113>;
            (__tmp.118 var=13) __uint__pl___uint___uint (__tmp.460 _cst.19)  <118>;
            (__tmp.123 var=13) __uint__pl___uint___uint (__tmp.463 _cst.19)  <123>;
            (__link.176 var=63) addr_jal_addr (llvm___aie2___release.159)  <194>;
            (__tmp.442 var=13) load (__M_DMs.304 __shv___ptr_objFifo_in1_cons_buff_1.535 __ali1.439)  <483>;
            (__M_DMs.443 var=73 __ali0.444 var=33) store (__tmp.86 __shv___ptr_objFifo_out1_buff_1.546 __ali0.438)  <484>;
            (__tmp.445 var=13) load (__M_DMs.304 __shv___ptr_objFifo_in1_cons_buff_1.657 __ali1.439)  <485>;
            (__M_DMs.446 var=73 __ali0.447 var=33) store (__tmp.93 __shv___ptr_objFifo_out1_buff_1.697 __ali0.444)  <486>;
            (__tmp.448 var=13) load (__M_DMs.304 __shv___ptr_objFifo_in1_cons_buff_1.662 __ali1.439)  <487>;
            (__M_DMs.449 var=73 __ali0.450 var=33) store (__tmp.98 __shv___ptr_objFifo_out1_buff_1.702 __ali0.447)  <488>;
            (__tmp.451 var=13) load (__M_DMs.304 __shv___ptr_objFifo_in1_cons_buff_1.667 __ali1.439)  <489>;
            (__M_DMs.452 var=73 __ali0.453 var=33) store (__tmp.103 __shv___ptr_objFifo_out1_buff_1.707 __ali0.450)  <490>;
            (__tmp.454 var=13) load (__M_DMs.304 __shv___ptr_objFifo_in1_cons_buff_1.672 __ali1.439)  <491>;
            (__M_DMs.455 var=73 __ali0.456 var=33) store (__tmp.108 __shv___ptr_objFifo_out1_buff_1.712 __ali0.453)  <492>;
            (__tmp.457 var=13) load (__M_DMs.304 __shv___ptr_objFifo_in1_cons_buff_1.677 __ali1.439)  <493>;
            (__M_DMs.458 var=73 __ali0.459 var=33) store (__tmp.113 __shv___ptr_objFifo_out1_buff_1.717 __ali0.456)  <494>;
            (__tmp.460 var=13) load (__M_DMs.304 __shv___ptr_objFifo_in1_cons_buff_1.682 __ali1.439)  <495>;
            (__M_DMs.461 var=73 __ali0.462 var=33) store (__tmp.118 __shv___ptr_objFifo_out1_buff_1.722 __ali0.459)  <496>;
            (__tmp.463 var=13) load (__M_DMs.304 __shv___ptr_objFifo_in1_cons_buff_1.687 __ali1.439)  <497>;
            (__M_DMs.464 var=73 __ali0.465 var=33) store (__tmp.123 __shv___ptr_objFifo_out1_buff_1.727 __ali0.462)  <498>;
            (__shv___ptr_objFifo_in1_cons_buff_1.657 var=206) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_in1_cons_buff_1.535 __ct_4.738)  <846>;
            (__shv___ptr_objFifo_in1_cons_buff_1.662 var=206) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_in1_cons_buff_1.657 __ct_4.738)  <854>;
            (__shv___ptr_objFifo_in1_cons_buff_1.667 var=206) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_in1_cons_buff_1.662 __ct_4.738)  <862>;
            (__shv___ptr_objFifo_in1_cons_buff_1.672 var=206) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_in1_cons_buff_1.667 __ct_4.738)  <870>;
            (__shv___ptr_objFifo_in1_cons_buff_1.677 var=206) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_in1_cons_buff_1.672 __ct_4.738)  <878>;
            (__shv___ptr_objFifo_in1_cons_buff_1.682 var=206) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_in1_cons_buff_1.677 __ct_4.738)  <886>;
            (__shv___ptr_objFifo_in1_cons_buff_1.687 var=206) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_in1_cons_buff_1.682 __ct_4.738)  <894>;
            (__shv___ptr_objFifo_in1_cons_buff_1.692 var=206) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_in1_cons_buff_1.687 __ct_m28.739)  <902>;
            (__shv___ptr_objFifo_out1_buff_1.697 var=207) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_out1_buff_1.546 __ct_4.738)  <910>;
            (__shv___ptr_objFifo_out1_buff_1.702 var=207) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_out1_buff_1.697 __ct_4.738)  <918>;
            (__shv___ptr_objFifo_out1_buff_1.707 var=207) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_out1_buff_1.702 __ct_4.738)  <926>;
            (__shv___ptr_objFifo_out1_buff_1.712 var=207) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_out1_buff_1.707 __ct_4.738)  <934>;
            (__shv___ptr_objFifo_out1_buff_1.717 var=207) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_out1_buff_1.712 __ct_4.738)  <942>;
            (__shv___ptr_objFifo_out1_buff_1.722 var=207) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_out1_buff_1.717 __ct_4.738)  <950>;
            (__shv___ptr_objFifo_out1_buff_1.727 var=207) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_out1_buff_1.722 __ct_4.738)  <958>;
            (__shv___ptr_objFifo_out1_buff_1.732 var=207) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_out1_buff_1.727 __ct_m28.739)  <966>;
            call {
                (__ali0.466 var=33 __ali1.467 var=34 __ext.468 var=35 __vola.469 var=36) Fllvm___aie2___release (__link.177 _cst.178 _cst.179 __ali0.465 __ali1.439 __ext.440 __vola.441)  <195>;
                (__link.177 var=63 stl=LR off=0) assign (__link.176)  <196>;
                (_cst.178 var=64 stl=R off=0) assign (_cst.67)  <197>;
                (_cst.179 var=65 stl=R off=1) assign (_cst.68)  <198>;
            } #30 off=14
            #31 off=15
            (__link.180 var=66) addr_jal_addr (llvm___aie2___release.159)  <199>;
            call {
                (__ali0.470 var=33 __ali1.471 var=34 __ext.472 var=35 __vola.473 var=36) Fllvm___aie2___release (__link.181 _cst.182 _cst.183 __ali0.466 __ali1.467 __ext.468 __vola.469)  <200>;
                (__link.181 var=66 stl=LR off=0) assign (__link.180)  <201>;
                (_cst.182 var=67 stl=R off=0) assign (_cst.72)  <202>;
                (_cst.183 var=68 stl=R off=1) assign (_cst.68)  <203>;
            } #32 off=16
            #460 off=17
            (__cv.569 var=201) __sint__pl___sint___sint (__cv.505 _cst.7)  <706>;
            (__tmp.742 var=202) bool_nez___sint (__cv.505)  <1007>;
            () void_ba_bool_addr (__tmp.742 __trgt.748)  <1061>;
            (__either.749 var=270) undefined ()  <1062>;
        } #5
        {
            () while_expr (__either.749)  <139>;
            (__ali0.186 var=33 __ali0.187 var=33) exit (__ali0.470)  <205>;
            (__ali1.188 var=34 __ali1.189 var=34) exit (__ali1.471)  <206>;
            (__ext.190 var=35 __ext.191 var=35) exit (__ext.472)  <207>;
            (__vola.192 var=36 __vola.193 var=36) exit (__vola.473)  <208>;
            (__cv.508 var=201 __cv.509 var=201) exit (__cv.569)  <619>;
            (__shv___ptr_objFifo_in1_cons_buff_0.510 var=203 __shv___ptr_objFifo_in1_cons_buff_0.511 var=203) exit (__shv___ptr_objFifo_in1_cons_buff_0.612)  <621>;
            (__shv___ptr_objFifo_out1_buff_0.522 var=205 __shv___ptr_objFifo_out1_buff_0.523 var=205) exit (__shv___ptr_objFifo_out1_buff_0.652)  <633>;
            (__shv___ptr_objFifo_in1_cons_buff_1.533 var=206 __shv___ptr_objFifo_in1_cons_buff_1.534 var=206) exit (__shv___ptr_objFifo_in1_cons_buff_1.692)  <643>;
            (__shv___ptr_objFifo_out1_buff_1.544 var=207 __shv___ptr_objFifo_out1_buff_1.545 var=207) exit (__shv___ptr_objFifo_out1_buff_1.732)  <653>;
        } #13
    } #3 rng=[4,4]
    #35 off=18 nxt=-2
    () sink (__ali0.187)  <144>;
    () sink (__ali1.189)  <146>;
    () sink (__ext.191)  <148>;
    () sink (__vola.193)  <150>;
    () void_ret_addr (__la.149)  <159>;
    () sink (__ct_0.390)  <465>;
    () sink (__ct_1.392)  <466>;
    (__R_SP.487 var=165 __sp.488 var=166) wr_res_reg (__wr___sp.565 __sp.483)  <516>;
    () sink (__sp.488)  <517>;
    (__wr___sp.565 var=171) __Pvoid_add___Pvoid_amod (__rd___sp.484 __ct_0S0.737)  <699>;
    (__ct_0S0.737 var=258) const ()  <998>;
} #1
0 : 'core_0_2';
----------
0 : (0,0:0,0);
----------

