INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/vivado/project_1/project_1.srcs/sources_1/new/psx_controller_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module psx_controller_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/vivado/project_1/project_1.srcs/sim_1/new/psx_clk_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module psx_clk_test
