// File: decoder_4bit.v
// Generated by MyHDL 0.11
// Date: Thu Feb 11 22:15:04 2021


`timescale 1ns/10ps

module decoder_4bit (
    enable
);


input enable;




always @(enable) begin: DECODER_4BIT_LOGIC
    reg [16-1:0] out;
    reg [4-1:0] inpu;
    if (enable) begin
        out = (2 ** inpu);
    end
    else begin
        out = 0;
    end
end

endmodule
