Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ppc_tb_behav xil_defaultlib.ppc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'trig' is not connected on this instance [C:/Users/jkell/Repositories/CMOD_S7_Pulse/Software/Vivado/pulse_programmer_core/pulse_programmer_core.srcs/sim_1/new/ppc_tb.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pulse_programmer_core
Compiling module xil_defaultlib.PP_RAM_2Port(WIDTH=64)
Compiling module xil_defaultlib.ppc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ppc_tb_behav
