{\rtf1\ansi\ansicpg1252\uc1 \deff0\deflang1033\deflangfe1033{\fonttbl{\f0\froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\f1\fswiss\fcharset0\fprq2{\*\panose 020b0604020202020204}Arial;}
{\f16\froman\fcharset0\fprq2{\*\panose 02020404030301010803}Garamond;}{\f113\froman\fcharset238\fprq2 Garamond CE;}{\f114\froman\fcharset204\fprq2 Garamond Cyr;}{\f116\froman\fcharset161\fprq2 Garamond Greek;}{\f117\froman\fcharset162\fprq2 Garamond Tur;}
{\f118\froman\fcharset186\fprq2 Garamond Baltic;}}{\colortbl;\red0\green0\blue0;\red0\green0\blue255;\red0\green255\blue255;\red0\green255\blue0;\red255\green0\blue255;\red255\green0\blue0;\red255\green255\blue0;\red255\green255\blue255;
\red0\green0\blue128;\red0\green128\blue128;\red0\green128\blue0;\red128\green0\blue128;\red128\green0\blue0;\red128\green128\blue0;\red128\green128\blue128;\red192\green192\blue192;}{\stylesheet{\nowidctlpar\adjustright \fs20 \snext0 Normal;}{\*\cs10 
\additive Default Paragraph Font;}}{\info{\title Dordt College Engineering Department}{\author Authorized Gateway Customer}{\operator Douglas F. De Boer}{\creatim\yr1997\mo7\dy10\hr11\min32}{\revtim\yr2003\mo1\dy14\hr10\min54}
{\printim\yr1999\mo8\dy26\hr16\min11}{\version7}{\edmins52}{\nofpages2}{\nofwords720}{\nofchars4104}{\*\company  }{\nofcharsws0}{\vern113}}\margl1440\margr1440\margt1080\margb1080 \widowctrl\ftnbj\aenddoc\hyphcaps0\formshade\viewkind1\viewscale90 \fet0
\sectd \linex0\endnhere\sectdefaultcl {\*\pnseclvl1\pnucrm\pnstart1\pnindent720\pnhang{\pntxta .}}{\*\pnseclvl2\pnucltr\pnstart1\pnindent720\pnhang{\pntxta .}}{\*\pnseclvl3\pndec\pnstart1\pnindent720\pnhang{\pntxta .}}{\*\pnseclvl4
\pnlcltr\pnstart1\pnindent720\pnhang{\pntxta )}}{\*\pnseclvl5\pndec\pnstart1\pnindent720\pnhang{\pntxtb (}{\pntxta )}}{\*\pnseclvl6\pnlcltr\pnstart1\pnindent720\pnhang{\pntxtb (}{\pntxta )}}{\*\pnseclvl7\pnlcrm\pnstart1\pnindent720\pnhang{\pntxtb (}
{\pntxta )}}{\*\pnseclvl8\pnlcltr\pnstart1\pnindent720\pnhang{\pntxtb (}{\pntxta )}}{\*\pnseclvl9\pnlcrm\pnstart1\pnindent720\pnhang{\pntxtb (}{\pntxta )}}\pard\plain \qc\widctlpar\adjustright \fs20 {\b\f16\fs44 Dordt College Engineering Department
\par EGR 304, Microprocessor Interfacing
\par }\pard \qc\sa120\widctlpar\adjustright {\f16\fs24 Spring Semester, 2003
\par }\trowd \trgaph108\trleft-108 \clvertalt\cltxlrtb \cellx1530\clvertalt\cltxlrtb \cellx9450\pard \sb120\widctlpar\intbl\adjustright {\b\f16 2002-03\line Catalog\line Data:\cell EGR 304  Microprocessor Interfacing (4 credit hours)}{\f16 
  An in-depth study of design of microprocessor and microprocessor based circuits and systems.  Hardware issues such as parallel and serial I/O, bus structure, grounding and shielding and D/A and A/D conv
ersion are studied.  Software topics such as assembly language, structured programming, and interrupt driven systems are also covered.  Lab exercises provide design experience using a particular microprocessor or microcontroller.  Prerequisites: Engineeri
ng 204, 220.\cell }\pard \widctlpar\intbl\adjustright {\f16 \row }\trowd \trgaph108\trleft-108 \clvertalt\cltxlrtb \cellx1530\clvertalt\cltxlrtb \cellx9450\pard \sb120\widctlpar\intbl\adjustright {\b\f16 Textbooks:\cell }{\f16 Raj Shah, }{\i\f16 
Microprocessor Design Made Easy Using the MC68HC11}{\f16 , Advanced Microcomputer Systems Inc., Pompano Beach, Florida, 2000.
\par Motorola, }{\i\f16 M68HC11 Reference Manual}{\f16 , Revision 6, 4/2002
\par Motorola, MC68HC11E Family Technical Data, \cell }\pard \widctlpar\intbl\adjustright {\f16 \row }\pard \sb120\widctlpar\intbl\adjustright {\b\f16 References:\cell }{\f16 John B. Peatman, }{\i\f16 Design with Microcontrollers}{\f16 
, McGraw-Hill Book Company, 1988.\line John B. Peatman, }{\i\f16 Design with PIC Microcontrollers}{\f16 , Prentice-Hall Book Company, 1998.\line Sedra and Smith, }{\i\f16 Microelectronic Circuits}{\f16 \line Mano, }{\i\f16 
Computer Engineering Hardware Design\line }{\f16 Sidney Soclof, }{\i\f16 Applications of Analog Integrated Circuits\line }{\f16 William Stallings, }{\i\f16 Data and Computer Communications\line }{\f16 Harold S. Stone, }{\i\f16 Microcomputer Interfacing, }
{\f16 \line Horowitz and Hill, }{\i\f16 The Art of Electronics}{\f16 , 3rd ed., Cambridge University Press.\line Circuit Cellar Magazine and Circuit Cellar Online (http://www.circuitcellar.com)\cell }\pard \widctlpar\intbl\adjustright {\f16 \row }\pard 
\sb120\widctlpar\intbl\adjustright {\b\f16 Instructor:\cell }{\f16 Douglas De Boer\cell }\pard \widctlpar\intbl\adjustright {\f16 \row }\pard \sb120\widctlpar\intbl\adjustright {\b\f16 Goals:\cell }{\i\f16 Creational Structure}{\f16 
:  Students will design a system that uses an embedded processor.  The design will incorporate consideration of polled or interrupt driven
 input/output, and incorporate a sensor to measure some physical quantity such as temperature, pressure, etc.  This is one of two primary goals of this course.
\par }{\i\f16 Contemporary Response}{\f16 :  Using the theoretical insight gained by doing the design project and by 
studying the assigned readings, students will write about how Christians can direct and build culture in the outworking of their engineering work.  For example, students might consider the appropriate design of the ergonomics of an I/O interface relative 
to a particular culture, perhaps the North American culture.
\par }{\i\f16 Creational Development}{\f16 :  Students will study the historical development of some standards, such as for serial interfacing, and reflect on how these past developments now influence modern trends in computer engineering.  \cell }\pard 
\widctlpar\intbl\adjustright {\f16 \row }\pard \sb120\widctlpar\intbl\adjustright {\b\f16 Prerequisites by topic:\cell }{\f16 
Linear circuit analysis, elementary electronics, and digital logic circuits.  Some experience with microprocessors is assumed but proficiency is not assumed.\cell }\pard \widctlpar\intbl\adjustright {\f16 \row }\pard \sb120\widctlpar\intbl\adjustright {
\b\f16 Laboratory:\cell }{\f16 One or two design projects will be 
completed, each with a formal written report.  There will be at least one oral presentation in class per student.  Design projects may be proposed by the students but must be approved in advance by the instructor.  Some laboratory time may be used to pres
e
nt project management and presentation techniques.  Grounds for lab project approval are based on the scope of the project and the relation of the project to the lecture material in class.  Depending on the scope of the project work undertaken, there usua
lly will also be a number of short lab exercises with informal reports graded as homework.\cell }\pard \widctlpar\intbl\adjustright {\f16 \row }\pard \sb120\widctlpar\intbl\adjustright {\b\f16 Computer use:\cell }{\f16 
Students are encouraged (but not required) to use programs such as Mathcad or 
Matlab for homework solutions were appropriate.  A cross assembler may be used to support the microprocessor or microcontroller or else a language such as tiny basic may be used, as appropriate to the projects selected by the students.\cell }\pard 
\widctlpar\intbl\adjustright {\f16 \row }\trowd \trgaph108\trleft-108 \clvertalt\cltxlrtb \cellx1530\clvertalt\cltxlrtb \cellx9450\pard \sb120\widctlpar\intbl\adjustright {\b\f16 Means of \line Evaluation:\cell }{\f16 
Homework (10%), Two Tests (20% each) Laboratory Project(s) (26%), Final Exam (24%)\cell }\pard \widctlpar\intbl\adjustright {\f16 \row }\pard \sa80\widctlpar\adjustright {\f1\fs2 
\par }\pard \qc\widctlpar\adjustright {\b\f16\fs44 \page Dordt College Engineering Department
\par EGR 304, Microprocessor Interfacing\line Course Outline
\par }\pard \qc\sa240\widctlpar\adjustright {\f16\fs24 Spring Semester, 2003
\par }\trowd \trgaph108\trleft-108 \clvertalt\clbrdrb\brdrs\brdrw30 \clshdng2000\cltxlrtb \cellx2430\clvertalt\clbrdrb\brdrs\brdrw30 \clshdng2000\cltxlrtb \cellx7380\clvertalt\clbrdrb\brdrs\brdrw30 \clshdng2000\cltxlrtb \cellx9540\pard 
\sb120\widctlpar\intbl\adjustright {\f16\fs24 Dates\cell Class  (Timing is approximate.  Adjustments are usually needed to facilitate lab work, etc.)\cell Laboratory \line (Example Schedule)\cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row 
}\trowd \trgaph108\trleft-108 \clvertalt\clbrdrb\brdrs\brdrw15 \cltxlrtb \cellx2430\clvertalt\cltxlrtb \cellx7380\clvertalt\clbrdrb\brdrs\brdrw15 \cltxlrtb \cellx9540\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 Week of 1/14, 16\cell Introduction
\line Memory maps, subroutines & stacks, interrupts\cell Introduction to the logic analyzer\cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\trowd \trgaph108\trleft-108 \clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrb\brdrs\brdrw15 \cltxlrtb \cellx2430
\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrb\brdrs\brdrw15 \cltxlrtb \cellx7380\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrb\brdrs\brdrw15 \cltxlrtb \cellx9540\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 Week of 1/21, 23\cell 
Resets, Watchdog Timers, and Other Reliability Matters\cell The stack and subroutines\cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 Week of 1/28, 30\cell Serial Interfacing\emdash RS-232
\cell Project I (3 weeks)\cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 Week of 2/4, 6\cell Serial Interfacing\emdash Ethernet\cell \cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row 
}\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 Week of 2/11, 13\cell Serial Interfacing\emdash USB\cell \cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 Week of 2/18, 20\line }{
\b\f16\fs24 TEST #1 Thurs. 2/20}{\f16\fs24 \cell Serial Interfacing\emdash microprocessor types,\line Test #1\cell Project II (6 weeks)\cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 
Week of 2/25, 27\cell Transmission Line Effects in Digital Circuits\cell \cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 Week of 3/4, 6\cell 
Logic families (TTL, CMOS, etc.) and Interfacing Between Families \cell Transmission lines\cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 Week of 3/11, 13\line }{\f16\fs18 
(no class 3/18, 20, spring break)}{\f16\fs24 \cell Parallel interfaces, Centronics, IEEE-488\cell (no lab,\line Spring Break)\cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 Week of 3/25-27
\cell Displays\cell \cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 Week of 4/1, 3\line }{\f16\fs18 (no class 4/1, assessment day)}{\f16\fs24 \cell Assessment day and Position encoding\cell 
\cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 Week of 4/8, 10 \line }{\b\f16\fs24 TEST #2, Thurs 4/10}{\f16\fs24 \cell Position encoding,\line Test #2\cell \cell }\pard 
\widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 Week of 4/15, 17\cell Motor Control\cell \cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 
Week of 4/22, 24\cell Project presentations\cell (possible short lab)\cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 Week of 4/29, 5/1\cell Project presentations, review\cell 
(possible short lab)\cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\trowd \trgaph108\trleft-108 \clvertalt\clbrdrt\brdrs\brdrw15 \cltxlrtb \cellx2430\clvertalt\clbrdrt\brdrs\brdrw15 \cltxlrtb \cellx7380\clvertalt\clbrdrt\brdrs\brdrw15 
\cltxlrtb \cellx9540\pard \sb100\widctlpar\intbl\adjustright {\b\f16\fs24 EXAM Monday, 5/5}{\f16\fs24 \cell Final Exam, 1:15 \endash   3:15\cell \cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \widctlpar\adjustright {\fs2 
\par }}