<stg><name>decode</name>


<trans_list>

<trans id="597" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="7" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="7" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="9" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="14" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="15" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="17" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="17" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="18" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="19" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="24" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="25" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="28" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="32">
<![CDATA[
entry:0 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="50" op_0_bw="32">
<![CDATA[
entry:1 %zl_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="zl_6"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="32">
<![CDATA[
entry:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
entry:4 %dec_del_bpl_load = load i32 0

]]></Node>
<StgValue><ssdm name="dec_del_bpl_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16">
<![CDATA[
entry:6 %dec_del_dltx_load = load i16 0

]]></Node>
<StgValue><ssdm name="dec_del_dltx_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:10 %store_ln459 = store i3 1, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln459"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:12 %store_ln0 = store i3 1, i3 %idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:3 %input_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_r

]]></Node>
<StgValue><ssdm name="input_read"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
entry:4 %dec_del_bpl_load = load i32 0

]]></Node>
<StgValue><ssdm name="dec_del_bpl_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="32">
<![CDATA[
entry:5 %sext_ln461 = sext i32 %dec_del_bpl_load

]]></Node>
<StgValue><ssdm name="sext_ln461"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16">
<![CDATA[
entry:6 %dec_del_dltx_load = load i16 0

]]></Node>
<StgValue><ssdm name="dec_del_dltx_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="48" op_0_bw="16">
<![CDATA[
entry:7 %sext_ln461_4 = sext i16 %dec_del_dltx_load

]]></Node>
<StgValue><ssdm name="sext_ln461_4"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry:8 %zl = mul i48 %sext_ln461_4, i48 %sext_ln461

]]></Node>
<StgValue><ssdm name="zl"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="50" op_0_bw="48">
<![CDATA[
entry:9 %sext_ln460 = sext i48 %zl

]]></Node>
<StgValue><ssdm name="sext_ln460"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="50" op_1_bw="50">
<![CDATA[
entry:11 %store_ln460 = store i50 %sext_ln460, i50 %zl_6

]]></Node>
<StgValue><ssdm name="store_ln460"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
entry:13 %br_ln464 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.i:0 %i_22 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_22"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i:1 %icmp_ln464 = icmp_eq  i3 %i_22, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln464"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:2 %br_ln464 = br i1 %icmp_ln464, void %for.inc.i.split, void %filtez.exit

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.i.split:0 %idx_load = load i3 %idx

]]></Node>
<StgValue><ssdm name="idx_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i.split:4 %zext_ln460 = zext i3 %idx_load

]]></Node>
<StgValue><ssdm name="zext_ln460"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:5 %dec_del_dltx_addr_1 = getelementptr i16 %dec_del_dltx, i64 0, i64 %zext_ln460

]]></Node>
<StgValue><ssdm name="dec_del_dltx_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:6 %dec_del_bpl_addr_2 = getelementptr i32 %dec_del_bpl, i64 0, i64 %zext_ln460

]]></Node>
<StgValue><ssdm name="dec_del_bpl_addr_2"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i.split:7 %dec_del_bpl_load_3 = load i3 %dec_del_bpl_addr_2

]]></Node>
<StgValue><ssdm name="dec_del_bpl_load_3"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="3">
<![CDATA[
for.inc.i.split:9 %dec_del_dltx_load_6 = load i3 %dec_del_dltx_addr_1

]]></Node>
<StgValue><ssdm name="dec_del_dltx_load_6"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i.split:14 %i_23 = add i3 %i_22, i3 1

]]></Node>
<StgValue><ssdm name="i_23"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i.split:15 %add_ln464 = add i3 %idx_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln464"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split:16 %store_ln459 = store i3 %i_23, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln459"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split:18 %store_ln464 = store i3 %add_ln464, i3 %idx

]]></Node>
<StgValue><ssdm name="store_ln464"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
filtez.exit:1 %lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %input_read, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
filtez.exit:23 %trunc_ln345_1 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %input_read, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="trunc_ln345_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="4">
<![CDATA[
filtez.exit:24 %zext_ln345 = zext i4 %trunc_ln345_1

]]></Node>
<StgValue><ssdm name="zext_ln345"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
filtez.exit:25 %qq4_code4_table_addr = getelementptr i16 %qq4_code4_table, i64 0, i64 %zext_ln345

]]></Node>
<StgValue><ssdm name="qq4_code4_table_addr"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="4">
<![CDATA[
filtez.exit:26 %qq4_code4_table_load = load i4 %qq4_code4_table_addr

]]></Node>
<StgValue><ssdm name="qq4_code4_table_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
filtez.exit:48 %wl_code_table_addr = getelementptr i13 %wl_code_table, i64 0, i64 %zext_ln345

]]></Node>
<StgValue><ssdm name="wl_code_table_addr"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="13" op_0_bw="4">
<![CDATA[
filtez.exit:49 %wl_code_table_load = load i4 %wl_code_table_addr

]]></Node>
<StgValue><ssdm name="wl_code_table_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="3" op_0_bw="32">
<![CDATA[
filtez.exit:71 %i_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
filtez.exit:72 %store_ln532 = store i3 0, i3 %i_13

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="50" op_0_bw="50" op_1_bw="0">
<![CDATA[
for.inc.i.split:1 %zl_6_load = load i50 %zl_6

]]></Node>
<StgValue><ssdm name="zl_6_load"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.split:2 %speclooptripcount_ln465 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln465"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:3 %specloopname_ln467 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln467"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i.split:7 %dec_del_bpl_load_3 = load i3 %dec_del_bpl_addr_2

]]></Node>
<StgValue><ssdm name="dec_del_bpl_load_3"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="48" op_0_bw="32">
<![CDATA[
for.inc.i.split:8 %sext_ln466 = sext i32 %dec_del_bpl_load_3

]]></Node>
<StgValue><ssdm name="sext_ln466"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="3">
<![CDATA[
for.inc.i.split:9 %dec_del_dltx_load_6 = load i3 %dec_del_dltx_addr_1

]]></Node>
<StgValue><ssdm name="dec_del_dltx_load_6"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="48" op_0_bw="16">
<![CDATA[
for.inc.i.split:10 %sext_ln466_6 = sext i16 %dec_del_dltx_load_6

]]></Node>
<StgValue><ssdm name="sext_ln466_6"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc.i.split:11 %mul_ln466 = mul i48 %sext_ln466_6, i48 %sext_ln466

]]></Node>
<StgValue><ssdm name="mul_ln466"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="50" op_0_bw="48">
<![CDATA[
for.inc.i.split:12 %sext_ln466_7 = sext i48 %mul_ln466

]]></Node>
<StgValue><ssdm name="sext_ln466_7"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
for.inc.i.split:13 %zl_11 = add i50 %sext_ln466_7, i50 %zl_6_load

]]></Node>
<StgValue><ssdm name="zl_11"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="50" op_1_bw="50" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split:17 %store_ln460 = store i50 %zl_11, i50 %zl_6

]]></Node>
<StgValue><ssdm name="store_ln460"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:19 %br_ln464 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="31" op_0_bw="31">
<![CDATA[
filtez.exit:3 %dec_rlt1_load = load i31 %dec_rlt1

]]></Node>
<StgValue><ssdm name="dec_rlt1_load"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16">
<![CDATA[
filtez.exit:4 %dec_al1_load = load i16 %dec_al1

]]></Node>
<StgValue><ssdm name="dec_al1_load"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="31" op_0_bw="31">
<![CDATA[
filtez.exit:5 %dec_rlt2_load = load i31 %dec_rlt2

]]></Node>
<StgValue><ssdm name="dec_rlt2_load"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="15">
<![CDATA[
filtez.exit:6 %dec_al2_load = load i15 %dec_al2

]]></Node>
<StgValue><ssdm name="dec_al2_load"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
filtez.exit:7 %pl = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %dec_rlt1_load, i1 0

]]></Node>
<StgValue><ssdm name="pl"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="47" op_0_bw="32">
<![CDATA[
filtez.exit:8 %sext_ln475 = sext i32 %pl

]]></Node>
<StgValue><ssdm name="sext_ln475"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="47" op_0_bw="16">
<![CDATA[
filtez.exit:10 %sext_ln475_6 = sext i16 %dec_al1_load

]]></Node>
<StgValue><ssdm name="sext_ln475_6"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
filtez.exit:11 %mul_ln475 = mul i47 %sext_ln475_6, i47 %sext_ln475

]]></Node>
<StgValue><ssdm name="mul_ln475"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
filtez.exit:12 %pl2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %dec_rlt2_load, i1 0

]]></Node>
<StgValue><ssdm name="pl2"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="47" op_0_bw="32">
<![CDATA[
filtez.exit:13 %sext_ln475_7 = sext i32 %pl2

]]></Node>
<StgValue><ssdm name="sext_ln475_7"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="47" op_0_bw="15">
<![CDATA[
filtez.exit:15 %sext_ln479_4 = sext i15 %dec_al2_load

]]></Node>
<StgValue><ssdm name="sext_ln479_4"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
filtez.exit:16 %mul_ln479 = mul i47 %sext_ln479_4, i47 %sext_ln475_7

]]></Node>
<StgValue><ssdm name="mul_ln479"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
filtez.exit:17 %pl_4 = add i47 %mul_ln479, i47 %mul_ln475

]]></Node>
<StgValue><ssdm name="pl_4"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
filtez.exit:18 %trunc_ln12 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %pl_4, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="4">
<![CDATA[
filtez.exit:26 %qq4_code4_table_load = load i4 %qq4_code4_table_addr

]]></Node>
<StgValue><ssdm name="qq4_code4_table_load"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="6">
<![CDATA[
filtez.exit:32 %il_load = load i6 %il

]]></Node>
<StgValue><ssdm name="il_load"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="6">
<![CDATA[
filtez.exit:33 %zext_ln346 = zext i6 %il_load

]]></Node>
<StgValue><ssdm name="zext_ln346"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
filtez.exit:34 %qq6_code6_table_addr = getelementptr i16 %qq6_code6_table, i64 0, i64 %zext_ln346

]]></Node>
<StgValue><ssdm name="qq6_code6_table_addr"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="6">
<![CDATA[
filtez.exit:35 %qq6_code6_table_load = load i6 %qq6_code6_table_addr

]]></Node>
<StgValue><ssdm name="qq6_code6_table_load"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="15" op_0_bw="15">
<![CDATA[
filtez.exit:41 %dec_nbl_load = load i15 %dec_nbl

]]></Node>
<StgValue><ssdm name="dec_nbl_load"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="23" op_0_bw="15">
<![CDATA[
filtez.exit:42 %zext_ln511 = zext i15 %dec_nbl_load

]]></Node>
<StgValue><ssdm name="zext_ln511"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="22" op_0_bw="22" op_1_bw="15" op_2_bw="7">
<![CDATA[
filtez.exit:43 %shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %dec_nbl_load, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="23" op_0_bw="22">
<![CDATA[
filtez.exit:44 %zext_ln511_2 = zext i22 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln511_2"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
filtez.exit:45 %sub_ln511 = sub i23 %zext_ln511_2, i23 %zext_ln511

]]></Node>
<StgValue><ssdm name="sub_ln511"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
filtez.exit:46 %trunc_ln14 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln511, i32 7, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln14"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="17" op_0_bw="16">
<![CDATA[
filtez.exit:47 %sext_ln512 = sext i16 %trunc_ln14

]]></Node>
<StgValue><ssdm name="sext_ln512"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="13" op_0_bw="4">
<![CDATA[
filtez.exit:49 %wl_code_table_load = load i4 %wl_code_table_addr

]]></Node>
<StgValue><ssdm name="wl_code_table_load"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="17" op_0_bw="13">
<![CDATA[
filtez.exit:50 %sext_ln512_2 = sext i13 %wl_code_table_load

]]></Node>
<StgValue><ssdm name="sext_ln512_2"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
filtez.exit:51 %add_ln512 = add i17 %sext_ln512_2, i17 %sext_ln512

]]></Node>
<StgValue><ssdm name="add_ln512"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="17">
<![CDATA[
filtez.exit:52 %sext_ln509 = sext i17 %add_ln512

]]></Node>
<StgValue><ssdm name="sext_ln509"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
filtez.exit:53 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln509, i32 31

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
filtez.exit:54 %select_ln513 = select i1 %tmp_16, i17 0, i17 %add_ln512

]]></Node>
<StgValue><ssdm name="select_ln513"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="15" op_0_bw="17">
<![CDATA[
filtez.exit:55 %trunc_ln509 = trunc i17 %select_ln513

]]></Node>
<StgValue><ssdm name="trunc_ln509"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
filtez.exit:56 %icmp_ln515 = icmp_ugt  i17 %select_ln513, i17 18432

]]></Node>
<StgValue><ssdm name="icmp_ln515"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
filtez.exit:57 %select_ln515 = select i1 %icmp_ln515, i15 18432, i15 %trunc_ln509

]]></Node>
<StgValue><ssdm name="select_ln515"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
filtez.exit:58 %store_ln348 = store i15 %select_ln515, i15 %dec_nbl

]]></Node>
<StgValue><ssdm name="store_ln348"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
filtez.exit:59 %wd1 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %select_ln515, i32 6, i32 10

]]></Node>
<StgValue><ssdm name="wd1"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
filtez.exit:60 %trunc_ln15 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %select_ln515, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln15"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="5">
<![CDATA[
filtez.exit:61 %zext_ln525 = zext i5 %wd1

]]></Node>
<StgValue><ssdm name="zext_ln525"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
filtez.exit:62 %ilb_table_addr = getelementptr i12 %ilb_table, i64 0, i64 %zext_ln525

]]></Node>
<StgValue><ssdm name="ilb_table_addr"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="5">
<![CDATA[
filtez.exit:63 %ilb_table_load = load i5 %ilb_table_addr

]]></Node>
<StgValue><ssdm name="ilb_table_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="50" op_0_bw="50" op_1_bw="0">
<![CDATA[
filtez.exit:0 %zl_6_load_1 = load i50 %zl_6

]]></Node>
<StgValue><ssdm name="zl_6_load_1"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
filtez.exit:2 %trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i50.i32.i32, i50 %zl_6_load_1, i32 14, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="25" op_0_bw="16">
<![CDATA[
filtez.exit:9 %sext_ln477 = sext i16 %dec_al1_load

]]></Node>
<StgValue><ssdm name="sext_ln477"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="23" op_0_bw="15">
<![CDATA[
filtez.exit:14 %sext_ln479 = sext i15 %dec_al2_load

]]></Node>
<StgValue><ssdm name="sext_ln479"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
filtez.exit:19 %add_ln344 = add i32 %trunc_ln12, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln344"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="31" op_0_bw="32">
<![CDATA[
filtez.exit:20 %trunc_ln345 = trunc i32 %add_ln344

]]></Node>
<StgValue><ssdm name="trunc_ln345"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="15" op_0_bw="15">
<![CDATA[
filtez.exit:21 %dec_detl_load = load i15 %dec_detl

]]></Node>
<StgValue><ssdm name="dec_detl_load"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="31" op_0_bw="15">
<![CDATA[
filtez.exit:22 %zext_ln345_1 = zext i15 %dec_detl_load

]]></Node>
<StgValue><ssdm name="zext_ln345_1"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="31" op_0_bw="16">
<![CDATA[
filtez.exit:27 %sext_ln345 = sext i16 %qq4_code4_table_load

]]></Node>
<StgValue><ssdm name="sext_ln345"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
filtez.exit:28 %mul_ln345 = mul i31 %sext_ln345, i31 %zext_ln345_1

]]></Node>
<StgValue><ssdm name="mul_ln345"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
filtez.exit:29 %trunc_ln345_2 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln345, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln345_2"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="16">
<![CDATA[
filtez.exit:30 %sext_ln345_1 = sext i16 %trunc_ln345_2

]]></Node>
<StgValue><ssdm name="sext_ln345_1"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="31" op_0_bw="16">
<![CDATA[
filtez.exit:31 %sext_ln346_1 = sext i16 %trunc_ln345_2

]]></Node>
<StgValue><ssdm name="sext_ln346_1"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="6">
<![CDATA[
filtez.exit:35 %qq6_code6_table_load = load i6 %qq6_code6_table_addr

]]></Node>
<StgValue><ssdm name="qq6_code6_table_load"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="31" op_0_bw="16">
<![CDATA[
filtez.exit:36 %sext_ln346 = sext i16 %qq6_code6_table_load

]]></Node>
<StgValue><ssdm name="sext_ln346"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
filtez.exit:37 %mul_ln346 = mul i31 %sext_ln346, i31 %zext_ln345_1

]]></Node>
<StgValue><ssdm name="mul_ln346"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
filtez.exit:38 %trunc_ln13 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln346, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln13"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="16">
<![CDATA[
filtez.exit:39 %sext_ln346_2 = sext i16 %trunc_ln13

]]></Node>
<StgValue><ssdm name="sext_ln346_2"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
filtez.exit:40 %add_ln347 = add i32 %sext_ln346_2, i32 %add_ln344

]]></Node>
<StgValue><ssdm name="add_ln347"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="5">
<![CDATA[
filtez.exit:63 %ilb_table_load = load i5 %ilb_table_addr

]]></Node>
<StgValue><ssdm name="ilb_table_load"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
filtez.exit:64 %sub_ln525 = sub i4 9, i4 %trunc_ln15

]]></Node>
<StgValue><ssdm name="sub_ln525"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="4">
<![CDATA[
filtez.exit:65 %sub_ln525cast = zext i4 %sub_ln525

]]></Node>
<StgValue><ssdm name="sub_ln525cast"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
filtez.exit:66 %wd3 = lshr i12 %ilb_table_load, i12 %sub_ln525cast

]]></Node>
<StgValue><ssdm name="wd3"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
filtez.exit:67 %shl_ln9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %wd3, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln9"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
filtez.exit:68 %store_ln349 = store i15 %shl_ln9, i15 %dec_detl

]]></Node>
<StgValue><ssdm name="store_ln349"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
filtez.exit:69 %add_ln350 = add i32 %sext_ln345_1, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln350"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
filtez.exit:70 %icmp_ln535 = icmp_eq  i16 %trunc_ln345_2, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln535"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
filtez.exit:73 %br_ln535 = br i1 %icmp_ln535, void %for.body7.i.preheader, void %for.inc.i35.preheader

]]></Node>
<StgValue><ssdm name="br_ln535"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
for.body7.i.preheader:0 %br_ln543 = br void %for.body7.i

]]></Node>
<StgValue><ssdm name="br_ln543"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i35.preheader:0 %br_ln537 = br void %for.inc.i35

]]></Node>
<StgValue><ssdm name="br_ln537"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body7.i:0 %i_25 = load i3 %i_13

]]></Node>
<StgValue><ssdm name="i_25"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body7.i:1 %icmp_ln543 = icmp_eq  i3 %i_25, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln543"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body7.i:2 %add_ln543 = add i3 %i_25, i3 1

]]></Node>
<StgValue><ssdm name="add_ln543"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body7.i:3 %br_ln543 = br i1 %icmp_ln543, void %for.body7.i.split, void %upzero.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln543"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="3">
<![CDATA[
for.body7.i.split:0 %zext_ln543 = zext i3 %i_25

]]></Node>
<StgValue><ssdm name="zext_ln543"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body7.i.split:3 %dec_del_dltx_addr = getelementptr i16 %dec_del_dltx, i64 0, i64 %zext_ln543

]]></Node>
<StgValue><ssdm name="dec_del_dltx_addr"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="3">
<![CDATA[
for.body7.i.split:4 %dec_del_dltx_load_1 = load i3 %dec_del_dltx_addr

]]></Node>
<StgValue><ssdm name="dec_del_dltx_load_1"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body7.i.split:10 %dec_del_bpl_addr_1 = getelementptr i32 %dec_del_bpl, i64 0, i64 %zext_ln543

]]></Node>
<StgValue><ssdm name="dec_del_bpl_addr_1"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="3">
<![CDATA[
for.body7.i.split:11 %dec_del_bpl_load_2 = load i3 %dec_del_bpl_addr_1

]]></Node>
<StgValue><ssdm name="dec_del_bpl_load_2"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body7.i.split:18 %store_ln532 = store i3 %add_ln543, i3 %i_13

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
upzero.exit.loopexit:0 %br_ln0 = br void %upzero.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.i35:0 %i_24 = load i3 %i_13

]]></Node>
<StgValue><ssdm name="i_24"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i35:1 %icmp_ln537 = icmp_eq  i3 %i_24, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln537"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i35:2 %add_ln537 = add i3 %i_24, i3 1

]]></Node>
<StgValue><ssdm name="add_ln537"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i35:3 %br_ln537 = br i1 %icmp_ln537, void %for.inc.i35.split, void %upzero.exit.loopexit118

]]></Node>
<StgValue><ssdm name="br_ln537"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i35.split:0 %zext_ln537 = zext i3 %i_24

]]></Node>
<StgValue><ssdm name="zext_ln537"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i35.split:3 %dec_del_bpl_addr = getelementptr i32 %dec_del_bpl, i64 0, i64 %zext_ln537

]]></Node>
<StgValue><ssdm name="dec_del_bpl_addr"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i35.split:4 %dec_del_bpl_load_1 = load i3 %dec_del_bpl_addr

]]></Node>
<StgValue><ssdm name="dec_del_bpl_load_1"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i35.split:10 %store_ln532 = store i3 %add_ln537, i3 %i_13

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
upzero.exit.loopexit118:0 %br_ln0 = br void %upzero.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="3" op_0_bw="32">
<![CDATA[
upzero.exit:0 %idx198 = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx198"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="48" op_0_bw="32">
<![CDATA[
upzero.exit:1 %zl_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="zl_9"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="3" op_0_bw="32">
<![CDATA[
upzero.exit:2 %i_16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16">
<![CDATA[
upzero.exit:3 %dec_del_dltx_load_2 = load i16 4

]]></Node>
<StgValue><ssdm name="dec_del_dltx_load_2"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16">
<![CDATA[
upzero.exit:5 %dec_del_dltx_load_3 = load i16 3

]]></Node>
<StgValue><ssdm name="dec_del_dltx_load_3"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:13 %dec_plt1_load = load i32 %dec_plt1

]]></Node>
<StgValue><ssdm name="dec_plt1_load"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:14 %dec_plt2_load = load i32 %dec_plt2

]]></Node>
<StgValue><ssdm name="dec_plt2_load"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
upzero.exit:15 %wd2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %dec_al1_load, i2 0

]]></Node>
<StgValue><ssdm name="wd2"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="19" op_0_bw="18">
<![CDATA[
upzero.exit:16 %sext_ln566 = sext i18 %wd2

]]></Node>
<StgValue><ssdm name="sext_ln566"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="32">
<![CDATA[
upzero.exit:17 %sext_ln570 = sext i32 %add_ln350

]]></Node>
<StgValue><ssdm name="sext_ln570"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="32">
<![CDATA[
upzero.exit:18 %sext_ln570_4 = sext i32 %dec_plt1_load

]]></Node>
<StgValue><ssdm name="sext_ln570_4"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit:19 %mul_ln570 = mul i64 %sext_ln570_4, i64 %sext_ln570

]]></Node>
<StgValue><ssdm name="mul_ln570"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero.exit:20 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln570, i32 63

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
upzero.exit:21 %sub_ln571 = sub i19 0, i19 %sext_ln566

]]></Node>
<StgValue><ssdm name="sub_ln571"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:22 %tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %dec_al1_load, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="11">
<![CDATA[
upzero.exit:23 %sext_ln572 = sext i11 %tmp_9

]]></Node>
<StgValue><ssdm name="sext_ln572"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="12" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:24 %tmp_s = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %sub_ln571, i32 7, i32 18

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
upzero.exit:25 %select_ln570 = select i1 %tmp_18, i12 %sext_ln572, i12 %tmp_s

]]></Node>
<StgValue><ssdm name="select_ln570"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="17" op_0_bw="12">
<![CDATA[
upzero.exit:26 %sext_ln574_4 = sext i12 %select_ln570

]]></Node>
<StgValue><ssdm name="sext_ln574_4"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="32">
<![CDATA[
upzero.exit:27 %sext_ln574 = sext i32 %dec_plt2_load

]]></Node>
<StgValue><ssdm name="sext_ln574"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit:28 %mul_ln574 = mul i64 %sext_ln574, i64 %sext_ln570

]]></Node>
<StgValue><ssdm name="mul_ln574"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero.exit:29 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln574, i32 63

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="22" op_0_bw="22" op_1_bw="15" op_2_bw="7">
<![CDATA[
upzero.exit:30 %shl_ln3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %dec_al2_load, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="23" op_0_bw="22">
<![CDATA[
upzero.exit:31 %sext_ln580 = sext i22 %shl_ln3

]]></Node>
<StgValue><ssdm name="sext_ln580"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
upzero.exit:32 %sub_ln580 = sub i23 %sext_ln580, i23 %sext_ln479

]]></Node>
<StgValue><ssdm name="sub_ln580"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:33 %trunc_ln17 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln580, i32 7, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="17" op_0_bw="16">
<![CDATA[
upzero.exit:34 %sext_ln580_4 = sext i16 %trunc_ln17

]]></Node>
<StgValue><ssdm name="sext_ln580_4"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
upzero.exit:35 %select_ln580 = select i1 %tmp_19, i17 130944, i17 128

]]></Node>
<StgValue><ssdm name="select_ln580"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit:36 %add_ln580 = add i17 %sext_ln580_4, i17 %select_ln580

]]></Node>
<StgValue><ssdm name="add_ln580"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit:37 %apl2 = add i17 %add_ln580, i17 %sext_ln574_4

]]></Node>
<StgValue><ssdm name="apl2"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
upzero.exit:44 %shl_ln4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %dec_al1_load, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="25" op_0_bw="24">
<![CDATA[
upzero.exit:45 %sext_ln597 = sext i24 %shl_ln4

]]></Node>
<StgValue><ssdm name="sext_ln597"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
upzero.exit:46 %sub_ln597 = sub i25 %sext_ln597, i25 %sext_ln477

]]></Node>
<StgValue><ssdm name="sub_ln597"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="17" op_0_bw="17" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:47 %trunc_ln18 = partselect i17 @_ssdm_op_PartSelect.i17.i25.i32.i32, i25 %sub_ln597, i32 8, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="18" op_0_bw="17">
<![CDATA[
upzero.exit:48 %sext_ln599 = sext i17 %trunc_ln18

]]></Node>
<StgValue><ssdm name="sext_ln599"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
upzero.exit:49 %select_ln599 = select i1 %tmp_18, i18 261952, i18 192

]]></Node>
<StgValue><ssdm name="select_ln599"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
upzero.exit:50 %apl1 = add i18 %select_ln599, i18 %sext_ln599

]]></Node>
<StgValue><ssdm name="apl1"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
upzero.exit:62 %add_ln354 = add i31 %trunc_ln345, i31 %sext_ln346_1

]]></Node>
<StgValue><ssdm name="add_ln354"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0">
<![CDATA[
upzero.exit:63 %store_ln355 = store i31 %dec_rlt1_load, i31 %dec_rlt2

]]></Node>
<StgValue><ssdm name="store_ln355"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0">
<![CDATA[
upzero.exit:64 %store_ln356 = store i31 %add_ln354, i31 %dec_rlt1

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit:65 %store_ln357 = store i32 %dec_plt1_load, i32 %dec_plt2

]]></Node>
<StgValue><ssdm name="store_ln357"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit:66 %store_ln358 = store i32 %add_ln350, i32 %dec_plt1

]]></Node>
<StgValue><ssdm name="store_ln358"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
upzero.exit:73 %store_ln459 = store i3 1, i3 %i_16

]]></Node>
<StgValue><ssdm name="store_ln459"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
upzero.exit:75 %store_ln0 = store i3 1, i3 %idx198

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body7.i.split:1 %speclooptripcount_ln544 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln544"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body7.i.split:2 %specloopname_ln551 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln551"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="3">
<![CDATA[
for.body7.i.split:4 %dec_del_dltx_load_1 = load i3 %dec_del_dltx_addr

]]></Node>
<StgValue><ssdm name="dec_del_dltx_load_1"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="16">
<![CDATA[
for.body7.i.split:5 %sext_ln545 = sext i16 %dec_del_dltx_load_1

]]></Node>
<StgValue><ssdm name="sext_ln545"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body7.i.split:6 %mul_ln545 = mul i32 %sext_ln545, i32 %sext_ln345_1

]]></Node>
<StgValue><ssdm name="mul_ln545"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="32">
<![CDATA[
for.body7.i.split:7 %sext_ln545_4 = sext i32 %mul_ln545

]]></Node>
<StgValue><ssdm name="sext_ln545_4"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body7.i.split:8 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln545_4, i32 63

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body7.i.split:9 %select_ln549 = select i1 %tmp_17, i32 4294967168, i32 128

]]></Node>
<StgValue><ssdm name="select_ln549"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="3">
<![CDATA[
for.body7.i.split:11 %dec_del_bpl_load_2 = load i3 %dec_del_bpl_addr_1

]]></Node>
<StgValue><ssdm name="dec_del_bpl_load_2"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="40" op_0_bw="32">
<![CDATA[
for.body7.i.split:12 %sext_ln549 = sext i32 %dec_del_bpl_load_2

]]></Node>
<StgValue><ssdm name="sext_ln549"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
for.body7.i.split:13 %shl_ln2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bpl_load_2, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body7.i.split:14 %sub_ln549 = sub i40 %shl_ln2, i40 %sext_ln549

]]></Node>
<StgValue><ssdm name="sub_ln549"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body7.i.split:15 %wd3_6 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln549, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="wd3_6"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body7.i.split:16 %add_ln550 = add i32 %wd3_6, i32 %select_ln549

]]></Node>
<StgValue><ssdm name="add_ln550"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
for.body7.i.split:17 %store_ln550 = store i32 %add_ln550, i3 %dec_del_bpl_addr_1

]]></Node>
<StgValue><ssdm name="store_ln550"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
for.body7.i.split:19 %br_ln543 = br void %for.body7.i

]]></Node>
<StgValue><ssdm name="br_ln543"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i35.split:1 %speclooptripcount_ln538 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln538"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i35.split:2 %specloopname_ln540 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln540"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i35.split:4 %dec_del_bpl_load_1 = load i3 %dec_del_bpl_addr

]]></Node>
<StgValue><ssdm name="dec_del_bpl_load_1"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="40" op_0_bw="32">
<![CDATA[
for.inc.i35.split:5 %sext_ln539 = sext i32 %dec_del_bpl_load_1

]]></Node>
<StgValue><ssdm name="sext_ln539"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
for.inc.i35.split:6 %shl_ln1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bpl_load_1, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.inc.i35.split:7 %sub_ln539 = sub i40 %shl_ln1, i40 %sext_ln539

]]></Node>
<StgValue><ssdm name="sub_ln539"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i35.split:8 %trunc_ln16 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln539, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln16"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
for.inc.i35.split:9 %store_ln539 = store i32 %trunc_ln16, i3 %dec_del_bpl_addr

]]></Node>
<StgValue><ssdm name="store_ln539"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i35.split:11 %br_ln537 = br void %for.inc.i35

]]></Node>
<StgValue><ssdm name="br_ln537"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="239" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16">
<![CDATA[
upzero.exit:3 %dec_del_dltx_load_2 = load i16 4

]]></Node>
<StgValue><ssdm name="dec_del_dltx_load_2"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16">
<![CDATA[
upzero.exit:5 %dec_del_dltx_load_3 = load i16 3

]]></Node>
<StgValue><ssdm name="dec_del_dltx_load_3"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16">
<![CDATA[
upzero.exit:7 %dec_del_dltx_load_4 = load i16 2

]]></Node>
<StgValue><ssdm name="dec_del_dltx_load_4"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16">
<![CDATA[
upzero.exit:9 %dec_del_dltx_load_5 = load i16 1

]]></Node>
<StgValue><ssdm name="dec_del_dltx_load_5"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
upzero.exit:11 %store_ln559 = store i16 %dec_del_dltx_load, i16 1

]]></Node>
<StgValue><ssdm name="store_ln559"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit:38 %icmp_ln583 = icmp_sgt  i17 %apl2, i17 12288

]]></Node>
<StgValue><ssdm name="icmp_ln583"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
upzero.exit:39 %apl2_6 = select i1 %icmp_ln583, i17 12288, i17 %apl2

]]></Node>
<StgValue><ssdm name="apl2_6"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="15" op_0_bw="17">
<![CDATA[
upzero.exit:40 %trunc_ln567 = trunc i17 %apl2_6

]]></Node>
<StgValue><ssdm name="trunc_ln567"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit:41 %icmp_ln585 = icmp_slt  i17 %apl2_6, i17 118784

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
upzero.exit:42 %apl2_7 = select i1 %icmp_ln585, i15 20480, i15 %trunc_ln567

]]></Node>
<StgValue><ssdm name="apl2_7"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
upzero.exit:43 %store_ln352 = store i15 %apl2_7, i15 %dec_al2

]]></Node>
<StgValue><ssdm name="store_ln352"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
upzero.exit:51 %wd3_7 = sub i15 15360, i15 %apl2_7

]]></Node>
<StgValue><ssdm name="wd3_7"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="18" op_0_bw="15">
<![CDATA[
upzero.exit:52 %zext_ln595 = zext i15 %wd3_7

]]></Node>
<StgValue><ssdm name="zext_ln595"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="15">
<![CDATA[
upzero.exit:53 %zext_ln595_4 = zext i15 %wd3_7

]]></Node>
<StgValue><ssdm name="zext_ln595_4"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
upzero.exit:54 %icmp_ln607 = icmp_sgt  i18 %apl1, i18 %zext_ln595

]]></Node>
<StgValue><ssdm name="icmp_ln607"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
upzero.exit:55 %apl1_8 = select i1 %icmp_ln607, i18 %zext_ln595, i18 %apl1

]]></Node>
<StgValue><ssdm name="apl1_8"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="18">
<![CDATA[
upzero.exit:56 %trunc_ln595 = trunc i18 %apl1_8

]]></Node>
<StgValue><ssdm name="trunc_ln595"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
upzero.exit:57 %apl1_9 = sub i16 0, i16 %zext_ln595_4

]]></Node>
<StgValue><ssdm name="apl1_9"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="18" op_0_bw="16">
<![CDATA[
upzero.exit:58 %sext_ln609 = sext i16 %apl1_9

]]></Node>
<StgValue><ssdm name="sext_ln609"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
upzero.exit:59 %icmp_ln609 = icmp_slt  i18 %apl1_8, i18 %sext_ln609

]]></Node>
<StgValue><ssdm name="icmp_ln609"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
upzero.exit:60 %apl1_10 = select i1 %icmp_ln609, i16 %apl1_9, i16 %trunc_ln595

]]></Node>
<StgValue><ssdm name="apl1_10"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
upzero.exit:61 %store_ln353 = store i16 %apl1_10, i16 %dec_al1

]]></Node>
<StgValue><ssdm name="store_ln353"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="261" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
upzero.exit:4 %store_ln555 = store i16 %dec_del_dltx_load_2, i16 5

]]></Node>
<StgValue><ssdm name="store_ln555"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16">
<![CDATA[
upzero.exit:7 %dec_del_dltx_load_4 = load i16 2

]]></Node>
<StgValue><ssdm name="dec_del_dltx_load_4"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16">
<![CDATA[
upzero.exit:9 %dec_del_dltx_load_5 = load i16 1

]]></Node>
<StgValue><ssdm name="dec_del_dltx_load_5"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
upzero.exit:12 %store_ln560 = store i16 %trunc_ln345_2, i16 0

]]></Node>
<StgValue><ssdm name="store_ln560"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="265" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
upzero.exit:6 %store_ln556 = store i16 %dec_del_dltx_load_3, i16 4

]]></Node>
<StgValue><ssdm name="store_ln556"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
upzero.exit:8 %store_ln557 = store i16 %dec_del_dltx_load_4, i16 3

]]></Node>
<StgValue><ssdm name="store_ln557"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:67 %dec_del_bph_load = load i32 0

]]></Node>
<StgValue><ssdm name="dec_del_bph_load"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit:69 %dec_del_dhx_load = load i14 0

]]></Node>
<StgValue><ssdm name="dec_del_dhx_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="269" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
upzero.exit:10 %store_ln558 = store i16 %dec_del_dltx_load_5, i16 2

]]></Node>
<StgValue><ssdm name="store_ln558"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:67 %dec_del_bph_load = load i32 0

]]></Node>
<StgValue><ssdm name="dec_del_bph_load"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="46" op_0_bw="32">
<![CDATA[
upzero.exit:68 %sext_ln461_5 = sext i32 %dec_del_bph_load

]]></Node>
<StgValue><ssdm name="sext_ln461_5"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit:69 %dec_del_dhx_load = load i14 0

]]></Node>
<StgValue><ssdm name="dec_del_dhx_load"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="46" op_0_bw="14">
<![CDATA[
upzero.exit:70 %sext_ln461_6 = sext i14 %dec_del_dhx_load

]]></Node>
<StgValue><ssdm name="sext_ln461_6"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:71 %zl_12 = mul i46 %sext_ln461_6, i46 %sext_ln461_5

]]></Node>
<StgValue><ssdm name="zl_12"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="48" op_0_bw="46">
<![CDATA[
upzero.exit:72 %sext_ln460_2 = sext i46 %zl_12

]]></Node>
<StgValue><ssdm name="sext_ln460_2"/></StgValue>
</operation>

<operation id="276" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="48" op_1_bw="48">
<![CDATA[
upzero.exit:74 %store_ln460 = store i48 %sext_ln460_2, i48 %zl_9

]]></Node>
<StgValue><ssdm name="store_ln460"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
upzero.exit:76 %br_ln464 = br void %for.inc.i79

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="278" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.i79:0 %i_26 = load i3 %i_16

]]></Node>
<StgValue><ssdm name="i_26"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i79:1 %icmp_ln464_2 = icmp_eq  i3 %i_26, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln464_2"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i79:2 %br_ln464 = br i1 %icmp_ln464_2, void %for.inc.i79.split, void %filtez.exit82

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.i79.split:0 %idx198_load = load i3 %idx198

]]></Node>
<StgValue><ssdm name="idx198_load"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i79.split:4 %zext_ln460_2 = zext i3 %idx198_load

]]></Node>
<StgValue><ssdm name="zext_ln460_2"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i79.split:5 %dec_del_dhx_addr_1 = getelementptr i14 %dec_del_dhx, i64 0, i64 %zext_ln460_2

]]></Node>
<StgValue><ssdm name="dec_del_dhx_addr_1"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i79.split:6 %dec_del_bph_addr_2 = getelementptr i32 %dec_del_bph, i64 0, i64 %zext_ln460_2

]]></Node>
<StgValue><ssdm name="dec_del_bph_addr_2"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i79.split:7 %dec_del_bph_load_3 = load i3 %dec_del_bph_addr_2

]]></Node>
<StgValue><ssdm name="dec_del_bph_load_3"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="14" op_0_bw="3">
<![CDATA[
for.inc.i79.split:9 %dec_del_dhx_load_6 = load i3 %dec_del_dhx_addr_1

]]></Node>
<StgValue><ssdm name="dec_del_dhx_load_6"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i79.split:14 %i_27 = add i3 %i_26, i3 1

]]></Node>
<StgValue><ssdm name="i_27"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i79.split:15 %add_ln464_4 = add i3 %idx198_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln464_4"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i79.split:16 %store_ln459 = store i3 %i_27, i3 %i_16

]]></Node>
<StgValue><ssdm name="store_ln459"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i79.split:18 %store_ln464 = store i3 %add_ln464_4, i3 %idx198

]]></Node>
<StgValue><ssdm name="store_ln464"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="15" op_0_bw="15">
<![CDATA[
filtez.exit82:25 %dec_nbh_load = load i15 %dec_nbh

]]></Node>
<StgValue><ssdm name="dec_nbh_load"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="23" op_0_bw="15">
<![CDATA[
filtez.exit82:26 %zext_ln620 = zext i15 %dec_nbh_load

]]></Node>
<StgValue><ssdm name="zext_ln620"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="22" op_0_bw="22" op_1_bw="15" op_2_bw="7">
<![CDATA[
filtez.exit82:27 %shl_ln5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %dec_nbh_load, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="23" op_0_bw="22">
<![CDATA[
filtez.exit82:28 %zext_ln620_2 = zext i22 %shl_ln5

]]></Node>
<StgValue><ssdm name="zext_ln620_2"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
filtez.exit82:29 %sub_ln620 = sub i23 %zext_ln620_2, i23 %zext_ln620

]]></Node>
<StgValue><ssdm name="sub_ln620"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
filtez.exit82:30 %wd = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln620, i32 7, i32 22

]]></Node>
<StgValue><ssdm name="wd"/></StgValue>
</operation>

<operation id="297" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="17" op_0_bw="16">
<![CDATA[
filtez.exit82:31 %sext_ln618 = sext i16 %wd

]]></Node>
<StgValue><ssdm name="sext_ln618"/></StgValue>
</operation>

<operation id="298" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="11" op_0_bw="11" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="2">
<![CDATA[
filtez.exit82:32 %tmp_2 = mux i11 @_ssdm_op_Mux.ap_auto.4i11.i2, i11 798, i11 1834, i11 798, i11 1834, i2 %lshr_ln

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="17" op_0_bw="11">
<![CDATA[
filtez.exit82:33 %sext_ln621 = sext i11 %tmp_2

]]></Node>
<StgValue><ssdm name="sext_ln621"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
filtez.exit82:34 %add_ln621 = add i17 %sext_ln618, i17 %sext_ln621

]]></Node>
<StgValue><ssdm name="add_ln621"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="17">
<![CDATA[
filtez.exit82:35 %sext_ln617 = sext i17 %add_ln621

]]></Node>
<StgValue><ssdm name="sext_ln617"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
filtez.exit82:36 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln617, i32 31

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
filtez.exit82:37 %select_ln622 = select i1 %tmp_20, i17 0, i17 %add_ln621

]]></Node>
<StgValue><ssdm name="select_ln622"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="15" op_0_bw="17">
<![CDATA[
filtez.exit82:38 %trunc_ln617 = trunc i17 %select_ln622

]]></Node>
<StgValue><ssdm name="trunc_ln617"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
filtez.exit82:39 %icmp_ln624 = icmp_ugt  i17 %select_ln622, i17 22528

]]></Node>
<StgValue><ssdm name="icmp_ln624"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
filtez.exit82:40 %select_ln624 = select i1 %icmp_ln624, i15 22528, i15 %trunc_ln617

]]></Node>
<StgValue><ssdm name="select_ln624"/></StgValue>
</operation>

<operation id="307" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
filtez.exit82:41 %store_ln365 = store i15 %select_ln624, i15 %dec_nbh

]]></Node>
<StgValue><ssdm name="store_ln365"/></StgValue>
</operation>

<operation id="308" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
filtez.exit82:42 %wd1_2 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %select_ln624, i32 6, i32 10

]]></Node>
<StgValue><ssdm name="wd1_2"/></StgValue>
</operation>

<operation id="309" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
filtez.exit82:43 %trunc_ln522_2 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %select_ln624, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln522_2"/></StgValue>
</operation>

<operation id="310" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="5">
<![CDATA[
filtez.exit82:44 %zext_ln525_2 = zext i5 %wd1_2

]]></Node>
<StgValue><ssdm name="zext_ln525_2"/></StgValue>
</operation>

<operation id="311" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
filtez.exit82:45 %ilb_table_addr_2 = getelementptr i12 %ilb_table, i64 0, i64 %zext_ln525_2

]]></Node>
<StgValue><ssdm name="ilb_table_addr_2"/></StgValue>
</operation>

<operation id="312" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="12" op_0_bw="5">
<![CDATA[
filtez.exit82:46 %ilb_table_load_2 = load i5 %ilb_table_addr_2

]]></Node>
<StgValue><ssdm name="ilb_table_load_2"/></StgValue>
</operation>

<operation id="313" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="3" op_0_bw="32">
<![CDATA[
filtez.exit82:54 %i_18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="314" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="48" op_0_bw="48" op_1_bw="0">
<![CDATA[
for.inc.i79.split:1 %zl_9_load = load i48 %zl_9

]]></Node>
<StgValue><ssdm name="zl_9_load"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i79.split:2 %speclooptripcount_ln465 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln465"/></StgValue>
</operation>

<operation id="316" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i79.split:3 %specloopname_ln467 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln467"/></StgValue>
</operation>

<operation id="317" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i79.split:7 %dec_del_bph_load_3 = load i3 %dec_del_bph_addr_2

]]></Node>
<StgValue><ssdm name="dec_del_bph_load_3"/></StgValue>
</operation>

<operation id="318" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="46" op_0_bw="32">
<![CDATA[
for.inc.i79.split:8 %sext_ln466_8 = sext i32 %dec_del_bph_load_3

]]></Node>
<StgValue><ssdm name="sext_ln466_8"/></StgValue>
</operation>

<operation id="319" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="14" op_0_bw="3">
<![CDATA[
for.inc.i79.split:9 %dec_del_dhx_load_6 = load i3 %dec_del_dhx_addr_1

]]></Node>
<StgValue><ssdm name="dec_del_dhx_load_6"/></StgValue>
</operation>

<operation id="320" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="46" op_0_bw="14">
<![CDATA[
for.inc.i79.split:10 %sext_ln466_9 = sext i14 %dec_del_dhx_load_6

]]></Node>
<StgValue><ssdm name="sext_ln466_9"/></StgValue>
</operation>

<operation id="321" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
for.inc.i79.split:11 %mul_ln466_2 = mul i46 %sext_ln466_9, i46 %sext_ln466_8

]]></Node>
<StgValue><ssdm name="mul_ln466_2"/></StgValue>
</operation>

<operation id="322" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="48" op_0_bw="46">
<![CDATA[
for.inc.i79.split:12 %sext_ln466_10 = sext i46 %mul_ln466_2

]]></Node>
<StgValue><ssdm name="sext_ln466_10"/></StgValue>
</operation>

<operation id="323" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc.i79.split:13 %zl_13 = add i48 %sext_ln466_10, i48 %zl_9_load

]]></Node>
<StgValue><ssdm name="zl_13"/></StgValue>
</operation>

<operation id="324" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="48" op_1_bw="48" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i79.split:17 %store_ln460 = store i48 %zl_13, i48 %zl_9

]]></Node>
<StgValue><ssdm name="store_ln460"/></StgValue>
</operation>

<operation id="325" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i79.split:19 %br_ln464 = br void %for.inc.i79

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="326" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="48" op_0_bw="48" op_1_bw="0">
<![CDATA[
filtez.exit82:0 %zl_9_load_1 = load i48 %zl_9

]]></Node>
<StgValue><ssdm name="zl_9_load_1"/></StgValue>
</operation>

<operation id="327" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
filtez.exit82:1 %trunc_ln469_2 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %zl_9_load_1, i32 14, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln469_2"/></StgValue>
</operation>

<operation id="328" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="31" op_0_bw="31">
<![CDATA[
filtez.exit82:2 %dec_rh1_load = load i31 %dec_rh1

]]></Node>
<StgValue><ssdm name="dec_rh1_load"/></StgValue>
</operation>

<operation id="329" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16">
<![CDATA[
filtez.exit82:3 %dec_ah1_load = load i16 %dec_ah1

]]></Node>
<StgValue><ssdm name="dec_ah1_load"/></StgValue>
</operation>

<operation id="330" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="31" op_0_bw="31">
<![CDATA[
filtez.exit82:4 %dec_rh2_load = load i31 %dec_rh2

]]></Node>
<StgValue><ssdm name="dec_rh2_load"/></StgValue>
</operation>

<operation id="331" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="15" op_0_bw="15">
<![CDATA[
filtez.exit82:5 %dec_ah2_load = load i15 %dec_ah2

]]></Node>
<StgValue><ssdm name="dec_ah2_load"/></StgValue>
</operation>

<operation id="332" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
filtez.exit82:6 %pl_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %dec_rh1_load, i1 0

]]></Node>
<StgValue><ssdm name="pl_5"/></StgValue>
</operation>

<operation id="333" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="47" op_0_bw="32">
<![CDATA[
filtez.exit82:7 %sext_ln475_8 = sext i32 %pl_5

]]></Node>
<StgValue><ssdm name="sext_ln475_8"/></StgValue>
</operation>

<operation id="334" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="25" op_0_bw="16">
<![CDATA[
filtez.exit82:8 %sext_ln477_2 = sext i16 %dec_ah1_load

]]></Node>
<StgValue><ssdm name="sext_ln477_2"/></StgValue>
</operation>

<operation id="335" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="47" op_0_bw="16">
<![CDATA[
filtez.exit82:9 %sext_ln475_9 = sext i16 %dec_ah1_load

]]></Node>
<StgValue><ssdm name="sext_ln475_9"/></StgValue>
</operation>

<operation id="336" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
filtez.exit82:10 %mul_ln475_2 = mul i47 %sext_ln475_9, i47 %sext_ln475_8

]]></Node>
<StgValue><ssdm name="mul_ln475_2"/></StgValue>
</operation>

<operation id="337" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
filtez.exit82:11 %pl2_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %dec_rh2_load, i1 0

]]></Node>
<StgValue><ssdm name="pl2_2"/></StgValue>
</operation>

<operation id="338" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="47" op_0_bw="32">
<![CDATA[
filtez.exit82:12 %sext_ln475_10 = sext i32 %pl2_2

]]></Node>
<StgValue><ssdm name="sext_ln475_10"/></StgValue>
</operation>

<operation id="339" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="23" op_0_bw="15">
<![CDATA[
filtez.exit82:13 %sext_ln479_5 = sext i15 %dec_ah2_load

]]></Node>
<StgValue><ssdm name="sext_ln479_5"/></StgValue>
</operation>

<operation id="340" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="47" op_0_bw="15">
<![CDATA[
filtez.exit82:14 %sext_ln479_6 = sext i15 %dec_ah2_load

]]></Node>
<StgValue><ssdm name="sext_ln479_6"/></StgValue>
</operation>

<operation id="341" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
filtez.exit82:15 %mul_ln479_2 = mul i47 %sext_ln479_6, i47 %sext_ln475_10

]]></Node>
<StgValue><ssdm name="mul_ln479_2"/></StgValue>
</operation>

<operation id="342" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
filtez.exit82:16 %pl_6 = add i47 %mul_ln479_2, i47 %mul_ln475_2

]]></Node>
<StgValue><ssdm name="pl_6"/></StgValue>
</operation>

<operation id="343" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
filtez.exit82:17 %trunc_ln480_2 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %pl_6, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="trunc_ln480_2"/></StgValue>
</operation>

<operation id="344" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="15" op_0_bw="15">
<![CDATA[
filtez.exit82:18 %dec_deth_load = load i15 %dec_deth

]]></Node>
<StgValue><ssdm name="dec_deth_load"/></StgValue>
</operation>

<operation id="345" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="29" op_0_bw="15">
<![CDATA[
filtez.exit82:19 %zext_ln364 = zext i15 %dec_deth_load

]]></Node>
<StgValue><ssdm name="zext_ln364"/></StgValue>
</operation>

<operation id="346" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="2">
<![CDATA[
filtez.exit82:20 %tmp = mux i14 @_ssdm_op_Mux.ap_auto.4i14.i2, i14 8976, i14 14768, i14 7408, i14 1616, i2 %lshr_ln

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="347" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="29" op_0_bw="14">
<![CDATA[
filtez.exit82:21 %sext_ln364 = sext i14 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln364"/></StgValue>
</operation>

<operation id="348" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
filtez.exit82:22 %mul_ln364 = mul i29 %sext_ln364, i29 %zext_ln364

]]></Node>
<StgValue><ssdm name="mul_ln364"/></StgValue>
</operation>

<operation id="349" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
filtez.exit82:23 %trunc_ln364_1 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln364, i32 15, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln364_1"/></StgValue>
</operation>

<operation id="350" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="14">
<![CDATA[
filtez.exit82:24 %sext_ln364_1 = sext i14 %trunc_ln364_1

]]></Node>
<StgValue><ssdm name="sext_ln364_1"/></StgValue>
</operation>

<operation id="351" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="12" op_0_bw="5">
<![CDATA[
filtez.exit82:46 %ilb_table_load_2 = load i5 %ilb_table_addr_2

]]></Node>
<StgValue><ssdm name="ilb_table_load_2"/></StgValue>
</operation>

<operation id="352" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
filtez.exit82:47 %sub_ln525_2 = sub i4 11, i4 %trunc_ln522_2

]]></Node>
<StgValue><ssdm name="sub_ln525_2"/></StgValue>
</operation>

<operation id="353" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="4">
<![CDATA[
filtez.exit82:48 %sub_ln525_2cast = zext i4 %sub_ln525_2

]]></Node>
<StgValue><ssdm name="sub_ln525_2cast"/></StgValue>
</operation>

<operation id="354" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
filtez.exit82:49 %wd3_8 = lshr i12 %ilb_table_load_2, i12 %sub_ln525_2cast

]]></Node>
<StgValue><ssdm name="wd3_8"/></StgValue>
</operation>

<operation id="355" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
filtez.exit82:50 %shl_ln526_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %wd3_8, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln526_2"/></StgValue>
</operation>

<operation id="356" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
filtez.exit82:51 %store_ln366 = store i15 %shl_ln526_2, i15 %dec_deth

]]></Node>
<StgValue><ssdm name="store_ln366"/></StgValue>
</operation>

<operation id="357" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
filtez.exit82:52 %add_ln367 = add i32 %sext_ln364_1, i32 %trunc_ln469_2

]]></Node>
<StgValue><ssdm name="add_ln367"/></StgValue>
</operation>

<operation id="358" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
filtez.exit82:53 %icmp_ln535_2 = icmp_eq  i14 %trunc_ln364_1, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln535_2"/></StgValue>
</operation>

<operation id="359" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
filtez.exit82:55 %br_ln535 = br i1 %icmp_ln535_2, void %upzero_label11.i122, void %for.inc.i120.preheader

]]></Node>
<StgValue><ssdm name="br_ln535"/></StgValue>
</operation>

<operation id="360" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="28" op_0_bw="14">
<![CDATA[
upzero_label11.i122:0 %sext_ln543 = sext i14 %trunc_ln364_1

]]></Node>
<StgValue><ssdm name="sext_ln543"/></StgValue>
</operation>

<operation id="361" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
upzero_label11.i122:1 %store_ln532 = store i3 0, i3 %i_18

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="362" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
upzero_label11.i122:2 %br_ln543 = br void %for.body7.i137

]]></Node>
<StgValue><ssdm name="br_ln543"/></StgValue>
</operation>

<operation id="363" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i120.preheader:0 %store_ln532 = store i3 0, i3 %i_18

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="364" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i120.preheader:1 %br_ln537 = br void %for.inc.i120

]]></Node>
<StgValue><ssdm name="br_ln537"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="365" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body7.i137:0 %i_29 = load i3 %i_18

]]></Node>
<StgValue><ssdm name="i_29"/></StgValue>
</operation>

<operation id="366" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body7.i137:1 %icmp_ln543_2 = icmp_eq  i3 %i_29, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln543_2"/></StgValue>
</operation>

<operation id="367" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body7.i137:2 %add_ln543_2 = add i3 %i_29, i3 1

]]></Node>
<StgValue><ssdm name="add_ln543_2"/></StgValue>
</operation>

<operation id="368" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body7.i137:3 %br_ln543 = br i1 %icmp_ln543_2, void %for.body7.i137.split, void %upzero.exit140.loopexit

]]></Node>
<StgValue><ssdm name="br_ln543"/></StgValue>
</operation>

<operation id="369" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="3">
<![CDATA[
for.body7.i137.split:0 %zext_ln543_2 = zext i3 %i_29

]]></Node>
<StgValue><ssdm name="zext_ln543_2"/></StgValue>
</operation>

<operation id="370" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body7.i137.split:3 %dec_del_dhx_addr = getelementptr i14 %dec_del_dhx, i64 0, i64 %zext_ln543_2

]]></Node>
<StgValue><ssdm name="dec_del_dhx_addr"/></StgValue>
</operation>

<operation id="371" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="14" op_0_bw="3">
<![CDATA[
for.body7.i137.split:4 %dec_del_dhx_load_1 = load i3 %dec_del_dhx_addr

]]></Node>
<StgValue><ssdm name="dec_del_dhx_load_1"/></StgValue>
</operation>

<operation id="372" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body7.i137.split:10 %dec_del_bph_addr_1 = getelementptr i32 %dec_del_bph, i64 0, i64 %zext_ln543_2

]]></Node>
<StgValue><ssdm name="dec_del_bph_addr_1"/></StgValue>
</operation>

<operation id="373" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="3">
<![CDATA[
for.body7.i137.split:11 %dec_del_bph_load_2 = load i3 %dec_del_bph_addr_1

]]></Node>
<StgValue><ssdm name="dec_del_bph_load_2"/></StgValue>
</operation>

<operation id="374" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body7.i137.split:18 %store_ln532 = store i3 %add_ln543_2, i3 %i_18

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="375" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
upzero.exit140.loopexit:0 %br_ln0 = br void %upzero.exit140

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="376" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.i120:0 %i_28 = load i3 %i_18

]]></Node>
<StgValue><ssdm name="i_28"/></StgValue>
</operation>

<operation id="377" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i120:1 %icmp_ln537_2 = icmp_eq  i3 %i_28, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln537_2"/></StgValue>
</operation>

<operation id="378" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i120:2 %add_ln537_2 = add i3 %i_28, i3 1

]]></Node>
<StgValue><ssdm name="add_ln537_2"/></StgValue>
</operation>

<operation id="379" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i120:3 %br_ln537 = br i1 %icmp_ln537_2, void %for.inc.i120.split, void %upzero.exit140.loopexit117

]]></Node>
<StgValue><ssdm name="br_ln537"/></StgValue>
</operation>

<operation id="380" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i120.split:0 %zext_ln537_2 = zext i3 %i_28

]]></Node>
<StgValue><ssdm name="zext_ln537_2"/></StgValue>
</operation>

<operation id="381" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i120.split:3 %dec_del_bph_addr = getelementptr i32 %dec_del_bph, i64 0, i64 %zext_ln537_2

]]></Node>
<StgValue><ssdm name="dec_del_bph_addr"/></StgValue>
</operation>

<operation id="382" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i120.split:4 %dec_del_bph_load_1 = load i3 %dec_del_bph_addr

]]></Node>
<StgValue><ssdm name="dec_del_bph_load_1"/></StgValue>
</operation>

<operation id="383" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i120.split:10 %store_ln532 = store i3 %add_ln537_2, i3 %i_18

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="384" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
upzero.exit140.loopexit117:0 %br_ln0 = br void %upzero.exit140

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="385" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="5" op_0_bw="32">
<![CDATA[
upzero.exit140:0 %idx204 = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx204"/></StgValue>
</operation>

<operation id="386" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="50" op_0_bw="32">
<![CDATA[
upzero.exit140:1 %xa2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="xa2_2"/></StgValue>
</operation>

<operation id="387" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="50" op_0_bw="32">
<![CDATA[
upzero.exit140:2 %xa1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="xa1_2"/></StgValue>
</operation>

<operation id="388" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="4" op_0_bw="32">
<![CDATA[
upzero.exit140:3 %i_012 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_012"/></StgValue>
</operation>

<operation id="389" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit140:4 %dec_del_dhx_load_2 = load i14 4

]]></Node>
<StgValue><ssdm name="dec_del_dhx_load_2"/></StgValue>
</operation>

<operation id="390" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit140:6 %dec_del_dhx_load_3 = load i14 3

]]></Node>
<StgValue><ssdm name="dec_del_dhx_load_3"/></StgValue>
</operation>

<operation id="391" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:14 %dec_ph1_load = load i32 %dec_ph1

]]></Node>
<StgValue><ssdm name="dec_ph1_load"/></StgValue>
</operation>

<operation id="392" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:15 %dec_ph2_load = load i32 %dec_ph2

]]></Node>
<StgValue><ssdm name="dec_ph2_load"/></StgValue>
</operation>

<operation id="393" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
upzero.exit140:16 %wd2_2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %dec_ah1_load, i2 0

]]></Node>
<StgValue><ssdm name="wd2_2"/></StgValue>
</operation>

<operation id="394" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="19" op_0_bw="18">
<![CDATA[
upzero.exit140:17 %sext_ln566_2 = sext i18 %wd2_2

]]></Node>
<StgValue><ssdm name="sext_ln566_2"/></StgValue>
</operation>

<operation id="395" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="32">
<![CDATA[
upzero.exit140:18 %sext_ln570_5 = sext i32 %add_ln367

]]></Node>
<StgValue><ssdm name="sext_ln570_5"/></StgValue>
</operation>

<operation id="396" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="32">
<![CDATA[
upzero.exit140:19 %sext_ln570_6 = sext i32 %dec_ph1_load

]]></Node>
<StgValue><ssdm name="sext_ln570_6"/></StgValue>
</operation>

<operation id="397" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit140:20 %mul_ln570_2 = mul i64 %sext_ln570_6, i64 %sext_ln570_5

]]></Node>
<StgValue><ssdm name="mul_ln570_2"/></StgValue>
</operation>

<operation id="398" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero.exit140:21 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln570_2, i32 63

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="399" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
upzero.exit140:22 %sub_ln571_2 = sub i19 0, i19 %sext_ln566_2

]]></Node>
<StgValue><ssdm name="sub_ln571_2"/></StgValue>
</operation>

<operation id="400" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit140:23 %tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %dec_ah1_load, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="401" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="11">
<![CDATA[
upzero.exit140:24 %sext_ln572_2 = sext i11 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln572_2"/></StgValue>
</operation>

<operation id="402" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="12" op_0_bw="12" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit140:25 %tmp_3 = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %sub_ln571_2, i32 7, i32 18

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="403" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
upzero.exit140:26 %select_ln570_2 = select i1 %tmp_22, i12 %sext_ln572_2, i12 %tmp_3

]]></Node>
<StgValue><ssdm name="select_ln570_2"/></StgValue>
</operation>

<operation id="404" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="17" op_0_bw="12">
<![CDATA[
upzero.exit140:27 %sext_ln574_5 = sext i12 %select_ln570_2

]]></Node>
<StgValue><ssdm name="sext_ln574_5"/></StgValue>
</operation>

<operation id="405" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="32">
<![CDATA[
upzero.exit140:28 %sext_ln574_2 = sext i32 %dec_ph2_load

]]></Node>
<StgValue><ssdm name="sext_ln574_2"/></StgValue>
</operation>

<operation id="406" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit140:29 %mul_ln574_2 = mul i64 %sext_ln574_2, i64 %sext_ln570_5

]]></Node>
<StgValue><ssdm name="mul_ln574_2"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero.exit140:30 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln574_2, i32 63

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="22" op_0_bw="22" op_1_bw="15" op_2_bw="7">
<![CDATA[
upzero.exit140:31 %shl_ln580_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %dec_ah2_load, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln580_2"/></StgValue>
</operation>

<operation id="409" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="23" op_0_bw="22">
<![CDATA[
upzero.exit140:32 %sext_ln580_5 = sext i22 %shl_ln580_2

]]></Node>
<StgValue><ssdm name="sext_ln580_5"/></StgValue>
</operation>

<operation id="410" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
upzero.exit140:33 %sub_ln580_2 = sub i23 %sext_ln580_5, i23 %sext_ln479_5

]]></Node>
<StgValue><ssdm name="sub_ln580_2"/></StgValue>
</operation>

<operation id="411" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="16" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit140:34 %trunc_ln580_2 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln580_2, i32 7, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln580_2"/></StgValue>
</operation>

<operation id="412" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="17" op_0_bw="16">
<![CDATA[
upzero.exit140:35 %sext_ln580_6 = sext i16 %trunc_ln580_2

]]></Node>
<StgValue><ssdm name="sext_ln580_6"/></StgValue>
</operation>

<operation id="413" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
upzero.exit140:36 %select_ln580_2 = select i1 %tmp_23, i17 130944, i17 128

]]></Node>
<StgValue><ssdm name="select_ln580_2"/></StgValue>
</operation>

<operation id="414" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit140:37 %add_ln580_5 = add i17 %sext_ln580_6, i17 %select_ln580_2

]]></Node>
<StgValue><ssdm name="add_ln580_5"/></StgValue>
</operation>

<operation id="415" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit140:38 %apl2_8 = add i17 %add_ln580_5, i17 %sext_ln574_5

]]></Node>
<StgValue><ssdm name="apl2_8"/></StgValue>
</operation>

<operation id="416" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
upzero.exit140:45 %shl_ln597_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %dec_ah1_load, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln597_2"/></StgValue>
</operation>

<operation id="417" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="25" op_0_bw="24">
<![CDATA[
upzero.exit140:46 %sext_ln597_2 = sext i24 %shl_ln597_2

]]></Node>
<StgValue><ssdm name="sext_ln597_2"/></StgValue>
</operation>

<operation id="418" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
upzero.exit140:47 %sub_ln597_2 = sub i25 %sext_ln597_2, i25 %sext_ln477_2

]]></Node>
<StgValue><ssdm name="sub_ln597_2"/></StgValue>
</operation>

<operation id="419" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="17" op_0_bw="17" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit140:48 %trunc_ln597_2 = partselect i17 @_ssdm_op_PartSelect.i17.i25.i32.i32, i25 %sub_ln597_2, i32 8, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln597_2"/></StgValue>
</operation>

<operation id="420" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="18" op_0_bw="17">
<![CDATA[
upzero.exit140:49 %sext_ln599_2 = sext i17 %trunc_ln597_2

]]></Node>
<StgValue><ssdm name="sext_ln599_2"/></StgValue>
</operation>

<operation id="421" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
upzero.exit140:50 %select_ln599_2 = select i1 %tmp_22, i18 261952, i18 192

]]></Node>
<StgValue><ssdm name="select_ln599_2"/></StgValue>
</operation>

<operation id="422" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
upzero.exit140:51 %apl1_11 = add i18 %select_ln599_2, i18 %sext_ln599_2

]]></Node>
<StgValue><ssdm name="apl1_11"/></StgValue>
</operation>

<operation id="423" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero.exit140:63 %add_ln371 = add i32 %add_ln367, i32 %trunc_ln480_2

]]></Node>
<StgValue><ssdm name="add_ln371"/></StgValue>
</operation>

<operation id="424" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="31" op_0_bw="32">
<![CDATA[
upzero.exit140:64 %trunc_ln372 = trunc i32 %add_ln371

]]></Node>
<StgValue><ssdm name="trunc_ln372"/></StgValue>
</operation>

<operation id="425" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0">
<![CDATA[
upzero.exit140:65 %store_ln372 = store i31 %dec_rh1_load, i31 %dec_rh2

]]></Node>
<StgValue><ssdm name="store_ln372"/></StgValue>
</operation>

<operation id="426" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0">
<![CDATA[
upzero.exit140:66 %store_ln373 = store i31 %trunc_ln372, i31 %dec_rh1

]]></Node>
<StgValue><ssdm name="store_ln373"/></StgValue>
</operation>

<operation id="427" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit140:67 %store_ln374 = store i32 %dec_ph1_load, i32 %dec_ph2

]]></Node>
<StgValue><ssdm name="store_ln374"/></StgValue>
</operation>

<operation id="428" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit140:68 %store_ln375 = store i32 %add_ln367, i32 %dec_ph1

]]></Node>
<StgValue><ssdm name="store_ln375"/></StgValue>
</operation>

<operation id="429" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
upzero.exit140:80 %store_ln332 = store i4 0, i4 %i_012

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="430" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_2" val="1"/>
<literal name="icmp_ln537_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_2" val="0"/>
<literal name="icmp_ln543_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
upzero.exit140:83 %store_ln0 = store i5 0, i5 %idx204

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="431" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body7.i137.split:1 %speclooptripcount_ln544 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln544"/></StgValue>
</operation>

<operation id="432" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body7.i137.split:2 %specloopname_ln551 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln551"/></StgValue>
</operation>

<operation id="433" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="14" op_0_bw="3">
<![CDATA[
for.body7.i137.split:4 %dec_del_dhx_load_1 = load i3 %dec_del_dhx_addr

]]></Node>
<StgValue><ssdm name="dec_del_dhx_load_1"/></StgValue>
</operation>

<operation id="434" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="28" op_0_bw="14">
<![CDATA[
for.body7.i137.split:5 %sext_ln545_5 = sext i14 %dec_del_dhx_load_1

]]></Node>
<StgValue><ssdm name="sext_ln545_5"/></StgValue>
</operation>

<operation id="435" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body7.i137.split:6 %mul_ln545_2 = mul i28 %sext_ln545_5, i28 %sext_ln543

]]></Node>
<StgValue><ssdm name="mul_ln545_2"/></StgValue>
</operation>

<operation id="436" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="28">
<![CDATA[
for.body7.i137.split:7 %sext_ln545_6 = sext i28 %mul_ln545_2

]]></Node>
<StgValue><ssdm name="sext_ln545_6"/></StgValue>
</operation>

<operation id="437" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body7.i137.split:8 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln545_6, i32 63

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="438" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body7.i137.split:9 %select_ln549_2 = select i1 %tmp_21, i32 4294967168, i32 128

]]></Node>
<StgValue><ssdm name="select_ln549_2"/></StgValue>
</operation>

<operation id="439" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="3">
<![CDATA[
for.body7.i137.split:11 %dec_del_bph_load_2 = load i3 %dec_del_bph_addr_1

]]></Node>
<StgValue><ssdm name="dec_del_bph_load_2"/></StgValue>
</operation>

<operation id="440" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="32">
<![CDATA[
for.body7.i137.split:12 %sext_ln549_2 = sext i32 %dec_del_bph_load_2

]]></Node>
<StgValue><ssdm name="sext_ln549_2"/></StgValue>
</operation>

<operation id="441" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
for.body7.i137.split:13 %shl_ln549_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bph_load_2, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln549_2"/></StgValue>
</operation>

<operation id="442" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body7.i137.split:14 %sub_ln549_2 = sub i40 %shl_ln549_2, i40 %sext_ln549_2

]]></Node>
<StgValue><ssdm name="sub_ln549_2"/></StgValue>
</operation>

<operation id="443" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body7.i137.split:15 %wd3_9 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln549_2, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="wd3_9"/></StgValue>
</operation>

<operation id="444" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body7.i137.split:16 %add_ln550_2 = add i32 %wd3_9, i32 %select_ln549_2

]]></Node>
<StgValue><ssdm name="add_ln550_2"/></StgValue>
</operation>

<operation id="445" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
for.body7.i137.split:17 %store_ln550 = store i32 %add_ln550_2, i3 %dec_del_bph_addr_1

]]></Node>
<StgValue><ssdm name="store_ln550"/></StgValue>
</operation>

<operation id="446" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
for.body7.i137.split:19 %br_ln543 = br void %for.body7.i137

]]></Node>
<StgValue><ssdm name="br_ln543"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="447" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i120.split:1 %speclooptripcount_ln538 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln538"/></StgValue>
</operation>

<operation id="448" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i120.split:2 %specloopname_ln540 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln540"/></StgValue>
</operation>

<operation id="449" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i120.split:4 %dec_del_bph_load_1 = load i3 %dec_del_bph_addr

]]></Node>
<StgValue><ssdm name="dec_del_bph_load_1"/></StgValue>
</operation>

<operation id="450" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="40" op_0_bw="32">
<![CDATA[
for.inc.i120.split:5 %sext_ln539_2 = sext i32 %dec_del_bph_load_1

]]></Node>
<StgValue><ssdm name="sext_ln539_2"/></StgValue>
</operation>

<operation id="451" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
for.inc.i120.split:6 %shl_ln539_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bph_load_1, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln539_2"/></StgValue>
</operation>

<operation id="452" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.inc.i120.split:7 %sub_ln539_2 = sub i40 %shl_ln539_2, i40 %sext_ln539_2

]]></Node>
<StgValue><ssdm name="sub_ln539_2"/></StgValue>
</operation>

<operation id="453" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i120.split:8 %trunc_ln539_2 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln539_2, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln539_2"/></StgValue>
</operation>

<operation id="454" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
for.inc.i120.split:9 %store_ln539 = store i32 %trunc_ln539_2, i3 %dec_del_bph_addr

]]></Node>
<StgValue><ssdm name="store_ln539"/></StgValue>
</operation>

<operation id="455" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i120.split:11 %br_ln537 = br void %for.inc.i120

]]></Node>
<StgValue><ssdm name="br_ln537"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="456" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit140:4 %dec_del_dhx_load_2 = load i14 4

]]></Node>
<StgValue><ssdm name="dec_del_dhx_load_2"/></StgValue>
</operation>

<operation id="457" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit140:6 %dec_del_dhx_load_3 = load i14 3

]]></Node>
<StgValue><ssdm name="dec_del_dhx_load_3"/></StgValue>
</operation>

<operation id="458" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit140:8 %dec_del_dhx_load_4 = load i14 2

]]></Node>
<StgValue><ssdm name="dec_del_dhx_load_4"/></StgValue>
</operation>

<operation id="459" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit140:10 %dec_del_dhx_load_5 = load i14 1

]]></Node>
<StgValue><ssdm name="dec_del_dhx_load_5"/></StgValue>
</operation>

<operation id="460" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0">
<![CDATA[
upzero.exit140:12 %store_ln559 = store i14 %dec_del_dhx_load, i14 1

]]></Node>
<StgValue><ssdm name="store_ln559"/></StgValue>
</operation>

<operation id="461" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit140:39 %icmp_ln583_2 = icmp_sgt  i17 %apl2_8, i17 12288

]]></Node>
<StgValue><ssdm name="icmp_ln583_2"/></StgValue>
</operation>

<operation id="462" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
upzero.exit140:40 %apl2_9 = select i1 %icmp_ln583_2, i17 12288, i17 %apl2_8

]]></Node>
<StgValue><ssdm name="apl2_9"/></StgValue>
</operation>

<operation id="463" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="15" op_0_bw="17">
<![CDATA[
upzero.exit140:41 %trunc_ln567_2 = trunc i17 %apl2_9

]]></Node>
<StgValue><ssdm name="trunc_ln567_2"/></StgValue>
</operation>

<operation id="464" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit140:42 %icmp_ln585_2 = icmp_slt  i17 %apl2_9, i17 118784

]]></Node>
<StgValue><ssdm name="icmp_ln585_2"/></StgValue>
</operation>

<operation id="465" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
upzero.exit140:43 %apl2_10 = select i1 %icmp_ln585_2, i15 20480, i15 %trunc_ln567_2

]]></Node>
<StgValue><ssdm name="apl2_10"/></StgValue>
</operation>

<operation id="466" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
upzero.exit140:44 %store_ln369 = store i15 %apl2_10, i15 %dec_ah2

]]></Node>
<StgValue><ssdm name="store_ln369"/></StgValue>
</operation>

<operation id="467" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
upzero.exit140:52 %wd3_10 = sub i15 15360, i15 %apl2_10

]]></Node>
<StgValue><ssdm name="wd3_10"/></StgValue>
</operation>

<operation id="468" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="18" op_0_bw="15">
<![CDATA[
upzero.exit140:53 %zext_ln595_5 = zext i15 %wd3_10

]]></Node>
<StgValue><ssdm name="zext_ln595_5"/></StgValue>
</operation>

<operation id="469" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="15">
<![CDATA[
upzero.exit140:54 %zext_ln595_6 = zext i15 %wd3_10

]]></Node>
<StgValue><ssdm name="zext_ln595_6"/></StgValue>
</operation>

<operation id="470" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
upzero.exit140:55 %icmp_ln607_2 = icmp_sgt  i18 %apl1_11, i18 %zext_ln595_5

]]></Node>
<StgValue><ssdm name="icmp_ln607_2"/></StgValue>
</operation>

<operation id="471" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
upzero.exit140:56 %apl1_12 = select i1 %icmp_ln607_2, i18 %zext_ln595_5, i18 %apl1_11

]]></Node>
<StgValue><ssdm name="apl1_12"/></StgValue>
</operation>

<operation id="472" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="18">
<![CDATA[
upzero.exit140:57 %trunc_ln595_2 = trunc i18 %apl1_12

]]></Node>
<StgValue><ssdm name="trunc_ln595_2"/></StgValue>
</operation>

<operation id="473" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
upzero.exit140:58 %apl1_13 = sub i16 0, i16 %zext_ln595_6

]]></Node>
<StgValue><ssdm name="apl1_13"/></StgValue>
</operation>

<operation id="474" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="18" op_0_bw="16">
<![CDATA[
upzero.exit140:59 %sext_ln609_2 = sext i16 %apl1_13

]]></Node>
<StgValue><ssdm name="sext_ln609_2"/></StgValue>
</operation>

<operation id="475" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
upzero.exit140:60 %icmp_ln609_2 = icmp_slt  i18 %apl1_12, i18 %sext_ln609_2

]]></Node>
<StgValue><ssdm name="icmp_ln609_2"/></StgValue>
</operation>

<operation id="476" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
upzero.exit140:61 %apl1_14 = select i1 %icmp_ln609_2, i16 %apl1_13, i16 %trunc_ln595_2

]]></Node>
<StgValue><ssdm name="apl1_14"/></StgValue>
</operation>

<operation id="477" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
upzero.exit140:62 %store_ln370 = store i16 %apl1_14, i16 %dec_ah1

]]></Node>
<StgValue><ssdm name="store_ln370"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="478" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
upzero.exit140:5 %store_ln555 = store i14 %dec_del_dhx_load_2, i14 5

]]></Node>
<StgValue><ssdm name="store_ln555"/></StgValue>
</operation>

<operation id="479" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit140:8 %dec_del_dhx_load_4 = load i14 2

]]></Node>
<StgValue><ssdm name="dec_del_dhx_load_4"/></StgValue>
</operation>

<operation id="480" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit140:10 %dec_del_dhx_load_5 = load i14 1

]]></Node>
<StgValue><ssdm name="dec_del_dhx_load_5"/></StgValue>
</operation>

<operation id="481" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
upzero.exit140:13 %store_ln560 = store i14 %trunc_ln364_1, i14 0

]]></Node>
<StgValue><ssdm name="store_ln560"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="482" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0">
<![CDATA[
upzero.exit140:7 %store_ln556 = store i14 %dec_del_dhx_load_3, i14 4

]]></Node>
<StgValue><ssdm name="store_ln556"/></StgValue>
</operation>

<operation id="483" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0">
<![CDATA[
upzero.exit140:9 %store_ln557 = store i14 %dec_del_dhx_load_4, i14 3

]]></Node>
<StgValue><ssdm name="store_ln557"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="484" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0">
<![CDATA[
upzero.exit140:11 %store_ln558 = store i14 %dec_del_dhx_load_5, i14 2

]]></Node>
<StgValue><ssdm name="store_ln558"/></StgValue>
</operation>

<operation id="485" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero.exit140:69 %sub_ln378 = sub i32 %add_ln347, i32 %add_ln371

]]></Node>
<StgValue><ssdm name="sub_ln378"/></StgValue>
</operation>

<operation id="486" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero.exit140:70 %add_ln379 = add i32 %add_ln371, i32 %add_ln347

]]></Node>
<StgValue><ssdm name="add_ln379"/></StgValue>
</operation>

<operation id="487" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
upzero.exit140:71 %shl_ln6 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %sub_ln378, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="488" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="37" op_0_bw="36">
<![CDATA[
upzero.exit140:72 %sext_ln385 = sext i36 %shl_ln6

]]></Node>
<StgValue><ssdm name="sext_ln385"/></StgValue>
</operation>

<operation id="489" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
upzero.exit140:73 %shl_ln385_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %sub_ln378, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln385_1"/></StgValue>
</operation>

<operation id="490" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="37" op_0_bw="34">
<![CDATA[
upzero.exit140:74 %sext_ln385_1 = sext i34 %shl_ln385_1

]]></Node>
<StgValue><ssdm name="sext_ln385_1"/></StgValue>
</operation>

<operation id="491" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
upzero.exit140:75 %xa1 = sub i37 %sext_ln385, i37 %sext_ln385_1

]]></Node>
<StgValue><ssdm name="xa1"/></StgValue>
</operation>

<operation id="492" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="50" op_0_bw="37">
<![CDATA[
upzero.exit140:76 %sext_ln333 = sext i37 %xa1

]]></Node>
<StgValue><ssdm name="sext_ln333"/></StgValue>
</operation>

<operation id="493" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="39" op_0_bw="32">
<![CDATA[
upzero.exit140:77 %sext_ln386 = sext i32 %add_ln379

]]></Node>
<StgValue><ssdm name="sext_ln386"/></StgValue>
</operation>

<operation id="494" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
upzero.exit140:78 %xa2 = mul i39 %sext_ln386, i39 549755813844

]]></Node>
<StgValue><ssdm name="xa2"/></StgValue>
</operation>

<operation id="495" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="50" op_0_bw="39">
<![CDATA[
upzero.exit140:79 %sext_ln333_1 = sext i39 %xa2

]]></Node>
<StgValue><ssdm name="sext_ln333_1"/></StgValue>
</operation>

<operation id="496" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="50" op_1_bw="50">
<![CDATA[
upzero.exit140:81 %store_ln333 = store i50 %sext_ln333, i50 %xa1_2

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="497" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="50" op_1_bw="50">
<![CDATA[
upzero.exit140:82 %store_ln333 = store i50 %sext_ln333_1, i50 %xa2_2

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="498" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
upzero.exit140:84 %br_ln389 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="499" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %i_30 = load i4 %i_012

]]></Node>
<StgValue><ssdm name="i_30"/></StgValue>
</operation>

<operation id="500" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:1 %icmp_ln389 = icmp_eq  i4 %i_30, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln389"/></StgValue>
</operation>

<operation id="501" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:2 %i_31 = add i4 %i_30, i4 1

]]></Node>
<StgValue><ssdm name="i_31"/></StgValue>
</operation>

<operation id="502" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln389 = br i1 %icmp_ln389, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="503" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc.split:0 %idx204_load = load i5 %idx204

]]></Node>
<StgValue><ssdm name="idx204_load"/></StgValue>
</operation>

<operation id="504" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:3 %zext_ln389 = zext i4 %i_30

]]></Node>
<StgValue><ssdm name="zext_ln389"/></StgValue>
</operation>

<operation id="505" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %ad_ptr = getelementptr i32 %accumd, i64 0, i64 %zext_ln389

]]></Node>
<StgValue><ssdm name="ad_ptr"/></StgValue>
</operation>

<operation id="506" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %ac_ptr = getelementptr i32 %accumc, i64 0, i64 %zext_ln389

]]></Node>
<StgValue><ssdm name="ac_ptr"/></StgValue>
</operation>

<operation id="507" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:8 %add_ln335 = add i5 %idx204_load, i5 2

]]></Node>
<StgValue><ssdm name="add_ln335"/></StgValue>
</operation>

<operation id="508" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="5">
<![CDATA[
for.inc.split:9 %zext_ln335 = zext i5 %add_ln335

]]></Node>
<StgValue><ssdm name="zext_ln335"/></StgValue>
</operation>

<operation id="509" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %h_ptr = getelementptr i15 %h, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="h_ptr"/></StgValue>
</operation>

<operation id="510" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:11 %ac_ptr_load = load i4 %ac_ptr

]]></Node>
<StgValue><ssdm name="ac_ptr_load"/></StgValue>
</operation>

<operation id="511" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:13 %add_ln391 = add i5 %idx204_load, i5 3

]]></Node>
<StgValue><ssdm name="add_ln391"/></StgValue>
</operation>

<operation id="512" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="5">
<![CDATA[
for.inc.split:14 %zext_ln391 = zext i5 %add_ln391

]]></Node>
<StgValue><ssdm name="zext_ln391"/></StgValue>
</operation>

<operation id="513" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:15 %h_ptr_2 = getelementptr i15 %h, i64 0, i64 %zext_ln391

]]></Node>
<StgValue><ssdm name="h_ptr_2"/></StgValue>
</operation>

<operation id="514" st_id="24" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="15" op_0_bw="5">
<![CDATA[
for.inc.split:16 %h_ptr_load = load i5 %h_ptr

]]></Node>
<StgValue><ssdm name="h_ptr_load"/></StgValue>
</operation>

<operation id="515" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:21 %ad_ptr_load = load i4 %ad_ptr

]]></Node>
<StgValue><ssdm name="ad_ptr_load"/></StgValue>
</operation>

<operation id="516" st_id="24" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="15" op_0_bw="5">
<![CDATA[
for.inc.split:23 %h_ptr_2_load = load i5 %h_ptr_2

]]></Node>
<StgValue><ssdm name="h_ptr_2_load"/></StgValue>
</operation>

<operation id="517" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:28 %store_ln332 = store i4 %i_31, i4 %i_012

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="518" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:31 %store_ln335 = store i5 %add_ln335, i5 %idx204

]]></Node>
<StgValue><ssdm name="store_ln335"/></StgValue>
</operation>

<operation id="519" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="5" op_0_bw="32">
<![CDATA[
for.end:0 %idx213 = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx213"/></StgValue>
</operation>

<operation id="520" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="4" op_0_bw="32">
<![CDATA[
for.end:1 %i_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="521" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32">
<![CDATA[
for.end:6 %accumc_load = load i32 10

]]></Node>
<StgValue><ssdm name="accumc_load"/></StgValue>
</operation>

<operation id="522" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32">
<![CDATA[
for.end:11 %accumd_load = load i32 10

]]></Node>
<StgValue><ssdm name="accumd_load"/></StgValue>
</operation>

<operation id="523" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.end:23 %store_ln332 = store i4 0, i4 %i_15

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="524" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end:24 %store_ln0 = store i5 0, i5 %idx213

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="525" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="50" op_0_bw="50" op_1_bw="0">
<![CDATA[
for.inc.split:1 %xa2_2_load_1 = load i50 %xa2_2

]]></Node>
<StgValue><ssdm name="xa2_2_load_1"/></StgValue>
</operation>

<operation id="526" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="50" op_0_bw="50" op_1_bw="0">
<![CDATA[
for.inc.split:2 %xa1_2_load_1 = load i50 %xa1_2

]]></Node>
<StgValue><ssdm name="xa1_2_load_1"/></StgValue>
</operation>

<operation id="527" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:4 %speclooptripcount_ln390 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln390"/></StgValue>
</operation>

<operation id="528" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:5 %specloopname_ln393 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln393"/></StgValue>
</operation>

<operation id="529" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:11 %ac_ptr_load = load i4 %ac_ptr

]]></Node>
<StgValue><ssdm name="ac_ptr_load"/></StgValue>
</operation>

<operation id="530" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="47" op_0_bw="32">
<![CDATA[
for.inc.split:12 %sext_ln391 = sext i32 %ac_ptr_load

]]></Node>
<StgValue><ssdm name="sext_ln391"/></StgValue>
</operation>

<operation id="531" st_id="25" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="15" op_0_bw="5">
<![CDATA[
for.inc.split:16 %h_ptr_load = load i5 %h_ptr

]]></Node>
<StgValue><ssdm name="h_ptr_load"/></StgValue>
</operation>

<operation id="532" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="47" op_0_bw="15">
<![CDATA[
for.inc.split:17 %sext_ln391_1 = sext i15 %h_ptr_load

]]></Node>
<StgValue><ssdm name="sext_ln391_1"/></StgValue>
</operation>

<operation id="533" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
for.inc.split:18 %mul_ln391 = mul i47 %sext_ln391_1, i47 %sext_ln391

]]></Node>
<StgValue><ssdm name="mul_ln391"/></StgValue>
</operation>

<operation id="534" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="50" op_0_bw="47">
<![CDATA[
for.inc.split:19 %sext_ln391_2 = sext i47 %mul_ln391

]]></Node>
<StgValue><ssdm name="sext_ln391_2"/></StgValue>
</operation>

<operation id="535" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
for.inc.split:20 %xa1_5 = add i50 %sext_ln391_2, i50 %xa1_2_load_1

]]></Node>
<StgValue><ssdm name="xa1_5"/></StgValue>
</operation>

<operation id="536" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:21 %ad_ptr_load = load i4 %ad_ptr

]]></Node>
<StgValue><ssdm name="ad_ptr_load"/></StgValue>
</operation>

<operation id="537" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="47" op_0_bw="32">
<![CDATA[
for.inc.split:22 %sext_ln392 = sext i32 %ad_ptr_load

]]></Node>
<StgValue><ssdm name="sext_ln392"/></StgValue>
</operation>

<operation id="538" st_id="25" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="15" op_0_bw="5">
<![CDATA[
for.inc.split:23 %h_ptr_2_load = load i5 %h_ptr_2

]]></Node>
<StgValue><ssdm name="h_ptr_2_load"/></StgValue>
</operation>

<operation id="539" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="47" op_0_bw="15">
<![CDATA[
for.inc.split:24 %sext_ln392_1 = sext i15 %h_ptr_2_load

]]></Node>
<StgValue><ssdm name="sext_ln392_1"/></StgValue>
</operation>

<operation id="540" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
for.inc.split:25 %mul_ln392 = mul i47 %sext_ln392_1, i47 %sext_ln392

]]></Node>
<StgValue><ssdm name="mul_ln392"/></StgValue>
</operation>

<operation id="541" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="50" op_0_bw="47">
<![CDATA[
for.inc.split:26 %sext_ln392_2 = sext i47 %mul_ln392

]]></Node>
<StgValue><ssdm name="sext_ln392_2"/></StgValue>
</operation>

<operation id="542" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
for.inc.split:27 %xa2_5 = add i50 %sext_ln392_2, i50 %xa2_2_load_1

]]></Node>
<StgValue><ssdm name="xa2_5"/></StgValue>
</operation>

<operation id="543" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="50" op_1_bw="50" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:29 %store_ln333 = store i50 %xa1_5, i50 %xa1_2

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="544" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="50" op_1_bw="50" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:30 %store_ln333 = store i50 %xa2_5, i50 %xa2_2

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="545" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:32 %br_ln389 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="546" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="50" op_0_bw="50" op_1_bw="0">
<![CDATA[
for.end:2 %xa2_2_load = load i50 %xa2_2

]]></Node>
<StgValue><ssdm name="xa2_2_load"/></StgValue>
</operation>

<operation id="547" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="50" op_0_bw="50" op_1_bw="0">
<![CDATA[
for.end:3 %xa1_2_load = load i50 %xa1_2

]]></Node>
<StgValue><ssdm name="xa1_2_load"/></StgValue>
</operation>

<operation id="548" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="46" op_0_bw="50">
<![CDATA[
for.end:4 %trunc_ln389 = trunc i50 %xa2_2_load

]]></Node>
<StgValue><ssdm name="trunc_ln389"/></StgValue>
</operation>

<operation id="549" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="46" op_0_bw="50">
<![CDATA[
for.end:5 %trunc_ln389_1 = trunc i50 %xa1_2_load

]]></Node>
<StgValue><ssdm name="trunc_ln389_1"/></StgValue>
</operation>

<operation id="550" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32">
<![CDATA[
for.end:6 %accumc_load = load i32 10

]]></Node>
<StgValue><ssdm name="accumc_load"/></StgValue>
</operation>

<operation id="551" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="39" op_0_bw="32">
<![CDATA[
for.end:7 %sext_ln395 = sext i32 %accumc_load

]]></Node>
<StgValue><ssdm name="sext_ln395"/></StgValue>
</operation>

<operation id="552" st_id="26" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
for.end:8 %mul_ln395 = mul i39 %sext_ln395, i39 549755813844

]]></Node>
<StgValue><ssdm name="mul_ln395"/></StgValue>
</operation>

<operation id="553" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="46" op_0_bw="39">
<![CDATA[
for.end:9 %sext_ln395_1 = sext i39 %mul_ln395

]]></Node>
<StgValue><ssdm name="sext_ln395_1"/></StgValue>
</operation>

<operation id="554" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
for.end:10 %xa1_4 = add i46 %sext_ln395_1, i46 %trunc_ln389_1

]]></Node>
<StgValue><ssdm name="xa1_4"/></StgValue>
</operation>

<operation id="555" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32">
<![CDATA[
for.end:11 %accumd_load = load i32 10

]]></Node>
<StgValue><ssdm name="accumd_load"/></StgValue>
</operation>

<operation id="556" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
for.end:12 %shl_ln7 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %accumd_load, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="557" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="37" op_0_bw="36">
<![CDATA[
for.end:13 %sext_ln396 = sext i36 %shl_ln7

]]></Node>
<StgValue><ssdm name="sext_ln396"/></StgValue>
</operation>

<operation id="558" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.end:14 %shl_ln396_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %accumd_load, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln396_1"/></StgValue>
</operation>

<operation id="559" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="37" op_0_bw="34">
<![CDATA[
for.end:15 %sext_ln396_1 = sext i34 %shl_ln396_1

]]></Node>
<StgValue><ssdm name="sext_ln396_1"/></StgValue>
</operation>

<operation id="560" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
for.end:16 %sub_ln396 = sub i37 %sext_ln396, i37 %sext_ln396_1

]]></Node>
<StgValue><ssdm name="sub_ln396"/></StgValue>
</operation>

<operation id="561" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="46" op_0_bw="37">
<![CDATA[
for.end:17 %sext_ln396_2 = sext i37 %sub_ln396

]]></Node>
<StgValue><ssdm name="sext_ln396_2"/></StgValue>
</operation>

<operation id="562" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
for.end:18 %xa2_4 = add i46 %sext_ln396_2, i46 %trunc_ln389

]]></Node>
<StgValue><ssdm name="xa2_4"/></StgValue>
</operation>

<operation id="563" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end:19 %trunc_ln20 = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %xa1_4, i32 14, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln20"/></StgValue>
</operation>

<operation id="564" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:20 %store_ln397 = store i32 %trunc_ln20, i32 %xout1

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="565" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end:21 %trunc_ln21 = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %xa2_4, i32 14, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln21"/></StgValue>
</operation>

<operation id="566" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:22 %store_ln398 = store i32 %trunc_ln21, i32 %xout2

]]></Node>
<StgValue><ssdm name="store_ln398"/></StgValue>
</operation>

<operation id="567" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
for.end:25 %br_ln405 = br void %for.inc78

]]></Node>
<StgValue><ssdm name="br_ln405"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="568" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc78:0 %i_32 = load i4 %i_15

]]></Node>
<StgValue><ssdm name="i_32"/></StgValue>
</operation>

<operation id="569" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc78:1 %icmp_ln405 = icmp_eq  i4 %i_32, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln405"/></StgValue>
</operation>

<operation id="570" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc78:2 %i_33 = add i4 %i_32, i4 1

]]></Node>
<StgValue><ssdm name="i_33"/></StgValue>
</operation>

<operation id="571" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc78:3 %br_ln405 = br i1 %icmp_ln405, void %for.inc78.split, void %for.end80

]]></Node>
<StgValue><ssdm name="br_ln405"/></StgValue>
</operation>

<operation id="572" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc78.split:0 %idx213_load = load i5 %idx213

]]></Node>
<StgValue><ssdm name="idx213_load"/></StgValue>
</operation>

<operation id="573" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="4" op_0_bw="5">
<![CDATA[
for.inc78.split:1 %trunc_ln405 = trunc i5 %idx213_load

]]></Node>
<StgValue><ssdm name="trunc_ln405"/></StgValue>
</operation>

<operation id="574" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc78.split:7 %add_ln335_2 = add i4 %trunc_ln405, i4 9

]]></Node>
<StgValue><ssdm name="add_ln335_2"/></StgValue>
</operation>

<operation id="575" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="4">
<![CDATA[
for.inc78.split:8 %zext_ln335_2 = zext i4 %add_ln335_2

]]></Node>
<StgValue><ssdm name="zext_ln335_2"/></StgValue>
</operation>

<operation id="576" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc78.split:9 %ac_ptr1 = getelementptr i32 %accumc, i64 0, i64 %zext_ln335_2

]]></Node>
<StgValue><ssdm name="ac_ptr1"/></StgValue>
</operation>

<operation id="577" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc78.split:11 %ad_ptr1 = getelementptr i32 %accumd, i64 0, i64 %zext_ln335_2

]]></Node>
<StgValue><ssdm name="ad_ptr1"/></StgValue>
</operation>

<operation id="578" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="4">
<![CDATA[
for.inc78.split:12 %ac_ptr1_load = load i4 %ac_ptr1

]]></Node>
<StgValue><ssdm name="ac_ptr1_load"/></StgValue>
</operation>

<operation id="579" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="4">
<![CDATA[
for.inc78.split:14 %ad_ptr1_load = load i4 %ad_ptr1

]]></Node>
<StgValue><ssdm name="ad_ptr1_load"/></StgValue>
</operation>

<operation id="580" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc78.split:16 %add_ln405 = add i5 %idx213_load, i5 31

]]></Node>
<StgValue><ssdm name="add_ln405"/></StgValue>
</operation>

<operation id="581" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc78.split:17 %store_ln332 = store i4 %i_33, i4 %i_15

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="582" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc78.split:18 %store_ln405 = store i5 %add_ln405, i5 %idx213

]]></Node>
<StgValue><ssdm name="store_ln405"/></StgValue>
</operation>

<operation id="583" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end80:0 %store_ln411 = store i32 %sub_ln378, i32 0

]]></Node>
<StgValue><ssdm name="store_ln411"/></StgValue>
</operation>

<operation id="584" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end80:1 %store_ln412 = store i32 %add_ln379, i32 0

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="585" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0">
<![CDATA[
for.end80:2 %ret_ln413 = ret

]]></Node>
<StgValue><ssdm name="ret_ln413"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="586" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc78.split:2 %speclooptripcount_ln406 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln406"/></StgValue>
</operation>

<operation id="587" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc78.split:3 %specloopname_ln409 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln409"/></StgValue>
</operation>

<operation id="588" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc78.split:4 %add_ln335_1 = add i4 %trunc_ln405, i4 10

]]></Node>
<StgValue><ssdm name="add_ln335_1"/></StgValue>
</operation>

<operation id="589" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="4">
<![CDATA[
for.inc78.split:5 %zext_ln335_1 = zext i4 %add_ln335_1

]]></Node>
<StgValue><ssdm name="zext_ln335_1"/></StgValue>
</operation>

<operation id="590" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc78.split:6 %ad_ptr_1 = getelementptr i32 %accumd, i64 0, i64 %zext_ln335_1

]]></Node>
<StgValue><ssdm name="ad_ptr_1"/></StgValue>
</operation>

<operation id="591" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc78.split:10 %ac_ptr_1 = getelementptr i32 %accumc, i64 0, i64 %zext_ln335_1

]]></Node>
<StgValue><ssdm name="ac_ptr_1"/></StgValue>
</operation>

<operation id="592" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="4">
<![CDATA[
for.inc78.split:12 %ac_ptr1_load = load i4 %ac_ptr1

]]></Node>
<StgValue><ssdm name="ac_ptr1_load"/></StgValue>
</operation>

<operation id="593" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.inc78.split:13 %store_ln407 = store i32 %ac_ptr1_load, i4 %ac_ptr_1

]]></Node>
<StgValue><ssdm name="store_ln407"/></StgValue>
</operation>

<operation id="594" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="4">
<![CDATA[
for.inc78.split:14 %ad_ptr1_load = load i4 %ad_ptr1

]]></Node>
<StgValue><ssdm name="ad_ptr1_load"/></StgValue>
</operation>

<operation id="595" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.inc78.split:15 %store_ln408 = store i32 %ad_ptr1_load, i4 %ad_ptr_1

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="596" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0">
<![CDATA[
for.inc78.split:19 %br_ln405 = br void %for.inc78

]]></Node>
<StgValue><ssdm name="br_ln405"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
