`timescale 1ns/1ps

module CA_8bit(
	input wire clock,		//Clock input
	input wire reset,		//Reset input
	input wire [7:0] CA_seed, 	//8-bit Cellular Automata (CA) seed
	output reg [7:0] CA_out); 	//8-bit CA output
	
	wire q1,q2,q3,q4,q5,q6,q7,q8;
	
	//Rule combination considered for 8-bit CA is R90-R90-R150-R90-R150-R90-R150-R90
	
	//Internal XORing based on rules 90 and 150 combination
	assign q1 = CA_out[6]; 				//R90
	assign q2 = CA_out[7] ^ CA_out[5]; 		//R90
	assign q3 = CA_out[6] ^ CA_out[5] ^ CA_out[4]; 	//R150
	assign q4 = CA_out[5] ^ CA_out[3]; 		//R90
	assign q5 = CA_out[4] ^ CA_out[3] ^ CA_out[2]; 	//R150
	assign q6 = CA_out[3] ^ CA_out[1]; 		//R90
	assign q7 = CA_out[2] ^ CA_out[1] ^ CA_out[0]; 	//R150
	assign q8 = CA_out[1]; 				//R90

	always_ff @(posedge clock or negedge reset)
	begin
		if (!reset)    //If reset is HIGH, 8-bit CA seed will be initialised at CA output
			CA_out <= CA_seed;
		else
			CA_out <= {q1,q2,q3,q4,q5,q6,q7,q8};   //Shift register based on the CA rules
	end
endmodule

