This project aimed at realizing basic functions of ADC sampling with RFSoC 4x2, with a detailed explanation.

What should you do with vivado? Which blocks should you add?



What should you initiate in PYNQ platform? How do you deal with the bitstream(overlay) file generated from Vivado?



How to debug with RFSoC 4x2?
ILA monitor in vivado.




Different clock domains arrangement, how to configure and when to refer the manual:




Data/address size/width alignment among designed blocks (how to calculate):





