

================================================================
== Vitis HLS Report for 'node22'
================================================================
* Date:           Wed Oct  2 17:42:27 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_MultiHeadSelfAttention1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.466 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      522|      522|  1.738 us|  1.738 us|  522|  522|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop120_loop121  |      520|      520|        10|          1|          1|   512|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      108|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    32|     5088|     3168|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      216|    -|
|Register             |        -|     -|     1471|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    32|     6559|     3556|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U177  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U178  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U179  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U180  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U181  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U182  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U183  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U184  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U185  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U186  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U187  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U188  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U189  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U190  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U191  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U192  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  32| 5088| 3168|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln829_1_fu_636_p2             |         +|   0|  0|  17|          10|           1|
    |add_ln829_fu_787_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln830_fu_671_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln838_fu_815_p2               |         +|   0|  0|  16|           9|           9|
    |ap_condition_744                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln829_fu_630_p2              |      icmp|   0|  0|  18|          10|          11|
    |icmp_ln830_fu_645_p2              |      icmp|   0|  0|  13|           5|           6|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln829_1_fu_793_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln829_fu_651_p3            |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 108|          51|          41|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_v283_load            |   9|          2|    6|         12|
    |ap_sig_allocacmp_v284_load            |   9|          2|    5|         10|
    |indvar_flatten_fu_136                 |   9|          2|   10|         20|
    |v283_fu_132                           |   9|          2|    6|         12|
    |v284_fu_128                           |   9|          2|    5|         10|
    |v361_0_0_blk_n                        |   9|          2|    1|          2|
    |v361_0_1_blk_n                        |   9|          2|    1|          2|
    |v361_0_2_blk_n                        |   9|          2|    1|          2|
    |v361_0_3_blk_n                        |   9|          2|    1|          2|
    |v361_0_4_blk_n                        |   9|          2|    1|          2|
    |v361_0_5_blk_n                        |   9|          2|    1|          2|
    |v361_0_6_blk_n                        |   9|          2|    1|          2|
    |v361_0_7_blk_n                        |   9|          2|    1|          2|
    |v361_1_0_blk_n                        |   9|          2|    1|          2|
    |v361_1_1_blk_n                        |   9|          2|    1|          2|
    |v361_1_2_blk_n                        |   9|          2|    1|          2|
    |v361_1_3_blk_n                        |   9|          2|    1|          2|
    |v361_1_4_blk_n                        |   9|          2|    1|          2|
    |v361_1_5_blk_n                        |   9|          2|    1|          2|
    |v361_1_6_blk_n                        |   9|          2|    1|          2|
    |v361_1_7_blk_n                        |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 216|         48|   60|        120|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln838_reg_1133                |   9|   0|    9|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter2_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter3_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter4_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter5_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter6_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter7_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter8_reg        |   1|   0|    1|          0|
    |icmp_ln830_reg_870                |   1|   0|    1|          0|
    |indvar_flatten_fu_136             |  10|   0|   10|          0|
    |select_ln829_reg_875              |   5|   0|    5|          0|
    |v283_fu_132                       |   6|   0|    6|          0|
    |v284_fu_128                       |   5|   0|    5|          0|
    |v288_10_reg_978                   |  32|   0|   32|          0|
    |v288_11_reg_984                   |  32|   0|   32|          0|
    |v288_12_reg_990                   |  32|   0|   32|          0|
    |v288_13_reg_996                   |  32|   0|   32|          0|
    |v288_8_reg_966                    |  32|   0|   32|          0|
    |v288_9_reg_972                    |  32|   0|   32|          0|
    |v288_reg_925                      |  32|   0|   32|          0|
    |v289_10_reg_1188                  |  32|   0|   32|          0|
    |v289_11_reg_1193                  |  32|   0|   32|          0|
    |v289_12_reg_1198                  |  32|   0|   32|          0|
    |v289_13_reg_1203                  |  32|   0|   32|          0|
    |v289_14_reg_1208                  |  32|   0|   32|          0|
    |v289_15_reg_1213                  |  32|   0|   32|          0|
    |v289_1_reg_1143                   |  32|   0|   32|          0|
    |v289_2_reg_1148                   |  32|   0|   32|          0|
    |v289_3_reg_1153                   |  32|   0|   32|          0|
    |v289_4_reg_1158                   |  32|   0|   32|          0|
    |v289_5_reg_1163                   |  32|   0|   32|          0|
    |v289_6_reg_1168                   |  32|   0|   32|          0|
    |v289_7_reg_1173                   |  32|   0|   32|          0|
    |v289_8_reg_1178                   |  32|   0|   32|          0|
    |v289_9_reg_1183                   |  32|   0|   32|          0|
    |v289_reg_1138                     |  32|   0|   32|          0|
    |v328_7_load_reg_1002              |  32|   0|   32|          0|
    |v361_0_0_read_reg_920             |  32|   0|   32|          0|
    |v361_0_1_read_reg_931             |  32|   0|   32|          0|
    |v361_0_2_read_reg_936             |  32|   0|   32|          0|
    |v361_0_3_read_reg_941             |  32|   0|   32|          0|
    |v361_0_4_read_reg_946             |  32|   0|   32|          0|
    |v361_0_5_read_reg_951             |  32|   0|   32|          0|
    |v361_0_6_read_reg_956             |  32|   0|   32|          0|
    |v361_0_7_read_reg_961             |  32|   0|   32|          0|
    |v361_1_0_read_reg_1007            |  32|   0|   32|          0|
    |v361_1_1_read_reg_1012            |  32|   0|   32|          0|
    |v361_1_2_read_reg_1017            |  32|   0|   32|          0|
    |v361_1_3_read_reg_1022            |  32|   0|   32|          0|
    |v361_1_4_read_reg_1027            |  32|   0|   32|          0|
    |v361_1_5_read_reg_1032            |  32|   0|   32|          0|
    |v361_1_6_read_reg_1037            |  32|   0|   32|          0|
    |v361_1_7_read_reg_1042            |  32|   0|   32|          0|
    |icmp_ln830_reg_870                |  64|  32|    1|          0|
    |select_ln829_reg_875              |  64|  32|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1471|  64| 1349|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|        node22|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|        node22|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|        node22|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|        node22|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|        node22|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|        node22|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|        node22|  return value|
|v361_0_0_dout            |   in|   32|     ap_fifo|      v361_0_0|       pointer|
|v361_0_0_num_data_valid  |   in|   10|     ap_fifo|      v361_0_0|       pointer|
|v361_0_0_fifo_cap        |   in|   10|     ap_fifo|      v361_0_0|       pointer|
|v361_0_0_empty_n         |   in|    1|     ap_fifo|      v361_0_0|       pointer|
|v361_0_0_read            |  out|    1|     ap_fifo|      v361_0_0|       pointer|
|v361_0_1_dout            |   in|   32|     ap_fifo|      v361_0_1|       pointer|
|v361_0_1_num_data_valid  |   in|   10|     ap_fifo|      v361_0_1|       pointer|
|v361_0_1_fifo_cap        |   in|   10|     ap_fifo|      v361_0_1|       pointer|
|v361_0_1_empty_n         |   in|    1|     ap_fifo|      v361_0_1|       pointer|
|v361_0_1_read            |  out|    1|     ap_fifo|      v361_0_1|       pointer|
|v361_0_2_dout            |   in|   32|     ap_fifo|      v361_0_2|       pointer|
|v361_0_2_num_data_valid  |   in|   10|     ap_fifo|      v361_0_2|       pointer|
|v361_0_2_fifo_cap        |   in|   10|     ap_fifo|      v361_0_2|       pointer|
|v361_0_2_empty_n         |   in|    1|     ap_fifo|      v361_0_2|       pointer|
|v361_0_2_read            |  out|    1|     ap_fifo|      v361_0_2|       pointer|
|v361_0_3_dout            |   in|   32|     ap_fifo|      v361_0_3|       pointer|
|v361_0_3_num_data_valid  |   in|   10|     ap_fifo|      v361_0_3|       pointer|
|v361_0_3_fifo_cap        |   in|   10|     ap_fifo|      v361_0_3|       pointer|
|v361_0_3_empty_n         |   in|    1|     ap_fifo|      v361_0_3|       pointer|
|v361_0_3_read            |  out|    1|     ap_fifo|      v361_0_3|       pointer|
|v361_0_4_dout            |   in|   32|     ap_fifo|      v361_0_4|       pointer|
|v361_0_4_num_data_valid  |   in|   10|     ap_fifo|      v361_0_4|       pointer|
|v361_0_4_fifo_cap        |   in|   10|     ap_fifo|      v361_0_4|       pointer|
|v361_0_4_empty_n         |   in|    1|     ap_fifo|      v361_0_4|       pointer|
|v361_0_4_read            |  out|    1|     ap_fifo|      v361_0_4|       pointer|
|v361_0_5_dout            |   in|   32|     ap_fifo|      v361_0_5|       pointer|
|v361_0_5_num_data_valid  |   in|   10|     ap_fifo|      v361_0_5|       pointer|
|v361_0_5_fifo_cap        |   in|   10|     ap_fifo|      v361_0_5|       pointer|
|v361_0_5_empty_n         |   in|    1|     ap_fifo|      v361_0_5|       pointer|
|v361_0_5_read            |  out|    1|     ap_fifo|      v361_0_5|       pointer|
|v361_0_6_dout            |   in|   32|     ap_fifo|      v361_0_6|       pointer|
|v361_0_6_num_data_valid  |   in|   10|     ap_fifo|      v361_0_6|       pointer|
|v361_0_6_fifo_cap        |   in|   10|     ap_fifo|      v361_0_6|       pointer|
|v361_0_6_empty_n         |   in|    1|     ap_fifo|      v361_0_6|       pointer|
|v361_0_6_read            |  out|    1|     ap_fifo|      v361_0_6|       pointer|
|v361_0_7_dout            |   in|   32|     ap_fifo|      v361_0_7|       pointer|
|v361_0_7_num_data_valid  |   in|   10|     ap_fifo|      v361_0_7|       pointer|
|v361_0_7_fifo_cap        |   in|   10|     ap_fifo|      v361_0_7|       pointer|
|v361_0_7_empty_n         |   in|    1|     ap_fifo|      v361_0_7|       pointer|
|v361_0_7_read            |  out|    1|     ap_fifo|      v361_0_7|       pointer|
|v361_1_0_dout            |   in|   32|     ap_fifo|      v361_1_0|       pointer|
|v361_1_0_num_data_valid  |   in|   10|     ap_fifo|      v361_1_0|       pointer|
|v361_1_0_fifo_cap        |   in|   10|     ap_fifo|      v361_1_0|       pointer|
|v361_1_0_empty_n         |   in|    1|     ap_fifo|      v361_1_0|       pointer|
|v361_1_0_read            |  out|    1|     ap_fifo|      v361_1_0|       pointer|
|v361_1_1_dout            |   in|   32|     ap_fifo|      v361_1_1|       pointer|
|v361_1_1_num_data_valid  |   in|   10|     ap_fifo|      v361_1_1|       pointer|
|v361_1_1_fifo_cap        |   in|   10|     ap_fifo|      v361_1_1|       pointer|
|v361_1_1_empty_n         |   in|    1|     ap_fifo|      v361_1_1|       pointer|
|v361_1_1_read            |  out|    1|     ap_fifo|      v361_1_1|       pointer|
|v361_1_2_dout            |   in|   32|     ap_fifo|      v361_1_2|       pointer|
|v361_1_2_num_data_valid  |   in|   10|     ap_fifo|      v361_1_2|       pointer|
|v361_1_2_fifo_cap        |   in|   10|     ap_fifo|      v361_1_2|       pointer|
|v361_1_2_empty_n         |   in|    1|     ap_fifo|      v361_1_2|       pointer|
|v361_1_2_read            |  out|    1|     ap_fifo|      v361_1_2|       pointer|
|v361_1_3_dout            |   in|   32|     ap_fifo|      v361_1_3|       pointer|
|v361_1_3_num_data_valid  |   in|   10|     ap_fifo|      v361_1_3|       pointer|
|v361_1_3_fifo_cap        |   in|   10|     ap_fifo|      v361_1_3|       pointer|
|v361_1_3_empty_n         |   in|    1|     ap_fifo|      v361_1_3|       pointer|
|v361_1_3_read            |  out|    1|     ap_fifo|      v361_1_3|       pointer|
|v361_1_4_dout            |   in|   32|     ap_fifo|      v361_1_4|       pointer|
|v361_1_4_num_data_valid  |   in|   10|     ap_fifo|      v361_1_4|       pointer|
|v361_1_4_fifo_cap        |   in|   10|     ap_fifo|      v361_1_4|       pointer|
|v361_1_4_empty_n         |   in|    1|     ap_fifo|      v361_1_4|       pointer|
|v361_1_4_read            |  out|    1|     ap_fifo|      v361_1_4|       pointer|
|v361_1_5_dout            |   in|   32|     ap_fifo|      v361_1_5|       pointer|
|v361_1_5_num_data_valid  |   in|   10|     ap_fifo|      v361_1_5|       pointer|
|v361_1_5_fifo_cap        |   in|   10|     ap_fifo|      v361_1_5|       pointer|
|v361_1_5_empty_n         |   in|    1|     ap_fifo|      v361_1_5|       pointer|
|v361_1_5_read            |  out|    1|     ap_fifo|      v361_1_5|       pointer|
|v361_1_6_dout            |   in|   32|     ap_fifo|      v361_1_6|       pointer|
|v361_1_6_num_data_valid  |   in|   10|     ap_fifo|      v361_1_6|       pointer|
|v361_1_6_fifo_cap        |   in|   10|     ap_fifo|      v361_1_6|       pointer|
|v361_1_6_empty_n         |   in|    1|     ap_fifo|      v361_1_6|       pointer|
|v361_1_6_read            |  out|    1|     ap_fifo|      v361_1_6|       pointer|
|v361_1_7_dout            |   in|   32|     ap_fifo|      v361_1_7|       pointer|
|v361_1_7_num_data_valid  |   in|   10|     ap_fifo|      v361_1_7|       pointer|
|v361_1_7_fifo_cap        |   in|   10|     ap_fifo|      v361_1_7|       pointer|
|v361_1_7_empty_n         |   in|    1|     ap_fifo|      v361_1_7|       pointer|
|v361_1_7_read            |  out|    1|     ap_fifo|      v361_1_7|       pointer|
|v328_0_address0          |  out|    4|   ap_memory|        v328_0|         array|
|v328_0_ce0               |  out|    1|   ap_memory|        v328_0|         array|
|v328_0_q0                |   in|   32|   ap_memory|        v328_0|         array|
|v328_1_address0          |  out|    4|   ap_memory|        v328_1|         array|
|v328_1_ce0               |  out|    1|   ap_memory|        v328_1|         array|
|v328_1_q0                |   in|   32|   ap_memory|        v328_1|         array|
|v328_2_address0          |  out|    4|   ap_memory|        v328_2|         array|
|v328_2_ce0               |  out|    1|   ap_memory|        v328_2|         array|
|v328_2_q0                |   in|   32|   ap_memory|        v328_2|         array|
|v328_3_address0          |  out|    4|   ap_memory|        v328_3|         array|
|v328_3_ce0               |  out|    1|   ap_memory|        v328_3|         array|
|v328_3_q0                |   in|   32|   ap_memory|        v328_3|         array|
|v328_4_address0          |  out|    4|   ap_memory|        v328_4|         array|
|v328_4_ce0               |  out|    1|   ap_memory|        v328_4|         array|
|v328_4_q0                |   in|   32|   ap_memory|        v328_4|         array|
|v328_5_address0          |  out|    4|   ap_memory|        v328_5|         array|
|v328_5_ce0               |  out|    1|   ap_memory|        v328_5|         array|
|v328_5_q0                |   in|   32|   ap_memory|        v328_5|         array|
|v328_6_address0          |  out|    4|   ap_memory|        v328_6|         array|
|v328_6_ce0               |  out|    1|   ap_memory|        v328_6|         array|
|v328_6_q0                |   in|   32|   ap_memory|        v328_6|         array|
|v328_7_address0          |  out|    4|   ap_memory|        v328_7|         array|
|v328_7_ce0               |  out|    1|   ap_memory|        v328_7|         array|
|v328_7_q0                |   in|   32|   ap_memory|        v328_7|         array|
|v282_0_0_address0        |  out|    9|   ap_memory|      v282_0_0|         array|
|v282_0_0_ce0             |  out|    1|   ap_memory|      v282_0_0|         array|
|v282_0_0_we0             |  out|    1|   ap_memory|      v282_0_0|         array|
|v282_0_0_d0              |  out|   32|   ap_memory|      v282_0_0|         array|
|v282_0_1_address0        |  out|    9|   ap_memory|      v282_0_1|         array|
|v282_0_1_ce0             |  out|    1|   ap_memory|      v282_0_1|         array|
|v282_0_1_we0             |  out|    1|   ap_memory|      v282_0_1|         array|
|v282_0_1_d0              |  out|   32|   ap_memory|      v282_0_1|         array|
|v282_0_2_address0        |  out|    9|   ap_memory|      v282_0_2|         array|
|v282_0_2_ce0             |  out|    1|   ap_memory|      v282_0_2|         array|
|v282_0_2_we0             |  out|    1|   ap_memory|      v282_0_2|         array|
|v282_0_2_d0              |  out|   32|   ap_memory|      v282_0_2|         array|
|v282_0_3_address0        |  out|    9|   ap_memory|      v282_0_3|         array|
|v282_0_3_ce0             |  out|    1|   ap_memory|      v282_0_3|         array|
|v282_0_3_we0             |  out|    1|   ap_memory|      v282_0_3|         array|
|v282_0_3_d0              |  out|   32|   ap_memory|      v282_0_3|         array|
|v282_0_4_address0        |  out|    9|   ap_memory|      v282_0_4|         array|
|v282_0_4_ce0             |  out|    1|   ap_memory|      v282_0_4|         array|
|v282_0_4_we0             |  out|    1|   ap_memory|      v282_0_4|         array|
|v282_0_4_d0              |  out|   32|   ap_memory|      v282_0_4|         array|
|v282_0_5_address0        |  out|    9|   ap_memory|      v282_0_5|         array|
|v282_0_5_ce0             |  out|    1|   ap_memory|      v282_0_5|         array|
|v282_0_5_we0             |  out|    1|   ap_memory|      v282_0_5|         array|
|v282_0_5_d0              |  out|   32|   ap_memory|      v282_0_5|         array|
|v282_0_6_address0        |  out|    9|   ap_memory|      v282_0_6|         array|
|v282_0_6_ce0             |  out|    1|   ap_memory|      v282_0_6|         array|
|v282_0_6_we0             |  out|    1|   ap_memory|      v282_0_6|         array|
|v282_0_6_d0              |  out|   32|   ap_memory|      v282_0_6|         array|
|v282_0_7_address0        |  out|    9|   ap_memory|      v282_0_7|         array|
|v282_0_7_ce0             |  out|    1|   ap_memory|      v282_0_7|         array|
|v282_0_7_we0             |  out|    1|   ap_memory|      v282_0_7|         array|
|v282_0_7_d0              |  out|   32|   ap_memory|      v282_0_7|         array|
|v282_1_0_address0        |  out|    9|   ap_memory|      v282_1_0|         array|
|v282_1_0_ce0             |  out|    1|   ap_memory|      v282_1_0|         array|
|v282_1_0_we0             |  out|    1|   ap_memory|      v282_1_0|         array|
|v282_1_0_d0              |  out|   32|   ap_memory|      v282_1_0|         array|
|v282_1_1_address0        |  out|    9|   ap_memory|      v282_1_1|         array|
|v282_1_1_ce0             |  out|    1|   ap_memory|      v282_1_1|         array|
|v282_1_1_we0             |  out|    1|   ap_memory|      v282_1_1|         array|
|v282_1_1_d0              |  out|   32|   ap_memory|      v282_1_1|         array|
|v282_1_2_address0        |  out|    9|   ap_memory|      v282_1_2|         array|
|v282_1_2_ce0             |  out|    1|   ap_memory|      v282_1_2|         array|
|v282_1_2_we0             |  out|    1|   ap_memory|      v282_1_2|         array|
|v282_1_2_d0              |  out|   32|   ap_memory|      v282_1_2|         array|
|v282_1_3_address0        |  out|    9|   ap_memory|      v282_1_3|         array|
|v282_1_3_ce0             |  out|    1|   ap_memory|      v282_1_3|         array|
|v282_1_3_we0             |  out|    1|   ap_memory|      v282_1_3|         array|
|v282_1_3_d0              |  out|   32|   ap_memory|      v282_1_3|         array|
|v282_1_4_address0        |  out|    9|   ap_memory|      v282_1_4|         array|
|v282_1_4_ce0             |  out|    1|   ap_memory|      v282_1_4|         array|
|v282_1_4_we0             |  out|    1|   ap_memory|      v282_1_4|         array|
|v282_1_4_d0              |  out|   32|   ap_memory|      v282_1_4|         array|
|v282_1_5_address0        |  out|    9|   ap_memory|      v282_1_5|         array|
|v282_1_5_ce0             |  out|    1|   ap_memory|      v282_1_5|         array|
|v282_1_5_we0             |  out|    1|   ap_memory|      v282_1_5|         array|
|v282_1_5_d0              |  out|   32|   ap_memory|      v282_1_5|         array|
|v282_1_6_address0        |  out|    9|   ap_memory|      v282_1_6|         array|
|v282_1_6_ce0             |  out|    1|   ap_memory|      v282_1_6|         array|
|v282_1_6_we0             |  out|    1|   ap_memory|      v282_1_6|         array|
|v282_1_6_d0              |  out|   32|   ap_memory|      v282_1_6|         array|
|v282_1_7_address0        |  out|    9|   ap_memory|      v282_1_7|         array|
|v282_1_7_ce0             |  out|    1|   ap_memory|      v282_1_7|         array|
|v282_1_7_we0             |  out|    1|   ap_memory|      v282_1_7|         array|
|v282_1_7_d0              |  out|   32|   ap_memory|      v282_1_7|         array|
+-------------------------+-----+-----+------------+--------------+--------------+

