
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read_verilog ../../../usb_cdc/phy_tx.v; read_verilog ../../../usb_cdc/phy_rx.v; read_verilog ../../../usb_cdc/sie.v; read_verilog ../../../usb_cdc/ctrl_endp.v; read_verilog ../../../usb_cdc/in_fifo.v; read_verilog ../../../usb_cdc/out_fifo.v; read_verilog ../../../usb_cdc/bulk_endp.v; read_verilog ../../../usb_cdc/usb_cdc.v; read_verilog ../../common/hdl/prescaler.v; read_verilog ../hdl/loopback/loopback.v;' --

1. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_tx.v
Parsing Verilog input from `../../../usb_cdc/phy_tx.v' to AST representation.
Generating RTLIL representation for module `\phy_tx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:107.4-184.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_rx.v
Parsing Verilog input from `../../../usb_cdc/phy_rx.v' to AST representation.
Generating RTLIL representation for module `\phy_rx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:84.4-93.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:200.4-286.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../usb_cdc/sie.v
Parsing Verilog input from `../../../usb_cdc/sie.v' to AST representation.
Generating RTLIL representation for module `\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:309.4-544.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../usb_cdc/ctrl_endp.v
Parsing Verilog input from `../../../usb_cdc/ctrl_endp.v' to AST representation.
Generating RTLIL representation for module `\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:337.4-768.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../usb_cdc/in_fifo.v
Parsing Verilog input from `../../../usb_cdc/in_fifo.v' to AST representation.
Generating RTLIL representation for module `\in_fifo'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../usb_cdc/out_fifo.v
Parsing Verilog input from `../../../usb_cdc/out_fifo.v' to AST representation.
Generating RTLIL representation for module `\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:98.4-129.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../../usb_cdc/bulk_endp.v
Parsing Verilog input from `../../../usb_cdc/bulk_endp.v' to AST representation.
Generating RTLIL representation for module `\bulk_endp'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../../usb_cdc/usb_cdc.v
Parsing Verilog input from `../../../usb_cdc/usb_cdc.v' to AST representation.
Generating RTLIL representation for module `\usb_cdc'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../../common/hdl/prescaler.v
Parsing Verilog input from `../../common/hdl/prescaler.v' to AST representation.
Generating RTLIL representation for module `\prescaler'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../hdl/loopback/loopback.v
Parsing Verilog input from `../hdl/loopback/loopback.v' to AST representation.
Generating RTLIL representation for module `\loopback'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top loopback; write_json output/loopback/loopback.json' --

11. Executing SYNTH_ICE40 pass.

11.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

11.2. Executing HIERARCHY pass (managing design hierarchy).

11.2.1. Analyzing design hierarchy..
Top module:  \loopback
Used module:     \usb_cdc
Used module:         \bulk_endp
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4

11.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_tx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:107.4-184.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \BIT_SAMPLES = 4

11.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_rx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:84.4-93.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:200.4-286.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

11.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$5792d3498c7ff821da17c396b39a7f2393d06f8d\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:98.4-129.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

11.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$2feeef243d6db3603f6eef0891681e20ee219b84\in_fifo'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

11.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

11.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:337.4-768.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4

11.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\sie'.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:309.4-544.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0

11.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_cdc'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0
Generating RTLIL representation for module `$paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc'.

11.2.10. Analyzing design hierarchy..
Top module:  \loopback
Used module:     $paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc
Used module:         \bulk_endp
Used module:             $paramod$5792d3498c7ff821da17c396b39a7f2393d06f8d\out_fifo
Used module:             $paramod$2feeef243d6db3603f6eef0891681e20ee219b84\in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \prescaler
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0

11.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0
Generating RTLIL representation for module `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

11.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:337.4-768.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.

11.2.13. Analyzing design hierarchy..
Top module:  \loopback
Used module:     $paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc
Used module:         $paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0

11.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0
Generating RTLIL representation for module `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:98.4-129.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0

11.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 0
Generating RTLIL representation for module `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo'.

11.2.16. Analyzing design hierarchy..
Top module:  \loopback
Used module:     $paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc
Used module:         $paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp
Used module:             $paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo
Used module:             $paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo
Used module:         $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \prescaler

11.2.17. Analyzing design hierarchy..
Top module:  \loopback
Used module:     $paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc
Used module:         $paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp
Used module:             $paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo
Used module:             $paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo
Used module:         $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \prescaler
Removing unused module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Removing unused module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Removing unused module `$paramod$2feeef243d6db3603f6eef0891681e20ee219b84\in_fifo'.
Removing unused module `$paramod$5792d3498c7ff821da17c396b39a7f2393d06f8d\out_fifo'.
Removing unused module `\usb_cdc'.
Removing unused module `\bulk_endp'.
Removing unused module `\out_fifo'.
Removing unused module `\in_fifo'.
Removing unused module `\ctrl_endp'.
Removing unused module `\sie'.
Removing unused module `\phy_rx'.
Removing unused module `\phy_tx'.
Removed 12 unused modules.

11.3. Executing PROC pass (convert processes to netlists).

11.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2339'.
Cleaned up 1 empty switch.

11.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1213 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1206 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1202 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1195 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1192 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1189 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1186 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1183 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1175 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1168 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1164 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1157 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1154 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1151 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1148 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1145 in module SB_DFFSR.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/prescaler.v:14$968 in module prescaler.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:91$2314 in module $paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.
Marked 76 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:309$1879 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:277$1877 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:251$1863 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:250$2683 in module $paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:219$2646 in module $paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:107$2629 in module $paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:75$2611 in module $paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:254$2597 in module $paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:220$2576 in module $paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:98$2547 in module $paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:80$2545 in module $paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.
Marked 88 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:337$2339 in module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:307$2337 in module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:286$2328 in module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:90$2318 in module $paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.
Marked 15 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:200$1450 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 8 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:149$1434 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:97$1405 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:84$1395 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:68$1393 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed 1 dead cases from process $proc$../../../usb_cdc/phy_tx.v:107$1377 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 9 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:107$1377 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:87$1375 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:69$1365 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed a total of 1 dead cases.

11.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 22 redundant assignments.
Promoted 114 assignments to connections.

11.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1216'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1212'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1205'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1201'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1194'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1191'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1188'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1185'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1182'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1180'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1178'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1174'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1167'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1163'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1156'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1153'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1150'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1147'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1144'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1142'.
  Set init value: \Q = 1'0

11.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1213'.
Found async reset \R in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1202'.
Found async reset \S in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1192'.
Found async reset \R in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1186'.
Found async reset \S in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1175'.
Found async reset \R in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1164'.
Found async reset \S in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1154'.
Found async reset \R in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1148'.
Found async reset \rstn_i in `\prescaler.$proc$../../common/hdl/prescaler.v:14$968'.
Found async reset \rstn_i in `$paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:91$2314'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1877'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1863'.
Found async reset \app_rstn_i in `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:250$2683'.
Found async reset \rstn_i in `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2646'.
Found async reset \rstn_i in `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2629'.
Found async reset \rstn_i in `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2611'.
Found async reset \app_rstn_i in `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:254$2597'.
Found async reset \rstn_i in `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2576'.
Found async reset \rstn_i in `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2545'.
Found async reset \rstn in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2337'.
Found async reset \rstn_i in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2328'.
Found async reset \rstn in `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$2318'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1434'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1405'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1393'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1375'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1365'.

11.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1216'.
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1213'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1212'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1206'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1205'.
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1202'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1201'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1195'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1194'.
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1192'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1191'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1189'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1188'.
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1186'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1185'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1183'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1182'.
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1181'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1180'.
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1179'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1178'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1175'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1174'.
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1168'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1167'.
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1164'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1163'.
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1157'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1156'.
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1154'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1153'.
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1151'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1150'.
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1148'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1147'.
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1145'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1144'.
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1143'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1142'.
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1141'.
Creating decoders for process `\prescaler.$proc$../../common/hdl/prescaler.v:14$968'.
     1/1: $0\prescaler_cnt[3:0]
Creating decoders for process `$paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:91$2314'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
     1/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1851.$result[7:0]$1982 [7]
     2/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1851.$result[7:0]$1982 [5]
     3/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1851.$result[7:0]$1982 [4]
     4/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1851.$result[7:0]$1982 [3]
     5/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1851.$result[7:0]$1982 [2]
     6/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1851.$result[7:0]$1982 [1]
     7/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1851.$result[7:0]$1982 [0]
     8/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1850.$result[7:0]$1979 [7]
     9/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1850.$result[7:0]$1979 [4]
    10/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1850.$result[7:0]$1979 [3]
    11/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1850.$result[7:0]$1979 [2]
    12/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1850.$result[7:0]$1979 [1]
    13/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1850.$result[7:0]$1979 [0]
    14/291: $3\dataout_toggle_d[15:0] [15:1]
    15/291: $3\dataout_toggle_d[15:0] [0]
    16/291: $9\crc16$func$../../../usb_cdc/sie.v:524$1849.$result[15:0]$2279
    17/291: $8\crc16$func$../../../usb_cdc/sie.v:524$1849.$result[15:0]$2275
    18/291: $7\crc16$func$../../../usb_cdc/sie.v:524$1849.$result[15:0]$2271
    19/291: $6\crc16$func$../../../usb_cdc/sie.v:524$1849.$result[15:0]$2267
    20/291: $5\crc16$func$../../../usb_cdc/sie.v:524$1849.$result[15:0]$2263
    21/291: $4\crc16$func$../../../usb_cdc/sie.v:524$1849.$result[15:0]$2259
    22/291: $3\crc16$func$../../../usb_cdc/sie.v:524$1849.$result[15:0]$2255
    23/291: $25\phy_state_d[3:0]
    24/291: $6\in_ready[0:0]
    25/291: $3\datain_toggle_d[15:0] [0]
    26/291: $5\in_ready[0:0]
    27/291: $5\tx_data[7:0]
    28/291: $10\pid_d[3:0]
    29/291: $23\phy_state_d[3:0]
    30/291: $4\tx_data[7:0]
    31/291: $9\pid_d[3:0]
    32/291: $4\in_ready[0:0]
    33/291: $22\phy_state_d[3:0]
    34/291: $3\tx_data[7:0]
    35/291: $8\pid_d[3:0]
    36/291: $3\in_ready[0:0]
    37/291: $2\data_d[15:0] [15:8]
    38/291: $9\crc16$func$../../../usb_cdc/sie.v:473$1848.$result[15:0]$2216
    39/291: $8\crc16$func$../../../usb_cdc/sie.v:473$1848.$result[15:0]$2212
    40/291: $7\crc16$func$../../../usb_cdc/sie.v:473$1848.$result[15:0]$2208
    41/291: $6\crc16$func$../../../usb_cdc/sie.v:473$1848.$result[15:0]$2204
    42/291: $5\crc16$func$../../../usb_cdc/sie.v:473$1848.$result[15:0]$2200
    43/291: $4\crc16$func$../../../usb_cdc/sie.v:473$1848.$result[15:0]$2196
    44/291: $3\crc16$func$../../../usb_cdc/sie.v:473$1848.$result[15:0]$2192
    45/291: $7\pid_d[3:0]
    46/291: $14\dataout_toggle_d[15:0]
    47/291: $6$bitselwrite$data$../../../usb_cdc/sie.v:462$1847[15:0]$2182
    48/291: $6$bitselwrite$mask$../../../usb_cdc/sie.v:462$1846[15:0]$2181
    49/291: $6\pid_d[3:0]
    50/291: $5$bitselwrite$data$../../../usb_cdc/sie.v:462$1847[15:0]$2179
    51/291: $5$bitselwrite$mask$../../../usb_cdc/sie.v:462$1846[15:0]$2178
    52/291: $13\dataout_toggle_d[15:0]
    53/291: $15\out_eop[0:0]
    54/291: $12\dataout_toggle_d[15:0]
    55/291: $5$bitselwrite$data$../../../usb_cdc/sie.v:453$1845[15:0]$2167
    56/291: $5$bitselwrite$mask$../../../usb_cdc/sie.v:453$1844[15:0]$2166
    57/291: $5\out_err[0:0]
    58/291: $4$bitselwrite$data$../../../usb_cdc/sie.v:462$1847[15:0]$2159
    59/291: $4$bitselwrite$mask$../../../usb_cdc/sie.v:462$1846[15:0]$2158
    60/291: $11\dataout_toggle_d[15:0]
    61/291: $5\pid_d[3:0]
    62/291: $21\phy_state_d[3:0]
    63/291: $4$bitselwrite$data$../../../usb_cdc/sie.v:453$1845[15:0]$2157
    64/291: $4$bitselwrite$mask$../../../usb_cdc/sie.v:453$1844[15:0]$2156
    65/291: $14\out_eop[0:0]
    66/291: $4\out_err[0:0]
    67/291: $11\crc16$func$../../../usb_cdc/sie.v:450$1843.$result[15:0]$2153
    68/291: $10\crc16$func$../../../usb_cdc/sie.v:450$1843.$result[15:0]$2149
    69/291: $9\crc16$func$../../../usb_cdc/sie.v:450$1843.$result[15:0]$2145
    70/291: $8\crc16$func$../../../usb_cdc/sie.v:450$1843.$result[15:0]$2141
    71/291: $7\crc16$func$../../../usb_cdc/sie.v:450$1843.$result[15:0]$2137
    72/291: $6\crc16$func$../../../usb_cdc/sie.v:450$1843.$result[15:0]$2133
    73/291: $5\crc16$func$../../../usb_cdc/sie.v:450$1843.$result[15:0]$2129
    74/291: $4\crc16$func$../../../usb_cdc/sie.v:450$1843.$result[15:0]$2125
    75/291: $3\out_valid[0:0]
    76/291: $3$bitselwrite$data$../../../usb_cdc/sie.v:462$1847[15:0]$2122
    77/291: $3$bitselwrite$mask$../../../usb_cdc/sie.v:462$1846[15:0]$2121
    78/291: $3$bitselwrite$data$../../../usb_cdc/sie.v:453$1845[15:0]$2120
    79/291: $3$bitselwrite$mask$../../../usb_cdc/sie.v:453$1844[15:0]$2119
    80/291: $3\crc16$func$../../../usb_cdc/sie.v:450$1843.i[3:0]$2118
    81/291: $3\crc16$func$../../../usb_cdc/sie.v:450$1843.crc[15:0]$2117
    82/291: $3\crc16$func$../../../usb_cdc/sie.v:450$1843.data[7:0]$2116
    83/291: $3\crc16$func$../../../usb_cdc/sie.v:450$1843.$result[15:0]$2115
    84/291: $13\out_eop[0:0]
    85/291: $3\out_err[0:0]
    86/291: $10\dataout_toggle_d[15:0]
    87/291: $4\pid_d[3:0]
    88/291: $20\phy_state_d[3:0]
    89/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1851.$result[7:0]$1982 [6]
    90/291: $9\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2108
    91/291: $8\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2104
    92/291: $7\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2100
    93/291: $6\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2096
    94/291: $5\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2092
    95/291: $4\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2088
    96/291: $3\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2084
    97/291: $19\phy_state_d[3:0]
    98/291: $24\phy_state_d[3:0]
    99/291: $9\dataout_toggle_d[0:0]
   100/291: $13\datain_toggle_d[0:0]
   101/291: $18\phy_state_d[3:0]
   102/291: $11\out_eop[0:0]
   103/291: $8\dataout_toggle_d[0:0]
   104/291: $12\datain_toggle_d[0:0]
   105/291: $10\out_eop[0:0]
   106/291: $7\dataout_toggle_d[0:0]
   107/291: $11\datain_toggle_d[0:0]
   108/291: $17\phy_state_d[3:0]
   109/291: $5\frame_d[10:0]
   110/291: $9\out_eop[0:0]
   111/291: $6\dataout_toggle_d[0:0]
   112/291: $10\datain_toggle_d[0:0]
   113/291: $5\endp_d[3:0]
   114/291: $5\addr_d[6:0]
   115/291: $16\phy_state_d[3:0]
   116/291: $8\out_eop[0:0]
   117/291: $5\dataout_toggle_d[0:0]
   118/291: $9\datain_toggle_d[0:0]
   119/291: $4\frame_d[10:0]
   120/291: $4\endp_d[3:0]
   121/291: $4\addr_d[6:0]
   122/291: $15\phy_state_d[3:0]
   123/291: $14\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2073
   124/291: $13\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2069
   125/291: $12\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2065
   126/291: $11\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2061
   127/291: $10\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2057
   128/291: $9\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2053
   129/291: $8\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2049
   130/291: $7\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2045
   131/291: $6\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2041
   132/291: $5\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2037
   133/291: $4\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2033
   134/291: $7\out_eop[0:0]
   135/291: $4\dataout_toggle_d[0:0]
   136/291: $8\datain_toggle_d[0:0]
   137/291: $3\frame_d[10:0]
   138/291: $3\endp_d[3:0]
   139/291: $3\addr_d[6:0]
   140/291: $14\phy_state_d[3:0]
   141/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1841.i[2:0]$2030
   142/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1841.$result[4:0]$2028 [3]
   143/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1841.$result[4:0]$2028 [2]
   144/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1841.$result[4:0]$2028 [1]
   145/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1841.$result[4:0]$2028 [0]
   146/291: $12\out_eop[0:0]
   147/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1841.data[4:0]$2029
   148/291: $3\crc5$func$../../../usb_cdc/sie.v:416$1840.i[3:0]$2027
   149/291: $3\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2025
   150/291: $3\crc5$func$../../../usb_cdc/sie.v:416$1840.data[10:0]$2026
   151/291: $2\data_d[15:0] [7:0]
   152/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1850.$result[7:0]$1979 [5]
   153/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1841.$result[4:0]$2028 [4]
   154/291: $10\crc16$func$../../../usb_cdc/sie.v:473$1848.$result[15:0]$2220
   155/291: $13\phy_state_d[3:0]
   156/291: $11\phy_state_d[3:0]
   157/291: $6\in_data_ack[0:0]
   158/291: $6\out_eop[0:0]
   159/291: $7\datain_toggle_d[15:0]
   160/291: $6$bitselwrite$data$../../../usb_cdc/sie.v:382$1839[15:0]$2011
   161/291: $6$bitselwrite$mask$../../../usb_cdc/sie.v:382$1838[15:0]$2010
   162/291: $5$bitselwrite$data$../../../usb_cdc/sie.v:382$1839[15:0]$2006
   163/291: $5$bitselwrite$mask$../../../usb_cdc/sie.v:382$1838[15:0]$2005
   164/291: $5\in_data_ack[0:0]
   165/291: $5\out_eop[0:0]
   166/291: $6\datain_toggle_d[15:0]
   167/291: $10\phy_state_d[3:0]
   168/291: $9\phy_state_d[3:0]
   169/291: $8\phy_state_d[3:0]
   170/291: $7\phy_state_d[3:0]
   171/291: $6\phy_state_d[3:0]
   172/291: $4$bitselwrite$data$../../../usb_cdc/sie.v:382$1839[15:0]$1992
   173/291: $4$bitselwrite$mask$../../../usb_cdc/sie.v:382$1838[15:0]$1991
   174/291: $4\in_data_ack[0:0]
   175/291: $4\out_eop[0:0]
   176/291: $5\datain_toggle_d[15:0]
   177/291: $3$bitselwrite$data$../../../usb_cdc/sie.v:382$1839[15:0]$1990
   178/291: $3$bitselwrite$mask$../../../usb_cdc/sie.v:382$1838[15:0]$1989
   179/291: $3\in_data_ack[0:0]
   180/291: $3\out_eop[0:0]
   181/291: $4\datain_toggle_d[15:0]
   182/291: $5\phy_state_d[3:0]
   183/291: $3\pid_d[3:0]
   184/291: $4\phy_state_d[3:0]
   185/291: $3\phy_state_d[3:0]
   186/291: $2\phy_state_d[3:0]
   187/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1851.i[3:0]$1984
   188/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1851.data[7:0]$1983
   189/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1850.$result[7:0]$1979 [6]
   190/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1850.i[3:0]$1981
   191/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1850.data[7:0]$1980
   192/291: $3\datain_toggle_d[15:0] [15:1]
   193/291: $2\crc16$func$../../../usb_cdc/sie.v:524$1849.i[3:0]$1978
   194/291: $2\crc16$func$../../../usb_cdc/sie.v:524$1849.crc[15:0]$1977
   195/291: $2\crc16$func$../../../usb_cdc/sie.v:524$1849.data[7:0]$1976
   196/291: $2\crc16$func$../../../usb_cdc/sie.v:524$1849.$result[15:0]$1975
   197/291: $2\crc16$func$../../../usb_cdc/sie.v:473$1848.i[3:0]$1974
   198/291: $2\crc16$func$../../../usb_cdc/sie.v:473$1848.crc[15:0]$1973
   199/291: $2\crc16$func$../../../usb_cdc/sie.v:473$1848.data[7:0]$1972
   200/291: $2\crc16$func$../../../usb_cdc/sie.v:473$1848.$result[15:0]$1971
   201/291: $2$bitselwrite$data$../../../usb_cdc/sie.v:462$1847[15:0]$1970
   202/291: $2$bitselwrite$mask$../../../usb_cdc/sie.v:462$1846[15:0]$1969
   203/291: $2$bitselwrite$data$../../../usb_cdc/sie.v:453$1845[15:0]$1968
   204/291: $2$bitselwrite$mask$../../../usb_cdc/sie.v:453$1844[15:0]$1967
   205/291: $2\crc16$func$../../../usb_cdc/sie.v:450$1843.i[3:0]$1966
   206/291: $2\crc16$func$../../../usb_cdc/sie.v:450$1843.crc[15:0]$1965
   207/291: $2\crc16$func$../../../usb_cdc/sie.v:450$1843.data[7:0]$1964
   208/291: $2\crc16$func$../../../usb_cdc/sie.v:450$1843.$result[15:0]$1963
   209/291: $2\crc16$func$../../../usb_cdc/sie.v:444$1842.i[3:0]$1962
   210/291: $2\crc16$func$../../../usb_cdc/sie.v:444$1842.crc[15:0]$1961
   211/291: $2\crc16$func$../../../usb_cdc/sie.v:444$1842.data[7:0]$1960
   212/291: $2\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$1959
   213/291: $2\rev5$func$../../../usb_cdc/sie.v:416$1841.i[2:0]$1958
   214/291: $2\rev5$func$../../../usb_cdc/sie.v:416$1841.data[4:0]$1957
   215/291: $2\rev5$func$../../../usb_cdc/sie.v:416$1841.$result[4:0]$1956
   216/291: $2\crc5$func$../../../usb_cdc/sie.v:416$1840.i[3:0]$1955
   217/291: $2\crc5$func$../../../usb_cdc/sie.v:416$1840.data[10:0]$1954
   218/291: $2\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$1953
   219/291: $2$bitselwrite$data$../../../usb_cdc/sie.v:382$1839[15:0]$1952
   220/291: $2$bitselwrite$mask$../../../usb_cdc/sie.v:382$1838[15:0]$1951
   221/291: $2\in_req[0:0]
   222/291: $2\in_ready[0:0]
   223/291: $2\tx_valid[0:0]
   224/291: $2\tx_data[7:0]
   225/291: $2\in_data_ack[0:0]
   226/291: $2\out_eop[0:0]
   227/291: $2\out_err[0:0]
   228/291: $2\out_valid[0:0]
   229/291: $2\in_byte_d[3:0]
   230/291: $10\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2112
   231/291: $10\crc16$func$../../../usb_cdc/sie.v:524$1849.$result[15:0]$2283
   232/291: $2\crc16_d[15:0]
   233/291: $2\frame_d[10:0]
   234/291: $2\endp_d[3:0]
   235/291: $2\addr_d[6:0]
   236/291: $2\pid_d[3:0]
   237/291: $12\phy_state_d[3:0]
   238/291: $1\out_err[0:0]
   239/291: $1\phy_state_d[3:0]
   240/291: $1\rev8$func$../../../usb_cdc/sie.v:535$1851.i[3:0]$1950
   241/291: $1\rev8$func$../../../usb_cdc/sie.v:535$1851.data[7:0]$1949
   242/291: $1\rev8$func$../../../usb_cdc/sie.v:535$1851.$result[7:0]$1948
   243/291: $1\rev8$func$../../../usb_cdc/sie.v:530$1850.i[3:0]$1947
   244/291: $1\rev8$func$../../../usb_cdc/sie.v:530$1850.data[7:0]$1946
   245/291: $1\rev8$func$../../../usb_cdc/sie.v:530$1850.$result[7:0]$1945
   246/291: $1\crc16$func$../../../usb_cdc/sie.v:524$1849.i[3:0]$1944
   247/291: $1\crc16$func$../../../usb_cdc/sie.v:524$1849.crc[15:0]$1943
   248/291: $1\crc16$func$../../../usb_cdc/sie.v:524$1849.data[7:0]$1942
   249/291: $1\crc16$func$../../../usb_cdc/sie.v:524$1849.$result[15:0]$1941
   250/291: $1\crc16$func$../../../usb_cdc/sie.v:473$1848.i[3:0]$1940
   251/291: $1\crc16$func$../../../usb_cdc/sie.v:473$1848.crc[15:0]$1939
   252/291: $1\crc16$func$../../../usb_cdc/sie.v:473$1848.data[7:0]$1938
   253/291: $1\crc16$func$../../../usb_cdc/sie.v:473$1848.$result[15:0]$1937
   254/291: $1$bitselwrite$data$../../../usb_cdc/sie.v:462$1847[15:0]$1936
   255/291: $1$bitselwrite$mask$../../../usb_cdc/sie.v:462$1846[15:0]$1935
   256/291: $1$bitselwrite$data$../../../usb_cdc/sie.v:453$1845[15:0]$1934
   257/291: $1$bitselwrite$mask$../../../usb_cdc/sie.v:453$1844[15:0]$1933
   258/291: $1\crc16$func$../../../usb_cdc/sie.v:450$1843.i[3:0]$1932
   259/291: $1\crc16$func$../../../usb_cdc/sie.v:450$1843.crc[15:0]$1931
   260/291: $1\crc16$func$../../../usb_cdc/sie.v:450$1843.data[7:0]$1930
   261/291: $1\crc16$func$../../../usb_cdc/sie.v:450$1843.$result[15:0]$1929
   262/291: $1\crc16$func$../../../usb_cdc/sie.v:444$1842.i[3:0]$1928
   263/291: $1\crc16$func$../../../usb_cdc/sie.v:444$1842.crc[15:0]$1927
   264/291: $1\crc16$func$../../../usb_cdc/sie.v:444$1842.data[7:0]$1926
   265/291: $1\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$1925
   266/291: $1\rev5$func$../../../usb_cdc/sie.v:416$1841.i[2:0]$1924
   267/291: $1\rev5$func$../../../usb_cdc/sie.v:416$1841.data[4:0]$1923
   268/291: $1\rev5$func$../../../usb_cdc/sie.v:416$1841.$result[4:0]$1922
   269/291: $1\crc5$func$../../../usb_cdc/sie.v:416$1840.i[3:0]$1921
   270/291: $1\crc5$func$../../../usb_cdc/sie.v:416$1840.data[10:0]$1920
   271/291: $1\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$1919
   272/291: $1$bitselwrite$data$../../../usb_cdc/sie.v:382$1839[15:0]$1918
   273/291: $1$bitselwrite$mask$../../../usb_cdc/sie.v:382$1838[15:0]$1917
   274/291: $1\in_req[0:0]
   275/291: $1\in_ready[0:0]
   276/291: $1\tx_valid[0:0]
   277/291: $1\tx_data[7:0]
   278/291: $1\in_data_ack[0:0]
   279/291: $1\out_eop[0:0]
   280/291: $1\out_valid[0:0]
   281/291: $1\in_byte_d[3:0]
   282/291: $2\dataout_toggle_d[15:0]
   283/291: $2\datain_toggle_d[15:0]
   284/291: $1\crc16_d[15:0]
   285/291: $1\frame_d[10:0]
   286/291: $1\endp_d[3:0]
   287/291: $1\addr_d[6:0]
   288/291: $1\pid_d[3:0]
   289/291: $1\data_d[15:0]
   290/291: $1\dataout_toggle_d[1:1]
   291/291: $1\datain_toggle_d[1:1]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1877'.
     1/14: $0\dataout_toggle_q[15:0] [1]
     2/14: $0\dataout_toggle_q[15:0] [0]
     3/14: $0\dataout_toggle_q[15:0] [15:2]
     4/14: $0\datain_toggle_q[15:0] [0]
     5/14: $0\datain_toggle_q[15:0] [15:2]
     6/14: $0\datain_toggle_q[15:0] [1]
     7/14: $0\in_byte_q[3:0]
     8/14: $0\crc16_q[15:0]
     9/14: $0\frame_q[10:0]
    10/14: $0\endp_q[3:0]
    11/14: $0\addr_q[6:0]
    12/14: $0\pid_q[3:0]
    13/14: $0\phy_state_q[3:0]
    14/14: $0\data_q[15:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1863'.
     1/4: $0\in_data_ack_q[0:0]
     2/4: $0\out_eop_q[0:0]
     3/4: $0\out_err_q[0:0]
     4/4: $0\delay_cnt_q[4:0]
Creating decoders for process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:250$2683'.
     1/3: $0\genblk1.u_ltx4_async_data.in_iready_sq[1:0]
     2/3: $0\genblk1.u_ltx4_async_data.in_data_q[7:0]
     3/3: $0\genblk1.u_ltx4_async_data.in_iready_mask_q[0:0]
Creating decoders for process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2646'.
     1/16: $4$lookahead\in_fifo_q$2645[71:0]$2668
     2/16: $4$bitselwrite$data$../../../usb_cdc/in_fifo.v:235$2607[71:0]$2667
     3/16: $4$bitselwrite$mask$../../../usb_cdc/in_fifo.v:235$2606[71:0]$2666
     4/16: $3$lookahead\in_fifo_q$2645[71:0]$2662
     5/16: $3$bitselwrite$data$../../../usb_cdc/in_fifo.v:235$2607[71:0]$2661
     6/16: $3$bitselwrite$mask$../../../usb_cdc/in_fifo.v:235$2606[71:0]$2660
     7/16: $2$lookahead\in_fifo_q$2645[71:0]$2657
     8/16: $2$bitselwrite$data$../../../usb_cdc/in_fifo.v:235$2607[71:0]$2656
     9/16: $2$bitselwrite$mask$../../../usb_cdc/in_fifo.v:235$2606[71:0]$2655
    10/16: $1$lookahead\in_fifo_q$2645[71:0]$2653
    11/16: $1$bitselwrite$data$../../../usb_cdc/in_fifo.v:235$2607[71:0]$2652
    12/16: $1$bitselwrite$mask$../../../usb_cdc/in_fifo.v:235$2606[71:0]$2651
    13/16: $0\genblk1.u_ltx4_async_data.in_ovalid_sq[1:0]
    14/16: $0\genblk1.u_ltx4_async_data.in_ovalid_mask_q[0:0]
    15/16: $0\delay_in_cnt_q[1:0]
    16/16: $0\in_last_q[3:0]
Creating decoders for process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2629'.
     1/2: $0\in_first_qq[3:0]
     2/2: $0\in_first_q[3:0]
Creating decoders for process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2611'.
     1/3: $0\in_req_q[0:0]
     2/3: $0\in_valid_q[0:0]
     3/3: $0\in_state_q[0:0]
Creating decoders for process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:254$2597'.
     1/2: $0\genblk1.u_ltx4_async_data.out_ovalid_sq[1:0]
     2/2: $0\genblk1.u_ltx4_async_data.out_ovalid_mask_q[0:0]
Creating decoders for process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2576'.
     1/6: $0\genblk1.u_ltx4_async_data.out_iready_sq[1:0]
     2/6: $0\genblk1.u_ltx4_async_data.out_data_q[7:0]
     3/6: $0\genblk1.u_ltx4_async_data.out_iready_mask_q[0:0]
     4/6: $0\delay_out_cnt_q[1:0]
     5/6: $0\out_full_q[0:0]
     6/6: $0\out_first_q[3:0]
Creating decoders for process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2547'.
     1/23: $5\out_last_dd[3:0]
     2/23: $3\out_nak_d[0:0]
     3/23: $3\out_state_d[1:0]
     4/23: $3$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$2544[71:0]$2561
     5/23: $3$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$2543[71:0]$2560
     6/23: $4\out_last_dd[3:0]
     7/23: $3\out_fifo_d[71:0]
     8/23: $3\out_last_dd[3:0]
     9/23: $3\out_last_d[3:0]
    10/23: $2\out_last_dd[3:0]
    11/23: $2\out_last_d[3:0]
    12/23: $2\out_state_d[1:0]
    13/23: $2$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$2544[71:0]$2555
    14/23: $2$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$2543[71:0]$2554
    15/23: $2\out_nak_d[0:0]
    16/23: $2\out_fifo_d[71:0]
    17/23: $1\out_nak_d[0:0]
    18/23: $1\out_last_dd[3:0]
    19/23: $1\out_state_d[1:0]
    20/23: $1$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$2544[71:0]$2552
    21/23: $1$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$2543[71:0]$2551
    22/23: $1\out_last_d[3:0]
    23/23: $1\out_fifo_d[71:0]
Creating decoders for process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2545'.
     1/5: $0\out_nak_q[0:0]
     2/5: $0\out_last_qq[3:0]
     3/5: $0\out_last_q[3:0]
     4/5: $0\out_fifo_q[71:0]
     5/5: $0\out_state_q[1:0]
Creating decoders for process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2339'.
     1/214: $18\state_d[2:0]
     2/214: $17\state_d[2:0]
     3/214: $16\state_d[2:0]
     4/214: $14\in_valid[0:0]
     5/214: $9\in_data[7:0]
     6/214: $13\in_valid[0:0]
     7/214: $8\in_data[7:0]
     8/214: $12\in_valid[0:0]
     9/214: $7\in_data[7:0]
    10/214: $12\byte_cnt_d[6:0]
    11/214: $15\state_d[2:0]
    12/214: $14\state_d[2:0]
    13/214: $13\state_d[2:0]
    14/214: $11\in_valid[0:0]
    15/214: $6\in_data[7:0]
    16/214: $11\byte_cnt_d[6:0]
    17/214: $12\state_d[2:0]
    18/214: $10\in_valid[0:0]
    19/214: $5\in_data[7:0]
    20/214: $10\byte_cnt_d[6:0]
    21/214: $9\in_valid[0:0]
    22/214: $4\in_data[7:0]
    23/214: $9\byte_cnt_d[6:0]
    24/214: $11\state_d[2:0]
    25/214: $9\in_zlp[0:0]
    26/214: $11\in_toggle_reset[0:0]
    27/214: $11\out_toggle_reset[0:0]
    28/214: $11\dev_state_dd[1:0]
    29/214: $10\dev_state_dd[1:0]
    30/214: $10\addr_dd[6:0]
    31/214: $10\out_toggle_reset[0:0]
    32/214: $10\in_toggle_reset[0:0]
    33/214: $10\state_d[2:0]
    34/214: $9\out_toggle_reset[0:0]
    35/214: $9\in_toggle_reset[0:0]
    36/214: $9\addr_dd[6:0]
    37/214: $9\dev_state_dd[1:0]
    38/214: $8\out_toggle_reset[0:0]
    39/214: $8\in_toggle_reset[0:0]
    40/214: $8\addr_dd[6:0]
    41/214: $8\dev_state_dd[1:0]
    42/214: $9\state_d[2:0]
    43/214: $8\in_valid[0:0]
    44/214: $8\in_zlp[0:0]
    45/214: $8\byte_cnt_d[6:0]
    46/214: $8\state_d[2:0]
    47/214: $7\out_toggle_reset[0:0]
    48/214: $7\in_toggle_reset[0:0]
    49/214: $7\in_valid[0:0]
    50/214: $7\in_zlp[0:0]
    51/214: $7\addr_dd[6:0]
    52/214: $7\dev_state_dd[1:0]
    53/214: $7\byte_cnt_d[6:0]
    54/214: $7\state_d[2:0]
    55/214: $6\out_toggle_reset[0:0]
    56/214: $6\in_toggle_reset[0:0]
    57/214: $6\in_valid[0:0]
    58/214: $6\in_zlp[0:0]
    59/214: $6\addr_dd[6:0]
    60/214: $6\dev_state_dd[1:0]
    61/214: $6\byte_cnt_d[6:0]
    62/214: $5\out_toggle_reset[0:0]
    63/214: $5\in_toggle_reset[0:0]
    64/214: $5\in_valid[0:0]
    65/214: $5\in_zlp[0:0]
    66/214: $5\addr_dd[6:0]
    67/214: $5\dev_state_dd[1:0]
    68/214: $5\byte_cnt_d[6:0]
    69/214: $6\state_d[2:0]
    70/214: $65\req_d[3:0]
    71/214: $64\req_d[3:0]
    72/214: $63\req_d[3:0]
    73/214: $62\req_d[3:0]
    74/214: $9\max_length_d[6:0]
    75/214: $61\req_d[3:0]
    76/214: $60\req_d[3:0]
    77/214: $59\req_d[3:0]
    78/214: $8\max_length_d[6:0]
    79/214: $58\req_d[3:0]
    80/214: $57\req_d[3:0]
    81/214: $56\req_d[3:0]
    82/214: $55\req_d[3:0]
    83/214: $7\max_length_d[6:0]
    84/214: $54\req_d[3:0]
    85/214: $53\req_d[3:0]
    86/214: $52\req_d[3:0]
    87/214: $6\max_length_d[6:0]
    88/214: $51\req_d[3:0]
    89/214: $50\req_d[3:0]
    90/214: $49\req_d[3:0]
    91/214: $48\req_d[3:0]
    92/214: $47\req_d[3:0]
    93/214: $46\req_d[3:0]
    94/214: $45\req_d[3:0]
    95/214: $44\req_d[3:0]
    96/214: $43\req_d[3:0]
    97/214: $42\req_d[3:0]
    98/214: $41\req_d[3:0]
    99/214: $40\req_d[3:0]
   100/214: $39\req_d[3:0]
   101/214: $38\req_d[3:0]
   102/214: $37\req_d[3:0]
   103/214: $36\req_d[3:0]
   104/214: $35\req_d[3:0]
   105/214: $34\req_d[3:0]
   106/214: $33\req_d[3:0]
   107/214: $32\req_d[3:0]
   108/214: $31\req_d[3:0]
   109/214: $30\req_d[3:0]
   110/214: $29\req_d[3:0]
   111/214: $28\req_d[3:0]
   112/214: $27\req_d[3:0]
   113/214: $8\dev_state_d[1:0]
   114/214: $26\req_d[3:0]
   115/214: $7\dev_state_d[1:0]
   116/214: $25\req_d[3:0]
   117/214: $7\addr_d[6:0]
   118/214: $24\req_d[3:0]
   119/214: $23\req_d[3:0]
   120/214: $22\req_d[3:0]
   121/214: $21\req_d[3:0]
   122/214: $20\req_d[3:0]
   123/214: $19\req_d[3:0]
   124/214: $18\req_d[3:0]
   125/214: $6\dev_state_d[1:0]
   126/214: $6\addr_d[6:0]
   127/214: $17\req_d[3:0]
   128/214: $16\req_d[3:0]
   129/214: $15\req_d[3:0]
   130/214: $14\req_d[3:0]
   131/214: $13\req_d[3:0]
   132/214: $12\req_d[3:0]
   133/214: $11\req_d[3:0]
   134/214: $10\req_d[3:0]
   135/214: $9\req_d[3:0]
   136/214: $8\req_d[3:0]
   137/214: $7\req_d[3:0]
   138/214: $6\req_d[3:0]
   139/214: $5\req_d[3:0]
   140/214: $5\rec_d[1:0]
   141/214: $5\class_d[0:0]
   142/214: $5\in_dir_d[0:0]
   143/214: $5\in_endp_d[0:0]
   144/214: $5\dev_state_d[1:0]
   145/214: $5\max_length_d[6:0]
   146/214: $5\addr_d[6:0]
   147/214: $4\in_endp_d[0:0]
   148/214: $4\dev_state_d[1:0]
   149/214: $4\req_d[3:0]
   150/214: $4\rec_d[1:0]
   151/214: $4\class_d[0:0]
   152/214: $4\in_dir_d[0:0]
   153/214: $4\max_length_d[6:0]
   154/214: $4\addr_d[6:0]
   155/214: $4\byte_cnt_d[6:0]
   156/214: $4\out_toggle_reset[0:0]
   157/214: $4\in_toggle_reset[0:0]
   158/214: $4\in_valid[0:0]
   159/214: $4\in_zlp[0:0]
   160/214: $4\addr_dd[6:0]
   161/214: $4\dev_state_dd[1:0]
   162/214: $5\state_d[2:0]
   163/214: $3\out_toggle_reset[0:0]
   164/214: $3\in_toggle_reset[0:0]
   165/214: $3\in_valid[0:0]
   166/214: $3\in_zlp[0:0]
   167/214: $3\in_data[7:0]
   168/214: $3\in_endp_d[0:0]
   169/214: $3\addr_dd[6:0]
   170/214: $3\dev_state_dd[1:0]
   171/214: $3\dev_state_d[1:0]
   172/214: $3\req_d[3:0]
   173/214: $3\rec_d[1:0]
   174/214: $3\class_d[0:0]
   175/214: $3\in_dir_d[0:0]
   176/214: $3\max_length_d[6:0]
   177/214: $3\byte_cnt_d[6:0]
   178/214: $4\state_d[2:0]
   179/214: $3\addr_d[6:0]
   180/214: $3\state_d[2:0]
   181/214: $2\out_toggle_reset[0:0]
   182/214: $2\in_toggle_reset[0:0]
   183/214: $2\in_valid[0:0]
   184/214: $2\in_zlp[0:0]
   185/214: $2\in_data[7:0]
   186/214: $2\in_endp_d[0:0]
   187/214: $2\addr_dd[6:0]
   188/214: $2\dev_state_dd[1:0]
   189/214: $2\dev_state_d[1:0]
   190/214: $2\req_d[3:0]
   191/214: $2\rec_d[1:0]
   192/214: $2\class_d[0:0]
   193/214: $2\in_dir_d[0:0]
   194/214: $2\max_length_d[6:0]
   195/214: $2\byte_cnt_d[6:0]
   196/214: $2\addr_d[6:0]
   197/214: $2\state_d[2:0]
   198/214: $1\state_d[2:0]
   199/214: $1\out_toggle_reset[0:0]
   200/214: $1\in_toggle_reset[0:0]
   201/214: $1\in_valid[0:0]
   202/214: $1\in_zlp[0:0]
   203/214: $1\in_data[7:0]
   204/214: $1\in_endp_d[0:0]
   205/214: $1\addr_dd[6:0]
   206/214: $1\dev_state_dd[1:0]
   207/214: $1\dev_state_d[1:0]
   208/214: $1\req_d[3:0]
   209/214: $1\rec_d[1:0]
   210/214: $1\class_d[0:0]
   211/214: $1\in_dir_d[0:0]
   212/214: $1\max_length_d[6:0]
   213/214: $1\byte_cnt_d[6:0]
   214/214: $1\addr_d[6:0]
Creating decoders for process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2337'.
     1/11: $0\in_endp_q[0:0]
     2/11: $0\addr_qq[6:0]
     3/11: $0\dev_state_q[1:0]
     4/11: $0\req_q[3:0]
     5/11: $0\rec_q[1:0]
     6/11: $0\class_q[0:0]
     7/11: $0\in_dir_q[0:0]
     8/11: $0\max_length_q[6:0]
     9/11: $0\byte_cnt_q[6:0]
    10/11: $0\state_q[2:0]
    11/11: $0\addr_q[6:0]
Creating decoders for process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2328'.
     1/3: $0\usb_reset_q[0:0]
     2/3: $0\in_req_q[0:0]
     3/3: $0\dev_state_qq[1:0]
Creating decoders for process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$2318'.
     1/1: $0\u_async_app_rstn.app_rstn_sq[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1450'.
     1/48: $13\rx_state_d[2:0]
     2/48: $9\rx_valid_fd[0:0]
     3/48: $12\data_d[7:0]
     4/48: $9\stuffing_cnt_d[2:0]
     5/48: $11\data_d[8:8]
     6/48: $9\data_d[8:0] [8]
     7/48: $9\data_d[8:0] [7:0]
     8/48: $12\rx_state_d[2:0]
     9/48: $10\data_d[8:0]
    10/48: $7\rx_valid_fd[0:0]
    11/48: $11\rx_state_d[2:0]
    12/48: $8\rx_valid_fd[0:0]
    13/48: $8\stuffing_cnt_d[2:0]
    14/48: $6\rx_valid_fd[0:0]
    15/48: $10\rx_state_d[2:0]
    16/48: $7\stuffing_cnt_d[2:0]
    17/48: $8\data_d[8:0]
    18/48: $7\data_d[8:0]
    19/48: $5\rx_valid_fd[0:0]
    20/48: $9\rx_state_d[2:0]
    21/48: $8\rx_state_d[2:0]
    22/48: $4\rx_valid_fd[0:0]
    23/48: $6\data_d[8:0]
    24/48: $3\rx_valid_fd[0:0]
    25/48: $7\rx_state_d[2:0]
    26/48: $5\data_d[8:0]
    27/48: $6\stuffing_cnt_d[2:0]
    28/48: $2\rx_valid_fd[0:0]
    29/48: $6\rx_state_d[2:0]
    30/48: $5\stuffing_cnt_d[2:0]
    31/48: $4\data_d[8:0]
    32/48: $4\stuffing_cnt_d[2:0]
    33/48: $4\rx_valid_rd[0:0]
    34/48: $5\rx_state_d[2:0]
    35/48: $3\rx_valid_rd[0:0]
    36/48: $4\rx_state_d[2:0]
    37/48: $3\stuffing_cnt_d[2:0]
    38/48: $3\data_d[8:0]
    39/48: $3\rx_state_d[2:0]
    40/48: $2\rx_valid_rd[0:0]
    41/48: $2\stuffing_cnt_d[2:0]
    42/48: $2\data_d[8:0]
    43/48: $2\rx_state_d[2:0]
    44/48: $1\rx_state_d[2:0]
    45/48: $1\rx_valid_fd[0:0]
    46/48: $1\rx_valid_rd[0:0]
    47/48: $1\stuffing_cnt_d[2:0]
    48/48: $1\data_d[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1434'.
     1/9: $0\rx_en_q[0:0]
     2/9: $0\dp_pu_q[0:0]
     3/9: $0\cnt_q[17:0]
     4/9: $0\rx_valid_fq[0:0]
     5/9: $0\rx_valid_rq[0:0]
     6/9: $0\rx_state_q[2:0]
     7/9: $0\nrzi_q[3:0]
     8/9: $0\stuffing_cnt_q[2:0]
     9/9: $0\data_q[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1405'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1395'.
     1/3: $3\nrzi[1:0]
     2/3: $2\nrzi[1:0]
     3/3: $1\nrzi[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1393'.
     1/2: $0\dn_q[2:0]
     2/2: $0\dp_q[2:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1377'.
     1/41: $8\data_d[7:0]
     2/41: $8\bit_cnt_d[2:0]
     3/41: $8\tx_state_d[1:0]
     4/41: $6\tx_ready[0:0]
     5/41: $7\data_d[7:0]
     6/41: $7\bit_cnt_d[2:0]
     7/41: $7\tx_state_d[1:0]
     8/41: $5\tx_ready[0:0]
     9/41: $6\data_d[7:0]
    10/41: $6\bit_cnt_d[2:0]
    11/41: $6\tx_state_d[1:0]
    12/41: $4\tx_ready[0:0]
    13/41: $5\data_d[7:0]
    14/41: $5\bit_cnt_d[2:0]
    15/41: $5\tx_state_d[1:0]
    16/41: $6\nrzi_d[0:0]
    17/41: $5\stuffing_cnt_d[2:0]
    18/41: $3\tx_ready[0:0]
    19/41: $5\nrzi_d[0:0]
    20/41: $4\stuffing_cnt_d[2:0]
    21/41: $4\data_d[7:0]
    22/41: $4\bit_cnt_d[2:0]
    23/41: $4\tx_state_d[1:0]
    24/41: $3\tx_state_d[1:0]
    25/41: $4\nrzi_d[0:0]
    26/41: $3\data_d[7:0]
    27/41: $3\bit_cnt_d[2:0]
    28/41: $3\stuffing_cnt_d[2:0]
    29/41: $3\nrzi_d[0:0]
    30/41: $2\data_d[7:0]
    31/41: $2\bit_cnt_d[2:0]
    32/41: $2\tx_state_d[1:0]
    33/41: $2\tx_ready[0:0]
    34/41: $2\stuffing_cnt_d[2:0]
    35/41: $2\nrzi_d[0:0]
    36/41: $1\nrzi_d[0:0]
    37/41: $1\stuffing_cnt_d[2:0]
    38/41: $1\tx_ready[0:0]
    39/41: $1\data_d[7:0]
    40/41: $1\bit_cnt_d[2:0]
    41/41: $1\tx_state_d[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1375'.
     1/6: $0\tx_valid_q[0:0]
     2/6: $0\nrzi_q[0:0]
     3/6: $0\stuffing_cnt_q[2:0]
     4/6: $0\data_q[7:0]
     5/6: $0\bit_cnt_q[2:0]
     6/6: $0\tx_state_q[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1365'.
     1/1: $0\clk_cnt_q[1:0]

11.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_data_ack' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_ready' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_req' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:382$1838' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:382$1839' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:416$1840.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:416$1840.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:416$1840.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:416$1841.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:416$1841.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:416$1841.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:444$1842.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:444$1842.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:444$1842.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:444$1842.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:450$1843.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:450$1843.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:450$1843.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:450$1843.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:453$1844' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:453$1845' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:462$1846' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:462$1847' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:473$1848.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:473$1848.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:473$1848.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:473$1848.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:524$1849.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:524$1849.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:524$1849.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:524$1849.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:530$1850.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:530$1850.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:530$1850.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:535$1851.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:535$1851.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:535$1851.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
No latch inferred for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_state_d' from process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2547'.
No latch inferred for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_fifo_d' from process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2547'.
No latch inferred for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_last_d' from process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2547'.
No latch inferred for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_last_dd' from process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2547'.
No latch inferred for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_nak_d' from process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2547'.
No latch inferred for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$2543' from process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2547'.
No latch inferred for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$2544' from process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2547'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2339'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\state_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2339'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\byte_cnt_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2339'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\max_length_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2339'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_dir_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2339'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\class_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2339'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\rec_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2339'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\req_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2339'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2339'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_dd' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2339'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_dd' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2339'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_endp_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2339'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_data' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2339'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_zlp' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2339'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_valid' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2339'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_toggle_reset' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2339'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\out_toggle_reset' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2339'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1450'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1450'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1450'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1450'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1450'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1395'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1377'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1377'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1377'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1377'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1377'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_ready' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1377'.

11.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1213'.
  created $adff cell `$procdff$12355' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1206'.
  created $dff cell `$procdff$12356' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1202'.
  created $adff cell `$procdff$12357' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1195'.
  created $dff cell `$procdff$12358' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1192'.
  created $adff cell `$procdff$12359' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1189'.
  created $dff cell `$procdff$12360' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1186'.
  created $adff cell `$procdff$12361' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1183'.
  created $dff cell `$procdff$12362' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1181'.
  created $dff cell `$procdff$12363' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1179'.
  created $dff cell `$procdff$12364' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1175'.
  created $adff cell `$procdff$12365' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1168'.
  created $dff cell `$procdff$12366' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1164'.
  created $adff cell `$procdff$12367' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1157'.
  created $dff cell `$procdff$12368' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1154'.
  created $adff cell `$procdff$12369' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1151'.
  created $dff cell `$procdff$12370' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1148'.
  created $adff cell `$procdff$12371' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1145'.
  created $dff cell `$procdff$12372' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1143'.
  created $dff cell `$procdff$12373' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1141'.
  created $dff cell `$procdff$12374' with positive edge clock.
Creating register for signal `\prescaler.\prescaler_cnt' using process `\prescaler.$proc$../../common/hdl/prescaler.v:14$968'.
  created $adff cell `$procdff$12375' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.\rstn_sq' using process `$paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:91$2314'.
  created $adff cell `$procdff$12376' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1877'.
  created $adff cell `$procdff$12377' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1877'.
  created $adff cell `$procdff$12378' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1877'.
  created $adff cell `$procdff$12379' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1877'.
  created $adff cell `$procdff$12380' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1877'.
  created $adff cell `$procdff$12381' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1877'.
  created $adff cell `$procdff$12382' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1877'.
  created $adff cell `$procdff$12383' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1877'.
  created $adff cell `$procdff$12384' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1877'.
  created $adff cell `$procdff$12385' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1877'.
  created $adff cell `$procdff$12386' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\delay_cnt_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1863'.
  created $adff cell `$procdff$12387' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1863'.
  created $adff cell `$procdff$12388' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1863'.
  created $adff cell `$procdff$12389' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_data_ack_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1863'.
  created $adff cell `$procdff$12390' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\genblk1.u_ltx4_async_data.in_iready_mask_q' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:250$2683'.
  created $adff cell `$procdff$12391' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\genblk1.u_ltx4_async_data.in_data_q' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:250$2683'.
  created $adff cell `$procdff$12392' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\genblk1.u_ltx4_async_data.in_iready_sq' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:250$2683'.
  created $adff cell `$procdff$12393' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\in_fifo_q' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2646'.
  created $adff cell `$procdff$12394' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\in_last_q' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2646'.
  created $adff cell `$procdff$12395' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\delay_in_cnt_q' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2646'.
  created $adff cell `$procdff$12396' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\genblk1.u_ltx4_async_data.in_ovalid_sq' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2646'.
  created $adff cell `$procdff$12397' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\genblk1.u_ltx4_async_data.in_ovalid_mask_q' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2646'.
  created $adff cell `$procdff$12398' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$bitselwrite$mask$../../../usb_cdc/in_fifo.v:235$2606' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2646'.
  created $adff cell `$procdff$12399' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$bitselwrite$data$../../../usb_cdc/in_fifo.v:235$2607' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2646'.
  created $adff cell `$procdff$12400' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$lookahead\in_fifo_q$2645' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2646'.
  created $adff cell `$procdff$12401' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\in_first_q' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2629'.
  created $adff cell `$procdff$12402' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\in_first_qq' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2629'.
  created $adff cell `$procdff$12403' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\in_req_q' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2611'.
  created $adff cell `$procdff$12404' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\in_state_q' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2611'.
  created $adff cell `$procdff$12405' with positive edge clock and negative level reset.
Creating register for signal `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.\in_valid_q' using process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2611'.
  created $adff cell `$procdff$12406' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\genblk1.u_ltx4_async_data.out_ovalid_mask_q' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:254$2597'.
  created $adff cell `$procdff$12407' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\genblk1.u_ltx4_async_data.out_ovalid_sq' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:254$2597'.
  created $adff cell `$procdff$12408' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_first_q' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2576'.
  created $adff cell `$procdff$12409' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_full_q' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2576'.
  created $adff cell `$procdff$12410' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\delay_out_cnt_q' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2576'.
  created $adff cell `$procdff$12411' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\genblk1.u_ltx4_async_data.out_iready_sq' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2576'.
  created $adff cell `$procdff$12412' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\genblk1.u_ltx4_async_data.out_iready_mask_q' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2576'.
  created $adff cell `$procdff$12413' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\genblk1.u_ltx4_async_data.out_data_q' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2576'.
  created $adff cell `$procdff$12414' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_state_q' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2545'.
  created $adff cell `$procdff$12415' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_fifo_q' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2545'.
  created $adff cell `$procdff$12416' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_last_q' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2545'.
  created $adff cell `$procdff$12417' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_last_qq' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2545'.
  created $adff cell `$procdff$12418' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.\out_nak_q' using process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2545'.
  created $adff cell `$procdff$12419' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2337'.
  created $adff cell `$procdff$12420' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\state_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2337'.
  created $adff cell `$procdff$12421' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\byte_cnt_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2337'.
  created $adff cell `$procdff$12422' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\max_length_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2337'.
  created $adff cell `$procdff$12423' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_dir_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2337'.
  created $adff cell `$procdff$12424' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\class_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2337'.
  created $adff cell `$procdff$12425' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\rec_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2337'.
  created $adff cell `$procdff$12426' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\req_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2337'.
  created $adff cell `$procdff$12427' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2337'.
  created $adff cell `$procdff$12428' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_qq' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2337'.
  created $adff cell `$procdff$12429' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_endp_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2337'.
  created $adff cell `$procdff$12430' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_qq' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2328'.
  created $adff cell `$procdff$12431' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_req_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2328'.
  created $adff cell `$procdff$12432' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\usb_reset_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2328'.
  created $adff cell `$procdff$12433' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.\u_async_app_rstn.app_rstn_sq' using process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$2318'.
  created $adff cell `$procdff$12434' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1434'.
  created $adff cell `$procdff$12435' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1434'.
  created $adff cell `$procdff$12436' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1434'.
  created $adff cell `$procdff$12437' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1434'.
  created $adff cell `$procdff$12438' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1434'.
  created $adff cell `$procdff$12439' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1434'.
  created $adff cell `$procdff$12440' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1434'.
  created $adff cell `$procdff$12441' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_pu_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1434'.
  created $adff cell `$procdff$12442' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_en_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1434'.
  created $adff cell `$procdff$12443' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1405'.
  created $adff cell `$procdff$12444' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1393'.
  created $adff cell `$procdff$12445' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dn_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1393'.
  created $adff cell `$procdff$12446' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1375'.
  created $adff cell `$procdff$12447' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1375'.
  created $adff cell `$procdff$12448' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1375'.
  created $adff cell `$procdff$12449' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1375'.
  created $adff cell `$procdff$12450' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1375'.
  created $adff cell `$procdff$12451' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_valid_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1375'.
  created $adff cell `$procdff$12452' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1365'.
  created $adff cell `$procdff$12453' with positive edge clock and negative level reset.

11.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

11.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1216'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1213'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1213'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1212'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1206'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1206'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1205'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1202'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1202'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1201'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1195'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1195'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1194'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1192'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1191'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1189'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1189'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1188'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1186'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1185'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1183'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1183'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1182'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1181'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1181'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1180'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1179'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1178'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1175'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1175'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1174'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1168'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1168'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1167'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1164'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1164'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1163'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1157'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1157'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1156'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1154'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1153'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1151'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1151'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1150'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1148'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1147'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1145'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1145'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1144'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1143'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1143'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1142'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1141'.
Removing empty process `prescaler.$proc$../../common/hdl/prescaler.v:14$968'.
Removing empty process `$paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:91$2314'.
Found and cleaned up 76 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1879'.
Found and cleaned up 1 empty switch in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1877'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1877'.
Found and cleaned up 3 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1863'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1863'.
Found and cleaned up 2 empty switches in `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:250$2683'.
Removing empty process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:250$2683'.
Found and cleaned up 4 empty switches in `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2646'.
Removing empty process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:219$2646'.
Found and cleaned up 5 empty switches in `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2629'.
Removing empty process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2629'.
Found and cleaned up 6 empty switches in `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2611'.
Removing empty process `$paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2611'.
Found and cleaned up 2 empty switches in `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:254$2597'.
Removing empty process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:254$2597'.
Found and cleaned up 4 empty switches in `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2576'.
Removing empty process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:220$2576'.
Found and cleaned up 5 empty switches in `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2547'.
Removing empty process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2547'.
Found and cleaned up 1 empty switch in `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2545'.
Removing empty process `$paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2545'.
Found and cleaned up 88 empty switches in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2339'.
Removing empty process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$2339'.
Found and cleaned up 1 empty switch in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2337'.
Removing empty process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$2337'.
Found and cleaned up 2 empty switches in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2328'.
Removing empty process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2328'.
Removing empty process `$paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$2318'.
Found and cleaned up 15 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1450'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1450'.
Found and cleaned up 11 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1434'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1434'.
Found and cleaned up 2 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1405'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1405'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1395'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1395'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1393'.
Found and cleaned up 9 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1377'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1377'.
Found and cleaned up 1 empty switch in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1375'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1375'.
Found and cleaned up 2 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1365'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1365'.
Cleaned up 261 empty switches.

11.3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
Optimizing module prescaler.
Optimizing module $paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.
<suppressed ~7 debug messages>
Optimizing module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
<suppressed ~150 debug messages>
Optimizing module $paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.
<suppressed ~28 debug messages>
Optimizing module $paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.
<suppressed ~26 debug messages>
Optimizing module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
<suppressed ~101 debug messages>
Optimizing module $paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.
Optimizing module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~24 debug messages>
Optimizing module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~23 debug messages>

11.4. Executing FLATTEN pass (flatten design).
Deleting now unused module prescaler.
Deleting now unused module $paramod$ed9844027b865a4df645a5589814a32cc8ebc37e\usb_cdc.
Deleting now unused module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Deleting now unused module $paramod$df3e59cc16b00999b954ab35cbb9ef766f0177af\in_fifo.
Deleting now unused module $paramod$9cbdd02b04277d9536affe98e8039a3abc98b848\out_fifo.
Deleting now unused module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Deleting now unused module $paramod$7c226d7af8d3361fb8b262ffae9c2d69defa7e11\bulk_endp.
Deleting now unused module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~9 debug messages>

11.5. Executing TRIBUF pass.

11.6. Executing DEMINOUT pass (demote inout ports to input or output).

11.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~32 debug messages>

11.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 433 unused cells and 3343 unused wires.
<suppressed ~448 debug messages>

11.9. Executing CHECK pass (checking for obvious problems).
Checking module loopback...
Found and reported 0 problems.

11.10. Executing OPT pass (performing simple optimizations).

11.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~2454 debug messages>
Removed a total of 818 cells.

11.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6853: \u_usb_cdc.u_bulk_endp.u_in_fifo.in_state_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6856: \u_usb_cdc.u_bulk_endp.u_in_fifo.in_state_q -> 1'0
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11913: \u_usb_cdc.u_sie.u_phy_rx.cnt_q -> { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [17:6] 1'1 \u_usb_cdc.u_sie.u_phy_rx.cnt_q [4:3] 1'1 \u_usb_cdc.u_sie.u_phy_rx.cnt_q [1:0] }
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7076.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7079.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7086.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7089.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7091.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7094.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7097.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7104.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7106.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7109.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7112.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7125.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7127.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7130.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7133.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7135.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7137.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7140.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7143.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7156.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7158.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7161.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7164.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7166.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7168.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7171.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7174.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7186.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7189.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7192.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7194.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7196.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7199.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7202.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7214.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7217.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7220.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7222.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7224.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7227.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7230.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7242.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7245.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7247.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7249.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7252.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7255.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7267.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7270.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7272.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7274.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7277.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7280.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7288.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7291.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7293.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7295.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7298.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7301.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7310.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7312.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7315.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7317.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7319.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7322.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7325.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7333.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7336.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7338.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7340.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6907.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7343.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7346.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7354.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7356.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7358.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6910.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7361.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7364.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7372.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7374.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7376.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6913.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7379.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7382.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7390.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7392.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7394.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7397.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7400.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7408.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7410.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7412.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6919.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7415.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7418.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7425.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7427.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6922.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7430.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7433.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7440.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7442.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7445.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7448.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7455.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7457.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6928.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7460.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7463.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7470.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7472.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6931.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7475.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7478.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7484.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7487.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7490.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7496.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6955.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7499.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7502.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7508.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6958.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7511.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7514.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7520.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7523.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7526.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7532.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6964.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7535.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7538.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7550.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6967.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7552.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7554.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7557.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7560.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7562.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7565.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7567.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7570.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7573.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7585.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6973.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7587.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7589.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7592.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7595.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7597.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7600.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7602.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6976.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7605.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7608.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7621.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7623.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7625.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7628.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7631.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7633.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7636.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7638.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6982.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7641.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7644.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6985.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7655.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7657.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7660.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7663.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7665.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7668.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7670.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6991.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7673.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7676.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7688.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7690.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7693.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7696.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7698.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7701.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7703.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6997.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7706.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7709.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7003.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7720.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7722.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7725.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7728.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7730.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7733.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7735.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7738.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7741.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7021.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7752.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7754.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7757.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7760.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7762.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7765.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7767.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7027.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7770.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7773.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7782.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7785.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7788.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7790.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7793.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7795.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7798.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7801.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7810.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7813.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7816.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7818.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7821.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7823.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7826.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7829.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7838.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7841.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7844.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7846.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7849.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7851.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7854.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7857.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7866.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7869.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7872.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7874.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7877.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7879.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7882.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7885.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7894.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7897.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7900.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7902.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7905.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7907.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7910.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7913.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7922.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7925.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7927.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7930.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7932.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7935.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7938.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7947.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7950.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7952.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7955.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7957.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7960.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7963.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7972.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7975.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7977.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7980.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7982.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7985.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7988.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7997.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8000.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8002.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8005.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8007.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8010.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8013.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8022.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8025.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8027.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8030.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8032.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8035.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8038.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8047.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8050.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8052.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8055.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8057.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8060.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8063.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8072.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8075.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8077.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8080.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8082.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8085.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8088.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8097.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8100.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8102.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8105.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8107.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8110.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8113.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8122.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8124.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8127.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8129.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8132.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8135.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8144.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8146.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8149.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8151.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8154.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8157.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8166.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8168.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8171.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8173.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8176.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8179.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8188.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8190.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8193.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8195.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8198.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8201.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8210.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8212.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8215.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8217.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8220.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8223.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8232.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8234.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8237.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8239.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8242.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8245.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8254.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8256.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8259.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8261.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8264.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8267.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8276.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8278.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8281.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8283.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8286.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8289.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8297.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8300.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8302.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8305.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8308.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8316.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8319.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8321.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8324.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8327.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8335.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8338.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8340.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8343.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8346.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8354.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8357.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8359.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8362.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8365.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8373.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8376.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8378.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8381.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8384.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8392.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8395.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8397.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8400.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8403.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8411.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8414.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8416.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8419.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8422.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8430.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8433.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8435.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8438.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8441.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8449.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8451.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8454.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8457.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8465.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8467.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8470.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8473.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8481.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8483.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8486.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8489.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8497.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8499.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8502.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8505.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8513.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8515.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8518.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8521.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8529.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8531.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8534.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8537.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8545.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8547.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8550.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8553.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8561.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8563.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8566.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8569.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8579.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8581.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8583.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8585.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8588.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8591.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8602.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8604.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8606.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8608.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8611.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8614.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8626.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8628.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8630.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8632.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8635.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8638.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8651.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8653.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8655.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8657.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8660.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8663.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8677.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8679.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8681.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8683.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8686.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8689.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8704.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8706.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8708.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8710.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8713.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8716.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8732.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8734.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8736.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8738.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8741.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8744.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8758.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8760.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8762.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8765.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8768.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8781.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8783.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8785.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8788.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8791.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8802.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8804.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8806.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8808.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8811.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8814.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8826.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8828.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8830.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8832.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8835.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8838.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8851.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8853.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8855.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8857.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8860.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8863.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8877.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8879.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8881.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8883.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8886.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8889.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8904.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8906.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8908.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8910.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8913.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8916.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8932.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8934.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8936.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8938.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8941.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8944.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8961.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8963.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8965.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8967.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8970.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8973.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8988.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8990.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8992.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8995.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8998.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9012.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9014.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9016.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9019.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9022.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9034.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9036.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9038.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9040.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9043.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9046.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9059.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9061.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9063.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9065.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9068.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9071.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9085.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9087.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9089.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9091.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9094.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9097.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9112.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9114.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9116.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9118.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9121.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9124.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9140.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9142.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9144.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9146.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9149.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9152.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9169.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9171.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9173.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9175.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9178.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9181.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9199.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9201.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9203.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9205.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9208.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9211.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9228.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9230.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9232.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9235.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9238.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9251.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9253.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9255.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9257.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9260.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9263.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9277.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10007.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9279.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9281.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9283.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10009.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9286.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9289.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9304.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9306.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10011.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9308.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9310.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10013.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9313.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9316.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9332.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9334.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10016.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9336.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9338.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10019.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9341.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9344.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9361.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10040.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9363.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9365.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9367.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10042.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9370.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9373.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9391.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9393.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10044.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9395.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9397.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10046.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9400.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9403.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9422.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9424.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10049.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9426.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9428.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10052.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9431.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9434.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7065.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9452.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10072.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9454.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9456.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9459.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9462.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9476.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10074.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9478.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10076.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9480.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9482.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9485.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9488.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9503.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10079.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9505.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10082.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9507.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9509.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9512.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9515.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9531.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9533.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10096.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9535.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9537.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9540.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9543.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9560.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10098.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9562.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10100.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9564.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9566.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9569.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9572.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9591.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9593.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10103.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9595.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10106.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9597.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9599.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9602.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9605.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9623.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9625.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10121.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9627.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9629.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9632.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9635.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9654.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10123.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9656.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10125.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9658.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9660.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9663.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9666.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9686.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10128.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9688.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10131.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9690.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9692.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9695.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9698.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10148.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10150.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10152.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10154.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10156.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9717.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10159.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9719.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9721.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10162.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9724.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9727.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9743.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9745.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9747.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10180.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9749.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9751.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9754.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9757.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9773.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9775.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10182.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9777.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10184.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9779.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9781.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10186.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9784.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9787.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9802.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9804.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10188.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9806.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9808.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10190.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9811.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9814.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9829.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9831.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10193.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9833.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9835.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10196.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9838.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9841.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9857.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9859.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10215.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9861.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9863.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9866.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9869.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9885.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10217.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9887.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10219.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9889.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9891.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10221.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9894.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9897.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9914.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9916.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10223.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9918.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9920.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10225.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9923.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9926.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9944.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9946.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10228.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9948.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9950.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10231.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9953.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9956.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9975.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9977.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10251.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9979.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9981.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9984.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9987.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10253.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10255.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10257.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10259.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10261.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10264.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10267.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10288.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10290.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10292.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10294.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10296.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10298.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10301.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10304.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10326.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10328.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10330.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10332.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10334.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10336.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10339.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7068.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10342.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10365.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10367.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10369.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10371.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10373.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10375.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10378.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10381.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10405.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7071.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7073.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10407.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2826.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10409.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10411.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2838.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10413.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10415.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10418.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10421.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2923.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2926.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2934.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6744.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2937.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6747.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2951.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2961.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2964.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2966.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2969.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2979.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2982.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2984.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6771.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2987.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$2997.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3000.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3002.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3005.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3015.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3017.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3020.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3030.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3032.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3035.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3045.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3047.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10444.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3050.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3060.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3062.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10446.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3065.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3074.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10448.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3077.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3086.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3089.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3098.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10450.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3101.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3110.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10452.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3113.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3126.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10455.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10458.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10474.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10476.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10478.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3237.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3239.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3242.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3244.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10480.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3247.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3260.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3262.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3265.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3267.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3270.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3328.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3331.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3333.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10483.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3336.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3388.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3391.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3393.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10486.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3396.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3408.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3411.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3413.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3416.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10501.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3488.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3491.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3493.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3496.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3542.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3544.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10503.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3547.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3559.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3561.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10505.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3564.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3576.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3578.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3581.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3627.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3629.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10508.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3632.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3644.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3646.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10511.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3649.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10527.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10529.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10531.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10534.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10537.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3796.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3799.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3922.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3925.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3936.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3939.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3950.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3953.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3964.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3967.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3978.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3981.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10552.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10554.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10557.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4104.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10560.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4107.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4117.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4120.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4122.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4125.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4142.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4144.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4147.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4149.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4151.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4153.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4156.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4173.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4175.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4178.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4180.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4182.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4184.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10575.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4187.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4203.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4206.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4208.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4210.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4212.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10577.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4215.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4231.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4234.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4236.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4238.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4240.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4243.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4259.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4262.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4264.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4266.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4268.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10580.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4271.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4287.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4290.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4292.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4294.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4296.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10583.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4299.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4315.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4317.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4319.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4321.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4324.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4340.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4342.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4344.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4346.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4349.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4365.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4367.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4369.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4371.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10598.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4374.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4390.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4392.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4394.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4396.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10600.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4399.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4414.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4416.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4418.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4421.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4436.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4438.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4440.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10603.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4443.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4458.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4460.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4462.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10606.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4465.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4480.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4482.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4484.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4487.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4502.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4504.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4506.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4509.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4524.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4526.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4528.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10621.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4531.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4546.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4548.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4550.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10623.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4553.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4567.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4569.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4572.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4586.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4588.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10626.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4591.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4605.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4607.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10629.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4610.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4624.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4626.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4629.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4643.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4645.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4648.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4662.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4664.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10640.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4667.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4681.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4683.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10642.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4686.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10645.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10648.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10661.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10663.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10666.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10669.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4908.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4911.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4924.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4927.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4940.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10678.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4943.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4956.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10680.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4959.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4972.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4975.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4988.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10683.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4991.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5004.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10686.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5007.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5104.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5106.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5109.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5111.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5113.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5115.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5118.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10699.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5191.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5225.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10701.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5228.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5242.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5245.
    dead port 1/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5262.
    dead port 2/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5262.
    dead port 3/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5262.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5266.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5268.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10704.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5271.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5289.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5291.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10707.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5293.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5295.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5298.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5316.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5318.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10714.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5320.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5322.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5325.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5343.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5345.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10717.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5347.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5349.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10720.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5352.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5471.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5473.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5475.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10727.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5478.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5495.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5497.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5499.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10730.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5502.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5519.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10733.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5521.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5523.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5526.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5543.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10740.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5545.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5547.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5550.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5569.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5571.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10743.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5573.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5575.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10746.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5578.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5596.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5598.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5600.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10753.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5603.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5622.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5624.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5626.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10756.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5629.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10759.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10766.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5647.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5649.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5652.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10769.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5710.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5712.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10772.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5715.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5731.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5733.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10779.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5736.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5752.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5754.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10782.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5757.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5808.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10785.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5811.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5826.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5829.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5844.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10792.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5847.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5862.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5865.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5880.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10795.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5883.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5899.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5902.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5919.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5922.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10798.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10805.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10808.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10811.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10818.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5938.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10821.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5986.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10824.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6315.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10831.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6324.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10834.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10837.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6334.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10844.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10847.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10850.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6344.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10857.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6359.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10860.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10863.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6372.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6383.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10870.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6394.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10873.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6403.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6415.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10876.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6418.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6426.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6429.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10883.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10886.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10889.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6441.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10896.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6454.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6467.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10899.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6480.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10902.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10909.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6491.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6507.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6509.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6512.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10912.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10915.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10922.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10925.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10932.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10935.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10942.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10945.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10952.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10955.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10961.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10964.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11283.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11290.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11299.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11302.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11305.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11308.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11310.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11319.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11322.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11325.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11328.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11330.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10971.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11339.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11342.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11345.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11348.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11350.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10974.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11359.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11362.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11365.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11367.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11376.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11379.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11382.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11384.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11393.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11396.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11399.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11402.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11404.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10981.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11413.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11416.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11419.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11422.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11424.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10984.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11433.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11436.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11439.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11441.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11450.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11453.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11456.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11458.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11467.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11470.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11473.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11476.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11478.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10991.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11487.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11490.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11493.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11495.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10994.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11504.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11507.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11509.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11518.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11521.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11523.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11532.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11535.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11537.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11001.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11546.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11549.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11551.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11004.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11561.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11563.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11566.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11568.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11578.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11580.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11583.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11585.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11595.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11597.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11600.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11602.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11011.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11611.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11614.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11616.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11014.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11625.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11628.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11630.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11639.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11642.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11644.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11653.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11655.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11021.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11664.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11666.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11024.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11675.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11677.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11686.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11688.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11696.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11031.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11704.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11034.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11712.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11720.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11730.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11733.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11735.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11745.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11748.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11750.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11041.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11760.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11763.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11765.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11044.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11775.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11777.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11787.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11789.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11799.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11801.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11051.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11811.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11813.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11054.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11822.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11831.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11840.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11849.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11061.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11859.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11064.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11072.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11075.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11082.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11085.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11091.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11956.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11959.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11965.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11097.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11103.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11109.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11115.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11973.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11121.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11976.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11981.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11984.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11989.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11127.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11992.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11999.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12001.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12004.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12011.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12013.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12016.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12023.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12025.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11133.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12028.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12035.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12037.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12040.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12046.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11139.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12049.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12055.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12058.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12064.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11145.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12067.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12073.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12076.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12084.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12086.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12089.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12097.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12099.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11151.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12102.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12109.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12111.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12114.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12122.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12124.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11157.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12127.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12135.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12137.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12140.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12148.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12150.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11163.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12153.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12160.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12163.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12170.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11169.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12173.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12180.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12183.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12190.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11175.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12193.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12200.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12203.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12210.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11181.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12213.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12221.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12224.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12232.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11187.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12235.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12243.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12246.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12254.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11193.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12257.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12265.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12273.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12281.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12289.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12297.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12305.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12311.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12317.
Removed 1510 multiplexer ports.
<suppressed ~161 debug messages>

11.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$5187: $auto$opt_reduce.cc:134:opt_mux$12457
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6311: $auto$opt_reduce.cc:134:opt_mux$12459
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6327: $auto$opt_reduce.cc:134:opt_mux$12461
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6434: { $flatten\u_usb_cdc.\u_sie.$procmux$3123_CMP $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$1868_Y $auto$opt_reduce.cc:134:opt_mux$12463 $flatten\u_usb_cdc.\u_sie.$procmux$2847_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$3121: $auto$opt_reduce.cc:134:opt_mux$12465
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11869: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11311_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1420_Y $auto$opt_reduce.cc:134:opt_mux$12467 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12259: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12087_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12002_CMP $auto$opt_reduce.cc:134:opt_mux$12469 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12299: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12087_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12002_CMP $auto$opt_reduce.cc:134:opt_mux$12471 }
  Optimizing cells in module \loopback.
Performed a total of 8 changes.

11.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~162 debug messages>
Removed a total of 54 cells.

11.10.6. Executing OPT_DFF pass (perform DFF optimizations).

11.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 2369 unused wires.
<suppressed ~1 debug messages>

11.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.10.9. Rerunning OPT passes. (Maybe there is more to do..)

11.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~169 debug messages>

11.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10064: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10041_CMP $auto$opt_reduce.cc:134:opt_mux$12473 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10066_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10065_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8751: $auto$opt_reduce.cc:134:opt_mux$12475
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8981: { $auto$opt_reduce.cc:134:opt_mux$12479 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10067_CMP $auto$opt_reduce.cc:134:opt_mux$12477 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9220: $auto$opt_reduce.cc:134:opt_mux$12481
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9444: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10041_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10068_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10067_CMP $auto$opt_reduce.cc:134:opt_mux$12483 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9709: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10069_CMP $auto$opt_reduce.cc:134:opt_mux$12485 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$5643: { $flatten\u_usb_cdc.\u_sie.$procmux$5265_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5264_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12283: { $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2288_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12002_CMP $auto$opt_reduce.cc:134:opt_mux$12487 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12299: { $auto$opt_reduce.cc:134:opt_mux$12489 $auto$opt_reduce.cc:134:opt_mux$12469 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$12480: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10068_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10067_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10066_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10065_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10041_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10008_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:708$2520_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:707$2516_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$12482: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10066_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10065_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10008_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:708$2520_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:707$2516_Y }
  Optimizing cells in module \loopback.
Performed a total of 11 changes.

11.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

11.10.13. Executing OPT_DFF pass (perform DFF optimizations).

11.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

11.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.10.16. Rerunning OPT passes. (Maybe there is more to do..)

11.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~169 debug messages>

11.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

11.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.10.20. Executing OPT_DFF pass (perform DFF optimizations).

11.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

11.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.10.23. Finished OPT passes. (There is nothing left to do.)

11.11. Executing FSM pass (extract and optimize FSM).

11.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register loopback.u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q.
Not marking loopback.u_usb_cdc.u_ctrl_endp.dev_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register loopback.u_usb_cdc.u_ctrl_endp.req_q.
Found FSM state register loopback.u_usb_cdc.u_ctrl_endp.state_q.
Found FSM state register loopback.u_usb_cdc.u_sie.phy_state_q.
Found FSM state register loopback.u_usb_cdc.u_sie.u_phy_rx.rx_state_q.
Found FSM state register loopback.u_usb_cdc.u_sie.u_phy_tx.tx_state_q.

11.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$12415
  root of input selection tree: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_bulk_endp.u_in_fifo.out_ready_i
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2559_Y
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2558_Y
  ctrl inputs: { \u_usb_cdc.u_sie.out_err_q \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2559_Y \u_usb_cdc.u_bulk_endp.u_in_fifo.out_ready_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2558_Y }
  transition:       2'00 4'---0 ->       2'00 3'000
  transition:       2'00 4'00-1 ->       2'00 3'000
  transition:       2'00 4'0101 ->       2'01 3'010
  transition:       2'00 4'0111 ->       2'10 3'100
  transition:       2'00 4'1--1 ->       2'00 3'000
  transition:       2'10 4'---0 ->       2'10 3'101
  transition:       2'10 4'00-1 ->       2'00 3'001
  transition:       2'10 4'0101 ->       2'01 3'011
  transition:       2'10 4'0111 ->       2'10 3'101
  transition:       2'10 4'1--1 ->       2'00 3'001
  transition:       2'01 4'---0 ->       2'01 3'010
  transition:       2'01 4'00-1 ->       2'00 3'000
  transition:       2'01 4'0101 ->       2'01 3'010
  transition:       2'01 4'0111 ->       2'10 3'100
  transition:       2'01 4'1--1 ->       2'00 3'000
Extracting FSM `\u_usb_cdc.u_ctrl_endp.req_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12427
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10014_CMP
  found ctrl input: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10544_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10545_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10546_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10547_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10548_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10010_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10153_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10528_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$12475
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:435$2395_Y
  found state code: 4'1011
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$12477
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10067_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$12479
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:603$2486_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:591$2481_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$12481
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$12483
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10068_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10041_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:529$2459_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:525$2437_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:510$2429_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10069_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:459$2404_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:481$2410_Y
  found state code: 4'0101
  found state code: 4'0100
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10065_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10066_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$12473
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:457$2403_Y
  found ctrl input: \u_usb_cdc.u_sie.data_q [15]
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:431$2392_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:384$2351_Y
  found ctrl input: \u_usb_cdc.u_ctrl_endp.class_q
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10181_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10216_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10289_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10327_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10366_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:412$2379_Y
  found state code: 4'1001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:408$2374_Y
  found state code: 4'1000
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:404$2371_Y
  found state code: 4'0111
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:400$2368_Y
  found state code: 4'0110
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:392$2358_Y
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:392$2360_Y
  found state code: 4'0010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:388$2355_Y
  found state code: 4'0001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:419$2388_Y
  found state code: 4'1010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:377$2350_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:384$2351_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$2507_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:707$2516_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:708$2520_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10008_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10041_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10065_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10066_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10067_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10068_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10069_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_mux$12473 \u_usb_cdc.setup $auto$opt_reduce.cc:134:opt_mux$12475 $auto$opt_reduce.cc:134:opt_mux$12477 $auto$opt_reduce.cc:134:opt_mux$12479 $auto$opt_reduce.cc:134:opt_mux$12481 $auto$opt_reduce.cc:134:opt_mux$12483 \u_usb_cdc.u_sie.out_err_q \u_usb_cdc.u_sie.data_q [15] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10548_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10547_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10546_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10545_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10544_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10528_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10366_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10327_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10289_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10216_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10181_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10153_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10014_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10010_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:603$2486_Y $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:591$2481_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:529$2459_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:525$2437_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:510$2429_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:481$2410_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:459$2404_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:457$2403_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:435$2395_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:431$2392_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:419$2388_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:412$2379_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:408$2374_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:404$2371_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:400$2368_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:392$2360_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:392$2358_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:388$2355_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:377$2350_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.class_q \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10069_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10068_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10067_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10066_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10065_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10041_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10008_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:708$2520_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:707$2516_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$2507_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:384$2351_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] }
  transition:     4'0000 45'------------------------------------------0-- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-0-----0-------------0--------------------1-- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-0-----0-------------1--------------------1-0 ->     4'0000 15'000000000010000
  transition:     4'0000 45'-0-----0-000000-----010-------------------1-1 ->     4'0000 15'000000000010000
  transition:     4'0000 45'-0-----0------1------1-------------------01-1 ->     4'0000 15'000000000010000
  transition:     4'0000 45'-0-----0------1------1-------------------11-1 ->     4'1011 15'000000000011011
  transition:     4'0000 45'-0-----0-------0000011-------00-----------101 ->     4'1011 15'000000000011011
  transition:     4'0000 45'-0-----0------------11-------1----------0-101 ->     4'1011 15'000000000011011
  transition:     4'0000 45'-0-----0------------11-------1----------1-101 ->     4'0001 15'000000000010001
  transition:     4'0000 45'-0-----0-------1----11----------------0---101 ->     4'1011 15'000000000011011
  transition:     4'0000 45'-0-----0-------1----11----------------1---101 ->     4'0010 15'000000000010010
  transition:     4'0000 45'-0-----0--------1---11-----------------0--101 ->     4'1011 15'000000000011011
  transition:     4'0000 45'-0-----0--------1---11-----------------1--101 ->     4'0011 15'000000000010011
  transition:     4'0000 45'-0-----0---------1--11---------------0----101 ->     4'1011 15'000000000011011
  transition:     4'0000 45'-0-----0---------1--11---------------1----101 ->     4'0110 15'000000000010110
  transition:     4'0000 45'-0-----0------------11--------1-----0-----101 ->     4'1011 15'000000000011011
  transition:     4'0000 45'-0-----0------------11--------1-----1-----101 ->     4'0111 15'000000000010111
  transition:     4'0000 45'-0-----0----------1-11-------------0------101 ->     4'1011 15'000000000011011
  transition:     4'0000 45'-0-----0----------1-11-------------1------101 ->     4'1000 15'000000000011000
  transition:     4'0000 45'-0-----0-----------111------------0-------101 ->     4'1011 15'000000000011011
  transition:     4'0000 45'-0-----0-----------111------------1-------101 ->     4'1001 15'000000000011001
  transition:     4'0000 45'-0-----0------------11-----------0--------111 ->     4'1011 15'000000000011011
  transition:     4'0000 45'-0-----0------------11-----------1--------111 ->     4'1010 15'000000000011010
  transition:     4'0000 45'-0-----0-------------11-------------------1-1 ->     4'0000 15'000000000010000
  transition:     4'0000 45'-0-----0-1-----------1--------------------1-1 ->     4'0000 15'000000000010000
  transition:     4'0000 45'-0-----0--1----------1--------------------1-1 ->     4'0000 15'000000000010000
  transition:     4'0000 45'-0-----0---1---------1--------------------1-1 ->     4'0000 15'000000000010000
  transition:     4'0000 45'-0-----0----1--------1--------------------1-1 ->     4'0000 15'000000000010000
  transition:     4'0000 45'-0-----0-----1-------1--------------------1-1 ->     4'0000 15'000000000010000
  transition:     4'0000 45'-1-----0----------------------------------1-- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-------1----------------------------------1-- ->     4'0000 15'000000000010000
  transition:     4'1000 45'------------------------------------------0-- ->     4'1000 15'000100000001000
  transition:     4'1000 45'-0-----0-------------0--------------------1-- ->     4'1000 15'000100000001000
  transition:     4'1000 45'-0-----0-------------1--------------------1-0 ->     4'1000 15'000100000001000
  transition:     4'1000 45'-0-----0-000000-----010-------------------1-1 ->     4'1000 15'000100000001000
  transition:     4'1000 45'-0-----0------1------1-------------------01-1 ->     4'0000 15'000100000000000
  transition:     4'1000 45'-0-----0------1------1-------------------11-1 ->     4'1011 15'000100000001011
  transition:     4'1000 45'-0-----0------------11--------------------1-1 ->     4'1011 15'000100000001011
  transition:     4'1000 45'-0-----00------------11-------------------1-1 ->     4'1000 15'000100000001000
  transition:     4'1000 45'-0-----01------------11-------------------1-1 ->     4'1011 15'000100000001011
  transition:     4'1000 45'-0-----0-1-----------1---------0----------1-1 ->     4'1000 15'000100000001000
  transition:     4'1000 45'-0-----0-1-----------1---------1----------1-1 ->     4'1011 15'000100000001011
  transition:     4'1000 45'-0-----0--1----------1---------0----------1-1 ->     4'1000 15'000100000001000
  transition:     4'1000 45'-0-----0--1----------1---------1----------1-1 ->     4'1011 15'000100000001011
  transition:     4'1000 45'-0-----0---1---------1---------0----------1-1 ->     4'1000 15'000100000001000
  transition:     4'1000 45'-0-----0---1---------1---------1----------1-1 ->     4'1011 15'000100000001011
  transition:     4'1000 45'-0--0--0----1--------1---------0----------1-1 ->     4'1000 15'000100000001000
  transition:     4'1000 45'-0--0--0----1--------1---------1----------1-1 ->     4'1011 15'000100000001011
  transition:     4'1000 45'-0-----0-----1-------1---------0----------1-1 ->     4'1000 15'000100000001000
  transition:     4'1000 45'-0-----0-----1-------1---------1----------1-1 ->     4'1011 15'000100000001011
  transition:     4'1000 45'-1-----0----------------------------------1-- ->     4'1000 15'000100000001000
  transition:     4'1000 45'-------1----------------------------------1-- ->     4'1000 15'000100000001000
  transition:     4'0100 45'------------------------------------------0-- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-0-----0-------------0--------------------1-- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-0-----0-------------1--------------------1-0 ->     4'0100 15'000000001000100
  transition:     4'0100 45'-0-----0-000000-----010-------------------1-1 ->     4'0100 15'000000001000100
  transition:     4'0100 45'-0-----0------1------1-------------------01-1 ->     4'0000 15'000000001000000
  transition:     4'0100 45'-0-----0------1------1-------------------11-1 ->     4'1011 15'000000001001011
  transition:     4'0100 45'-0-----0------------11--------------------1-1 ->     4'1011 15'000000001001011
  transition:     4'0100 45'-0-----0-------------11-------------------1-1 ->     4'0100 15'000000001000100
  transition:     4'0100 45'-0-----0-1-----------1--------------------1-1 ->     4'0100 15'000000001000100
  transition:     4'0100 45'-0-----0--1----------1---------0----------1-1 ->     4'0100 15'000000001000100
  transition:     4'0100 45'-0-----0--1----------1---------1----------1-1 ->     4'1011 15'000000001001011
  transition:     4'0100 45'-0-----0---1---------1---------0----------1-1 ->     4'0100 15'000000001000100
  transition:     4'0100 45'-0-----0---1---------1---------1----------1-1 ->     4'1011 15'000000001001011
  transition:     4'0100 45'-0-----0----1--------1--------------------1-1 ->     4'0100 15'000000001000100
  transition:     4'0100 45'-0-----0-----1-------1--------------------1-1 ->     4'0100 15'000000001000100
  transition:     4'0100 45'-1-----0----------------------------------1-- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-------1----------------------------------1-- ->     4'0100 15'000000001000100
  transition:     4'0010 45'------------------------------------------0-- ->     4'0010 15'000000100000010
  transition:     4'0010 45'-0-----0-------------0--------------------1-- ->     4'0010 15'000000100000010
  transition:     4'0010 45'-0-----0-------------1--------------------1-0 ->     4'0010 15'000000100000010
  transition:     4'0010 45'-0-----0-000000-----010-------------------1-1 ->     4'0010 15'000000100000010
  transition:     4'0010 45'-0-----0------1------1-------------------01-1 ->     4'0000 15'000000100000000
  transition:     4'0010 45'-0-----0------1------1-------------------11-1 ->     4'1011 15'000000100001011
  transition:     4'0010 45'-0-----0------------11--------------------1-1 ->     4'1011 15'000000100001011
  transition:     4'0010 45'-0-----0-------------11--------0----------1-1 ->     4'0010 15'000000100000010
  transition:     4'0010 45'-0-----0-------------11--------1----------1-1 ->     4'1011 15'000000100001011
  transition:     4'0010 45'-0-----0-1-----------1---------0----------1-1 ->     4'0010 15'000000100000010
  transition:     4'0010 45'-0-----0-1-----------1---------1----------1-1 ->     4'1011 15'000000100001011
  transition:     4'0010 45'-0-----0--1----------1---------0----------1-1 ->     4'0010 15'000000100000010
  transition:     4'0010 45'-0-----0--1----------1---------1----------1-1 ->     4'1011 15'000000100001011
  transition:     4'0010 45'-0-----0---1---------1---------0----------1-1 ->     4'0010 15'000000100000010
  transition:     4'0010 45'-0-----0---1---------1---------1----------1-1 ->     4'1011 15'000000100001011
  transition:     4'0010 45'-0-----0----1--------1--0-----------------1-1 ->     4'0010 15'000000100000010
  transition:     4'0010 45'-0-----0----1--------1--1-----------------1-1 ->     4'1011 15'000000100001011
  transition:     4'0010 45'-0-----0-----1-------1---------0----------1-1 ->     4'0010 15'000000100000010
  transition:     4'0010 45'-0-----0-----1-------1---------1----------1-1 ->     4'1011 15'000000100001011
  transition:     4'0010 45'-1-----0----------------------------------1-- ->     4'0010 15'000000100000010
  transition:     4'0010 45'-------1----------------------------------1-- ->     4'0010 15'000000100000010
  transition:     4'1010 45'------------------------------------------0-- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-0-----0-------------0--------------------1-- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-0-----0-------------1--------------------1-0 ->     4'1010 15'000000000001010
  transition:     4'1010 45'-0-----0-000000-----010-------------------1-1 ->     4'1010 15'000000000001010
  transition:     4'1010 45'-0-----0------1------1-------------------01-1 ->     4'0000 15'000000000000000
  transition:     4'1010 45'-0-----0------1------1-------------------11-1 ->     4'1011 15'000000000001011
  transition:     4'1010 45'-0-----0------------11--------------------1-1 ->     4'1011 15'000000000001011
  transition:     4'1010 45'-0-----0-------------11-------------------1-1 ->     4'1010 15'000000000001010
  transition:     4'1010 45'-0-----0-1-----------1--------------------1-1 ->     4'1010 15'000000000001010
  transition:     4'1010 45'-0-----0--1----------1--------------------1-1 ->     4'1010 15'000000000001010
  transition:     4'1010 45'-0-----0---1---------1--------------------1-1 ->     4'1010 15'000000000001010
  transition:     4'1010 45'-0-----0----1--------1--------------------1-1 ->     4'1010 15'000000000001010
  transition:     4'1010 45'-0-----0-----1-------1--------------------1-1 ->     4'1010 15'000000000001010
  transition:     4'1010 45'-1-----0----------------------------------1-- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-------1----------------------------------1-- ->     4'1010 15'000000000001010
  transition:     4'0110 45'------------------------------------------0-- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-0-----0-------------0--------------------1-- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-0-----0-------------1--------------------1-0 ->     4'0110 15'010000000000110
  transition:     4'0110 45'-0-----0-000000-----010-------------------1-1 ->     4'0110 15'010000000000110
  transition:     4'0110 45'-0-----0------1------1-------------------01-1 ->     4'0000 15'010000000000000
  transition:     4'0110 45'-0-----0------1------1-------------------11-1 ->     4'1011 15'010000000001011
  transition:     4'0110 45'-0-----0------------11--------------------1-1 ->     4'1011 15'010000000001011
  transition:     4'0110 45'-0-----0-------------11--------0----------1-1 ->     4'0110 15'010000000000110
  transition:     4'0110 45'-0-----0-------------11--------1----------1-1 ->     4'1011 15'010000000001011
  transition:     4'0110 45'-0-----0-1-----------1---------0----------1-1 ->     4'0110 15'010000000000110
  transition:     4'0110 45'-0-----0-1-----------1---------1----------1-1 ->     4'1011 15'010000000001011
  transition:     4'0110 45'-0-----0--1----------1----0---------------1-1 ->     4'1011 15'010000000001011
  transition:     4'0110 45'-0-----0--1----------1----1---------------1-1 ->     4'0110 15'010000000000110
  transition:     4'0110 45'-0-----0---1---------1---------0----------1-1 ->     4'0110 15'010000000000110
  transition:     4'0110 45'-0-----0---1---------1---------1----------1-1 ->     4'1011 15'010000000001011
  transition:     4'0110 45'-0-----0----1--------1--0-----------------1-1 ->     4'0110 15'010000000000110
  transition:     4'0110 45'-0-----0----1--------1--1-----------------1-1 ->     4'1011 15'010000000001011
  transition:     4'0110 45'-0-----0-----1-------1---------0----------1-1 ->     4'0110 15'010000000000110
  transition:     4'0110 45'-0-----0-----1-------1---------1----------1-1 ->     4'1011 15'010000000001011
  transition:     4'0110 45'-1-----0----------------------------------1-- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-------1----------------------------------1-- ->     4'0110 15'010000000000110
  transition:     4'0001 45'------------------------------------------0-- ->     4'0001 15'000001000000001
  transition:     4'0001 45'-0-----0-------------0--------------------1-- ->     4'0001 15'000001000000001
  transition:     4'0001 45'-0-----0-------------1--------------------1-0 ->     4'0001 15'000001000000001
  transition:     4'0001 45'-0-----0-000000-----010-------------------1-1 ->     4'0001 15'000001000000001
  transition:     4'0001 45'-0-----0------1------1-------------------01-1 ->     4'0000 15'000001000000000
  transition:     4'0001 45'-0-----0------1------1-------------------11-1 ->     4'1011 15'000001000001011
  transition:     4'0001 45'-0-----0------------11--------------------1-1 ->     4'1011 15'000001000001011
  transition:     4'0001 45'-0-----0-------------11---------0---------1-1 ->     4'1011 15'000001000001011
  transition:     4'0001 45'-0-----0-------------11---------1---------1-1 ->     4'0001 15'000001000000001
  transition:     4'0001 45'-0-----0-1-----------1---------0----------1-1 ->     4'0001 15'000001000000001
  transition:     4'0001 45'-0-----0-1-----------1---------1----------1-1 ->     4'1011 15'000001000001011
  transition:     4'0001 45'-0-----0--1----------1-----0--------------1-1 ->     4'1011 15'000001000001011
  transition:     4'0001 45'-0-----0--1----------1-----1--------------1-1 ->     4'0001 15'000001000000001
  transition:     4'0001 45'-0-----0---1---------1---------0----------1-1 ->     4'0001 15'000001000000001
  transition:     4'0001 45'-0-----0---1---------1---------1----------1-1 ->     4'1011 15'000001000001011
  transition:     4'0001 45'-0--0--0----1--------1---------0----------1-1 ->     4'0001 15'000001000000001
  transition:     4'0001 45'-0--0--0----1--------1---------1----------1-1 ->     4'1011 15'000001000001011
  transition:     4'0001 45'-0-----0-----1-------1---------0----------1-1 ->     4'0001 15'000001000000001
  transition:     4'0001 45'-0-----0-----1-------1---------1----------1-1 ->     4'1011 15'000001000001011
  transition:     4'0001 45'-1-----0----------------------------------1-- ->     4'0001 15'000001000000001
  transition:     4'0001 45'-------1----------------------------------1-- ->     4'0001 15'000001000000001
  transition:     4'1001 45'------------------------------------------0-- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-0-----0-------------0--------------------1-- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-0-----0-------------1--------------------1-0 ->     4'1001 15'000010000001001
  transition:     4'1001 45'-0-----0-000000-----010-------------------1-1 ->     4'1001 15'000010000001001
  transition:     4'1001 45'-0-----0------1------1-------------------01-1 ->     4'0000 15'000010000000000
  transition:     4'1001 45'-0-----0------1------1-------------------11-1 ->     4'1011 15'000010000001011
  transition:     4'1001 45'-0-----0------------11--------------------1-1 ->     4'1011 15'000010000001011
  transition:     4'1001 45'-0-----0-------------11------00-----------1-1 ->     4'1011 15'000010000001011
  transition:     4'1001 45'-0-----0-------------11------1------------1-1 ->     4'1001 15'000010000001001
  transition:     4'1001 45'-0-----0-------------11-------1-----------1-1 ->     4'1001 15'000010000001001
  transition:     4'1001 45'-0-----0-1-----------1---------0----------1-1 ->     4'1001 15'000010000001001
  transition:     4'1001 45'-0-----0-1-----------1---------1----------1-1 ->     4'1011 15'000010000001011
  transition:     4'1001 45'-0-----0--1----------1---------0----------1-1 ->     4'1001 15'000010000001001
  transition:     4'1001 45'-0-----0--1----------1---------1----------1-1 ->     4'1011 15'000010000001011
  transition:     4'1001 45'-0-----0---1---------1---------0----------1-1 ->     4'1001 15'000010000001001
  transition:     4'1001 45'-0-----0---1---------1---------1----------1-1 ->     4'1011 15'000010000001011
  transition:     4'1001 45'-0--0--0----1--------1---------0----------1-1 ->     4'1001 15'000010000001001
  transition:     4'1001 45'-0--0--0----1--------1---------1----------1-1 ->     4'1011 15'000010000001011
  transition:     4'1001 45'-0-----0-----1-------1---------0----------1-1 ->     4'1001 15'000010000001001
  transition:     4'1001 45'-0-----0-----1-------1---------1----------1-1 ->     4'1011 15'000010000001011
  transition:     4'1001 45'-1-----0----------------------------------1-- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-------1----------------------------------1-- ->     4'1001 15'000010000001001
  transition:     4'0101 45'------------------------------------------0-- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-0-----0-------------0--------------------1-- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-0-----0-------------1--------------------1-0 ->     4'0101 15'000000010000101
  transition:     4'0101 45'-0-----0-000000-----010-------------------1-1 ->     4'0101 15'000000010000101
  transition:     4'0101 45'-0-----0------1------1-------------------01-1 ->     4'0000 15'000000010000000
  transition:     4'0101 45'-0-----0------1------1-------------------11-1 ->     4'1011 15'000000010001011
  transition:     4'0101 45'-0-----0------------11--------------------1-1 ->     4'1011 15'000000010001011
  transition:     4'0101 45'-0-----0-------------11-------------------1-1 ->     4'0101 15'000000010000101
  transition:     4'0101 45'-0-----0-1-----------1--------------------1-1 ->     4'0101 15'000000010000101
  transition:     4'0101 45'-0-----0--1----------1---------0----------1-1 ->     4'0101 15'000000010000101
  transition:     4'0101 45'-0-----0--1----------1---------1----------1-1 ->     4'1011 15'000000010001011
  transition:     4'0101 45'-0-----0---1---------1---------0----------1-1 ->     4'0101 15'000000010000101
  transition:     4'0101 45'-0-----0---1---------1---------1----------1-1 ->     4'1011 15'000000010001011
  transition:     4'0101 45'-0-----0----1--------1--------------------1-1 ->     4'0101 15'000000010000101
  transition:     4'0101 45'-0-----0-----1-------1--------------------1-1 ->     4'0101 15'000000010000101
  transition:     4'0101 45'-1-----0----------------------------------1-- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-------1----------------------------------1-- ->     4'0101 15'000000010000101
  transition:     4'0011 45'------------------------------------------0-- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-0-----0-------------0--------------------1-- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-0-----0-------------1--------------------1-0 ->     4'0011 15'100000000000011
  transition:     4'0011 45'-0-----0-000000-----010-------------------1-1 ->     4'0011 15'100000000000011
  transition:     4'0011 45'-0-----0------1------1-------------------01-1 ->     4'0000 15'100000000000000
  transition:     4'0011 45'-0-----0------1------1-------------------11-1 ->     4'1011 15'100000000001011
  transition:     4'0011 45'-0-----0------------11--------------------1-1 ->     4'1011 15'100000000001011
  transition:     4'0011 45'-0-----0-------------11--------0----------1-1 ->     4'0011 15'100000000000011
  transition:     4'0011 45'-0-----0-------------11--------1----------1-1 ->     4'1011 15'100000000001011
  transition:     4'0011 45'-0-----0-1-----------1------00------------1-1 ->     4'1011 15'100000000001011
  transition:     4'0011 45'-0-----0-1-----------1------10------------1-1 ->     4'0101 15'100000000000101
  transition:     4'0011 45'-0-----0-1-----------1-------1------------1-1 ->     4'0100 15'100000000000100
  transition:     4'0011 45'-0-----0--1----------1--------------------1-1 ->     4'0011 15'100000000000011
  transition:     4'0011 45'-0-----0---1---------1--------------------1-1 ->     4'0011 15'100000000000011
  transition:     4'0011 45'-0-----0----1--------1--------------------1-1 ->     4'0011 15'100000000000011
  transition:     4'0011 45'-0-----0-----1-------1--------------------1-1 ->     4'0011 15'100000000000011
  transition:     4'0011 45'-1-----0----------------------------------1-- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-------1----------------------------------1-- ->     4'0011 15'100000000000011
  transition:     4'1011 45'------------------------------------------0-- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-0-----0-------------0--------------------1-- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-0-----0-------------1--------------------1-0 ->     4'1011 15'000000000101011
  transition:     4'1011 45'-0-----0-000000-----010-------------------1-1 ->     4'1011 15'000000000101011
  transition:     4'1011 45'-0-----0------1------1-------------------01-1 ->     4'0000 15'000000000100000
  transition:     4'1011 45'-0-----0------1------1-------------------11-1 ->     4'1011 15'000000000101011
  transition:     4'1011 45'-0-----0------------11--------------------1-1 ->     4'1011 15'000000000101011
  transition:     4'1011 45'-0-----0-------------11-------------------1-1 ->     4'1011 15'000000000101011
  transition:     4'1011 45'-0-----0-1-----------1--------------------1-1 ->     4'1011 15'000000000101011
  transition:     4'1011 45'-0-----0--1----------1--------------------1-1 ->     4'1011 15'000000000101011
  transition:     4'1011 45'-0-----0---1---------1--------------------1-1 ->     4'1011 15'000000000101011
  transition:     4'1011 45'-0-----0----1--------1--------------------1-1 ->     4'1011 15'000000000101011
  transition:     4'1011 45'-0-----0-----1-------1--------------------1-1 ->     4'1011 15'000000000101011
  transition:     4'1011 45'-1-----0----------------------------------1-- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-------1----------------------------------1-- ->     4'1011 15'000000000101011
  transition:     4'0111 45'------------------------------------------0-- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-0-----0-------------0--------------------1-- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-0-----0-------------1--------------------1-0 ->     4'0111 15'001000000000111
  transition:     4'0111 45'-0-----0-000000-----010-------------------1-1 ->     4'0111 15'001000000000111
  transition:     4'0111 45'-0-----0------1------1-------------------01-1 ->     4'0000 15'001000000000000
  transition:     4'0111 45'-0-----0------1------1-------------------11-1 ->     4'1011 15'001000000001011
  transition:     4'0111 45'-0-----0------------11--------------------1-1 ->     4'1011 15'001000000001011
  transition:     4'0111 45'-0-----0-------------11--------0----------1-1 ->     4'0111 15'001000000000111
  transition:     4'0111 45'-0-----0-------------11--------1----------1-1 ->     4'1011 15'001000000001011
  transition:     4'0111 45'-0-----0-1-----------1---------0----------1-1 ->     4'0111 15'001000000000111
  transition:     4'0111 45'-0-----0-1-----------1---------1----------1-1 ->     4'1011 15'001000000001011
  transition:     4'0111 45'-0-----0--1----------1---0----------------1-1 ->     4'1011 15'001000000001011
  transition:     4'0111 45'-0-----0--1----------1---1----------------1-1 ->     4'0111 15'001000000000111
  transition:     4'0111 45'-0-----0---1---------1---------0----------1-1 ->     4'0111 15'001000000000111
  transition:     4'0111 45'-0-----0---1---------1---------1----------1-1 ->     4'1011 15'001000000001011
  transition:     4'0111 45'-0-----0----1--------1-0------------------1-1 ->     4'0111 15'001000000000111
  transition:     4'0111 45'-0-----0----1--------1-1------------------1-1 ->     4'1011 15'001000000001011
  transition:     4'0111 45'-0-----0-----1-------1---------0----------1-1 ->     4'0111 15'001000000000111
  transition:     4'0111 45'-0-----0-----1-------1---------1----------1-1 ->     4'1011 15'001000000001011
  transition:     4'0111 45'-1-----0----------------------------------1-- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-------1----------------------------------1-- ->     4'0111 15'001000000000111
Extracting FSM `\u_usb_cdc.u_ctrl_endp.state_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12421
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10939_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10014_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11070_CTRL
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_dir_q
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_req_q
  found ctrl input: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: \u_usb_cdc.u_sie.in_data_ack_q
  found state code: 3'001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:706$2522_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:658$2506_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$2507_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:664$2509_Y
  found state code: 3'011
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:361$2341_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:277$2323_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:361$2341_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10014_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10939_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11070_CMP [0]
  ctrl inputs: { \u_usb_cdc.setup \u_usb_cdc.u_sie.in_data_ack_q \u_usb_cdc.u_sie.out_err_q $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11070_CTRL $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:706$2522_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:664$2509_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$2507_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:658$2506_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.in_req_q \u_usb_cdc.u_ctrl_endp.in_dir_q \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11070_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10939_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10014_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:361$2341_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:277$2323_Y }
  transition:      3'000 12'--------0--- ->      3'000 8'10010000
  transition:      3'000 12'0-0-----1--- ->      3'000 8'10010000
  transition:      3'000 12'1-0-----1--- ->      3'010 8'10010100
  transition:      3'000 12'--1-----1--- ->      3'000 8'10010000
  transition:      3'010 12'--------0--- ->      3'010 8'00110100
  transition:      3'010 12'0-0----01--0 ->      3'001 8'00110010
  transition:      3'010 12'0-0--0011-00 ->      3'011 8'00110110
  transition:      3'010 12'000--1011-00 ->      3'010 8'00110100
  transition:      3'010 12'010--1011-00 ->      3'000 8'00110000
  transition:      3'010 12'0-0---011-10 ->      3'011 8'00110110
  transition:      3'010 12'0-0---111--0 ->      3'001 8'00110010
  transition:      3'010 12'0-0-----1--1 ->      3'010 8'00110100
  transition:      3'010 12'1-0-----1--- ->      3'010 8'00110100
  transition:      3'010 12'--1-----1--- ->      3'000 8'00110000
  transition:      3'001 12'--------0--- ->      3'001 8'00000011
  transition:      3'001 12'0-0-----1--- ->      3'001 8'00000011
  transition:      3'001 12'1-0-----1--- ->      3'010 8'00000101
  transition:      3'001 12'--1-----1--- ->      3'001 8'00000011
  transition:      3'011 12'--------0--- ->      3'011 8'01010110
  transition:      3'011 12'000-----1000 ->      3'011 8'01010110
  transition:      3'011 12'010-----1000 ->      3'000 8'01010000
  transition:      3'011 12'0-0-----1001 ->      3'011 8'01010110
  transition:      3'011 12'0-0-----110- ->      3'001 8'01010010
  transition:      3'011 12'0-0-0---1-10 ->      3'011 8'01010110
  transition:      3'011 12'000-1---1010 ->      3'000 8'01010000
  transition:      3'011 12'010-1---1010 ->      3'011 8'01010110
  transition:      3'011 12'0-0-1---1110 ->      3'001 8'01010010
  transition:      3'011 12'0-0-----1-11 ->      3'001 8'01010010
  transition:      3'011 12'1-0-----1--- ->      3'010 8'01010100
  transition:      3'011 12'--1-----1--- ->      3'000 8'01010000
Extracting FSM `\u_usb_cdc.u_sie.phy_state_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.$procdff$12378
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_err
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5927_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$2847_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$2967_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$1868_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3123_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1866_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3124_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1865_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5900_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5920_CMP
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:516$2252_Y
  found state code: 4'1010
  found ctrl input: \u_usb_cdc.stall
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:485$2238_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:501$2243_Y
  found state code: 4'1001
  found ctrl input: \u_usb_cdc.u_sie.rx_valid
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:450$2155_Y
  found state code: 4'0111
  found state code: 4'0101
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:416$2076_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:417$2077_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:422$2078_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:423$2079_Y
  found state code: 4'1000
  found state code: 4'0110
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:356$1988_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5264_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5265_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:368$2003_Y
  found state code: 4'0100
  found state code: 4'0010
  found state code: 4'0001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1865_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1866_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$1868_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$2847_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$2967_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3123_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3124_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$5900_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$5920_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$5927_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6328_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6332_CMP
  ctrl inputs: { \u_usb_cdc.stall \u_usb_cdc.u_sie.u_phy_rx.rx_err $flatten\u_usb_cdc.\u_sie.$procmux$5265_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5264_CMP $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:516$2252_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:501$2243_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:485$2238_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:450$2155_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:423$2079_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:422$2078_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:417$2077_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:416$2076_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:368$2003_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:356$1988_Y \u_usb_cdc.u_sie.clk_gate \u_usb_cdc.u_sie.rx_valid }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.$procmux$6332_CMP $flatten\u_usb_cdc.\u_sie.$procmux$6328_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5927_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5920_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5900_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3124_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3123_CMP $flatten\u_usb_cdc.\u_sie.$procmux$2967_CMP $flatten\u_usb_cdc.\u_sie.$procmux$2847_CMP $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$1868_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1866_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1865_Y }
  transition:     4'0000 16'--------------0- ->     4'0000 16'0000100000000000
  transition:     4'0000 16'-0------------10 ->     4'0000 16'0000100000000000
  transition:     4'0000 16'-0------------11 ->     4'0001 16'0000100000001000
  transition:     4'0000 16'-1------------1- ->     4'0000 16'0000100000000000
  transition:     4'1000 16'--------------0- ->     4'1000 16'0000000101000000
  transition:     4'1000 16'00---00-------1- ->     4'1001 16'0000000101001000
  transition:     4'1000 16'00---10-------1- ->     4'1010 16'0000000101010000
  transition:     4'1000 16'00----1-------1- ->     4'0000 16'0000000100000000
  transition:     4'1000 16'10------------1- ->     4'0000 16'0000000100000000
  transition:     4'1000 16'-1------------1- ->     4'0000 16'0000000100000000
  transition:     4'0100 16'--------------0- ->     4'0100 16'0000001000100000
  transition:     4'0100 16'-0------------10 ->     4'0000 16'0000001000000000
  transition:     4'0100 16'-0------------11 ->     4'0101 16'0000001000101000
  transition:     4'0100 16'-1------------1- ->     4'0000 16'0000001000000000
  transition:     4'0010 16'--------------0- ->     4'0010 16'0000010000010000
  transition:     4'0010 16'-0------------10 ->     4'0000 16'0000010000000000
  transition:     4'0010 16'-0------------11 ->     4'0011 16'0000010000011000
  transition:     4'0010 16'-1------------1- ->     4'0000 16'0000010000000000
  transition:     4'1010 16'--------------0- ->     4'1010 16'0010000001010000
  transition:     4'1010 16'-0------------1- ->     4'1011 16'0010000001011000
  transition:     4'1010 16'-1------------1- ->     4'0000 16'0010000000000000
  transition:     4'0110 16'--------------0- ->     4'0110 16'0001000000110000
  transition:     4'0110 16'-0------------10 ->     4'0000 16'0001000000000000
  transition:     4'0110 16'-0------------11 ->     4'0110 16'0001000000110000
  transition:     4'0110 16'-1------------1- ->     4'0000 16'0001000000000000
  transition:     4'0001 16'--------------0- ->     4'0001 16'0000000000001001
  transition:     4'0001 16'-0-----------010 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-----------011 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-000---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-000---------111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-01----------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-01----------111 ->     4'0010 16'0000000000010001
  transition:     4'0001 16'-0-1---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-1--------0111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-0-1--------1111 ->     4'0100 16'0000000000100001
  transition:     4'0001 16'-1------------1- ->     4'0000 16'0000000000000001
  transition:     4'1001 16'--------------0- ->     4'1001 16'0000000011001000
  transition:     4'1001 16'-0--0---------1- ->     4'1001 16'0000000011001000
  transition:     4'1001 16'-0--1---------1- ->     4'1010 16'0000000011010000
  transition:     4'1001 16'-1------------1- ->     4'0000 16'0000000010000000
  transition:     4'0101 16'--------------0- ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-0-----0------10 ->     4'0000 16'0000000000000100
  transition:     4'0101 16'-0-----1------10 ->     4'0111 16'0000000000111100
  transition:     4'0101 16'-0------------11 ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-1------------1- ->     4'0000 16'0000000000000100
  transition:     4'0011 16'--------------0- ->     4'0011 16'0000000000011010
  transition:     4'0011 16'-0---------0--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0-------001--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------0101--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------1101--10 ->     4'1000 16'0000000001000010
  transition:     4'0011 16'-0--------11--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------------11 ->     4'0110 16'0000000000110010
  transition:     4'0011 16'-1------------1- ->     4'0000 16'0000000000000010
  transition:     4'1011 16'--------------0- ->     4'1011 16'0100000001011000
  transition:     4'1011 16'-0------------1- ->     4'0000 16'0100000000000000
  transition:     4'1011 16'-1------------1- ->     4'0000 16'0100000000000000
  transition:     4'0111 16'--------------0- ->     4'0111 16'1000000000111000
  transition:     4'0111 16'-0------------1- ->     4'0000 16'1000000000000000
  transition:     4'0111 16'-1------------1- ->     4'0000 16'1000000000000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_rx.rx_state_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12438
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$and$../../../usb_cdc/phy_rx.v:163$1436_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1418_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1420_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11311_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11736_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11860_CMP
  found state code: 3'100
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1421_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:215$1454_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:191$1448_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:246$1469_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:249$1470_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:218$1457_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:238$1465_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:137$1416_Y
  found state code: 3'011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:215$1456_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:219$1460_Y
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:210$1453_Y
  found state code: 3'001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11860_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11736_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11311_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1420_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1418_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_rx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:137$1416_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1421_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$and$../../../usb_cdc/phy_rx.v:163$1436_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:191$1448_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:210$1453_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:215$1454_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:215$1456_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:218$1457_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:219$1460_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:238$1465_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:246$1469_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:249$1470_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1418_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1420_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11311_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11736_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11860_CMP }
  transition:      3'000 13'0------------ ->      3'000 8'00000001
  transition:      3'000 13'1--0--------- ->      3'000 8'00000001
  transition:      3'000 13'1--1-0------- ->      3'000 8'00000001
  transition:      3'000 13'1--1-1------- ->      3'001 8'00001001
  transition:      3'100 13'0------------ ->      3'100 8'10100000
  transition:      3'100 13'1--0--------- ->      3'000 8'10000000
  transition:      3'100 13'1--1--------- ->      3'000 8'10000000
  transition:      3'010 13'0------------ ->      3'010 8'00010100
  transition:      3'010 13'1--0--------- ->      3'000 8'00000100
  transition:      3'010 13'1--10-0----00 ->      3'010 8'00010100
  transition:      3'010 13'1--10-0-0--01 ->      3'010 8'00010100
  transition:      3'010 13'1--10-0-1--01 ->      3'100 8'00100100
  transition:      3'010 13'1--10-0----1- ->      3'100 8'00100100
  transition:      3'010 13'10-11-0---0-- ->      3'100 8'00100100
  transition:      3'010 13'11-11-0---0-- ->      3'010 8'00010100
  transition:      3'010 13'1--11-0---1-- ->      3'011 8'00011100
  transition:      3'010 13'1--1--1------ ->      3'100 8'00100100
  transition:      3'001 13'0------------ ->      3'001 8'00001010
  transition:      3'001 13'1--0--------- ->      3'000 8'00000010
  transition:      3'001 13'1--1---00---- ->      3'001 8'00001010
  transition:      3'001 13'1--1---010--- ->      3'000 8'00000010
  transition:      3'001 13'1--1---011--- ->      3'010 8'00010010
  transition:      3'001 13'1--1---1----- ->      3'000 8'00000010
  transition:      3'011 13'0------------ ->      3'011 8'01011000
  transition:      3'011 13'1--0--------- ->      3'000 8'01000000
  transition:      3'011 13'1-01--------- ->      3'100 8'01100000
  transition:      3'011 13'1-11--------- ->      3'000 8'01000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_tx.tx_state_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$12447
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:116$1378_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1356_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12002_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12087_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2288_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:140$1386_Y
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2288_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12087_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12002_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1356_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q \u_usb_cdc.u_sie.u_phy_tx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:116$1378_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:140$1386_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1356_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12002_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12087_CMP $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2288_Y }
  transition:       2'00 4'-0-- ->       2'00 6'000001
  transition:       2'00 4'010- ->       2'00 6'000001
  transition:       2'00 4'110- ->       2'01 6'001001
  transition:       2'00 4'-11- ->       2'00 6'000001
  transition:       2'10 4'-0-- ->       2'10 6'010100
  transition:       2'10 4'-100 ->       2'10 6'010100
  transition:       2'10 4'0101 ->       2'11 6'011100
  transition:       2'10 4'1101 ->       2'10 6'010100
  transition:       2'10 4'-11- ->       2'10 6'010100
  transition:       2'01 4'-0-- ->       2'01 6'001010
  transition:       2'01 4'-100 ->       2'01 6'001010
  transition:       2'01 4'0101 ->       2'00 6'000010
  transition:       2'01 4'1101 ->       2'10 6'010010
  transition:       2'01 4'-11- ->       2'01 6'001010
  transition:       2'11 4'-0-- ->       2'11 6'111000
  transition:       2'11 4'-100 ->       2'11 6'111000
  transition:       2'11 4'-101 ->       2'00 6'100000
  transition:       2'11 4'-11- ->       2'11 6'111000

11.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12534' from module `\loopback'.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12527' from module `\loopback'.
  Merging pattern 13'1--0--------- and 13'1--1--------- from group (1 0 8'10000000).
  Merging pattern 13'1--1--------- and 13'1--0--------- from group (1 0 8'10000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$12513' from module `\loopback'.
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (11 0 16'1000000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (11 0 16'1000000000000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$12506' from module `\loopback'.
  Removing unused input signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11070_CTRL.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$12493' from module `\loopback'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$12473.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$12475.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$12477.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$12481.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$12483.
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$12490' from module `\loopback'.

11.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 156 unused cells and 156 unused wires.
<suppressed ~163 debug messages>

11.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$12490' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] [1].
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$12493' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:384$2351_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10067_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10069_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$12506' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:361$2341_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11070_CMP [0].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$12513' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$5900_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$5920_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12527' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [2].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12534' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [1].

11.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$12490' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$12493' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$12506' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ---1
  010 -> --1-
  001 -> -1--
  011 -> 1---
Recoding FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$12513' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12527' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12534' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

11.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$12490' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$12490 (\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q):

  Number of input signals:    4
  Number of output signals:   1
  Number of state bits:       3

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.u_in_fifo.out_ready_i
    1: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2559_Y
    2: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
    3: \u_usb_cdc.u_sie.out_err_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2558_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 1'0
      1:     0 4'00-1   ->     0 1'0
      2:     0 4'1--1   ->     0 1'0
      3:     0 4'0111   ->     1 1'0
      4:     0 4'0101   ->     2 1'0
      5:     1 4'00-1   ->     0 1'1
      6:     1 4'1--1   ->     0 1'1
      7:     1 4'---0   ->     1 1'1
      8:     1 4'0111   ->     1 1'1
      9:     1 4'0101   ->     2 1'1
     10:     2 4'00-1   ->     0 1'0
     11:     2 4'1--1   ->     0 1'0
     12:     2 4'0111   ->     1 1'0
     13:     2 4'---0   ->     2 1'0
     14:     2 4'0101   ->     2 1'0

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$12493' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.req_q$12493 (\u_usb_cdc.u_ctrl_endp.req_q):

  Number of input signals:   40
  Number of output signals:   8
  Number of state bits:      12

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
    1: \u_usb_cdc.u_ctrl_endp.class_q
    2: \u_usb_cdc.u_ctrl_endp.clk_gate
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:377$2350_Y
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:388$2355_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:392$2358_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:392$2360_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:400$2368_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:404$2371_Y
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:408$2374_Y
   10: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:412$2379_Y
   11: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:419$2388_Y
   12: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:431$2392_Y
   13: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:435$2395_Y
   14: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:457$2403_Y
   15: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:459$2404_Y
   16: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:481$2410_Y
   17: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:510$2429_Y
   18: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:525$2437_Y
   19: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:529$2459_Y
   20: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:591$2481_Y
   21: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:603$2486_Y
   22: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10010_CMP
   23: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10014_CMP
   24: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10153_CMP
   25: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10181_CMP
   26: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10216_CMP
   27: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10289_CMP
   28: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10327_CMP
   29: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10366_CMP
   30: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10528_CMP
   31: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10544_CMP
   32: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10545_CMP
   33: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10546_CMP
   34: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10547_CMP
   35: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10548_CMP
   36: \u_usb_cdc.u_sie.data_q [15]
   37: \u_usb_cdc.u_sie.out_err_q
   38: $auto$opt_reduce.cc:134:opt_mux$12479
   39: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$2507_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:707$2516_Y
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:708$2520_Y
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10008_CMP
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10041_CMP
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10065_CMP
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10066_CMP
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10068_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 40'0-0-------------1--------------------1-0   ->     0 8'00000000
      1:     0 40'0-0------1------1-------------------01-1   ->     0 8'00000000
      2:     0 40'0-0-000000-----010-------------------1-1   ->     0 8'00000000
      3:     0 40'0-0-------------11-------------------1-1   ->     0 8'00000000
      4:     0 40'0-0-----1-------1--------------------1-1   ->     0 8'00000000
      5:     0 40'0-0----1--------1--------------------1-1   ->     0 8'00000000
      6:     0 40'0-0---1---------1--------------------1-1   ->     0 8'00000000
      7:     0 40'0-0--1----------1--------------------1-1   ->     0 8'00000000
      8:     0 40'0-0-1-----------1--------------------1-1   ->     0 8'00000000
      9:     0 40'-------------------------------------0--   ->     0 8'00000000
     10:     0 40'0-0-------------0--------------------1--   ->     0 8'00000000
     11:     0 40'1-0----------------------------------1--   ->     0 8'00000000
     12:     0 40'--1----------------------------------1--   ->     0 8'00000000
     13:     0 40'0-0----------1-11-------------1------101   ->     1 8'00000000
     14:     0 40'0-0-------1----11----------------1---101   ->     3 8'00000000
     15:     0 40'0-0------------11-----------1--------111   ->     4 8'00000000
     16:     0 40'0-0---------1--11---------------1----101   ->     5 8'00000000
     17:     0 40'0-0------------11-------1----------1-101   ->     6 8'00000000
     18:     0 40'0-0-----------111------------1-------101   ->     7 8'00000000
     19:     0 40'0-0--------1---11-----------------1--101   ->     9 8'00000000
     20:     0 40'0-0------------11-------1----------0-101   ->    10 8'00000000
     21:     0 40'0-0--------1---11-----------------0--101   ->    10 8'00000000
     22:     0 40'0-0-------1----11----------------0---101   ->    10 8'00000000
     23:     0 40'0-0---------1--11---------------0----101   ->    10 8'00000000
     24:     0 40'0-0------------11--------1-----0-----101   ->    10 8'00000000
     25:     0 40'0-0----------1-11-------------0------101   ->    10 8'00000000
     26:     0 40'0-0-----------111------------0-------101   ->    10 8'00000000
     27:     0 40'0-0-------0000011-------00-----------101   ->    10 8'00000000
     28:     0 40'0-0------------11-----------0--------111   ->    10 8'00000000
     29:     0 40'0-0------1------1-------------------11-1   ->    10 8'00000000
     30:     0 40'0-0------------11--------1-----1-----101   ->    11 8'00000000
     31:     1 40'0-0------1------1-------------------01-1   ->     0 8'01000000
     32:     1 40'0-0-------------1--------------------1-0   ->     1 8'01000000
     33:     1 40'0-0-----1-------1---------0----------1-1   ->     1 8'01000000
     34:     1 40'000----1--------1---------0----------1-1   ->     1 8'01000000
     35:     1 40'0-0---1---------1---------0----------1-1   ->     1 8'01000000
     36:     1 40'0-0--1----------1---------0----------1-1   ->     1 8'01000000
     37:     1 40'0-0-1-----------1---------0----------1-1   ->     1 8'01000000
     38:     1 40'0-0-000000-----010-------------------1-1   ->     1 8'01000000
     39:     1 40'0-00------------11-------------------1-1   ->     1 8'01000000
     40:     1 40'-------------------------------------0--   ->     1 8'01000000
     41:     1 40'0-0-------------0--------------------1--   ->     1 8'01000000
     42:     1 40'1-0----------------------------------1--   ->     1 8'01000000
     43:     1 40'--1----------------------------------1--   ->     1 8'01000000
     44:     1 40'0-0------1------1-------------------11-1   ->    10 8'01000000
     45:     1 40'0-0-----1-------1---------1----------1-1   ->    10 8'01000000
     46:     1 40'000----1--------1---------1----------1-1   ->    10 8'01000000
     47:     1 40'0-0---1---------1---------1----------1-1   ->    10 8'01000000
     48:     1 40'0-0--1----------1---------1----------1-1   ->    10 8'01000000
     49:     1 40'0-0-1-----------1---------1----------1-1   ->    10 8'01000000
     50:     1 40'0-01------------11-------------------1-1   ->    10 8'01000000
     51:     1 40'0-0------------11--------------------1-1   ->    10 8'01000000
     52:     2 40'0-0------1------1-------------------01-1   ->     0 8'00000010
     53:     2 40'0-0-------------1--------------------1-0   ->     2 8'00000010
     54:     2 40'0-0---1---------1---------0----------1-1   ->     2 8'00000010
     55:     2 40'0-0--1----------1---------0----------1-1   ->     2 8'00000010
     56:     2 40'0-0-000000-----010-------------------1-1   ->     2 8'00000010
     57:     2 40'0-0-------------11-------------------1-1   ->     2 8'00000010
     58:     2 40'0-0-----1-------1--------------------1-1   ->     2 8'00000010
     59:     2 40'0-0----1--------1--------------------1-1   ->     2 8'00000010
     60:     2 40'0-0-1-----------1--------------------1-1   ->     2 8'00000010
     61:     2 40'-------------------------------------0--   ->     2 8'00000010
     62:     2 40'0-0-------------0--------------------1--   ->     2 8'00000010
     63:     2 40'1-0----------------------------------1--   ->     2 8'00000010
     64:     2 40'--1----------------------------------1--   ->     2 8'00000010
     65:     2 40'0-0------1------1-------------------11-1   ->    10 8'00000010
     66:     2 40'0-0---1---------1---------1----------1-1   ->    10 8'00000010
     67:     2 40'0-0--1----------1---------1----------1-1   ->    10 8'00000010
     68:     2 40'0-0------------11--------------------1-1   ->    10 8'00000010
     69:     3 40'0-0------1------1-------------------01-1   ->     0 8'00001000
     70:     3 40'0-0-------------1--------------------1-0   ->     3 8'00001000
     71:     3 40'0-0-------------11--------0----------1-1   ->     3 8'00001000
     72:     3 40'0-0-----1-------1---------0----------1-1   ->     3 8'00001000
     73:     3 40'0-0---1---------1---------0----------1-1   ->     3 8'00001000
     74:     3 40'0-0--1----------1---------0----------1-1   ->     3 8'00001000
     75:     3 40'0-0-1-----------1---------0----------1-1   ->     3 8'00001000
     76:     3 40'0-0----1--------1--0-----------------1-1   ->     3 8'00001000
     77:     3 40'0-0-000000-----010-------------------1-1   ->     3 8'00001000
     78:     3 40'-------------------------------------0--   ->     3 8'00001000
     79:     3 40'0-0-------------0--------------------1--   ->     3 8'00001000
     80:     3 40'1-0----------------------------------1--   ->     3 8'00001000
     81:     3 40'--1----------------------------------1--   ->     3 8'00001000
     82:     3 40'0-0------1------1-------------------11-1   ->    10 8'00001000
     83:     3 40'0-0-------------11--------1----------1-1   ->    10 8'00001000
     84:     3 40'0-0-----1-------1---------1----------1-1   ->    10 8'00001000
     85:     3 40'0-0---1---------1---------1----------1-1   ->    10 8'00001000
     86:     3 40'0-0--1----------1---------1----------1-1   ->    10 8'00001000
     87:     3 40'0-0-1-----------1---------1----------1-1   ->    10 8'00001000
     88:     3 40'0-0----1--------1--1-----------------1-1   ->    10 8'00001000
     89:     3 40'0-0------------11--------------------1-1   ->    10 8'00001000
     90:     4 40'0-0------1------1-------------------01-1   ->     0 8'00000000
     91:     4 40'0-0-------------1--------------------1-0   ->     4 8'00000000
     92:     4 40'0-0-000000-----010-------------------1-1   ->     4 8'00000000
     93:     4 40'0-0-------------11-------------------1-1   ->     4 8'00000000
     94:     4 40'0-0-----1-------1--------------------1-1   ->     4 8'00000000
     95:     4 40'0-0----1--------1--------------------1-1   ->     4 8'00000000
     96:     4 40'0-0---1---------1--------------------1-1   ->     4 8'00000000
     97:     4 40'0-0--1----------1--------------------1-1   ->     4 8'00000000
     98:     4 40'0-0-1-----------1--------------------1-1   ->     4 8'00000000
     99:     4 40'-------------------------------------0--   ->     4 8'00000000
    100:     4 40'0-0-------------0--------------------1--   ->     4 8'00000000
    101:     4 40'1-0----------------------------------1--   ->     4 8'00000000
    102:     4 40'--1----------------------------------1--   ->     4 8'00000000
    103:     4 40'0-0------1------1-------------------11-1   ->    10 8'00000000
    104:     4 40'0-0------------11--------------------1-1   ->    10 8'00000000
    105:     5 40'0-0------1------1-------------------01-1   ->     0 8'10000000
    106:     5 40'0-0-------------1--------------------1-0   ->     5 8'10000000
    107:     5 40'0-0-------------11--------0----------1-1   ->     5 8'10000000
    108:     5 40'0-0-----1-------1---------0----------1-1   ->     5 8'10000000
    109:     5 40'0-0---1---------1---------0----------1-1   ->     5 8'10000000
    110:     5 40'0-0-1-----------1---------0----------1-1   ->     5 8'10000000
    111:     5 40'0-0--1----------1----1---------------1-1   ->     5 8'10000000
    112:     5 40'0-0----1--------1--0-----------------1-1   ->     5 8'10000000
    113:     5 40'0-0-000000-----010-------------------1-1   ->     5 8'10000000
    114:     5 40'-------------------------------------0--   ->     5 8'10000000
    115:     5 40'0-0-------------0--------------------1--   ->     5 8'10000000
    116:     5 40'1-0----------------------------------1--   ->     5 8'10000000
    117:     5 40'--1----------------------------------1--   ->     5 8'10000000
    118:     5 40'0-0------1------1-------------------11-1   ->    10 8'10000000
    119:     5 40'0-0-------------11--------1----------1-1   ->    10 8'10000000
    120:     5 40'0-0-----1-------1---------1----------1-1   ->    10 8'10000000
    121:     5 40'0-0---1---------1---------1----------1-1   ->    10 8'10000000
    122:     5 40'0-0-1-----------1---------1----------1-1   ->    10 8'10000000
    123:     5 40'0-0--1----------1----0---------------1-1   ->    10 8'10000000
    124:     5 40'0-0----1--------1--1-----------------1-1   ->    10 8'10000000
    125:     5 40'0-0------------11--------------------1-1   ->    10 8'10000000
    126:     6 40'0-0------1------1-------------------01-1   ->     0 8'00010000
    127:     6 40'0-0-------------1--------------------1-0   ->     6 8'00010000
    128:     6 40'0-0-------------11---------1---------1-1   ->     6 8'00010000
    129:     6 40'0-0-----1-------1---------0----------1-1   ->     6 8'00010000
    130:     6 40'000----1--------1---------0----------1-1   ->     6 8'00010000
    131:     6 40'0-0---1---------1---------0----------1-1   ->     6 8'00010000
    132:     6 40'0-0-1-----------1---------0----------1-1   ->     6 8'00010000
    133:     6 40'0-0--1----------1-----1--------------1-1   ->     6 8'00010000
    134:     6 40'0-0-000000-----010-------------------1-1   ->     6 8'00010000
    135:     6 40'-------------------------------------0--   ->     6 8'00010000
    136:     6 40'0-0-------------0--------------------1--   ->     6 8'00010000
    137:     6 40'1-0----------------------------------1--   ->     6 8'00010000
    138:     6 40'--1----------------------------------1--   ->     6 8'00010000
    139:     6 40'0-0------1------1-------------------11-1   ->    10 8'00010000
    140:     6 40'0-0-------------11---------0---------1-1   ->    10 8'00010000
    141:     6 40'0-0-----1-------1---------1----------1-1   ->    10 8'00010000
    142:     6 40'000----1--------1---------1----------1-1   ->    10 8'00010000
    143:     6 40'0-0---1---------1---------1----------1-1   ->    10 8'00010000
    144:     6 40'0-0-1-----------1---------1----------1-1   ->    10 8'00010000
    145:     6 40'0-0--1----------1-----0--------------1-1   ->    10 8'00010000
    146:     6 40'0-0------------11--------------------1-1   ->    10 8'00010000
    147:     7 40'0-0------1------1-------------------01-1   ->     0 8'00100000
    148:     7 40'0-0-------------1--------------------1-0   ->     7 8'00100000
    149:     7 40'0-0-----1-------1---------0----------1-1   ->     7 8'00100000
    150:     7 40'000----1--------1---------0----------1-1   ->     7 8'00100000
    151:     7 40'0-0---1---------1---------0----------1-1   ->     7 8'00100000
    152:     7 40'0-0--1----------1---------0----------1-1   ->     7 8'00100000
    153:     7 40'0-0-1-----------1---------0----------1-1   ->     7 8'00100000
    154:     7 40'0-0-------------11-------1-----------1-1   ->     7 8'00100000
    155:     7 40'0-0-------------11------1------------1-1   ->     7 8'00100000
    156:     7 40'0-0-000000-----010-------------------1-1   ->     7 8'00100000
    157:     7 40'-------------------------------------0--   ->     7 8'00100000
    158:     7 40'0-0-------------0--------------------1--   ->     7 8'00100000
    159:     7 40'1-0----------------------------------1--   ->     7 8'00100000
    160:     7 40'--1----------------------------------1--   ->     7 8'00100000
    161:     7 40'0-0------1------1-------------------11-1   ->    10 8'00100000
    162:     7 40'0-0-----1-------1---------1----------1-1   ->    10 8'00100000
    163:     7 40'000----1--------1---------1----------1-1   ->    10 8'00100000
    164:     7 40'0-0---1---------1---------1----------1-1   ->    10 8'00100000
    165:     7 40'0-0--1----------1---------1----------1-1   ->    10 8'00100000
    166:     7 40'0-0-1-----------1---------1----------1-1   ->    10 8'00100000
    167:     7 40'0-0-------------11------00-----------1-1   ->    10 8'00100000
    168:     7 40'0-0------------11--------------------1-1   ->    10 8'00100000
    169:     8 40'0-0------1------1-------------------01-1   ->     0 8'00000100
    170:     8 40'0-0-------------1--------------------1-0   ->     8 8'00000100
    171:     8 40'0-0---1---------1---------0----------1-1   ->     8 8'00000100
    172:     8 40'0-0--1----------1---------0----------1-1   ->     8 8'00000100
    173:     8 40'0-0-000000-----010-------------------1-1   ->     8 8'00000100
    174:     8 40'0-0-------------11-------------------1-1   ->     8 8'00000100
    175:     8 40'0-0-----1-------1--------------------1-1   ->     8 8'00000100
    176:     8 40'0-0----1--------1--------------------1-1   ->     8 8'00000100
    177:     8 40'0-0-1-----------1--------------------1-1   ->     8 8'00000100
    178:     8 40'-------------------------------------0--   ->     8 8'00000100
    179:     8 40'0-0-------------0--------------------1--   ->     8 8'00000100
    180:     8 40'1-0----------------------------------1--   ->     8 8'00000100
    181:     8 40'--1----------------------------------1--   ->     8 8'00000100
    182:     8 40'0-0------1------1-------------------11-1   ->    10 8'00000100
    183:     8 40'0-0---1---------1---------1----------1-1   ->    10 8'00000100
    184:     8 40'0-0--1----------1---------1----------1-1   ->    10 8'00000100
    185:     8 40'0-0------------11--------------------1-1   ->    10 8'00000100
    186:     9 40'0-0------1------1-------------------01-1   ->     0 8'00000000
    187:     9 40'0-0-1-----------1-------1------------1-1   ->     2 8'00000000
    188:     9 40'0-0-1-----------1------10------------1-1   ->     8 8'00000000
    189:     9 40'0-0-------------1--------------------1-0   ->     9 8'00000000
    190:     9 40'0-0-------------11--------0----------1-1   ->     9 8'00000000
    191:     9 40'0-0-000000-----010-------------------1-1   ->     9 8'00000000
    192:     9 40'0-0-----1-------1--------------------1-1   ->     9 8'00000000
    193:     9 40'0-0----1--------1--------------------1-1   ->     9 8'00000000
    194:     9 40'0-0---1---------1--------------------1-1   ->     9 8'00000000
    195:     9 40'0-0--1----------1--------------------1-1   ->     9 8'00000000
    196:     9 40'-------------------------------------0--   ->     9 8'00000000
    197:     9 40'0-0-------------0--------------------1--   ->     9 8'00000000
    198:     9 40'1-0----------------------------------1--   ->     9 8'00000000
    199:     9 40'--1----------------------------------1--   ->     9 8'00000000
    200:     9 40'0-0------1------1-------------------11-1   ->    10 8'00000000
    201:     9 40'0-0-------------11--------1----------1-1   ->    10 8'00000000
    202:     9 40'0-0-1-----------1------00------------1-1   ->    10 8'00000000
    203:     9 40'0-0------------11--------------------1-1   ->    10 8'00000000
    204:    10 40'0-0------1------1-------------------01-1   ->     0 8'00000001
    205:    10 40'0-0-------------1--------------------1-0   ->    10 8'00000001
    206:    10 40'0-0------1------1-------------------11-1   ->    10 8'00000001
    207:    10 40'0-0-000000-----010-------------------1-1   ->    10 8'00000001
    208:    10 40'0-0-------------11-------------------1-1   ->    10 8'00000001
    209:    10 40'0-0------------11--------------------1-1   ->    10 8'00000001
    210:    10 40'0-0-----1-------1--------------------1-1   ->    10 8'00000001
    211:    10 40'0-0----1--------1--------------------1-1   ->    10 8'00000001
    212:    10 40'0-0---1---------1--------------------1-1   ->    10 8'00000001
    213:    10 40'0-0--1----------1--------------------1-1   ->    10 8'00000001
    214:    10 40'0-0-1-----------1--------------------1-1   ->    10 8'00000001
    215:    10 40'-------------------------------------0--   ->    10 8'00000001
    216:    10 40'0-0-------------0--------------------1--   ->    10 8'00000001
    217:    10 40'1-0----------------------------------1--   ->    10 8'00000001
    218:    10 40'--1----------------------------------1--   ->    10 8'00000001
    219:    11 40'0-0------1------1-------------------01-1   ->     0 8'00000000
    220:    11 40'0-0------1------1-------------------11-1   ->    10 8'00000000
    221:    11 40'0-0-------------11--------1----------1-1   ->    10 8'00000000
    222:    11 40'0-0-----1-------1---------1----------1-1   ->    10 8'00000000
    223:    11 40'0-0---1---------1---------1----------1-1   ->    10 8'00000000
    224:    11 40'0-0-1-----------1---------1----------1-1   ->    10 8'00000000
    225:    11 40'0-0--1----------1---0----------------1-1   ->    10 8'00000000
    226:    11 40'0-0----1--------1-1------------------1-1   ->    10 8'00000000
    227:    11 40'0-0------------11--------------------1-1   ->    10 8'00000000
    228:    11 40'0-0-------------1--------------------1-0   ->    11 8'00000000
    229:    11 40'0-0-------------11--------0----------1-1   ->    11 8'00000000
    230:    11 40'0-0-----1-------1---------0----------1-1   ->    11 8'00000000
    231:    11 40'0-0---1---------1---------0----------1-1   ->    11 8'00000000
    232:    11 40'0-0-1-----------1---------0----------1-1   ->    11 8'00000000
    233:    11 40'0-0--1----------1---1----------------1-1   ->    11 8'00000000
    234:    11 40'0-0----1--------1-0------------------1-1   ->    11 8'00000000
    235:    11 40'0-0-000000-----010-------------------1-1   ->    11 8'00000000
    236:    11 40'-------------------------------------0--   ->    11 8'00000000
    237:    11 40'0-0-------------0--------------------1--   ->    11 8'00000000
    238:    11 40'1-0----------------------------------1--   ->    11 8'00000000
    239:    11 40'--1----------------------------------1--   ->    11 8'00000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$12506' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.state_q$12506 (\u_usb_cdc.u_ctrl_endp.state_q):

  Number of input signals:   11
  Number of output signals:   3
  Number of state bits:       4

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
    1: \u_usb_cdc.u_ctrl_endp.in_dir_q
    2: \u_usb_cdc.u_ctrl_endp.in_req_q
    3: \u_usb_cdc.u_ctrl_endp.clk_gate
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:658$2506_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$2507_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:664$2509_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:706$2522_Y
    8: \u_usb_cdc.u_sie.out_err_q
    9: \u_usb_cdc.u_sie.in_data_ack_q
   10: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:277$2323_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10014_CMP
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10939_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 11'-------0---   ->     0 3'000
      1:     0 11'0-0----1---   ->     0 3'000
      2:     0 11'--1----1---   ->     0 3'000
      3:     0 11'1-0----1---   ->     1 3'000
      4:     1 11'010-1011-00   ->     0 3'010
      5:     1 11'--1----1---   ->     0 3'010
      6:     1 11'000-1011-00   ->     1 3'010
      7:     1 11'0-0----1--1   ->     1 3'010
      8:     1 11'-------0---   ->     1 3'010
      9:     1 11'1-0----1---   ->     1 3'010
     10:     1 11'0-0---01--0   ->     2 3'010
     11:     1 11'0-0--111--0   ->     2 3'010
     12:     1 11'0-0-0011-00   ->     3 3'010
     13:     1 11'0-0--011-10   ->     3 3'010
     14:     2 11'1-0----1---   ->     1 3'001
     15:     2 11'-------0---   ->     2 3'001
     16:     2 11'0-0----1---   ->     2 3'001
     17:     2 11'--1----1---   ->     2 3'001
     18:     3 11'010----1000   ->     0 3'100
     19:     3 11'0001---1010   ->     0 3'100
     20:     3 11'--1----1---   ->     0 3'100
     21:     3 11'1-0----1---   ->     1 3'100
     22:     3 11'0-01---1110   ->     2 3'100
     23:     3 11'0-0----1-11   ->     2 3'100
     24:     3 11'0-0----110-   ->     2 3'100
     25:     3 11'000----1000   ->     3 3'100
     26:     3 11'0101---1010   ->     3 3'100
     27:     3 11'0-00---1-10   ->     3 3'100
     28:     3 11'0-0----1001   ->     3 3'100
     29:     3 11'-------0---   ->     3 3'100

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$12513' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.phy_state_q$12513 (\u_usb_cdc.u_sie.phy_state_q):

  Number of input signals:   16
  Number of output signals:  10
  Number of state bits:      12

  Input signals:
    0: \u_usb_cdc.u_sie.rx_valid
    1: \u_usb_cdc.u_sie.clk_gate
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:356$1988_Y
    3: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:368$2003_Y
    4: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:416$2076_Y
    5: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:417$2077_Y
    6: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:422$2078_Y
    7: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:423$2079_Y
    8: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:450$2155_Y
    9: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:485$2238_Y
   10: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:501$2243_Y
   11: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:516$2252_Y
   12: $flatten\u_usb_cdc.\u_sie.$procmux$5264_CMP
   13: $flatten\u_usb_cdc.\u_sie.$procmux$5265_CMP
   14: \u_usb_cdc.u_sie.u_phy_rx.rx_err
   15: \u_usb_cdc.stall

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1865_Y
    1: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1866_Y
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$1868_Y
    3: $flatten\u_usb_cdc.\u_sie.$procmux$2847_CMP
    4: $flatten\u_usb_cdc.\u_sie.$procmux$2967_CMP
    5: $flatten\u_usb_cdc.\u_sie.$procmux$3123_CMP
    6: $flatten\u_usb_cdc.\u_sie.$procmux$3124_CMP
    7: $flatten\u_usb_cdc.\u_sie.$procmux$5927_CMP
    8: $flatten\u_usb_cdc.\u_sie.$procmux$6328_CMP
    9: $flatten\u_usb_cdc.\u_sie.$procmux$6332_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 16'-0------------10   ->     0 10'0000000000
      1:     0 16'--------------0-   ->     0 10'0000000000
      2:     0 16'-1------------1-   ->     0 10'0000000000
      3:     0 16'-0------------11   ->     6 10'0000000000
      4:     1 16'00----1-------1-   ->     0 10'0000010000
      5:     1 16'10------------1-   ->     0 10'0000010000
      6:     1 16'-1------------1-   ->     0 10'0000010000
      7:     1 16'--------------0-   ->     1 10'0000010000
      8:     1 16'00---10-------1-   ->     4 10'0000010000
      9:     1 16'00---00-------1-   ->     7 10'0000010000
     10:     2 16'-0------------10   ->     0 10'0000100000
     11:     2 16'-1------------1-   ->     0 10'0000100000
     12:     2 16'--------------0-   ->     2 10'0000100000
     13:     2 16'-0------------11   ->     8 10'0000100000
     14:     3 16'-0------------10   ->     0 10'0001000000
     15:     3 16'-1------------1-   ->     0 10'0001000000
     16:     3 16'--------------0-   ->     3 10'0001000000
     17:     3 16'-0------------11   ->     9 10'0001000000
     18:     4 16'-1------------1-   ->     0 10'0010000000
     19:     4 16'--------------0-   ->     4 10'0010000000
     20:     4 16'-0------------1-   ->    10 10'0010000000
     21:     5 16'-0------------10   ->     0 10'0000000000
     22:     5 16'-1------------1-   ->     0 10'0000000000
     23:     5 16'-0------------11   ->     5 10'0000000000
     24:     5 16'--------------0-   ->     5 10'0000000000
     25:     6 16'-0-----------010   ->     0 10'0000000001
     26:     6 16'-000---------110   ->     0 10'0000000001
     27:     6 16'-0-1---------110   ->     0 10'0000000001
     28:     6 16'-01----------110   ->     0 10'0000000001
     29:     6 16'-1------------1-   ->     0 10'0000000001
     30:     6 16'-0-1--------1111   ->     2 10'0000000001
     31:     6 16'-01----------111   ->     3 10'0000000001
     32:     6 16'-0-----------011   ->     5 10'0000000001
     33:     6 16'-0-1--------0111   ->     5 10'0000000001
     34:     6 16'-000---------111   ->     5 10'0000000001
     35:     6 16'--------------0-   ->     6 10'0000000001
     36:     7 16'-1------------1-   ->     0 10'0000001000
     37:     7 16'-0--1---------1-   ->     4 10'0000001000
     38:     7 16'--------------0-   ->     7 10'0000001000
     39:     7 16'-0--0---------1-   ->     7 10'0000001000
     40:     8 16'-0-----0------10   ->     0 10'0000000100
     41:     8 16'-1------------1-   ->     0 10'0000000100
     42:     8 16'-0------------11   ->     8 10'0000000100
     43:     8 16'--------------0-   ->     8 10'0000000100
     44:     8 16'-0-----1------10   ->    11 10'0000000100
     45:     9 16'-0---------0--10   ->     0 10'0000000010
     46:     9 16'-0-------001--10   ->     0 10'0000000010
     47:     9 16'-0------0101--10   ->     0 10'0000000010
     48:     9 16'-0--------11--10   ->     0 10'0000000010
     49:     9 16'-1------------1-   ->     0 10'0000000010
     50:     9 16'-0------1101--10   ->     1 10'0000000010
     51:     9 16'-0------------11   ->     5 10'0000000010
     52:     9 16'--------------0-   ->     9 10'0000000010
     53:    10 16'--------------1-   ->     0 10'0100000000
     54:    10 16'--------------0-   ->    10 10'0100000000
     55:    11 16'--------------1-   ->     0 10'1000000000
     56:    11 16'--------------0-   ->    11 10'1000000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12527' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12527 (\u_usb_cdc.u_sie.u_phy_rx.rx_state_q):

  Number of input signals:   13
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:249$1470_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:246$1469_Y
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:238$1465_Y
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:219$1460_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:218$1457_Y
    5: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:215$1456_Y
    6: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:215$1454_Y
    7: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:210$1453_Y
    8: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:191$1448_Y
    9: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$and$../../../usb_cdc/phy_rx.v:163$1436_Y
   10: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1421_Y
   11: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:137$1416_Y
   12: \u_usb_cdc.u_sie.u_phy_rx.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11860_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11736_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11311_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1420_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1418_Y

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'1--1-0-------   ->     0 5'00001
      1:     0 13'1--0---------   ->     0 5'00001
      2:     0 13'0------------   ->     0 5'00001
      3:     0 13'1--1-1-------   ->     3 5'00001
      4:     1 13'1------------   ->     0 5'10000
      5:     1 13'0------------   ->     1 5'10000
      6:     2 13'1--0---------   ->     0 5'00100
      7:     2 13'1--10-0-1--01   ->     1 5'00100
      8:     2 13'1--10-0----1-   ->     1 5'00100
      9:     2 13'10-11-0---0--   ->     1 5'00100
     10:     2 13'1--1--1------   ->     1 5'00100
     11:     2 13'1--10-0----00   ->     2 5'00100
     12:     2 13'1--10-0-0--01   ->     2 5'00100
     13:     2 13'11-11-0---0--   ->     2 5'00100
     14:     2 13'0------------   ->     2 5'00100
     15:     2 13'1--11-0---1--   ->     4 5'00100
     16:     3 13'1--1---010---   ->     0 5'00010
     17:     3 13'1--1---1-----   ->     0 5'00010
     18:     3 13'1--0---------   ->     0 5'00010
     19:     3 13'1--1---011---   ->     2 5'00010
     20:     3 13'1--1---00----   ->     3 5'00010
     21:     3 13'0------------   ->     3 5'00010
     22:     4 13'1--0---------   ->     0 5'01000
     23:     4 13'1-11---------   ->     0 5'01000
     24:     4 13'1-01---------   ->     1 5'01000
     25:     4 13'0------------   ->     4 5'01000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12534' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12534 (\u_usb_cdc.u_sie.u_phy_tx.tx_state_q):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:140$1386_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:116$1378_Y
    2: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
    3: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2288_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12087_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12002_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1356_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'010-   ->     0 4'0001
      1:     0 4'-11-   ->     0 4'0001
      2:     0 4'-0--   ->     0 4'0001
      3:     0 4'110-   ->     2 4'0001
      4:     1 4'-100   ->     1 4'0100
      5:     1 4'1101   ->     1 4'0100
      6:     1 4'-11-   ->     1 4'0100
      7:     1 4'-0--   ->     1 4'0100
      8:     1 4'0101   ->     3 4'0100
      9:     2 4'0101   ->     0 4'0010
     10:     2 4'1101   ->     1 4'0010
     11:     2 4'-100   ->     2 4'0010
     12:     2 4'-11-   ->     2 4'0010
     13:     2 4'-0--   ->     2 4'0010
     14:     3 4'-101   ->     0 4'1000
     15:     3 4'-100   ->     3 4'1000
     16:     3 4'-11-   ->     3 4'1000
     17:     3 4'-0--   ->     3 4'1000

-------------------------------------

11.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$12490' from module `\loopback'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$12493' from module `\loopback'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$12506' from module `\loopback'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$12513' from module `\loopback'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12527' from module `\loopback'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12534' from module `\loopback'.

11.12. Executing OPT pass (performing simple optimizations).

11.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~42 debug messages>

11.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~471 debug messages>
Removed a total of 157 cells.

11.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~160 debug messages>

11.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

11.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$12452 ($adff) from module loopback (D = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_i, Q = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$12451 ($adff) from module loopback (D = \u_usb_cdc.u_sie.u_phy_tx.nrzi_d, Q = \u_usb_cdc.u_sie.u_phy_tx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$12450 ($adff) from module loopback (D = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$12449 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\data_d[7:0], Q = \u_usb_cdc.u_sie.u_phy_tx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$12448 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\bit_cnt_d[2:0], Q = \u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12443 ($adff) from module loopback (D = 1'1, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_en_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12442 ($adff) from module loopback (D = 1'1, Q = \u_usb_cdc.u_sie.u_phy_rx.dp_pu_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12441 ($adff) from module loopback (D = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11921_Y [5] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11921_Y [2] }, Q = { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [5] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [2] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12441 ($adff) from module loopback (D = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11921_Y [17:6] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11921_Y [4:3] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11921_Y [1:0] }, Q = { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [17:6] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [4:3] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [1:0] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12440 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11929_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_fq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12439 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$not$../../../usb_cdc/phy_rx.v:221$1461_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_rq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12437 ($adff) from module loopback (D = { \u_usb_cdc.u_sie.u_phy_rx.nrzi \u_usb_cdc.u_sie.u_phy_rx.nrzi_q [3:2] }, Q = \u_usb_cdc.u_sie.u_phy_rx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12436 ($adff) from module loopback (D = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12435 ($adff) from module loopback (D = \u_usb_cdc.u_sie.u_phy_rx.data_d, Q = \u_usb_cdc.u_sie.u_phy_rx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12390 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$0\in_data_ack_q[0:0], Q = \u_usb_cdc.u_sie.in_data_ack_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12389 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$0\out_eop_q[0:0], Q = \u_usb_cdc.u_sie.out_eop_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12388 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$0\out_err_q[0:0], Q = \u_usb_cdc.u_sie.out_err_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12387 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$0\delay_cnt_q[4:0], Q = \u_usb_cdc.u_sie.delay_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12386 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$2\in_byte_d[3:0], Q = \u_usb_cdc.u_sie.in_byte_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12385 ($adff) from module loopback (D = { 14'00000000000000 \u_usb_cdc.u_sie.dataout_toggle_d [1] }, Q = \u_usb_cdc.u_sie.dataout_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12385 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.dataout_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13851 ($adffe) from module loopback.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$13851 ($adffe) from module loopback.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$13851 ($adffe) from module loopback.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$13851 ($adffe) from module loopback.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$13851 ($adffe) from module loopback.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$13851 ($adffe) from module loopback.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$13851 ($adffe) from module loopback.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$13851 ($adffe) from module loopback.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$13851 ($adffe) from module loopback.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$13851 ($adffe) from module loopback.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$13851 ($adffe) from module loopback.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$13851 ($adffe) from module loopback.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$13851 ($adffe) from module loopback.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$13851 ($adffe) from module loopback.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12384 ($adff) from module loopback (D = { 14'00000000000000 \u_usb_cdc.u_sie.datain_toggle_d [1] }, Q = \u_usb_cdc.u_sie.datain_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12384 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.datain_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13876 ($adffe) from module loopback.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$13876 ($adffe) from module loopback.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$13876 ($adffe) from module loopback.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$13876 ($adffe) from module loopback.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$13876 ($adffe) from module loopback.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$13876 ($adffe) from module loopback.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$13876 ($adffe) from module loopback.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$13876 ($adffe) from module loopback.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$13876 ($adffe) from module loopback.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$13876 ($adffe) from module loopback.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$13876 ($adffe) from module loopback.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$13876 ($adffe) from module loopback.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$13876 ($adffe) from module loopback.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$13876 ($adffe) from module loopback.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12383 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$2\crc16_d[15:0], Q = \u_usb_cdc.u_sie.crc16_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12382 ($adff) from module loopback (D = { \u_usb_cdc.u_sie.data_q [2:0] \u_usb_cdc.u_sie.data_q [15:8] }, Q = \u_usb_cdc.u_sie.frame_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12381 ($adff) from module loopback (D = { \u_usb_cdc.u_sie.data_q [2:0] \u_usb_cdc.u_sie.data_q [15] }, Q = \u_usb_cdc.u_sie.endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12380 ($adff) from module loopback (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_sie.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12379 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_sie.$2\pid_d[3:0], Q = \u_usb_cdc.u_sie.pid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12377 ($adff) from module loopback (D = \u_usb_cdc.u_sie.data_d, Q = \u_usb_cdc.u_sie.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12431 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11274_Y, Q = \u_usb_cdc.u_ctrl_endp.dev_state_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12430 ($adff) from module loopback (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12429 ($adff) from module loopback (D = \u_usb_cdc.u_ctrl_endp.addr_q, Q = \u_usb_cdc.u_ctrl_endp.addr_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12428 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_ctrl_endp.$7\dev_state_d[1:0], Q = \u_usb_cdc.u_ctrl_endp.dev_state_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12426 ($adff) from module loopback (D = \u_usb_cdc.u_sie.data_q [9:8], Q = \u_usb_cdc.u_ctrl_endp.rec_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12425 ($adff) from module loopback (D = \u_usb_cdc.u_sie.data_q [13], Q = \u_usb_cdc.u_ctrl_endp.class_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12424 ($adff) from module loopback (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_dir_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12423 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_ctrl_endp.$5\max_length_d[6:0], Q = \u_usb_cdc.u_ctrl_endp.max_length_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12422 ($adff) from module loopback (D = \u_usb_cdc.u_ctrl_endp.byte_cnt_d, Q = \u_usb_cdc.u_ctrl_endp.byte_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12420 ($adff) from module loopback (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_ctrl_endp.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$12419 ($adff) from module loopback (D = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_nak_d, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$12418 ($adff) from module loopback (D = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_last_dd, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$12417 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$12416 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$or$../../../usb_cdc/out_fifo.v:0$2571_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$12414 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$2592_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$12413 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6876_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_iready_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$12411 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\delay_out_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.delay_out_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$12410 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2585_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_full_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$12409 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6893_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$12407 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\genblk1.u_ltx4_async_data.out_ovalid_mask_q[0:0], Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_ovalid_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$12406 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$0\in_valid_q[0:0], Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$12403 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6831_Y, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$12402 ($adff) from module loopback (D = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$12398 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6798_Y, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_ovalid_mask_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$12396 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$0\delay_in_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.delay_in_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$12395 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6814_Y, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$12394 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$or$../../../usb_cdc/in_fifo.v:0$2678_Y, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$12392 ($adff) from module loopback (D = \u_usb_cdc.u_bulk_endp.u_out_fifo.genblk1.u_ltx4_async_data.out_data_q, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$12391 ($adff) from module loopback (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$0\genblk1.u_ltx4_async_data.in_iready_mask_q[0:0], Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_iready_mask_q).

11.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 141 unused cells and 352 unused wires.
<suppressed ~161 debug messages>

11.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~15 debug messages>

11.12.9. Rerunning OPT passes. (Maybe there is more to do..)

11.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~136 debug messages>

11.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

11.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~156 debug messages>
Removed a total of 52 cells.

11.12.13. Executing OPT_DFF pass (perform DFF optimizations).

11.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 52 unused wires.
<suppressed ~1 debug messages>

11.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.12.16. Rerunning OPT passes. (Maybe there is more to do..)

11.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~137 debug messages>

11.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

11.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.12.20. Executing OPT_DFF pass (perform DFF optimizations).

11.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

11.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.12.23. Finished OPT passes. (There is nothing left to do.)

11.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$970 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$970 ($add).
Removed top 1 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12565 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12688 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12576 ($eq).
Removed top 5 bits (of 6) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13963 ($ne).
Removed top 5 bits (of 6) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13803 ($ne).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12863 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12916 ($eq).
Removed top 2 bits (of 3) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13862 ($ne).
Removed top 1 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12558 ($eq).
Removed top 2 bits (of 5) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13864 ($ne).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12892 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12896 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12627 ($eq).
Removed top 1 bits (of 7) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13860 ($ne).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12859 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13273 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13277 ($eq).
Removed top 9 bits (of 13) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13281 ($eq).
Removed top 3 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13289 ($eq).
Removed top 1 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13306 ($eq).
Removed top 1 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13310 ($eq).
Removed top 3 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13314 ($eq).
Removed top 3 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13333 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13337 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13348 ($eq).
Removed top 3 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13352 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13356 ($eq).
Removed top 2 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13360 ($eq).
Removed top 2 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13364 ($eq).
Removed top 2 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13372 ($eq).
Removed top 3 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13381 ($eq).
Removed top 4 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13385 ($eq).
Removed top 1 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13389 ($eq).
Removed top 3 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13393 ($eq).
Removed top 3 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13397 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13401 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13414 ($eq).
Removed top 3 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13418 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13422 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13426 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13430 ($eq).
Removed top 3 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13434 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13438 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13442 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13446 ($eq).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13450 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13460 ($eq).
Removed top 1 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13477 ($eq).
Removed top 1 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13486 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13495 ($eq).
Removed top 2 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13508 ($eq).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13512 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13517 ($eq).
Removed top 1 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13521 ($eq).
Removed top 3 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13525 ($eq).
Removed top 4 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13553 ($eq).
Removed top 2 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13557 ($eq).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13573 ($eq).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13586 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13591 ($eq).
Removed top 1 bits (of 12) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13951 ($ne).
Removed top 3 bits (of 9) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13953 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13711 ($eq).
Removed top 3 bits (of 10) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13955 ($ne).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13957 ($ne).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13959 ($ne).
Removed top 1 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13764 ($eq).
Removed top 3 bits (of 5) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13965 ($ne).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$14037 ($ne).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$14041 ($ne).
Removed top 4 bits (of 7) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$14039 ($ne).
Removed top 2 bits (of 5) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$14043 ($ne).
Removed top 3 bits (of 4) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$14045 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$14064 ($ne).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12945 ($eq).
Removed top 3 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12953 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12969 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12973 ($eq).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13885 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13887 ($ne).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13006 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13010 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13055 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13104 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13106 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13108 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13110 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13112 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13114 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13116 ($eq).
Removed top 7 bits (of 14) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13118 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13120 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13122 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13124 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13128 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13134 ($eq).
Removed top 3 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13140 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13146 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13152 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13158 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13164 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13168 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13172 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13176 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13180 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13184 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13190 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13198 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13202 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13206 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13212 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13216 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13220 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13224 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13228 ($eq).
Removed top 2 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13249 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13253 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13257 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13261 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13265 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$13269 ($eq).
Removed top 5 bits (of 7) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13805 ($ne).
Removed top 3 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12655 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13809 ($ne).
Removed top 2 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12549 ($eq).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6845 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6829 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6807 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6804 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6795 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6735 ($mux).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$2680 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$2680 ($add).
Removed top 25 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$shl$../../../usb_cdc/in_fifo.v:0$2675 ($shl).
Removed top 64 bits (of 72) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$2672 ($and).
Removed top 25 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$shl$../../../usb_cdc/in_fifo.v:0$2671 ($shl).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$2658 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$2658 ($add).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641 ($sub).
Removed top 27 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641 ($sub).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2637 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2637 ($add).
Removed top 24 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$shiftx$../../../usb_cdc/in_fifo.v:0$2610 ($shiftx).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7018 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6952 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6884 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6881 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6873 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$6860 ($mux).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2594 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2594 ($add).
Removed top 24 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$2592 ($shiftx).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582 ($sub).
Removed top 27 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582 ($sub).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2580 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2580 ($add).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2573 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2573 ($add).
Removed top 25 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$shl$../../../usb_cdc/out_fifo.v:0$2568 ($shl).
Removed top 64 bits (of 72) from port Y of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$and$../../../usb_cdc/out_fifo.v:0$2565 ($and).
Removed top 25 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$shl$../../../usb_cdc/out_fifo.v:0$2564 ($shl).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12839 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:371$2344 ($add).
Removed top 25 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:371$2344 ($add).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:388$2354 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:400$2365 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:420$2381 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:421$2382 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:422$2384 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:423$2386 ($eq).
Removed top 7 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:459$2404 ($eq).
Removed top 6 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:481$2410 ($eq).
Removed top 7 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:591$2481 ($ne).
Removed top 6 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:603$2486 ($ne).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11220 ($mux).
Removed top 3 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:658$2506 ($eq).
Removed top 2 bits (of 3) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13856 ($ne).
Removed top 2 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:707$2515 ($eq).
Removed top 21 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2531 ($shiftx).
Removed top 21 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2534 ($shiftx).
Removed top 7 bits (of 8) from mux cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7153 ($mux).
Removed top 7 bits (of 8) from mux cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7212 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7285 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7405 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7468 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7506 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7892 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7994 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8094 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8251 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8273 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8409 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8428 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8526 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8542 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8675 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8779 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9740 ($mux).
Removed top 1 bits (of 2) from mux cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9800 ($mux).
Removed top 5 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10010_CMP0 ($eq).
Removed top 6 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10153_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10181_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10216_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12786 ($eq).
Removed top 4 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10289_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10327_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10366_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13843 ($ne).
Removed top 4 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10544_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10545_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10546_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10547_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10548_CMP0 ($eq).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10894 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10988 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11136 ($mux).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$1875 ($add).
Removed top 27 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$1875 ($add).
Removed top 3 bits (of 4) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:369$1999 ($eq).
Removed top 15 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:382$2015 ($not).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2019 ($and).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$6705 ($mux).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2038 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2042 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2046 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2050 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2054 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2058 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2062 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2066 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2070 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2074 ($xor).
Removed top 1 bits (of 4) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:417$2077 ($eq).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$6650 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$6647 ($mux).
Removed top 1 bits (of 11) from FF cell loopback.$auto$ff.cc:262:slice$13912 ($adffe).
Removed top 15 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:453$2171 ($not).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2175 ($and).
Removed top 15 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2186 ($shl).
Removed top 3 bits (of 4) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$ne$../../../usb_cdc/sie.v:485$2225 ($ne).
Removed top 1 bits (of 4) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:517$2246 ($eq).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$6725 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$6720 ($mux).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2285 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2285 ($add).
Removed top 14 bits (of 15) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2823 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2846 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2849 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2857 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2860 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2868 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2871 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2879 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2882 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2890 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2893 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2901 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2904 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2912 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$2915 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3137 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3140 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3151 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3154 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3165 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3168 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3179 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3182 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3193 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3196 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3207 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3210 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3221 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3224 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3428 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3431 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3433 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3436 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3556 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3661 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3663 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3666 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3678 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3680 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3683 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3695 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3697 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3700 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3712 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3714 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3717 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3729 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3731 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3734 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3746 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3748 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3751 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3763 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3765 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3768 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3780 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3782 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3785 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3948 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3962 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3999 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4002 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4014 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4017 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4029 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4032 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4044 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4047 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4059 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4062 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4074 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4077 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4089 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4092 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4139 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4170 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4257 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4285 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4337 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4362 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4456 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4478 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4584 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4603 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4700 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4702 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4705 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4719 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4721 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4724 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4738 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4740 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4743 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4757 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4759 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4762 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4776 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4778 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4781 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4795 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4797 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4800 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4814 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4816 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4819 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4833 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4835 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4838 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4852 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4854 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4857 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4871 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4873 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4876 ($mux).
Removed top 2 bits (of 5) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4888 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4890 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4892 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4895 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4922 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$4938 ($mux).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$5265_CMP0 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$12733 ($eq).
Removed top 14 bits (of 15) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$5983 ($mux).
Removed top 12 bits (of 18) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11913 ($mux).
Removed top 4 bits (of 6) from port B of cell loopback.$auto$opt_dff.cc:198:make_patterns_logic$13825 ($ne).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11623 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11575 ($mux).
Removed top 1 bits (of 9) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11558 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11465 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11430 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11411 ($mux).
Removed cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11288 ($mux).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1462 ($add).
Removed top 29 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1462 ($add).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:210$1451 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1443 ($add).
Removed top 14 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1443 ($add).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1421 ($eq).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:136$1412 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1411 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1411 ($add).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1383 ($add).
Removed top 29 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1383 ($add).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1380 ($sub).
Removed top 29 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1380 ($sub).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1371 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1371 ($add).
Removed top 3 bits (of 4) from port B of cell loopback.$flatten\u_usb_cdc.$eq$../../../usb_cdc/usb_cdc.v:81$2294 ($eq).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3539 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$5842 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3386 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$5750 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3257 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$5517 ($mux).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2189 ($or).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2189 ($or).
Removed top 14 bits (of 16) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2189 ($or).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$5341 ($mux).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2020 ($or).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2020 ($or).
Removed top 14 bits (of 16) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2020 ($or).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2186 ($shl).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2188 ($and).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2188 ($and).
Removed top 14 bits (of 16) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2188 ($and).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2017 ($shl).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2019 ($and).
Removed top 14 bits (of 16) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2019 ($and).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_cdc.\u_sie.$procmux$3426 ($mux).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2176 ($or).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2176 ($or).
Removed top 14 bits (of 16) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2176 ($or).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2173 ($shl).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2175 ($and).
Removed top 14 bits (of 16) from port B of cell loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2175 ($and).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2018 ($not).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2018 ($not).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2012 ($shl).
Removed top 28 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2637_Y.
Removed top 30 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$2658_Y.
Removed top 28 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$2680_Y.
Removed top 64 bits (of 72) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$2672_Y.
Removed top 28 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2573_Y.
Removed top 30 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2580_Y.
Removed top 28 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2594_Y.
Removed top 64 bits (of 72) from wire loopback.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$and$../../../usb_cdc/out_fifo.v:0$2565_Y.
Removed top 1 bits (of 2) from wire loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$7\dev_state_d[1:0].
Removed top 7 bits (of 8) from wire loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$8\in_data[7:0].
Removed top 7 bits (of 8) from wire loopback.$flatten\u_usb_cdc.\u_ctrl_endp.$9\in_data[7:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$10\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$11\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$12\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$13\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$14\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0].
Removed top 2 bits (of 5) from wire loopback.$flatten\u_usb_cdc.\u_sie.$4\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2033.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$4\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$5\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$6\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$7\datain_toggle_d[15:0].
Removed top 28 bits (of 32) from wire loopback.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2285_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2019_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2175_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2188_Y.
Removed top 15 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$extend$../../../usb_cdc/sie.v:382$2014_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2018_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2012_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2017_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2173_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2186_Y.
Removed top 1 bits (of 11) from wire loopback.frame.

11.14. Executing PEEPOPT pass (run peephole optimizers).

11.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 193 unused wires.
<suppressed ~1 debug messages>

11.16. Executing SHARE pass (SAT-based resource sharing).

11.17. Executing TECHMAP pass (map to technology primitives).

11.17.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

11.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

11.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~5 debug messages>

11.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 1 unused cells and 5 unused wires.
<suppressed ~2 debug messages>

11.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module loopback:
  creating $macc model for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$970 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2637 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$2658 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$2680 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2573 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2580 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2594 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:371$2344 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$1875 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2285 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1411 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1443 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1462 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1383 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1371 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1380 ($sub).
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1380.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1371.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1383.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1462.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1443.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1411.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2285.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$1875.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:371$2344.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2594.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2580.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2573.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$2680.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$2658.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2637.
  creating $alu model for $macc $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$970.
  creating $alu cell for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$970: $auto$alumacc.cc:485:replace_alu$14191
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2637: $auto$alumacc.cc:485:replace_alu$14194
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:229$2658: $auto$alumacc.cc:485:replace_alu$14197
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:240$2680: $auto$alumacc.cc:485:replace_alu$14200
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641: $auto$alumacc.cc:485:replace_alu$14203
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2573: $auto$alumacc.cc:485:replace_alu$14206
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:231$2580: $auto$alumacc.cc:485:replace_alu$14209
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:243$2594: $auto$alumacc.cc:485:replace_alu$14212
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582: $auto$alumacc.cc:485:replace_alu$14215
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:371$2344: $auto$alumacc.cc:485:replace_alu$14218
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$1875: $auto$alumacc.cc:485:replace_alu$14221
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2285: $auto$alumacc.cc:485:replace_alu$14224
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1411: $auto$alumacc.cc:485:replace_alu$14227
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1443: $auto$alumacc.cc:485:replace_alu$14230
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1462: $auto$alumacc.cc:485:replace_alu$14233
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1383: $auto$alumacc.cc:485:replace_alu$14236
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1371: $auto$alumacc.cc:485:replace_alu$14239
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1380: $auto$alumacc.cc:485:replace_alu$14242
  created 18 $alu and 0 $macc cells.

11.21. Executing OPT pass (performing simple optimizations).

11.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

11.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~131 debug messages>

11.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11869: $auto$opt_reduce.cc:134:opt_mux$12467
  Optimizing cells in module \loopback.
Performed a total of 1 changes.

11.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~174 debug messages>
Removed a total of 58 cells.

11.21.6. Executing OPT_DFF pass (perform DFF optimizations).

11.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 64 unused wires.
<suppressed ~1 debug messages>

11.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.21.9. Rerunning OPT passes. (Maybe there is more to do..)

11.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~113 debug messages>

11.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6434: { $auto$opt_reduce.cc:134:opt_mux$12463 $auto$opt_reduce.cc:134:opt_mux$14246 }
  Optimizing cells in module \loopback.
Performed a total of 1 changes.

11.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.21.13. Executing OPT_DFF pass (perform DFF optimizations).

11.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

11.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.21.16. Rerunning OPT passes. (Maybe there is more to do..)

11.21.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~113 debug messages>

11.21.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

11.21.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.21.20. Executing OPT_DFF pass (perform DFF optimizations).

11.21.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

11.21.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.21.23. Finished OPT passes. (There is nothing left to do.)

11.22. Executing MEMORY pass.

11.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

11.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

11.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

11.22.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

11.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

11.22.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

11.22.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

11.22.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

11.22.9. Executing MEMORY_COLLECT pass (generating $mem cells).

11.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

11.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

11.25. Executing TECHMAP pass (map to technology primitives).

11.25.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

11.25.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

11.26. Executing ICE40_BRAMINIT pass.

11.27. Executing OPT pass (performing simple optimizations).

11.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~176 debug messages>

11.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.27.3. Executing OPT_DFF pass (perform DFF optimizations).

11.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 100 unused wires.
<suppressed ~1 debug messages>

11.27.5. Finished fast OPT passes.

11.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

11.29. Executing OPT pass (performing simple optimizations).

11.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~96 debug messages>

11.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2642:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2642_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2641_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2642_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2642_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2642_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2642_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2642_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2642_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2642_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2642_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2642_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2642_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2642_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2642_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2642_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2642_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2642_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2642_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2642_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2642_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2642_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2642_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2642_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2642_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2642_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2642_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2642_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2642_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2642_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2642_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2642_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2583:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2583_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:233$2582_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2583_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2583_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2583_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2583_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2583_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2583_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2583_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2583_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2583_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2583_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2583_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2583_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2583_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2583_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2583_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2583_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2583_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2583_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2583_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2583_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2583_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2583_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2583_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2583_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2583_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2583_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2583_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2583_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:233$2583_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2844:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2104 [14] $auto$opt_expr.cc:205:group_cell_inputs$14342 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2104 [1] $auto$opt_expr.cc:205:group_cell_inputs$14342 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14342 [14] $auto$opt_expr.cc:205:group_cell_inputs$14342 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$14342 [13] $auto$opt_expr.cc:205:group_cell_inputs$14342 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1843.$result[15:0]$2149 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$14349 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1843.$result[15:0]$2149 [1] $auto$opt_expr.cc:205:group_cell_inputs$14349 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2104 [14] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2104 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14342 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1843.$result[15:0]$2149 [15] $auto$opt_expr.cc:205:group_cell_inputs$14349 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1843.$result[15:0]$2149 [14] $auto$opt_expr.cc:205:group_cell_inputs$14349 [12:2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1843.$result[15:0]$2149 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14342 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2855:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2100 [14] $auto$opt_expr.cc:205:group_cell_inputs$14335 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2100 [1] $auto$opt_expr.cc:205:group_cell_inputs$14335 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14335 [14] $auto$opt_expr.cc:205:group_cell_inputs$14335 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$14335 [13] $auto$opt_expr.cc:205:group_cell_inputs$14335 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2104 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$14342 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2104 [1] $auto$opt_expr.cc:205:group_cell_inputs$14342 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2100 [14] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2100 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14335 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2104 [15] $auto$opt_expr.cc:205:group_cell_inputs$14342 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2104 [14] $auto$opt_expr.cc:205:group_cell_inputs$14342 [12:2] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2104 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14335 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2866:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2096 [14] $auto$opt_expr.cc:205:group_cell_inputs$14328 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2096 [1] $auto$opt_expr.cc:205:group_cell_inputs$14328 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14328 [14] $auto$opt_expr.cc:205:group_cell_inputs$14328 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$14328 [13] $auto$opt_expr.cc:205:group_cell_inputs$14328 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2100 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$14335 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2100 [1] $auto$opt_expr.cc:205:group_cell_inputs$14335 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2096 [14] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2096 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14328 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2100 [15] $auto$opt_expr.cc:205:group_cell_inputs$14335 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2100 [14] $auto$opt_expr.cc:205:group_cell_inputs$14335 [12:2] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2100 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14328 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2877:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2092 [14] $auto$opt_expr.cc:205:group_cell_inputs$14321 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2092 [1] $auto$opt_expr.cc:205:group_cell_inputs$14321 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14321 [14] $auto$opt_expr.cc:205:group_cell_inputs$14321 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$14321 [13] $auto$opt_expr.cc:205:group_cell_inputs$14321 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2096 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$14328 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2096 [1] $auto$opt_expr.cc:205:group_cell_inputs$14328 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2092 [14] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2092 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14321 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2096 [15] $auto$opt_expr.cc:205:group_cell_inputs$14328 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2096 [14] $auto$opt_expr.cc:205:group_cell_inputs$14328 [12:2] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2096 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14321 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2888:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2088 [14] $auto$opt_expr.cc:205:group_cell_inputs$14314 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2088 [1] $auto$opt_expr.cc:205:group_cell_inputs$14314 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14314 [14] $auto$opt_expr.cc:205:group_cell_inputs$14314 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$14314 [13] $auto$opt_expr.cc:205:group_cell_inputs$14314 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2092 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$14321 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2092 [1] $auto$opt_expr.cc:205:group_cell_inputs$14321 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2088 [14] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2088 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14314 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2092 [15] $auto$opt_expr.cc:205:group_cell_inputs$14321 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2092 [14] $auto$opt_expr.cc:205:group_cell_inputs$14321 [12:2] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2092 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14314 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2899:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2084 [14] $auto$opt_expr.cc:205:group_cell_inputs$14307 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2084 [1] $auto$opt_expr.cc:205:group_cell_inputs$14307 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14307 [14] $auto$opt_expr.cc:205:group_cell_inputs$14307 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$14307 [13] $auto$opt_expr.cc:205:group_cell_inputs$14307 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2088 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$14314 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2088 [1] $auto$opt_expr.cc:205:group_cell_inputs$14314 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2084 [14] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2084 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14307 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2088 [15] $auto$opt_expr.cc:205:group_cell_inputs$14314 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2088 [14] $auto$opt_expr.cc:205:group_cell_inputs$14314 [12:2] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2088 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14307 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2976:
      Old ports: A=8'11000011, B=8'01001011, Y=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [6:4] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [2:0] } = 6'100011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$2994:
      Old ports: A=4'0011, B=4'1011, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [2:0] = 3'011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3234:
      Old ports: A=4'0010, B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3658:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1843.$result[15:0]$2149 [14] $auto$opt_expr.cc:205:group_cell_inputs$14349 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1843.$result[15:0]$2149 [1] $auto$opt_expr.cc:205:group_cell_inputs$14349 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14349 [14] $auto$opt_expr.cc:205:group_cell_inputs$14349 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$14349 [13] $auto$opt_expr.cc:205:group_cell_inputs$14349 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2112
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1843.$result[15:0]$2149 [14] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1843.$result[15:0]$2149 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14349 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2112 [15] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2112 [2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2112 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2112 [14:3] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2112 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14349 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4087:
      Old ports: A={ \u_usb_cdc.u_sie.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14300 [14] \u_usb_cdc.u_sie.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$14300 [13] \u_usb_cdc.u_sie.crc16_q [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2084 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$14307 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2084 [1] $auto$opt_expr.cc:205:group_cell_inputs$14307 [0] }
      New ports: A={ \u_usb_cdc.u_sie.crc16_q [14] \u_usb_cdc.u_sie.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14300 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2084 [15] $auto$opt_expr.cc:205:group_cell_inputs$14307 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2084 [14] $auto$opt_expr.cc:205:group_cell_inputs$14307 [12:2] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1842.$result[15:0]$2084 [1] } = { \u_usb_cdc.u_sie.crc16_q [13:2] \u_usb_cdc.u_sie.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4698:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$14295 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2069 [1] $auto$opt_expr.cc:205:group_cell_inputs$14295 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14295 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$14295 [3] $auto$opt_expr.cc:205:group_cell_inputs$14295 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2073
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2069 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14295 [3] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2073 [2] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2073 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2073 [4:3] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2073 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14295 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4717:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$14290 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2065 [1] $auto$opt_expr.cc:205:group_cell_inputs$14290 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14290 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$14290 [3] $auto$opt_expr.cc:205:group_cell_inputs$14290 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2069 [4] $auto$opt_expr.cc:205:group_cell_inputs$14295 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2069 [1] $auto$opt_expr.cc:205:group_cell_inputs$14295 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2065 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14290 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$14295 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2069 [4] $auto$opt_expr.cc:205:group_cell_inputs$14295 [2] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2069 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14290 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4736:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$14285 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2061 [1] $auto$opt_expr.cc:205:group_cell_inputs$14285 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14285 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$14285 [3] $auto$opt_expr.cc:205:group_cell_inputs$14285 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2065 [4] $auto$opt_expr.cc:205:group_cell_inputs$14290 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2065 [1] $auto$opt_expr.cc:205:group_cell_inputs$14290 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2061 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14285 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$14290 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2065 [4] $auto$opt_expr.cc:205:group_cell_inputs$14290 [2] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2065 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14285 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4755:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$14280 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2057 [1] $auto$opt_expr.cc:205:group_cell_inputs$14280 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14280 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$14280 [3] $auto$opt_expr.cc:205:group_cell_inputs$14280 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2061 [4] $auto$opt_expr.cc:205:group_cell_inputs$14285 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2061 [1] $auto$opt_expr.cc:205:group_cell_inputs$14285 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2057 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14280 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$14285 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2061 [4] $auto$opt_expr.cc:205:group_cell_inputs$14285 [2] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2061 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14280 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4774:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$14275 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2053 [1] $auto$opt_expr.cc:205:group_cell_inputs$14275 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14275 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$14275 [3] $auto$opt_expr.cc:205:group_cell_inputs$14275 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2057 [4] $auto$opt_expr.cc:205:group_cell_inputs$14280 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2057 [1] $auto$opt_expr.cc:205:group_cell_inputs$14280 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2053 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14275 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$14280 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2057 [4] $auto$opt_expr.cc:205:group_cell_inputs$14280 [2] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2057 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14275 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4793:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$14270 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2049 [1] $auto$opt_expr.cc:205:group_cell_inputs$14270 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14270 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$14270 [3] $auto$opt_expr.cc:205:group_cell_inputs$14270 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2053 [4] $auto$opt_expr.cc:205:group_cell_inputs$14275 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2053 [1] $auto$opt_expr.cc:205:group_cell_inputs$14275 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2049 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14270 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$14275 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2053 [4] $auto$opt_expr.cc:205:group_cell_inputs$14275 [2] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2053 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14270 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4812:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$14265 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2045 [1] $auto$opt_expr.cc:205:group_cell_inputs$14265 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14265 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$14265 [3] $auto$opt_expr.cc:205:group_cell_inputs$14265 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2049 [4] $auto$opt_expr.cc:205:group_cell_inputs$14270 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2049 [1] $auto$opt_expr.cc:205:group_cell_inputs$14270 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2045 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14265 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$14270 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2049 [4] $auto$opt_expr.cc:205:group_cell_inputs$14270 [2] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2049 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14265 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4831:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$14260 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2041 [1] $auto$opt_expr.cc:205:group_cell_inputs$14260 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14260 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$14260 [3] $auto$opt_expr.cc:205:group_cell_inputs$14260 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2045 [4] $auto$opt_expr.cc:205:group_cell_inputs$14265 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2045 [1] $auto$opt_expr.cc:205:group_cell_inputs$14265 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2041 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14260 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$14265 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2045 [4] $auto$opt_expr.cc:205:group_cell_inputs$14265 [2] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2045 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14260 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4850:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$14255 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2037 [1] $auto$opt_expr.cc:205:group_cell_inputs$14255 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14255 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$14255 [3] $auto$opt_expr.cc:205:group_cell_inputs$14255 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2041 [4] $auto$opt_expr.cc:205:group_cell_inputs$14260 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2041 [1] $auto$opt_expr.cc:205:group_cell_inputs$14260 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2037 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14255 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$14260 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2041 [4] $auto$opt_expr.cc:205:group_cell_inputs$14260 [2] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2041 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14255 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4869:
      Old ports: A={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$14250 [1] $auto$opt_expr.cc:205:group_cell_inputs$14250 [2] $auto$opt_expr.cc:205:group_cell_inputs$14250 [0] 1'1 }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$14250 [1] $auto$wreduce.cc:454:run$14172 [1] $auto$opt_expr.cc:205:group_cell_inputs$14250 [0] 1'0 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2037 [4] $auto$opt_expr.cc:205:group_cell_inputs$14255 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2037 [1] $auto$opt_expr.cc:205:group_cell_inputs$14255 [0] }
      New ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$14250 [2] 1'1 }, B={ $auto$wreduce.cc:454:run$14172 [1] 1'0 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$14255 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2037 [4] $auto$opt_expr.cc:205:group_cell_inputs$14255 [2] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$1840.$result[4:0]$2037 [1] } = { 1'1 $auto$opt_expr.cc:205:group_cell_inputs$14250 [1:0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4888:
      Old ports: A=3'011, B=3'110, Y={ $auto$opt_expr.cc:205:group_cell_inputs$14250 [1] $auto$wreduce.cc:454:run$14172 [1] $auto$opt_expr.cc:205:group_cell_inputs$14250 [0] }
      New ports: A=2'01, B=2'10, Y=$auto$opt_expr.cc:205:group_cell_inputs$14250 [1:0]
      New connections: $auto$wreduce.cc:454:run$14172 [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11558:
      Old ports: A=8'00000000, B=8'10000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0] [7:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0] [7]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0] [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11637:
      Old ports: A={ 1'1 $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0] [7:0] }, B=9'100000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0]
      New ports: A=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0] [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [8] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11913:
      Old ports: A=6'1xx1xx, B=6'000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11913_Y [5:0]
      New ports: A=2'1x, B=2'00, Y={ $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11913_Y [2] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11913_Y [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11913_Y [5:3] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11913_Y [1] } = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11913_Y [2] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11913_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11913_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11913_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11953:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [1] = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$12021:
      Old ports: A=3'011, B=3'111, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [2]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [1:0] = 2'11
  Optimizing cells in module \loopback.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3027:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0], B=8'01011010, Y=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] 1'0 $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] 1'1 }, B=4'0110, Y={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [6:5] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [2:1] } = 4'1001
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3042:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0], B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3] 1'1 }, B=2'10, Y={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [2:1] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3326:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3] 1'0 }, B=2'11, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [3:2]
      New connections: $flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11637:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0] [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New ports: A=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0] [7], B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [6:0] = 7'0000000
  Optimizing cells in module \loopback.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3084:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0], B=8'00011110, Y=$flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] 1'1 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] 1'0 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }, B=6'001110, Y={ $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [4:2] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [5] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3096:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] 1'0 $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }, B=3'110, Y={ $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [3:2] $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [1] = 1'1
  Optimizing cells in module \loopback.
Performed a total of 35 changes.

11.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.29.6. Executing OPT_DFF pass (perform DFF optimizations).

11.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

11.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~5 debug messages>

11.29.9. Rerunning OPT passes. (Maybe there is more to do..)

11.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~96 debug messages>

11.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

11.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.29.13. Executing OPT_DFF pass (perform DFF optimizations).

11.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

11.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.29.16. Rerunning OPT passes. (Maybe there is more to do..)

11.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~96 debug messages>

11.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

11.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.29.20. Executing OPT_DFF pass (perform DFF optimizations).

11.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

11.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.29.23. Finished OPT passes. (There is nothing left to do.)

11.30. Executing ICE40_WRAPCARRY pass (wrap carries).

11.31. Executing TECHMAP pass (map to technology primitives).

11.31.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.31.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

11.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$dde52db7035cb02b3cc5e73865788532339e3bcb\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using template $paramod$constmap:d706445b01d30e7e39c300843f011860ca2fe277$paramod$4cab501b307a93c2d80616155318b09503c0bdfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:055ddd148d72874b0eef92b3fb8db7ea91555f2d$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$constmap:a613a988efaee6fe68bd2154434accbfa7125b32$paramod$c414f9c4e0e82e8c11577c1142e59cbae97a9ea8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ice40_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:2c72bde9d95a2c9332409704623f6aa83244f826$paramod$ca62cfdb92da5685ea9fec16e4f8f797c2bd1e14\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:cc753177e9e8bffd8b532faf7c0c91f2b219af97$paramod$0ce2d64320caea7c7ad9926dc0b17e0a25fc2cca\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:006c8a602c6573ea77dba12a1a2e26f798c1b5c2$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:58cf7e6babd57877aa1d2cbe56a5d5853f8eb1a1$paramod$580d2522be23e58e745a0a8e1a08059c8b2646c4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $xor.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr'.

11.31.61. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4772 debug messages>

11.31.62. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~5 debug messages>
Removed 0 unused cells and 7 unused wires.
Using template $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$30a6a3eda691e4e16264fbb83b0421b58195fe41\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$ea402187f386206c0840504755479bf827f47707\_80_ice40_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~790 debug messages>

11.32. Executing OPT pass (performing simple optimizations).

11.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~13090 debug messages>

11.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~11310 debug messages>
Removed a total of 3770 cells.

11.32.3. Executing OPT_DFF pass (perform DFF optimizations).

11.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 3569 unused cells and 2156 unused wires.
<suppressed ~3574 debug messages>

11.32.5. Finished fast OPT passes.

11.33. Executing ICE40_OPT pass (performing simple optimizations).

11.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14191.slice[0].carry: CO=\u_prescaler.prescaler_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14194.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14200.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_in_fifo.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14203.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14203.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$14203.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14206.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_out_fifo.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14212.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14215.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14215.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$14215.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14218.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14221.slice[0].carry: CO=\u_usb_cdc.u_sie.delay_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14224.slice[0].carry: CO=\u_usb_cdc.u_sie.in_byte_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14230.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14233.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14236.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$14242.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q [0]

11.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~107 debug messages>

11.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

11.33.4. Executing OPT_DFF pass (perform DFF optimizations).

11.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

11.33.6. Rerunning OPT passes. (Removed registers in this run.)

11.33.7. Running ICE40 specific optimizations.

11.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.33.10. Executing OPT_DFF pass (perform DFF optimizations).

11.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

11.33.12. Finished OPT passes. (There is nothing left to do.)

11.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

11.35. Executing TECHMAP pass (map to technology primitives).

11.35.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

11.35.2. Continuing TECHMAP pass.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
No more expansions possible.
<suppressed ~441 debug messages>

11.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$14191.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$14194.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$14200.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$14203.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$14203.slice[4].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$14206.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$14212.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$14215.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$14215.slice[4].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$14218.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$14221.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$14224.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$14230.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$14233.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$14236.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$14242.slice[0].carry ($lut).

11.38. Executing ICE40_OPT pass (performing simple optimizations).

11.38.1. Running ICE40 specific optimizations.

11.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~632 debug messages>

11.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~1329 debug messages>
Removed a total of 443 cells.

11.38.4. Executing OPT_DFF pass (perform DFF optimizations).

11.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 2943 unused wires.
<suppressed ~1 debug messages>

11.38.6. Rerunning OPT passes. (Removed registers in this run.)

11.38.7. Running ICE40 specific optimizations.

11.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

11.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

11.38.10. Executing OPT_DFF pass (perform DFF optimizations).

11.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

11.38.12. Finished OPT passes. (There is nothing left to do.)

11.39. Executing TECHMAP pass (map to technology primitives).

11.39.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

11.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

11.40. Executing ABC pass (technology mapping using ABC).

11.40.1. Extracting gate netlist of module `\loopback' to `<abc-temp-dir>/input.blif'..
Extracted 3892 gates and 4339 wires to a netlist network with 445 inputs and 398 outputs.

11.40.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     608.
ABC: Participating nodes from both networks       =    1343.
ABC: Participating nodes from the first network   =     607. (  59.28 % of nodes)
ABC: Participating nodes from the second network  =     736. (  71.88 % of nodes)
ABC: Node pairs (any polarity)                    =     607. (  59.28 % of names can be moved)
ABC: Node pairs (same polarity)                   =     509. (  49.71 % of names can be moved)
ABC: Total runtime =     0.12 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

11.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1023
ABC RESULTS:        internal signals:     3496
ABC RESULTS:           input signals:      445
ABC RESULTS:          output signals:      398
Removing temp directory.

11.41. Executing ICE40_WRAPCARRY pass (wrap carries).

11.42. Executing TECHMAP pass (map to technology primitives).

11.42.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

11.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 18 unused cells and 2410 unused wires.

11.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1076
  1-LUT               10
  2-LUT              208
  3-LUT              294
  4-LUT              564
  with \SB_CARRY    (#0)   43
  with \SB_CARRY    (#1)   41

Eliminating LUTs.
Number of LUTs:     1076
  1-LUT               10
  2-LUT              208
  3-LUT              294
  4-LUT              564
  with \SB_CARRY    (#0)   43
  with \SB_CARRY    (#1)   41

Combining LUTs.
Number of LUTs:     1039
  1-LUT               10
  2-LUT              165
  3-LUT              270
  4-LUT              594
  with \SB_CARRY    (#0)   43
  with \SB_CARRY    (#1)   41

Eliminated 0 LUTs.
Combined 37 LUTs.
<suppressed ~5736 debug messages>

11.44. Executing TECHMAP pass (map to technology primitives).

11.44.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

11.44.2. Continuing TECHMAP pass.
Using template $paramod$77a6cc341daf15cfe0c6d194b256e01e4a971f96\$lut for cells of type $lut.
Using template $paramod$35a601e21da99e3d336a434f5a8b09e089e44a0d\$lut for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000001 for cells of type $lut.
Using template $paramod$696ceba4fdc3f1b5237f638e558a17543f72d717\$lut for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$f9d1ff451b86003d2653805231d1f56d39903e00\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$05f19d9c2311a3d1ab38ece311a1bb9f96c62043\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$fd0c475e3e6f20ad225673464af09a8de603ab71\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$e916f29461b84dba3e4f29f50c50271deb94400b\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$8de075b78551be2f87c0462616ee7cb01d276e89\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$017d8c8b5f8f0bd543e7b1e7d026dcb67424a519\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$5766b753e513aa2393ffc25ef94ebc79dc098484\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$3bc026de04535b25786da249981f824248a39a05\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$5037893c2f0202cbda412b45a61ab57b51500aee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$d81e419182194220fe1d6dd96690c56b1648ff58\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$f54c0ffd7b041ca43eac7710ab19c0666d826c22\$lut for cells of type $lut.
Using template $paramod$914214ce9ecb1a7412d9aca457ec94cede3145b5\$lut for cells of type $lut.
Using template $paramod$834c4e678d55a2d8d648671fa29a5046863df970\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod$a4058b430c463ad21b4d22b28785b4fbc0bd9842\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$ffa2c3035f7f4404aac6cc2bdc1275876c9ed078\$lut for cells of type $lut.
Using template $paramod$b4ae011c0e178ae4a0c81a036da8f1ec6b30312d\$lut for cells of type $lut.
Using template $paramod$164bdefb5d1c06a6528ecdb35b429071950e50d7\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$fec5a3e586b1930427fa7af9f5aac7fd41e707a1\$lut for cells of type $lut.
Using template $paramod$d3afbb90878580c83bdadaa1b3571bf27380c44c\$lut for cells of type $lut.
Using template $paramod$38a207c707820f72f67386d2619ee46ee88964f9\$lut for cells of type $lut.
Using template $paramod$10b0fe3049cfd7e6d38533387eb2b0cfded868cf\$lut for cells of type $lut.
Using template $paramod$780375c9bd4a74671d040f17582de38f90afbb3c\$lut for cells of type $lut.
Using template $paramod$4518c6efc338c838baccc1368addc699a6d5aa1d\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$7ad6771b9b40fd01d98988c39e9c94d34bc85f74\$lut for cells of type $lut.
Using template $paramod$7ffac03cd0abd3a28c1c30cc28dbcbcc23ba7457\$lut for cells of type $lut.
Using template $paramod$8379cb6cc067198df3735466802bba2672d8d35f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$b4d59a169df3392cc49f75ff3f36786eb368b5e7\$lut for cells of type $lut.
Using template $paramod$4fca3b92a07e69b87d718c5500dfd8ffb1121619\$lut for cells of type $lut.
Using template $paramod$5898ae4e52b22eca363a418fa94151158a507d30\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$044e8b1893c94f717651c5cd428e71c892566f52\$lut for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$30c7bb594369ca20ff4ff844ba6ed3179f45572d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101011 for cells of type $lut.
Using template $paramod$0bd56cf5130d265bdf3651844aad5160126b46af\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111110 for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$64669a7e87c28e39425dffff48145545533b4971\$lut for cells of type $lut.
Using template $paramod$096a408fd37568b92eea484c5cc9a8e86ab67a87\$lut for cells of type $lut.
Using template $paramod$e9ba0bc9a2ad1058e6d1287dbaf97e62b56821df\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$8cc1d9190eee0e7f03980e56a6daf286bc7b3911\$lut for cells of type $lut.
Using template $paramod$dd14e67ccaef897e1542de006ca919d0d5eec0c8\$lut for cells of type $lut.
Using template $paramod$5ba4649e4c057a12bb76c8ff80331759f09f2ab6\$lut for cells of type $lut.
Using template $paramod$52b0f43ae6cb52b5e726dd3244952f6f33bb5f19\$lut for cells of type $lut.
Using template $paramod$9623e0f0380510818a89bf843cc0ec2e173b151d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$2167383712a3ef5a7aa9a279cd8db29e1fc2db5f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$052ca015f1400ebf950f85d5f181f7a5865c336c\$lut for cells of type $lut.
Using template $paramod$c9994e2a733aa21e4bfe57075af37a9c5257c791\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$422375ed3dc0d4f0e5c0c5f1906dad62654ab15d\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$e7cf8575a194eb3a0b763de77523fb7297d31466\$lut for cells of type $lut.
Using template $paramod$c2d2bfc2aa48753687a785c7875fcdf43e1af39b\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$70e260b11d61c2beb07d1dff789df1caf45cc3d9\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$9850450c7f2ce6ec6d61697515f47872a7c4eee5\$lut for cells of type $lut.
Using template $paramod$161491d8314cab9d5d32db4aa31f31f4ef4f6dc6\$lut for cells of type $lut.
Using template $paramod$64983db93b60e57e89574e91fe67a6652aaee35a\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod$9bb605c35cd1c732ceb4c96c05ba83d26fc0c327\$lut for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod$b637cf4714c2e93484bb499728e176a6ab69c910\$lut for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~3538 debug messages>
Removed 0 unused cells and 2324 unused wires.

11.45. Executing AUTONAME pass.
Renamed 29340 objects in module loopback (71 iterations).
<suppressed ~2225 debug messages>

11.46. Executing HIERARCHY pass (managing design hierarchy).

11.46.1. Analyzing design hierarchy..
Top module:  \loopback

11.46.2. Analyzing design hierarchy..
Top module:  \loopback
Removed 0 unused modules.

11.47. Printing statistics.

=== loopback ===

   Number of wires:                971
   Number of wire bits:           2809
   Number of public wires:         971
   Number of public wire bits:    2809
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1503
     SB_CARRY                       43
     SB_DFFER                      345
     SB_DFFES                        7
     SB_DFFR                        61
     SB_DFFS                         4
     SB_IO                           3
     SB_LUT4                      1039
     SB_PLL40_CORE                   1

11.48. Executing CHECK pass (checking for obvious problems).
Checking module loopback...
Found and reported 0 problems.

12. Executing JSON backend.

End of script. Logfile hash: ab2878d15f, CPU: user 6.90s system 0.09s, MEM: 121.58 MB peak
Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 24% 45x opt_expr (1 sec), 12% 26x opt_clean (0 sec), ...
