<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.1" title="ledtest_ice40up5k" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="led_top"/>
        <Source name="source/impl_1/LED_control.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/impl_1/rgb_led_top.vhd" type="VHDL" type_short="VHDL">
            <Options top_module="led_top"/>
        </Source>
        <Source name="source/impl_1/testbench.v" type="Verilog" type_short="Verilog" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="impl_1/pll_24M/pll_24M.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="source/impl_1.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
        <Source name="source/impl_1/design_constraints.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="source/impl_1/timing_constraints.ldc" type="LSE Design Constraints File" type_short="LDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="ledtest_ice40up5k1.sty"/>
</RadiantProject>
