#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2481e10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2474ba0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x2483110 .functor NOT 1, L_0x24bb720, C4<0>, C4<0>, C4<0>;
L_0x24bb480 .functor XOR 1, L_0x24bb320, L_0x24bb3e0, C4<0>, C4<0>;
L_0x24bb610 .functor XOR 1, L_0x24bb480, L_0x24bb540, C4<0>, C4<0>;
v0x24b90f0_0 .net *"_ivl_10", 0 0, L_0x24bb540;  1 drivers
v0x24b91f0_0 .net *"_ivl_12", 0 0, L_0x24bb610;  1 drivers
v0x24b92d0_0 .net *"_ivl_2", 0 0, L_0x24bb280;  1 drivers
v0x24b9390_0 .net *"_ivl_4", 0 0, L_0x24bb320;  1 drivers
v0x24b9470_0 .net *"_ivl_6", 0 0, L_0x24bb3e0;  1 drivers
v0x24b95a0_0 .net *"_ivl_8", 0 0, L_0x24bb480;  1 drivers
v0x24b9680_0 .net "a", 0 0, v0x24b7300_0;  1 drivers
v0x24b9720_0 .net "b", 0 0, v0x24b73a0_0;  1 drivers
v0x24b97c0_0 .net "c", 0 0, v0x24b7440_0;  1 drivers
v0x24b9860_0 .var "clk", 0 0;
v0x24b9900_0 .net "d", 0 0, v0x24b7580_0;  1 drivers
v0x24b99a0_0 .net "q_dut", 0 0, L_0x24bb0d0;  1 drivers
v0x24b9a40_0 .net "q_ref", 0 0, L_0x2483180;  1 drivers
v0x24b9ae0_0 .var/2u "stats1", 159 0;
v0x24b9b80_0 .var/2u "strobe", 0 0;
v0x24b9c20_0 .net "tb_match", 0 0, L_0x24bb720;  1 drivers
v0x24b9ce0_0 .net "tb_mismatch", 0 0, L_0x2483110;  1 drivers
v0x24b9eb0_0 .net "wavedrom_enable", 0 0, v0x24b7670_0;  1 drivers
v0x24b9f50_0 .net "wavedrom_title", 511 0, v0x24b7710_0;  1 drivers
L_0x24bb280 .concat [ 1 0 0 0], L_0x2483180;
L_0x24bb320 .concat [ 1 0 0 0], L_0x2483180;
L_0x24bb3e0 .concat [ 1 0 0 0], L_0x24bb0d0;
L_0x24bb540 .concat [ 1 0 0 0], L_0x2483180;
L_0x24bb720 .cmp/eeq 1, L_0x24bb280, L_0x24bb610;
S_0x2478310 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x2474ba0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2479850 .functor OR 1, v0x24b7300_0, v0x24b73a0_0, C4<0>, C4<0>;
L_0x248d840 .functor OR 1, v0x24b7440_0, v0x24b7580_0, C4<0>, C4<0>;
L_0x2483180 .functor AND 1, L_0x2479850, L_0x248d840, C4<1>, C4<1>;
v0x2483380_0 .net *"_ivl_0", 0 0, L_0x2479850;  1 drivers
v0x2483420_0 .net *"_ivl_2", 0 0, L_0x248d840;  1 drivers
v0x24799a0_0 .net "a", 0 0, v0x24b7300_0;  alias, 1 drivers
v0x2479a40_0 .net "b", 0 0, v0x24b73a0_0;  alias, 1 drivers
v0x24b6780_0 .net "c", 0 0, v0x24b7440_0;  alias, 1 drivers
v0x24b6890_0 .net "d", 0 0, v0x24b7580_0;  alias, 1 drivers
v0x24b6950_0 .net "q", 0 0, L_0x2483180;  alias, 1 drivers
S_0x24b6ab0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x2474ba0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x24b7300_0 .var "a", 0 0;
v0x24b73a0_0 .var "b", 0 0;
v0x24b7440_0 .var "c", 0 0;
v0x24b74e0_0 .net "clk", 0 0, v0x24b9860_0;  1 drivers
v0x24b7580_0 .var "d", 0 0;
v0x24b7670_0 .var "wavedrom_enable", 0 0;
v0x24b7710_0 .var "wavedrom_title", 511 0;
E_0x2487c40/0 .event negedge, v0x24b74e0_0;
E_0x2487c40/1 .event posedge, v0x24b74e0_0;
E_0x2487c40 .event/or E_0x2487c40/0, E_0x2487c40/1;
E_0x2487e90 .event posedge, v0x24b74e0_0;
E_0x24719f0 .event negedge, v0x24b74e0_0;
S_0x24b6e00 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x24b6ab0;
 .timescale -12 -12;
v0x24b7000_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x24b7100 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x24b6ab0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x24b7870 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x2474ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x24ba280 .functor OR 1, v0x24b7300_0, v0x24b73a0_0, C4<0>, C4<0>;
L_0x24ba310 .functor NOT 1, L_0x24ba280, C4<0>, C4<0>, C4<0>;
L_0x24ba3a0 .functor AND 1, v0x24b7440_0, v0x24b7580_0, C4<1>, C4<1>;
L_0x24ba410 .functor NOT 1, L_0x24ba3a0, C4<0>, C4<0>, C4<0>;
L_0x24ba4b0 .functor AND 1, v0x24b73a0_0, v0x24b7440_0, C4<1>, C4<1>;
L_0x24ba520 .functor NOT 1, L_0x24ba4b0, C4<0>, C4<0>, C4<0>;
L_0x24ba650 .functor OR 1, v0x24b7580_0, L_0x24ba520, C4<0>, C4<0>;
L_0x24ba710 .functor NOT 1, L_0x24ba650, C4<0>, C4<0>, C4<0>;
L_0x24ba820 .functor AND 1, L_0x24ba410, L_0x24ba520, C4<1>, C4<1>;
L_0x24ba8e0 .functor NOT 1, L_0x24ba820, C4<0>, C4<0>, C4<0>;
L_0x24baa00 .functor AND 1, v0x24b7300_0, v0x24b73a0_0, C4<1>, C4<1>;
L_0x24baa70 .functor NOT 1, v0x24b7440_0, C4<0>, C4<0>, C4<0>;
L_0x24bab50 .functor AND 1, L_0x24baa00, L_0x24baa70, C4<1>, C4<1>;
L_0x24bac40 .functor AND 1, L_0x24bab50, v0x24b7580_0, C4<1>, C4<1>;
L_0x24baae0 .functor AND 1, L_0x24bac40, L_0x24ba310, C4<1>, C4<1>;
L_0x24bae20 .functor AND 1, L_0x24baae0, L_0x24ba710, C4<1>, C4<1>;
L_0x24bafc0 .functor AND 1, L_0x24bae20, L_0x24ba8e0, C4<1>, C4<1>;
L_0x24bb0d0 .functor NOT 1, L_0x24bafc0, C4<0>, C4<0>, C4<0>;
v0x24b7b60_0 .net *"_ivl_0", 0 0, L_0x24ba280;  1 drivers
v0x24b7c40_0 .net *"_ivl_12", 0 0, L_0x24ba650;  1 drivers
v0x24b7d20_0 .net *"_ivl_16", 0 0, L_0x24ba820;  1 drivers
v0x24b7e10_0 .net *"_ivl_20", 0 0, L_0x24baa00;  1 drivers
v0x24b7ef0_0 .net *"_ivl_22", 0 0, L_0x24baa70;  1 drivers
v0x24b8020_0 .net *"_ivl_24", 0 0, L_0x24bab50;  1 drivers
v0x24b8100_0 .net *"_ivl_26", 0 0, L_0x24bac40;  1 drivers
v0x24b81e0_0 .net *"_ivl_28", 0 0, L_0x24baae0;  1 drivers
v0x24b82c0_0 .net *"_ivl_30", 0 0, L_0x24bae20;  1 drivers
v0x24b83a0_0 .net *"_ivl_32", 0 0, L_0x24bafc0;  1 drivers
v0x24b8480_0 .net *"_ivl_4", 0 0, L_0x24ba3a0;  1 drivers
v0x24b8560_0 .net *"_ivl_8", 0 0, L_0x24ba4b0;  1 drivers
v0x24b8640_0 .net "a", 0 0, v0x24b7300_0;  alias, 1 drivers
v0x24b86e0_0 .net "b", 0 0, v0x24b73a0_0;  alias, 1 drivers
v0x24b87d0_0 .net "c", 0 0, v0x24b7440_0;  alias, 1 drivers
v0x24b88c0_0 .net "d", 0 0, v0x24b7580_0;  alias, 1 drivers
v0x24b89b0_0 .net "q", 0 0, L_0x24bb0d0;  alias, 1 drivers
v0x24b8a70_0 .net "w1", 0 0, L_0x24ba310;  1 drivers
v0x24b8b30_0 .net "w2", 0 0, L_0x24ba410;  1 drivers
v0x24b8bf0_0 .net "w3", 0 0, L_0x24ba520;  1 drivers
v0x24b8cb0_0 .net "w4", 0 0, L_0x24ba710;  1 drivers
v0x24b8d70_0 .net "w5", 0 0, L_0x24ba8e0;  1 drivers
S_0x24b8ed0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x2474ba0;
 .timescale -12 -12;
E_0x24879e0 .event anyedge, v0x24b9b80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24b9b80_0;
    %nor/r;
    %assign/vec4 v0x24b9b80_0, 0;
    %wait E_0x24879e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24b6ab0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24b7580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b7440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b73a0_0, 0;
    %assign/vec4 v0x24b7300_0, 0;
    %wait E_0x24719f0;
    %wait E_0x2487e90;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24b7580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b7440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b73a0_0, 0;
    %assign/vec4 v0x24b7300_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2487c40;
    %load/vec4 v0x24b7300_0;
    %load/vec4 v0x24b73a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x24b7440_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x24b7580_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24b7580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b7440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b73a0_0, 0;
    %assign/vec4 v0x24b7300_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x24b7100;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2487c40;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x24b7580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b7440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b73a0_0, 0;
    %assign/vec4 v0x24b7300_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2474ba0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24b9860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24b9b80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2474ba0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x24b9860_0;
    %inv;
    %store/vec4 v0x24b9860_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2474ba0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24b74e0_0, v0x24b9ce0_0, v0x24b9680_0, v0x24b9720_0, v0x24b97c0_0, v0x24b9900_0, v0x24b9a40_0, v0x24b99a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2474ba0;
T_7 ;
    %load/vec4 v0x24b9ae0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x24b9ae0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24b9ae0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x24b9ae0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24b9ae0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24b9ae0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24b9ae0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2474ba0;
T_8 ;
    %wait E_0x2487c40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24b9ae0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24b9ae0_0, 4, 32;
    %load/vec4 v0x24b9c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x24b9ae0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24b9ae0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24b9ae0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24b9ae0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x24b9a40_0;
    %load/vec4 v0x24b9a40_0;
    %load/vec4 v0x24b99a0_0;
    %xor;
    %load/vec4 v0x24b9a40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x24b9ae0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24b9ae0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x24b9ae0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24b9ae0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/circuit3/iter1/response3/top_module.sv";
