// Seed: 275816499
module module_0 (
    input id_0,
    input reg id_1,
    input id_2,
    output id_3,
    input logic id_4,
    input logic id_5,
    input logic id_6
);
  type_11(
      1, id_6
  );
  initial begin
    id_3 <= id_0;
  end
  always @(posedge (id_6)) id_3 = id_1;
  assign id_3 = id_2;
endmodule
