blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_6,../../../../../lab3_example/lab3_example.gen/sources_1/bd/tap_ram/ipshared/bb55/simulation/blk_mem_gen_v8_4.v,
tap_ram_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../../../lab3_example/lab3_example.gen/sources_1/bd/tap_ram/ip/tap_ram_blk_mem_gen_0_0/sim/tap_ram_blk_mem_gen_0_0.v,
tap_ram.v,verilog,xil_defaultlib,../../../../../lab3_example/lab3_example.gen/sources_1/bd/tap_ram/sim/tap_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
