#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jul 27 01:09:05 2023
# Process ID: 1420107
# Current directory: /home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/impl_1
# Command line: vivado -log soc_axi_lite_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source soc_axi_lite_top.tcl -notrace
# Log file: /home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/impl_1/soc_axi_lite_top.vdi
# Journal file: /home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source soc_axi_lite_top.tcl -notrace
Command: link_design -top soc_axi_lite_top -part xc7a200tfbg676-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Project 1-454] Reading design checkpoint '/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/clk_pll/clk_pll.dcp' for cell 'pll.clk_pll'
INFO: [Project 1-454] Reading design checkpoint '/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/rtl/myCPU/IP/axi_clock_converter/axi_clock_converter.dcp' for cell 'u_axi_clock_sync'
INFO: [Project 1-454] Reading design checkpoint '/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.dcp' for cell 'u_axi_crossbar_1x2'
INFO: [Project 1-454] Reading design checkpoint '/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/axi_ram/axi_ram.dcp' for cell 'u_axi_ram/ram'
INFO: [Project 1-454] Reading design checkpoint '/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/rtl/myCPU/IP/btb_ram/btb_ram.dcp' for cell 'u_cpu/mycpu_cache_item/cpu/Predactor_item/Predactor_Btb_item/btb_ram_item'
INFO: [Project 1-454] Reading design checkpoint '/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/rtl/myCPU/IP/pht_ram/pht_ram.dcp' for cell 'u_cpu/mycpu_cache_item/cpu/Predactor_item/Predactor_Pht_item/pht_ram_item'
INFO: [Project 1-454] Reading design checkpoint '/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/rtl/myCPU/IP/data_bank/data_bank.dcp' for cell 'u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item0/bank0'
INFO: [Project 1-454] Reading design checkpoint '/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/rtl/myCPU/IP/tagv_ram/tagv_ram.dcp' for cell 'u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item0/tagv_ram_item'
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1766.012 ; gain = 2.000 ; free physical = 3822 ; free virtual = 5980
INFO: [Netlist 29-17] Analyzing 2976 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'pll.clk_pll/inst'
Finished Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'pll.clk_pll/inst'
Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'pll.clk_pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/clk_pll/clk_pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/clk_pll/clk_pll.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2580.281 ; gain = 607.992 ; free physical = 3200 ; free virtual = 5393
Finished Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'pll.clk_pll/inst'
Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'num_data[0]'. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[1]'. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[2]'. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[3]'. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[4]'. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[5]'. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[6]'. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[7]'. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[8]'. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[9]'. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[10]'. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[11]'. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[12]'. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[13]'. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[14]'. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[15]'. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[16]'. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[17]'. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[18]'. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[19]'. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[20]'. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[21]'. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[22]'. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[23]'. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[24]'. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[25]'. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[26]'. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[27]'. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[28]'. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[29]'. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[30]'. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[31]'. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[*]'. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc]
Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/rtl/myCPU/IP/axi_clock_converter/axi_clock_converter_clocks.xdc] for cell 'u_axi_clock_sync/inst'
Finished Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/rtl/myCPU/IP/axi_clock_converter/axi_clock_converter_clocks.xdc] for cell 'u_axi_clock_sync/inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2587.219 ; gain = 0.000 ; free physical = 3234 ; free virtual = 5427
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 42 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 38 instances

17 Infos, 34 Warnings, 33 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 2587.219 ; gain = 1144.355 ; free physical = 3233 ; free virtual = 5427
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2651.250 ; gain = 64.031 ; free physical = 3209 ; free virtual = 5403

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c6360c5f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2651.250 ; gain = 0.000 ; free physical = 3197 ; free virtual = 5392

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 256 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e1d54671

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2722.234 ; gain = 1.000 ; free physical = 3049 ; free virtual = 5244
INFO: [Opt 31-389] Phase Retarget created 19 cells and removed 76 cells
INFO: [Opt 31-1021] In phase Retarget, 31 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 137d23847

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.234 ; gain = 1.000 ; free physical = 3049 ; free virtual = 5244
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 34 cells
INFO: [Opt 31-1021] In phase Constant propagation, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13cf193f0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.234 ; gain = 1.000 ; free physical = 3051 ; free virtual = 5247
INFO: [Opt 31-389] Phase Sweep created 20 cells and removed 168 cells
INFO: [Opt 31-1021] In phase Sweep, 150 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 13cf193f0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2722.234 ; gain = 1.000 ; free physical = 3053 ; free virtual = 5248
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 13cf193f0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2722.234 ; gain = 1.000 ; free physical = 3049 ; free virtual = 5244
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1771f2b35

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2722.234 ; gain = 1.000 ; free physical = 3049 ; free virtual = 5244
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 46 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              19  |              76  |                                             31  |
|  Constant propagation         |               5  |              34  |                                             30  |
|  Sweep                        |              20  |             168  |                                            150  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             46  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2722.234 ; gain = 0.000 ; free physical = 3048 ; free virtual = 5244
Ending Logic Optimization Task | Checksum: e06f38cd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2722.234 ; gain = 1.000 ; free physical = 3048 ; free virtual = 5244

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.740 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 3 BRAM(s) out of a total of 279 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 32 newly gated: 0 Total Ports: 558
Ending PowerOpt Patch Enables Task | Checksum: 19bd524e7

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3467.840 ; gain = 0.000 ; free physical = 2911 ; free virtual = 5125
Ending Power Optimization Task | Checksum: 19bd524e7

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 3467.840 ; gain = 745.605 ; free physical = 2950 ; free virtual = 5165

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19bd524e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3467.840 ; gain = 0.000 ; free physical = 2950 ; free virtual = 5164

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3467.840 ; gain = 0.000 ; free physical = 2950 ; free virtual = 5164
Ending Netlist Obfuscation Task | Checksum: 14f0e8962

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3467.840 ; gain = 0.000 ; free physical = 2950 ; free virtual = 5164
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 34 Warnings, 33 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:35 . Memory (MB): peak = 3467.840 ; gain = 880.621 ; free physical = 2951 ; free virtual = 5166
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3467.840 ; gain = 0.000 ; free physical = 2935 ; free virtual = 5149
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3467.840 ; gain = 0.000 ; free physical = 2932 ; free virtual = 5148
INFO: [Common 17-1381] The checkpoint '/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/impl_1/soc_axi_lite_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3467.840 ; gain = 0.000 ; free physical = 2877 ; free virtual = 5102
INFO: [runtcl-4] Executing : report_drc -file soc_axi_lite_top_drc_opted.rpt -pb soc_axi_lite_top_drc_opted.pb -rpx soc_axi_lite_top_drc_opted.rpx
Command: report_drc -file soc_axi_lite_top_drc_opted.rpt -pb soc_axi_lite_top_drc_opted.pb -rpx soc_axi_lite_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/impl_1/soc_axi_lite_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_9) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_25) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2876 ; free virtual = 5103
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f9c42bdb

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2876 ; free virtual = 5103
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2876 ; free virtual = 5103

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1becef35b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2856 ; free virtual = 5088

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2085dca34

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2800 ; free virtual = 5034

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2085dca34

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2802 ; free virtual = 5035
Phase 1 Placer Initialization | Checksum: 2085dca34

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2799 ; free virtual = 5032

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f2b59886

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2812 ; free virtual = 5046

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 806 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 435 nets or cells. Created 134 new cells, deleted 301 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_11 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_12 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__72 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19]_14 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__22 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13] could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__67 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19]_19 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__35 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_6 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__66 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_2 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__62 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[14]_1 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__40 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_27 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19]_3 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_34 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__27 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_17 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19]_6 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19]_11 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19]_7 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_13 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_46 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__39 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_23 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/ram_enb could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_13 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__73 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_48 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__41 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_8 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__68 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_3 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__63 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_11 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__71 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19]_1 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19]_9 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19]_21 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr_18_sn_1 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_26 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_3 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__71 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_10 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_2 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__70 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[14]_3 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_32 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__25 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[14]_2 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__41 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_14 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__74 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_8 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_10 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19]_16 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__32 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_7 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_4 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__64 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2749 ; free virtual = 4986

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          134  |            301  |                   435  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          134  |            301  |                   435  |           0  |           8  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1231be83f

Time (s): cpu = 00:01:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2728 ; free virtual = 4966
Phase 2.2 Global Placement Core | Checksum: 165d2b719

Time (s): cpu = 00:01:30 ; elapsed = 00:00:32 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2727 ; free virtual = 4965
Phase 2 Global Placement | Checksum: 165d2b719

Time (s): cpu = 00:01:30 ; elapsed = 00:00:32 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2744 ; free virtual = 4982

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 141c6c2d0

Time (s): cpu = 00:01:36 ; elapsed = 00:00:35 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2748 ; free virtual = 4986

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 79a24c89

Time (s): cpu = 00:01:46 ; elapsed = 00:00:38 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2732 ; free virtual = 4971

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f603c9b1

Time (s): cpu = 00:01:47 ; elapsed = 00:00:39 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2750 ; free virtual = 4991

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1677002c6

Time (s): cpu = 00:01:47 ; elapsed = 00:00:39 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2750 ; free virtual = 4991

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: d5c22547

Time (s): cpu = 00:01:59 ; elapsed = 00:00:44 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2744 ; free virtual = 4984

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 110f977e8

Time (s): cpu = 00:02:09 ; elapsed = 00:00:53 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2693 ; free virtual = 4934

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 123c03d1b

Time (s): cpu = 00:02:10 ; elapsed = 00:00:54 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2688 ; free virtual = 4930

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1efde6b5b

Time (s): cpu = 00:02:11 ; elapsed = 00:00:55 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2686 ; free virtual = 4928

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 8d158eb3

Time (s): cpu = 00:02:29 ; elapsed = 00:01:03 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2691 ; free virtual = 4939
Phase 3 Detail Placement | Checksum: 8d158eb3

Time (s): cpu = 00:02:29 ; elapsed = 00:01:04 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2691 ; free virtual = 4939

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b5454693

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net u_cpu/mycpu_cache_item/cpu/RFI/RFI/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/line1_now_valid_o0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b5454693

Time (s): cpu = 00:02:44 ; elapsed = 00:01:07 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2707 ; free virtual = 4955
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.734. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 22912401c

Time (s): cpu = 00:03:34 ; elapsed = 00:01:51 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2666 ; free virtual = 4934
Phase 4.1 Post Commit Optimization | Checksum: 22912401c

Time (s): cpu = 00:03:34 ; elapsed = 00:01:52 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2654 ; free virtual = 4925

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22912401c

Time (s): cpu = 00:03:35 ; elapsed = 00:01:52 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2655 ; free virtual = 4926

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 22912401c

Time (s): cpu = 00:03:35 ; elapsed = 00:01:52 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2655 ; free virtual = 4927

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2656 ; free virtual = 4928
Phase 4.4 Final Placement Cleanup | Checksum: 16aa65486

Time (s): cpu = 00:03:35 ; elapsed = 00:01:52 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2663 ; free virtual = 4935
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16aa65486

Time (s): cpu = 00:03:36 ; elapsed = 00:01:52 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2663 ; free virtual = 4935
Ending Placer Task | Checksum: 7aecb7a8

Time (s): cpu = 00:03:36 ; elapsed = 00:01:52 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2663 ; free virtual = 4935
INFO: [Common 17-83] Releasing license: Implementation
126 Infos, 55 Warnings, 33 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:38 ; elapsed = 00:01:54 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2721 ; free virtual = 4993
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2721 ; free virtual = 4993
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2651 ; free virtual = 4974
INFO: [Common 17-1381] The checkpoint '/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/impl_1/soc_axi_lite_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2697 ; free virtual = 4983
INFO: [runtcl-4] Executing : report_io -file soc_axi_lite_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2679 ; free virtual = 4965
INFO: [runtcl-4] Executing : report_utilization -file soc_axi_lite_top_utilization_placed.rpt -pb soc_axi_lite_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file soc_axi_lite_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2696 ; free virtual = 4981
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2674 ; free virtual = 4962

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.734 | TNS=-178.307 |
Phase 1 Physical Synthesis Initialization | Checksum: 13b5080b0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2643 ; free virtual = 4930
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.734 | TNS=-178.307 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 13b5080b0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2638 ; free virtual = 4925

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.734 | TNS=-178.307 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[7].inst_valid_queue_reg[7]__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[284].  Re-placed instance u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[284]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[284]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.730 | TNS=-176.350 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[289].  Re-placed instance u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[289]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[289]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.727 | TNS=-174.886 |
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[289].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[289]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[289]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[7].inst_valid_queue[7]_i_3_n_0.  Re-placed instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[7].inst_valid_queue[7]_i_3
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[7].inst_valid_queue[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.615 | TNS=-174.347 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[10].inst_valid_queue_reg[10]__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[11].inst_valid_queue[11]_i_2_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[11].inst_valid_queue[11]_i_2
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[10].inst_valid_queue[10]_i_1_n_0. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[10].inst_valid_queue[10]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[11].inst_valid_queue[11]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.607 | TNS=-174.296 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[6].inst_valid_queue_reg[6]__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[14].inst_valid_queue[14]_i_2_n_0.  Re-placed instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[14].inst_valid_queue[14]_i_2
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[14].inst_valid_queue[14]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.580 | TNS=-174.245 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[2].inst_valid_queue_reg[2]__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[3].inst_valid_queue[3]_i_3_n_0.  Re-placed instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[3].inst_valid_queue[3]_i_3
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[3].inst_valid_queue[3]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.574 | TNS=-173.814 |
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[7].inst_valid_queue[7]_i_3_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[7].inst_valid_queue[7]_i_3
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[6].inst_valid_queue[6]_i_1_n_0. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[6].inst_valid_queue[6]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[7].inst_valid_queue[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.564 | TNS=-173.781 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[351].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[758]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[351]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.555 | TNS=-173.537 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[8].inst_valid_queue_reg[8]__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[8].inst_valid_queue[8]_i_2_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[8].inst_valid_queue[8]_i_2
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[8].inst_valid_queue[8]_i_1_n_0. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[8].inst_valid_queue[8]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[8].inst_valid_queue[8]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.552 | TNS=-173.197 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[0].inst_valid_queue_reg[0]__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[0].inst_valid_queue[0]_i_2_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[0].inst_valid_queue[0]_i_2
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[0].inst_valid_queue[0]_i_1_n_0. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[0].inst_valid_queue[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[0].inst_valid_queue[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.551 | TNS=-172.994 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[14].inst_valid_queue_reg[14]__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[14].inst_valid_queue[14]_i_2_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[14].inst_valid_queue[14]_i_2
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[14].inst_valid_queue[14]_i_1_n_0. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[14].inst_valid_queue[14]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[14].inst_valid_queue[14]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.535 | TNS=-172.928 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[8].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_40
INFO: [Physopt 32-572] Net u_axi_ram/m_axi_rdata[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[8].  Re-placed instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[8]_INST_0
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.527 | TNS=-172.890 |
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[3].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len_reg[3]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/double_valid_inst_lunch_flag was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/double_valid_inst_lunch_flag.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[4]_i_3
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[4]_i_1_n_0. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/double_valid_inst_lunch_flag. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.524 | TNS=-172.608 |
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[14].inst_valid_queue[14]_i_2_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[14].inst_valid_queue[14]_i_2
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[6].inst_valid_queue[6]_i_1_n_0. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[6].inst_valid_queue[6]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[14].inst_valid_queue[14]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.524 | TNS=-172.085 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[145]_rep_0.  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[145]_rep
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[145]_rep_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.523 | TNS=-172.433 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[46].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[146]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[46]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.523 | TNS=-172.123 |
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[84].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[184]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[84]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg0_i_1_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg0_i_1
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail_reg[3]_rep__0_30. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/IDEXI/now_data_reg0_comp.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.523 | TNS=-35.894 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[9].inst_valid_queue_reg[9]__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[11].inst_valid_queue[11]_i_2_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[11].inst_valid_queue[11]_i_2
INFO: [Physopt 32-572] Net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[11].inst_valid_queue[11]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[11].inst_valid_queue[11]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.523 | TNS=-35.350 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[3]_i_2_n_0.  Re-placed instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[3]_i_2
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.516 | TNS=-35.327 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[72].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[172]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[72]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.516 | TNS=-34.851 |
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[8].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[8]_INST_0
INFO: [Physopt 32-710] Processed net u_axi_ram/m_axi_rdata[8]. Critical path length was reduced through logic transformation on cell u_axi_ram/u_axi_crossbar_1x2_i_40_comp.
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-34.303 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[1].inst_valid_queue_reg[1]__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[13].inst_valid_queue[13]_i_2_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[13].inst_valid_queue[13]_i_2
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[1].inst_valid_queue[1]_i_1_n_0. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[1].inst_valid_queue[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[13].inst_valid_queue[13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-33.953 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/st_mr_rmesg[61]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[23].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_25
INFO: [Physopt 32-572] Net u_axi_ram/m_axi_rdata[23] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[23].  Re-placed instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[23]_INST_0
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-33.944 |
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[23].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[23]_INST_0
INFO: [Physopt 32-710] Processed net u_axi_ram/m_axi_rdata[23]. Critical path length was reduced through logic transformation on cell u_axi_ram/u_axi_crossbar_1x2_i_25_comp.
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-33.491 |
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i.  Re-placed instance u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
INFO: [Physopt 32-735] Processed net u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-33.259 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/st_mr_rmesg[44]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[6].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_42
INFO: [Physopt 32-735] Processed net u_axi_ram/m_axi_rdata[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-33.128 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/Q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[14].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_34
INFO: [Physopt 32-735] Processed net u_axi_ram/m_axi_rdata[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-33.229 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/Q[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[21].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_27
INFO: [Physopt 32-735] Processed net u_axi_ram/m_axi_rdata[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-33.188 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/Q[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[16].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_32
INFO: [Physopt 32-735] Processed net u_axi_ram/m_axi_rdata[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-33.314 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/st_mr_rmesg[42]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[4].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_44
INFO: [Physopt 32-735] Processed net u_axi_ram/m_axi_rdata[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-33.121 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/Q[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[13].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_35
INFO: [Physopt 32-735] Processed net u_axi_ram/m_axi_rdata[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-32.827 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/st_mr_rmesg[40]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[2].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_46
INFO: [Physopt 32-572] Net u_axi_ram/m_axi_rdata[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[2].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[2]_INST_0
INFO: [Physopt 32-710] Processed net u_axi_ram/m_axi_rdata[2]. Critical path length was reduced through logic transformation on cell u_axi_ram/u_axi_crossbar_1x2_i_46_comp.
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-32.396 |
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[21].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_27
INFO: [Physopt 32-572] Net u_axi_ram/m_axi_rdata[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[21].  Re-placed instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[21]_INST_0
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-32.328 |
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[16].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_32
INFO: [Physopt 32-572] Net u_axi_ram/m_axi_rdata[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[16].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[16]_INST_0
INFO: [Physopt 32-710] Processed net u_axi_ram/m_axi_rdata[16]. Critical path length was reduced through logic transformation on cell u_axi_ram/u_axi_crossbar_1x2_i_32_comp.
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-31.714 |
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[14].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_34
INFO: [Physopt 32-572] Net u_axi_ram/m_axi_rdata[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[14].  Re-placed instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[14]_INST_0
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-31.522 |
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[21].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[21]_INST_0
INFO: [Physopt 32-710] Processed net u_axi_ram/m_axi_rdata[21]. Critical path length was reduced through logic transformation on cell u_axi_ram/u_axi_crossbar_1x2_i_27_comp.
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-31.116 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/st_mr_rmesg[43]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[5].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_43
INFO: [Physopt 32-735] Processed net u_axi_ram/m_axi_rdata[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-30.800 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/st_mr_rmesg[58]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[20].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_28
INFO: [Physopt 32-735] Processed net u_axi_ram/m_axi_rdata[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-30.490 |
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[6].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_42
INFO: [Physopt 32-572] Net u_axi_ram/m_axi_rdata[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[6].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[6]_INST_0
INFO: [Physopt 32-710] Processed net u_axi_ram/m_axi_rdata[6]. Critical path length was reduced through logic transformation on cell u_axi_ram/u_axi_crossbar_1x2_i_42_comp.
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-30.189 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/st_mr_rmesg[60]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[22].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_26
INFO: [Physopt 32-735] Processed net u_axi_ram/m_axi_rdata[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-30.081 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[9].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_39
INFO: [Physopt 32-571] Net u_axi_ram/m_axi_rdata[9] was not replicated.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[9].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[9]_INST_0
INFO: [Physopt 32-710] Processed net u_axi_ram/m_axi_rdata[9]. Critical path length was reduced through logic transformation on cell u_axi_ram/u_axi_crossbar_1x2_i_39_comp.
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-29.902 |
INFO: [Physopt 32-663] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[19].  Re-placed instance u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[19]
INFO: [Physopt 32-735] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-29.634 |
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[14].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[14]_INST_0
INFO: [Physopt 32-710] Processed net u_axi_ram/m_axi_rdata[14]. Critical path length was reduced through logic transformation on cell u_axi_ram/u_axi_crossbar_1x2_i_34_comp.
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-29.287 |
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[22].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_26
INFO: [Physopt 32-572] Net u_axi_ram/m_axi_rdata[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[22].  Re-placed instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[22]_INST_0
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-29.273 |
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[22].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[22]_INST_0
INFO: [Physopt 32-710] Processed net u_axi_ram/m_axi_rdata[22]. Critical path length was reduced through logic transformation on cell u_axi_ram/u_axi_crossbar_1x2_i_26_comp.
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-28.896 |
INFO: [Physopt 32-662] Processed net u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i.  Did not re-place instance u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
INFO: [Physopt 32-702] Processed net u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_59.  Re-placed instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__52
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_59. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-28.985 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/Q[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[233].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[25].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_23
INFO: [Physopt 32-735] Processed net u_axi_ram/m_axi_rdata[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-28.759 |
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[13].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_35
INFO: [Physopt 32-572] Net u_axi_ram/m_axi_rdata[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[13].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[13]_INST_0
INFO: [Physopt 32-710] Processed net u_axi_ram/m_axi_rdata[13]. Critical path length was reduced through logic transformation on cell u_axi_ram/u_axi_crossbar_1x2_i_35_comp.
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-28.606 |
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[4].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_44
INFO: [Physopt 32-572] Net u_axi_ram/m_axi_rdata[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[4].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[4]_INST_0
INFO: [Physopt 32-710] Processed net u_axi_ram/m_axi_rdata[4]. Critical path length was reduced through logic transformation on cell u_axi_ram/u_axi_crossbar_1x2_i_44_comp.
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-28.425 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/Q[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[19].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_29
INFO: [Physopt 32-735] Processed net u_axi_ram/m_axi_rdata[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-28.361 |
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_confreg/p_13_in.  Re-placed instance u_confreg/pseudo_random_23_reg[14]
INFO: [Physopt 32-735] Processed net u_confreg/p_13_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-28.341 |
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_59.  Re-placed instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__52
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_59. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-28.142 |
INFO: [Physopt 32-663] Processed net u_confreg/p_12_in.  Re-placed instance u_confreg/pseudo_random_23_reg[2]
INFO: [Physopt 32-735] Processed net u_confreg/p_12_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-27.996 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/Q[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[24].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_24
INFO: [Physopt 32-735] Processed net u_axi_ram/m_axi_rdata[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-27.878 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/Q[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[15].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_33
INFO: [Physopt 32-735] Processed net u_axi_ram/m_axi_rdata[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-27.838 |
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[8].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[8]_INST_0_comp
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[8]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[8]_INST_0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[8]_INST_0_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-27.699 |
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[21]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[21]_INST_0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[21]_INST_0_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-27.605 |
INFO: [Physopt 32-663] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[15].  Re-placed instance u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[15]
INFO: [Physopt 32-735] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-27.478 |
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[19].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_29
INFO: [Physopt 32-572] Net u_axi_ram/m_axi_rdata[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[19].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[19]_INST_0
INFO: [Physopt 32-710] Processed net u_axi_ram/m_axi_rdata[19]. Critical path length was reduced through logic transformation on cell u_axi_ram/u_axi_crossbar_1x2_i_29_comp.
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-27.362 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[7].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_41
INFO: [Physopt 32-735] Processed net u_axi_ram/m_axi_rdata[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-27.201 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/st_mr_rmesg[48]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[10].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_38
INFO: [Physopt 32-735] Processed net u_axi_ram/m_axi_rdata[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-27.108 |
INFO: [Physopt 32-663] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[17].  Re-placed instance u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[17]
INFO: [Physopt 32-735] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-27.088 |
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[9].  Re-placed instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[9]_INST_0_comp
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-26.981 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/st_mr_rmesg[66]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[28].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_20
INFO: [Physopt 32-735] Processed net u_axi_ram/m_axi_rdata[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-26.970 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/st_mr_rmesg[69]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[233].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[31].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_17
INFO: [Physopt 32-735] Processed net u_axi_ram/m_axi_rdata[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-26.912 |
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[28].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_20
INFO: [Physopt 32-572] Net u_axi_ram/m_axi_rdata[28] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[28].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[28]_INST_0
INFO: [Physopt 32-710] Processed net u_axi_ram/m_axi_rdata[28]. Critical path length was reduced through logic transformation on cell u_axi_ram/u_axi_crossbar_1x2_i_20_comp.
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-26.817 |
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_59.  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__52
INFO: [Physopt 32-710] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_26. Critical path length was reduced through logic transformation on cell u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_51_comp.
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_59. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-26.720 |
INFO: [Physopt 32-662] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[17].  Did not re-place instance u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[17]
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[17].  Re-placed instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[17]_INST_0
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-26.662 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[3].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_45
INFO: [Physopt 32-735] Processed net u_axi_ram/m_axi_rdata[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-26.574 |
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[153].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[21]_INST_0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[21]_INST_0_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-26.510 |
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[13].  Re-placed instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[13]_INST_0_comp
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-26.457 |
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[15].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_33
INFO: [Physopt 32-572] Net u_axi_ram/m_axi_rdata[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0
INFO: [Physopt 32-710] Processed net u_axi_ram/m_axi_rdata[15]. Critical path length was reduced through logic transformation on cell u_axi_ram/u_axi_crossbar_1x2_i_33_comp.
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-26.404 |
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[31].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_17
INFO: [Physopt 32-572] Net u_axi_ram/m_axi_rdata[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[31].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[31]_INST_0
INFO: [Physopt 32-710] Processed net u_axi_ram/m_axi_rdata[31]. Critical path length was reduced through logic transformation on cell u_axi_ram/u_axi_crossbar_1x2_i_17_comp.
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-26.357 |
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[10].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_38
INFO: [Physopt 32-572] Net u_axi_ram/m_axi_rdata[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[10].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[10]_INST_0
INFO: [Physopt 32-710] Processed net u_axi_ram/m_axi_rdata[10]. Critical path length was reduced through logic transformation on cell u_axi_ram/u_axi_crossbar_1x2_i_38_comp.
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-26.326 |
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[24].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_24
INFO: [Physopt 32-572] Net u_axi_ram/m_axi_rdata[24] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[24].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[24]_INST_0
INFO: [Physopt 32-710] Processed net u_axi_ram/m_axi_rdata[24]. Critical path length was reduced through logic transformation on cell u_axi_ram/u_axi_crossbar_1x2_i_24_comp.
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-26.290 |
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[17].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[17]_INST_0
INFO: [Physopt 32-710] Processed net u_axi_ram/m_axi_rdata[17]. Critical path length was reduced through logic transformation on cell u_axi_ram/u_axi_crossbar_1x2_i_31_comp.
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-26.259 |
INFO: [Physopt 32-663] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_59.  Re-placed instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__52
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_59. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-26.234 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/st_mr_rmesg[64]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[26].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_22
INFO: [Physopt 32-735] Processed net u_axi_ram/m_axi_rdata[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-26.213 |
INFO: [Physopt 32-663] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[7].  Re-placed instance u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[7]
INFO: [Physopt 32-735] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-26.192 |
INFO: [Physopt 32-663] Processed net u_confreg/short_delay.  Re-placed instance u_confreg/short_delay_reg
INFO: [Physopt 32-735] Processed net u_confreg/short_delay. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-26.176 |
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[23]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[23]_INST_0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[23]_INST_0_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-26.165 |
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[10].  Re-placed instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[10]_INST_0_comp
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-26.154 |
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[16]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[16]_INST_0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[16]_INST_0_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.514 | TNS=-26.153 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail_reg[3]_rep_n_0.  Re-placed instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail_reg[3]_rep
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail_reg[3]_rep_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.506 | TNS=-25.639 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[7].inst_valid_queue_reg[7]__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[289].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[289]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[289]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[7].inst_valid_queue[7]_i_3_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[7].inst_valid_queue[7]_i_3
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[7].inst_valid_queue[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.501 | TNS=-25.419 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[3]_i_6_n_0.  Re-placed instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[3]_i_6
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[3]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.499 | TNS=-25.366 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[13].inst_valid_queue_reg[13]__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[13].inst_valid_queue[13]_i_2_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[13].inst_valid_queue[13]_i_2
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[13].inst_valid_queue[13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.494 | TNS=-25.033 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[2]_i_4_n_0.  Re-placed instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[2]_i_4
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[2]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.493 | TNS=-24.858 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[2].inst_valid_queue_reg[2]__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[14].inst_valid_queue[14]_i_2_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[14].inst_valid_queue[14]_i_2
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[14].inst_valid_queue[14]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.492 | TNS=-24.528 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail_reg[2]_rep__3_n_0.  Re-placed instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail_reg[2]_rep__3
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail_reg[2]_rep__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.490 | TNS=-24.036 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[4].inst_valid_queue_reg[4]__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[4].inst_valid_queue[4]_i_2_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[4].inst_valid_queue[4]_i_2
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[4].inst_valid_queue[4]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.490 | TNS=-23.657 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[393].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[862]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[393]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.488 | TNS=-23.167 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[4]_i_9_n_0.  Re-placed instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[4]_i_9
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[4]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.480 | TNS=-23.142 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[14].inst_valid_queue_reg[14]__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[15].inst_valid_queue[15]_i_4_n_0.  Re-placed instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[15].inst_valid_queue[15]_i_4
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[15].inst_valid_queue[15]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.479 | TNS=-23.154 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[319].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[726]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[319]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.471 | TNS=-22.802 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[103]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[42].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[141]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[42]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[62].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[345]_i_1
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[62]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[345]_i_2_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[345]_i_2
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[345]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[1024]_0[30].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[94]_i_1
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[1024]_0[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.468 | TNS=-22.259 |
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[15].inst_valid_queue[15]_i_4_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[15].inst_valid_queue[15]_i_4
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[15].inst_valid_queue[15]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.463 | TNS=-21.563 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[4]_i_6_n_0.  Re-placed instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[4]_i_6
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[4]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[12].inst_valid_queue_reg[12]__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[12].inst_valid_queue[12]_i_2_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[12].inst_valid_queue[12]_i_2
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[12].inst_valid_queue[12]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[3]_i_5_n_0.  Re-placed instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[3]_i_5
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[3]_i_5_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[145]_rep_0.  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[145]_rep
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[62]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[21].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[304]_i_1
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[304]_i_2_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[304]_i_2
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[304]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[1024]_0[21].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[85]_i_1
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[1024]_0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[85]_i_2_n_0.  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[85]_i_2
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[98]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[298].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[705]
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[300].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[707]
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[355].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[762]
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[73].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[173]
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[54].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[154]
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[344].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[751]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[58]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[17].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[300]_i_1
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[300]_i_2_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[300]_i_2
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[300]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[1024]_0[17].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[81]_i_1
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[1024]_0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[81]_i_2_n_0.  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[81]_i_2
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[1024]_0[30].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[94]_i_1
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[1024]_0[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[94]_i_2_n_0.  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[94]_i_2
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[92]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[51].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[334]_i_1
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[51]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[334]_i_2_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[334]_i_2
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[334]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[1024]_0[19].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[83]_i_1
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/single_valid_inst_lunch_flag.  Re-placed instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[4]_i_4
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[13].inst_valid_queue[13]_i_2_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[13].inst_valid_queue[13]_i_2
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[335].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[742]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[99]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[58].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[341]_i_1
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[58]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[341]_i_2_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[341]_i_2
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[341]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[1024]_0[26].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[90]_i_1
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[0].inst_valid_queue_reg[0]__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[0].inst_valid_queue[0]_i_2_n_0_repN.  Re-placed instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[0].inst_valid_queue[0]_i_2_comp
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[0].inst_valid_queue[0]_i_2_n_0_repN.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[0].inst_valid_queue[0]_i_2_comp
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[0].inst_valid_queue[0]_i_2_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail[3]_i_1_n_0.  Re-placed instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail[3]_i_1
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[50].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[150]
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[156].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[319]
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[85]_i_2_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[85]_i_2
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[350].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[757]
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[81]_i_2_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[81]_i_2
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[81]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[81]_i_6_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[81]_i_6
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[81]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[81]_i_11_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[81]_i_11
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[81]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mycpu_cache_item/cpu/ExStageI/EXI1/ALU/mul_result[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___272[10].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[75]_i_24
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[2]_i_4_n_0.  Re-placed instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[2]_i_4
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[2]_i_3_n_0.  Re-placed instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[2]_i_3
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[2]_i_2_n_0.  Re-placed instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[2]_i_2
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[325].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[732]
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[7].inst_valid_queue[7]_i_3_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[7].inst_valid_queue[7]_i_3
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[7].inst_valid_queue[7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/double_valid_inst_lunch_flag.  Re-placed instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[4]_i_3
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[316].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[723]
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[352].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[759]
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[14].inst_valid_queue[14]_i_2_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[14].inst_valid_queue[14]_i_2
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[14].inst_valid_queue[14]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/double_valid_inst_lunch_flag.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[4]_i_3
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[67].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[167]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[67]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/alu_rh_o[21].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[85]_i_3
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/alu_rh_o[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mycpu_cache_item/cpu/ExStageI/EXI1/ALU/mul_result[53]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___272[47].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[83]_i_15
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___272[10].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[75]_i_24
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[344].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[751]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[344]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[57].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[340]_i_1
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/single_valid_inst_lunch_flag.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[4]_i_4
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___272[49].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[83]_i_13
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[48].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[148]
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[144].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[144]
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[48].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[148]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[48]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[1024]_0[26].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[90]_i_1
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[1024]_0[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[90]_i_2_n_0.  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[90]_i_2
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail_reg[3]_rep_0[82].  Re-placed instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg[148]_i_1
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___272[19].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[87]_i_47
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[428].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[897]
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___272[47].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[83]_i_15
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___272[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/wallace_mul_item/u_c20/p_0_in[48].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[83]_i_29
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___272[19].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[87]_i_47
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[53].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[153]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[53]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___272[27].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[67]_i_32
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[299].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[706]
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[351].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[758]
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail_reg[3]_rep_0[407].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg[751]_i_1
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail_reg[3]_rep_0[407]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[121].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[893]_i_1
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[143].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[306]
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/single_valid_inst_lunch_flag.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[4]_i_4
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/single_valid_inst_lunch_flag. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg0_i_1_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg0_i_1
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[427].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[896]
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[144].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[307]
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___272[10].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[75]_i_24
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___272[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[157]_0[5].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___250_i_2
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[149].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[312]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[64].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[164]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[64]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[94].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[194]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[94]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/alu_rh_o[30].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[94]_i_3
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/alu_rh_o[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/mul_result[62]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___272[51].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[87]_i_17
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___272[51]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/wallace_mul_item/u_c20/p_0_in[52].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[87]_i_29
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/wallace_mul_item/u_c20/p_0_in[52]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___272[42].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[75]_i_12
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[312]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___272[40].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[75]_i_14
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___272[40]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[1024]_0[70].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[510]_i_1
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[1024]_0[70]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI2/alu_rh_o[17].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[510]_i_3
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI2/alu_rh_o[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mycpu_cache_item/cpu/ExStageI/EXI2/ALU/mul_result[49]. Optimizations did not improve timing on the net.
Phase 3 Critical Path Optimization | Checksum: 13b5080b0

Time (s): cpu = 00:01:17 ; elapsed = 00:00:20 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2627 ; free virtual = 4921

Phase 4 Critical Path Optimization
Phase 4 Critical Path Optimization | Checksum: 13b5080b0

Time (s): cpu = 00:01:17 ; elapsed = 00:00:20 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2627 ; free virtual = 4921
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2628 ; free virtual = 4922
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.003 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.737  |        178.307  |            0  |              0  |                   162  |           0  |           2  |  00:00:18  |
|  Total          |          0.737  |        178.307  |            0  |              0  |                   162  |           0  |           3  |  00:00:18  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2628 ; free virtual = 4922
Ending Physical Synthesis Task | Checksum: 13b5080b0

Time (s): cpu = 00:01:17 ; elapsed = 00:00:21 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2630 ; free virtual = 4924
INFO: [Common 17-83] Releasing license: Implementation
754 Infos, 55 Warnings, 33 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2655 ; free virtual = 4949
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2655 ; free virtual = 4949
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2597 ; free virtual = 4941
INFO: [Common 17-1381] The checkpoint '/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/impl_1/soc_axi_lite_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2644 ; free virtual = 4951
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7ed2c62c ConstDB: 0 ShapeSum: e08698b3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ff149dc1

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2401 ; free virtual = 4713
Post Restoration Checksum: NetGraph: 3100ad7 NumContArr: fc0492ea Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ff149dc1

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2404 ; free virtual = 4717

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ff149dc1

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2358 ; free virtual = 4672

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ff149dc1

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2358 ; free virtual = 4672
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ad2d8a30

Time (s): cpu = 00:00:53 ; elapsed = 00:00:35 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2325 ; free virtual = 4639
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.006  | TNS=0.000  | WHS=-0.149 | THS=-76.485|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 14f5ced65

Time (s): cpu = 00:01:04 ; elapsed = 00:00:38 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2322 ; free virtual = 4637
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.006  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 112e82838

Time (s): cpu = 00:01:04 ; elapsed = 00:00:38 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2321 ; free virtual = 4636
Phase 2 Router Initialization | Checksum: 17fcc9db5

Time (s): cpu = 00:01:04 ; elapsed = 00:00:38 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2321 ; free virtual = 4636

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00271283 %
  Global Horizontal Routing Utilization  = 0.000462657 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 32868
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 32864
  Number of Partially Routed Nets     = 4
  Number of Node Overlaps             = 6


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1df41460f

Time (s): cpu = 00:02:53 ; elapsed = 00:01:00 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2268 ; free virtual = 4586

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 15083
 Number of Nodes with overlaps = 5482
 Number of Nodes with overlaps = 2533
 Number of Nodes with overlaps = 920
 Number of Nodes with overlaps = 443
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.343 | TNS=-3.922 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 22a23af33

Time (s): cpu = 00:08:25 ; elapsed = 00:03:13 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2323 ; free virtual = 4643

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2320
 Number of Nodes with overlaps = 561
 Number of Nodes with overlaps = 228
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.132 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f5e06b15

Time (s): cpu = 00:09:30 ; elapsed = 00:03:47 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2331 ; free virtual = 4653

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 2469
 Number of Nodes with overlaps = 535
 Number of Nodes with overlaps = 154
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.010 | TNS=-0.010 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 14d2f1766

Time (s): cpu = 00:10:35 ; elapsed = 00:04:24 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2292 ; free virtual = 4630

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 1846
 Number of Nodes with overlaps = 306
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.055  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 13b47312f

Time (s): cpu = 00:11:29 ; elapsed = 00:04:55 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2302 ; free virtual = 4642
Phase 4 Rip-up And Reroute | Checksum: 13b47312f

Time (s): cpu = 00:11:29 ; elapsed = 00:04:55 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2303 ; free virtual = 4643

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 13b47312f

Time (s): cpu = 00:11:29 ; elapsed = 00:04:55 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2303 ; free virtual = 4643

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13b47312f

Time (s): cpu = 00:11:29 ; elapsed = 00:04:55 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2303 ; free virtual = 4643
Phase 5 Delay and Skew Optimization | Checksum: 13b47312f

Time (s): cpu = 00:11:29 ; elapsed = 00:04:55 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2303 ; free virtual = 4643

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11ab62219

Time (s): cpu = 00:11:33 ; elapsed = 00:04:57 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2304 ; free virtual = 4644
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.134  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e87a9c7c

Time (s): cpu = 00:11:33 ; elapsed = 00:04:57 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2301 ; free virtual = 4641
Phase 6 Post Hold Fix | Checksum: 1e87a9c7c

Time (s): cpu = 00:11:33 ; elapsed = 00:04:57 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2301 ; free virtual = 4641

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.6493 %
  Global Horizontal Routing Utilization  = 10.2443 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1445de89b

Time (s): cpu = 00:11:34 ; elapsed = 00:04:57 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2298 ; free virtual = 4638

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1445de89b

Time (s): cpu = 00:11:34 ; elapsed = 00:04:57 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2296 ; free virtual = 4636

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a260d29e

Time (s): cpu = 00:11:36 ; elapsed = 00:04:59 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2304 ; free virtual = 4645

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.134  | TNS=0.000  | WHS=0.033  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a260d29e

Time (s): cpu = 00:11:36 ; elapsed = 00:04:59 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2307 ; free virtual = 4647
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:11:36 ; elapsed = 00:04:59 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2377 ; free virtual = 4717

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
775 Infos, 55 Warnings, 33 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:11:40 ; elapsed = 00:05:01 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2377 ; free virtual = 4717
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2377 ; free virtual = 4717
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2300 ; free virtual = 4708
INFO: [Common 17-1381] The checkpoint '/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/impl_1/soc_axi_lite_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3522.852 ; gain = 0.000 ; free physical = 2354 ; free virtual = 4714
INFO: [runtcl-4] Executing : report_drc -file soc_axi_lite_top_drc_routed.rpt -pb soc_axi_lite_top_drc_routed.pb -rpx soc_axi_lite_top_drc_routed.rpx
Command: report_drc -file soc_axi_lite_top_drc_routed.rpt -pb soc_axi_lite_top_drc_routed.pb -rpx soc_axi_lite_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/impl_1/soc_axi_lite_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file soc_axi_lite_top_methodology_drc_routed.rpt -pb soc_axi_lite_top_methodology_drc_routed.pb -rpx soc_axi_lite_top_methodology_drc_routed.rpx
Command: report_methodology -file soc_axi_lite_top_methodology_drc_routed.rpt -pb soc_axi_lite_top_methodology_drc_routed.pb -rpx soc_axi_lite_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/impl_1/soc_axi_lite_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 3567.852 ; gain = 0.000 ; free physical = 2297 ; free virtual = 4657
INFO: [runtcl-4] Executing : report_power -file soc_axi_lite_top_power_routed.rpt -pb soc_axi_lite_top_power_summary_routed.pb -rpx soc_axi_lite_top_power_routed.rpx
Command: report_power -file soc_axi_lite_top_power_routed.rpt -pb soc_axi_lite_top_power_summary_routed.pb -rpx soc_axi_lite_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
787 Infos, 55 Warnings, 33 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 3567.852 ; gain = 0.000 ; free physical = 2271 ; free virtual = 4643
INFO: [runtcl-4] Executing : report_route_status -file soc_axi_lite_top_route_status.rpt -pb soc_axi_lite_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file soc_axi_lite_top_timing_summary_routed.rpt -pb soc_axi_lite_top_timing_summary_routed.pb -rpx soc_axi_lite_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file soc_axi_lite_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file soc_axi_lite_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file soc_axi_lite_top_bus_skew_routed.rpt -pb soc_axi_lite_top_bus_skew_routed.pb -rpx soc_axi_lite_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force soc_axi_lite_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC PDRC-153] Gated clock check: Net u_cpu/sramaxibridge_item/m_awlen_reg[1]_i_2_n_0 is a gated clock net sourced by a combinational pin u_cpu/sramaxibridge_item/m_awlen_reg[1]_i_2/O, cell u_cpu/sramaxibridge_item/m_awlen_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_cpu/sramaxibridge_item/write_count_reg_sub_reg_i_2_n_0 is a gated clock net sourced by a combinational pin u_cpu/sramaxibridge_item/write_count_reg_sub_reg_i_2/O, cell u_cpu/sramaxibridge_item/write_count_reg_sub_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_9) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_25) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 45 net(s) have no routable loads. The problem bus(es) and/or net(s) are u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2:0], u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[2:0], u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_reg[2:0], u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_reg[2:0], u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_reg[2:0]... and (the first 15 of 25 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 25 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./soc_axi_lite_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/ysyx/zzq/cdp_ede_local-Lab08_exp23/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Jul 27 01:18:48 2023. For additional details about this file, please refer to the WebTalk help file at /home/ysyx/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
807 Infos, 81 Warnings, 33 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:59 ; elapsed = 00:00:29 . Memory (MB): peak = 3784.508 ; gain = 216.656 ; free physical = 2207 ; free virtual = 4601
INFO: [Common 17-206] Exiting Vivado at Thu Jul 27 01:18:48 2023...
