$comment
	File created using the following command:
		vcd file ficha7.msim.vcd -direction
$end
$date
	Sun Nov 24 20:16:32 2024
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module MuxDemo_vlg_vec_tst $end
$var reg 1 ! I0 $end
$var reg 1 " I1 $end
$var reg 1 # S $end
$var wire 1 $ Y $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + Y~output_o $end
$var wire 1 , I1~input_o $end
$var wire 1 - I0~input_o $end
$var wire 1 . S~input_o $end
$var wire 1 / inst|inst2~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
1&
x'
1(
1)
1*
0+
0,
0-
0.
0/
$end
#50000
1!
1-
1/
1+
1$
#100000
1"
0!
1,
0-
0/
0+
0$
#150000
1!
1-
1/
1+
1$
#200000
1#
0"
0!
1.
0,
0-
0/
0+
0$
#250000
1!
1-
#300000
1"
0!
1,
0-
1/
1+
1$
#350000
1!
1-
#400000
0#
0"
0!
0.
0,
0-
0/
0+
0$
#450000
1!
1-
1/
1+
1$
#500000
1"
0!
1,
0-
0/
0+
0$
#550000
1!
1-
1/
1+
1$
#600000
1#
0"
0!
1.
0,
0-
0/
0+
0$
#650000
1!
1-
#700000
1"
0!
1,
0-
1/
1+
1$
#750000
1!
1-
#800000
0#
0"
0!
0.
0,
0-
0/
0+
0$
#850000
1!
1-
1/
1+
1$
#900000
1"
0!
1,
0-
0/
0+
0$
#950000
1!
1-
1/
1+
1$
#1000000
