--------------------------------------------------------------------------------
Release 14.5 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Util\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s
2 -n 3 -fastpaths -xml mojo_top.twx mojo_top.ncd -o mojo_top.twr mojo_top.pcf

Design file:              mojo_top.ncd
Physical constraint file: mojo_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 325 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Paths for end point awesome_blinker/counter_q_23 (SLICE_X8Y25.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               awesome_blinker/counter_q_0 (FF)
  Destination:          awesome_blinker/counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.234ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.315 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: awesome_blinker/counter_q_0 to awesome_blinker/counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.AQ       Tcko                  0.525   awesome_blinker/counter_q<3>
                                                       awesome_blinker/counter_q_0
    SLICE_X8Y20.A5       net (fanout=1)        0.456   awesome_blinker/counter_q<0>
    SLICE_X8Y20.COUT     Topcya                0.474   awesome_blinker/counter_q<3>
                                                       awesome_blinker/Mcount_counter_q_lut<0>_INV_0
                                                       awesome_blinker/Mcount_counter_q_cy<3>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<3>
    SLICE_X8Y21.COUT     Tbyp                  0.093   awesome_blinker/counter_q<7>
                                                       awesome_blinker/Mcount_counter_q_cy<7>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<7>
    SLICE_X8Y22.COUT     Tbyp                  0.093   awesome_blinker/counter_q<11>
                                                       awesome_blinker/Mcount_counter_q_cy<11>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<11>
    SLICE_X8Y23.COUT     Tbyp                  0.093   awesome_blinker/counter_q<15>
                                                       awesome_blinker/Mcount_counter_q_cy<15>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   awesome_blinker/Mcount_counter_q_cy<15>
    SLICE_X8Y24.COUT     Tbyp                  0.093   awesome_blinker/counter_q<19>
                                                       awesome_blinker/Mcount_counter_q_cy<19>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<19>
    SLICE_X8Y25.CLK      Tcinck                0.313   awesome_blinker/counter_q<23>
                                                       awesome_blinker/Mcount_counter_q_cy<23>
                                                       awesome_blinker/counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.234ns (1.684ns logic, 0.550ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               awesome_blinker/counter_q_4 (FF)
  Destination:          awesome_blinker/counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.138ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.315 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: awesome_blinker/counter_q_4 to awesome_blinker/counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   awesome_blinker/counter_q<7>
                                                       awesome_blinker/counter_q_4
    SLICE_X8Y21.A5       net (fanout=1)        0.456   awesome_blinker/counter_q<4>
    SLICE_X8Y21.COUT     Topcya                0.474   awesome_blinker/counter_q<7>
                                                       awesome_blinker/counter_q<4>_rt
                                                       awesome_blinker/Mcount_counter_q_cy<7>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<7>
    SLICE_X8Y22.COUT     Tbyp                  0.093   awesome_blinker/counter_q<11>
                                                       awesome_blinker/Mcount_counter_q_cy<11>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<11>
    SLICE_X8Y23.COUT     Tbyp                  0.093   awesome_blinker/counter_q<15>
                                                       awesome_blinker/Mcount_counter_q_cy<15>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   awesome_blinker/Mcount_counter_q_cy<15>
    SLICE_X8Y24.COUT     Tbyp                  0.093   awesome_blinker/counter_q<19>
                                                       awesome_blinker/Mcount_counter_q_cy<19>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<19>
    SLICE_X8Y25.CLK      Tcinck                0.313   awesome_blinker/counter_q<23>
                                                       awesome_blinker/Mcount_counter_q_cy<23>
                                                       awesome_blinker/counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (1.591ns logic, 0.547ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               awesome_blinker/counter_q_3 (FF)
  Destination:          awesome_blinker/counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.064ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.315 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: awesome_blinker/counter_q_3 to awesome_blinker/counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.DQ       Tcko                  0.525   awesome_blinker/counter_q<3>
                                                       awesome_blinker/counter_q_3
    SLICE_X8Y20.D5       net (fanout=1)        0.448   awesome_blinker/counter_q<3>
    SLICE_X8Y20.COUT     Topcyd                0.312   awesome_blinker/counter_q<3>
                                                       awesome_blinker/counter_q<3>_rt
                                                       awesome_blinker/Mcount_counter_q_cy<3>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<3>
    SLICE_X8Y21.COUT     Tbyp                  0.093   awesome_blinker/counter_q<7>
                                                       awesome_blinker/Mcount_counter_q_cy<7>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<7>
    SLICE_X8Y22.COUT     Tbyp                  0.093   awesome_blinker/counter_q<11>
                                                       awesome_blinker/Mcount_counter_q_cy<11>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<11>
    SLICE_X8Y23.COUT     Tbyp                  0.093   awesome_blinker/counter_q<15>
                                                       awesome_blinker/Mcount_counter_q_cy<15>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   awesome_blinker/Mcount_counter_q_cy<15>
    SLICE_X8Y24.COUT     Tbyp                  0.093   awesome_blinker/counter_q<19>
                                                       awesome_blinker/Mcount_counter_q_cy<19>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<19>
    SLICE_X8Y25.CLK      Tcinck                0.313   awesome_blinker/counter_q<23>
                                                       awesome_blinker/Mcount_counter_q_cy<23>
                                                       awesome_blinker/counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.064ns (1.522ns logic, 0.542ns route)
                                                       (73.7% logic, 26.3% route)

--------------------------------------------------------------------------------

Paths for end point awesome_blinker/counter_q_24 (SLICE_X8Y26.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               awesome_blinker/counter_q_0 (FF)
  Destination:          awesome_blinker/counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.230ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.317 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: awesome_blinker/counter_q_0 to awesome_blinker/counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.AQ       Tcko                  0.525   awesome_blinker/counter_q<3>
                                                       awesome_blinker/counter_q_0
    SLICE_X8Y20.A5       net (fanout=1)        0.456   awesome_blinker/counter_q<0>
    SLICE_X8Y20.COUT     Topcya                0.474   awesome_blinker/counter_q<3>
                                                       awesome_blinker/Mcount_counter_q_lut<0>_INV_0
                                                       awesome_blinker/Mcount_counter_q_cy<3>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<3>
    SLICE_X8Y21.COUT     Tbyp                  0.093   awesome_blinker/counter_q<7>
                                                       awesome_blinker/Mcount_counter_q_cy<7>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<7>
    SLICE_X8Y22.COUT     Tbyp                  0.093   awesome_blinker/counter_q<11>
                                                       awesome_blinker/Mcount_counter_q_cy<11>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<11>
    SLICE_X8Y23.COUT     Tbyp                  0.093   awesome_blinker/counter_q<15>
                                                       awesome_blinker/Mcount_counter_q_cy<15>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   awesome_blinker/Mcount_counter_q_cy<15>
    SLICE_X8Y24.COUT     Tbyp                  0.093   awesome_blinker/counter_q<19>
                                                       awesome_blinker/Mcount_counter_q_cy<19>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<19>
    SLICE_X8Y25.COUT     Tbyp                  0.093   awesome_blinker/counter_q<23>
                                                       awesome_blinker/Mcount_counter_q_cy<23>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<23>
    SLICE_X8Y26.CLK      Tcinck                0.213   awesome_blinker/counter_q<24>
                                                       awesome_blinker/Mcount_counter_q_xor<24>
                                                       awesome_blinker/counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.230ns (1.677ns logic, 0.553ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               awesome_blinker/counter_q_4 (FF)
  Destination:          awesome_blinker/counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.134ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.317 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: awesome_blinker/counter_q_4 to awesome_blinker/counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   awesome_blinker/counter_q<7>
                                                       awesome_blinker/counter_q_4
    SLICE_X8Y21.A5       net (fanout=1)        0.456   awesome_blinker/counter_q<4>
    SLICE_X8Y21.COUT     Topcya                0.474   awesome_blinker/counter_q<7>
                                                       awesome_blinker/counter_q<4>_rt
                                                       awesome_blinker/Mcount_counter_q_cy<7>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<7>
    SLICE_X8Y22.COUT     Tbyp                  0.093   awesome_blinker/counter_q<11>
                                                       awesome_blinker/Mcount_counter_q_cy<11>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<11>
    SLICE_X8Y23.COUT     Tbyp                  0.093   awesome_blinker/counter_q<15>
                                                       awesome_blinker/Mcount_counter_q_cy<15>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   awesome_blinker/Mcount_counter_q_cy<15>
    SLICE_X8Y24.COUT     Tbyp                  0.093   awesome_blinker/counter_q<19>
                                                       awesome_blinker/Mcount_counter_q_cy<19>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<19>
    SLICE_X8Y25.COUT     Tbyp                  0.093   awesome_blinker/counter_q<23>
                                                       awesome_blinker/Mcount_counter_q_cy<23>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<23>
    SLICE_X8Y26.CLK      Tcinck                0.213   awesome_blinker/counter_q<24>
                                                       awesome_blinker/Mcount_counter_q_xor<24>
                                                       awesome_blinker/counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.134ns (1.584ns logic, 0.550ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               awesome_blinker/counter_q_3 (FF)
  Destination:          awesome_blinker/counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.060ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.317 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: awesome_blinker/counter_q_3 to awesome_blinker/counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.DQ       Tcko                  0.525   awesome_blinker/counter_q<3>
                                                       awesome_blinker/counter_q_3
    SLICE_X8Y20.D5       net (fanout=1)        0.448   awesome_blinker/counter_q<3>
    SLICE_X8Y20.COUT     Topcyd                0.312   awesome_blinker/counter_q<3>
                                                       awesome_blinker/counter_q<3>_rt
                                                       awesome_blinker/Mcount_counter_q_cy<3>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<3>
    SLICE_X8Y21.COUT     Tbyp                  0.093   awesome_blinker/counter_q<7>
                                                       awesome_blinker/Mcount_counter_q_cy<7>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<7>
    SLICE_X8Y22.COUT     Tbyp                  0.093   awesome_blinker/counter_q<11>
                                                       awesome_blinker/Mcount_counter_q_cy<11>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<11>
    SLICE_X8Y23.COUT     Tbyp                  0.093   awesome_blinker/counter_q<15>
                                                       awesome_blinker/Mcount_counter_q_cy<15>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   awesome_blinker/Mcount_counter_q_cy<15>
    SLICE_X8Y24.COUT     Tbyp                  0.093   awesome_blinker/counter_q<19>
                                                       awesome_blinker/Mcount_counter_q_cy<19>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<19>
    SLICE_X8Y25.COUT     Tbyp                  0.093   awesome_blinker/counter_q<23>
                                                       awesome_blinker/Mcount_counter_q_cy<23>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<23>
    SLICE_X8Y26.CLK      Tcinck                0.213   awesome_blinker/counter_q<24>
                                                       awesome_blinker/Mcount_counter_q_xor<24>
                                                       awesome_blinker/counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.060ns (1.515ns logic, 0.545ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------

Paths for end point awesome_blinker/counter_q_21 (SLICE_X8Y25.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               awesome_blinker/counter_q_0 (FF)
  Destination:          awesome_blinker/counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.224ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.315 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: awesome_blinker/counter_q_0 to awesome_blinker/counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.AQ       Tcko                  0.525   awesome_blinker/counter_q<3>
                                                       awesome_blinker/counter_q_0
    SLICE_X8Y20.A5       net (fanout=1)        0.456   awesome_blinker/counter_q<0>
    SLICE_X8Y20.COUT     Topcya                0.474   awesome_blinker/counter_q<3>
                                                       awesome_blinker/Mcount_counter_q_lut<0>_INV_0
                                                       awesome_blinker/Mcount_counter_q_cy<3>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<3>
    SLICE_X8Y21.COUT     Tbyp                  0.093   awesome_blinker/counter_q<7>
                                                       awesome_blinker/Mcount_counter_q_cy<7>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<7>
    SLICE_X8Y22.COUT     Tbyp                  0.093   awesome_blinker/counter_q<11>
                                                       awesome_blinker/Mcount_counter_q_cy<11>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<11>
    SLICE_X8Y23.COUT     Tbyp                  0.093   awesome_blinker/counter_q<15>
                                                       awesome_blinker/Mcount_counter_q_cy<15>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   awesome_blinker/Mcount_counter_q_cy<15>
    SLICE_X8Y24.COUT     Tbyp                  0.093   awesome_blinker/counter_q<19>
                                                       awesome_blinker/Mcount_counter_q_cy<19>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<19>
    SLICE_X8Y25.CLK      Tcinck                0.303   awesome_blinker/counter_q<23>
                                                       awesome_blinker/Mcount_counter_q_cy<23>
                                                       awesome_blinker/counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.224ns (1.674ns logic, 0.550ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               awesome_blinker/counter_q_4 (FF)
  Destination:          awesome_blinker/counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.128ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.315 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: awesome_blinker/counter_q_4 to awesome_blinker/counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   awesome_blinker/counter_q<7>
                                                       awesome_blinker/counter_q_4
    SLICE_X8Y21.A5       net (fanout=1)        0.456   awesome_blinker/counter_q<4>
    SLICE_X8Y21.COUT     Topcya                0.474   awesome_blinker/counter_q<7>
                                                       awesome_blinker/counter_q<4>_rt
                                                       awesome_blinker/Mcount_counter_q_cy<7>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<7>
    SLICE_X8Y22.COUT     Tbyp                  0.093   awesome_blinker/counter_q<11>
                                                       awesome_blinker/Mcount_counter_q_cy<11>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<11>
    SLICE_X8Y23.COUT     Tbyp                  0.093   awesome_blinker/counter_q<15>
                                                       awesome_blinker/Mcount_counter_q_cy<15>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   awesome_blinker/Mcount_counter_q_cy<15>
    SLICE_X8Y24.COUT     Tbyp                  0.093   awesome_blinker/counter_q<19>
                                                       awesome_blinker/Mcount_counter_q_cy<19>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<19>
    SLICE_X8Y25.CLK      Tcinck                0.303   awesome_blinker/counter_q<23>
                                                       awesome_blinker/Mcount_counter_q_cy<23>
                                                       awesome_blinker/counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.128ns (1.581ns logic, 0.547ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               awesome_blinker/counter_q_3 (FF)
  Destination:          awesome_blinker/counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.054ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.315 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: awesome_blinker/counter_q_3 to awesome_blinker/counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.DQ       Tcko                  0.525   awesome_blinker/counter_q<3>
                                                       awesome_blinker/counter_q_3
    SLICE_X8Y20.D5       net (fanout=1)        0.448   awesome_blinker/counter_q<3>
    SLICE_X8Y20.COUT     Topcyd                0.312   awesome_blinker/counter_q<3>
                                                       awesome_blinker/counter_q<3>_rt
                                                       awesome_blinker/Mcount_counter_q_cy<3>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<3>
    SLICE_X8Y21.COUT     Tbyp                  0.093   awesome_blinker/counter_q<7>
                                                       awesome_blinker/Mcount_counter_q_cy<7>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<7>
    SLICE_X8Y22.COUT     Tbyp                  0.093   awesome_blinker/counter_q<11>
                                                       awesome_blinker/Mcount_counter_q_cy<11>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<11>
    SLICE_X8Y23.COUT     Tbyp                  0.093   awesome_blinker/counter_q<15>
                                                       awesome_blinker/Mcount_counter_q_cy<15>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   awesome_blinker/Mcount_counter_q_cy<15>
    SLICE_X8Y24.COUT     Tbyp                  0.093   awesome_blinker/counter_q<19>
                                                       awesome_blinker/Mcount_counter_q_cy<19>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   awesome_blinker/Mcount_counter_q_cy<19>
    SLICE_X8Y25.CLK      Tcinck                0.303   awesome_blinker/counter_q<23>
                                                       awesome_blinker/Mcount_counter_q_cy<23>
                                                       awesome_blinker/counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.054ns (1.512ns logic, 0.542ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point awesome_blinker/counter_q_24 (SLICE_X8Y26.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               awesome_blinker/counter_q_24 (FF)
  Destination:          awesome_blinker/counter_q_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: awesome_blinker/counter_q_24 to awesome_blinker/counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.AQ       Tcko                  0.234   awesome_blinker/counter_q<24>
                                                       awesome_blinker/counter_q_24
    SLICE_X8Y26.A6       net (fanout=2)        0.027   awesome_blinker/counter_q<24>
    SLICE_X8Y26.CLK      Tah         (-Th)    -0.243   awesome_blinker/counter_q<24>
                                                       awesome_blinker/counter_q<24>_rt
                                                       awesome_blinker/Mcount_counter_q_xor<24>
                                                       awesome_blinker/counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.477ns logic, 0.027ns route)
                                                       (94.6% logic, 5.4% route)

--------------------------------------------------------------------------------

Paths for end point awesome_blinker/counter_q_1 (SLICE_X8Y20.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               awesome_blinker/counter_q_1 (FF)
  Destination:          awesome_blinker/counter_q_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.530ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: awesome_blinker/counter_q_1 to awesome_blinker/counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.BQ       Tcko                  0.234   awesome_blinker/counter_q<3>
                                                       awesome_blinker/counter_q_1
    SLICE_X8Y20.B5       net (fanout=1)        0.059   awesome_blinker/counter_q<1>
    SLICE_X8Y20.CLK      Tah         (-Th)    -0.237   awesome_blinker/counter_q<3>
                                                       awesome_blinker/counter_q<1>_rt
                                                       awesome_blinker/Mcount_counter_q_cy<3>
                                                       awesome_blinker/counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (0.471ns logic, 0.059ns route)
                                                       (88.9% logic, 11.1% route)

--------------------------------------------------------------------------------

Paths for end point awesome_blinker/counter_q_5 (SLICE_X8Y21.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               awesome_blinker/counter_q_5 (FF)
  Destination:          awesome_blinker/counter_q_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.530ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: awesome_blinker/counter_q_5 to awesome_blinker/counter_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.BQ       Tcko                  0.234   awesome_blinker/counter_q<7>
                                                       awesome_blinker/counter_q_5
    SLICE_X8Y21.B5       net (fanout=1)        0.059   awesome_blinker/counter_q<5>
    SLICE_X8Y21.CLK      Tah         (-Th)    -0.237   awesome_blinker/counter_q<7>
                                                       awesome_blinker/counter_q<5>_rt
                                                       awesome_blinker/Mcount_counter_q_cy<7>
                                                       awesome_blinker/counter_q_5
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (0.471ns logic, 0.059ns route)
                                                       (88.9% logic, 11.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: awesome_blinker/counter_q<3>/CLK
  Logical resource: awesome_blinker/counter_q_0/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: awesome_blinker/counter_q<3>/CLK
  Logical resource: awesome_blinker/counter_q_1/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.291|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 325 paths, 0 nets, and 39 connections

Design statistics:
   Minimum period:   2.666ns{1}   (Maximum frequency: 375.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 25 20:27:42 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 163 MB



