<stg><name>fir</name>


<trans_list>

<trans id="70" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="12" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
:4  %shift_reg_load = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 9), align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
:6  %shift_reg_load_10 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="shift_reg_load_10"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
:4  %shift_reg_load = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 9), align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
:6  %shift_reg_load_10 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="shift_reg_load_10"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
:8  %shift_reg_load_2 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 7), align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_2"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
:10  %shift_reg_load_3 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="shift_reg_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
:8  %shift_reg_load_2 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 7), align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_2"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
:10  %shift_reg_load_3 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="shift_reg_load_3"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
:12  %shift_reg_load_4 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 5), align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_4"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
:14  %shift_reg_load_5 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="shift_reg_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="23" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
:12  %shift_reg_load_4 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 5), align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_4"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
:14  %shift_reg_load_5 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="shift_reg_load_5"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
:16  %shift_reg_load_6 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 3), align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_6"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
:18  %shift_reg_load_7 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="shift_reg_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="27" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="28" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
:16  %shift_reg_load_6 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 3), align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_6"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
:18  %shift_reg_load_7 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="shift_reg_load_7"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
:20  %shift_reg_load_8 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_8"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
:22  %shift_reg_load_9 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="shift_reg_load_9"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  store i32 %x_read, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="33" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 %shift_reg_load, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 10), align 8

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="34" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  store i32 %shift_reg_load_10, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 9), align 4

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="35" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
:20  %shift_reg_load_8 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_8"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
:22  %shift_reg_load_9 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="shift_reg_load_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="37" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  store i32 %shift_reg_load_2, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="38" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  store i32 %shift_reg_load_3, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 7), align 4

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="39" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  store i32 %shift_reg_load_4, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="40" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  store i32 %shift_reg_load_5, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 5), align 4

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="41" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  store i32 %shift_reg_load_6, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="42" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  store i32 %shift_reg_load_7, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 3), align 4

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="43" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="46" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  store i32 %shift_reg_load_8, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="47" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  store i32 %shift_reg_load_9, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="48" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %1

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="49" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %acc_0 = phi i32 [ 0, %0 ], [ %acc, %2 ]

]]></Node>
<StgValue><ssdm name="acc_0"/></StgValue>
</operation>

<operation id="50" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %i_1 = phi i5 [ 10, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="51" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="5">
<![CDATA[
:2  %sext_ln24 = sext i5 %i_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln24"/></StgValue>
</operation>

<operation id="52" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
:3  %tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="53" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="54" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="55" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
:1  %zext_ln25 = zext i32 %sext_ln24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="56" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %shift_reg_addr = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="shift_reg_addr"/></StgValue>
</operation>

<operation id="57" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="4">
<![CDATA[
:3  %shift_reg_load_1 = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_1"/></StgValue>
</operation>

<operation id="58" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %c1_addr = getelementptr [11 x i10]* @c1, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="c1_addr"/></StgValue>
</operation>

<operation id="59" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="4">
<![CDATA[
:5  %c1_load = load i10* %c1_addr, align 2

]]></Node>
<StgValue><ssdm name="c1_load"/></StgValue>
</operation>

<operation id="60" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:9  %i = add i5 %i_1, -1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="61" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc_0) nounwind

]]></Node>
<StgValue><ssdm name="write_ln27"/></StgValue>
</operation>

<operation id="62" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln29"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="63" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="64" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="4">
<![CDATA[
:3  %shift_reg_load_1 = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_1"/></StgValue>
</operation>

<operation id="65" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="4">
<![CDATA[
:5  %c1_load = load i10* %c1_addr, align 2

]]></Node>
<StgValue><ssdm name="c1_load"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="10">
<![CDATA[
:6  %sext_ln25 = sext i10 %c1_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln25"/></StgValue>
</operation>

<operation id="67" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %mul_ln25 = mul nsw i32 %shift_reg_load_1, %sext_ln25

]]></Node>
<StgValue><ssdm name="mul_ln25"/></StgValue>
</operation>

<operation id="68" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %acc = add nsw i32 %mul_ln25, %acc_0

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="69" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %1

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="83" name="y" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="84" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="85" name="shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="86" name="c1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="c1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="88" from="StgValue_87" to="shift_reg_load" fromId="87" toId="13">
</dataflow>
<dataflow id="90" from="StgValue_89" to="shift_reg_load_10" fromId="89" toId="14">
</dataflow>
<dataflow id="91" from="StgValue_87" to="shift_reg_load" fromId="87" toId="15">
</dataflow>
<dataflow id="92" from="StgValue_89" to="shift_reg_load_10" fromId="89" toId="16">
</dataflow>
<dataflow id="94" from="StgValue_93" to="shift_reg_load_2" fromId="93" toId="17">
</dataflow>
<dataflow id="96" from="StgValue_95" to="shift_reg_load_3" fromId="95" toId="18">
</dataflow>
<dataflow id="97" from="StgValue_93" to="shift_reg_load_2" fromId="93" toId="19">
</dataflow>
<dataflow id="98" from="StgValue_95" to="shift_reg_load_3" fromId="95" toId="20">
</dataflow>
<dataflow id="100" from="StgValue_99" to="shift_reg_load_4" fromId="99" toId="21">
</dataflow>
<dataflow id="102" from="StgValue_101" to="shift_reg_load_5" fromId="101" toId="22">
</dataflow>
<dataflow id="103" from="StgValue_99" to="shift_reg_load_4" fromId="99" toId="23">
</dataflow>
<dataflow id="104" from="StgValue_101" to="shift_reg_load_5" fromId="101" toId="24">
</dataflow>
<dataflow id="106" from="StgValue_105" to="shift_reg_load_6" fromId="105" toId="25">
</dataflow>
<dataflow id="108" from="StgValue_107" to="shift_reg_load_7" fromId="107" toId="26">
</dataflow>
<dataflow id="110" from="_ssdm_op_Read.ap_auto.i32" to="x_read" fromId="109" toId="27">
</dataflow>
<dataflow id="111" from="x" to="x_read" fromId="84" toId="27">
</dataflow>
<dataflow id="112" from="StgValue_105" to="shift_reg_load_6" fromId="105" toId="28">
</dataflow>
<dataflow id="113" from="StgValue_107" to="shift_reg_load_7" fromId="107" toId="29">
</dataflow>
<dataflow id="115" from="StgValue_114" to="shift_reg_load_8" fromId="114" toId="30">
</dataflow>
<dataflow id="117" from="StgValue_116" to="shift_reg_load_9" fromId="116" toId="31">
</dataflow>
<dataflow id="118" from="x_read" to="store_ln20" fromId="27" toId="32">
</dataflow>
<dataflow id="119" from="StgValue_116" to="store_ln20" fromId="116" toId="32">
</dataflow>
<dataflow id="120" from="shift_reg_load" to="store_ln18" fromId="15" toId="33">
</dataflow>
<dataflow id="122" from="StgValue_121" to="store_ln18" fromId="121" toId="33">
</dataflow>
<dataflow id="123" from="shift_reg_load_10" to="store_ln18" fromId="16" toId="34">
</dataflow>
<dataflow id="124" from="StgValue_87" to="store_ln18" fromId="87" toId="34">
</dataflow>
<dataflow id="125" from="StgValue_114" to="shift_reg_load_8" fromId="114" toId="35">
</dataflow>
<dataflow id="126" from="StgValue_116" to="shift_reg_load_9" fromId="116" toId="36">
</dataflow>
<dataflow id="127" from="shift_reg_load_2" to="store_ln18" fromId="19" toId="37">
</dataflow>
<dataflow id="128" from="StgValue_89" to="store_ln18" fromId="89" toId="37">
</dataflow>
<dataflow id="129" from="shift_reg_load_3" to="store_ln18" fromId="20" toId="38">
</dataflow>
<dataflow id="130" from="StgValue_93" to="store_ln18" fromId="93" toId="38">
</dataflow>
<dataflow id="131" from="shift_reg_load_4" to="store_ln18" fromId="23" toId="39">
</dataflow>
<dataflow id="132" from="StgValue_95" to="store_ln18" fromId="95" toId="39">
</dataflow>
<dataflow id="133" from="shift_reg_load_5" to="store_ln18" fromId="24" toId="40">
</dataflow>
<dataflow id="134" from="StgValue_99" to="store_ln18" fromId="99" toId="40">
</dataflow>
<dataflow id="135" from="shift_reg_load_6" to="store_ln18" fromId="28" toId="41">
</dataflow>
<dataflow id="136" from="StgValue_101" to="store_ln18" fromId="101" toId="41">
</dataflow>
<dataflow id="137" from="shift_reg_load_7" to="store_ln18" fromId="29" toId="42">
</dataflow>
<dataflow id="138" from="StgValue_105" to="store_ln18" fromId="105" toId="42">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="139" toId="43">
</dataflow>
<dataflow id="141" from="y" to="specbitsmap_ln0" fromId="83" toId="43">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="139" toId="44">
</dataflow>
<dataflow id="143" from="x" to="specbitsmap_ln0" fromId="84" toId="44">
</dataflow>
<dataflow id="145" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="144" toId="45">
</dataflow>
<dataflow id="147" from="fir_str" to="spectopmodule_ln0" fromId="146" toId="45">
</dataflow>
<dataflow id="148" from="shift_reg_load_8" to="store_ln18" fromId="35" toId="46">
</dataflow>
<dataflow id="149" from="StgValue_107" to="store_ln18" fromId="107" toId="46">
</dataflow>
<dataflow id="150" from="shift_reg_load_9" to="store_ln18" fromId="36" toId="47">
</dataflow>
<dataflow id="151" from="StgValue_114" to="store_ln18" fromId="114" toId="47">
</dataflow>
<dataflow id="153" from="StgValue_152" to="acc_0" fromId="152" toId="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="154" from="br_ln24" to="acc_0" fromId="48" toId="49">
</dataflow>
<dataflow id="155" from="acc" to="acc_0" fromId="68" toId="49">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="156" from="br_ln24" to="acc_0" fromId="69" toId="49">
<BackEdge/>
</dataflow>
<dataflow id="158" from="StgValue_157" to="i_1" fromId="157" toId="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="159" from="br_ln24" to="i_1" fromId="48" toId="50">
</dataflow>
<dataflow id="160" from="i" to="i_1" fromId="60" toId="50">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="161" from="br_ln24" to="i_1" fromId="69" toId="50">
<BackEdge/>
</dataflow>
<dataflow id="162" from="i_1" to="sext_ln24" fromId="50" toId="51">
</dataflow>
<dataflow id="164" from="_ssdm_op_BitSelect.i1.i5.i32" to="tmp" fromId="163" toId="52">
</dataflow>
<dataflow id="165" from="i_1" to="tmp" fromId="50" toId="52">
</dataflow>
<dataflow id="167" from="StgValue_166" to="tmp" fromId="166" toId="52">
</dataflow>
<dataflow id="169" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="168" toId="53">
</dataflow>
<dataflow id="171" from="StgValue_170" to="empty" fromId="170" toId="53">
</dataflow>
<dataflow id="172" from="StgValue_170" to="empty" fromId="170" toId="53">
</dataflow>
<dataflow id="173" from="StgValue_170" to="empty" fromId="170" toId="53">
</dataflow>
<dataflow id="174" from="tmp" to="br_ln24" fromId="52" toId="54">
</dataflow>
<dataflow id="175" from="sext_ln24" to="zext_ln25" fromId="51" toId="55">
</dataflow>
<dataflow id="176" from="shift_reg" to="shift_reg_addr" fromId="85" toId="56">
</dataflow>
<dataflow id="178" from="StgValue_177" to="shift_reg_addr" fromId="177" toId="56">
</dataflow>
<dataflow id="179" from="zext_ln25" to="shift_reg_addr" fromId="55" toId="56">
</dataflow>
<dataflow id="180" from="shift_reg_addr" to="shift_reg_load_1" fromId="56" toId="57">
</dataflow>
<dataflow id="181" from="c1" to="c1_addr" fromId="86" toId="58">
</dataflow>
<dataflow id="182" from="StgValue_177" to="c1_addr" fromId="177" toId="58">
</dataflow>
<dataflow id="183" from="zext_ln25" to="c1_addr" fromId="55" toId="58">
</dataflow>
<dataflow id="184" from="c1_addr" to="c1_load" fromId="58" toId="59">
</dataflow>
<dataflow id="185" from="i_1" to="i" fromId="50" toId="60">
</dataflow>
<dataflow id="187" from="StgValue_186" to="i" fromId="186" toId="60">
</dataflow>
<dataflow id="189" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln27" fromId="188" toId="61">
</dataflow>
<dataflow id="190" from="y" to="write_ln27" fromId="83" toId="61">
</dataflow>
<dataflow id="191" from="acc_0" to="write_ln27" fromId="49" toId="61">
</dataflow>
<dataflow id="193" from="_ssdm_op_SpecLoopName" to="specloopname_ln24" fromId="192" toId="63">
</dataflow>
<dataflow id="195" from="p_str2" to="specloopname_ln24" fromId="194" toId="63">
</dataflow>
<dataflow id="196" from="shift_reg_addr" to="shift_reg_load_1" fromId="56" toId="64">
</dataflow>
<dataflow id="197" from="c1_addr" to="c1_load" fromId="58" toId="65">
</dataflow>
<dataflow id="198" from="c1_load" to="sext_ln25" fromId="65" toId="66">
</dataflow>
<dataflow id="199" from="shift_reg_load_1" to="mul_ln25" fromId="64" toId="67">
</dataflow>
<dataflow id="200" from="sext_ln25" to="mul_ln25" fromId="66" toId="67">
</dataflow>
<dataflow id="201" from="mul_ln25" to="acc" fromId="67" toId="68">
</dataflow>
<dataflow id="202" from="acc_0" to="acc" fromId="49" toId="68">
</dataflow>
<dataflow id="203" from="tmp" to="StgValue_11" fromId="52" toId="11">
</dataflow>
</dataflows>


</stg>
