// Seed: 3142895706
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output wire id_23;
  input wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  id_24(
      -1
  );
endmodule
module module_1 #(
    parameter id_6 = 32'd69,
    parameter id_8 = 32'd59
) (
    input tri0 id_0,
    output supply1 id_1,
    output supply1 id_2,
    inout tri0 id_3,
    input tri id_4
    , _id_8,
    input supply0 id_5,
    input uwire _id_6
);
  wire id_9;
  assign id_9 = id_4;
  logic [7:0][id_6 : id_8] id_10;
  logic id_11;
  wire id_12;
  wire [1 : -1] id_13;
  assign id_10[1'b0] = -1;
  assign id_8 = id_0;
  module_0 modCall_1 (
      id_9,
      id_13,
      id_9,
      id_11,
      id_12,
      id_11,
      id_13,
      id_9,
      id_11,
      id_11,
      id_9,
      id_12,
      id_13,
      id_13,
      id_13,
      id_13,
      id_11,
      id_11,
      id_12,
      id_13,
      id_12,
      id_11,
      id_12
  );
  assign id_8 = id_11;
endmodule
