<stg><name>merge_sort_batch0.91</name>


<trans_list>

<trans id="79" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="18" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %store_ln99 = store i32 0, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %store_ln99 = store i32 0, i32 %k

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:5 %store_ln99 = store i18 0, i18 %i

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
entry:6 %br_ln99 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
for.body.i:0 %i_163 = load i18 %i

]]></Node>
<StgValue><ssdm name="i_163"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i:1 %k_167 = load i32 %k

]]></Node>
<StgValue><ssdm name="k_167"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i:2 %j_169 = load i32 %j

]]></Node>
<StgValue><ssdm name="j_169"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body.i:3 %icmp_ln99 = icmp_eq  i18 %i_163, i18 156250

]]></Node>
<StgValue><ssdm name="icmp_ln99"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 156250, i64 156250, i64 156250

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body.i:5 %add_ln99 = add i18 %i_163, i18 1

]]></Node>
<StgValue><ssdm name="add_ln99"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i:6 %br_ln99 = br i1 %icmp_ln99, void %for.body.split.i, void %merge_sort_batch0.91.exit

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="18">
<![CDATA[
for.body.split.i:0 %zext_ln99 = zext i18 %i_163

]]></Node>
<StgValue><ssdm name="zext_ln99"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split.i:1 %specpipeline_ln100 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_25

]]></Node>
<StgValue><ssdm name="specpipeline_ln100"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split.i:2 %specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln97"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.i:3 %icmp_ln101 = icmp_slt  i32 %j_169, i32 78125

]]></Node>
<StgValue><ssdm name="icmp_ln101"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.i:4 %icmp_ln101_4 = icmp_slt  i32 %k_167, i32 78125

]]></Node>
<StgValue><ssdm name="icmp_ln101_4"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split.i:5 %and_ln101 = and i1 %icmp_ln101, i1 %icmp_ln101_4

]]></Node>
<StgValue><ssdm name="and_ln101"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split.i:6 %multi_radix_oct_kmerge_temp1_27_addr = getelementptr i32 %multi_radix_oct_kmerge_temp1_27, i64 0, i64 %zext_ln99

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp1_27_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.i:7 %br_ln101 = br i1 %and_ln101, void %if.else16.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
<literal name="and_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else16.i:0 %icmp_ln112 = icmp_eq  i32 %j_169, i32 78125

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
<literal name="and_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else16.i:1 %and_ln112 = and i1 %icmp_ln112, i1 %icmp_ln101_4

]]></Node>
<StgValue><ssdm name="and_ln112"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
<literal name="and_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else16.i:2 %br_ln112 = br i1 %and_ln112, void %if.else26.i, void %if.then20.i

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
<literal name="and_ln101" val="0"/>
<literal name="and_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="32">
<![CDATA[
if.else26.i:0 %zext_ln117 = zext i32 %j_169

]]></Node>
<StgValue><ssdm name="zext_ln117"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
<literal name="and_ln101" val="0"/>
<literal name="and_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else26.i:1 %multi_radix_oct_kmerge_temp0_54_addr_1 = getelementptr i32 %multi_radix_oct_kmerge_temp0_54, i64 0, i64 %zext_ln117

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp0_54_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
<literal name="and_ln101" val="0"/>
<literal name="and_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="17">
<![CDATA[
if.else26.i:2 %multi_radix_oct_kmerge_temp0_54_load_1 = load i17 %multi_radix_oct_kmerge_temp0_54_addr_1

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp0_54_load_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
<literal name="and_ln101" val="0"/>
<literal name="and_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else26.i:4 %j_171 = add i32 %j_169, i32 1

]]></Node>
<StgValue><ssdm name="j_171"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
<literal name="and_ln101" val="0"/>
<literal name="and_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else26.i:5 %store_ln118 = store i32 %j_171, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
<literal name="and_ln101" val="0"/>
<literal name="and_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
if.then20.i:0 %zext_ln113 = zext i32 %k_167

]]></Node>
<StgValue><ssdm name="zext_ln113"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
<literal name="and_ln101" val="0"/>
<literal name="and_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then20.i:1 %multi_radix_oct_kmerge_temp0_55_addr_1 = getelementptr i32 %multi_radix_oct_kmerge_temp0_55, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp0_55_addr_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
<literal name="and_ln101" val="0"/>
<literal name="and_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="17">
<![CDATA[
if.then20.i:2 %multi_radix_oct_kmerge_temp0_55_load_1 = load i17 %multi_radix_oct_kmerge_temp0_55_addr_1

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp0_55_load_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
<literal name="and_ln101" val="0"/>
<literal name="and_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then20.i:4 %k_169 = add i32 %k_167, i32 1

]]></Node>
<StgValue><ssdm name="k_169"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
<literal name="and_ln101" val="0"/>
<literal name="and_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then20.i:5 %store_ln115 = store i32 78125, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
<literal name="and_ln101" val="0"/>
<literal name="and_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then20.i:6 %store_ln115 = store i32 %k_169, i32 %k

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
<literal name="and_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="32">
<![CDATA[
if.then.i:0 %zext_ln102 = zext i32 %j_169

]]></Node>
<StgValue><ssdm name="zext_ln102"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
<literal name="and_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i:1 %multi_radix_oct_kmerge_temp0_54_addr = getelementptr i32 %multi_radix_oct_kmerge_temp0_54, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp0_54_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
<literal name="and_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="17">
<![CDATA[
if.then.i:2 %multi_radix_oct_kmerge_temp0_54_load = load i17 %multi_radix_oct_kmerge_temp0_54_addr

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp0_54_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
<literal name="and_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="32">
<![CDATA[
if.then.i:3 %zext_ln102_4 = zext i32 %k_167

]]></Node>
<StgValue><ssdm name="zext_ln102_4"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
<literal name="and_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i:4 %multi_radix_oct_kmerge_temp0_55_addr = getelementptr i32 %multi_radix_oct_kmerge_temp0_55, i64 0, i64 %zext_ln102_4

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp0_55_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
<literal name="and_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="17">
<![CDATA[
if.then.i:5 %multi_radix_oct_kmerge_temp0_55_load = load i17 %multi_radix_oct_kmerge_temp0_55_addr

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp0_55_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i:0 %store_ln99 = store i18 %add_ln99, i18 %i

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i:1 %br_ln99 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0">
<![CDATA[
merge_sort_batch0.91.exit:0 %ret_ln99 = ret

]]></Node>
<StgValue><ssdm name="ret_ln99"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln101" val="0"/>
<literal name="and_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="17">
<![CDATA[
if.else26.i:2 %multi_radix_oct_kmerge_temp0_54_load_1 = load i17 %multi_radix_oct_kmerge_temp0_54_addr_1

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp0_54_load_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln101" val="0"/>
<literal name="and_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
if.else26.i:3 %store_ln117 = store i32 %multi_radix_oct_kmerge_temp0_54_load_1, i18 %multi_radix_oct_kmerge_temp1_27_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln101" val="0"/>
<literal name="and_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
if.else26.i:6 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln101" val="0"/>
<literal name="and_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="17">
<![CDATA[
if.then20.i:2 %multi_radix_oct_kmerge_temp0_55_load_1 = load i17 %multi_radix_oct_kmerge_temp0_55_addr_1

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp0_55_load_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln101" val="0"/>
<literal name="and_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
if.then20.i:3 %store_ln113 = store i32 %multi_radix_oct_kmerge_temp0_55_load_1, i18 %multi_radix_oct_kmerge_temp1_27_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln101" val="0"/>
<literal name="and_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
if.then20.i:7 %br_ln115 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="17">
<![CDATA[
if.then.i:2 %multi_radix_oct_kmerge_temp0_54_load = load i17 %multi_radix_oct_kmerge_temp0_54_addr

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp0_54_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="17">
<![CDATA[
if.then.i:5 %multi_radix_oct_kmerge_temp0_55_load = load i17 %multi_radix_oct_kmerge_temp0_55_addr

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp0_55_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:6 %icmp_ln102 = icmp_slt  i32 %multi_radix_oct_kmerge_temp0_54_load, i32 %multi_radix_oct_kmerge_temp0_55_load

]]></Node>
<StgValue><ssdm name="icmp_ln102"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i:7 %br_ln102 = br i1 %icmp_ln102, void %if.else.i, void %if.then6.i

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln101" val="1"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
if.else.i:0 %store_ln107 = store i32 %multi_radix_oct_kmerge_temp0_55_load, i18 %multi_radix_oct_kmerge_temp1_27_addr

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln101" val="1"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i:1 %k_168 = add i32 %k_167, i32 1

]]></Node>
<StgValue><ssdm name="k_168"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln101" val="1"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else.i:2 %store_ln108 = store i32 %k_168, i32 %k

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln101" val="1"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
if.else.i:3 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln101" val="1"/>
<literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
if.then6.i:0 %store_ln103 = store i32 %multi_radix_oct_kmerge_temp0_54_load, i18 %multi_radix_oct_kmerge_temp1_27_addr

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln101" val="1"/>
<literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then6.i:1 %j_170 = add i32 %j_169, i32 1

]]></Node>
<StgValue><ssdm name="j_170"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln101" val="1"/>
<literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then6.i:2 %store_ln105 = store i32 %j_170, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln101" val="1"/>
<literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
if.then6.i:3 %br_ln105 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
