# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../automat_3_5.srcs/sources_1/new/automat_paritate.vhd" \
"../../../../automat_3_5.srcs/sim_1/new/automat_paritate_tb.vhd" \

# Do not sort compile order
nosort
