parent	,	V_7
pll_recalc	,	F_1
MODEMR_533MHZ	,	V_6
clk_register	,	F_5
mode	,	V_2
u32	,	T_1
rate	,	V_8
main_clks	,	V_11
MODEMR	,	V_4
div4_clks	,	V_13
__raw_readl	,	F_2
MODEMR_MASK	,	V_5
ret	,	V_10
ARRAY_SIZE	,	F_4
lookups	,	V_12
clk	,	V_1
MSTP_NR	,	V_16
i	,	V_9
mstp_clks	,	V_15
div4_table	,	V_14
r	,	V_3
arch_clk_init	,	F_3
sh_clk_div4_register	,	F_7
__init	,	T_2
clkdev_add_table	,	F_6
sh_clk_mstp_register	,	F_8
