//  Catapult Ultra Synthesis 10.4b/841621 (Production Release) Thu Oct 24 17:20:07 PDT 2019
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2019, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                 PROPERTY OF MENTOR GRAPHICS OR ITS LICENSORS
//  
//  Running on Linux jh99@caddy09.stanford.edu 4.18.0-553.16.1.el8_10.x86_64 x86_64 aol
//  
//  Package information: SIFLIBS v23.4_2.0, HLS_PKGS v23.4_2.0, 
//                       SIF_TOOLKITS v23.4_2.0, SIF_XILINX v23.4_2.0, 
//                       SIF_ALTERA v23.4_2.0, CCS_LIBS v23.4_2.0, 
//                       CDS_PPRO v10.3a_3, CDS_DesigChecker v10.4b, 
//                       CDS_OASYS v19.1_2.4, CDS_PSR v19.1_1.16, 
//                       DesignPad v2.78_1.0
//  
//  Start time Thu Dec  5 00:18:29 2024
# -------------------------------------------------
# Logging session transcript to file "/tmp/log16891313c22244b.0"
dofile ./scripts/c_test.tcl
# > project load test
# Moving session transcript to file "/home/users/jh99/Desktop/ee271/project-part-1/hls/catapult.log"
# Warning: No Encrypted Liberty technology libraries have been specified (LIB-192)
# Warning: No Process Technology File (PTF) technology libraries have been specified (LIB-192)
# Warning: No Synopsys DB technology libraries have been specified (LIB-192)
# > flow run /SCVerify/launch_make ./scverify/Verify_orig_cxx_osci.mk {} SIMTOOL=osci clean
# Making './scverify/Verify_orig_cxx_osci.mk SIMTOOL=osci clean'
# Make utility invoked from '/home/users/jh99/Desktop/ee271/project-part-1/hls/test/Rasterizer.v1'
#     /cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/bin/make -f ./scverify/Verify_orig_cxx_osci.mk SIMTOOL=osci clean < "/dev/null" (BASIC-15)
# make[1]: Entering directory `/home/users/jh99/Desktop/ee271/project-part-1/hls/test/Rasterizer.v1'
# ============================================
# Removing working directory scverify/orig_cxx_osci
# rm -rf scverify/orig_cxx_osci
# make[1]: Leaving directory `/home/users/jh99/Desktop/ee271/project-part-1/hls/test/Rasterizer.v1'
# 0
# > flow run /SCVerify/launch_make ./scverify/Verify_orig_cxx_osci.mk {} SIMTOOL=osci sim
# Making './scverify/Verify_orig_cxx_osci.mk SIMTOOL=osci sim'
# Make utility invoked from '/home/users/jh99/Desktop/ee271/project-part-1/hls/test/Rasterizer.v1'
#     /cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/bin/make -f ./scverify/Verify_orig_cxx_osci.mk SIMTOOL=osci build < "/dev/null" (BASIC-15)
# make[1]: Entering directory `/home/users/jh99/Desktop/ee271/project-part-1/hls/test/Rasterizer.v1'
# ============================================
# Creating simulation directory 'scverify/orig_cxx_osci'
# mkdir -p scverify/orig_cxx_osci
# ============================================
# Compiling C++ file: ../../src/rasterizer_top.cpp
# /cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/bin/g++ -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_SYSC -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DCCS_MISMATCHED_OUTPUTS_ONLY -DDEADLOCK_DETECTION -Wall -Wno-unknown-pragmas -Wno-unused-label -g -I. -I../.. -I. -I/cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/shared/include -I/cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/shared/include -I/cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/hls_pkgs/src -I/cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/siflibs -I/cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DSC_USE_STD_STRING  -c ../../src/rasterizer_top.cpp -o scverify/orig_cxx_osci/rasterizer_top.cpp.cxxts.o
# In file included from ../../src/rasterizer_top.cpp:7:0:
# ../../src/jitter_hls.h: In member function ‘ac_int<8, false> Hash40to8::run(ac_int<40, false>, ac_int<8, false>)’:
# ../../src/jitter_hls.h:15:21: warning: variable ‘input_0’ set but not used [-Wunused-but-set-variable]
#      ac_int<8,false> input_0 = input.slc<8>(0);
#                      ^
# ../../src/jitter_hls.h:16:21: warning: variable ‘input_1’ set but not used [-Wunused-but-set-variable]
#      ac_int<8,false> input_1 = input.slc<8>(16);
#                      ^
# ../../src/jitter_hls.h:17:21: warning: variable ‘input_2’ set but not used [-Wunused-but-set-variable]
#      ac_int<8,false> input_2 = input.slc<8>(24);
#                      ^
# ../../src/jitter_hls.h:18:21: warning: variable ‘input_3’ set but not used [-Wunused-but-set-variable]
#      ac_int<8,false> input_3 = input.slc<8>(32);
#                      ^
# ../../src/jitter_hls.h:29:21: warning: variable ‘out1’ set but not used [-Wunused-but-set-variable]
#      ac_int<8,false> out1 = arr16.slc<8>(0);
#                      ^
# ../../src/jitter_hls.h:30:21: warning: variable ‘out2’ set but not used [-Wunused-but-set-variable]
#      ac_int<8,false> out2 = arr16.slc<8>(8);
#                      ^
# ============================================
# Compiling C++ file: ../../src/rasterizer_testbench.cpp
# /cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/bin/g++ -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_SYSC -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DCCS_MISMATCHED_OUTPUTS_ONLY -DDEADLOCK_DETECTION -Wall -Wno-unknown-pragmas -Wno-unused-label -g -I. -I../.. -I. -I/cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/shared/include -I/cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/shared/include -I/cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/hls_pkgs/src -I/cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/siflibs -I/cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DSC_USE_STD_STRING  -c ../../src/rasterizer_testbench.cpp -o scverify/orig_cxx_osci/rasterizer_testbench.cpp.cxxts.o
# In file included from ../../src/rast_types_hls.h:4:0,
#                  from ../../src/rasterizer_testbench.cpp:6:
# /cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/shared/include/ac_int.h:100:2: warning: #warning The C++ keyword true is defined which may result in subtle compilation problems. Undefining it. [-Wcpp]
#  #warning The C++ keyword true is defined which may result in subtle compilation problems. Undefining it.
#   ^
# /cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/shared/include/ac_int.h:104:2: warning: #warning The C++ keyword false is defined which may result in subtle compilation problems. Undefining it. [-Wcpp]
#  #warning The C++ keyword false is defined which may result in subtle compilation problems. Undefining it.
#   ^
# In file included from ../../src/rasterizer_testbench.cpp:1:0:
# ../../../gold/helper.cpp: In function ‘void load_file(char*, std::vector<Triangle>&, Screen&, Config&)’:
# ../../../gold/helper.cpp:34:16: warning: unused variable ‘integer’ [-Wunused-variable]
#      int valid, integer;
#                 ^
# In file included from ../../src/rasterizer_top.cpp:7:0,
#                  from ../../src/rasterizer_testbench.cpp:8:
# ../../src/jitter_hls.h: In member function ‘ac_int<8, false> Hash40to8::run(ac_int<40, false>, ac_int<8, false>)’:
# ../../src/jitter_hls.h:15:21: warning: variable ‘input_0’ set but not used [-Wunused-but-set-variable]
#      ac_int<8,false> input_0 = input.slc<8>(0);
#                      ^
# ../../src/jitter_hls.h:16:21: warning: variable ‘input_1’ set but not used [-Wunused-but-set-variable]
#      ac_int<8,false> input_1 = input.slc<8>(16);
#                      ^
# ../../src/jitter_hls.h:17:21: warning: variable ‘input_2’ set but not used [-Wunused-but-set-variable]
#      ac_int<8,false> input_2 = input.slc<8>(24);
#                      ^
# ../../src/jitter_hls.h:18:21: warning: variable ‘input_3’ set but not used [-Wunused-but-set-variable]
#      ac_int<8,false> input_3 = input.slc<8>(32);
#                      ^
# ../../src/jitter_hls.h:29:21: warning: variable ‘out1’ set but not used [-Wunused-but-set-variable]
#      ac_int<8,false> out1 = arr16.slc<8>(0);
#                      ^
# ../../src/jitter_hls.h:30:21: warning: variable ‘out2’ set but not used [-Wunused-but-set-variable]
#      ac_int<8,false> out2 = arr16.slc<8>(8);
#                      ^
# ../../src/rasterizer_testbench.cpp: In function ‘int main(int, char**)’:
# ../../src/rasterizer_testbench.cpp:36:52: warning: format ‘%d’ expects argument of type ‘int’, but argument 2 has type ‘std::vector<Triangle>::size_type {aka long unsigned int}’ [-Wformat=]
#      printf("Found %d triangles\n", triangles.size());
#                                                     ^
# ../../src/rasterizer_testbench.cpp:68:70: warning: format ‘%d’ expects argument of type ‘int’, but argument 3 has type ‘ac_int<4, false>’ [-Wformat=]
#      printf("ss: %d, subsample: %d \n", config.ss, configHls.subsample);
#                                                                       ^
# ../../src/rasterizer_testbench.cpp:15:45: warning: format ‘%d’ expects argument of type ‘int’, but argument 2 has type ‘size_t {aka long unsigned int}’ [-Wformat=]
#          printf("\tError at sample: %d \n", i); \
#                                              ^
# ../../src/rasterizer_testbench.cpp:116:9: note: in expansion of macro ‘CHECK_VAL’
#          CHECK_VAL("subsample.x", hit_samples[i].x, subsample.x);
#          ^
# ../../src/rasterizer_testbench.cpp:15:45: warning: format ‘%d’ expects argument of type ‘int’, but argument 2 has type ‘size_t {aka long unsigned int}’ [-Wformat=]
#          printf("\tError at sample: %d \n", i); \
#                                              ^
# ../../src/rasterizer_testbench.cpp:117:9: note: in expansion of macro ‘CHECK_VAL’
#          CHECK_VAL("subsample.y", hit_samples[i].y, subsample.y);
#          ^
# ============================================
# Compiling C++ file: ../../../gold/rasterizer.c
# /cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/bin/g++ -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_SYSC -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DCCS_MISMATCHED_OUTPUTS_ONLY -DDEADLOCK_DETECTION -Wall -Wno-unknown-pragmas -Wno-unused-label -g -I. -I../.. -I. -I/cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/shared/include -I/cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/shared/include -I/cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/hls_pkgs/src -I/cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/siflibs -I/cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DSC_USE_STD_STRING  -c ../../../gold/rasterizer.c -o scverify/orig_cxx_osci/rasterizer.c.cxxts.o
# ============================================
# Linking executable
# /cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/bin/g++  -L/cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/shared/lib/Linux/gcc -L/cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/shared/lib -L/cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/shared/lib/Linux/gcc scverify/orig_cxx_osci/rasterizer_top.cpp.cxxts.o scverify/orig_cxx_osci/rasterizer_testbench.cpp.cxxts.o scverify/orig_cxx_osci/rasterizer.c.cxxts.o -lpthread -lsystemc -o scverify/orig_cxx_osci/scverify_top
# make[1]: Leaving directory `/home/users/jh99/Desktop/ee271/project-part-1/hls/test/Rasterizer.v1'
#     /cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/bin/make -f ./scverify/Verify_orig_cxx_osci.mk SIMTOOL=osci sim (BASIC-14)
# make[1]: Entering directory `/home/users/jh99/Desktop/ee271/project-part-1/hls/test/Rasterizer.v1'
# ============================================
# Simulating design
# cd ../..; ./test/Rasterizer.v1/scverify/orig_cxx_osci/scverify_top 
# Failed to Open Vector File for Read
# /bin/sh: line 1: 1697252 Aborted                 (core dumped) ./test/Rasterizer.v1/scverify/orig_cxx_osci/scverify_top
# Error: make[1]: *** [sim] Error 134
# make[1]: Leaving directory `/home/users/jh99/Desktop/ee271/project-part-1/hls/test/Rasterizer.v1'
# > end dofile ./scripts/c_test.tcl
// Finish time Thu Dec  5 00:18:49 2024, time elapsed 0:20, peak memory 993.55MB, exit status 0
