// Seed: 1701473385
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    input wor id_2,
    output tri id_3,
    input wor id_4,
    output wor id_5,
    input uwire id_6,
    input wire id_7,
    input tri1 id_8,
    input supply1 id_9,
    output uwire id_10,
    input wor id_11
);
  assign id_0 = 1 == id_6;
  wor id_13 = id_9;
  assign module_1.id_19 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    output wire id_2,
    output supply1 id_3,
    input supply1 id_4,
    input wand id_5,
    inout uwire id_6,
    output uwire id_7,
    input tri id_8,
    output tri1 id_9
    , id_47,
    input uwire id_10,
    output tri1 id_11,
    input supply0 id_12,
    output wire id_13,
    input wor id_14,
    input tri0 id_15,
    output wand id_16,
    input supply0 id_17,
    input wire id_18,
    input wand id_19,
    input tri id_20,
    output uwire id_21,
    input uwire id_22,
    input tri1 id_23,
    input wor id_24,
    output tri0 id_25,
    output uwire id_26,
    input uwire id_27,
    input wire id_28,
    input wand id_29,
    input supply1 id_30,
    input supply1 id_31,
    input supply1 id_32,
    input wand id_33,
    input tri0 id_34,
    input tri1 id_35,
    input wire id_36,
    input tri1 id_37,
    input tri0 id_38,
    output supply0 id_39,
    output tri1 id_40,
    input uwire id_41,
    input wire id_42,
    input wire id_43,
    input supply0 id_44,
    output supply1 id_45
);
  wire id_48;
  module_0 modCall_1 (
      id_39,
      id_43,
      id_35,
      id_25,
      id_1,
      id_40,
      id_36,
      id_1,
      id_1,
      id_33,
      id_9,
      id_22
  );
endmodule
