###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        70384   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        56946   # Number of read row buffer hits
num_read_cmds                  =        70384   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        13453   # Number of ACT commands
num_pre_cmds                   =        13436   # Number of PRE commands
num_ondemand_pres              =         2350   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6484742   # Cyles of rank active rank.0
rank_active_cycles.1           =      5932132   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3515258   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      4067868   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        63101   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          227   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           51   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           30   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           22   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           14   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           12   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           13   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           10   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            4   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6900   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        37949   # Read request latency (cycles)
read_latency[40-59]            =        16535   # Read request latency (cycles)
read_latency[60-79]            =         5768   # Read request latency (cycles)
read_latency[80-99]            =         1680   # Read request latency (cycles)
read_latency[100-119]          =         1258   # Read request latency (cycles)
read_latency[120-139]          =          876   # Read request latency (cycles)
read_latency[140-159]          =          581   # Read request latency (cycles)
read_latency[160-179]          =          523   # Read request latency (cycles)
read_latency[180-199]          =          452   # Read request latency (cycles)
read_latency[200-]             =         4762   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.83788e+08   # Read energy
act_energy                     =  3.68074e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.68732e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.95258e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.04648e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.70165e+09   # Active standby energy rank.1
average_read_latency           =      73.6509   # Average read request latency (cycles)
average_interarrival           =      142.064   # Average request interarrival latency (cycles)
total_energy                   =  1.24133e+10   # Total energy (pJ)
average_power                  =      1241.33   # Average power (mW)
average_bandwidth              =      0.60061   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        71725   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        55708   # Number of read row buffer hits
num_read_cmds                  =        71725   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        16035   # Number of ACT commands
num_pre_cmds                   =        16018   # Number of PRE commands
num_ondemand_pres              =         5068   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6201207   # Cyles of rank active rank.0
rank_active_cycles.1           =      6200306   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3798793   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3799694   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        64457   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          219   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           75   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           34   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           27   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           18   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           11   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           12   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           13   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            6   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6853   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        36967   # Read request latency (cycles)
read_latency[40-59]            =        15876   # Read request latency (cycles)
read_latency[60-79]            =         8043   # Read request latency (cycles)
read_latency[80-99]            =         2123   # Read request latency (cycles)
read_latency[100-119]          =         1659   # Read request latency (cycles)
read_latency[120-139]          =         1095   # Read request latency (cycles)
read_latency[140-159]          =          588   # Read request latency (cycles)
read_latency[160-179]          =          592   # Read request latency (cycles)
read_latency[180-199]          =          513   # Read request latency (cycles)
read_latency[200-]             =         4269   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.89195e+08   # Read energy
act_energy                     =  4.38718e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.82342e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.82385e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.86955e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.86899e+09   # Active standby energy rank.1
average_read_latency           =       65.955   # Average read request latency (cycles)
average_interarrival           =      139.408   # Average request interarrival latency (cycles)
total_energy                   =  1.24235e+10   # Total energy (pJ)
average_power                  =      1242.35   # Average power (mW)
average_bandwidth              =     0.612053   # Average bandwidth
