vhdl work "ZestSC1_SRAM.vhd"
vhdl work "ZestSC1_Host.vhd"
vhdl work "upsample3_64.vhd"
vhdl work "upsample.vhd"
vhdl work "output_layer.vhd"
verilog work "ipcore_dir/memory.v"
vhdl work "fully_connected.vhd"
vhdl work "fifo_regs.vhd"
vhdl work "ZestSC1_Interfaces.vhd"
vhdl work "accelerator.vhd"
vhdl work "Example1.vhd"
