

================================================================
== Vitis HLS Report for 'sqrt_Pipeline_VITIS_LOOP_444_1'
================================================================
* Date:           Tue Feb  8 15:34:45 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_444_1  |       14|       14|        14|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1792|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     447|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     447|    1892|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln444_fu_273_p2       |         +|   0|  0|    9|           2|           1|
    |add_ln445_1_fu_185_p2     |         +|   0|  0|   14|           7|           6|
    |add_ln445_2_fu_203_p2     |         +|   0|  0|   15|           8|           1|
    |add_ln445_fu_179_p2       |         +|   0|  0|   14|           7|           6|
    |sub_ln445_fu_245_p2       |         -|   0|  0|  135|         128|         128|
    |and_ln445_fu_251_p2       |       and|   0|  0|  128|         128|         128|
    |icmp_ln444_fu_165_p2      |      icmp|   0|  0|    8|           2|           2|
    |icmp_ln445_fu_267_p2      |      icmp|   0|  0|    8|           2|           1|
    |lshr_ln445_fu_257_p2      |      lshr|   0|  0|  423|         128|         128|
    |eps_1_2_5_fu_312_p3       |    select|   0|  0|   32|           1|          32|
    |eps_1_2_6_fu_318_p3       |    select|   0|  0|   32|           1|          32|
    |eps_2_2_5_fu_300_p3       |    select|   0|  0|   32|           1|          32|
    |eps_2_2_6_fu_306_p3       |    select|   0|  0|   32|           1|          32|
    |select_ln445_fu_227_p3    |    select|   0|  0|  107|           1|           1|
    |select_ln446_1_fu_356_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln446_fu_350_p3    |    select|   0|  0|   32|           1|          32|
    |shl_ln445_1_fu_235_p2     |       shl|   0|  0|  314|           1|          97|
    |shl_ln445_fu_213_p2       |       shl|   0|  0|  423|           1|         128|
    |ap_enable_pp0             |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 1792|         422|         821|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    2|          4|
    |i_1_fu_66                |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    6|         12|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |conv_reg_483                       |  32|   0|   32|          0|
    |eps_1_2_3_fu_90                    |  32|   0|   32|          0|
    |eps_1_2_fu_86                      |  32|   0|   32|          0|
    |eps_2_1_reg_474                    |  32|   0|   32|          0|
    |eps_2_2_3_fu_74                    |  32|   0|   32|          0|
    |eps_2_2_fu_70                      |  32|   0|   32|          0|
    |i_1_fu_66                          |   2|   0|    2|          0|
    |icmp_ln444_reg_450                 |   1|   0|    1|          0|
    |icmp_ln445_reg_459                 |   1|   0|    1|          0|
    |num_res_load_1_fu_78               |  32|   0|   32|          0|
    |num_res_load_2_fu_82               |  32|   0|   32|          0|
    |trunc_ln445_reg_454                |  32|   0|   32|          0|
    |icmp_ln444_reg_450                 |  64|  32|    1|          0|
    |icmp_ln445_reg_459                 |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 447|  64|  321|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_444_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_444_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_444_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_444_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_444_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_444_1|  return value|
|grp_fu_222_p_din0          |  out|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_444_1|  return value|
|grp_fu_222_p_din1          |  out|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_444_1|  return value|
|grp_fu_222_p_dout0         |   in|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_444_1|  return value|
|grp_fu_222_p_ce            |  out|    1|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_444_1|  return value|
|grp_fu_633_p_din0          |  out|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_444_1|  return value|
|grp_fu_633_p_din1          |  out|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_444_1|  return value|
|grp_fu_633_p_dout0         |   in|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_444_1|  return value|
|grp_fu_633_p_ce            |  out|    1|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_444_1|  return value|
|p_read13                   |   in|  128|     ap_none|                        p_read13|        scalar|
|normalizer_1               |   in|   32|     ap_none|                    normalizer_1|        scalar|
|eps_1_1_02_out             |  out|   32|      ap_vld|                  eps_1_1_02_out|       pointer|
|eps_1_1_02_out_ap_vld      |  out|    1|      ap_vld|                  eps_1_1_02_out|       pointer|
|eps_1_2_01_out             |  out|   32|      ap_vld|                  eps_1_2_01_out|       pointer|
|eps_1_2_01_out_ap_vld      |  out|    1|      ap_vld|                  eps_1_2_01_out|       pointer|
|num_res_load_2_out         |  out|   32|      ap_vld|              num_res_load_2_out|       pointer|
|num_res_load_2_out_ap_vld  |  out|    1|      ap_vld|              num_res_load_2_out|       pointer|
|num_res_load_1_out         |  out|   32|      ap_vld|              num_res_load_1_out|       pointer|
|num_res_load_1_out_ap_vld  |  out|    1|      ap_vld|              num_res_load_1_out|       pointer|
|eps_2_1_08_out             |  out|   32|      ap_vld|                  eps_2_1_08_out|       pointer|
|eps_2_1_08_out_ap_vld      |  out|    1|      ap_vld|                  eps_2_1_08_out|       pointer|
|eps_2_2_07_out             |  out|   32|      ap_vld|                  eps_2_2_07_out|       pointer|
|eps_2_2_07_out_ap_vld      |  out|    1|      ap_vld|                  eps_2_2_07_out|       pointer|
+---------------------------+-----+-----+------------+--------------------------------+--------------+

