-- VHDL Entity ece411.Timer_L2.generatedInstance
--
-- Created:
--          by - one1.ews (gelib-057-34.ews.illinois.edu)
--          at - 23:27:04 04/25/12
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2005.3 (Build 75)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

ENTITY Timer_L2 IS
   PORT( 
      clk       : IN     std_logic;
      writegate : OUT    std_logic;
      LRUgate   : OUT    STD_LOGIC
   );

END Timer_L2 ;

-- 
-- Auto generated dummy architecture for leaf level instance.
-- 
ARCHITECTURE generatedInstance OF Timer_L2 IS 
BEGIN


END generatedInstance;
