{
  "module_name": "adl-metrics.json",
  "hash_id": "9f71539d8563624cf0911aac819423b5fa33a26e884be1635e92f3df1658ad47",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/alderlake/adl-metrics.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"C10 residency percent per package\",\n        \"MetricExpr\": \"cstate_pkg@c10\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C10_Pkg_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"C1 residency percent per core\",\n        \"MetricExpr\": \"cstate_core@c1\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C1_Core_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"C2 residency percent per package\",\n        \"MetricExpr\": \"cstate_pkg@c2\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C2_Pkg_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"C3 residency percent per package\",\n        \"MetricExpr\": \"cstate_pkg@c3\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C3_Pkg_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"C6 residency percent per core\",\n        \"MetricExpr\": \"cstate_core@c6\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C6_Core_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"C6 residency percent per package\",\n        \"MetricExpr\": \"cstate_pkg@c6\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C6_Pkg_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"C7 residency percent per core\",\n        \"MetricExpr\": \"cstate_core@c7\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C7_Core_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"C7 residency percent per package\",\n        \"MetricExpr\": \"cstate_pkg@c7\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C7_Pkg_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"C8 residency percent per package\",\n        \"MetricExpr\": \"cstate_pkg@c8\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C8_Pkg_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"C9 residency percent per package\",\n        \"MetricExpr\": \"cstate_pkg@c9\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C9_Pkg_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Uncore frequency per die [GHZ]\",\n        \"MetricExpr\": \"tma_info_system_socket_clks / #num_dies / duration_time / 1e9\",\n        \"MetricGroup\": \"SoC\",\n        \"MetricName\": \"UNCORE_FREQ\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of cycles spent in System Management Interrupts.\",\n        \"MetricExpr\": \"((msr@aperf@ - cycles) / msr@aperf@ if msr@smi@ > 0 else 0)\",\n        \"MetricGroup\": \"smi\",\n        \"MetricName\": \"smi_cycles\",\n        \"MetricThreshold\": \"smi_cycles > 0.1\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Number of SMI interrupts.\",\n        \"MetricExpr\": \"msr@smi@\",\n        \"MetricGroup\": \"smi\",\n        \"MetricName\": \"smi_num\",\n        \"ScaleUnit\": \"1SMI#\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of cycles in aborted transactions.\",\n        \"MetricExpr\": \"(max(cycles\\\\-t - cycles\\\\-ct, 0) / cycles if has_event(cycles\\\\-t) else 0)\",\n        \"MetricGroup\": \"transaction\",\n        \"MetricName\": \"tsx_aborted_cycles\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Number of cycles within a transaction divided by the number of elisions.\",\n        \"MetricExpr\": \"(cycles\\\\-t / el\\\\-start if has_event(cycles\\\\-t) else 0)\",\n        \"MetricGroup\": \"transaction\",\n        \"MetricName\": \"tsx_cycles_per_elision\",\n        \"ScaleUnit\": \"1cycles / elision\"\n    },\n    {\n        \"BriefDescription\": \"Number of cycles within a transaction divided by the number of transactions.\",\n        \"MetricExpr\": \"(cycles\\\\-t / tx\\\\-start if has_event(cycles\\\\-t) else 0)\",\n        \"MetricGroup\": \"transaction\",\n        \"MetricName\": \"tsx_cycles_per_transaction\",\n        \"ScaleUnit\": \"1cycles / transaction\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of cycles within a transaction region.\",\n        \"MetricExpr\": \"(cycles\\\\-t / cycles if has_event(cycles\\\\-t) else 0)\",\n        \"MetricGroup\": \"transaction\",\n        \"MetricName\": \"tsx_transactional_cycles\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not consumed by the backend due to certain allocation restrictions.\",\n        \"MetricExpr\": \"TOPDOWN_BE_BOUND.ALLOC_RESTRICTIONS / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_resource_bound_group\",\n        \"MetricName\": \"tma_alloc_restriction\",\n        \"MetricThreshold\": \"tma_alloc_restriction > 0.1\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the total number of issue slots  that were not consumed by the backend due to backend stalls\",\n        \"DefaultMetricgroupName\": \"TopdownL1\",\n        \"MetricExpr\": \"TOPDOWN_BE_BOUND.ALL / tma_info_core_slots\",\n        \"MetricGroup\": \"Default;TopdownL1;tma_L1_group\",\n        \"MetricName\": \"tma_backend_bound\",\n        \"MetricThreshold\": \"tma_backend_bound > 0.1\",\n        \"MetricgroupNoGroup\": \"TopdownL1;Default\",\n        \"PublicDescription\": \"Counts the total number of issue slots  that were not consumed by the backend due to backend stalls.  Note that uops must be available for consumption in order for this event to count.  If a uop is not available (IQ is empty), this event will not count.   The rest of these subevents count backend stalls, in cycles, due to an outstanding request which is memory bound vs core bound.   The subevents are not slot based events and therefore can not be precisely added or subtracted from the Backend_Bound_Aux subevents which are slot based.\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the total number of issue slots  that were not consumed by the backend due to backend stalls\",\n        \"DefaultMetricgroupName\": \"TopdownL1\",\n        \"MetricExpr\": \"tma_backend_bound\",\n        \"MetricGroup\": \"Default;TopdownL1;tma_L1_group\",\n        \"MetricName\": \"tma_backend_bound_aux\",\n        \"MetricThreshold\": \"tma_backend_bound_aux > 0.2\",\n        \"MetricgroupNoGroup\": \"TopdownL1;Default\",\n        \"PublicDescription\": \"Counts the total number of issue slots  that were not consumed by the backend due to backend stalls.  Note that UOPS must be available for consumption in order for this event to count.  If a uop is not available (IQ is empty), this event will not count.  All of these subevents count backend stalls, in slots, due to a resource limitation.   These are not cycle based events and therefore can not be precisely added or subtracted from the Backend_Bound subevents which are cycle based.  These subevents are supplementary to Backend_Bound and can be used to analyze results from a resource perspective at allocation.\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear\",\n        \"DefaultMetricgroupName\": \"TopdownL1\",\n        \"MetricExpr\": \"(tma_info_core_slots - (cpu_atom@TOPDOWN_FE_BOUND.ALL@ + cpu_atom@TOPDOWN_BE_BOUND.ALL@ + cpu_atom@TOPDOWN_RETIRING.ALL@)) / tma_info_core_slots\",\n        \"MetricGroup\": \"Default;TopdownL1;tma_L1_group\",\n        \"MetricName\": \"tma_bad_speculation\",\n        \"MetricThreshold\": \"tma_bad_speculation > 0.15\",\n        \"MetricgroupNoGroup\": \"TopdownL1;Default\",\n        \"PublicDescription\": \"Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear. Only issue slots wasted due to fast nukes such as memory ordering nukes are counted. Other nukes are not accounted for. Counts all issue slots blocked during this recovery window including relevant microcode flows and while uops are not yet available in the instruction queue (IQ). Also includes the issue slots that were consumed by the backend but were thrown away because they were younger than the mispredict or machine clear.\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of uops that are not from the microsequencer.\",\n        \"MetricExpr\": \"(cpu_atom@TOPDOWN_RETIRING.ALL@ - cpu_atom@UOPS_RETIRED.MS@) / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL2;tma_L2_group;tma_retiring_group\",\n        \"MetricName\": \"tma_base\",\n        \"MetricThreshold\": \"tma_base > 0.6\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not delivered by the frontend due to BACLEARS, which occurs when the Branch Target Buffer (BTB) prediction or lack thereof, was corrected by a later branch predictor in the frontend\",\n        \"MetricExpr\": \"TOPDOWN_FE_BOUND.BRANCH_DETECT / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_fetch_latency_group\",\n        \"MetricName\": \"tma_branch_detect\",\n        \"MetricThreshold\": \"tma_branch_detect > 0.05\",\n        \"PublicDescription\": \"Counts the number of issue slots  that were not delivered by the frontend due to BACLEARS, which occurs when the Branch Target Buffer (BTB) prediction or lack thereof, was corrected by a later branch predictor in the frontend. Includes BACLEARS due to all branch types including conditional and unconditional jumps, returns, and indirect branches.\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not consumed by the backend due to branch mispredicts.\",\n        \"MetricExpr\": \"TOPDOWN_BAD_SPECULATION.MISPREDICT / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL2;tma_L2_group;tma_bad_speculation_group\",\n        \"MetricName\": \"tma_branch_mispredicts\",\n        \"MetricThreshold\": \"tma_branch_mispredicts > 0.05\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not delivered by the frontend due to BTCLEARS, which occurs when the Branch Target Buffer (BTB) predicts a taken branch.\",\n        \"MetricExpr\": \"TOPDOWN_FE_BOUND.BRANCH_RESTEER / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_fetch_latency_group\",\n        \"MetricName\": \"tma_branch_resteer\",\n        \"MetricThreshold\": \"tma_branch_resteer > 0.05\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not delivered by the frontend due to the microcode sequencer (MS).\",\n        \"MetricExpr\": \"TOPDOWN_FE_BOUND.CISC / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_fetch_bandwidth_group\",\n        \"MetricName\": \"tma_cisc\",\n        \"MetricThreshold\": \"tma_cisc > 0.05\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles due to backend bound stalls that are core execution bound and not attributed to outstanding demand load or store stalls.\",\n        \"MetricExpr\": \"max(0, tma_backend_bound - tma_memory_bound)\",\n        \"MetricGroup\": \"TopdownL2;tma_L2_group;tma_backend_bound_group\",\n        \"MetricName\": \"tma_core_bound\",\n        \"MetricThreshold\": \"tma_core_bound > 0.1\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not delivered by the frontend due to decode stalls.\",\n        \"MetricExpr\": \"TOPDOWN_FE_BOUND.DECODE / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_fetch_bandwidth_group\",\n        \"MetricName\": \"tma_decode\",\n        \"MetricThreshold\": \"tma_decode > 0.05\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of machine clears relative to the number of nuke slots due to memory disambiguation.\",\n        \"MetricExpr\": \"tma_nuke * (cpu_atom@MACHINE_CLEARS.DISAMBIGUATION@ / cpu_atom@MACHINE_CLEARS.SLOW@)\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_nuke_group\",\n        \"MetricName\": \"tma_disambiguation\",\n        \"MetricThreshold\": \"tma_disambiguation > 0.02\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles the core is stalled due to a demand load miss which hit in DRAM or MMIO (Non-DRAM).\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"cpu_atom@MEM_BOUND_STALLS.LOAD_DRAM_HIT@ / tma_info_core_clks - max((cpu_atom@MEM_BOUND_STALLS.LOAD@ - cpu_atom@LD_HEAD.L1_MISS_AT_RET@) / tma_info_core_clks, 0) * cpu_atom@MEM_BOUND_STALLS.LOAD_DRAM_HIT@ / cpu_atom@MEM_BOUND_STALLS.LOAD@\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_memory_bound_group\",\n        \"MetricName\": \"tma_dram_bound\",\n        \"MetricThreshold\": \"tma_dram_bound > 0.1\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not consumed by the backend due to a machine clear classified as a fast nuke due to memory ordering, memory disambiguation and memory renaming.\",\n        \"MetricExpr\": \"TOPDOWN_BAD_SPECULATION.FASTNUKE / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_machine_clears_group\",\n        \"MetricName\": \"tma_fast_nuke\",\n        \"MetricThreshold\": \"tma_fast_nuke > 0.05\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not delivered by the frontend due to frontend bandwidth restrictions due to decode, predecode, cisc, and other limitations.\",\n        \"MetricExpr\": \"TOPDOWN_FE_BOUND.FRONTEND_BANDWIDTH / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL2;tma_L2_group;tma_frontend_bound_group\",\n        \"MetricName\": \"tma_fetch_bandwidth\",\n        \"MetricThreshold\": \"tma_fetch_bandwidth > 0.1\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not delivered by the frontend due to frontend bandwidth restrictions due to decode, predecode, cisc, and other limitations.\",\n        \"MetricExpr\": \"TOPDOWN_FE_BOUND.FRONTEND_LATENCY / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL2;tma_L2_group;tma_frontend_bound_group\",\n        \"MetricName\": \"tma_fetch_latency\",\n        \"MetricThreshold\": \"tma_fetch_latency > 0.15\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of machine clears relative to the number of nuke slots due to FP assists.\",\n        \"MetricExpr\": \"tma_nuke * (cpu_atom@MACHINE_CLEARS.FP_ASSIST@ / cpu_atom@MACHINE_CLEARS.SLOW@)\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_nuke_group\",\n        \"MetricName\": \"tma_fp_assist\",\n        \"MetricThreshold\": \"tma_fp_assist > 0.02\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of floating point divide operations per uop.\",\n        \"MetricExpr\": \"UOPS_RETIRED.FPDIV / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_base_group\",\n        \"MetricName\": \"tma_fpdiv_uops\",\n        \"MetricThreshold\": \"tma_fpdiv_uops > 0.2\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not consumed by the backend due to frontend stalls.\",\n        \"DefaultMetricgroupName\": \"TopdownL1\",\n        \"MetricExpr\": \"TOPDOWN_FE_BOUND.ALL / tma_info_core_slots\",\n        \"MetricGroup\": \"Default;TopdownL1;tma_L1_group\",\n        \"MetricName\": \"tma_frontend_bound\",\n        \"MetricThreshold\": \"tma_frontend_bound > 0.2\",\n        \"MetricgroupNoGroup\": \"TopdownL1;Default\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not delivered by the frontend due to instruction cache misses.\",\n        \"MetricExpr\": \"TOPDOWN_FE_BOUND.ICACHE / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_fetch_latency_group\",\n        \"MetricName\": \"tma_icache_misses\",\n        \"MetricThreshold\": \"tma_icache_misses > 0.05\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"\",\n        \"MetricExpr\": \"cpu_atom@CPU_CLK_UNHALTED.CORE@\",\n        \"MetricName\": \"tma_info_core_clks\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"\",\n        \"MetricExpr\": \"cpu_atom@CPU_CLK_UNHALTED.CORE_P@\",\n        \"MetricName\": \"tma_info_core_clks_p\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Cycles Per Instruction\",\n        \"MetricExpr\": \"tma_info_core_clks / INST_RETIRED.ANY\",\n        \"MetricName\": \"tma_info_core_cpi\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Instructions Per Cycle\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / tma_info_core_clks\",\n        \"MetricName\": \"tma_info_core_ipc\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"\",\n        \"MetricExpr\": \"5 * tma_info_core_clks\",\n        \"MetricName\": \"tma_info_core_slots\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Uops Per Instruction\",\n        \"MetricExpr\": \"UOPS_RETIRED.ALL / INST_RETIRED.ANY\",\n        \"MetricName\": \"tma_info_core_upi\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Percent of instruction miss cost that hit in DRAM\",\n        \"MetricExpr\": \"100 * cpu_atom@MEM_BOUND_STALLS.IFETCH_DRAM_HIT@ / cpu_atom@MEM_BOUND_STALLS.IFETCH@\",\n        \"MetricName\": \"tma_info_frontend_inst_miss_cost_dramhit_percent\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Percent of instruction miss cost that hit in the L2\",\n        \"MetricExpr\": \"100 * cpu_atom@MEM_BOUND_STALLS.IFETCH_L2_HIT@ / cpu_atom@MEM_BOUND_STALLS.IFETCH@\",\n        \"MetricName\": \"tma_info_frontend_inst_miss_cost_l2hit_percent\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Percent of instruction miss cost that hit in the L3\",\n        \"MetricExpr\": \"100 * cpu_atom@MEM_BOUND_STALLS.IFETCH_LLC_HIT@ / cpu_atom@MEM_BOUND_STALLS.IFETCH@\",\n        \"MetricName\": \"tma_info_frontend_inst_miss_cost_l3hit_percent\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Ratio of all branches which mispredict\",\n        \"MetricExpr\": \"BR_MISP_RETIRED.ALL_BRANCHES / BR_INST_RETIRED.ALL_BRANCHES\",\n        \"MetricName\": \"tma_info_inst_mix_branch_mispredict_ratio\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Ratio between Mispredicted branches and unknown branches\",\n        \"MetricExpr\": \"BR_MISP_RETIRED.ALL_BRANCHES / BACLEARS.ANY\",\n        \"MetricName\": \"tma_info_inst_mix_branch_mispredict_to_unknown_branch_ratio\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of all uops which are FPDiv uops\",\n        \"MetricExpr\": \"100 * cpu_atom@UOPS_RETIRED.FPDIV@ / UOPS_RETIRED.ALL\",\n        \"MetricName\": \"tma_info_inst_mix_fpdiv_uop_ratio\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of all uops which are IDiv uops\",\n        \"MetricExpr\": \"100 * cpu_atom@UOPS_RETIRED.IDIV@ / UOPS_RETIRED.ALL\",\n        \"MetricName\": \"tma_info_inst_mix_idiv_uop_ratio\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per Branch (lower number means higher occurance rate)\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / BR_INST_RETIRED.ALL_BRANCHES\",\n        \"MetricName\": \"tma_info_inst_mix_ipbranch\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Instruction per (near) call (lower number means higher occurance rate)\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / BR_INST_RETIRED.CALL\",\n        \"MetricName\": \"tma_info_inst_mix_ipcall\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per Far Branch\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / (cpu_atom@BR_INST_RETIRED.FAR_BRANCH@ / 2)\",\n        \"MetricName\": \"tma_info_inst_mix_ipfarbranch\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per Load\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / MEM_UOPS_RETIRED.ALL_LOADS\",\n        \"MetricName\": \"tma_info_inst_mix_ipload\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per retired conditional Branch Misprediction where the branch was not taken\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / (cpu_atom@BR_MISP_RETIRED.COND@ - cpu_atom@BR_MISP_RETIRED.COND_TAKEN@)\",\n        \"MetricName\": \"tma_info_inst_mix_ipmisp_cond_ntaken\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per retired conditional Branch Misprediction where the branch was taken\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / BR_MISP_RETIRED.COND_TAKEN\",\n        \"MetricName\": \"tma_info_inst_mix_ipmisp_cond_taken\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per retired indirect call or jump Branch Misprediction\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / BR_MISP_RETIRED.INDIRECT\",\n        \"MetricName\": \"tma_info_inst_mix_ipmisp_indirect\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per retired return Branch Misprediction\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / BR_MISP_RETIRED.RETURN\",\n        \"MetricName\": \"tma_info_inst_mix_ipmisp_ret\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per retired Branch Misprediction\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / BR_MISP_RETIRED.ALL_BRANCHES\",\n        \"MetricName\": \"tma_info_inst_mix_ipmispredict\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per Store\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / MEM_UOPS_RETIRED.ALL_STORES\",\n        \"MetricName\": \"tma_info_inst_mix_ipstore\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of all uops which are ucode ops\",\n        \"MetricExpr\": \"100 * cpu_atom@UOPS_RETIRED.MS@ / UOPS_RETIRED.ALL\",\n        \"MetricName\": \"tma_info_inst_mix_microcode_uop_ratio\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of all uops which are x87 uops\",\n        \"MetricExpr\": \"100 * cpu_atom@UOPS_RETIRED.X87@ / UOPS_RETIRED.ALL\",\n        \"MetricName\": \"tma_info_inst_mix_x87_uop_ratio\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of total non-speculative loads with a address aliasing block\",\n        \"MetricExpr\": \"100 * cpu_atom@LD_BLOCKS.4K_ALIAS@ / MEM_UOPS_RETIRED.ALL_LOADS\",\n        \"MetricName\": \"tma_info_l1_bound_address_alias_blocks\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of total non-speculative loads that are splits\",\n        \"MetricExpr\": \"100 * cpu_atom@MEM_UOPS_RETIRED.SPLIT_LOADS@ / MEM_UOPS_RETIRED.ALL_LOADS\",\n        \"MetricName\": \"tma_info_l1_bound_load_splits\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of total non-speculative loads with a store forward or unknown store address block\",\n        \"MetricExpr\": \"100 * cpu_atom@LD_BLOCKS.DATA_UNKNOWN@ / MEM_UOPS_RETIRED.ALL_LOADS\",\n        \"MetricName\": \"tma_info_l1_bound_store_fwd_blocks\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Cycle cost per DRAM hit\",\n        \"MetricExpr\": \"MEM_BOUND_STALLS.LOAD_DRAM_HIT / MEM_LOAD_UOPS_RETIRED.DRAM_HIT\",\n        \"MetricName\": \"tma_info_memory_cycles_per_demand_load_dram_hit\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Cycle cost per L2 hit\",\n        \"MetricExpr\": \"MEM_BOUND_STALLS.LOAD_L2_HIT / MEM_LOAD_UOPS_RETIRED.L2_HIT\",\n        \"MetricName\": \"tma_info_memory_cycles_per_demand_load_l2_hit\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Cycle cost per LLC hit\",\n        \"MetricExpr\": \"MEM_BOUND_STALLS.LOAD_LLC_HIT / MEM_LOAD_UOPS_RETIRED.L3_HIT\",\n        \"MetricName\": \"tma_info_memory_cycles_per_demand_load_l3_hit\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"load ops retired per 1000 instruction\",\n        \"MetricExpr\": \"1e3 * cpu_atom@MEM_UOPS_RETIRED.ALL_LOADS@ / INST_RETIRED.ANY\",\n        \"MetricName\": \"tma_info_memory_memloadpki\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Average CPU Utilization\",\n        \"MetricExpr\": \"CPU_CLK_UNHALTED.REF_TSC / TSC\",\n        \"MetricName\": \"tma_info_system_cpu_utilization\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of cycles spent in Kernel mode\",\n        \"MetricExpr\": \"cpu_atom@CPU_CLK_UNHALTED.CORE@k / CPU_CLK_UNHALTED.CORE\",\n        \"MetricGroup\": \"Summary\",\n        \"MetricName\": \"tma_info_system_kernel_utilization\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Average Frequency Utilization relative nominal frequency\",\n        \"MetricExpr\": \"tma_info_core_clks / CPU_CLK_UNHALTED.REF_TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"tma_info_system_turbo_utilization\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not delivered by the frontend due to Instruction Table Lookaside Buffer (ITLB) misses.\",\n        \"MetricExpr\": \"TOPDOWN_FE_BOUND.ITLB / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_fetch_latency_group\",\n        \"MetricName\": \"tma_itlb_misses\",\n        \"MetricThreshold\": \"tma_itlb_misses > 0.05\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles that the oldest load of the load buffer is stalled at retirement due to a load block.\",\n        \"MetricExpr\": \"LD_HEAD.L1_BOUND_AT_RET / tma_info_core_clks\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_memory_bound_group\",\n        \"MetricName\": \"tma_l1_bound\",\n        \"MetricThreshold\": \"tma_l1_bound > 0.1\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles a core is stalled due to a demand load which hit in the L2 Cache.\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"cpu_atom@MEM_BOUND_STALLS.LOAD_L2_HIT@ / tma_info_core_clks - max((cpu_atom@MEM_BOUND_STALLS.LOAD@ - cpu_atom@LD_HEAD.L1_MISS_AT_RET@) / tma_info_core_clks, 0) * cpu_atom@MEM_BOUND_STALLS.LOAD_L2_HIT@ / cpu_atom@MEM_BOUND_STALLS.LOAD@\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_memory_bound_group\",\n        \"MetricName\": \"tma_l2_bound\",\n        \"MetricThreshold\": \"tma_l2_bound > 0.1\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles a core is stalled due to a demand load which hit in the Last Level Cache (LLC) or other core with HITE/F/M.\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS_NMI\",\n        \"MetricExpr\": \"cpu_atom@MEM_BOUND_STALLS.LOAD_LLC_HIT@ / tma_info_core_clks - max((cpu_atom@MEM_BOUND_STALLS.LOAD@ - cpu_atom@LD_HEAD.L1_MISS_AT_RET@) / tma_info_core_clks, 0) * cpu_atom@MEM_BOUND_STALLS.LOAD_LLC_HIT@ / cpu_atom@MEM_BOUND_STALLS.LOAD@\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_memory_bound_group\",\n        \"MetricName\": \"tma_l3_bound\",\n        \"MetricThreshold\": \"tma_l3_bound > 0.1\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles, relative to the number of mem_scheduler slots, in which uops are blocked due to load buffer full\",\n        \"MetricExpr\": \"tma_mem_scheduler * cpu_atom@MEM_SCHEDULER_BLOCK.LD_BUF@ / MEM_SCHEDULER_BLOCK.ALL\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_mem_scheduler_group\",\n        \"MetricName\": \"tma_ld_buffer\",\n        \"MetricThreshold\": \"tma_ld_buffer > 0.05\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a machine clear (nuke) of any kind including memory ordering and memory disambiguation.\",\n        \"MetricExpr\": \"TOPDOWN_BAD_SPECULATION.MACHINE_CLEARS / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL2;tma_L2_group;tma_bad_speculation_group\",\n        \"MetricName\": \"tma_machine_clears\",\n        \"MetricThreshold\": \"tma_machine_clears > 0.05\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not consumed by the backend due to memory reservation stalls in which a scheduler is not able to accept uops.\",\n        \"MetricExpr\": \"TOPDOWN_BE_BOUND.MEM_SCHEDULER / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_resource_bound_group\",\n        \"MetricName\": \"tma_mem_scheduler\",\n        \"MetricThreshold\": \"tma_mem_scheduler > 0.1\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles the core is stalled due to stores or loads.\",\n        \"MetricExpr\": \"min(cpu_atom@TOPDOWN_BE_BOUND.ALL@ / tma_info_core_slots, cpu_atom@LD_HEAD.ANY_AT_RET@ / tma_info_core_clks + tma_store_bound)\",\n        \"MetricGroup\": \"TopdownL2;tma_L2_group;tma_backend_bound_group\",\n        \"MetricName\": \"tma_memory_bound\",\n        \"MetricThreshold\": \"tma_memory_bound > 0.2\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of machine clears relative to the number of nuke slots due to memory ordering.\",\n        \"MetricExpr\": \"tma_nuke * (cpu_atom@MACHINE_CLEARS.MEMORY_ORDERING@ / cpu_atom@MACHINE_CLEARS.SLOW@)\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_nuke_group\",\n        \"MetricName\": \"tma_memory_ordering\",\n        \"MetricThreshold\": \"tma_memory_ordering > 0.02\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of uops that are from the complex flows issued by the micro-sequencer (MS)\",\n        \"MetricExpr\": \"UOPS_RETIRED.MS / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL2;tma_L2_group;tma_retiring_group\",\n        \"MetricName\": \"tma_ms_uops\",\n        \"MetricThreshold\": \"tma_ms_uops > 0.05\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"PublicDescription\": \"Counts the number of uops that are from the complex flows issued by the micro-sequencer (MS).  This includes uops from flows due to complex instructions, faults, assists, and inserted flows.\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not consumed by the backend due to IEC or FPC RAT stalls, which can be due to FIQ or IEC reservation stalls in which the integer, floating point or SIMD scheduler is not able to accept uops.\",\n        \"MetricExpr\": \"TOPDOWN_BE_BOUND.NON_MEM_SCHEDULER / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_resource_bound_group\",\n        \"MetricName\": \"tma_non_mem_scheduler\",\n        \"MetricThreshold\": \"tma_non_mem_scheduler > 0.1\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not consumed by the backend due to a machine clear (slow nuke).\",\n        \"MetricExpr\": \"TOPDOWN_BAD_SPECULATION.NUKE / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_machine_clears_group\",\n        \"MetricName\": \"tma_nuke\",\n        \"MetricThreshold\": \"tma_nuke > 0.05\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not delivered by the frontend due to other common frontend stalls not categorized.\",\n        \"MetricExpr\": \"TOPDOWN_FE_BOUND.OTHER / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_fetch_bandwidth_group\",\n        \"MetricName\": \"tma_other_fb\",\n        \"MetricThreshold\": \"tma_other_fb > 0.05\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles that the oldest load of the load buffer is stalled at retirement due to a number of other load blocks.\",\n        \"MetricExpr\": \"LD_HEAD.OTHER_AT_RET / tma_info_core_clks\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_l1_bound_group\",\n        \"MetricName\": \"tma_other_l1\",\n        \"MetricThreshold\": \"tma_other_l1 > 0.05\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles the core is stalled due to a demand load miss which hits in the L2, LLC, DRAM or MMIO (Non-DRAM) but could not be correctly attributed or cycles in which the load miss is waiting on a request buffer.\",\n        \"MetricExpr\": \"max(0, tma_memory_bound - (tma_store_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_dram_bound))\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_memory_bound_group\",\n        \"MetricName\": \"tma_other_load_store\",\n        \"MetricThreshold\": \"tma_other_load_store > 0.1\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of uops retired excluding ms and fp div uops.\",\n        \"MetricExpr\": \"(cpu_atom@TOPDOWN_RETIRING.ALL@ - cpu_atom@UOPS_RETIRED.MS@ - cpu_atom@UOPS_RETIRED.FPDIV@) / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_base_group\",\n        \"MetricName\": \"tma_other_ret\",\n        \"MetricThreshold\": \"tma_other_ret > 0.3\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of machine clears relative to the number of nuke slots due to page faults.\",\n        \"MetricExpr\": \"tma_nuke * (cpu_atom@MACHINE_CLEARS.PAGE_FAULT@ / cpu_atom@MACHINE_CLEARS.SLOW@)\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_nuke_group\",\n        \"MetricName\": \"tma_page_fault\",\n        \"MetricThreshold\": \"tma_page_fault > 0.02\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not delivered by the frontend due to wrong predecodes.\",\n        \"MetricExpr\": \"TOPDOWN_FE_BOUND.PREDECODE / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_fetch_bandwidth_group\",\n        \"MetricName\": \"tma_predecode\",\n        \"MetricThreshold\": \"tma_predecode > 0.05\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not consumed by the backend due to the physical register file unable to accept an entry (marble stalls).\",\n        \"MetricExpr\": \"TOPDOWN_BE_BOUND.REGISTER / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_resource_bound_group\",\n        \"MetricName\": \"tma_register\",\n        \"MetricThreshold\": \"tma_register > 0.1\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not consumed by the backend due to the reorder buffer being full (ROB stalls).\",\n        \"MetricExpr\": \"TOPDOWN_BE_BOUND.REORDER_BUFFER / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_resource_bound_group\",\n        \"MetricName\": \"tma_reorder_buffer\",\n        \"MetricThreshold\": \"tma_reorder_buffer > 0.1\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the total number of issue slots  that were not consumed by the backend due to backend stalls\",\n        \"MetricExpr\": \"tma_backend_bound\",\n        \"MetricGroup\": \"TopdownL2;tma_L2_group;tma_backend_bound_aux_group\",\n        \"MetricName\": \"tma_resource_bound\",\n        \"MetricThreshold\": \"tma_resource_bound > 0.2\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"PublicDescription\": \"Counts the total number of issue slots  that were not consumed by the backend due to backend stalls.  Note that uops must be available for consumption in order for this event to count.  If a uop is not available (IQ is empty), this event will not count.\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the numer of issue slots  that result in retirement slots.\",\n        \"DefaultMetricgroupName\": \"TopdownL1\",\n        \"MetricExpr\": \"TOPDOWN_RETIRING.ALL / tma_info_core_slots\",\n        \"MetricGroup\": \"Default;TopdownL1;tma_L1_group\",\n        \"MetricName\": \"tma_retiring\",\n        \"MetricThreshold\": \"tma_retiring > 0.75\",\n        \"MetricgroupNoGroup\": \"TopdownL1;Default\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles, relative to the number of mem_scheduler slots, in which uops are blocked due to RSV full relative\",\n        \"MetricExpr\": \"tma_mem_scheduler * cpu_atom@MEM_SCHEDULER_BLOCK.RSV@ / MEM_SCHEDULER_BLOCK.ALL\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_mem_scheduler_group\",\n        \"MetricName\": \"tma_rsv\",\n        \"MetricThreshold\": \"tma_rsv > 0.05\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not consumed by the backend due to scoreboards from the instruction queue (IQ), jump execution unit (JEU), or microcode sequencer (MS).\",\n        \"MetricExpr\": \"TOPDOWN_BE_BOUND.SERIALIZATION / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_resource_bound_group\",\n        \"MetricName\": \"tma_serialization\",\n        \"MetricThreshold\": \"tma_serialization > 0.1\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of machine clears relative to the number of nuke slots due to SMC.\",\n        \"MetricExpr\": \"tma_nuke * (cpu_atom@MACHINE_CLEARS.SMC@ / cpu_atom@MACHINE_CLEARS.SLOW@)\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_nuke_group\",\n        \"MetricName\": \"tma_smc\",\n        \"MetricThreshold\": \"tma_smc > 0.02\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles, relative to the number of mem_scheduler slots, in which uops are blocked due to store buffer full\",\n        \"MetricExpr\": \"tma_store_bound\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_mem_scheduler_group\",\n        \"MetricName\": \"tma_st_buffer\",\n        \"MetricThreshold\": \"tma_st_buffer > 0.05\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles that the oldest load of the load buffer is stalled at retirement due to a first level TLB miss.\",\n        \"MetricExpr\": \"LD_HEAD.DTLB_MISS_AT_RET / tma_info_core_clks\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_l1_bound_group\",\n        \"MetricName\": \"tma_stlb_hit\",\n        \"MetricThreshold\": \"tma_stlb_hit > 0.05\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles that the oldest load of the load buffer is stalled at retirement due to a second level TLB miss requiring a page walk.\",\n        \"MetricExpr\": \"LD_HEAD.PGWALK_AT_RET / tma_info_core_clks\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_l1_bound_group\",\n        \"MetricName\": \"tma_stlb_miss\",\n        \"MetricThreshold\": \"tma_stlb_miss > 0.05\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles the core is stalled due to store buffer full.\",\n        \"MetricExpr\": \"tma_mem_scheduler * (cpu_atom@MEM_SCHEDULER_BLOCK.ST_BUF@ / cpu_atom@MEM_SCHEDULER_BLOCK.ALL@)\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_memory_bound_group\",\n        \"MetricName\": \"tma_store_bound\",\n        \"MetricThreshold\": \"tma_store_bound > 0.1\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles that the oldest load of the load buffer is stalled at retirement due to a store forward block.\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS_NMI\",\n        \"MetricExpr\": \"LD_HEAD.ST_ADDR_AT_RET / tma_info_core_clks\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_l1_bound_group\",\n        \"MetricName\": \"tma_store_fwd_blk\",\n        \"MetricThreshold\": \"tma_store_fwd_blk > 0.05\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents Core fraction of cycles CPU dispatched uops on execution ports for ALU operations.\",\n        \"MetricExpr\": \"(cpu_core@UOPS_DISPATCHED.PORT_0@ + cpu_core@UOPS_DISPATCHED.PORT_1@ + cpu_core@UOPS_DISPATCHED.PORT_5_11@ + cpu_core@UOPS_DISPATCHED.PORT_6@) / (5 * tma_info_core_core_clks)\",\n        \"MetricGroup\": \"TopdownL5;tma_L5_group;tma_ports_utilized_3m_group\",\n        \"MetricName\": \"tma_alu_op_utilization\",\n        \"MetricThreshold\": \"tma_alu_op_utilization > 0.6\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates fraction of slots the CPU retired uops delivered by the Microcode_Sequencer as a result of Assists\",\n        \"MetricExpr\": \"100 * cpu_core@ASSISTS.ANY\\\\,umask\\\\=0x1B@ / tma_info_thread_slots\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_microcode_sequencer_group\",\n        \"MetricName\": \"tma_assists\",\n        \"MetricThreshold\": \"tma_assists > 0.1 & (tma_microcode_sequencer > 0.05 & tma_heavy_operations > 0.1)\",\n        \"PublicDescription\": \"This metric estimates fraction of slots the CPU retired uops delivered by the Microcode_Sequencer as a result of Assists. Assists are long sequences of uops that are required in certain corner-cases for operations that cannot be handled natively by the execution pipeline. For example; when working with very small floating point values (so-called Denormals); the FP units are not set up to perform these operations natively. Instead; a sequence of instructions to perform the computation on the Denormals is injected into the pipeline. Since these microcode sequences might be dozens of uops long; Assists can be extremely deleterious to performance and they can be avoided in many cases. Sample with: ASSISTS.ANY\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates fraction of slots the CPU retired uops as a result of handing SSE to AVX* or AVX* to SSE transition Assists.\",\n        \"MetricExpr\": \"63 * cpu_core@ASSISTS.SSE_AVX_MIX@ / tma_info_thread_slots\",\n        \"MetricGroup\": \"HPC;TopdownL5;tma_L5_group;tma_assists_group\",\n        \"MetricName\": \"tma_avx_assists\",\n        \"MetricThreshold\": \"tma_avx_assists > 0.1\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend\",\n        \"DefaultMetricgroupName\": \"TopdownL1\",\n        \"MetricExpr\": \"cpu_core@topdown\\\\-be\\\\-bound@ / (cpu_core@topdown\\\\-fe\\\\-bound@ + cpu_core@topdown\\\\-bad\\\\-spec@ + cpu_core@topdown\\\\-retiring@ + cpu_core@topdown\\\\-be\\\\-bound@) + 0 * tma_info_thread_slots\",\n        \"MetricGroup\": \"Default;TmaL1;TopdownL1;tma_L1_group\",\n        \"MetricName\": \"tma_backend_bound\",\n        \"MetricThreshold\": \"tma_backend_bound > 0.2\",\n        \"MetricgroupNoGroup\": \"TopdownL1;Default\",\n        \"PublicDescription\": \"This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend. Backend is the portion of the processor core where the out-of-order scheduler dispatches ready uops into their respective execution units; and once completed these uops get retired according to program order. For example; stalls due to data-cache misses or stalls due to the divider unit being overloaded are both categorized under Backend Bound. Backend Bound is further divided into two main categories: Memory Bound and Core Bound. Sample with: TOPDOWN.BACKEND_BOUND_SLOTS\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This category represents fraction of slots wasted due to incorrect speculations\",\n        \"DefaultMetricgroupName\": \"TopdownL1\",\n        \"MetricExpr\": \"max(1 - (tma_frontend_bound + tma_backend_bound + tma_retiring), 0)\",\n        \"MetricGroup\": \"Default;TmaL1;TopdownL1;tma_L1_group\",\n        \"MetricName\": \"tma_bad_speculation\",\n        \"MetricThreshold\": \"tma_bad_speculation > 0.15\",\n        \"MetricgroupNoGroup\": \"TopdownL1;Default\",\n        \"PublicDescription\": \"This category represents fraction of slots wasted due to incorrect speculations. This include slots used to issue uops that do not eventually get retired and slots for which the issue-pipeline was blocked due to recovery from earlier incorrect speculation. For example; wasted work due to miss-predicted branches are categorized under Bad Speculation category. Incorrect data speculation followed by Memory Ordering Nukes is another example.\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of slots the CPU has wasted due to Branch Misprediction\",\n        \"MetricExpr\": \"cpu_core@topdown\\\\-br\\\\-mispredict@ / (cpu_core@topdown\\\\-fe\\\\-bound@ + cpu_core@topdown\\\\-bad\\\\-spec@ + cpu_core@topdown\\\\-retiring@ + cpu_core@topdown\\\\-be\\\\-bound@) + 0 * tma_info_thread_slots\",\n        \"MetricGroup\": \"BadSpec;BrMispredicts;TmaL2;TopdownL2;tma_L2_group;tma_bad_speculation_group;tma_issueBM\",\n        \"MetricName\": \"tma_branch_mispredicts\",\n        \"MetricThreshold\": \"tma_branch_mispredicts > 0.1 & tma_bad_speculation > 0.15\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"PublicDescription\": \"This metric represents fraction of slots the CPU has wasted due to Branch Misprediction.  These slots are either wasted by uops fetched from an incorrectly speculated program path; or stalls when the out-of-order part of the machine needs to recover its state from a speculative path. Sample with: TOPDOWN.BR_MISPREDICT_SLOTS. Related metrics: tma_info_bad_spec_branch_misprediction_cost, tma_info_bottleneck_mispredictions, tma_mispredicts_resteers\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles the CPU was stalled due to Branch Resteers\",\n        \"MetricExpr\": \"INT_MISC.CLEAR_RESTEER_CYCLES / tma_info_thread_clks + tma_unknown_branches\",\n        \"MetricGroup\": \"FetchLat;TopdownL3;tma_L3_group;tma_fetch_latency_group\",\n        \"MetricName\": \"tma_branch_resteers\",\n        \"MetricThreshold\": \"tma_branch_resteers > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15)\",\n        \"PublicDescription\": \"This metric represents fraction of cycles the CPU was stalled due to Branch Resteers. Branch Resteers estimates the Frontend delay in fetching operations from corrected path; following all sorts of miss-predicted branches. For example; branchy code with lots of miss-predictions might get categorized under Branch Resteers. Note the value of this node may overlap with its siblings. Sample with: BR_MISP_RETIRED.ALL_BRANCHES\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates fraction of cycles the CPU retired uops originated from CISC (complex instruction set computer) instruction\",\n        \"MetricExpr\": \"max(0, tma_microcode_sequencer - tma_assists)\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_microcode_sequencer_group\",\n        \"MetricName\": \"tma_cisc\",\n        \"MetricThreshold\": \"tma_cisc > 0.1 & (tma_microcode_sequencer > 0.05 & tma_heavy_operations > 0.1)\",\n        \"PublicDescription\": \"This metric estimates fraction of cycles the CPU retired uops originated from CISC (complex instruction set computer) instruction. A CISC instruction has multiple uops that are required to perform the instruction's functionality as in the case of read-modify-write as an example. Since these instructions require multiple uops they may or may not imply sub-optimal use of machine resources. Sample with: FRONTEND_RETIRED.MS_FLOWS\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles the CPU was stalled due to Branch Resteers as a result of Machine Clears\",\n        \"MetricExpr\": \"(1 - tma_branch_mispredicts / tma_bad_speculation) * cpu_core@INT_MISC.CLEAR_RESTEER_CYCLES@ / tma_info_thread_clks\",\n        \"MetricGroup\": \"BadSpec;MachineClears;TopdownL4;tma_L4_group;tma_branch_resteers_group;tma_issueMC\",\n        \"MetricName\": \"tma_clears_resteers\",\n        \"MetricThreshold\": \"tma_clears_resteers > 0.05 & (tma_branch_resteers > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15))\",\n        \"PublicDescription\": \"This metric represents fraction of cycles the CPU was stalled due to Branch Resteers as a result of Machine Clears. Sample with: INT_MISC.CLEAR_RESTEER_CYCLES. Related metrics: tma_l1_bound, tma_machine_clears, tma_microcode_sequencer, tma_ms_switches\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates fraction of cycles while the memory subsystem was handling synchronizations due to contested accesses\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"(25 * tma_info_system_average_frequency * (cpu_core@MEM_LOAD_L3_HIT_RETIRED.XSNP_FWD@ * (cpu_core@OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HITM@ / (cpu_core@OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HITM@ + cpu_core@OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD@))) + 24 * tma_info_system_average_frequency * cpu_core@MEM_LOAD_L3_HIT_RETIRED.XSNP_MISS@) * (1 + cpu_core@MEM_LOAD_RETIRED.FB_HIT@ / cpu_core@MEM_LOAD_RETIRED.L1_MISS@ / 2) / tma_info_thread_clks\",\n        \"MetricGroup\": \"DataSharing;Offcore;Snoop;TopdownL4;tma_L4_group;tma_issueSyncxn;tma_l3_bound_group\",\n        \"MetricName\": \"tma_contested_accesses\",\n        \"MetricThreshold\": \"tma_contested_accesses > 0.05 & (tma_l3_bound > 0.05 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric estimates fraction of cycles while the memory subsystem was handling synchronizations due to contested accesses. Contested accesses occur when data written by one Logical Processor are read by another Logical Processor on a different Physical Core. Examples of contested accesses include synchronizations such as locks; true data sharing such as modified locked variables; and false sharing. Sample with: MEM_LOAD_L3_HIT_RETIRED.XSNP_FWD;MEM_LOAD_L3_HIT_RETIRED.XSNP_MISS. Related metrics: tma_data_sharing, tma_false_sharing, tma_machine_clears, tma_remote_cache\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of slots where Core non-memory issues were of a bottleneck\",\n        \"MetricExpr\": \"max(0, tma_backend_bound - tma_memory_bound)\",\n        \"MetricGroup\": \"Backend;Compute;TmaL2;TopdownL2;tma_L2_group;tma_backend_bound_group\",\n        \"MetricName\": \"tma_core_bound\",\n        \"MetricThreshold\": \"tma_core_bound > 0.1 & tma_backend_bound > 0.2\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"PublicDescription\": \"This metric represents fraction of slots where Core non-memory issues were of a bottleneck.  Shortage in hardware compute resources; or dependencies in software's instructions are both categorized under Core Bound. Hence it may indicate the machine ran out of an out-of-order resource; certain execution units are overloaded or dependencies in program's data- or instruction-flow are limiting the performance (e.g. FP-chained long-latency arithmetic operations).\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates fraction of cycles while the memory subsystem was handling synchronizations due to data-sharing accesses\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"24 * tma_info_system_average_frequency * (cpu_core@MEM_LOAD_L3_HIT_RETIRED.XSNP_NO_FWD@ + cpu_core@MEM_LOAD_L3_HIT_RETIRED.XSNP_FWD@ * (1 - cpu_core@OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HITM@ / (cpu_core@OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HITM@ + cpu_core@OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD@))) * (1 + cpu_core@MEM_LOAD_RETIRED.FB_HIT@ / cpu_core@MEM_LOAD_RETIRED.L1_MISS@ / 2) / tma_info_thread_clks\",\n        \"MetricGroup\": \"Offcore;Snoop;TopdownL4;tma_L4_group;tma_issueSyncxn;tma_l3_bound_group\",\n        \"MetricName\": \"tma_data_sharing\",\n        \"MetricThreshold\": \"tma_data_sharing > 0.05 & (tma_l3_bound > 0.05 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric estimates fraction of cycles while the memory subsystem was handling synchronizations due to data-sharing accesses. Data shared by multiple Logical Processors (even just read shared) may cause increased access latency due to cache coherency. Excessive data sharing can drastically harm multithreaded performance. Sample with: MEM_LOAD_L3_HIT_RETIRED.XSNP_NO_FWD. Related metrics: tma_contested_accesses, tma_false_sharing, tma_machine_clears, tma_remote_cache\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles where decoder-0 was the only active decoder\",\n        \"MetricExpr\": \"(cpu_core@INST_DECODED.DECODERS\\\\,cmask\\\\=1@ - cpu_core@INST_DECODED.DECODERS\\\\,cmask\\\\=2@) / tma_info_core_core_clks / 2\",\n        \"MetricGroup\": \"DSBmiss;FetchBW;TopdownL4;tma_L4_group;tma_issueD0;tma_mite_group\",\n        \"MetricName\": \"tma_decoder0_alone\",\n        \"MetricThreshold\": \"tma_decoder0_alone > 0.1 & (tma_mite > 0.1 & (tma_fetch_bandwidth > 0.1 & tma_frontend_bound > 0.15 & tma_info_thread_ipc / 6 > 0.35))\",\n        \"PublicDescription\": \"This metric represents fraction of cycles where decoder-0 was the only active decoder. Related metrics: tma_few_uops_instructions\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles where the Divider unit was active\",\n        \"MetricExpr\": \"ARITH.DIV_ACTIVE / tma_info_thread_clks\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_core_bound_group\",\n        \"MetricName\": \"tma_divider\",\n        \"MetricThreshold\": \"tma_divider > 0.2 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2)\",\n        \"PublicDescription\": \"This metric represents fraction of cycles where the Divider unit was active. Divide and square root instructions are performed by the Divider unit and can take considerably longer latency than integer or Floating Point addition; subtraction; or multiplication. Sample with: ARITH.DIVIDER_ACTIVE\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"cpu_core@MEMORY_ACTIVITY.STALLS_L3_MISS@ / tma_info_thread_clks\",\n        \"MetricGroup\": \"MemoryBound;TmaL3mem;TopdownL3;tma_L3_group;tma_memory_bound_group\",\n        \"MetricName\": \"tma_dram_bound\",\n        \"MetricThreshold\": \"tma_dram_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2)\",\n        \"PublicDescription\": \"This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads. Better caching can improve the latency and increase performance. Sample with: MEM_LOAD_RETIRED.L3_MISS_PS\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents Core fraction of cycles in which CPU was likely limited due to DSB (decoded uop cache) fetch pipeline\",\n        \"MetricExpr\": \"(cpu_core@IDQ.DSB_CYCLES_ANY@ - cpu_core@IDQ.DSB_CYCLES_OK@) / tma_info_core_core_clks / 2\",\n        \"MetricGroup\": \"DSB;FetchBW;TopdownL3;tma_L3_group;tma_fetch_bandwidth_group\",\n        \"MetricName\": \"tma_dsb\",\n        \"MetricThreshold\": \"tma_dsb > 0.15 & (tma_fetch_bandwidth > 0.1 & tma_frontend_bound > 0.15 & tma_info_thread_ipc / 6 > 0.35)\",\n        \"PublicDescription\": \"This metric represents Core fraction of cycles in which CPU was likely limited due to DSB (decoded uop cache) fetch pipeline.  For example; inefficient utilization of the DSB cache structure or bank conflict when reading from it; are categorized here.\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles the CPU was stalled due to switches from DSB to MITE pipelines\",\n        \"MetricExpr\": \"DSB2MITE_SWITCHES.PENALTY_CYCLES / tma_info_thread_clks\",\n        \"MetricGroup\": \"DSBmiss;FetchLat;TopdownL3;tma_L3_group;tma_fetch_latency_group;tma_issueFB\",\n        \"MetricName\": \"tma_dsb_switches\",\n        \"MetricThreshold\": \"tma_dsb_switches > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15)\",\n        \"PublicDescription\": \"This metric represents fraction of cycles the CPU was stalled due to switches from DSB to MITE pipelines. The DSB (decoded i-cache) is a Uop Cache where the front-end directly delivers Uops (micro operations) avoiding heavy x86 decoding. The DSB pipeline has shorter latency and delivered higher bandwidth than the MITE (legacy instruction decode pipeline). Switching between the two pipelines can cause penalties hence this metric measures the exposed penalty. Sample with: FRONTEND_RETIRED.DSB_MISS_PS. Related metrics: tma_fetch_bandwidth, tma_info_botlnk_l2_dsb_misses, tma_info_frontend_dsb_coverage, tma_info_inst_mix_iptb, tma_lcp\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric roughly estimates the fraction of cycles where the Data TLB (DTLB) was missed by load accesses\",\n        \"MetricExpr\": \"min(7 * cpu_core@DTLB_LOAD_MISSES.STLB_HIT\\\\,cmask\\\\=1@ + cpu_core@DTLB_LOAD_MISSES.WALK_ACTIVE@, max(cpu_core@CYCLE_ACTIVITY.CYCLES_MEM_ANY@ - cpu_core@MEMORY_ACTIVITY.CYCLES_L1D_MISS@, 0)) / tma_info_thread_clks\",\n        \"MetricGroup\": \"MemoryTLB;TopdownL4;tma_L4_group;tma_issueTLB;tma_l1_bound_group\",\n        \"MetricName\": \"tma_dtlb_load\",\n        \"MetricThreshold\": \"tma_dtlb_load > 0.1 & (tma_l1_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric roughly estimates the fraction of cycles where the Data TLB (DTLB) was missed by load accesses. TLBs (Translation Look-aside Buffers) are processor caches for recently used entries out of the Page Tables that are used to map virtual- to physical-addresses by the operating system. This metric approximates the potential delay of demand loads missing the first-level data TLB (assuming worst case scenario with back to back misses to different pages). This includes hitting in the second-level TLB (STLB) as well as performing a hardware page walk on an STLB miss. Sample with: MEM_INST_RETIRED.STLB_MISS_LOADS_PS. Related metrics: tma_dtlb_store, tma_info_bottleneck_memory_data_tlbs\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric roughly estimates the fraction of cycles spent handling first-level data TLB store misses\",\n        \"MetricExpr\": \"(7 * cpu_core@DTLB_STORE_MISSES.STLB_HIT\\\\,cmask\\\\=1@ + cpu_core@DTLB_STORE_MISSES.WALK_ACTIVE@) / tma_info_core_core_clks\",\n        \"MetricGroup\": \"MemoryTLB;TopdownL4;tma_L4_group;tma_issueTLB;tma_store_bound_group\",\n        \"MetricName\": \"tma_dtlb_store\",\n        \"MetricThreshold\": \"tma_dtlb_store > 0.05 & (tma_store_bound > 0.2 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric roughly estimates the fraction of cycles spent handling first-level data TLB store misses.  As with ordinary data caching; focus on improving data locality and reducing working-set size to reduce DTLB overhead.  Additionally; consider using profile-guided optimization (PGO) to collocate frequently-used data on the same page.  Try using larger page sizes for large amounts of frequently-used data. Sample with: MEM_INST_RETIRED.STLB_MISS_STORES_PS. Related metrics: tma_dtlb_load, tma_info_bottleneck_memory_data_tlbs\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric roughly estimates how often CPU was handling synchronizations due to False Sharing\",\n        \"MetricExpr\": \"28 * tma_info_system_average_frequency * cpu_core@OCR.DEMAND_RFO.L3_HIT.SNOOP_HITM@ / tma_info_thread_clks\",\n        \"MetricGroup\": \"DataSharing;Offcore;Snoop;TopdownL4;tma_L4_group;tma_issueSyncxn;tma_store_bound_group\",\n        \"MetricName\": \"tma_false_sharing\",\n        \"MetricThreshold\": \"tma_false_sharing > 0.05 & (tma_store_bound > 0.2 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric roughly estimates how often CPU was handling synchronizations due to False Sharing. False Sharing is a multithreading hiccup; where multiple Logical Processors contend on different data-elements mapped into the same cache line. Sample with: OCR.DEMAND_RFO.L3_HIT.SNOOP_HITM. Related metrics: tma_contested_accesses, tma_data_sharing, tma_machine_clears, tma_remote_cache\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric does a *rough estimation* of how often L1D Fill Buffer unavailability limited additional L1D miss memory access requests to proceed\",\n        \"MetricExpr\": \"L1D_PEND_MISS.FB_FULL / tma_info_thread_clks\",\n        \"MetricGroup\": \"MemoryBW;TopdownL4;tma_L4_group;tma_issueBW;tma_issueSL;tma_issueSmSt;tma_l1_bound_group\",\n        \"MetricName\": \"tma_fb_full\",\n        \"MetricThreshold\": \"tma_fb_full > 0.3\",\n        \"PublicDescription\": \"This metric does a *rough estimation* of how often L1D Fill Buffer unavailability limited additional L1D miss memory access requests to proceed. The higher the metric value; the deeper the memory hierarchy level the misses are satisfied from (metric values >1 are valid). Often it hints on approaching bandwidth limits (to L2 cache; L3 cache or external memory). Related metrics: tma_info_bottleneck_memory_bandwidth, tma_info_system_dram_bw_use, tma_mem_bandwidth, tma_sq_full, tma_store_latency, tma_streaming_stores\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues\",\n        \"MetricExpr\": \"max(0, tma_frontend_bound - tma_fetch_latency)\",\n        \"MetricGroup\": \"FetchBW;Frontend;TmaL2;TopdownL2;tma_L2_group;tma_frontend_bound_group;tma_issueFB\",\n        \"MetricName\": \"tma_fetch_bandwidth\",\n        \"MetricThreshold\": \"tma_fetch_bandwidth > 0.1 & tma_frontend_bound > 0.15 & tma_info_thread_ipc / 6 > 0.35\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"PublicDescription\": \"This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues.  For example; inefficiencies at the instruction decoders; or restrictions for caching in the DSB (decoded uops cache) are categorized under Fetch Bandwidth. In such cases; the Frontend typically delivers suboptimal amount of uops to the Backend. Sample with: FRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_1_PS;FRONTEND_RETIRED.LATENCY_GE_1_PS;FRONTEND_RETIRED.LATENCY_GE_2_PS. Related metrics: tma_dsb_switches, tma_info_botlnk_l2_dsb_misses, tma_info_frontend_dsb_coverage, tma_info_inst_mix_iptb, tma_lcp\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of slots the CPU was stalled due to Frontend latency issues\",\n        \"MetricExpr\": \"cpu_core@topdown\\\\-fetch\\\\-lat@ / (cpu_core@topdown\\\\-fe\\\\-bound@ + cpu_core@topdown\\\\-bad\\\\-spec@ + cpu_core@topdown\\\\-retiring@ + cpu_core@topdown\\\\-be\\\\-bound@) - cpu_core@INT_MISC.UOP_DROPPING@ / tma_info_thread_slots\",\n        \"MetricGroup\": \"Frontend;TmaL2;TopdownL2;tma_L2_group;tma_frontend_bound_group\",\n        \"MetricName\": \"tma_fetch_latency\",\n        \"MetricThreshold\": \"tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"PublicDescription\": \"This metric represents fraction of slots the CPU was stalled due to Frontend latency issues.  For example; instruction-cache misses; iTLB misses or fetch stalls after a branch misprediction are categorized under Frontend Latency. In such cases; the Frontend eventually delivers no uops for some period. Sample with: FRONTEND_RETIRED.LATENCY_GE_16_PS;FRONTEND_RETIRED.LATENCY_GE_8_PS\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of slots where the CPU was retiring instructions that that are decoder into two or up to ([SNB+] four; [ADL+] five) uops\",\n        \"MetricExpr\": \"max(0, tma_heavy_operations - tma_microcode_sequencer)\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_heavy_operations_group;tma_issueD0\",\n        \"MetricName\": \"tma_few_uops_instructions\",\n        \"MetricThreshold\": \"tma_few_uops_instructions > 0.05 & tma_heavy_operations > 0.1\",\n        \"PublicDescription\": \"This metric represents fraction of slots where the CPU was retiring instructions that that are decoder into two or up to ([SNB+] four; [ADL+] five) uops. This highly-correlates with the number of uops in such instructions. Related metrics: tma_decoder0_alone\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents overall arithmetic floating-point (FP) operations fraction the CPU has executed (retired)\",\n        \"MetricExpr\": \"tma_x87_use + tma_fp_scalar + tma_fp_vector\",\n        \"MetricGroup\": \"HPC;TopdownL3;tma_L3_group;tma_light_operations_group\",\n        \"MetricName\": \"tma_fp_arith\",\n        \"MetricThreshold\": \"tma_fp_arith > 0.2 & tma_light_operations > 0.6\",\n        \"PublicDescription\": \"This metric represents overall arithmetic floating-point (FP) operations fraction the CPU has executed (retired). Note this metric's value may exceed its parent due to use of \\\"Uops\\\" CountDomain and FMA double-counting.\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric roughly estimates fraction of slots the CPU retired uops as a result of handing Floating Point (FP) Assists\",\n        \"MetricExpr\": \"30 * cpu_core@ASSISTS.FP@ / tma_info_thread_slots\",\n        \"MetricGroup\": \"HPC;TopdownL5;tma_L5_group;tma_assists_group\",\n        \"MetricName\": \"tma_fp_assists\",\n        \"MetricThreshold\": \"tma_fp_assists > 0.1\",\n        \"PublicDescription\": \"This metric roughly estimates fraction of slots the CPU retired uops as a result of handing Floating Point (FP) Assists. FP Assist may apply when working with very small floating point values (so-called Denormals).\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric approximates arithmetic floating-point (FP) scalar uops fraction the CPU has retired\",\n        \"MetricExpr\": \"cpu_core@FP_ARITH_INST_RETIRED.SCALAR_SINGLE\\\\,umask\\\\=0x03@ / (tma_retiring * tma_info_thread_slots)\",\n        \"MetricGroup\": \"Compute;Flops;TopdownL4;tma_L4_group;tma_fp_arith_group;tma_issue2P\",\n        \"MetricName\": \"tma_fp_scalar\",\n        \"MetricThreshold\": \"tma_fp_scalar > 0.1 & (tma_fp_arith > 0.2 & tma_light_operations > 0.6)\",\n        \"PublicDescription\": \"This metric approximates arithmetic floating-point (FP) scalar uops fraction the CPU has retired. May overcount due to FMA double counting. Related metrics: tma_fp_vector, tma_fp_vector_128b, tma_fp_vector_256b, tma_fp_vector_512b, tma_int_vector_128b, tma_int_vector_256b, tma_port_0, tma_port_1, tma_port_5, tma_port_6, tma_ports_utilized_2\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric approximates arithmetic floating-point (FP) vector uops fraction the CPU has retired aggregated across all vector widths\",\n        \"MetricExpr\": \"cpu_core@FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE\\\\,umask\\\\=0x3c@ / (tma_retiring * tma_info_thread_slots)\",\n        \"MetricGroup\": \"Compute;Flops;TopdownL4;tma_L4_group;tma_fp_arith_group;tma_issue2P\",\n        \"MetricName\": \"tma_fp_vector\",\n        \"MetricThreshold\": \"tma_fp_vector > 0.1 & (tma_fp_arith > 0.2 & tma_light_operations > 0.6)\",\n        \"PublicDescription\": \"This metric approximates arithmetic floating-point (FP) vector uops fraction the CPU has retired aggregated across all vector widths. May overcount due to FMA double counting. Related metrics: tma_fp_scalar, tma_fp_vector_128b, tma_fp_vector_256b, tma_fp_vector_512b, tma_int_vector_128b, tma_int_vector_256b, tma_port_0, tma_port_1, tma_port_5, tma_port_6, tma_ports_utilized_2\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric approximates arithmetic FP vector uops fraction the CPU has retired for 128-bit wide vectors\",\n        \"MetricExpr\": \"(cpu_core@FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE@ + cpu_core@FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE@) / (tma_retiring * tma_info_thread_slots)\",\n        \"MetricGroup\": \"Compute;Flops;TopdownL5;tma_L5_group;tma_fp_vector_group;tma_issue2P\",\n        \"MetricName\": \"tma_fp_vector_128b\",\n        \"MetricThreshold\": \"tma_fp_vector_128b > 0.1 & (tma_fp_vector > 0.1 & (tma_fp_arith > 0.2 & tma_light_operations > 0.6))\",\n        \"PublicDescription\": \"This metric approximates arithmetic FP vector uops fraction the CPU has retired for 128-bit wide vectors. May overcount due to FMA double counting. Related metrics: tma_fp_scalar, tma_fp_vector, tma_fp_vector_256b, tma_fp_vector_512b, tma_int_vector_128b, tma_int_vector_256b, tma_port_0, tma_port_1, tma_port_5, tma_port_6, tma_ports_utilized_2\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric approximates arithmetic FP vector uops fraction the CPU has retired for 256-bit wide vectors\",\n        \"MetricExpr\": \"(cpu_core@FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE@ + cpu_core@FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE@) / (tma_retiring * tma_info_thread_slots)\",\n        \"MetricGroup\": \"Compute;Flops;TopdownL5;tma_L5_group;tma_fp_vector_group;tma_issue2P\",\n        \"MetricName\": \"tma_fp_vector_256b\",\n        \"MetricThreshold\": \"tma_fp_vector_256b > 0.1 & (tma_fp_vector > 0.1 & (tma_fp_arith > 0.2 & tma_light_operations > 0.6))\",\n        \"PublicDescription\": \"This metric approximates arithmetic FP vector uops fraction the CPU has retired for 256-bit wide vectors. May overcount due to FMA double counting. Related metrics: tma_fp_scalar, tma_fp_vector, tma_fp_vector_128b, tma_fp_vector_512b, tma_int_vector_128b, tma_int_vector_256b, tma_port_0, tma_port_1, tma_port_5, tma_port_6, tma_ports_utilized_2\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This category represents fraction of slots where the processor's Frontend undersupplies its Backend\",\n        \"DefaultMetricgroupName\": \"TopdownL1\",\n        \"MetricExpr\": \"cpu_core@topdown\\\\-fe\\\\-bound@ / (cpu_core@topdown\\\\-fe\\\\-bound@ + cpu_core@topdown\\\\-bad\\\\-spec@ + cpu_core@topdown\\\\-retiring@ + cpu_core@topdown\\\\-be\\\\-bound@) - cpu_core@INT_MISC.UOP_DROPPING@ / tma_info_thread_slots\",\n        \"MetricGroup\": \"Default;PGO;TmaL1;TopdownL1;tma_L1_group\",\n        \"MetricName\": \"tma_frontend_bound\",\n        \"MetricThreshold\": \"tma_frontend_bound > 0.15\",\n        \"MetricgroupNoGroup\": \"TopdownL1;Default\",\n        \"PublicDescription\": \"This category represents fraction of slots where the processor's Frontend undersupplies its Backend. Frontend denotes the first part of the processor core responsible to fetch operations that are executed later on by the Backend part. Within the Frontend; a branch predictor predicts the next address to fetch; cache-lines are fetched from the memory subsystem; parsed into instructions; and lastly decoded into micro-operations (uops). Ideally the Frontend can issue Pipeline_Width uops every cycle to the Backend. Frontend Bound denotes unutilized issue-slots when there is no Backend stall; i.e. bubbles where Frontend delivered no uops while Backend could have accepted them. For example; stalls due to instruction-cache misses would be categorized under Frontend Bound. Sample with: FRONTEND_RETIRED.LATENCY_GE_4_PS\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of slots where the CPU was retiring fused instructions -- where one uop can represent multiple contiguous instructions\",\n        \"MetricExpr\": \"tma_light_operations * cpu_core@INST_RETIRED.MACRO_FUSED@ / (tma_retiring * tma_info_thread_slots)\",\n        \"MetricGroup\": \"Pipeline;TopdownL3;tma_L3_group;tma_light_operations_group\",\n        \"MetricName\": \"tma_fused_instructions\",\n        \"MetricThreshold\": \"tma_fused_instructions > 0.1 & tma_light_operations > 0.6\",\n        \"PublicDescription\": \"This metric represents fraction of slots where the CPU was retiring fused instructions -- where one uop can represent multiple contiguous instructions. The instruction pairs of CMP+JCC or DEC+JCC are commonly used examples.\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of slots where the CPU was retiring heavy-weight operations -- instructions that require two or more uops or micro-coded sequences\",\n        \"MetricExpr\": \"cpu_core@topdown\\\\-heavy\\\\-ops@ / (cpu_core@topdown\\\\-fe\\\\-bound@ + cpu_core@topdown\\\\-bad\\\\-spec@ + cpu_core@topdown\\\\-retiring@ + cpu_core@topdown\\\\-be\\\\-bound@) + 0 * tma_info_thread_slots\",\n        \"MetricGroup\": \"Retire;TmaL2;TopdownL2;tma_L2_group;tma_retiring_group\",\n        \"MetricName\": \"tma_heavy_operations\",\n        \"MetricThreshold\": \"tma_heavy_operations > 0.1\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"PublicDescription\": \"This metric represents fraction of slots where the CPU was retiring heavy-weight operations -- instructions that require two or more uops or micro-coded sequences. This highly-correlates with the uop length of these instructions/sequences. Sample with: UOPS_RETIRED.HEAVY\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles the CPU was stalled due to instruction cache misses\",\n        \"MetricExpr\": \"ICACHE_DATA.STALLS / tma_info_thread_clks\",\n        \"MetricGroup\": \"BigFoot;FetchLat;IcMiss;TopdownL3;tma_L3_group;tma_fetch_latency_group\",\n        \"MetricName\": \"tma_icache_misses\",\n        \"MetricThreshold\": \"tma_icache_misses > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15)\",\n        \"PublicDescription\": \"This metric represents fraction of cycles the CPU was stalled due to instruction cache misses. Sample with: FRONTEND_RETIRED.L2_MISS_PS;FRONTEND_RETIRED.L1I_MISS_PS\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Branch Misprediction Cost: Fraction of TMA slots wasted per non-speculative branch misprediction (retired JEClear)\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"(tma_branch_mispredicts + tma_fetch_latency * tma_mispredicts_resteers / (tma_branch_resteers + tma_dsb_switches + tma_icache_misses + tma_itlb_misses + tma_lcp + tma_ms_switches)) * tma_info_thread_slots / BR_MISP_RETIRED.ALL_BRANCHES\",\n        \"MetricGroup\": \"Bad;BrMispredicts;tma_issueBM\",\n        \"MetricName\": \"tma_info_bad_spec_branch_misprediction_cost\",\n        \"PublicDescription\": \"Branch Misprediction Cost: Fraction of TMA slots wasted per non-speculative branch misprediction (retired JEClear). Related metrics: tma_branch_mispredicts, tma_info_bottleneck_mispredictions, tma_mispredicts_resteers\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per retired mispredicts for conditional non-taken branches (lower number means higher occurrence rate).\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / BR_MISP_RETIRED.COND_NTAKEN\",\n        \"MetricGroup\": \"Bad;BrMispredicts\",\n        \"MetricName\": \"tma_info_bad_spec_ipmisp_cond_ntaken\",\n        \"MetricThreshold\": \"tma_info_bad_spec_ipmisp_cond_ntaken < 200\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per retired mispredicts for conditional taken branches (lower number means higher occurrence rate).\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / BR_MISP_RETIRED.COND_TAKEN\",\n        \"MetricGroup\": \"Bad;BrMispredicts\",\n        \"MetricName\": \"tma_info_bad_spec_ipmisp_cond_taken\",\n        \"MetricThreshold\": \"tma_info_bad_spec_ipmisp_cond_taken < 200\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per retired mispredicts for indirect CALL or JMP branches (lower number means higher occurrence rate).\",\n        \"MetricExpr\": \"cpu_core@BR_MISP_RETIRED.INDIRECT_CALL\\\\,umask\\\\=0x80@ / BR_MISP_RETIRED.INDIRECT\",\n        \"MetricGroup\": \"Bad;BrMispredicts\",\n        \"MetricName\": \"tma_info_bad_spec_ipmisp_indirect\",\n        \"MetricThreshold\": \"tma_info_bad_spec_ipmisp_indirect < 1e3\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per retired mispredicts for return branches (lower number means higher occurrence rate).\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / BR_MISP_RETIRED.RET\",\n        \"MetricGroup\": \"Bad;BrMispredicts\",\n        \"MetricName\": \"tma_info_bad_spec_ipmisp_ret\",\n        \"MetricThreshold\": \"tma_info_bad_spec_ipmisp_ret < 500\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Number of Instructions per non-speculative Branch Misprediction (JEClear) (lower number means higher occurrence rate)\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / BR_MISP_RETIRED.ALL_BRANCHES\",\n        \"MetricGroup\": \"Bad;BadSpec;BrMispredicts\",\n        \"MetricName\": \"tma_info_bad_spec_ipmispredict\",\n        \"MetricThreshold\": \"tma_info_bad_spec_ipmispredict < 200\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Probability of Core Bound bottleneck hidden by SMT-profiling artifacts\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"(100 * (1 - tma_core_bound / tma_ports_utilization if tma_core_bound < tma_ports_utilization else 1) if tma_info_system_smt_2t_utilization > 0.5 else 0)\",\n        \"MetricGroup\": \"Cor;SMT\",\n        \"MetricName\": \"tma_info_botlnk_l0_core_bound_likely\",\n        \"MetricThreshold\": \"tma_info_botlnk_l0_core_bound_likely > 0.5\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Total pipeline cost of DSB (uop cache) misses - subset of the Instruction_Fetch_BW Bottleneck\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"100 * (tma_fetch_latency * tma_dsb_switches / (tma_branch_resteers + tma_dsb_switches + tma_icache_misses + tma_itlb_misses + tma_lcp + tma_ms_switches) + tma_fetch_bandwidth * tma_mite / (tma_dsb + tma_lsd + tma_mite))\",\n        \"MetricGroup\": \"DSBmiss;Fed;tma_issueFB\",\n        \"MetricName\": \"tma_info_botlnk_l2_dsb_misses\",\n        \"MetricThreshold\": \"tma_info_botlnk_l2_dsb_misses > 10\",\n        \"PublicDescription\": \"Total pipeline cost of DSB (uop cache) misses - subset of the Instruction_Fetch_BW Bottleneck. Related metrics: tma_dsb_switches, tma_fetch_bandwidth, tma_info_frontend_dsb_coverage, tma_info_inst_mix_iptb, tma_lcp\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Total pipeline cost of Instruction Cache misses - subset of the Big_Code Bottleneck\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"100 * (tma_fetch_latency * tma_icache_misses / (tma_branch_resteers + tma_dsb_switches + tma_icache_misses + tma_itlb_misses + tma_lcp + tma_ms_switches))\",\n        \"MetricGroup\": \"Fed;FetchLat;IcMiss;tma_issueFL\",\n        \"MetricName\": \"tma_info_botlnk_l2_ic_misses\",\n        \"MetricThreshold\": \"tma_info_botlnk_l2_ic_misses > 5\",\n        \"PublicDescription\": \"Total pipeline cost of Instruction Cache misses - subset of the Big_Code Bottleneck. Related metrics: \",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Total pipeline cost of instruction fetch related bottlenecks by large code footprint programs (i-side cache; TLB and BTB misses)\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"100 * tma_fetch_latency * (tma_itlb_misses + tma_icache_misses + tma_unknown_branches) / (tma_branch_resteers + tma_dsb_switches + tma_icache_misses + tma_itlb_misses + tma_lcp + tma_ms_switches)\",\n        \"MetricGroup\": \"BigFoot;Fed;Frontend;IcMiss;MemoryTLB;tma_issueBC\",\n        \"MetricName\": \"tma_info_bottleneck_big_code\",\n        \"MetricThreshold\": \"tma_info_bottleneck_big_code > 20\",\n        \"PublicDescription\": \"Total pipeline cost of instruction fetch related bottlenecks by large code footprint programs (i-side cache; TLB and BTB misses). Related metrics: tma_info_bottleneck_branching_overhead\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Total pipeline cost of branch related instructions (used for program control-flow including function calls)\",\n        \"MetricExpr\": \"100 * ((cpu_core@BR_INST_RETIRED.COND@ + 3 * cpu_core@BR_INST_RETIRED.NEAR_CALL@ + (cpu_core@BR_INST_RETIRED.NEAR_TAKEN@ - cpu_core@BR_INST_RETIRED.COND_TAKEN@ - 2 * cpu_core@BR_INST_RETIRED.NEAR_CALL@)) / tma_info_thread_slots)\",\n        \"MetricGroup\": \"Ret;tma_issueBC\",\n        \"MetricName\": \"tma_info_bottleneck_branching_overhead\",\n        \"MetricThreshold\": \"tma_info_bottleneck_branching_overhead > 10\",\n        \"PublicDescription\": \"Total pipeline cost of branch related instructions (used for program control-flow including function calls). Related metrics: tma_info_bottleneck_big_code\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Total pipeline cost of instruction fetch bandwidth related bottlenecks\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"100 * (tma_frontend_bound - tma_fetch_latency * tma_mispredicts_resteers / (tma_branch_resteers + tma_dsb_switches + tma_icache_misses + tma_itlb_misses + tma_lcp + tma_ms_switches)) - tma_info_bottleneck_big_code\",\n        \"MetricGroup\": \"Fed;FetchBW;Frontend\",\n        \"MetricName\": \"tma_info_bottleneck_instruction_fetch_bw\",\n        \"MetricThreshold\": \"tma_info_bottleneck_instruction_fetch_bw > 20\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Total pipeline cost of (external) Memory Bandwidth related bottlenecks\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"100 * tma_memory_bound * (tma_dram_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound) * (tma_mem_bandwidth / (tma_mem_bandwidth + tma_mem_latency)) + tma_l3_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound) * (tma_sq_full / (tma_contested_accesses + tma_data_sharing + tma_l3_hit_latency + tma_sq_full))) + tma_l1_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound) * (tma_fb_full / (tma_dtlb_load + tma_fb_full + tma_lock_latency + tma_split_loads + tma_store_fwd_blk))\",\n        \"MetricGroup\": \"Mem;MemoryBW;Offcore;tma_issueBW\",\n        \"MetricName\": \"tma_info_bottleneck_memory_bandwidth\",\n        \"MetricThreshold\": \"tma_info_bottleneck_memory_bandwidth > 20\",\n        \"PublicDescription\": \"Total pipeline cost of (external) Memory Bandwidth related bottlenecks. Related metrics: tma_fb_full, tma_info_system_dram_bw_use, tma_mem_bandwidth, tma_sq_full\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Total pipeline cost of Memory Address Translation related bottlenecks (data-side TLBs)\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"100 * tma_memory_bound * (tma_l1_bound / max(tma_memory_bound, tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound) * (tma_dtlb_load / max(tma_l1_bound, tma_dtlb_load + tma_fb_full + tma_lock_latency + tma_split_loads + tma_store_fwd_blk)) + tma_store_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound) * (tma_dtlb_store / (tma_dtlb_store + tma_false_sharing + tma_split_stores + tma_store_latency + tma_streaming_stores)))\",\n        \"MetricGroup\": \"Mem;MemoryTLB;Offcore;tma_issueTLB\",\n        \"MetricName\": \"tma_info_bottleneck_memory_data_tlbs\",\n        \"MetricThreshold\": \"tma_info_bottleneck_memory_data_tlbs > 20\",\n        \"PublicDescription\": \"Total pipeline cost of Memory Address Translation related bottlenecks (data-side TLBs). Related metrics: tma_dtlb_load, tma_dtlb_store\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Total pipeline cost of Memory Latency related bottlenecks (external memory and off-core caches)\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"100 * tma_memory_bound * (tma_dram_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound) * (tma_mem_latency / (tma_mem_bandwidth + tma_mem_latency)) + tma_l3_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound) * (tma_l3_hit_latency / (tma_contested_accesses + tma_data_sharing + tma_l3_hit_latency + tma_sq_full)) + tma_l2_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound))\",\n        \"MetricGroup\": \"Mem;MemoryLat;Offcore;tma_issueLat\",\n        \"MetricName\": \"tma_info_bottleneck_memory_latency\",\n        \"MetricThreshold\": \"tma_info_bottleneck_memory_latency > 20\",\n        \"PublicDescription\": \"Total pipeline cost of Memory Latency related bottlenecks (external memory and off-core caches). Related metrics: tma_l3_hit_latency, tma_mem_latency\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Total pipeline cost of Branch Misprediction related bottlenecks\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"100 * (tma_branch_mispredicts + tma_fetch_latency * tma_mispredicts_resteers / (tma_branch_resteers + tma_dsb_switches + tma_icache_misses + tma_itlb_misses + tma_lcp + tma_ms_switches))\",\n        \"MetricGroup\": \"Bad;BadSpec;BrMispredicts;tma_issueBM\",\n        \"MetricName\": \"tma_info_bottleneck_mispredictions\",\n        \"MetricThreshold\": \"tma_info_bottleneck_mispredictions > 20\",\n        \"PublicDescription\": \"Total pipeline cost of Branch Misprediction related bottlenecks. Related metrics: tma_branch_mispredicts, tma_info_bad_spec_branch_misprediction_cost, tma_mispredicts_resteers\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of branches that are CALL or RET\",\n        \"MetricExpr\": \"(cpu_core@BR_INST_RETIRED.NEAR_CALL@ + cpu_core@BR_INST_RETIRED.NEAR_RETURN@) / BR_INST_RETIRED.ALL_BRANCHES\",\n        \"MetricGroup\": \"Bad;Branches\",\n        \"MetricName\": \"tma_info_branches_callret\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of branches that are non-taken conditionals\",\n        \"MetricExpr\": \"BR_INST_RETIRED.COND_NTAKEN / BR_INST_RETIRED.ALL_BRANCHES\",\n        \"MetricGroup\": \"Bad;Branches;CodeGen;PGO\",\n        \"MetricName\": \"tma_info_branches_cond_nt\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of branches that are taken conditionals\",\n        \"MetricExpr\": \"BR_INST_RETIRED.COND_TAKEN / BR_INST_RETIRED.ALL_BRANCHES\",\n        \"MetricGroup\": \"Bad;Branches;CodeGen;PGO\",\n        \"MetricName\": \"tma_info_branches_cond_tk\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of branches that are unconditional (direct or indirect) jumps\",\n        \"MetricExpr\": \"(cpu_core@BR_INST_RETIRED.NEAR_TAKEN@ - cpu_core@BR_INST_RETIRED.COND_TAKEN@ - 2 * cpu_core@BR_INST_RETIRED.NEAR_CALL@) / BR_INST_RETIRED.ALL_BRANCHES\",\n        \"MetricGroup\": \"Bad;Branches\",\n        \"MetricName\": \"tma_info_branches_jump\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of branches of other types (not individually covered by other metrics in Info.Branches group)\",\n        \"MetricExpr\": \"1 - (tma_info_branches_cond_nt + tma_info_branches_cond_tk + tma_info_branches_callret + tma_info_branches_jump)\",\n        \"MetricGroup\": \"Bad;Branches\",\n        \"MetricName\": \"tma_info_branches_other_branches\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Core actual clocks when any Logical Processor is active on the Physical Core\",\n        \"MetricExpr\": \"cpu_core@CPU_CLK_UNHALTED.DISTRIBUTED@\",\n        \"MetricGroup\": \"SMT\",\n        \"MetricName\": \"tma_info_core_core_clks\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Instructions Per Cycle across hyper-threads (per physical core)\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / tma_info_core_core_clks\",\n        \"MetricGroup\": \"Ret;SMT;TmaL1;tma_L1_group\",\n        \"MetricName\": \"tma_info_core_coreipc\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Floating Point Operations Per Cycle\",\n        \"MetricExpr\": \"(cpu_core@FP_ARITH_INST_RETIRED.SCALAR_SINGLE@ + cpu_core@FP_ARITH_INST_RETIRED.SCALAR_DOUBLE@ + 2 * cpu_core@FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE@ + 4 * (cpu_core@FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE@ + cpu_core@FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE@) + 8 * cpu_core@FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE@) / tma_info_core_core_clks\",\n        \"MetricGroup\": \"Flops;Ret\",\n        \"MetricName\": \"tma_info_core_flopc\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Actual per-core usage of the Floating Point non-X87 execution units (regardless of precision or vector-width)\",\n        \"MetricExpr\": \"(cpu_core@FP_ARITH_DISPATCHED.PORT_0@ + cpu_core@FP_ARITH_DISPATCHED.PORT_1@ + cpu_core@FP_ARITH_DISPATCHED.PORT_5@) / (2 * tma_info_core_core_clks)\",\n        \"MetricGroup\": \"Cor;Flops;HPC\",\n        \"MetricName\": \"tma_info_core_fp_arith_utilization\",\n        \"PublicDescription\": \"Actual per-core usage of the Floating Point non-X87 execution units (regardless of precision or vector-width). Values > 1 are possible due to ([BDW+] Fused-Multiply Add (FMA) counting - common; [ADL+] use all of ADD/MUL/FMA in Scalar or 128/256-bit vectors - less common).\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Instruction-Level-Parallelism (average number of uops executed when there is execution) per-core\",\n        \"MetricExpr\": \"UOPS_EXECUTED.THREAD / (cpu_core@UOPS_EXECUTED.CORE_CYCLES_GE_1@ / 2 if #SMT_on else cpu_core@UOPS_EXECUTED.CORE_CYCLES_GE_1@)\",\n        \"MetricGroup\": \"Backend;Cor;Pipeline;PortsUtil\",\n        \"MetricName\": \"tma_info_core_ilp\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of Uops delivered by the DSB (aka Decoded ICache; or Uop Cache)\",\n        \"MetricExpr\": \"IDQ.DSB_UOPS / cpu_core@UOPS_ISSUED.ANY@\",\n        \"MetricGroup\": \"DSB;Fed;FetchBW;tma_issueFB\",\n        \"MetricName\": \"tma_info_frontend_dsb_coverage\",\n        \"MetricThreshold\": \"tma_info_frontend_dsb_coverage < 0.7 & tma_info_thread_ipc / 6 > 0.35\",\n        \"PublicDescription\": \"Fraction of Uops delivered by the DSB (aka Decoded ICache; or Uop Cache). Related metrics: tma_dsb_switches, tma_fetch_bandwidth, tma_info_botlnk_l2_dsb_misses, tma_info_inst_mix_iptb, tma_lcp\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Average number of cycles of a switch from the DSB fetch-unit to MITE fetch unit - see DSB_Switches tree node for details.\",\n        \"MetricExpr\": \"DSB2MITE_SWITCHES.PENALTY_CYCLES / cpu_core@DSB2MITE_SWITCHES.PENALTY_CYCLES\\\\,cmask\\\\=1\\\\,edge@\",\n        \"MetricGroup\": \"DSBmiss\",\n        \"MetricName\": \"tma_info_frontend_dsb_switch_cost\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Average number of Uops issued by front-end when it issued something\",\n        \"MetricExpr\": \"UOPS_ISSUED.ANY / cpu_core@UOPS_ISSUED.ANY\\\\,cmask\\\\=1@\",\n        \"MetricGroup\": \"Fed;FetchBW\",\n        \"MetricName\": \"tma_info_frontend_fetch_upc\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Average Latency for L1 instruction cache misses\",\n        \"MetricExpr\": \"ICACHE_DATA.STALLS / cpu_core@ICACHE_DATA.STALLS\\\\,cmask\\\\=1\\\\,edge@\",\n        \"MetricGroup\": \"Fed;FetchLat;IcMiss\",\n        \"MetricName\": \"tma_info_frontend_icache_miss_latency\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per non-speculative DSB miss (lower number means higher occurrence rate)\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / FRONTEND_RETIRED.ANY_DSB_MISS\",\n        \"MetricGroup\": \"DSBmiss;Fed\",\n        \"MetricName\": \"tma_info_frontend_ipdsb_miss_ret\",\n        \"MetricThreshold\": \"tma_info_frontend_ipdsb_miss_ret < 50\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per speculative Unknown Branch Misprediction (BAClear) (lower number means higher occurrence rate)\",\n        \"MetricExpr\": \"tma_info_inst_mix_instructions / BACLEARS.ANY\",\n        \"MetricGroup\": \"Fed\",\n        \"MetricName\": \"tma_info_frontend_ipunknown_branch\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache true code cacheline misses per kilo instruction\",\n        \"MetricExpr\": \"1e3 * cpu_core@FRONTEND_RETIRED.L2_MISS@ / INST_RETIRED.ANY\",\n        \"MetricGroup\": \"IcMiss\",\n        \"MetricName\": \"tma_info_frontend_l2mpki_code\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache speculative code cacheline misses per kilo instruction\",\n        \"MetricExpr\": \"1e3 * cpu_core@L2_RQSTS.CODE_RD_MISS@ / INST_RETIRED.ANY\",\n        \"MetricGroup\": \"IcMiss\",\n        \"MetricName\": \"tma_info_frontend_l2mpki_code_all\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of Uops delivered by the LSD (Loop Stream Detector; aka Loop Cache)\",\n        \"MetricExpr\": \"LSD.UOPS / cpu_core@UOPS_ISSUED.ANY@\",\n        \"MetricGroup\": \"Fed;LSD\",\n        \"MetricName\": \"tma_info_frontend_lsd_coverage\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Branch instructions per taken branch.\",\n        \"MetricExpr\": \"BR_INST_RETIRED.ALL_BRANCHES / BR_INST_RETIRED.NEAR_TAKEN\",\n        \"MetricGroup\": \"Branches;Fed;PGO\",\n        \"MetricName\": \"tma_info_inst_mix_bptkbranch\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Total number of retired Instructions\",\n        \"MetricExpr\": \"cpu_core@INST_RETIRED.ANY@\",\n        \"MetricGroup\": \"Summary;TmaL1;tma_L1_group\",\n        \"MetricName\": \"tma_info_inst_mix_instructions\",\n        \"PublicDescription\": \"Total number of retired Instructions. Sample with: INST_RETIRED.PREC_DIST\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per FP Arithmetic instruction (lower number means higher occurrence rate)\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / (cpu_core@FP_ARITH_INST_RETIRED.SCALAR_SINGLE\\\\,umask\\\\=0x03@ + cpu_core@FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE\\\\,umask\\\\=0x3c@)\",\n        \"MetricGroup\": \"Flops;InsType\",\n        \"MetricName\": \"tma_info_inst_mix_iparith\",\n        \"MetricThreshold\": \"tma_info_inst_mix_iparith < 10\",\n        \"PublicDescription\": \"Instructions per FP Arithmetic instruction (lower number means higher occurrence rate). May undercount due to FMA double counting. Approximated prior to BDW.\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per FP Arithmetic AVX/SSE 128-bit instruction (lower number means higher occurrence rate)\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / (cpu_core@FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE@ + cpu_core@FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE@)\",\n        \"MetricGroup\": \"Flops;FpVector;InsType\",\n        \"MetricName\": \"tma_info_inst_mix_iparith_avx128\",\n        \"MetricThreshold\": \"tma_info_inst_mix_iparith_avx128 < 10\",\n        \"PublicDescription\": \"Instructions per FP Arithmetic AVX/SSE 128-bit instruction (lower number means higher occurrence rate). May undercount due to FMA double counting.\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per FP Arithmetic AVX* 256-bit instruction (lower number means higher occurrence rate)\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / (cpu_core@FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE@ + cpu_core@FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE@)\",\n        \"MetricGroup\": \"Flops;FpVector;InsType\",\n        \"MetricName\": \"tma_info_inst_mix_iparith_avx256\",\n        \"MetricThreshold\": \"tma_info_inst_mix_iparith_avx256 < 10\",\n        \"PublicDescription\": \"Instructions per FP Arithmetic AVX* 256-bit instruction (lower number means higher occurrence rate). May undercount due to FMA double counting.\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per FP Arithmetic Scalar Double-Precision instruction (lower number means higher occurrence rate)\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / FP_ARITH_INST_RETIRED.SCALAR_DOUBLE\",\n        \"MetricGroup\": \"Flops;FpScalar;InsType\",\n        \"MetricName\": \"tma_info_inst_mix_iparith_scalar_dp\",\n        \"MetricThreshold\": \"tma_info_inst_mix_iparith_scalar_dp < 10\",\n        \"PublicDescription\": \"Instructions per FP Arithmetic Scalar Double-Precision instruction (lower number means higher occurrence rate). May undercount due to FMA double counting.\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per FP Arithmetic Scalar Single-Precision instruction (lower number means higher occurrence rate)\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / FP_ARITH_INST_RETIRED.SCALAR_SINGLE\",\n        \"MetricGroup\": \"Flops;FpScalar;InsType\",\n        \"MetricName\": \"tma_info_inst_mix_iparith_scalar_sp\",\n        \"MetricThreshold\": \"tma_info_inst_mix_iparith_scalar_sp < 10\",\n        \"PublicDescription\": \"Instructions per FP Arithmetic Scalar Single-Precision instruction (lower number means higher occurrence rate). May undercount due to FMA double counting.\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per Branch (lower number means higher occurrence rate)\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / BR_INST_RETIRED.ALL_BRANCHES\",\n        \"MetricGroup\": \"Branches;Fed;InsType\",\n        \"MetricName\": \"tma_info_inst_mix_ipbranch\",\n        \"MetricThreshold\": \"tma_info_inst_mix_ipbranch < 8\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per (near) call (lower number means higher occurrence rate)\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / BR_INST_RETIRED.NEAR_CALL\",\n        \"MetricGroup\": \"Branches;Fed;PGO\",\n        \"MetricName\": \"tma_info_inst_mix_ipcall\",\n        \"MetricThreshold\": \"tma_info_inst_mix_ipcall < 200\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per Floating Point (FP) Operation (lower number means higher occurrence rate)\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / (cpu_core@FP_ARITH_INST_RETIRED.SCALAR_SINGLE@ + cpu_core@FP_ARITH_INST_RETIRED.SCALAR_DOUBLE@ + 2 * cpu_core@FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE@ + 4 * (cpu_core@FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE@ + cpu_core@FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE@) + 8 * cpu_core@FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE@)\",\n        \"MetricGroup\": \"Flops;InsType\",\n        \"MetricName\": \"tma_info_inst_mix_ipflop\",\n        \"MetricThreshold\": \"tma_info_inst_mix_ipflop < 10\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per Load (lower number means higher occurrence rate)\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / MEM_INST_RETIRED.ALL_LOADS\",\n        \"MetricGroup\": \"InsType\",\n        \"MetricName\": \"tma_info_inst_mix_ipload\",\n        \"MetricThreshold\": \"tma_info_inst_mix_ipload < 3\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per Store (lower number means higher occurrence rate)\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / MEM_INST_RETIRED.ALL_STORES\",\n        \"MetricGroup\": \"InsType\",\n        \"MetricName\": \"tma_info_inst_mix_ipstore\",\n        \"MetricThreshold\": \"tma_info_inst_mix_ipstore < 8\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per Software prefetch instruction (of any type: NTA/T0/T1/T2/Prefetch) (lower number means higher occurrence rate)\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / cpu_core@SW_PREFETCH_ACCESS.T0\\\\,umask\\\\=0xF@\",\n        \"MetricGroup\": \"Prefetches\",\n        \"MetricName\": \"tma_info_inst_mix_ipswpf\",\n        \"MetricThreshold\": \"tma_info_inst_mix_ipswpf < 100\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Instruction per taken branch\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / BR_INST_RETIRED.NEAR_TAKEN\",\n        \"MetricGroup\": \"Branches;Fed;FetchBW;Frontend;PGO;tma_issueFB\",\n        \"MetricName\": \"tma_info_inst_mix_iptb\",\n        \"MetricThreshold\": \"tma_info_inst_mix_iptb < 13\",\n        \"PublicDescription\": \"Instruction per taken branch. Related metrics: tma_dsb_switches, tma_fetch_bandwidth, tma_info_botlnk_l2_dsb_misses, tma_info_frontend_dsb_coverage, tma_lcp\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Average per-core data fill bandwidth to the L1 data cache [GB / sec]\",\n        \"MetricExpr\": \"64 * cpu_core@L1D.REPLACEMENT@ / 1e9 / duration_time\",\n        \"MetricGroup\": \"Mem;MemoryBW\",\n        \"MetricName\": \"tma_info_memory_core_l1d_cache_fill_bw\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Average per-core data fill bandwidth to the L2 cache [GB / sec]\",\n        \"MetricExpr\": \"64 * cpu_core@L2_LINES_IN.ALL@ / 1e9 / duration_time\",\n        \"MetricGroup\": \"Mem;MemoryBW\",\n        \"MetricName\": \"tma_info_memory_core_l2_cache_fill_bw\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Average per-core data access bandwidth to the L3 cache [GB / sec]\",\n        \"MetricExpr\": \"64 * cpu_core@OFFCORE_REQUESTS.ALL_REQUESTS@ / 1e9 / duration_time\",\n        \"MetricGroup\": \"Mem;MemoryBW;Offcore\",\n        \"MetricName\": \"tma_info_memory_core_l3_cache_access_bw\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Average per-core data fill bandwidth to the L3 cache [GB / sec]\",\n        \"MetricExpr\": \"64 * cpu_core@LONGEST_LAT_CACHE.MISS@ / 1e9 / duration_time\",\n        \"MetricGroup\": \"Mem;MemoryBW\",\n        \"MetricName\": \"tma_info_memory_core_l3_cache_fill_bw\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Fill Buffer (FB) hits per kilo instructions for retired demand loads (L1D misses that merge into ongoing miss-handling entries)\",\n        \"MetricExpr\": \"1e3 * cpu_core@MEM_LOAD_RETIRED.FB_HIT@ / INST_RETIRED.ANY\",\n        \"MetricGroup\": \"CacheMisses;Mem\",\n        \"MetricName\": \"tma_info_memory_fb_hpki\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"L1 cache true misses per kilo instruction for retired demand loads\",\n        \"MetricExpr\": \"1e3 * cpu_core@MEM_LOAD_RETIRED.L1_MISS@ / INST_RETIRED.ANY\",\n        \"MetricGroup\": \"CacheMisses;Mem\",\n        \"MetricName\": \"tma_info_memory_l1mpki\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"L1 cache true misses per kilo instruction for all demand loads (including speculative)\",\n        \"MetricExpr\": \"1e3 * cpu_core@L2_RQSTS.ALL_DEMAND_DATA_RD@ / INST_RETIRED.ANY\",\n        \"MetricGroup\": \"CacheMisses;Mem\",\n        \"MetricName\": \"tma_info_memory_l1mpki_load\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache hits per kilo instruction for all request types (including speculative)\",\n        \"MetricExpr\": \"1e3 * (cpu_core@L2_RQSTS.REFERENCES@ - cpu_core@L2_RQSTS.MISS@) / INST_RETIRED.ANY\",\n        \"MetricGroup\": \"CacheMisses;Mem\",\n        \"MetricName\": \"tma_info_memory_l2hpki_all\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache hits per kilo instruction for all demand loads  (including speculative)\",\n        \"MetricExpr\": \"1e3 * cpu_core@L2_RQSTS.DEMAND_DATA_RD_HIT@ / INST_RETIRED.ANY\",\n        \"MetricGroup\": \"CacheMisses;Mem\",\n        \"MetricName\": \"tma_info_memory_l2hpki_load\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache true misses per kilo instruction for retired demand loads\",\n        \"MetricExpr\": \"1e3 * cpu_core@MEM_LOAD_RETIRED.L2_MISS@ / INST_RETIRED.ANY\",\n        \"MetricGroup\": \"Backend;CacheMisses;Mem\",\n        \"MetricName\": \"tma_info_memory_l2mpki\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache ([RKL+] true) misses per kilo instruction for all request types (including speculative)\",\n        \"MetricExpr\": \"1e3 * cpu_core@L2_RQSTS.MISS@ / INST_RETIRED.ANY\",\n        \"MetricGroup\": \"CacheMisses;Mem;Offcore\",\n        \"MetricName\": \"tma_info_memory_l2mpki_all\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache ([RKL+] true) misses per kilo instruction for all demand loads  (including speculative)\",\n        \"MetricExpr\": \"1e3 * cpu_core@L2_RQSTS.DEMAND_DATA_RD_MISS@ / INST_RETIRED.ANY\",\n        \"MetricGroup\": \"CacheMisses;Mem\",\n        \"MetricName\": \"tma_info_memory_l2mpki_load\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"L3 cache true misses per kilo instruction for retired demand loads\",\n        \"MetricExpr\": \"1e3 * cpu_core@MEM_LOAD_RETIRED.L3_MISS@ / INST_RETIRED.ANY\",\n        \"MetricGroup\": \"CacheMisses;Mem\",\n        \"MetricName\": \"tma_info_memory_l3mpki\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Actual Average Latency for L1 data-cache miss demand load operations (in core cycles)\",\n        \"MetricExpr\": \"L1D_PEND_MISS.PENDING / MEM_LOAD_COMPLETED.L1_MISS_ANY\",\n        \"MetricGroup\": \"Mem;MemoryBound;MemoryLat\",\n        \"MetricName\": \"tma_info_memory_load_miss_real_latency\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Memory-Level-Parallelism (average number of L1 miss demand load when there is at least one such miss\",\n        \"MetricExpr\": \"L1D_PEND_MISS.PENDING / L1D_PEND_MISS.PENDING_CYCLES\",\n        \"MetricGroup\": \"Mem;MemoryBW;MemoryBound\",\n        \"MetricName\": \"tma_info_memory_mlp\",\n        \"PublicDescription\": \"Memory-Level-Parallelism (average number of L1 miss demand load when there is at least one such miss. Per-Logical Processor)\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Average Parallel L2 cache miss data reads\",\n        \"MetricExpr\": \"OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD / OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD\",\n        \"MetricGroup\": \"Memory_BW;Offcore\",\n        \"MetricName\": \"tma_info_memory_oro_data_l2_mlp\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Average Latency for L2 cache miss demand Loads\",\n        \"MetricExpr\": \"OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD / OFFCORE_REQUESTS.DEMAND_DATA_RD\",\n        \"MetricGroup\": \"Memory_Lat;Offcore\",\n        \"MetricName\": \"tma_info_memory_oro_load_l2_miss_latency\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Average Parallel L2 cache miss demand Loads\",\n        \"MetricExpr\": \"OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD / cpu_core@OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD\\\\,cmask\\\\=1@\",\n        \"MetricGroup\": \"Memory_BW;Offcore\",\n        \"MetricName\": \"tma_info_memory_oro_load_l2_mlp\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Average Latency for L3 cache miss demand Loads\",\n        \"MetricExpr\": \"OFFCORE_REQUESTS_OUTSTANDING.L3_MISS_DEMAND_DATA_RD / OFFCORE_REQUESTS.L3_MISS_DEMAND_DATA_RD\",\n        \"MetricGroup\": \"Memory_Lat;Offcore\",\n        \"MetricName\": \"tma_info_memory_oro_load_l3_miss_latency\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Average per-thread data fill bandwidth to the L1 data cache [GB / sec]\",\n        \"MetricExpr\": \"tma_info_memory_core_l1d_cache_fill_bw\",\n        \"MetricGroup\": \"Mem;MemoryBW\",\n        \"MetricName\": \"tma_info_memory_thread_l1d_cache_fill_bw_1t\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Average per-thread data fill bandwidth to the L2 cache [GB / sec]\",\n        \"MetricExpr\": \"tma_info_memory_core_l2_cache_fill_bw\",\n        \"MetricGroup\": \"Mem;MemoryBW\",\n        \"MetricName\": \"tma_info_memory_thread_l2_cache_fill_bw_1t\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Average per-thread data access bandwidth to the L3 cache [GB / sec]\",\n        \"MetricExpr\": \"tma_info_memory_core_l3_cache_access_bw\",\n        \"MetricGroup\": \"Mem;MemoryBW;Offcore\",\n        \"MetricName\": \"tma_info_memory_thread_l3_cache_access_bw_1t\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Average per-thread data fill bandwidth to the L3 cache [GB / sec]\",\n        \"MetricExpr\": \"tma_info_memory_core_l3_cache_fill_bw\",\n        \"MetricGroup\": \"Mem;MemoryBW\",\n        \"MetricName\": \"tma_info_memory_thread_l3_cache_fill_bw_1t\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"STLB (2nd level TLB) code speculative misses per kilo instruction (misses of any page-size that complete the page walk)\",\n        \"MetricExpr\": \"1e3 * cpu_core@ITLB_MISSES.WALK_COMPLETED@ / INST_RETIRED.ANY\",\n        \"MetricGroup\": \"Fed;MemoryTLB\",\n        \"MetricName\": \"tma_info_memory_tlb_code_stlb_mpki\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"STLB (2nd level TLB) data load speculative misses per kilo instruction (misses of any page-size that complete the page walk)\",\n        \"MetricExpr\": \"1e3 * cpu_core@DTLB_LOAD_MISSES.WALK_COMPLETED@ / INST_RETIRED.ANY\",\n        \"MetricGroup\": \"Mem;MemoryTLB\",\n        \"MetricName\": \"tma_info_memory_tlb_load_stlb_mpki\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Utilization of the core's Page Walker(s) serving STLB misses triggered by instruction/Load/Store accesses\",\n        \"MetricExpr\": \"(cpu_core@ITLB_MISSES.WALK_PENDING@ + cpu_core@DTLB_LOAD_MISSES.WALK_PENDING@ + cpu_core@DTLB_STORE_MISSES.WALK_PENDING@) / (4 * tma_info_core_core_clks)\",\n        \"MetricGroup\": \"Mem;MemoryTLB\",\n        \"MetricName\": \"tma_info_memory_tlb_page_walks_utilization\",\n        \"MetricThreshold\": \"tma_info_memory_tlb_page_walks_utilization > 0.5\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"STLB (2nd level TLB) data store speculative misses per kilo instruction (misses of any page-size that complete the page walk)\",\n        \"MetricExpr\": \"1e3 * cpu_core@DTLB_STORE_MISSES.WALK_COMPLETED@ / INST_RETIRED.ANY\",\n        \"MetricGroup\": \"Mem;MemoryTLB\",\n        \"MetricName\": \"tma_info_memory_tlb_store_stlb_mpki\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Instruction-Level-Parallelism (average number of uops executed when there is execution) per-thread\",\n        \"MetricExpr\": \"UOPS_EXECUTED.THREAD / cpu_core@UOPS_EXECUTED.THREAD\\\\,cmask\\\\=1@\",\n        \"MetricGroup\": \"Cor;Pipeline;PortsUtil;SMT\",\n        \"MetricName\": \"tma_info_pipeline_execute\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per a microcode Assist invocation\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / cpu_core@ASSISTS.ANY\\\\,umask\\\\=0x1B@\",\n        \"MetricGroup\": \"Pipeline;Ret;Retire\",\n        \"MetricName\": \"tma_info_pipeline_ipassist\",\n        \"MetricThreshold\": \"tma_info_pipeline_ipassist < 100e3\",\n        \"PublicDescription\": \"Instructions per a microcode Assist invocation. See Assists tree node for details (lower number means higher occurrence rate)\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Average number of Uops retired in cycles where at least one uop has retired.\",\n        \"MetricExpr\": \"tma_retiring * tma_info_thread_slots / cpu_core@UOPS_RETIRED.SLOTS\\\\,cmask\\\\=1@\",\n        \"MetricGroup\": \"Pipeline;Ret\",\n        \"MetricName\": \"tma_info_pipeline_retire\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Estimated fraction of retirement-cycles dealing with repeat instructions\",\n        \"MetricExpr\": \"INST_RETIRED.REP_ITERATION / cpu_core@UOPS_RETIRED.SLOTS\\\\,cmask\\\\=1@\",\n        \"MetricGroup\": \"Pipeline;Ret\",\n        \"MetricName\": \"tma_info_pipeline_strings_cycles\",\n        \"MetricThreshold\": \"tma_info_pipeline_strings_cycles > 0.1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Measured Average Frequency for unhalted processors [GHz]\",\n        \"MetricExpr\": \"tma_info_system_turbo_utilization * TSC / 1e9 / duration_time\",\n        \"MetricGroup\": \"Power;Summary\",\n        \"MetricName\": \"tma_info_system_average_frequency\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Average CPU Utilization\",\n        \"MetricExpr\": \"CPU_CLK_UNHALTED.REF_TSC / TSC\",\n        \"MetricGroup\": \"HPC;Summary\",\n        \"MetricName\": \"tma_info_system_cpu_utilization\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Average external Memory Bandwidth Use for reads and writes [GB / sec]\",\n        \"MetricExpr\": \"64 * (UNC_ARB_TRK_REQUESTS.ALL + UNC_ARB_COH_TRK_REQUESTS.ALL) / 1e6 / duration_time / 1e3\",\n        \"MetricGroup\": \"HPC;Mem;MemoryBW;SoC;tma_issueBW\",\n        \"MetricName\": \"tma_info_system_dram_bw_use\",\n        \"PublicDescription\": \"Average external Memory Bandwidth Use for reads and writes [GB / sec]. Related metrics: tma_fb_full, tma_info_bottleneck_memory_bandwidth, tma_mem_bandwidth, tma_sq_full\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Giga Floating Point Operations Per Second\",\n        \"MetricExpr\": \"(cpu_core@FP_ARITH_INST_RETIRED.SCALAR_SINGLE@ + cpu_core@FP_ARITH_INST_RETIRED.SCALAR_DOUBLE@ + 2 * cpu_core@FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE@ + 4 * (cpu_core@FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE@ + cpu_core@FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE@) + 8 * cpu_core@FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE@) / 1e9 / duration_time\",\n        \"MetricGroup\": \"Cor;Flops;HPC\",\n        \"MetricName\": \"tma_info_system_gflops\",\n        \"PublicDescription\": \"Giga Floating Point Operations Per Second. Aggregate across all supported options of: FP precisions, scalar and vector instructions, vector-width and AMX engine.\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per Far Branch ( Far Branches apply upon transition from application to operating system, handling interrupts, exceptions) [lower number means higher occurrence rate]\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / cpu_core@BR_INST_RETIRED.FAR_BRANCH@u\",\n        \"MetricGroup\": \"Branches;OS\",\n        \"MetricName\": \"tma_info_system_ipfarbranch\",\n        \"MetricThreshold\": \"tma_info_system_ipfarbranch < 1e6\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles Per Instruction for the Operating System (OS) Kernel mode\",\n        \"MetricExpr\": \"CPU_CLK_UNHALTED.THREAD_P:k / cpu_core@INST_RETIRED.ANY_P@k\",\n        \"MetricGroup\": \"OS\",\n        \"MetricName\": \"tma_info_system_kernel_cpi\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of cycles spent in the Operating System (OS) Kernel mode\",\n        \"MetricExpr\": \"CPU_CLK_UNHALTED.THREAD_P:k / CPU_CLK_UNHALTED.THREAD\",\n        \"MetricGroup\": \"OS\",\n        \"MetricName\": \"tma_info_system_kernel_utilization\",\n        \"MetricThreshold\": \"tma_info_system_kernel_utilization > 0.05\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Average number of parallel data read requests to external memory\",\n        \"MetricExpr\": \"UNC_ARB_DAT_OCCUPANCY.RD / cpu_core@UNC_ARB_DAT_OCCUPANCY.RD\\\\,cmask\\\\=1@\",\n        \"MetricGroup\": \"Mem;MemoryBW;SoC\",\n        \"MetricName\": \"tma_info_system_mem_parallel_reads\",\n        \"PublicDescription\": \"Average number of parallel data read requests to external memory. Accounts for demand loads and L1/L2 prefetches\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Average latency of data read request to external memory (in nanoseconds)\",\n        \"MetricExpr\": \"(UNC_ARB_TRK_OCCUPANCY.RD + UNC_ARB_DAT_OCCUPANCY.RD) / UNC_ARB_TRK_REQUESTS.RD\",\n        \"MetricGroup\": \"Mem;MemoryLat;SoC\",\n        \"MetricName\": \"tma_info_system_mem_read_latency\",\n        \"PublicDescription\": \"Average latency of data read request to external memory (in nanoseconds). Accounts for demand loads and L1/L2 prefetches. ([RKL+]memory-controller only)\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Average latency of all requests to external memory (in Uncore cycles)\",\n        \"MetricExpr\": \"(UNC_ARB_TRK_OCCUPANCY.ALL + UNC_ARB_DAT_OCCUPANCY.RD) / UNC_ARB_TRK_REQUESTS.ALL\",\n        \"MetricGroup\": \"Mem;SoC\",\n        \"MetricName\": \"tma_info_system_mem_request_latency\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of cycles where both hardware Logical Processors were active\",\n        \"MetricExpr\": \"(1 - cpu_core@CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE@ / cpu_core@CPU_CLK_UNHALTED.REF_DISTRIBUTED@ if #SMT_on else 0)\",\n        \"MetricGroup\": \"SMT\",\n        \"MetricName\": \"tma_info_system_smt_2t_utilization\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Socket actual clocks when any core is active on that socket\",\n        \"MetricExpr\": \"UNC_CLOCK.SOCKET\",\n        \"MetricGroup\": \"SoC\",\n        \"MetricName\": \"tma_info_system_socket_clks\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Average Frequency Utilization relative nominal frequency\",\n        \"MetricExpr\": \"tma_info_thread_clks / CPU_CLK_UNHALTED.REF_TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"tma_info_system_turbo_utilization\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Per-Logical Processor actual clocks when the Logical Processor is active.\",\n        \"MetricExpr\": \"cpu_core@CPU_CLK_UNHALTED.THREAD@\",\n        \"MetricGroup\": \"Pipeline\",\n        \"MetricName\": \"tma_info_thread_clks\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles Per Instruction (per Logical Processor)\",\n        \"MetricExpr\": \"1 / tma_info_thread_ipc\",\n        \"MetricGroup\": \"Mem;Pipeline\",\n        \"MetricName\": \"tma_info_thread_cpi\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"The ratio of Executed- by Issued-Uops\",\n        \"MetricExpr\": \"UOPS_EXECUTED.THREAD / UOPS_ISSUED.ANY\",\n        \"MetricGroup\": \"Cor;Pipeline\",\n        \"MetricName\": \"tma_info_thread_execute_per_issue\",\n        \"PublicDescription\": \"The ratio of Executed- by Issued-Uops. Ratio > 1 suggests high rate of uop micro-fusions. Ratio < 1 suggest high rate of \\\"execute\\\" at rename stage.\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Instructions Per Cycle (per Logical Processor)\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / tma_info_thread_clks\",\n        \"MetricGroup\": \"Ret;Summary\",\n        \"MetricName\": \"tma_info_thread_ipc\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Total issue-pipeline slots (per-Physical Core till ICL; per-Logical Processor ICL onward)\",\n        \"MetricExpr\": \"cpu_core@TOPDOWN.SLOTS@\",\n        \"MetricGroup\": \"TmaL1;tma_L1_group\",\n        \"MetricName\": \"tma_info_thread_slots\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of Physical Core issue-slots utilized by this Logical Processor\",\n        \"MetricExpr\": \"(tma_info_thread_slots / (cpu_core@TOPDOWN.SLOTS@ / 2) if #SMT_on else 1)\",\n        \"MetricGroup\": \"SMT;TmaL1;tma_L1_group\",\n        \"MetricName\": \"tma_info_thread_slots_utilization\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Uops Per Instruction\",\n        \"MetricExpr\": \"tma_retiring * tma_info_thread_slots / INST_RETIRED.ANY\",\n        \"MetricGroup\": \"Pipeline;Ret;Retire\",\n        \"MetricName\": \"tma_info_thread_uoppi\",\n        \"MetricThreshold\": \"tma_info_thread_uoppi > 1.05\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Instruction per taken branch\",\n        \"MetricExpr\": \"tma_retiring * tma_info_thread_slots / BR_INST_RETIRED.NEAR_TAKEN\",\n        \"MetricGroup\": \"Branches;Fed;FetchBW\",\n        \"MetricName\": \"tma_info_thread_uptb\",\n        \"MetricThreshold\": \"tma_info_thread_uptb < 9\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents overall Integer (Int) select operations fraction the CPU has executed (retired)\",\n        \"MetricExpr\": \"tma_int_vector_128b + tma_int_vector_256b + tma_shuffles\",\n        \"MetricGroup\": \"Pipeline;TopdownL3;tma_L3_group;tma_light_operations_group\",\n        \"MetricName\": \"tma_int_operations\",\n        \"MetricThreshold\": \"tma_int_operations > 0.1 & tma_light_operations > 0.6\",\n        \"PublicDescription\": \"This metric represents overall Integer (Int) select operations fraction the CPU has executed (retired). Vector/Matrix Int operations and shuffles are counted. Note this metric's value may exceed its parent due to use of \\\"Uops\\\" CountDomain.\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents 128-bit vector Integer ADD/SUB/SAD or VNNI (Vector Neural Network Instructions) uops fraction the CPU has retired\",\n        \"MetricExpr\": \"(cpu_core@INT_VEC_RETIRED.ADD_128@ + cpu_core@INT_VEC_RETIRED.VNNI_128@) / (tma_retiring * tma_info_thread_slots)\",\n        \"MetricGroup\": \"Compute;IntVector;Pipeline;TopdownL4;tma_L4_group;tma_int_operations_group;tma_issue2P\",\n        \"MetricName\": \"tma_int_vector_128b\",\n        \"MetricThreshold\": \"tma_int_vector_128b > 0.1 & (tma_int_operations > 0.1 & tma_light_operations > 0.6)\",\n        \"PublicDescription\": \"This metric represents 128-bit vector Integer ADD/SUB/SAD or VNNI (Vector Neural Network Instructions) uops fraction the CPU has retired. Related metrics: tma_fp_scalar, tma_fp_vector, tma_fp_vector_128b, tma_fp_vector_256b, tma_fp_vector_512b, tma_int_vector_256b, tma_port_0, tma_port_1, tma_port_5, tma_port_6, tma_ports_utilized_2\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents 256-bit vector Integer ADD/SUB/SAD or VNNI (Vector Neural Network Instructions) uops fraction the CPU has retired\",\n        \"MetricExpr\": \"(cpu_core@INT_VEC_RETIRED.ADD_256@ + cpu_core@INT_VEC_RETIRED.MUL_256@ + cpu_core@INT_VEC_RETIRED.VNNI_256@) / (tma_retiring * tma_info_thread_slots)\",\n        \"MetricGroup\": \"Compute;IntVector;Pipeline;TopdownL4;tma_L4_group;tma_int_operations_group;tma_issue2P\",\n        \"MetricName\": \"tma_int_vector_256b\",\n        \"MetricThreshold\": \"tma_int_vector_256b > 0.1 & (tma_int_operations > 0.1 & tma_light_operations > 0.6)\",\n        \"PublicDescription\": \"This metric represents 256-bit vector Integer ADD/SUB/SAD or VNNI (Vector Neural Network Instructions) uops fraction the CPU has retired. Related metrics: tma_fp_scalar, tma_fp_vector, tma_fp_vector_128b, tma_fp_vector_256b, tma_fp_vector_512b, tma_int_vector_128b, tma_port_0, tma_port_1, tma_port_5, tma_port_6, tma_ports_utilized_2\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses\",\n        \"MetricExpr\": \"ICACHE_TAG.STALLS / tma_info_thread_clks\",\n        \"MetricGroup\": \"BigFoot;FetchLat;MemoryTLB;TopdownL3;tma_L3_group;tma_fetch_latency_group\",\n        \"MetricName\": \"tma_itlb_misses\",\n        \"MetricThreshold\": \"tma_itlb_misses > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15)\",\n        \"PublicDescription\": \"This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses. Sample with: FRONTEND_RETIRED.STLB_MISS_PS;FRONTEND_RETIRED.ITLB_MISS_PS\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates how often the CPU was stalled without loads missing the L1 data cache\",\n        \"MetricExpr\": \"max((cpu_core@EXE_ACTIVITY.BOUND_ON_LOADS@ - cpu_core@MEMORY_ACTIVITY.STALLS_L1D_MISS@) / tma_info_thread_clks, 0)\",\n        \"MetricGroup\": \"CacheMisses;MemoryBound;TmaL3mem;TopdownL3;tma_L3_group;tma_issueL1;tma_issueMC;tma_memory_bound_group\",\n        \"MetricName\": \"tma_l1_bound\",\n        \"MetricThreshold\": \"tma_l1_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2)\",\n        \"PublicDescription\": \"This metric estimates how often the CPU was stalled without loads missing the L1 data cache.  The L1 data cache typically has the shortest latency.  However; in certain cases like loads blocked on older stores; a load might suffer due to high latency even though it is being satisfied by the L1. Another example is loads who miss in the TLB. These cases are characterized by execution unit stalls; while some non-completed demand load lives in the machine without having that demand load missing the L1 cache. Sample with: MEM_LOAD_RETIRED.L1_HIT_PS;MEM_LOAD_RETIRED.FB_HIT_PS. Related metrics: tma_clears_resteers, tma_machine_clears, tma_microcode_sequencer, tma_ms_switches, tma_ports_utilized_1\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates how often the CPU was stalled due to L2 cache accesses by loads\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"(cpu_core@MEMORY_ACTIVITY.STALLS_L1D_MISS@ - cpu_core@MEMORY_ACTIVITY.STALLS_L2_MISS@) / tma_info_thread_clks\",\n        \"MetricGroup\": \"CacheMisses;MemoryBound;TmaL3mem;TopdownL3;tma_L3_group;tma_memory_bound_group\",\n        \"MetricName\": \"tma_l2_bound\",\n        \"MetricThreshold\": \"tma_l2_bound > 0.05 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2)\",\n        \"PublicDescription\": \"This metric estimates how often the CPU was stalled due to L2 cache accesses by loads.  Avoiding cache misses (i.e. L1 misses/L2 hits) can improve the latency and increase performance. Sample with: MEM_LOAD_RETIRED.L2_HIT_PS\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS_NMI\",\n        \"MetricExpr\": \"(cpu_core@MEMORY_ACTIVITY.STALLS_L2_MISS@ - cpu_core@MEMORY_ACTIVITY.STALLS_L3_MISS@) / tma_info_thread_clks\",\n        \"MetricGroup\": \"CacheMisses;MemoryBound;TmaL3mem;TopdownL3;tma_L3_group;tma_memory_bound_group\",\n        \"MetricName\": \"tma_l3_bound\",\n        \"MetricThreshold\": \"tma_l3_bound > 0.05 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2)\",\n        \"PublicDescription\": \"This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core.  Avoiding cache misses (i.e. L2 misses/L3 hits) can improve the latency and increase performance. Sample with: MEM_LOAD_RETIRED.L3_HIT_PS\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles with demand load accesses that hit the L3 cache under unloaded scenarios (possibly L3 latency limited)\",\n        \"MetricExpr\": \"9 * tma_info_system_average_frequency * cpu_core@MEM_LOAD_RETIRED.L3_HIT@ * (1 + cpu_core@MEM_LOAD_RETIRED.FB_HIT@ / cpu_core@MEM_LOAD_RETIRED.L1_MISS@ / 2) / tma_info_thread_clks\",\n        \"MetricGroup\": \"MemoryLat;TopdownL4;tma_L4_group;tma_issueLat;tma_l3_bound_group\",\n        \"MetricName\": \"tma_l3_hit_latency\",\n        \"MetricThreshold\": \"tma_l3_hit_latency > 0.1 & (tma_l3_bound > 0.05 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric represents fraction of cycles with demand load accesses that hit the L3 cache under unloaded scenarios (possibly L3 latency limited).  Avoiding private cache misses (i.e. L2 misses/L3 hits) will improve the latency; reduce contention with sibling physical cores and increase performance.  Note the value of this node may overlap with its siblings. Sample with: MEM_LOAD_RETIRED.L3_HIT_PS. Related metrics: tma_info_bottleneck_memory_latency, tma_mem_latency\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles CPU was stalled due to Length Changing Prefixes (LCPs)\",\n        \"MetricExpr\": \"DECODE.LCP / tma_info_thread_clks\",\n        \"MetricGroup\": \"FetchLat;TopdownL3;tma_L3_group;tma_fetch_latency_group;tma_issueFB\",\n        \"MetricName\": \"tma_lcp\",\n        \"MetricThreshold\": \"tma_lcp > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15)\",\n        \"PublicDescription\": \"This metric represents fraction of cycles CPU was stalled due to Length Changing Prefixes (LCPs). Using proper compiler flags or Intel Compiler by default will certainly avoid this. #Link: Optimization Guide about LCP BKMs. Related metrics: tma_dsb_switches, tma_fetch_bandwidth, tma_info_botlnk_l2_dsb_misses, tma_info_frontend_dsb_coverage, tma_info_inst_mix_iptb\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of slots where the CPU was retiring light-weight operations -- instructions that require no more than one uop (micro-operation)\",\n        \"MetricExpr\": \"max(0, tma_retiring - tma_heavy_operations)\",\n        \"MetricGroup\": \"Retire;TmaL2;TopdownL2;tma_L2_group;tma_retiring_group\",\n        \"MetricName\": \"tma_light_operations\",\n        \"MetricThreshold\": \"tma_light_operations > 0.6\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"PublicDescription\": \"This metric represents fraction of slots where the CPU was retiring light-weight operations -- instructions that require no more than one uop (micro-operation). This correlates with total number of instructions used by the program. A uops-per-instruction (see UopPI metric) ratio of 1 or less should be expected for decently optimized software running on Intel Core/Xeon products. While this often indicates efficient X86 instructions were executed; high value does not necessarily mean better performance cannot be achieved. Sample with: INST_RETIRED.PREC_DIST\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents Core fraction of cycles CPU dispatched uops on execution port for Load operations\",\n        \"MetricExpr\": \"UOPS_DISPATCHED.PORT_2_3_10 / (3 * tma_info_core_core_clks)\",\n        \"MetricGroup\": \"TopdownL5;tma_L5_group;tma_ports_utilized_3m_group\",\n        \"MetricName\": \"tma_load_op_utilization\",\n        \"MetricThreshold\": \"tma_load_op_utilization > 0.6\",\n        \"PublicDescription\": \"This metric represents Core fraction of cycles CPU dispatched uops on execution port for Load operations. Sample with: UOPS_DISPATCHED.PORT_2_3_10\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric roughly estimates the fraction of cycles where the (first level) DTLB was missed by load accesses, that later on hit in second-level TLB (STLB)\",\n        \"MetricExpr\": \"tma_dtlb_load - tma_load_stlb_miss\",\n        \"MetricGroup\": \"MemoryTLB;TopdownL5;tma_L5_group;tma_dtlb_load_group\",\n        \"MetricName\": \"tma_load_stlb_hit\",\n        \"MetricThreshold\": \"tma_load_stlb_hit > 0.05 & (tma_dtlb_load > 0.1 & (tma_l1_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2)))\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates the fraction of cycles where the Second-level TLB (STLB) was missed by load accesses, performing a hardware page walk\",\n        \"MetricExpr\": \"DTLB_LOAD_MISSES.WALK_ACTIVE / tma_info_thread_clks\",\n        \"MetricGroup\": \"MemoryTLB;TopdownL5;tma_L5_group;tma_dtlb_load_group\",\n        \"MetricName\": \"tma_load_stlb_miss\",\n        \"MetricThreshold\": \"tma_load_stlb_miss > 0.05 & (tma_dtlb_load > 0.1 & (tma_l1_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2)))\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles the CPU spent handling cache misses due to lock operations\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"(16 * max(0, cpu_core@MEM_INST_RETIRED.LOCK_LOADS@ - cpu_core@L2_RQSTS.ALL_RFO@) + cpu_core@MEM_INST_RETIRED.LOCK_LOADS@ / cpu_core@MEM_INST_RETIRED.ALL_STORES@ * (10 * cpu_core@L2_RQSTS.RFO_HIT@ + min(cpu_core@CPU_CLK_UNHALTED.THREAD@, cpu_core@OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO@))) / tma_info_thread_clks\",\n        \"MetricGroup\": \"Offcore;TopdownL4;tma_L4_group;tma_issueRFO;tma_l1_bound_group\",\n        \"MetricName\": \"tma_lock_latency\",\n        \"MetricThreshold\": \"tma_lock_latency > 0.2 & (tma_l1_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric represents fraction of cycles the CPU spent handling cache misses due to lock operations. Due to the microarchitecture handling of locks; they are classified as L1_Bound regardless of what memory source satisfied them. Sample with: MEM_INST_RETIRED.LOCK_LOADS_PS. Related metrics: tma_store_latency\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents Core fraction of cycles in which CPU was likely limited due to LSD (Loop Stream Detector) unit\",\n        \"MetricExpr\": \"(cpu_core@LSD.CYCLES_ACTIVE@ - cpu_core@LSD.CYCLES_OK@) / tma_info_core_core_clks / 2\",\n        \"MetricGroup\": \"FetchBW;LSD;TopdownL3;tma_L3_group;tma_fetch_bandwidth_group\",\n        \"MetricName\": \"tma_lsd\",\n        \"MetricThreshold\": \"tma_lsd > 0.15 & (tma_fetch_bandwidth > 0.1 & tma_frontend_bound > 0.15 & tma_info_thread_ipc / 6 > 0.35)\",\n        \"PublicDescription\": \"This metric represents Core fraction of cycles in which CPU was likely limited due to LSD (Loop Stream Detector) unit.  LSD typically does well sustaining Uop supply. However; in some rare cases; optimal uop-delivery could not be reached for small loops whose size (in terms of number of uops) does not suit well the LSD structure.\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of slots the CPU has wasted due to Machine Clears\",\n        \"MetricExpr\": \"max(0, tma_bad_speculation - tma_branch_mispredicts)\",\n        \"MetricGroup\": \"BadSpec;MachineClears;TmaL2;TopdownL2;tma_L2_group;tma_bad_speculation_group;tma_issueMC;tma_issueSyncxn\",\n        \"MetricName\": \"tma_machine_clears\",\n        \"MetricThreshold\": \"tma_machine_clears > 0.1 & tma_bad_speculation > 0.15\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"PublicDescription\": \"This metric represents fraction of slots the CPU has wasted due to Machine Clears.  These slots are either wasted by uops fetched prior to the clear; or stalls the out-of-order portion of the machine needs to recover its state after the clear. For example; this can happen due to memory ordering Nukes (e.g. Memory Disambiguation) or Self-Modifying-Code (SMC) nukes. Sample with: MACHINE_CLEARS.COUNT. Related metrics: tma_clears_resteers, tma_contested_accesses, tma_data_sharing, tma_false_sharing, tma_l1_bound, tma_microcode_sequencer, tma_ms_switches, tma_remote_cache\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates fraction of cycles where the core's performance was likely hurt due to approaching bandwidth limits of external memory (DRAM)\",\n        \"MetricExpr\": \"min(cpu_core@CPU_CLK_UNHALTED.THREAD@, cpu_core@OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD\\\\,cmask\\\\=4@) / tma_info_thread_clks\",\n        \"MetricGroup\": \"MemoryBW;Offcore;TopdownL4;tma_L4_group;tma_dram_bound_group;tma_issueBW\",\n        \"MetricName\": \"tma_mem_bandwidth\",\n        \"MetricThreshold\": \"tma_mem_bandwidth > 0.2 & (tma_dram_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric estimates fraction of cycles where the core's performance was likely hurt due to approaching bandwidth limits of external memory (DRAM).  The underlying heuristic assumes that a similar off-core traffic is generated by all IA cores. This metric does not aggregate non-data-read requests by this logical processor; requests from other IA Logical Processors/Physical Cores/sockets; or other non-IA devices like GPU; hence the maximum external memory bandwidth limits may or may not be approached when this metric is flagged (see Uncore counters for that). Related metrics: tma_fb_full, tma_info_bottleneck_memory_bandwidth, tma_info_system_dram_bw_use, tma_sq_full\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates fraction of cycles where the performance was likely hurt due to latency from external memory (DRAM)\",\n        \"MetricExpr\": \"min(cpu_core@CPU_CLK_UNHALTED.THREAD@, cpu_core@OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD@) / tma_info_thread_clks - tma_mem_bandwidth\",\n        \"MetricGroup\": \"MemoryLat;Offcore;TopdownL4;tma_L4_group;tma_dram_bound_group;tma_issueLat\",\n        \"MetricName\": \"tma_mem_latency\",\n        \"MetricThreshold\": \"tma_mem_latency > 0.1 & (tma_dram_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric estimates fraction of cycles where the performance was likely hurt due to latency from external memory (DRAM).  This metric does not aggregate requests from other Logical Processors/Physical Cores/sockets (see Uncore counters for that). Related metrics: tma_info_bottleneck_memory_latency, tma_l3_hit_latency\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck\",\n        \"MetricExpr\": \"cpu_core@topdown\\\\-mem\\\\-bound@ / (cpu_core@topdown\\\\-fe\\\\-bound@ + cpu_core@topdown\\\\-bad\\\\-spec@ + cpu_core@topdown\\\\-retiring@ + cpu_core@topdown\\\\-be\\\\-bound@) + 0 * tma_info_thread_slots\",\n        \"MetricGroup\": \"Backend;TmaL2;TopdownL2;tma_L2_group;tma_backend_bound_group\",\n        \"MetricName\": \"tma_memory_bound\",\n        \"MetricThreshold\": \"tma_memory_bound > 0.2 & tma_backend_bound > 0.2\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"PublicDescription\": \"This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck.  Memory Bound estimates fraction of slots where pipeline is likely stalled due to demand load or store instructions. This accounts mainly for (1) non-completed in-flight memory demand loads which coincides with execution units starvation; in addition to (2) cases where stores could impose backpressure on the pipeline when many of them get buffered at the same time (less common out of the two).\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles the CPU was stalled due to LFENCE Instructions.\",\n        \"MetricExpr\": \"13 * cpu_core@MISC2_RETIRED.LFENCE@ / tma_info_thread_clks\",\n        \"MetricGroup\": \"TopdownL6;tma_L6_group;tma_serializing_operation_group\",\n        \"MetricName\": \"tma_memory_fence\",\n        \"MetricThreshold\": \"tma_memory_fence > 0.05 & (tma_serializing_operation > 0.1 & (tma_ports_utilized_0 > 0.2 & (tma_ports_utilization > 0.15 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2))))\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of slots where the CPU was retiring memory operations -- uops for memory load or store accesses.\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"tma_light_operations * cpu_core@MEM_UOP_RETIRED.ANY@ / (tma_retiring * tma_info_thread_slots)\",\n        \"MetricGroup\": \"Pipeline;TopdownL3;tma_L3_group;tma_light_operations_group\",\n        \"MetricName\": \"tma_memory_operations\",\n        \"MetricThreshold\": \"tma_memory_operations > 0.1 & tma_light_operations > 0.6\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit\",\n        \"MetricExpr\": \"UOPS_RETIRED.MS / tma_info_thread_slots\",\n        \"MetricGroup\": \"MicroSeq;TopdownL3;tma_L3_group;tma_heavy_operations_group;tma_issueMC;tma_issueMS\",\n        \"MetricName\": \"tma_microcode_sequencer\",\n        \"MetricThreshold\": \"tma_microcode_sequencer > 0.05 & tma_heavy_operations > 0.1\",\n        \"PublicDescription\": \"This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit.  The MS is used for CISC instructions not supported by the default decoders (like repeat move strings; or CPUID); or by microcode assists used to address some operation modes (like in Floating Point assists). These cases can often be avoided. Sample with: UOPS_RETIRED.MS. Related metrics: tma_clears_resteers, tma_l1_bound, tma_machine_clears, tma_ms_switches\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles the CPU was stalled due to Branch Resteers as a result of Branch Misprediction at execution stage\",\n        \"MetricExpr\": \"tma_branch_mispredicts / tma_bad_speculation * cpu_core@INT_MISC.CLEAR_RESTEER_CYCLES@ / tma_info_thread_clks\",\n        \"MetricGroup\": \"BadSpec;BrMispredicts;TopdownL4;tma_L4_group;tma_branch_resteers_group;tma_issueBM\",\n        \"MetricName\": \"tma_mispredicts_resteers\",\n        \"MetricThreshold\": \"tma_mispredicts_resteers > 0.05 & (tma_branch_resteers > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15))\",\n        \"PublicDescription\": \"This metric represents fraction of cycles the CPU was stalled due to Branch Resteers as a result of Branch Misprediction at execution stage. Sample with: INT_MISC.CLEAR_RESTEER_CYCLES. Related metrics: tma_branch_mispredicts, tma_info_bad_spec_branch_misprediction_cost, tma_info_bottleneck_mispredictions\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents Core fraction of cycles in which CPU was likely limited due to the MITE pipeline (the legacy decode pipeline)\",\n        \"MetricExpr\": \"(cpu_core@IDQ.MITE_CYCLES_ANY@ - cpu_core@IDQ.MITE_CYCLES_OK@) / tma_info_core_core_clks / 2\",\n        \"MetricGroup\": \"DSBmiss;FetchBW;TopdownL3;tma_L3_group;tma_fetch_bandwidth_group\",\n        \"MetricName\": \"tma_mite\",\n        \"MetricThreshold\": \"tma_mite > 0.1 & (tma_fetch_bandwidth > 0.1 & tma_frontend_bound > 0.15 & tma_info_thread_ipc / 6 > 0.35)\",\n        \"PublicDescription\": \"This metric represents Core fraction of cycles in which CPU was likely limited due to the MITE pipeline (the legacy decode pipeline). This pipeline is used for code that was not pre-cached in the DSB or LSD. For example; inefficiencies due to asymmetric decoders; use of long immediate or LCP can manifest as MITE fetch bandwidth bottleneck. Sample with: FRONTEND_RETIRED.ANY_DSB_MISS\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"The Mixing_Vectors metric gives the percentage of injected blend uops out of all uops issued\",\n        \"MetricExpr\": \"160 * cpu_core@ASSISTS.SSE_AVX_MIX@ / tma_info_thread_clks\",\n        \"MetricGroup\": \"TopdownL5;tma_L5_group;tma_issueMV;tma_ports_utilized_0_group\",\n        \"MetricName\": \"tma_mixing_vectors\",\n        \"MetricThreshold\": \"tma_mixing_vectors > 0.05\",\n        \"PublicDescription\": \"The Mixing_Vectors metric gives the percentage of injected blend uops out of all uops issued. Usually a Mixing_Vectors over 5% is worth investigating. Read more in Appendix B1 of the Optimizations Guide for this topic. Related metrics: tma_ms_switches\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)\",\n        \"MetricExpr\": \"3 * cpu_core@UOPS_RETIRED.MS\\\\,cmask\\\\=1\\\\,edge@ / (tma_retiring * tma_info_thread_slots / cpu_core@UOPS_ISSUED.ANY@) / tma_info_thread_clks\",\n        \"MetricGroup\": \"FetchLat;MicroSeq;TopdownL3;tma_L3_group;tma_fetch_latency_group;tma_issueMC;tma_issueMS;tma_issueMV;tma_issueSO\",\n        \"MetricName\": \"tma_ms_switches\",\n        \"MetricThreshold\": \"tma_ms_switches > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15)\",\n        \"PublicDescription\": \"This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS). Commonly used instructions are optimized for delivery by the DSB (decoded i-cache) or MITE (legacy instruction decode) pipelines. Certain operations cannot be handled natively by the execution pipeline; and must be performed by microcode (small programs injected into the execution stream). Switching to the MS too often can negatively impact performance. The MS is designated to deliver long uop flows required by CISC instructions like CPUID; or uncommon conditions like Floating Point Assists when dealing with Denormals. Sample with: FRONTEND_RETIRED.MS_FLOWS. Related metrics: tma_clears_resteers, tma_l1_bound, tma_machine_clears, tma_microcode_sequencer, tma_mixing_vectors, tma_serializing_operation\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of slots where the CPU was retiring branch instructions that were not fused\",\n        \"MetricExpr\": \"tma_light_operations * (cpu_core@BR_INST_RETIRED.ALL_BRANCHES@ - cpu_core@INST_RETIRED.MACRO_FUSED@) / (tma_retiring * tma_info_thread_slots)\",\n        \"MetricGroup\": \"Pipeline;TopdownL3;tma_L3_group;tma_light_operations_group\",\n        \"MetricName\": \"tma_non_fused_branches\",\n        \"MetricThreshold\": \"tma_non_fused_branches > 0.1 & tma_light_operations > 0.6\",\n        \"PublicDescription\": \"This metric represents fraction of slots where the CPU was retiring branch instructions that were not fused. Non-conditional branches like direct JMP or CALL would count here. Can be used to examine fusible conditional jumps that were not fused.\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of slots where the CPU was retiring NOP (no op) instructions\",\n        \"MetricExpr\": \"tma_light_operations * cpu_core@INST_RETIRED.NOP@ / (tma_retiring * tma_info_thread_slots)\",\n        \"MetricGroup\": \"Pipeline;TopdownL3;tma_L3_group;tma_light_operations_group\",\n        \"MetricName\": \"tma_nop_instructions\",\n        \"MetricThreshold\": \"tma_nop_instructions > 0.1 & tma_light_operations > 0.6\",\n        \"PublicDescription\": \"This metric represents fraction of slots where the CPU was retiring NOP (no op) instructions. Compilers often use NOPs for certain address alignments - e.g. start address of a function or loop body. Sample with: INST_RETIRED.NOP\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents the remaining light uops fraction the CPU has executed - remaining means not covered by other sibling nodes\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"max(0, tma_light_operations - (tma_fp_arith + tma_int_operations + tma_memory_operations + tma_fused_instructions + tma_non_fused_branches + tma_nop_instructions))\",\n        \"MetricGroup\": \"Pipeline;TopdownL3;tma_L3_group;tma_light_operations_group\",\n        \"MetricName\": \"tma_other_light_ops\",\n        \"MetricThreshold\": \"tma_other_light_ops > 0.3 & tma_light_operations > 0.6\",\n        \"PublicDescription\": \"This metric represents the remaining light uops fraction the CPU has executed - remaining means not covered by other sibling nodes. May undercount due to FMA double counting\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric roughly estimates fraction of slots the CPU retired uops as a result of handing Page Faults\",\n        \"MetricExpr\": \"99 * cpu_core@ASSISTS.PAGE_FAULT@ / tma_info_thread_slots\",\n        \"MetricGroup\": \"TopdownL5;tma_L5_group;tma_assists_group\",\n        \"MetricName\": \"tma_page_faults\",\n        \"MetricThreshold\": \"tma_page_faults > 0.05\",\n        \"PublicDescription\": \"This metric roughly estimates fraction of slots the CPU retired uops as a result of handing Page Faults. A Page Fault may apply on first application access to a memory page. Note operating system handling of page faults accounts for the majority of its cost.\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents Core fraction of cycles CPU dispatched uops on execution port 0 ([SNB+] ALU; [HSW+] ALU and 2nd branch)\",\n        \"MetricExpr\": \"UOPS_DISPATCHED.PORT_0 / tma_info_core_core_clks\",\n        \"MetricGroup\": \"Compute;TopdownL6;tma_L6_group;tma_alu_op_utilization_group;tma_issue2P\",\n        \"MetricName\": \"tma_port_0\",\n        \"MetricThreshold\": \"tma_port_0 > 0.6\",\n        \"PublicDescription\": \"This metric represents Core fraction of cycles CPU dispatched uops on execution port 0 ([SNB+] ALU; [HSW+] ALU and 2nd branch). Sample with: UOPS_DISPATCHED.PORT_0. Related metrics: tma_fp_scalar, tma_fp_vector, tma_fp_vector_128b, tma_fp_vector_256b, tma_fp_vector_512b, tma_int_vector_128b, tma_int_vector_256b, tma_port_1, tma_port_5, tma_port_6, tma_ports_utilized_2\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents Core fraction of cycles CPU dispatched uops on execution port 1 (ALU)\",\n        \"MetricExpr\": \"UOPS_DISPATCHED.PORT_1 / tma_info_core_core_clks\",\n        \"MetricGroup\": \"TopdownL6;tma_L6_group;tma_alu_op_utilization_group;tma_issue2P\",\n        \"MetricName\": \"tma_port_1\",\n        \"MetricThreshold\": \"tma_port_1 > 0.6\",\n        \"PublicDescription\": \"This metric represents Core fraction of cycles CPU dispatched uops on execution port 1 (ALU). Sample with: UOPS_DISPATCHED.PORT_1. Related metrics: tma_fp_scalar, tma_fp_vector, tma_fp_vector_128b, tma_fp_vector_256b, tma_fp_vector_512b, tma_int_vector_128b, tma_int_vector_256b, tma_port_0, tma_port_5, tma_port_6, tma_ports_utilized_2\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents Core fraction of cycles CPU dispatched uops on execution port 6 ([HSW+]Primary Branch and simple ALU)\",\n        \"MetricExpr\": \"UOPS_DISPATCHED.PORT_6 / tma_info_core_core_clks\",\n        \"MetricGroup\": \"TopdownL6;tma_L6_group;tma_alu_op_utilization_group;tma_issue2P\",\n        \"MetricName\": \"tma_port_6\",\n        \"MetricThreshold\": \"tma_port_6 > 0.6\",\n        \"PublicDescription\": \"This metric represents Core fraction of cycles CPU dispatched uops on execution port 6 ([HSW+]Primary Branch and simple ALU). Sample with: UOPS_DISPATCHED.PORT_6. Related metrics: tma_fp_scalar, tma_fp_vector, tma_fp_vector_128b, tma_fp_vector_256b, tma_fp_vector_512b, tma_int_vector_128b, tma_int_vector_256b, tma_port_0, tma_port_1, tma_port_5, tma_ports_utilized_2\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related)\",\n        \"MetricExpr\": \"((cpu_core@EXE_ACTIVITY.3_PORTS_UTIL\\\\,umask\\\\=0x80@ + tma_serializing_operation * (cpu_core@CYCLE_ACTIVITY.STALLS_TOTAL@ - cpu_core@EXE_ACTIVITY.BOUND_ON_LOADS@) + (cpu_core@EXE_ACTIVITY.1_PORTS_UTIL@ + tma_retiring * cpu_core@EXE_ACTIVITY.2_PORTS_UTIL\\\\,umask\\\\=0xc@)) / tma_info_thread_clks if cpu_core@ARITH.DIV_ACTIVE@ < cpu_core@CYCLE_ACTIVITY.STALLS_TOTAL@ - cpu_core@EXE_ACTIVITY.BOUND_ON_LOADS@ else (cpu_core@EXE_ACTIVITY.1_PORTS_UTIL@ + tma_retiring * cpu_core@EXE_ACTIVITY.2_PORTS_UTIL\\\\,umask\\\\=0xc@) / tma_info_thread_clks)\",\n        \"MetricGroup\": \"PortsUtil;TopdownL3;tma_L3_group;tma_core_bound_group\",\n        \"MetricName\": \"tma_ports_utilization\",\n        \"MetricThreshold\": \"tma_ports_utilization > 0.15 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2)\",\n        \"PublicDescription\": \"This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related).  Two distinct categories can be attributed into this metric: (1) heavy data-dependency among contiguous instructions would manifest in this metric - such cases are often referred to as low Instruction Level Parallelism (ILP). (2) Contention on some hardware execution unit other than Divider. For example; when there are too many multiply operations.\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles CPU executed no uops on any execution port (Logical Processor cycles since ICL, Physical Core cycles otherwise)\",\n        \"MetricExpr\": \"cpu_core@EXE_ACTIVITY.3_PORTS_UTIL\\\\,umask\\\\=0x80@ / tma_info_thread_clks + tma_serializing_operation * (cpu_core@CYCLE_ACTIVITY.STALLS_TOTAL@ - cpu_core@EXE_ACTIVITY.BOUND_ON_LOADS@) / tma_info_thread_clks\",\n        \"MetricGroup\": \"PortsUtil;TopdownL4;tma_L4_group;tma_ports_utilization_group\",\n        \"MetricName\": \"tma_ports_utilized_0\",\n        \"MetricThreshold\": \"tma_ports_utilized_0 > 0.2 & (tma_ports_utilization > 0.15 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric represents fraction of cycles CPU executed no uops on any execution port (Logical Processor cycles since ICL, Physical Core cycles otherwise). Long-latency instructions like divides may contribute to this metric.\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles where the CPU executed total of 1 uop per cycle on all execution ports (Logical Processor cycles since ICL, Physical Core cycles otherwise)\",\n        \"MetricExpr\": \"EXE_ACTIVITY.1_PORTS_UTIL / tma_info_thread_clks\",\n        \"MetricGroup\": \"PortsUtil;TopdownL4;tma_L4_group;tma_issueL1;tma_ports_utilization_group\",\n        \"MetricName\": \"tma_ports_utilized_1\",\n        \"MetricThreshold\": \"tma_ports_utilized_1 > 0.2 & (tma_ports_utilization > 0.15 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric represents fraction of cycles where the CPU executed total of 1 uop per cycle on all execution ports (Logical Processor cycles since ICL, Physical Core cycles otherwise). This can be due to heavy data-dependency among software instructions; or over oversubscribing a particular hardware resource. In some other cases with high 1_Port_Utilized and L1_Bound; this metric can point to L1 data-cache latency bottleneck that may not necessarily manifest with complete execution starvation (due to the short L1 latency e.g. walking a linked list) - looking at the assembly can be helpful. Sample with: EXE_ACTIVITY.1_PORTS_UTIL. Related metrics: tma_l1_bound\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles CPU executed total of 2 uops per cycle on all execution ports (Logical Processor cycles since ICL, Physical Core cycles otherwise)\",\n        \"MetricExpr\": \"EXE_ACTIVITY.2_PORTS_UTIL / tma_info_thread_clks\",\n        \"MetricGroup\": \"PortsUtil;TopdownL4;tma_L4_group;tma_issue2P;tma_ports_utilization_group\",\n        \"MetricName\": \"tma_ports_utilized_2\",\n        \"MetricThreshold\": \"tma_ports_utilized_2 > 0.15 & (tma_ports_utilization > 0.15 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric represents fraction of cycles CPU executed total of 2 uops per cycle on all execution ports (Logical Processor cycles since ICL, Physical Core cycles otherwise).  Loop Vectorization -most compilers feature auto-Vectorization options today- reduces pressure on the execution ports as multiple elements are calculated with same uop. Sample with: EXE_ACTIVITY.2_PORTS_UTIL. Related metrics: tma_fp_scalar, tma_fp_vector, tma_fp_vector_128b, tma_fp_vector_256b, tma_fp_vector_512b, tma_int_vector_128b, tma_int_vector_256b, tma_port_0, tma_port_1, tma_port_5, tma_port_6\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles CPU executed total of 3 or more uops per cycle on all execution ports (Logical Processor cycles since ICL, Physical Core cycles otherwise)\",\n        \"MetricExpr\": \"UOPS_EXECUTED.CYCLES_GE_3 / tma_info_thread_clks\",\n        \"MetricGroup\": \"PortsUtil;TopdownL4;tma_L4_group;tma_ports_utilization_group\",\n        \"MetricName\": \"tma_ports_utilized_3m\",\n        \"MetricThreshold\": \"tma_ports_utilized_3m > 0.7 & (tma_ports_utilization > 0.15 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric represents fraction of cycles CPU executed total of 3 or more uops per cycle on all execution ports (Logical Processor cycles since ICL, Physical Core cycles otherwise). Sample with: UOPS_EXECUTED.CYCLES_GE_3\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This category represents fraction of slots utilized by useful work i.e. issued uops that eventually get retired\",\n        \"DefaultMetricgroupName\": \"TopdownL1\",\n        \"MetricExpr\": \"cpu_core@topdown\\\\-retiring@ / (cpu_core@topdown\\\\-fe\\\\-bound@ + cpu_core@topdown\\\\-bad\\\\-spec@ + cpu_core@topdown\\\\-retiring@ + cpu_core@topdown\\\\-be\\\\-bound@) + 0 * tma_info_thread_slots\",\n        \"MetricGroup\": \"Default;TmaL1;TopdownL1;tma_L1_group\",\n        \"MetricName\": \"tma_retiring\",\n        \"MetricThreshold\": \"tma_retiring > 0.7 | tma_heavy_operations > 0.1\",\n        \"MetricgroupNoGroup\": \"TopdownL1;Default\",\n        \"PublicDescription\": \"This category represents fraction of slots utilized by useful work i.e. issued uops that eventually get retired. Ideally; all pipeline slots would be attributed to the Retiring category.  Retiring of 100% would indicate the maximum Pipeline_Width throughput was achieved.  Maximizing Retiring typically increases the Instructions-per-cycle (see IPC metric). Note that a high Retiring value does not necessary mean there is no room for more performance.  For example; Heavy-operations or Microcode Assists are categorized under Retiring. They often indicate suboptimal performance and can often be optimized or avoided. Sample with: UOPS_RETIRED.SLOTS\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles the CPU issue-pipeline was stalled due to serializing operations\",\n        \"MetricExpr\": \"RESOURCE_STALLS.SCOREBOARD / tma_info_thread_clks\",\n        \"MetricGroup\": \"PortsUtil;TopdownL5;tma_L5_group;tma_issueSO;tma_ports_utilized_0_group\",\n        \"MetricName\": \"tma_serializing_operation\",\n        \"MetricThreshold\": \"tma_serializing_operation > 0.1 & (tma_ports_utilized_0 > 0.2 & (tma_ports_utilization > 0.15 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2)))\",\n        \"PublicDescription\": \"This metric represents fraction of cycles the CPU issue-pipeline was stalled due to serializing operations. Instructions like CPUID; WRMSR or LFENCE serialize the out-of-order execution which may limit performance. Sample with: RESOURCE_STALLS.SCOREBOARD. Related metrics: tma_ms_switches\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents Shuffle (cross \\\"vector lane\\\" data transfers) uops fraction the CPU has retired.\",\n        \"MetricExpr\": \"INT_VEC_RETIRED.SHUFFLES / (tma_retiring * tma_info_thread_slots)\",\n        \"MetricGroup\": \"HPC;Pipeline;TopdownL4;tma_L4_group;tma_int_operations_group\",\n        \"MetricName\": \"tma_shuffles\",\n        \"MetricThreshold\": \"tma_shuffles > 0.1 & (tma_int_operations > 0.1 & tma_light_operations > 0.6)\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles the CPU was stalled due to PAUSE Instructions\",\n        \"MetricExpr\": \"CPU_CLK_UNHALTED.PAUSE / tma_info_thread_clks\",\n        \"MetricGroup\": \"TopdownL6;tma_L6_group;tma_serializing_operation_group\",\n        \"MetricName\": \"tma_slow_pause\",\n        \"MetricThreshold\": \"tma_slow_pause > 0.05 & (tma_serializing_operation > 0.1 & (tma_ports_utilized_0 > 0.2 & (tma_ports_utilization > 0.15 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2))))\",\n        \"PublicDescription\": \"This metric represents fraction of cycles the CPU was stalled due to PAUSE Instructions. Sample with: CPU_CLK_UNHALTED.PAUSE_INST\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates fraction of cycles handling memory load split accesses - load that cross 64-byte cache line boundary\",\n        \"MetricExpr\": \"tma_info_memory_load_miss_real_latency * cpu_core@LD_BLOCKS.NO_SR@ / tma_info_thread_clks\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_l1_bound_group\",\n        \"MetricName\": \"tma_split_loads\",\n        \"MetricThreshold\": \"tma_split_loads > 0.2 & (tma_l1_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric estimates fraction of cycles handling memory load split accesses - load that cross 64-byte cache line boundary. Sample with: MEM_INST_RETIRED.SPLIT_LOADS_PS\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents rate of split store accesses\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS_NMI\",\n        \"MetricExpr\": \"MEM_INST_RETIRED.SPLIT_STORES / tma_info_core_core_clks\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_issueSpSt;tma_store_bound_group\",\n        \"MetricName\": \"tma_split_stores\",\n        \"MetricThreshold\": \"tma_split_stores > 0.2 & (tma_store_bound > 0.2 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric represents rate of split store accesses.  Consider aligning your data to the 64-byte cache line granularity. Sample with: MEM_INST_RETIRED.SPLIT_STORES_PS. Related metrics: tma_port_4\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric measures fraction of cycles where the Super Queue (SQ) was full taking into account all request-types and both hardware SMT threads (Logical Processors)\",\n        \"MetricExpr\": \"(cpu_core@XQ.FULL_CYCLES@ + cpu_core@L1D_PEND_MISS.L2_STALLS@) / tma_info_thread_clks\",\n        \"MetricGroup\": \"MemoryBW;Offcore;TopdownL4;tma_L4_group;tma_issueBW;tma_l3_bound_group\",\n        \"MetricName\": \"tma_sq_full\",\n        \"MetricThreshold\": \"tma_sq_full > 0.3 & (tma_l3_bound > 0.05 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric measures fraction of cycles where the Super Queue (SQ) was full taking into account all request-types and both hardware SMT threads (Logical Processors). Related metrics: tma_fb_full, tma_info_bottleneck_memory_bandwidth, tma_info_system_dram_bw_use, tma_mem_bandwidth\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates how often CPU was stalled  due to RFO store memory accesses; RFO store issue a read-for-ownership request before the write\",\n        \"MetricExpr\": \"EXE_ACTIVITY.BOUND_ON_STORES / tma_info_thread_clks\",\n        \"MetricGroup\": \"MemoryBound;TmaL3mem;TopdownL3;tma_L3_group;tma_memory_bound_group\",\n        \"MetricName\": \"tma_store_bound\",\n        \"MetricThreshold\": \"tma_store_bound > 0.2 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2)\",\n        \"PublicDescription\": \"This metric estimates how often CPU was stalled  due to RFO store memory accesses; RFO store issue a read-for-ownership request before the write. Even though store accesses do not typically stall out-of-order CPUs; there are few cases where stores can lead to actual stalls. This metric will be flagged should RFO stores be a bottleneck. Sample with: MEM_INST_RETIRED.ALL_STORES_PS\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric roughly estimates fraction of cycles when the memory subsystem had loads blocked since they could not forward data from earlier (in program order) overlapping stores\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS_NMI\",\n        \"MetricExpr\": \"13 * cpu_core@LD_BLOCKS.STORE_FORWARD@ / tma_info_thread_clks\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_l1_bound_group\",\n        \"MetricName\": \"tma_store_fwd_blk\",\n        \"MetricThreshold\": \"tma_store_fwd_blk > 0.1 & (tma_l1_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric roughly estimates fraction of cycles when the memory subsystem had loads blocked since they could not forward data from earlier (in program order) overlapping stores. To streamline memory operations in the pipeline; a load can avoid waiting for memory if a prior in-flight store is writing the data that the load wants to read (store forwarding process). However; in some cases the load may be blocked for a significant time pending the store forward. For example; when the prior store is writing a smaller region than the load is reading.\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates fraction of cycles the CPU spent handling L1D store misses\",\n        \"MetricExpr\": \"(cpu_core@MEM_STORE_RETIRED.L2_HIT@ * 10 * (1 - cpu_core@MEM_INST_RETIRED.LOCK_LOADS@ / cpu_core@MEM_INST_RETIRED.ALL_STORES@) + (1 - cpu_core@MEM_INST_RETIRED.LOCK_LOADS@ / cpu_core@MEM_INST_RETIRED.ALL_STORES@) * min(cpu_core@CPU_CLK_UNHALTED.THREAD@, cpu_core@OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO@)) / tma_info_thread_clks\",\n        \"MetricGroup\": \"MemoryLat;Offcore;TopdownL4;tma_L4_group;tma_issueRFO;tma_issueSL;tma_store_bound_group\",\n        \"MetricName\": \"tma_store_latency\",\n        \"MetricThreshold\": \"tma_store_latency > 0.1 & (tma_store_bound > 0.2 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric estimates fraction of cycles the CPU spent handling L1D store misses. Store accesses usually less impact out-of-order core performance; however; holding resources for longer time can lead into undesired implications (e.g. contention on L1D fill-buffer entries - see FB_Full). Related metrics: tma_fb_full, tma_lock_latency\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents Core fraction of cycles CPU dispatched uops on execution port for Store operations\",\n        \"MetricExpr\": \"(cpu_core@UOPS_DISPATCHED.PORT_4_9@ + cpu_core@UOPS_DISPATCHED.PORT_7_8@) / (4 * tma_info_core_core_clks)\",\n        \"MetricGroup\": \"TopdownL5;tma_L5_group;tma_ports_utilized_3m_group\",\n        \"MetricName\": \"tma_store_op_utilization\",\n        \"MetricThreshold\": \"tma_store_op_utilization > 0.6\",\n        \"PublicDescription\": \"This metric represents Core fraction of cycles CPU dispatched uops on execution port for Store operations. Sample with: UOPS_DISPATCHED.PORT_7_8\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric roughly estimates the fraction of cycles where the TLB was missed by store accesses, hitting in the second-level TLB (STLB)\",\n        \"MetricExpr\": \"tma_dtlb_store - tma_store_stlb_miss\",\n        \"MetricGroup\": \"MemoryTLB;TopdownL5;tma_L5_group;tma_dtlb_store_group\",\n        \"MetricName\": \"tma_store_stlb_hit\",\n        \"MetricThreshold\": \"tma_store_stlb_hit > 0.05 & (tma_dtlb_store > 0.05 & (tma_store_bound > 0.2 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2)))\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates the fraction of cycles where the STLB was missed by store accesses, performing a hardware page walk\",\n        \"MetricExpr\": \"DTLB_STORE_MISSES.WALK_ACTIVE / tma_info_core_core_clks\",\n        \"MetricGroup\": \"MemoryTLB;TopdownL5;tma_L5_group;tma_dtlb_store_group\",\n        \"MetricName\": \"tma_store_stlb_miss\",\n        \"MetricThreshold\": \"tma_store_stlb_miss > 0.05 & (tma_dtlb_store > 0.05 & (tma_store_bound > 0.2 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2)))\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates how often CPU was stalled  due to Streaming store memory accesses; Streaming store optimize out a read request required by RFO stores\",\n        \"MetricExpr\": \"9 * cpu_core@OCR.STREAMING_WR.ANY_RESPONSE@ / tma_info_thread_clks\",\n        \"MetricGroup\": \"MemoryBW;Offcore;TopdownL4;tma_L4_group;tma_issueSmSt;tma_store_bound_group\",\n        \"MetricName\": \"tma_streaming_stores\",\n        \"MetricThreshold\": \"tma_streaming_stores > 0.2 & (tma_store_bound > 0.2 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric estimates how often CPU was stalled  due to Streaming store memory accesses; Streaming store optimize out a read request required by RFO stores. Even though store accesses do not typically stall out-of-order CPUs; there are few cases where stores can lead to actual stalls. This metric will be flagged should Streaming stores be a bottleneck. Sample with: OCR.STREAMING_WR.ANY_RESPONSE. Related metrics: tma_fb_full\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles the CPU was stalled due to new branch address clears\",\n        \"MetricExpr\": \"INT_MISC.UNKNOWN_BRANCH_CYCLES / tma_info_thread_clks\",\n        \"MetricGroup\": \"BigFoot;FetchLat;TopdownL4;tma_L4_group;tma_branch_resteers_group\",\n        \"MetricName\": \"tma_unknown_branches\",\n        \"MetricThreshold\": \"tma_unknown_branches > 0.05 & (tma_branch_resteers > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15))\",\n        \"PublicDescription\": \"This metric represents fraction of cycles the CPU was stalled due to new branch address clears. These are fetched branches the Branch Prediction Unit was unable to recognize (e.g. first time the branch is fetched or hitting BTB capacity limit). Sample with: FRONTEND_RETIRED.UNKNOWN_BRANCH\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This metric serves as an approximation of legacy x87 usage\",\n        \"MetricExpr\": \"tma_retiring * cpu_core@UOPS_EXECUTED.X87@ / UOPS_EXECUTED.THREAD\",\n        \"MetricGroup\": \"Compute;TopdownL4;tma_L4_group;tma_fp_arith_group\",\n        \"MetricName\": \"tma_x87_use\",\n        \"MetricThreshold\": \"tma_x87_use > 0.1 & (tma_fp_arith > 0.2 & tma_light_operations > 0.6)\",\n        \"PublicDescription\": \"This metric serves as an approximation of legacy x87 usage. It accounts for instructions beyond X87 FP arithmetic operations; hence may be used as a thermometer to avoid X87 high usage and preferably upgrade to modern ISA. See Tip under Tuning Hint.\",\n        \"ScaleUnit\": \"100%\",\n        \"Unit\": \"cpu_core\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}