--

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


entity VGA_IP is
	port
		(
			---AVALON---
			clk			:	in std_logic;
			reset_n		:	in std_logic;
			we				:	in std_logic;
			addr			:	in std_logic_vector(16 downto 0);
			din			:	in std_logic_vector(31 downto 0);
			dout			:	out std_logic_vector(31 downto 0);
			
			--VGA--
			clock_25		:	in std_logic;
			vga_r			:	out std_logic_vector(3 downto 0);
			vga_g			:	out std_logic_vector(3 downto 0);
			vga_b			:	out std_logic_vector(3 downto 0);
			vga_hs		:	out std_logic;
			vga_vs		:	out std_logic;
			vga_bl		:	out std_logic
		);
end VGA_IP;

architecture rtl of VGA_IP is

	signal vram_addr				:	std_logic_vector(16 downto 0);
	signal vram_data				:	std_logic_vector(2 downto 0);
	signal s_addr_a, s_addr_b	:	natural;

	
	----VGA-RAM----
	component DP_RAM
	generic 
	(
	  data_width : natural := 3;
	  addr_depth : natural := 76800
    );
	port 
	(
	  clk_a  : in    std_logic;
	  clk_b  : in    std_logic;
	  addr_a : in    natural range 0 to ADDR_DEPTH - 1;
	  addr_b : in    natural range 0 to ADDR_DEPTH - 1;
	  data_a : in    std_logic_vector((DATA_WIDTH - 1) downto 0);
	  data_b : in    std_logic_vector((DATA_WIDTH - 1) downto 0);
	  we_a   : in    std_logic := '1';
	  we_b   : in    std_logic := '1';
	  q_a    : out   std_logic_vector((DATA_WIDTH -1) downto 0);
	  q_b    : out   std_logic_vector((DATA_WIDTH -1) downto 0)
	);
	end component;
	
	
	----VGA Sync----
	component VGA_Controller
	 PORT
   (
      clk 	  :  IN std_logic;
      resetn  :  IN std_logic;
      data_in :  IN std_logic_vector (2 downto 0);

      VGA_HS  :  OUT   std_logic;
      VGA_VS  :  OUT   std_logic;
      VGA_BL  :  OUT   std_logic;    
      VGA_R   :  OUT   std_logic_vector(3 downto 0);
      VGA_G   :  OUT   std_logic_vector(3 downto 0);
      VGA_B   :  OUT   std_logic_vector(3 downto 0);
      ADDRESS :  OUT   std_logic_vector(16 downto 0)
   );
	end component;


begin

	----VGA-RAM----
	inst_DPRAM : DP_RAM
		port map
		(
		  clk_a 	=> clock_25,
		  clk_b 	=> clk,
		  addr_a => s_addr_a,
		  addr_b => s_addr_b,
		  data_a => (others =>'0'),
		  data_b => din(2 downto 0),
		  we_a   => '1',
		  we_b   => we,
		  q_a    => vram_data,
		  q_b    => dout(2 downto 0)
		);
		
		----VGA Sync----
	inst_controller : VGA_Controller
		port map
		(
			clk 	  => clock_25, 
			resetn  => reset_n,
			data_in => vram_data,
			VGA_HS  => vga_hs,
			VGA_VS  => vga_vs,
			VGA_R	  => vga_r,
			VGA_G   => vga_g,
			VGA_B   => vga_b,
			VGA_BL  => vga_bl,
			ADDRESS => vram_addr
		);
		
		s_addr_a <= to_integer(unsigned(vram_addr));
		s_addr_b <= to_integer(unsigned(addr));
		
end rtl;