vendor_name = ModelSim
source_file = 1, C:/intelFPGA_lite/Projects/vga/vga_lab1/image_mem.qip
source_file = 1, C:/intelFPGA_lite/Projects/vga/vga_lab1/image_mem.vhd
source_file = 1, C:/intelFPGA_lite/Projects/vga/vga_lab1/sync_clk.qip
source_file = 1, C:/intelFPGA_lite/Projects/vga/vga_lab1/sync_clk.vhd
source_file = 1, C:/intelFPGA_lite/Projects/vga/vga_lab1/vga_lab1.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/intelFPGA_lite/Projects/vga/vga_lab1/db/sync_clk_altpll.v
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/intelFPGA_lite/Projects/vga/vga_lab1/db/altsyncram_6kt3.tdf
source_file = 1, C:/intelFPGA_lite/projects/vga/vga_lab1/logo_227x222.mif
source_file = 1, C:/intelFPGA_lite/Projects/vga/vga_lab1/db/decode_aj9.tdf
source_file = 1, C:/intelFPGA_lite/Projects/vga/vga_lab1/db/mux_c3b.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, C:/intelFPGA_lite/Projects/vga/vga_lab1/db/add_sub_3vg.tdf
source_file = 1, C:/intelFPGA_lite/Projects/vga/vga_lab1/db/add_sub_9kg.tdf
source_file = 1, C:/intelFPGA_lite/Projects/vga/vga_lab1/db/add_sub_7vg.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.tdf
design_name = vga_lab1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, vga_lab1, 1
instance = comp, \r[0]~output\, r[0]~output, vga_lab1, 1
instance = comp, \r[1]~output\, r[1]~output, vga_lab1, 1
instance = comp, \r[2]~output\, r[2]~output, vga_lab1, 1
instance = comp, \r[3]~output\, r[3]~output, vga_lab1, 1
instance = comp, \g[0]~output\, g[0]~output, vga_lab1, 1
instance = comp, \g[1]~output\, g[1]~output, vga_lab1, 1
instance = comp, \g[2]~output\, g[2]~output, vga_lab1, 1
instance = comp, \g[3]~output\, g[3]~output, vga_lab1, 1
instance = comp, \b[0]~output\, b[0]~output, vga_lab1, 1
instance = comp, \b[1]~output\, b[1]~output, vga_lab1, 1
instance = comp, \b[2]~output\, b[2]~output, vga_lab1, 1
instance = comp, \b[3]~output\, b[3]~output, vga_lab1, 1
instance = comp, \hsync~output\, hsync~output, vga_lab1, 1
instance = comp, \vsync~output\, vsync~output, vga_lab1, 1
instance = comp, \chooseRes~input\, chooseRes~input, vga_lab1, 1
instance = comp, \clk50MHz~input\, clk50MHz~input, vga_lab1, 1
instance = comp, \disp_clk|altpll_component|auto_generated|pll1\, disp_clk|altpll_component|auto_generated|pll1, vga_lab1, 1
instance = comp, \disp_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, disp_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, vga_lab1, 1
instance = comp, \disp_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\, disp_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, vga_lab1, 1
instance = comp, \sync2_clk~clkctrl\, sync2_clk~clkctrl, vga_lab1, 1
instance = comp, \hposition[0]~32\, hposition[0]~32, vga_lab1, 1
instance = comp, \hposition[9]~50\, hposition[9]~50, vga_lab1, 1
instance = comp, \hposition[10]~52\, hposition[10]~52, vga_lab1, 1
instance = comp, \hposition[10]\, hposition[10], vga_lab1, 1
instance = comp, \hposition[11]~54\, hposition[11]~54, vga_lab1, 1
instance = comp, \hposition[11]\, hposition[11], vga_lab1, 1
instance = comp, \hposition[12]~56\, hposition[12]~56, vga_lab1, 1
instance = comp, \hposition[12]\, hposition[12], vga_lab1, 1
instance = comp, \hposition[13]~58\, hposition[13]~58, vga_lab1, 1
instance = comp, \hposition[13]\, hposition[13], vga_lab1, 1
instance = comp, \hposition[14]~60\, hposition[14]~60, vga_lab1, 1
instance = comp, \hposition[14]\, hposition[14], vga_lab1, 1
instance = comp, \hposition[15]~62\, hposition[15]~62, vga_lab1, 1
instance = comp, \hposition[15]\, hposition[15], vga_lab1, 1
instance = comp, \hposition[16]~64\, hposition[16]~64, vga_lab1, 1
instance = comp, \hposition[16]\, hposition[16], vga_lab1, 1
instance = comp, \hposition[17]~66\, hposition[17]~66, vga_lab1, 1
instance = comp, \hposition[17]\, hposition[17], vga_lab1, 1
instance = comp, \hposition[18]~68\, hposition[18]~68, vga_lab1, 1
instance = comp, \hposition[18]\, hposition[18], vga_lab1, 1
instance = comp, \hposition[19]~70\, hposition[19]~70, vga_lab1, 1
instance = comp, \hposition[19]\, hposition[19], vga_lab1, 1
instance = comp, \hposition[20]~72\, hposition[20]~72, vga_lab1, 1
instance = comp, \hposition[20]\, hposition[20], vga_lab1, 1
instance = comp, \hposition[21]~74\, hposition[21]~74, vga_lab1, 1
instance = comp, \hposition[21]\, hposition[21], vga_lab1, 1
instance = comp, \hposition[22]~76\, hposition[22]~76, vga_lab1, 1
instance = comp, \hposition[22]\, hposition[22], vga_lab1, 1
instance = comp, \hposition[23]~78\, hposition[23]~78, vga_lab1, 1
instance = comp, \hposition[23]\, hposition[23], vga_lab1, 1
instance = comp, \hposition[24]~80\, hposition[24]~80, vga_lab1, 1
instance = comp, \hposition[24]\, hposition[24], vga_lab1, 1
instance = comp, \hposition[25]~82\, hposition[25]~82, vga_lab1, 1
instance = comp, \hposition[25]\, hposition[25], vga_lab1, 1
instance = comp, \hposition[26]~84\, hposition[26]~84, vga_lab1, 1
instance = comp, \hposition[26]\, hposition[26], vga_lab1, 1
instance = comp, \hposition[27]~86\, hposition[27]~86, vga_lab1, 1
instance = comp, \hposition[27]\, hposition[27], vga_lab1, 1
instance = comp, \hposition[28]~88\, hposition[28]~88, vga_lab1, 1
instance = comp, \hposition[28]\, hposition[28], vga_lab1, 1
instance = comp, \hposition[29]~90\, hposition[29]~90, vga_lab1, 1
instance = comp, \hposition[29]\, hposition[29], vga_lab1, 1
instance = comp, \hposition[30]~92\, hposition[30]~92, vga_lab1, 1
instance = comp, \hposition[30]\, hposition[30], vga_lab1, 1
instance = comp, \hposition[31]~94\, hposition[31]~94, vga_lab1, 1
instance = comp, \hposition[31]\, hposition[31], vga_lab1, 1
instance = comp, \LessThan0~0\, LessThan0~0, vga_lab1, 1
instance = comp, \LessThan0~5\, LessThan0~5, vga_lab1, 1
instance = comp, \LessThan0~4\, LessThan0~4, vga_lab1, 1
instance = comp, \LessThan0~1\, LessThan0~1, vga_lab1, 1
instance = comp, \LessThan0~2\, LessThan0~2, vga_lab1, 1
instance = comp, \LessThan0~3\, LessThan0~3, vga_lab1, 1
instance = comp, \LessThan0~6\, LessThan0~6, vga_lab1, 1
instance = comp, \LessThan0~7\, LessThan0~7, vga_lab1, 1
instance = comp, \LessThan3~0\, LessThan3~0, vga_lab1, 1
instance = comp, \LessThan0~8\, LessThan0~8, vga_lab1, 1
instance = comp, \LessThan0~9\, LessThan0~9, vga_lab1, 1
instance = comp, \LessThan0~10\, LessThan0~10, vga_lab1, 1
instance = comp, \hposition[0]\, hposition[0], vga_lab1, 1
instance = comp, \hposition[1]~34\, hposition[1]~34, vga_lab1, 1
instance = comp, \hposition[1]\, hposition[1], vga_lab1, 1
instance = comp, \hposition[2]~36\, hposition[2]~36, vga_lab1, 1
instance = comp, \hposition[2]\, hposition[2], vga_lab1, 1
instance = comp, \hposition[3]~38\, hposition[3]~38, vga_lab1, 1
instance = comp, \hposition[3]\, hposition[3], vga_lab1, 1
instance = comp, \hposition[4]~40\, hposition[4]~40, vga_lab1, 1
instance = comp, \hposition[4]\, hposition[4], vga_lab1, 1
instance = comp, \hposition[5]~42\, hposition[5]~42, vga_lab1, 1
instance = comp, \hposition[5]\, hposition[5], vga_lab1, 1
instance = comp, \hposition[6]~44\, hposition[6]~44, vga_lab1, 1
instance = comp, \hposition[6]\, hposition[6], vga_lab1, 1
instance = comp, \hposition[7]~46\, hposition[7]~46, vga_lab1, 1
instance = comp, \hposition[7]\, hposition[7], vga_lab1, 1
instance = comp, \hposition[8]~48\, hposition[8]~48, vga_lab1, 1
instance = comp, \hposition[8]\, hposition[8], vga_lab1, 1
instance = comp, \hposition[9]\, hposition[9], vga_lab1, 1
instance = comp, \LessThan6~0\, LessThan6~0, vga_lab1, 1
instance = comp, \LessThan6~1\, LessThan6~1, vga_lab1, 1
instance = comp, \LessThan6~2\, LessThan6~2, vga_lab1, 1
instance = comp, \LessThan6~3\, LessThan6~3, vga_lab1, 1
instance = comp, \LessThan6~4\, LessThan6~4, vga_lab1, 1
instance = comp, \LessThan7~0\, LessThan7~0, vga_lab1, 1
instance = comp, \LessThan7~1\, LessThan7~1, vga_lab1, 1
instance = comp, \LessThan7~2\, LessThan7~2, vga_lab1, 1
instance = comp, \process_0~11\, process_0~11, vga_lab1, 1
instance = comp, \vposition[0]~32\, vposition[0]~32, vga_lab1, 1
instance = comp, \vposition[9]~50\, vposition[9]~50, vga_lab1, 1
instance = comp, \vposition[10]~52\, vposition[10]~52, vga_lab1, 1
instance = comp, \vposition[10]\, vposition[10], vga_lab1, 1
instance = comp, \vposition[11]~54\, vposition[11]~54, vga_lab1, 1
instance = comp, \vposition[11]\, vposition[11], vga_lab1, 1
instance = comp, \vposition[12]~56\, vposition[12]~56, vga_lab1, 1
instance = comp, \vposition[12]\, vposition[12], vga_lab1, 1
instance = comp, \vposition[13]~58\, vposition[13]~58, vga_lab1, 1
instance = comp, \vposition[13]\, vposition[13], vga_lab1, 1
instance = comp, \vposition[14]~60\, vposition[14]~60, vga_lab1, 1
instance = comp, \vposition[14]\, vposition[14], vga_lab1, 1
instance = comp, \vposition[15]~62\, vposition[15]~62, vga_lab1, 1
instance = comp, \vposition[15]\, vposition[15], vga_lab1, 1
instance = comp, \vposition[16]~64\, vposition[16]~64, vga_lab1, 1
instance = comp, \vposition[16]\, vposition[16], vga_lab1, 1
instance = comp, \vposition[17]~66\, vposition[17]~66, vga_lab1, 1
instance = comp, \vposition[17]\, vposition[17], vga_lab1, 1
instance = comp, \vposition[18]~68\, vposition[18]~68, vga_lab1, 1
instance = comp, \vposition[18]\, vposition[18], vga_lab1, 1
instance = comp, \vposition[19]~70\, vposition[19]~70, vga_lab1, 1
instance = comp, \vposition[19]\, vposition[19], vga_lab1, 1
instance = comp, \vposition[20]~72\, vposition[20]~72, vga_lab1, 1
instance = comp, \vposition[20]\, vposition[20], vga_lab1, 1
instance = comp, \vposition[21]~74\, vposition[21]~74, vga_lab1, 1
instance = comp, \vposition[21]\, vposition[21], vga_lab1, 1
instance = comp, \vposition[22]~76\, vposition[22]~76, vga_lab1, 1
instance = comp, \vposition[22]\, vposition[22], vga_lab1, 1
instance = comp, \vposition[23]~78\, vposition[23]~78, vga_lab1, 1
instance = comp, \vposition[23]\, vposition[23], vga_lab1, 1
instance = comp, \vposition[24]~80\, vposition[24]~80, vga_lab1, 1
instance = comp, \vposition[24]\, vposition[24], vga_lab1, 1
instance = comp, \vposition[25]~82\, vposition[25]~82, vga_lab1, 1
instance = comp, \vposition[25]\, vposition[25], vga_lab1, 1
instance = comp, \vposition[26]~84\, vposition[26]~84, vga_lab1, 1
instance = comp, \vposition[26]\, vposition[26], vga_lab1, 1
instance = comp, \vposition[27]~86\, vposition[27]~86, vga_lab1, 1
instance = comp, \vposition[27]\, vposition[27], vga_lab1, 1
instance = comp, \vposition[28]~88\, vposition[28]~88, vga_lab1, 1
instance = comp, \vposition[28]\, vposition[28], vga_lab1, 1
instance = comp, \vposition[29]~90\, vposition[29]~90, vga_lab1, 1
instance = comp, \vposition[29]\, vposition[29], vga_lab1, 1
instance = comp, \LessThan1~5\, LessThan1~5, vga_lab1, 1
instance = comp, \vposition[30]~92\, vposition[30]~92, vga_lab1, 1
instance = comp, \vposition[30]\, vposition[30], vga_lab1, 1
instance = comp, \vposition[31]~94\, vposition[31]~94, vga_lab1, 1
instance = comp, \vposition[31]\, vposition[31], vga_lab1, 1
instance = comp, \LessThan1~1\, LessThan1~1, vga_lab1, 1
instance = comp, \LessThan1~2\, LessThan1~2, vga_lab1, 1
instance = comp, \LessThan1~0\, LessThan1~0, vga_lab1, 1
instance = comp, \LessThan1~3\, LessThan1~3, vga_lab1, 1
instance = comp, \LessThan1~4\, LessThan1~4, vga_lab1, 1
instance = comp, \LessThan1~6\, LessThan1~6, vga_lab1, 1
instance = comp, \LessThan1~7\, LessThan1~7, vga_lab1, 1
instance = comp, \LessThan1~8\, LessThan1~8, vga_lab1, 1
instance = comp, \LessThan1~9\, LessThan1~9, vga_lab1, 1
instance = comp, \LessThan1~10\, LessThan1~10, vga_lab1, 1
instance = comp, \LessThan1~11\, LessThan1~11, vga_lab1, 1
instance = comp, \vposition[0]\, vposition[0], vga_lab1, 1
instance = comp, \vposition[1]~34\, vposition[1]~34, vga_lab1, 1
instance = comp, \vposition[1]\, vposition[1], vga_lab1, 1
instance = comp, \vposition[2]~36\, vposition[2]~36, vga_lab1, 1
instance = comp, \vposition[2]\, vposition[2], vga_lab1, 1
instance = comp, \vposition[3]~38\, vposition[3]~38, vga_lab1, 1
instance = comp, \vposition[3]\, vposition[3], vga_lab1, 1
instance = comp, \vposition[4]~40\, vposition[4]~40, vga_lab1, 1
instance = comp, \vposition[4]\, vposition[4], vga_lab1, 1
instance = comp, \vposition[5]~42\, vposition[5]~42, vga_lab1, 1
instance = comp, \vposition[5]\, vposition[5], vga_lab1, 1
instance = comp, \vposition[6]~44\, vposition[6]~44, vga_lab1, 1
instance = comp, \vposition[6]\, vposition[6], vga_lab1, 1
instance = comp, \vposition[7]~46\, vposition[7]~46, vga_lab1, 1
instance = comp, \vposition[7]\, vposition[7], vga_lab1, 1
instance = comp, \vposition[8]~48\, vposition[8]~48, vga_lab1, 1
instance = comp, \vposition[8]\, vposition[8], vga_lab1, 1
instance = comp, \vposition[9]\, vposition[9], vga_lab1, 1
instance = comp, \process_0~8\, process_0~8, vga_lab1, 1
instance = comp, \process_0~9\, process_0~9, vga_lab1, 1
instance = comp, \process_0~10\, process_0~10, vga_lab1, 1
instance = comp, \process_0~12\, process_0~12, vga_lab1, 1
instance = comp, \process_0~0\, process_0~0, vga_lab1, 1
instance = comp, \process_0~3\, process_0~3, vga_lab1, 1
instance = comp, \process_0~5\, process_0~5, vga_lab1, 1
instance = comp, \process_0~4\, process_0~4, vga_lab1, 1
instance = comp, \LessThan9~0\, LessThan9~0, vga_lab1, 1
instance = comp, \process_0~1\, process_0~1, vga_lab1, 1
instance = comp, \LessThan8~0\, LessThan8~0, vga_lab1, 1
instance = comp, \process_0~2\, process_0~2, vga_lab1, 1
instance = comp, \process_0~6\, process_0~6, vga_lab1, 1
instance = comp, \process_0~7\, process_0~7, vga_lab1, 1
instance = comp, \process_0~13\, process_0~13, vga_lab1, 1
instance = comp, \Add12~0\, Add12~0, vga_lab1, 1
instance = comp, \Add12~2\, Add12~2, vga_lab1, 1
instance = comp, \Add12~4\, Add12~4, vga_lab1, 1
instance = comp, \Add12~6\, Add12~6, vga_lab1, 1
instance = comp, \Add12~8\, Add12~8, vga_lab1, 1
instance = comp, \Add12~10\, Add12~10, vga_lab1, 1
instance = comp, \Add12~12\, Add12~12, vga_lab1, 1
instance = comp, \Add12~14\, Add12~14, vga_lab1, 1
instance = comp, \Add12~16\, Add12~16, vga_lab1, 1
instance = comp, \Add12~18\, Add12~18, vga_lab1, 1
instance = comp, \Add12~20\, Add12~20, vga_lab1, 1
instance = comp, \Add12~22\, Add12~22, vga_lab1, 1
instance = comp, \Add12~24\, Add12~24, vga_lab1, 1
instance = comp, \Add12~26\, Add12~26, vga_lab1, 1
instance = comp, \Add12~28\, Add12~28, vga_lab1, 1
instance = comp, \Add12~30\, Add12~30, vga_lab1, 1
instance = comp, \Add13~0\, Add13~0, vga_lab1, 1
instance = comp, \Add13~2\, Add13~2, vga_lab1, 1
instance = comp, \Add13~4\, Add13~4, vga_lab1, 1
instance = comp, \Add13~6\, Add13~6, vga_lab1, 1
instance = comp, \Add13~8\, Add13~8, vga_lab1, 1
instance = comp, \Add13~10\, Add13~10, vga_lab1, 1
instance = comp, \Mult0|mult_core|romout[1][11]~17\, Mult0|mult_core|romout[1][11]~17, vga_lab1, 1
instance = comp, \Mult0|mult_core|romout[1][10]\, Mult0|mult_core|romout[1][10], vga_lab1, 1
instance = comp, \Mult0|mult_core|romout[1][9]\, Mult0|mult_core|romout[1][9], vga_lab1, 1
instance = comp, \Mult0|mult_core|romout[1][8]\, Mult0|mult_core|romout[1][8], vga_lab1, 1
instance = comp, \Mult0|mult_core|romout[0][11]~0\, Mult0|mult_core|romout[0][11]~0, vga_lab1, 1
instance = comp, \Mult0|mult_core|romout[1][7]\, Mult0|mult_core|romout[1][7], vga_lab1, 1
instance = comp, \Mult0|mult_core|romout[0][10]\, Mult0|mult_core|romout[0][10], vga_lab1, 1
instance = comp, \Mult0|mult_core|romout[1][6]~1\, Mult0|mult_core|romout[1][6]~1, vga_lab1, 1
instance = comp, \Mult0|mult_core|romout[0][9]\, Mult0|mult_core|romout[0][9], vga_lab1, 1
instance = comp, \Mult0|mult_core|romout[1][5]\, Mult0|mult_core|romout[1][5], vga_lab1, 1
instance = comp, \Mult0|mult_core|romout[0][8]~3\, Mult0|mult_core|romout[0][8]~3, vga_lab1, 1
instance = comp, \Mult0|mult_core|romout[1][4]~2\, Mult0|mult_core|romout[1][4]~2, vga_lab1, 1
instance = comp, \Mult0|mult_core|romout[0][7]\, Mult0|mult_core|romout[0][7], vga_lab1, 1
instance = comp, \Mult0|mult_core|romout[1][3]\, Mult0|mult_core|romout[1][3], vga_lab1, 1
instance = comp, \Mult0|mult_core|romout[0][6]~4\, Mult0|mult_core|romout[0][6]~4, vga_lab1, 1
instance = comp, \Mult0|mult_core|romout[1][2]\, Mult0|mult_core|romout[1][2], vga_lab1, 1
instance = comp, \Mult0|mult_core|romout[1][1]~5\, Mult0|mult_core|romout[1][1]~5, vga_lab1, 1
instance = comp, \Mult0|mult_core|romout[0][5]\, Mult0|mult_core|romout[0][5], vga_lab1, 1
instance = comp, \Mult0|mult_core|romout[0][4]~6\, Mult0|mult_core|romout[0][4]~6, vga_lab1, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0, vga_lab1, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2, vga_lab1, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4, vga_lab1, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6, vga_lab1, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8, vga_lab1, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10, vga_lab1, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12, vga_lab1, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14, vga_lab1, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16, vga_lab1, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18, vga_lab1, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20, vga_lab1, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22, vga_lab1, 1
instance = comp, \Add13~12\, Add13~12, vga_lab1, 1
instance = comp, \Add13~14\, Add13~14, vga_lab1, 1
instance = comp, \Add13~16\, Add13~16, vga_lab1, 1
instance = comp, \Add13~18\, Add13~18, vga_lab1, 1
instance = comp, \Mult0|mult_core|romout[2][7]~19\, Mult0|mult_core|romout[2][7]~19, vga_lab1, 1
instance = comp, \Add13~20\, Add13~20, vga_lab1, 1
instance = comp, \Add13~22\, Add13~22, vga_lab1, 1
instance = comp, \Add13~24\, Add13~24, vga_lab1, 1
instance = comp, \Add13~26\, Add13~26, vga_lab1, 1
instance = comp, \Mult0|mult_core|romout[3][3]~18\, Mult0|mult_core|romout[3][3]~18, vga_lab1, 1
instance = comp, \Mult0|mult_core|romout[2][6]~8\, Mult0|mult_core|romout[2][6]~8, vga_lab1, 1
instance = comp, \Mult0|mult_core|romout[3][2]~7\, Mult0|mult_core|romout[3][2]~7, vga_lab1, 1
instance = comp, \Mult0|mult_core|romout[3][1]~9\, Mult0|mult_core|romout[3][1]~9, vga_lab1, 1
instance = comp, \Mult0|mult_core|romout[2][5]~10\, Mult0|mult_core|romout[2][5]~10, vga_lab1, 1
instance = comp, \Mult0|mult_core|romout[2][4]~11\, Mult0|mult_core|romout[2][4]~11, vga_lab1, 1
instance = comp, \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0\, Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0, vga_lab1, 1
instance = comp, \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2\, Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2, vga_lab1, 1
instance = comp, \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4\, Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4, vga_lab1, 1
instance = comp, \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6\, Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6, vga_lab1, 1
instance = comp, \Mult0|mult_core|romout[2][3]~12\, Mult0|mult_core|romout[2][3]~12, vga_lab1, 1
instance = comp, \Mult0|mult_core|romout[2][2]~13\, Mult0|mult_core|romout[2][2]~13, vga_lab1, 1
instance = comp, \Mult0|mult_core|romout[2][1]~14\, Mult0|mult_core|romout[2][1]~14, vga_lab1, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0\, Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, vga_lab1, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2\, Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, vga_lab1, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4\, Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, vga_lab1, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\, Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, vga_lab1, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\, Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, vga_lab1, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\, Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10, vga_lab1, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\, Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12, vga_lab1, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\, Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14, vga_lab1, 1
instance = comp, \Mult0|mult_core|romout[0][3]~15\, Mult0|mult_core|romout[0][3]~15, vga_lab1, 1
instance = comp, \Mult0|mult_core|romout[0][2]\, Mult0|mult_core|romout[0][2], vga_lab1, 1
instance = comp, \Mult0|mult_core|romout[0][1]~16\, Mult0|mult_core|romout[0][1]~16, vga_lab1, 1
instance = comp, \data_address[0]~16\, data_address[0]~16, vga_lab1, 1
instance = comp, \data_address[1]~18\, data_address[1]~18, vga_lab1, 1
instance = comp, \data_address[2]~20\, data_address[2]~20, vga_lab1, 1
instance = comp, \data_address[3]~22\, data_address[3]~22, vga_lab1, 1
instance = comp, \data_address[4]~24\, data_address[4]~24, vga_lab1, 1
instance = comp, \data_address[5]~26\, data_address[5]~26, vga_lab1, 1
instance = comp, \data_address[6]~28\, data_address[6]~28, vga_lab1, 1
instance = comp, \data_address[7]~30\, data_address[7]~30, vga_lab1, 1
instance = comp, \data_address[8]~32\, data_address[8]~32, vga_lab1, 1
instance = comp, \data_address[9]~34\, data_address[9]~34, vga_lab1, 1
instance = comp, \data_address[10]~36\, data_address[10]~36, vga_lab1, 1
instance = comp, \data_address[11]~38\, data_address[11]~38, vga_lab1, 1
instance = comp, \data_address[12]~40\, data_address[12]~40, vga_lab1, 1
instance = comp, \data_address[13]~42\, data_address[13]~42, vga_lab1, 1
instance = comp, \data_address[14]~44\, data_address[14]~44, vga_lab1, 1
instance = comp, \data_address[15]~46\, data_address[15]~46, vga_lab1, 1
instance = comp, \data_address[15]\, data_address[15], vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|address_reg_a[2]~feeder\, imRead|altsyncram_component|auto_generated|address_reg_a[2]~feeder, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|address_reg_a[2]\, imRead|altsyncram_component|auto_generated|address_reg_a[2], vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|out_address_reg_a[2]\, imRead|altsyncram_component|auto_generated|out_address_reg_a[2], vga_lab1, 1
instance = comp, \data_address[14]\, data_address[14], vga_lab1, 1
instance = comp, \data_address[13]\, data_address[13], vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|rden_decode|w_anode406w[3]\, imRead|altsyncram_component|auto_generated|rden_decode|w_anode406w[3], vga_lab1, 1
instance = comp, \data_address[0]\, data_address[0], vga_lab1, 1
instance = comp, \data_address[1]\, data_address[1], vga_lab1, 1
instance = comp, \data_address[2]\, data_address[2], vga_lab1, 1
instance = comp, \data_address[3]\, data_address[3], vga_lab1, 1
instance = comp, \data_address[4]\, data_address[4], vga_lab1, 1
instance = comp, \data_address[5]\, data_address[5], vga_lab1, 1
instance = comp, \data_address[6]\, data_address[6], vga_lab1, 1
instance = comp, \data_address[7]\, data_address[7], vga_lab1, 1
instance = comp, \data_address[8]\, data_address[8], vga_lab1, 1
instance = comp, \data_address[9]\, data_address[9], vga_lab1, 1
instance = comp, \data_address[10]\, data_address[10], vga_lab1, 1
instance = comp, \data_address[11]\, data_address[11], vga_lab1, 1
instance = comp, \data_address[12]\, data_address[12], vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a8\, imRead|altsyncram_component|auto_generated|ram_block1a8, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|address_reg_a[0]~feeder\, imRead|altsyncram_component|auto_generated|address_reg_a[0]~feeder, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|address_reg_a[0]\, imRead|altsyncram_component|auto_generated|address_reg_a[0], vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|out_address_reg_a[0]\, imRead|altsyncram_component|auto_generated|out_address_reg_a[0], vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|rden_decode|w_anode435w[3]~0\, imRead|altsyncram_component|auto_generated|rden_decode|w_anode435w[3]~0, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a32\, imRead|altsyncram_component|auto_generated|ram_block1a32, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|address_reg_a[1]~feeder\, imRead|altsyncram_component|auto_generated|address_reg_a[1]~feeder, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|address_reg_a[1]\, imRead|altsyncram_component|auto_generated|address_reg_a[1], vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|out_address_reg_a[1]\, imRead|altsyncram_component|auto_generated|out_address_reg_a[1], vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~2\, imRead|altsyncram_component|auto_generated|mux2|_~2, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|rden_decode|w_anode446w[3]~0\, imRead|altsyncram_component|auto_generated|rden_decode|w_anode446w[3]~0, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a44\, imRead|altsyncram_component|auto_generated|ram_block1a44, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|rden_decode|w_anode424w[3]~0\, imRead|altsyncram_component|auto_generated|rden_decode|w_anode424w[3]~0, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a20\, imRead|altsyncram_component|auto_generated|ram_block1a20, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~3\, imRead|altsyncram_component|auto_generated|mux2|_~3, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|rden_decode|w_anode468w[3]~0\, imRead|altsyncram_component|auto_generated|rden_decode|w_anode468w[3]~0, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a68\, imRead|altsyncram_component|auto_generated|ram_block1a68, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|rden_decode|w_anode457w[3]~0\, imRead|altsyncram_component|auto_generated|rden_decode|w_anode457w[3]~0, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a56\, imRead|altsyncram_component|auto_generated|ram_block1a56, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~0\, imRead|altsyncram_component|auto_generated|mux2|_~0, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|rden_decode|w_anode490w[3]~0\, imRead|altsyncram_component|auto_generated|rden_decode|w_anode490w[3]~0, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a92\, imRead|altsyncram_component|auto_generated|ram_block1a92, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|rden_decode|w_anode479w[3]~0\, imRead|altsyncram_component|auto_generated|rden_decode|w_anode479w[3]~0, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a80\, imRead|altsyncram_component|auto_generated|ram_block1a80, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~1\, imRead|altsyncram_component|auto_generated|mux2|_~1, vga_lab1, 1
instance = comp, \r~0\, r~0, vga_lab1, 1
instance = comp, \r[0]~reg0\, r[0]~reg0, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a45\, imRead|altsyncram_component|auto_generated|ram_block1a45, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a9\, imRead|altsyncram_component|auto_generated|ram_block1a9, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a33\, imRead|altsyncram_component|auto_generated|ram_block1a33, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~6\, imRead|altsyncram_component|auto_generated|mux2|_~6, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a21\, imRead|altsyncram_component|auto_generated|ram_block1a21, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~7\, imRead|altsyncram_component|auto_generated|mux2|_~7, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a81\, imRead|altsyncram_component|auto_generated|ram_block1a81, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a69\, imRead|altsyncram_component|auto_generated|ram_block1a69, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a57\, imRead|altsyncram_component|auto_generated|ram_block1a57, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~4\, imRead|altsyncram_component|auto_generated|mux2|_~4, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a93\, imRead|altsyncram_component|auto_generated|ram_block1a93, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~5\, imRead|altsyncram_component|auto_generated|mux2|_~5, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~8\, imRead|altsyncram_component|auto_generated|mux2|_~8, vga_lab1, 1
instance = comp, \r[1]~reg0\, r[1]~reg0, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a10\, imRead|altsyncram_component|auto_generated|ram_block1a10, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a34\, imRead|altsyncram_component|auto_generated|ram_block1a34, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~11\, imRead|altsyncram_component|auto_generated|mux2|_~11, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a46\, imRead|altsyncram_component|auto_generated|ram_block1a46, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a22\, imRead|altsyncram_component|auto_generated|ram_block1a22, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~12\, imRead|altsyncram_component|auto_generated|mux2|_~12, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a82\, imRead|altsyncram_component|auto_generated|ram_block1a82, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a58\, imRead|altsyncram_component|auto_generated|ram_block1a58, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a70\, imRead|altsyncram_component|auto_generated|ram_block1a70, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~9\, imRead|altsyncram_component|auto_generated|mux2|_~9, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a94\, imRead|altsyncram_component|auto_generated|ram_block1a94, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~10\, imRead|altsyncram_component|auto_generated|mux2|_~10, vga_lab1, 1
instance = comp, \r~1\, r~1, vga_lab1, 1
instance = comp, \r[2]~reg0\, r[2]~reg0, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a83\, imRead|altsyncram_component|auto_generated|ram_block1a83, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a95\, imRead|altsyncram_component|auto_generated|ram_block1a95, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a59\, imRead|altsyncram_component|auto_generated|ram_block1a59, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a71\, imRead|altsyncram_component|auto_generated|ram_block1a71, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~13\, imRead|altsyncram_component|auto_generated|mux2|_~13, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~14\, imRead|altsyncram_component|auto_generated|mux2|_~14, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a47\, imRead|altsyncram_component|auto_generated|ram_block1a47, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a35\, imRead|altsyncram_component|auto_generated|ram_block1a35, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a11\, imRead|altsyncram_component|auto_generated|ram_block1a11, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~15\, imRead|altsyncram_component|auto_generated|mux2|_~15, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a23\, imRead|altsyncram_component|auto_generated|ram_block1a23, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~16\, imRead|altsyncram_component|auto_generated|mux2|_~16, vga_lab1, 1
instance = comp, \r~2\, r~2, vga_lab1, 1
instance = comp, \r[3]~reg0\, r[3]~reg0, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a4\, imRead|altsyncram_component|auto_generated|ram_block1a4, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a28\, imRead|altsyncram_component|auto_generated|ram_block1a28, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~19\, imRead|altsyncram_component|auto_generated|mux2|_~19, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a40\, imRead|altsyncram_component|auto_generated|ram_block1a40, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a16\, imRead|altsyncram_component|auto_generated|ram_block1a16, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~20\, imRead|altsyncram_component|auto_generated|mux2|_~20, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a76\, imRead|altsyncram_component|auto_generated|ram_block1a76, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a88\, imRead|altsyncram_component|auto_generated|ram_block1a88, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a64\, imRead|altsyncram_component|auto_generated|ram_block1a64, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a52\, imRead|altsyncram_component|auto_generated|ram_block1a52, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~17\, imRead|altsyncram_component|auto_generated|mux2|_~17, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~18\, imRead|altsyncram_component|auto_generated|mux2|_~18, vga_lab1, 1
instance = comp, \g~0\, g~0, vga_lab1, 1
instance = comp, \g[0]~reg0\, g[0]~reg0, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a5\, imRead|altsyncram_component|auto_generated|ram_block1a5, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a29\, imRead|altsyncram_component|auto_generated|ram_block1a29, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~23\, imRead|altsyncram_component|auto_generated|mux2|_~23, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a41\, imRead|altsyncram_component|auto_generated|ram_block1a41, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a17\, imRead|altsyncram_component|auto_generated|ram_block1a17, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~24\, imRead|altsyncram_component|auto_generated|mux2|_~24, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a65\, imRead|altsyncram_component|auto_generated|ram_block1a65, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a53\, imRead|altsyncram_component|auto_generated|ram_block1a53, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~21\, imRead|altsyncram_component|auto_generated|mux2|_~21, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a89\, imRead|altsyncram_component|auto_generated|ram_block1a89, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a77\, imRead|altsyncram_component|auto_generated|ram_block1a77, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~22\, imRead|altsyncram_component|auto_generated|mux2|_~22, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~25\, imRead|altsyncram_component|auto_generated|mux2|_~25, vga_lab1, 1
instance = comp, \g[1]~reg0\, g[1]~reg0, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a42\, imRead|altsyncram_component|auto_generated|ram_block1a42, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a18\, imRead|altsyncram_component|auto_generated|ram_block1a18, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a6\, imRead|altsyncram_component|auto_generated|ram_block1a6, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a30\, imRead|altsyncram_component|auto_generated|ram_block1a30, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~28\, imRead|altsyncram_component|auto_generated|mux2|_~28, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~29\, imRead|altsyncram_component|auto_generated|mux2|_~29, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a78\, imRead|altsyncram_component|auto_generated|ram_block1a78, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a90\, imRead|altsyncram_component|auto_generated|ram_block1a90, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a54\, imRead|altsyncram_component|auto_generated|ram_block1a54, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a66\, imRead|altsyncram_component|auto_generated|ram_block1a66, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~26\, imRead|altsyncram_component|auto_generated|mux2|_~26, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~27\, imRead|altsyncram_component|auto_generated|mux2|_~27, vga_lab1, 1
instance = comp, \g~1\, g~1, vga_lab1, 1
instance = comp, \g[2]~reg0\, g[2]~reg0, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a79\, imRead|altsyncram_component|auto_generated|ram_block1a79, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a91\, imRead|altsyncram_component|auto_generated|ram_block1a91, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a55\, imRead|altsyncram_component|auto_generated|ram_block1a55, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a67\, imRead|altsyncram_component|auto_generated|ram_block1a67, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~30\, imRead|altsyncram_component|auto_generated|mux2|_~30, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~31\, imRead|altsyncram_component|auto_generated|mux2|_~31, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a43\, imRead|altsyncram_component|auto_generated|ram_block1a43, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a7\, imRead|altsyncram_component|auto_generated|ram_block1a7, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a31\, imRead|altsyncram_component|auto_generated|ram_block1a31, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~32\, imRead|altsyncram_component|auto_generated|mux2|_~32, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a19\, imRead|altsyncram_component|auto_generated|ram_block1a19, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~33\, imRead|altsyncram_component|auto_generated|mux2|_~33, vga_lab1, 1
instance = comp, \g~2\, g~2, vga_lab1, 1
instance = comp, \g[3]~reg0\, g[3]~reg0, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a24\, imRead|altsyncram_component|auto_generated|ram_block1a24, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a0\, imRead|altsyncram_component|auto_generated|ram_block1a0, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~36\, imRead|altsyncram_component|auto_generated|mux2|_~36, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a36\, imRead|altsyncram_component|auto_generated|ram_block1a36, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a12\, imRead|altsyncram_component|auto_generated|ram_block1a12, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~37\, imRead|altsyncram_component|auto_generated|mux2|_~37, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a84\, imRead|altsyncram_component|auto_generated|ram_block1a84, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a60\, imRead|altsyncram_component|auto_generated|ram_block1a60, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a48\, imRead|altsyncram_component|auto_generated|ram_block1a48, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~34\, imRead|altsyncram_component|auto_generated|mux2|_~34, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a72\, imRead|altsyncram_component|auto_generated|ram_block1a72, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~35\, imRead|altsyncram_component|auto_generated|mux2|_~35, vga_lab1, 1
instance = comp, \b~0\, b~0, vga_lab1, 1
instance = comp, \b[0]~reg0\, b[0]~reg0, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a25\, imRead|altsyncram_component|auto_generated|ram_block1a25, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a1\, imRead|altsyncram_component|auto_generated|ram_block1a1, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~40\, imRead|altsyncram_component|auto_generated|mux2|_~40, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a37\, imRead|altsyncram_component|auto_generated|ram_block1a37, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a13\, imRead|altsyncram_component|auto_generated|ram_block1a13, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~41\, imRead|altsyncram_component|auto_generated|mux2|_~41, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a61\, imRead|altsyncram_component|auto_generated|ram_block1a61, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a49\, imRead|altsyncram_component|auto_generated|ram_block1a49, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~38\, imRead|altsyncram_component|auto_generated|mux2|_~38, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a73\, imRead|altsyncram_component|auto_generated|ram_block1a73, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a85\, imRead|altsyncram_component|auto_generated|ram_block1a85, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~39\, imRead|altsyncram_component|auto_generated|mux2|_~39, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~42\, imRead|altsyncram_component|auto_generated|mux2|_~42, vga_lab1, 1
instance = comp, \b[1]~reg0\, b[1]~reg0, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a86\, imRead|altsyncram_component|auto_generated|ram_block1a86, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a62\, imRead|altsyncram_component|auto_generated|ram_block1a62, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a50\, imRead|altsyncram_component|auto_generated|ram_block1a50, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~43\, imRead|altsyncram_component|auto_generated|mux2|_~43, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a74\, imRead|altsyncram_component|auto_generated|ram_block1a74, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~44\, imRead|altsyncram_component|auto_generated|mux2|_~44, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a14\, imRead|altsyncram_component|auto_generated|ram_block1a14, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a38\, imRead|altsyncram_component|auto_generated|ram_block1a38, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a26\, imRead|altsyncram_component|auto_generated|ram_block1a26, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a2\, imRead|altsyncram_component|auto_generated|ram_block1a2, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~45\, imRead|altsyncram_component|auto_generated|mux2|_~45, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~46\, imRead|altsyncram_component|auto_generated|mux2|_~46, vga_lab1, 1
instance = comp, \b~1\, b~1, vga_lab1, 1
instance = comp, \b[2]~reg0\, b[2]~reg0, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a63\, imRead|altsyncram_component|auto_generated|ram_block1a63, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a51\, imRead|altsyncram_component|auto_generated|ram_block1a51, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~47\, imRead|altsyncram_component|auto_generated|mux2|_~47, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a87\, imRead|altsyncram_component|auto_generated|ram_block1a87, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a75\, imRead|altsyncram_component|auto_generated|ram_block1a75, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~48\, imRead|altsyncram_component|auto_generated|mux2|_~48, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a15\, imRead|altsyncram_component|auto_generated|ram_block1a15, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a27\, imRead|altsyncram_component|auto_generated|ram_block1a27, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a3\, imRead|altsyncram_component|auto_generated|ram_block1a3, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~49\, imRead|altsyncram_component|auto_generated|mux2|_~49, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|ram_block1a39\, imRead|altsyncram_component|auto_generated|ram_block1a39, vga_lab1, 1
instance = comp, \imRead|altsyncram_component|auto_generated|mux2|_~50\, imRead|altsyncram_component|auto_generated|mux2|_~50, vga_lab1, 1
instance = comp, \b~2\, b~2, vga_lab1, 1
instance = comp, \b[3]~reg0\, b[3]~reg0, vga_lab1, 1
instance = comp, \process_0~15\, process_0~15, vga_lab1, 1
instance = comp, \LessThan3~1\, LessThan3~1, vga_lab1, 1
instance = comp, \LessThan3~2\, LessThan3~2, vga_lab1, 1
instance = comp, \process_0~14\, process_0~14, vga_lab1, 1
instance = comp, \process_0~16\, process_0~16, vga_lab1, 1
instance = comp, \hsync~reg0\, hsync~reg0, vga_lab1, 1
instance = comp, \process_0~20\, process_0~20, vga_lab1, 1
instance = comp, \process_0~19\, process_0~19, vga_lab1, 1
instance = comp, \process_0~17\, process_0~17, vga_lab1, 1
instance = comp, \process_0~18\, process_0~18, vga_lab1, 1
instance = comp, \process_0~21\, process_0~21, vga_lab1, 1
instance = comp, \vsync~reg0\, vsync~reg0, vga_lab1, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, vga_lab1, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, vga_lab1, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, vga_lab1, 1
