<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>DRV8353_CTRL06_BITS Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.17 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">DRV8353_CTRL06_BITS Struct Reference<div class="ingroups"><a class="el" href="group___d_r_v8353.html">DRV8353</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Object for the DRV8353 CTRL06 register.  
 <a href="struct_d_r_v8353___c_t_r_l06___b_i_t_s.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="drv8353s_8h_source.html">drv8353s.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a4144356508ba940370c4445d3492fa93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8353.html#gac25dd9f925ffed151d703b9ef838e034">DRV8353_CTRL06_SENLevel_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l06___b_i_t_s.html#a4144356508ba940370c4445d3492fa93">SEN_LVL</a>:2</td></tr>
<tr class="separator:a4144356508ba940370c4445d3492fa93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1d87e6b803e2b239fc7a8e8750f5a49"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l06___b_i_t_s.html#ad1d87e6b803e2b239fc7a8e8750f5a49">CSA_CAL_C</a>:1</td></tr>
<tr class="separator:ad1d87e6b803e2b239fc7a8e8750f5a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af18e74c04079d880006f375ffcbf3175"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l06___b_i_t_s.html#af18e74c04079d880006f375ffcbf3175">CSA_CAL_B</a>:1</td></tr>
<tr class="separator:af18e74c04079d880006f375ffcbf3175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f732eb10d0f027a4f83536f165e0f22"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l06___b_i_t_s.html#a8f732eb10d0f027a4f83536f165e0f22">CSA_CAL_A</a>:1</td></tr>
<tr class="separator:a8f732eb10d0f027a4f83536f165e0f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8625e61abda40677ef0ddf00081eb5ab"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l06___b_i_t_s.html#a8625e61abda40677ef0ddf00081eb5ab">DIS_SEN</a>:1</td></tr>
<tr class="separator:a8625e61abda40677ef0ddf00081eb5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7b09e919f20ff7dfcc6e257588f2d57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8353.html#ga55818b3374959285cd22bb84e4264d96">DRV8353_CTRL06_CSAGain_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l06___b_i_t_s.html#aa7b09e919f20ff7dfcc6e257588f2d57">CSA_GAIN</a>:2</td></tr>
<tr class="separator:aa7b09e919f20ff7dfcc6e257588f2d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19f2e8d0ddd14797a6b07770e24967f5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l06___b_i_t_s.html#a19f2e8d0ddd14797a6b07770e24967f5">LS_REF</a>:1</td></tr>
<tr class="separator:a19f2e8d0ddd14797a6b07770e24967f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fe07e40883f1ef520595be8dcd3ab62"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l06___b_i_t_s.html#a7fe07e40883f1ef520595be8dcd3ab62">VREF_DIV</a>:1</td></tr>
<tr class="separator:a7fe07e40883f1ef520595be8dcd3ab62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77d28328e4dd02af608991f8baa4ed4b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l06___b_i_t_s.html#a77d28328e4dd02af608991f8baa4ed4b">CSA_FET</a>:1</td></tr>
<tr class="separator:a77d28328e4dd02af608991f8baa4ed4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1998131af90b2aa936bc82c2ec73fec7"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l06___b_i_t_s.html#a1998131af90b2aa936bc82c2ec73fec7">rsvd</a>:5</td></tr>
<tr class="separator:a1998131af90b2aa936bc82c2ec73fec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Object for the DRV8353 CTRL06 register. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a4144356508ba940370c4445d3492fa93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4144356508ba940370c4445d3492fa93">&#9670;&nbsp;</a></span>SEN_LVL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___d_r_v8353.html#gac25dd9f925ffed151d703b9ef838e034">DRV8353_CTRL06_SENLevel_e</a> DRV8353_CTRL06_BITS::SEN_LVL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1d87e6b803e2b239fc7a8e8750f5a49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1d87e6b803e2b239fc7a8e8750f5a49">&#9670;&nbsp;</a></span>CSA_CAL_C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8353_CTRL06_BITS::CSA_CAL_C</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af18e74c04079d880006f375ffcbf3175"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af18e74c04079d880006f375ffcbf3175">&#9670;&nbsp;</a></span>CSA_CAL_B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8353_CTRL06_BITS::CSA_CAL_B</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f732eb10d0f027a4f83536f165e0f22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f732eb10d0f027a4f83536f165e0f22">&#9670;&nbsp;</a></span>CSA_CAL_A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8353_CTRL06_BITS::CSA_CAL_A</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8625e61abda40677ef0ddf00081eb5ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8625e61abda40677ef0ddf00081eb5ab">&#9670;&nbsp;</a></span>DIS_SEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8353_CTRL06_BITS::DIS_SEN</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7b09e919f20ff7dfcc6e257588f2d57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7b09e919f20ff7dfcc6e257588f2d57">&#9670;&nbsp;</a></span>CSA_GAIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___d_r_v8353.html#ga55818b3374959285cd22bb84e4264d96">DRV8353_CTRL06_CSAGain_e</a> DRV8353_CTRL06_BITS::CSA_GAIN</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19f2e8d0ddd14797a6b07770e24967f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19f2e8d0ddd14797a6b07770e24967f5">&#9670;&nbsp;</a></span>LS_REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8353_CTRL06_BITS::LS_REF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fe07e40883f1ef520595be8dcd3ab62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fe07e40883f1ef520595be8dcd3ab62">&#9670;&nbsp;</a></span>VREF_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8353_CTRL06_BITS::VREF_DIV</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77d28328e4dd02af608991f8baa4ed4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77d28328e4dd02af608991f8baa4ed4b">&#9670;&nbsp;</a></span>CSA_FET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8353_CTRL06_BITS::CSA_FET</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1998131af90b2aa936bc82c2ec73fec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1998131af90b2aa936bc82c2ec73fec7">&#9670;&nbsp;</a></span>rsvd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t DRV8353_CTRL06_BITS::rsvd</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="drv8353s_8h_source.html">drv8353s.h</a></li>
</ul>
</div><!-- contents -->
<hr size="1" /><small>
Copyright  2021, Texas Instruments Incorporated</small>
</body>
</html>
