/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2017 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Fri Feb  3 03:58:05 2017
 *                 Full Compile MD5 Checksum  a1c6c8febe8655e5f88617a38e9f3696
 *                     (minus title and desc)
 *                 MD5 Checksum               918b80f3bbb6ba9c70cb6227fdd48d46
 *
 * lock_release:   r_1099
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1255
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   LOCAL
 *
 *
********************************************************************************/

#ifndef BCHP_XPT_WDMA_H__
#define BCHP_XPT_WDMA_H__

/***************************************************************************
 *XPT_WDMA - WDMA Channel 0-31 Configuration
 ***************************************************************************/
#define BCHP_XPT_WDMA_CH0_FIRST_DESC_ADDR        0x02282000 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH0_NEXT_DESC_ADDR         0x02282008 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH0_COMPLETED_DESC_ADDRESS 0x02282010 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH0_BTP_PACKET_GROUP_ID    0x02282018 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH0_RUN_VERSION_CONFIG     0x0228201c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH0_OVERFLOW_REASONS       0x02282020 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH0_DMQ_CONTROL_STRUCT     0x02282024 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH0_DATA_CONTROL           0x02282028 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_BASE_PTR     0x02282030 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_END_PTR      0x02282038 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_RD_PTR       0x02282040 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_WR_PTR       0x02282048 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_VALID_PTR    0x02282050 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_LOWER_THRESHOLD 0x02282058 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_UPPER_THRESHOLD 0x02282060 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_CONTROL      0x02282068 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH0_DMQ_0_0                0x02282070 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH0_DMQ_0_1                0x02282078 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH0_DMQ_0_1_DUMMY_FILL_SIZE 0x0228207c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH0_DMQ_0_2                0x02282080 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH0_DMQ_0_3                0x02282088 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH0_DMQ_1_0                0x02282090 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH0_DMQ_1_1                0x02282098 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH0_DMQ_1_1_DUMMY_FILL_SIZE 0x0228209c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH0_DMQ_1_2                0x022820a0 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH0_DMQ_1_3                0x022820a8 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH0_DMQ_2_0                0x022820b0 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH0_DMQ_2_1                0x022820b8 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH0_DMQ_2_1_DUMMY_FILL_SIZE 0x022820bc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH0_DMQ_2_2                0x022820c0 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH0_DMQ_2_3                0x022820c8 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH0_DMQ_3_0                0x022820d0 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH0_DMQ_3_1                0x022820d8 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH0_DMQ_3_1_DUMMY_FILL_SIZE 0x022820dc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH0_DMQ_3_2                0x022820e0 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH0_DMQ_3_3                0x022820e8 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH1_FIRST_DESC_ADDR        0x022820f0 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH1_NEXT_DESC_ADDR         0x022820f8 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH1_COMPLETED_DESC_ADDRESS 0x02282100 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH1_BTP_PACKET_GROUP_ID    0x02282108 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH1_RUN_VERSION_CONFIG     0x0228210c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH1_OVERFLOW_REASONS       0x02282110 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH1_DMQ_CONTROL_STRUCT     0x02282114 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH1_DATA_CONTROL           0x02282118 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_BASE_PTR     0x02282120 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_END_PTR      0x02282128 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_RD_PTR       0x02282130 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_WR_PTR       0x02282138 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_VALID_PTR    0x02282140 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_LOWER_THRESHOLD 0x02282148 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_UPPER_THRESHOLD 0x02282150 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_CONTROL      0x02282158 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH1_DMQ_0_0                0x02282160 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH1_DMQ_0_1                0x02282168 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH1_DMQ_0_1_DUMMY_FILL_SIZE 0x0228216c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH1_DMQ_0_2                0x02282170 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH1_DMQ_0_3                0x02282178 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH1_DMQ_1_0                0x02282180 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH1_DMQ_1_1                0x02282188 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH1_DMQ_1_1_DUMMY_FILL_SIZE 0x0228218c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH1_DMQ_1_2                0x02282190 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH1_DMQ_1_3                0x02282198 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH1_DMQ_2_0                0x022821a0 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH1_DMQ_2_1                0x022821a8 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH1_DMQ_2_1_DUMMY_FILL_SIZE 0x022821ac /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH1_DMQ_2_2                0x022821b0 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH1_DMQ_2_3                0x022821b8 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH1_DMQ_3_0                0x022821c0 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH1_DMQ_3_1                0x022821c8 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH1_DMQ_3_1_DUMMY_FILL_SIZE 0x022821cc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH1_DMQ_3_2                0x022821d0 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH1_DMQ_3_3                0x022821d8 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH2_FIRST_DESC_ADDR        0x022821e0 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH2_NEXT_DESC_ADDR         0x022821e8 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH2_COMPLETED_DESC_ADDRESS 0x022821f0 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH2_BTP_PACKET_GROUP_ID    0x022821f8 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH2_RUN_VERSION_CONFIG     0x022821fc /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH2_OVERFLOW_REASONS       0x02282200 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH2_DMQ_CONTROL_STRUCT     0x02282204 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH2_DATA_CONTROL           0x02282208 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_BASE_PTR     0x02282210 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_END_PTR      0x02282218 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_RD_PTR       0x02282220 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_WR_PTR       0x02282228 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_VALID_PTR    0x02282230 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_LOWER_THRESHOLD 0x02282238 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_UPPER_THRESHOLD 0x02282240 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_CONTROL      0x02282248 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH2_DMQ_0_0                0x02282250 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH2_DMQ_0_1                0x02282258 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH2_DMQ_0_1_DUMMY_FILL_SIZE 0x0228225c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH2_DMQ_0_2                0x02282260 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH2_DMQ_0_3                0x02282268 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH2_DMQ_1_0                0x02282270 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH2_DMQ_1_1                0x02282278 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH2_DMQ_1_1_DUMMY_FILL_SIZE 0x0228227c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH2_DMQ_1_2                0x02282280 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH2_DMQ_1_3                0x02282288 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH2_DMQ_2_0                0x02282290 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH2_DMQ_2_1                0x02282298 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH2_DMQ_2_1_DUMMY_FILL_SIZE 0x0228229c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH2_DMQ_2_2                0x022822a0 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH2_DMQ_2_3                0x022822a8 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH2_DMQ_3_0                0x022822b0 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH2_DMQ_3_1                0x022822b8 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH2_DMQ_3_1_DUMMY_FILL_SIZE 0x022822bc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH2_DMQ_3_2                0x022822c0 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH2_DMQ_3_3                0x022822c8 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH3_FIRST_DESC_ADDR        0x022822d0 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH3_NEXT_DESC_ADDR         0x022822d8 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH3_COMPLETED_DESC_ADDRESS 0x022822e0 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH3_BTP_PACKET_GROUP_ID    0x022822e8 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH3_RUN_VERSION_CONFIG     0x022822ec /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH3_OVERFLOW_REASONS       0x022822f0 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH3_DMQ_CONTROL_STRUCT     0x022822f4 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH3_DATA_CONTROL           0x022822f8 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_BASE_PTR     0x02282300 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_END_PTR      0x02282308 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_RD_PTR       0x02282310 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_WR_PTR       0x02282318 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_VALID_PTR    0x02282320 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_LOWER_THRESHOLD 0x02282328 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_UPPER_THRESHOLD 0x02282330 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_CONTROL      0x02282338 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH3_DMQ_0_0                0x02282340 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH3_DMQ_0_1                0x02282348 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH3_DMQ_0_1_DUMMY_FILL_SIZE 0x0228234c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH3_DMQ_0_2                0x02282350 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH3_DMQ_0_3                0x02282358 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH3_DMQ_1_0                0x02282360 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH3_DMQ_1_1                0x02282368 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH3_DMQ_1_1_DUMMY_FILL_SIZE 0x0228236c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH3_DMQ_1_2                0x02282370 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH3_DMQ_1_3                0x02282378 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH3_DMQ_2_0                0x02282380 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH3_DMQ_2_1                0x02282388 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH3_DMQ_2_1_DUMMY_FILL_SIZE 0x0228238c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH3_DMQ_2_2                0x02282390 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH3_DMQ_2_3                0x02282398 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH3_DMQ_3_0                0x022823a0 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH3_DMQ_3_1                0x022823a8 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH3_DMQ_3_1_DUMMY_FILL_SIZE 0x022823ac /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH3_DMQ_3_2                0x022823b0 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH3_DMQ_3_3                0x022823b8 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH4_FIRST_DESC_ADDR        0x022823c0 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH4_NEXT_DESC_ADDR         0x022823c8 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH4_COMPLETED_DESC_ADDRESS 0x022823d0 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH4_BTP_PACKET_GROUP_ID    0x022823d8 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH4_RUN_VERSION_CONFIG     0x022823dc /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH4_OVERFLOW_REASONS       0x022823e0 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH4_DMQ_CONTROL_STRUCT     0x022823e4 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH4_DATA_CONTROL           0x022823e8 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_BASE_PTR     0x022823f0 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_END_PTR      0x022823f8 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_RD_PTR       0x02282400 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_WR_PTR       0x02282408 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_VALID_PTR    0x02282410 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_LOWER_THRESHOLD 0x02282418 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_UPPER_THRESHOLD 0x02282420 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_CONTROL      0x02282428 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH4_DMQ_0_0                0x02282430 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH4_DMQ_0_1                0x02282438 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH4_DMQ_0_1_DUMMY_FILL_SIZE 0x0228243c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH4_DMQ_0_2                0x02282440 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH4_DMQ_0_3                0x02282448 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH4_DMQ_1_0                0x02282450 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH4_DMQ_1_1                0x02282458 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH4_DMQ_1_1_DUMMY_FILL_SIZE 0x0228245c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH4_DMQ_1_2                0x02282460 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH4_DMQ_1_3                0x02282468 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH4_DMQ_2_0                0x02282470 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH4_DMQ_2_1                0x02282478 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH4_DMQ_2_1_DUMMY_FILL_SIZE 0x0228247c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH4_DMQ_2_2                0x02282480 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH4_DMQ_2_3                0x02282488 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH4_DMQ_3_0                0x02282490 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH4_DMQ_3_1                0x02282498 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH4_DMQ_3_1_DUMMY_FILL_SIZE 0x0228249c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH4_DMQ_3_2                0x022824a0 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH4_DMQ_3_3                0x022824a8 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH5_FIRST_DESC_ADDR        0x022824b0 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH5_NEXT_DESC_ADDR         0x022824b8 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH5_COMPLETED_DESC_ADDRESS 0x022824c0 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH5_BTP_PACKET_GROUP_ID    0x022824c8 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH5_RUN_VERSION_CONFIG     0x022824cc /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH5_OVERFLOW_REASONS       0x022824d0 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH5_DMQ_CONTROL_STRUCT     0x022824d4 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH5_DATA_CONTROL           0x022824d8 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_BASE_PTR     0x022824e0 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_END_PTR      0x022824e8 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_RD_PTR       0x022824f0 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_WR_PTR       0x022824f8 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_VALID_PTR    0x02282500 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_LOWER_THRESHOLD 0x02282508 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_UPPER_THRESHOLD 0x02282510 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_CONTROL      0x02282518 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH5_DMQ_0_0                0x02282520 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH5_DMQ_0_1                0x02282528 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH5_DMQ_0_1_DUMMY_FILL_SIZE 0x0228252c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH5_DMQ_0_2                0x02282530 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH5_DMQ_0_3                0x02282538 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH5_DMQ_1_0                0x02282540 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH5_DMQ_1_1                0x02282548 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH5_DMQ_1_1_DUMMY_FILL_SIZE 0x0228254c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH5_DMQ_1_2                0x02282550 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH5_DMQ_1_3                0x02282558 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH5_DMQ_2_0                0x02282560 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH5_DMQ_2_1                0x02282568 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH5_DMQ_2_1_DUMMY_FILL_SIZE 0x0228256c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH5_DMQ_2_2                0x02282570 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH5_DMQ_2_3                0x02282578 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH5_DMQ_3_0                0x02282580 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH5_DMQ_3_1                0x02282588 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH5_DMQ_3_1_DUMMY_FILL_SIZE 0x0228258c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH5_DMQ_3_2                0x02282590 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH5_DMQ_3_3                0x02282598 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH6_FIRST_DESC_ADDR        0x022825a0 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH6_NEXT_DESC_ADDR         0x022825a8 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH6_COMPLETED_DESC_ADDRESS 0x022825b0 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH6_BTP_PACKET_GROUP_ID    0x022825b8 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH6_RUN_VERSION_CONFIG     0x022825bc /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH6_OVERFLOW_REASONS       0x022825c0 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH6_DMQ_CONTROL_STRUCT     0x022825c4 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH6_DATA_CONTROL           0x022825c8 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_BASE_PTR     0x022825d0 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_END_PTR      0x022825d8 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_RD_PTR       0x022825e0 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_WR_PTR       0x022825e8 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_VALID_PTR    0x022825f0 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_LOWER_THRESHOLD 0x022825f8 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_UPPER_THRESHOLD 0x02282600 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_CONTROL      0x02282608 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH6_DMQ_0_0                0x02282610 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH6_DMQ_0_1                0x02282618 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH6_DMQ_0_1_DUMMY_FILL_SIZE 0x0228261c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH6_DMQ_0_2                0x02282620 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH6_DMQ_0_3                0x02282628 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH6_DMQ_1_0                0x02282630 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH6_DMQ_1_1                0x02282638 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH6_DMQ_1_1_DUMMY_FILL_SIZE 0x0228263c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH6_DMQ_1_2                0x02282640 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH6_DMQ_1_3                0x02282648 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH6_DMQ_2_0                0x02282650 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH6_DMQ_2_1                0x02282658 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH6_DMQ_2_1_DUMMY_FILL_SIZE 0x0228265c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH6_DMQ_2_2                0x02282660 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH6_DMQ_2_3                0x02282668 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH6_DMQ_3_0                0x02282670 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH6_DMQ_3_1                0x02282678 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH6_DMQ_3_1_DUMMY_FILL_SIZE 0x0228267c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH6_DMQ_3_2                0x02282680 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH6_DMQ_3_3                0x02282688 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH7_FIRST_DESC_ADDR        0x02282690 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH7_NEXT_DESC_ADDR         0x02282698 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH7_COMPLETED_DESC_ADDRESS 0x022826a0 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH7_BTP_PACKET_GROUP_ID    0x022826a8 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH7_RUN_VERSION_CONFIG     0x022826ac /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH7_OVERFLOW_REASONS       0x022826b0 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH7_DMQ_CONTROL_STRUCT     0x022826b4 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH7_DATA_CONTROL           0x022826b8 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_BASE_PTR     0x022826c0 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_END_PTR      0x022826c8 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_RD_PTR       0x022826d0 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_WR_PTR       0x022826d8 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_VALID_PTR    0x022826e0 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_LOWER_THRESHOLD 0x022826e8 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_UPPER_THRESHOLD 0x022826f0 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_CONTROL      0x022826f8 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH7_DMQ_0_0                0x02282700 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH7_DMQ_0_1                0x02282708 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH7_DMQ_0_1_DUMMY_FILL_SIZE 0x0228270c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH7_DMQ_0_2                0x02282710 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH7_DMQ_0_3                0x02282718 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH7_DMQ_1_0                0x02282720 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH7_DMQ_1_1                0x02282728 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH7_DMQ_1_1_DUMMY_FILL_SIZE 0x0228272c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH7_DMQ_1_2                0x02282730 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH7_DMQ_1_3                0x02282738 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH7_DMQ_2_0                0x02282740 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH7_DMQ_2_1                0x02282748 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH7_DMQ_2_1_DUMMY_FILL_SIZE 0x0228274c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH7_DMQ_2_2                0x02282750 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH7_DMQ_2_3                0x02282758 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH7_DMQ_3_0                0x02282760 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH7_DMQ_3_1                0x02282768 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH7_DMQ_3_1_DUMMY_FILL_SIZE 0x0228276c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH7_DMQ_3_2                0x02282770 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH7_DMQ_3_3                0x02282778 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH8_FIRST_DESC_ADDR        0x02282780 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH8_NEXT_DESC_ADDR         0x02282788 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH8_COMPLETED_DESC_ADDRESS 0x02282790 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH8_BTP_PACKET_GROUP_ID    0x02282798 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH8_RUN_VERSION_CONFIG     0x0228279c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH8_OVERFLOW_REASONS       0x022827a0 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH8_DMQ_CONTROL_STRUCT     0x022827a4 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH8_DATA_CONTROL           0x022827a8 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_BASE_PTR     0x022827b0 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_END_PTR      0x022827b8 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_RD_PTR       0x022827c0 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_WR_PTR       0x022827c8 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_VALID_PTR    0x022827d0 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_LOWER_THRESHOLD 0x022827d8 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_UPPER_THRESHOLD 0x022827e0 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_CONTROL      0x022827e8 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH8_DMQ_0_0                0x022827f0 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH8_DMQ_0_1                0x022827f8 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH8_DMQ_0_1_DUMMY_FILL_SIZE 0x022827fc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH8_DMQ_0_2                0x02282800 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH8_DMQ_0_3                0x02282808 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH8_DMQ_1_0                0x02282810 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH8_DMQ_1_1                0x02282818 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH8_DMQ_1_1_DUMMY_FILL_SIZE 0x0228281c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH8_DMQ_1_2                0x02282820 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH8_DMQ_1_3                0x02282828 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH8_DMQ_2_0                0x02282830 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH8_DMQ_2_1                0x02282838 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH8_DMQ_2_1_DUMMY_FILL_SIZE 0x0228283c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH8_DMQ_2_2                0x02282840 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH8_DMQ_2_3                0x02282848 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH8_DMQ_3_0                0x02282850 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH8_DMQ_3_1                0x02282858 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH8_DMQ_3_1_DUMMY_FILL_SIZE 0x0228285c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH8_DMQ_3_2                0x02282860 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH8_DMQ_3_3                0x02282868 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH9_FIRST_DESC_ADDR        0x02282870 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH9_NEXT_DESC_ADDR         0x02282878 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH9_COMPLETED_DESC_ADDRESS 0x02282880 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH9_BTP_PACKET_GROUP_ID    0x02282888 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH9_RUN_VERSION_CONFIG     0x0228288c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH9_OVERFLOW_REASONS       0x02282890 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH9_DMQ_CONTROL_STRUCT     0x02282894 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH9_DATA_CONTROL           0x02282898 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_BASE_PTR     0x022828a0 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_END_PTR      0x022828a8 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_RD_PTR       0x022828b0 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_WR_PTR       0x022828b8 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_VALID_PTR    0x022828c0 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_LOWER_THRESHOLD 0x022828c8 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_UPPER_THRESHOLD 0x022828d0 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_CONTROL      0x022828d8 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH9_DMQ_0_0                0x022828e0 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH9_DMQ_0_1                0x022828e8 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH9_DMQ_0_1_DUMMY_FILL_SIZE 0x022828ec /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH9_DMQ_0_2                0x022828f0 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH9_DMQ_0_3                0x022828f8 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH9_DMQ_1_0                0x02282900 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH9_DMQ_1_1                0x02282908 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH9_DMQ_1_1_DUMMY_FILL_SIZE 0x0228290c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH9_DMQ_1_2                0x02282910 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH9_DMQ_1_3                0x02282918 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH9_DMQ_2_0                0x02282920 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH9_DMQ_2_1                0x02282928 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH9_DMQ_2_1_DUMMY_FILL_SIZE 0x0228292c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH9_DMQ_2_2                0x02282930 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH9_DMQ_2_3                0x02282938 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH9_DMQ_3_0                0x02282940 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH9_DMQ_3_1                0x02282948 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH9_DMQ_3_1_DUMMY_FILL_SIZE 0x0228294c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH9_DMQ_3_2                0x02282950 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH9_DMQ_3_3                0x02282958 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH10_FIRST_DESC_ADDR       0x02282960 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH10_NEXT_DESC_ADDR        0x02282968 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH10_COMPLETED_DESC_ADDRESS 0x02282970 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH10_BTP_PACKET_GROUP_ID   0x02282978 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH10_RUN_VERSION_CONFIG    0x0228297c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH10_OVERFLOW_REASONS      0x02282980 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH10_DMQ_CONTROL_STRUCT    0x02282984 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH10_DATA_CONTROL          0x02282988 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_BASE_PTR    0x02282990 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_END_PTR     0x02282998 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_RD_PTR      0x022829a0 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_WR_PTR      0x022829a8 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_VALID_PTR   0x022829b0 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_LOWER_THRESHOLD 0x022829b8 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_UPPER_THRESHOLD 0x022829c0 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_CONTROL     0x022829c8 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH10_DMQ_0_0               0x022829d0 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH10_DMQ_0_1               0x022829d8 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH10_DMQ_0_1_DUMMY_FILL_SIZE 0x022829dc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH10_DMQ_0_2               0x022829e0 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH10_DMQ_0_3               0x022829e8 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH10_DMQ_1_0               0x022829f0 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH10_DMQ_1_1               0x022829f8 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH10_DMQ_1_1_DUMMY_FILL_SIZE 0x022829fc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH10_DMQ_1_2               0x02282a00 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH10_DMQ_1_3               0x02282a08 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH10_DMQ_2_0               0x02282a10 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH10_DMQ_2_1               0x02282a18 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH10_DMQ_2_1_DUMMY_FILL_SIZE 0x02282a1c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH10_DMQ_2_2               0x02282a20 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH10_DMQ_2_3               0x02282a28 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH10_DMQ_3_0               0x02282a30 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH10_DMQ_3_1               0x02282a38 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH10_DMQ_3_1_DUMMY_FILL_SIZE 0x02282a3c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH10_DMQ_3_2               0x02282a40 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH10_DMQ_3_3               0x02282a48 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH11_FIRST_DESC_ADDR       0x02282a50 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH11_NEXT_DESC_ADDR        0x02282a58 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH11_COMPLETED_DESC_ADDRESS 0x02282a60 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH11_BTP_PACKET_GROUP_ID   0x02282a68 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH11_RUN_VERSION_CONFIG    0x02282a6c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH11_OVERFLOW_REASONS      0x02282a70 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH11_DMQ_CONTROL_STRUCT    0x02282a74 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH11_DATA_CONTROL          0x02282a78 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_BASE_PTR    0x02282a80 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_END_PTR     0x02282a88 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_RD_PTR      0x02282a90 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_WR_PTR      0x02282a98 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_VALID_PTR   0x02282aa0 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_LOWER_THRESHOLD 0x02282aa8 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_UPPER_THRESHOLD 0x02282ab0 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_CONTROL     0x02282ab8 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH11_DMQ_0_0               0x02282ac0 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH11_DMQ_0_1               0x02282ac8 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH11_DMQ_0_1_DUMMY_FILL_SIZE 0x02282acc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH11_DMQ_0_2               0x02282ad0 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH11_DMQ_0_3               0x02282ad8 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH11_DMQ_1_0               0x02282ae0 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH11_DMQ_1_1               0x02282ae8 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH11_DMQ_1_1_DUMMY_FILL_SIZE 0x02282aec /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH11_DMQ_1_2               0x02282af0 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH11_DMQ_1_3               0x02282af8 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH11_DMQ_2_0               0x02282b00 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH11_DMQ_2_1               0x02282b08 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH11_DMQ_2_1_DUMMY_FILL_SIZE 0x02282b0c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH11_DMQ_2_2               0x02282b10 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH11_DMQ_2_3               0x02282b18 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH11_DMQ_3_0               0x02282b20 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH11_DMQ_3_1               0x02282b28 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH11_DMQ_3_1_DUMMY_FILL_SIZE 0x02282b2c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH11_DMQ_3_2               0x02282b30 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH11_DMQ_3_3               0x02282b38 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH12_FIRST_DESC_ADDR       0x02282b40 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH12_NEXT_DESC_ADDR        0x02282b48 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH12_COMPLETED_DESC_ADDRESS 0x02282b50 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH12_BTP_PACKET_GROUP_ID   0x02282b58 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH12_RUN_VERSION_CONFIG    0x02282b5c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH12_OVERFLOW_REASONS      0x02282b60 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH12_DMQ_CONTROL_STRUCT    0x02282b64 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH12_DATA_CONTROL          0x02282b68 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_BASE_PTR    0x02282b70 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_END_PTR     0x02282b78 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_RD_PTR      0x02282b80 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_WR_PTR      0x02282b88 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_VALID_PTR   0x02282b90 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_LOWER_THRESHOLD 0x02282b98 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_UPPER_THRESHOLD 0x02282ba0 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_CONTROL     0x02282ba8 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH12_DMQ_0_0               0x02282bb0 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH12_DMQ_0_1               0x02282bb8 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH12_DMQ_0_1_DUMMY_FILL_SIZE 0x02282bbc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH12_DMQ_0_2               0x02282bc0 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH12_DMQ_0_3               0x02282bc8 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH12_DMQ_1_0               0x02282bd0 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH12_DMQ_1_1               0x02282bd8 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH12_DMQ_1_1_DUMMY_FILL_SIZE 0x02282bdc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH12_DMQ_1_2               0x02282be0 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH12_DMQ_1_3               0x02282be8 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH12_DMQ_2_0               0x02282bf0 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH12_DMQ_2_1               0x02282bf8 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH12_DMQ_2_1_DUMMY_FILL_SIZE 0x02282bfc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH12_DMQ_2_2               0x02282c00 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH12_DMQ_2_3               0x02282c08 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH12_DMQ_3_0               0x02282c10 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH12_DMQ_3_1               0x02282c18 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH12_DMQ_3_1_DUMMY_FILL_SIZE 0x02282c1c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH12_DMQ_3_2               0x02282c20 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH12_DMQ_3_3               0x02282c28 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH13_FIRST_DESC_ADDR       0x02282c30 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH13_NEXT_DESC_ADDR        0x02282c38 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH13_COMPLETED_DESC_ADDRESS 0x02282c40 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH13_BTP_PACKET_GROUP_ID   0x02282c48 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH13_RUN_VERSION_CONFIG    0x02282c4c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH13_OVERFLOW_REASONS      0x02282c50 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH13_DMQ_CONTROL_STRUCT    0x02282c54 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH13_DATA_CONTROL          0x02282c58 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_BASE_PTR    0x02282c60 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_END_PTR     0x02282c68 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_RD_PTR      0x02282c70 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_WR_PTR      0x02282c78 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_VALID_PTR   0x02282c80 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_LOWER_THRESHOLD 0x02282c88 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_UPPER_THRESHOLD 0x02282c90 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_CONTROL     0x02282c98 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH13_DMQ_0_0               0x02282ca0 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH13_DMQ_0_1               0x02282ca8 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH13_DMQ_0_1_DUMMY_FILL_SIZE 0x02282cac /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH13_DMQ_0_2               0x02282cb0 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH13_DMQ_0_3               0x02282cb8 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH13_DMQ_1_0               0x02282cc0 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH13_DMQ_1_1               0x02282cc8 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH13_DMQ_1_1_DUMMY_FILL_SIZE 0x02282ccc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH13_DMQ_1_2               0x02282cd0 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH13_DMQ_1_3               0x02282cd8 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH13_DMQ_2_0               0x02282ce0 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH13_DMQ_2_1               0x02282ce8 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH13_DMQ_2_1_DUMMY_FILL_SIZE 0x02282cec /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH13_DMQ_2_2               0x02282cf0 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH13_DMQ_2_3               0x02282cf8 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH13_DMQ_3_0               0x02282d00 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH13_DMQ_3_1               0x02282d08 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH13_DMQ_3_1_DUMMY_FILL_SIZE 0x02282d0c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH13_DMQ_3_2               0x02282d10 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH13_DMQ_3_3               0x02282d18 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH14_FIRST_DESC_ADDR       0x02282d20 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH14_NEXT_DESC_ADDR        0x02282d28 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH14_COMPLETED_DESC_ADDRESS 0x02282d30 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH14_BTP_PACKET_GROUP_ID   0x02282d38 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH14_RUN_VERSION_CONFIG    0x02282d3c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH14_OVERFLOW_REASONS      0x02282d40 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH14_DMQ_CONTROL_STRUCT    0x02282d44 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH14_DATA_CONTROL          0x02282d48 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_BASE_PTR    0x02282d50 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_END_PTR     0x02282d58 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_RD_PTR      0x02282d60 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_WR_PTR      0x02282d68 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_VALID_PTR   0x02282d70 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_LOWER_THRESHOLD 0x02282d78 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_UPPER_THRESHOLD 0x02282d80 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_CONTROL     0x02282d88 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH14_DMQ_0_0               0x02282d90 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH14_DMQ_0_1               0x02282d98 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH14_DMQ_0_1_DUMMY_FILL_SIZE 0x02282d9c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH14_DMQ_0_2               0x02282da0 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH14_DMQ_0_3               0x02282da8 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH14_DMQ_1_0               0x02282db0 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH14_DMQ_1_1               0x02282db8 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH14_DMQ_1_1_DUMMY_FILL_SIZE 0x02282dbc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH14_DMQ_1_2               0x02282dc0 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH14_DMQ_1_3               0x02282dc8 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH14_DMQ_2_0               0x02282dd0 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH14_DMQ_2_1               0x02282dd8 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH14_DMQ_2_1_DUMMY_FILL_SIZE 0x02282ddc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH14_DMQ_2_2               0x02282de0 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH14_DMQ_2_3               0x02282de8 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH14_DMQ_3_0               0x02282df0 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH14_DMQ_3_1               0x02282df8 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH14_DMQ_3_1_DUMMY_FILL_SIZE 0x02282dfc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH14_DMQ_3_2               0x02282e00 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH14_DMQ_3_3               0x02282e08 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH15_FIRST_DESC_ADDR       0x02282e10 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH15_NEXT_DESC_ADDR        0x02282e18 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH15_COMPLETED_DESC_ADDRESS 0x02282e20 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH15_BTP_PACKET_GROUP_ID   0x02282e28 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH15_RUN_VERSION_CONFIG    0x02282e2c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH15_OVERFLOW_REASONS      0x02282e30 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH15_DMQ_CONTROL_STRUCT    0x02282e34 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH15_DATA_CONTROL          0x02282e38 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_BASE_PTR    0x02282e40 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_END_PTR     0x02282e48 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_RD_PTR      0x02282e50 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_WR_PTR      0x02282e58 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_VALID_PTR   0x02282e60 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_LOWER_THRESHOLD 0x02282e68 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_UPPER_THRESHOLD 0x02282e70 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_CONTROL     0x02282e78 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH15_DMQ_0_0               0x02282e80 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH15_DMQ_0_1               0x02282e88 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH15_DMQ_0_1_DUMMY_FILL_SIZE 0x02282e8c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH15_DMQ_0_2               0x02282e90 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH15_DMQ_0_3               0x02282e98 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH15_DMQ_1_0               0x02282ea0 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH15_DMQ_1_1               0x02282ea8 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH15_DMQ_1_1_DUMMY_FILL_SIZE 0x02282eac /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH15_DMQ_1_2               0x02282eb0 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH15_DMQ_1_3               0x02282eb8 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH15_DMQ_2_0               0x02282ec0 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH15_DMQ_2_1               0x02282ec8 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH15_DMQ_2_1_DUMMY_FILL_SIZE 0x02282ecc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH15_DMQ_2_2               0x02282ed0 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH15_DMQ_2_3               0x02282ed8 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH15_DMQ_3_0               0x02282ee0 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH15_DMQ_3_1               0x02282ee8 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH15_DMQ_3_1_DUMMY_FILL_SIZE 0x02282eec /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH15_DMQ_3_2               0x02282ef0 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH15_DMQ_3_3               0x02282ef8 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH16_FIRST_DESC_ADDR       0x02282f00 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH16_NEXT_DESC_ADDR        0x02282f08 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH16_COMPLETED_DESC_ADDRESS 0x02282f10 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH16_BTP_PACKET_GROUP_ID   0x02282f18 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH16_RUN_VERSION_CONFIG    0x02282f1c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH16_OVERFLOW_REASONS      0x02282f20 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH16_DMQ_CONTROL_STRUCT    0x02282f24 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH16_DATA_CONTROL          0x02282f28 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_BASE_PTR    0x02282f30 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_END_PTR     0x02282f38 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_RD_PTR      0x02282f40 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_WR_PTR      0x02282f48 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_VALID_PTR   0x02282f50 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_LOWER_THRESHOLD 0x02282f58 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_UPPER_THRESHOLD 0x02282f60 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_CONTROL     0x02282f68 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH16_DMQ_0_0               0x02282f70 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH16_DMQ_0_1               0x02282f78 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH16_DMQ_0_1_DUMMY_FILL_SIZE 0x02282f7c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH16_DMQ_0_2               0x02282f80 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH16_DMQ_0_3               0x02282f88 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH16_DMQ_1_0               0x02282f90 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH16_DMQ_1_1               0x02282f98 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH16_DMQ_1_1_DUMMY_FILL_SIZE 0x02282f9c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH16_DMQ_1_2               0x02282fa0 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH16_DMQ_1_3               0x02282fa8 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH16_DMQ_2_0               0x02282fb0 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH16_DMQ_2_1               0x02282fb8 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH16_DMQ_2_1_DUMMY_FILL_SIZE 0x02282fbc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH16_DMQ_2_2               0x02282fc0 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH16_DMQ_2_3               0x02282fc8 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH16_DMQ_3_0               0x02282fd0 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH16_DMQ_3_1               0x02282fd8 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH16_DMQ_3_1_DUMMY_FILL_SIZE 0x02282fdc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH16_DMQ_3_2               0x02282fe0 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH16_DMQ_3_3               0x02282fe8 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH17_FIRST_DESC_ADDR       0x02282ff0 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH17_NEXT_DESC_ADDR        0x02282ff8 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH17_COMPLETED_DESC_ADDRESS 0x02283000 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH17_BTP_PACKET_GROUP_ID   0x02283008 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH17_RUN_VERSION_CONFIG    0x0228300c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH17_OVERFLOW_REASONS      0x02283010 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH17_DMQ_CONTROL_STRUCT    0x02283014 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH17_DATA_CONTROL          0x02283018 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_BASE_PTR    0x02283020 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_END_PTR     0x02283028 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_RD_PTR      0x02283030 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_WR_PTR      0x02283038 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_VALID_PTR   0x02283040 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_LOWER_THRESHOLD 0x02283048 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_UPPER_THRESHOLD 0x02283050 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_CONTROL     0x02283058 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH17_DMQ_0_0               0x02283060 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH17_DMQ_0_1               0x02283068 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH17_DMQ_0_1_DUMMY_FILL_SIZE 0x0228306c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH17_DMQ_0_2               0x02283070 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH17_DMQ_0_3               0x02283078 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH17_DMQ_1_0               0x02283080 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH17_DMQ_1_1               0x02283088 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH17_DMQ_1_1_DUMMY_FILL_SIZE 0x0228308c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH17_DMQ_1_2               0x02283090 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH17_DMQ_1_3               0x02283098 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH17_DMQ_2_0               0x022830a0 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH17_DMQ_2_1               0x022830a8 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH17_DMQ_2_1_DUMMY_FILL_SIZE 0x022830ac /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH17_DMQ_2_2               0x022830b0 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH17_DMQ_2_3               0x022830b8 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH17_DMQ_3_0               0x022830c0 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH17_DMQ_3_1               0x022830c8 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH17_DMQ_3_1_DUMMY_FILL_SIZE 0x022830cc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH17_DMQ_3_2               0x022830d0 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH17_DMQ_3_3               0x022830d8 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH18_FIRST_DESC_ADDR       0x022830e0 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH18_NEXT_DESC_ADDR        0x022830e8 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH18_COMPLETED_DESC_ADDRESS 0x022830f0 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH18_BTP_PACKET_GROUP_ID   0x022830f8 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH18_RUN_VERSION_CONFIG    0x022830fc /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH18_OVERFLOW_REASONS      0x02283100 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH18_DMQ_CONTROL_STRUCT    0x02283104 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH18_DATA_CONTROL          0x02283108 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_BASE_PTR    0x02283110 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_END_PTR     0x02283118 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_RD_PTR      0x02283120 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_WR_PTR      0x02283128 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_VALID_PTR   0x02283130 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_LOWER_THRESHOLD 0x02283138 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_UPPER_THRESHOLD 0x02283140 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_CONTROL     0x02283148 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH18_DMQ_0_0               0x02283150 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH18_DMQ_0_1               0x02283158 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH18_DMQ_0_1_DUMMY_FILL_SIZE 0x0228315c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH18_DMQ_0_2               0x02283160 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH18_DMQ_0_3               0x02283168 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH18_DMQ_1_0               0x02283170 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH18_DMQ_1_1               0x02283178 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH18_DMQ_1_1_DUMMY_FILL_SIZE 0x0228317c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH18_DMQ_1_2               0x02283180 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH18_DMQ_1_3               0x02283188 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH18_DMQ_2_0               0x02283190 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH18_DMQ_2_1               0x02283198 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH18_DMQ_2_1_DUMMY_FILL_SIZE 0x0228319c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH18_DMQ_2_2               0x022831a0 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH18_DMQ_2_3               0x022831a8 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH18_DMQ_3_0               0x022831b0 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH18_DMQ_3_1               0x022831b8 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH18_DMQ_3_1_DUMMY_FILL_SIZE 0x022831bc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH18_DMQ_3_2               0x022831c0 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH18_DMQ_3_3               0x022831c8 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH19_FIRST_DESC_ADDR       0x022831d0 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH19_NEXT_DESC_ADDR        0x022831d8 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH19_COMPLETED_DESC_ADDRESS 0x022831e0 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH19_BTP_PACKET_GROUP_ID   0x022831e8 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH19_RUN_VERSION_CONFIG    0x022831ec /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH19_OVERFLOW_REASONS      0x022831f0 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH19_DMQ_CONTROL_STRUCT    0x022831f4 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH19_DATA_CONTROL          0x022831f8 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_BASE_PTR    0x02283200 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_END_PTR     0x02283208 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_RD_PTR      0x02283210 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_WR_PTR      0x02283218 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_VALID_PTR   0x02283220 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_LOWER_THRESHOLD 0x02283228 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_UPPER_THRESHOLD 0x02283230 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_CONTROL     0x02283238 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH19_DMQ_0_0               0x02283240 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH19_DMQ_0_1               0x02283248 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH19_DMQ_0_1_DUMMY_FILL_SIZE 0x0228324c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH19_DMQ_0_2               0x02283250 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH19_DMQ_0_3               0x02283258 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH19_DMQ_1_0               0x02283260 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH19_DMQ_1_1               0x02283268 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH19_DMQ_1_1_DUMMY_FILL_SIZE 0x0228326c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH19_DMQ_1_2               0x02283270 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH19_DMQ_1_3               0x02283278 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH19_DMQ_2_0               0x02283280 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH19_DMQ_2_1               0x02283288 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH19_DMQ_2_1_DUMMY_FILL_SIZE 0x0228328c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH19_DMQ_2_2               0x02283290 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH19_DMQ_2_3               0x02283298 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH19_DMQ_3_0               0x022832a0 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH19_DMQ_3_1               0x022832a8 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH19_DMQ_3_1_DUMMY_FILL_SIZE 0x022832ac /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH19_DMQ_3_2               0x022832b0 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH19_DMQ_3_3               0x022832b8 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH20_FIRST_DESC_ADDR       0x022832c0 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH20_NEXT_DESC_ADDR        0x022832c8 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH20_COMPLETED_DESC_ADDRESS 0x022832d0 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH20_BTP_PACKET_GROUP_ID   0x022832d8 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH20_RUN_VERSION_CONFIG    0x022832dc /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH20_OVERFLOW_REASONS      0x022832e0 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH20_DMQ_CONTROL_STRUCT    0x022832e4 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH20_DATA_CONTROL          0x022832e8 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_BASE_PTR    0x022832f0 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_END_PTR     0x022832f8 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_RD_PTR      0x02283300 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_WR_PTR      0x02283308 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_VALID_PTR   0x02283310 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_LOWER_THRESHOLD 0x02283318 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_UPPER_THRESHOLD 0x02283320 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_CONTROL     0x02283328 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH20_DMQ_0_0               0x02283330 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH20_DMQ_0_1               0x02283338 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH20_DMQ_0_1_DUMMY_FILL_SIZE 0x0228333c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH20_DMQ_0_2               0x02283340 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH20_DMQ_0_3               0x02283348 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH20_DMQ_1_0               0x02283350 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH20_DMQ_1_1               0x02283358 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH20_DMQ_1_1_DUMMY_FILL_SIZE 0x0228335c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH20_DMQ_1_2               0x02283360 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH20_DMQ_1_3               0x02283368 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH20_DMQ_2_0               0x02283370 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH20_DMQ_2_1               0x02283378 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH20_DMQ_2_1_DUMMY_FILL_SIZE 0x0228337c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH20_DMQ_2_2               0x02283380 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH20_DMQ_2_3               0x02283388 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH20_DMQ_3_0               0x02283390 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH20_DMQ_3_1               0x02283398 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH20_DMQ_3_1_DUMMY_FILL_SIZE 0x0228339c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH20_DMQ_3_2               0x022833a0 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH20_DMQ_3_3               0x022833a8 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH21_FIRST_DESC_ADDR       0x022833b0 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH21_NEXT_DESC_ADDR        0x022833b8 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH21_COMPLETED_DESC_ADDRESS 0x022833c0 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH21_BTP_PACKET_GROUP_ID   0x022833c8 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH21_RUN_VERSION_CONFIG    0x022833cc /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH21_OVERFLOW_REASONS      0x022833d0 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH21_DMQ_CONTROL_STRUCT    0x022833d4 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH21_DATA_CONTROL          0x022833d8 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_BASE_PTR    0x022833e0 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_END_PTR     0x022833e8 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_RD_PTR      0x022833f0 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_WR_PTR      0x022833f8 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_VALID_PTR   0x02283400 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_LOWER_THRESHOLD 0x02283408 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_UPPER_THRESHOLD 0x02283410 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_CONTROL     0x02283418 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH21_DMQ_0_0               0x02283420 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH21_DMQ_0_1               0x02283428 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH21_DMQ_0_1_DUMMY_FILL_SIZE 0x0228342c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH21_DMQ_0_2               0x02283430 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH21_DMQ_0_3               0x02283438 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH21_DMQ_1_0               0x02283440 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH21_DMQ_1_1               0x02283448 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH21_DMQ_1_1_DUMMY_FILL_SIZE 0x0228344c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH21_DMQ_1_2               0x02283450 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH21_DMQ_1_3               0x02283458 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH21_DMQ_2_0               0x02283460 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH21_DMQ_2_1               0x02283468 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH21_DMQ_2_1_DUMMY_FILL_SIZE 0x0228346c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH21_DMQ_2_2               0x02283470 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH21_DMQ_2_3               0x02283478 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH21_DMQ_3_0               0x02283480 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH21_DMQ_3_1               0x02283488 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH21_DMQ_3_1_DUMMY_FILL_SIZE 0x0228348c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH21_DMQ_3_2               0x02283490 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH21_DMQ_3_3               0x02283498 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH22_FIRST_DESC_ADDR       0x022834a0 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH22_NEXT_DESC_ADDR        0x022834a8 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH22_COMPLETED_DESC_ADDRESS 0x022834b0 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH22_BTP_PACKET_GROUP_ID   0x022834b8 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH22_RUN_VERSION_CONFIG    0x022834bc /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH22_OVERFLOW_REASONS      0x022834c0 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH22_DMQ_CONTROL_STRUCT    0x022834c4 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH22_DATA_CONTROL          0x022834c8 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_BASE_PTR    0x022834d0 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_END_PTR     0x022834d8 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_RD_PTR      0x022834e0 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_WR_PTR      0x022834e8 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_VALID_PTR   0x022834f0 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_LOWER_THRESHOLD 0x022834f8 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_UPPER_THRESHOLD 0x02283500 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_CONTROL     0x02283508 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH22_DMQ_0_0               0x02283510 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH22_DMQ_0_1               0x02283518 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH22_DMQ_0_1_DUMMY_FILL_SIZE 0x0228351c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH22_DMQ_0_2               0x02283520 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH22_DMQ_0_3               0x02283528 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH22_DMQ_1_0               0x02283530 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH22_DMQ_1_1               0x02283538 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH22_DMQ_1_1_DUMMY_FILL_SIZE 0x0228353c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH22_DMQ_1_2               0x02283540 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH22_DMQ_1_3               0x02283548 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH22_DMQ_2_0               0x02283550 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH22_DMQ_2_1               0x02283558 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH22_DMQ_2_1_DUMMY_FILL_SIZE 0x0228355c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH22_DMQ_2_2               0x02283560 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH22_DMQ_2_3               0x02283568 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH22_DMQ_3_0               0x02283570 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH22_DMQ_3_1               0x02283578 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH22_DMQ_3_1_DUMMY_FILL_SIZE 0x0228357c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH22_DMQ_3_2               0x02283580 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH22_DMQ_3_3               0x02283588 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH23_FIRST_DESC_ADDR       0x02283590 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH23_NEXT_DESC_ADDR        0x02283598 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH23_COMPLETED_DESC_ADDRESS 0x022835a0 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH23_BTP_PACKET_GROUP_ID   0x022835a8 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH23_RUN_VERSION_CONFIG    0x022835ac /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH23_OVERFLOW_REASONS      0x022835b0 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH23_DMQ_CONTROL_STRUCT    0x022835b4 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH23_DATA_CONTROL          0x022835b8 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_BASE_PTR    0x022835c0 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_END_PTR     0x022835c8 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_RD_PTR      0x022835d0 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_WR_PTR      0x022835d8 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_VALID_PTR   0x022835e0 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_LOWER_THRESHOLD 0x022835e8 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_UPPER_THRESHOLD 0x022835f0 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_CONTROL     0x022835f8 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH23_DMQ_0_0               0x02283600 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH23_DMQ_0_1               0x02283608 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH23_DMQ_0_1_DUMMY_FILL_SIZE 0x0228360c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH23_DMQ_0_2               0x02283610 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH23_DMQ_0_3               0x02283618 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH23_DMQ_1_0               0x02283620 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH23_DMQ_1_1               0x02283628 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH23_DMQ_1_1_DUMMY_FILL_SIZE 0x0228362c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH23_DMQ_1_2               0x02283630 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH23_DMQ_1_3               0x02283638 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH23_DMQ_2_0               0x02283640 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH23_DMQ_2_1               0x02283648 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH23_DMQ_2_1_DUMMY_FILL_SIZE 0x0228364c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH23_DMQ_2_2               0x02283650 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH23_DMQ_2_3               0x02283658 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH23_DMQ_3_0               0x02283660 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH23_DMQ_3_1               0x02283668 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH23_DMQ_3_1_DUMMY_FILL_SIZE 0x0228366c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH23_DMQ_3_2               0x02283670 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH23_DMQ_3_3               0x02283678 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH24_FIRST_DESC_ADDR       0x02283680 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH24_NEXT_DESC_ADDR        0x02283688 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH24_COMPLETED_DESC_ADDRESS 0x02283690 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH24_BTP_PACKET_GROUP_ID   0x02283698 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH24_RUN_VERSION_CONFIG    0x0228369c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH24_OVERFLOW_REASONS      0x022836a0 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH24_DMQ_CONTROL_STRUCT    0x022836a4 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH24_DATA_CONTROL          0x022836a8 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_BASE_PTR    0x022836b0 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_END_PTR     0x022836b8 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_RD_PTR      0x022836c0 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_WR_PTR      0x022836c8 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_VALID_PTR   0x022836d0 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_LOWER_THRESHOLD 0x022836d8 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_UPPER_THRESHOLD 0x022836e0 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_CONTROL     0x022836e8 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH24_DMQ_0_0               0x022836f0 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH24_DMQ_0_1               0x022836f8 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH24_DMQ_0_1_DUMMY_FILL_SIZE 0x022836fc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH24_DMQ_0_2               0x02283700 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH24_DMQ_0_3               0x02283708 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH24_DMQ_1_0               0x02283710 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH24_DMQ_1_1               0x02283718 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH24_DMQ_1_1_DUMMY_FILL_SIZE 0x0228371c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH24_DMQ_1_2               0x02283720 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH24_DMQ_1_3               0x02283728 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH24_DMQ_2_0               0x02283730 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH24_DMQ_2_1               0x02283738 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH24_DMQ_2_1_DUMMY_FILL_SIZE 0x0228373c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH24_DMQ_2_2               0x02283740 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH24_DMQ_2_3               0x02283748 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH24_DMQ_3_0               0x02283750 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH24_DMQ_3_1               0x02283758 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH24_DMQ_3_1_DUMMY_FILL_SIZE 0x0228375c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH24_DMQ_3_2               0x02283760 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH24_DMQ_3_3               0x02283768 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH25_FIRST_DESC_ADDR       0x02283770 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH25_NEXT_DESC_ADDR        0x02283778 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH25_COMPLETED_DESC_ADDRESS 0x02283780 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH25_BTP_PACKET_GROUP_ID   0x02283788 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH25_RUN_VERSION_CONFIG    0x0228378c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH25_OVERFLOW_REASONS      0x02283790 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH25_DMQ_CONTROL_STRUCT    0x02283794 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH25_DATA_CONTROL          0x02283798 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_BASE_PTR    0x022837a0 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_END_PTR     0x022837a8 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_RD_PTR      0x022837b0 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_WR_PTR      0x022837b8 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_VALID_PTR   0x022837c0 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_LOWER_THRESHOLD 0x022837c8 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_UPPER_THRESHOLD 0x022837d0 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_CONTROL     0x022837d8 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH25_DMQ_0_0               0x022837e0 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH25_DMQ_0_1               0x022837e8 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH25_DMQ_0_1_DUMMY_FILL_SIZE 0x022837ec /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH25_DMQ_0_2               0x022837f0 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH25_DMQ_0_3               0x022837f8 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH25_DMQ_1_0               0x02283800 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH25_DMQ_1_1               0x02283808 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH25_DMQ_1_1_DUMMY_FILL_SIZE 0x0228380c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH25_DMQ_1_2               0x02283810 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH25_DMQ_1_3               0x02283818 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH25_DMQ_2_0               0x02283820 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH25_DMQ_2_1               0x02283828 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH25_DMQ_2_1_DUMMY_FILL_SIZE 0x0228382c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH25_DMQ_2_2               0x02283830 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH25_DMQ_2_3               0x02283838 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH25_DMQ_3_0               0x02283840 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH25_DMQ_3_1               0x02283848 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH25_DMQ_3_1_DUMMY_FILL_SIZE 0x0228384c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH25_DMQ_3_2               0x02283850 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH25_DMQ_3_3               0x02283858 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH26_FIRST_DESC_ADDR       0x02283860 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH26_NEXT_DESC_ADDR        0x02283868 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH26_COMPLETED_DESC_ADDRESS 0x02283870 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH26_BTP_PACKET_GROUP_ID   0x02283878 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH26_RUN_VERSION_CONFIG    0x0228387c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH26_OVERFLOW_REASONS      0x02283880 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH26_DMQ_CONTROL_STRUCT    0x02283884 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH26_DATA_CONTROL          0x02283888 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_BASE_PTR    0x02283890 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_END_PTR     0x02283898 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_RD_PTR      0x022838a0 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_WR_PTR      0x022838a8 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_VALID_PTR   0x022838b0 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_LOWER_THRESHOLD 0x022838b8 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_UPPER_THRESHOLD 0x022838c0 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_CONTROL     0x022838c8 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH26_DMQ_0_0               0x022838d0 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH26_DMQ_0_1               0x022838d8 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH26_DMQ_0_1_DUMMY_FILL_SIZE 0x022838dc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH26_DMQ_0_2               0x022838e0 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH26_DMQ_0_3               0x022838e8 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH26_DMQ_1_0               0x022838f0 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH26_DMQ_1_1               0x022838f8 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH26_DMQ_1_1_DUMMY_FILL_SIZE 0x022838fc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH26_DMQ_1_2               0x02283900 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH26_DMQ_1_3               0x02283908 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH26_DMQ_2_0               0x02283910 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH26_DMQ_2_1               0x02283918 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH26_DMQ_2_1_DUMMY_FILL_SIZE 0x0228391c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH26_DMQ_2_2               0x02283920 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH26_DMQ_2_3               0x02283928 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH26_DMQ_3_0               0x02283930 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH26_DMQ_3_1               0x02283938 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH26_DMQ_3_1_DUMMY_FILL_SIZE 0x0228393c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH26_DMQ_3_2               0x02283940 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH26_DMQ_3_3               0x02283948 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH27_FIRST_DESC_ADDR       0x02283950 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH27_NEXT_DESC_ADDR        0x02283958 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH27_COMPLETED_DESC_ADDRESS 0x02283960 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH27_BTP_PACKET_GROUP_ID   0x02283968 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH27_RUN_VERSION_CONFIG    0x0228396c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH27_OVERFLOW_REASONS      0x02283970 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH27_DMQ_CONTROL_STRUCT    0x02283974 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH27_DATA_CONTROL          0x02283978 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_BASE_PTR    0x02283980 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_END_PTR     0x02283988 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_RD_PTR      0x02283990 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_WR_PTR      0x02283998 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_VALID_PTR   0x022839a0 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_LOWER_THRESHOLD 0x022839a8 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_UPPER_THRESHOLD 0x022839b0 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_CONTROL     0x022839b8 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH27_DMQ_0_0               0x022839c0 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH27_DMQ_0_1               0x022839c8 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH27_DMQ_0_1_DUMMY_FILL_SIZE 0x022839cc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH27_DMQ_0_2               0x022839d0 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH27_DMQ_0_3               0x022839d8 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH27_DMQ_1_0               0x022839e0 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH27_DMQ_1_1               0x022839e8 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH27_DMQ_1_1_DUMMY_FILL_SIZE 0x022839ec /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH27_DMQ_1_2               0x022839f0 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH27_DMQ_1_3               0x022839f8 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH27_DMQ_2_0               0x02283a00 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH27_DMQ_2_1               0x02283a08 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH27_DMQ_2_1_DUMMY_FILL_SIZE 0x02283a0c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH27_DMQ_2_2               0x02283a10 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH27_DMQ_2_3               0x02283a18 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH27_DMQ_3_0               0x02283a20 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH27_DMQ_3_1               0x02283a28 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH27_DMQ_3_1_DUMMY_FILL_SIZE 0x02283a2c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH27_DMQ_3_2               0x02283a30 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH27_DMQ_3_3               0x02283a38 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH28_FIRST_DESC_ADDR       0x02283a40 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH28_NEXT_DESC_ADDR        0x02283a48 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH28_COMPLETED_DESC_ADDRESS 0x02283a50 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH28_BTP_PACKET_GROUP_ID   0x02283a58 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH28_RUN_VERSION_CONFIG    0x02283a5c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH28_OVERFLOW_REASONS      0x02283a60 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH28_DMQ_CONTROL_STRUCT    0x02283a64 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH28_DATA_CONTROL          0x02283a68 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_BASE_PTR    0x02283a70 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_END_PTR     0x02283a78 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_RD_PTR      0x02283a80 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_WR_PTR      0x02283a88 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_VALID_PTR   0x02283a90 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_LOWER_THRESHOLD 0x02283a98 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_UPPER_THRESHOLD 0x02283aa0 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_CONTROL     0x02283aa8 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH28_DMQ_0_0               0x02283ab0 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH28_DMQ_0_1               0x02283ab8 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH28_DMQ_0_1_DUMMY_FILL_SIZE 0x02283abc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH28_DMQ_0_2               0x02283ac0 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH28_DMQ_0_3               0x02283ac8 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH28_DMQ_1_0               0x02283ad0 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH28_DMQ_1_1               0x02283ad8 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH28_DMQ_1_1_DUMMY_FILL_SIZE 0x02283adc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH28_DMQ_1_2               0x02283ae0 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH28_DMQ_1_3               0x02283ae8 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH28_DMQ_2_0               0x02283af0 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH28_DMQ_2_1               0x02283af8 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH28_DMQ_2_1_DUMMY_FILL_SIZE 0x02283afc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH28_DMQ_2_2               0x02283b00 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH28_DMQ_2_3               0x02283b08 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH28_DMQ_3_0               0x02283b10 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH28_DMQ_3_1               0x02283b18 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH28_DMQ_3_1_DUMMY_FILL_SIZE 0x02283b1c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH28_DMQ_3_2               0x02283b20 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH28_DMQ_3_3               0x02283b28 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH29_FIRST_DESC_ADDR       0x02283b30 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH29_NEXT_DESC_ADDR        0x02283b38 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH29_COMPLETED_DESC_ADDRESS 0x02283b40 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH29_BTP_PACKET_GROUP_ID   0x02283b48 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH29_RUN_VERSION_CONFIG    0x02283b4c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH29_OVERFLOW_REASONS      0x02283b50 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH29_DMQ_CONTROL_STRUCT    0x02283b54 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH29_DATA_CONTROL          0x02283b58 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_BASE_PTR    0x02283b60 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_END_PTR     0x02283b68 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_RD_PTR      0x02283b70 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_WR_PTR      0x02283b78 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_VALID_PTR   0x02283b80 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_LOWER_THRESHOLD 0x02283b88 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_UPPER_THRESHOLD 0x02283b90 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_CONTROL     0x02283b98 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH29_DMQ_0_0               0x02283ba0 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH29_DMQ_0_1               0x02283ba8 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH29_DMQ_0_1_DUMMY_FILL_SIZE 0x02283bac /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH29_DMQ_0_2               0x02283bb0 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH29_DMQ_0_3               0x02283bb8 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH29_DMQ_1_0               0x02283bc0 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH29_DMQ_1_1               0x02283bc8 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH29_DMQ_1_1_DUMMY_FILL_SIZE 0x02283bcc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH29_DMQ_1_2               0x02283bd0 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH29_DMQ_1_3               0x02283bd8 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH29_DMQ_2_0               0x02283be0 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH29_DMQ_2_1               0x02283be8 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH29_DMQ_2_1_DUMMY_FILL_SIZE 0x02283bec /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH29_DMQ_2_2               0x02283bf0 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH29_DMQ_2_3               0x02283bf8 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH29_DMQ_3_0               0x02283c00 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH29_DMQ_3_1               0x02283c08 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH29_DMQ_3_1_DUMMY_FILL_SIZE 0x02283c0c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH29_DMQ_3_2               0x02283c10 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH29_DMQ_3_3               0x02283c18 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH30_FIRST_DESC_ADDR       0x02283c20 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH30_NEXT_DESC_ADDR        0x02283c28 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH30_COMPLETED_DESC_ADDRESS 0x02283c30 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH30_BTP_PACKET_GROUP_ID   0x02283c38 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH30_RUN_VERSION_CONFIG    0x02283c3c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH30_OVERFLOW_REASONS      0x02283c40 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH30_DMQ_CONTROL_STRUCT    0x02283c44 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH30_DATA_CONTROL          0x02283c48 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_BASE_PTR    0x02283c50 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_END_PTR     0x02283c58 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_RD_PTR      0x02283c60 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_WR_PTR      0x02283c68 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_VALID_PTR   0x02283c70 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_LOWER_THRESHOLD 0x02283c78 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_UPPER_THRESHOLD 0x02283c80 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_CONTROL     0x02283c88 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH30_DMQ_0_0               0x02283c90 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH30_DMQ_0_1               0x02283c98 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH30_DMQ_0_1_DUMMY_FILL_SIZE 0x02283c9c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH30_DMQ_0_2               0x02283ca0 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH30_DMQ_0_3               0x02283ca8 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH30_DMQ_1_0               0x02283cb0 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH30_DMQ_1_1               0x02283cb8 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH30_DMQ_1_1_DUMMY_FILL_SIZE 0x02283cbc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH30_DMQ_1_2               0x02283cc0 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH30_DMQ_1_3               0x02283cc8 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH30_DMQ_2_0               0x02283cd0 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH30_DMQ_2_1               0x02283cd8 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH30_DMQ_2_1_DUMMY_FILL_SIZE 0x02283cdc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH30_DMQ_2_2               0x02283ce0 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH30_DMQ_2_3               0x02283ce8 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH30_DMQ_3_0               0x02283cf0 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH30_DMQ_3_1               0x02283cf8 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH30_DMQ_3_1_DUMMY_FILL_SIZE 0x02283cfc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH30_DMQ_3_2               0x02283d00 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH30_DMQ_3_3               0x02283d08 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH31_FIRST_DESC_ADDR       0x02283d10 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH31_NEXT_DESC_ADDR        0x02283d18 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH31_COMPLETED_DESC_ADDRESS 0x02283d20 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH31_BTP_PACKET_GROUP_ID   0x02283d28 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH31_RUN_VERSION_CONFIG    0x02283d2c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH31_OVERFLOW_REASONS      0x02283d30 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH31_DMQ_CONTROL_STRUCT    0x02283d34 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH31_DATA_CONTROL          0x02283d38 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_BASE_PTR    0x02283d40 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_END_PTR     0x02283d48 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_RD_PTR      0x02283d50 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_WR_PTR      0x02283d58 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_VALID_PTR   0x02283d60 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_LOWER_THRESHOLD 0x02283d68 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_UPPER_THRESHOLD 0x02283d70 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_CONTROL     0x02283d78 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH31_DMQ_0_0               0x02283d80 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH31_DMQ_0_1               0x02283d88 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH31_DMQ_0_1_DUMMY_FILL_SIZE 0x02283d8c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH31_DMQ_0_2               0x02283d90 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH31_DMQ_0_3               0x02283d98 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH31_DMQ_1_0               0x02283da0 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH31_DMQ_1_1               0x02283da8 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH31_DMQ_1_1_DUMMY_FILL_SIZE 0x02283dac /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH31_DMQ_1_2               0x02283db0 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH31_DMQ_1_3               0x02283db8 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH31_DMQ_2_0               0x02283dc0 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH31_DMQ_2_1               0x02283dc8 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH31_DMQ_2_1_DUMMY_FILL_SIZE 0x02283dcc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH31_DMQ_2_2               0x02283dd0 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH31_DMQ_2_3               0x02283dd8 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH31_DMQ_3_0               0x02283de0 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH31_DMQ_3_1               0x02283de8 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH31_DMQ_3_1_DUMMY_FILL_SIZE 0x02283dec /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH31_DMQ_3_2               0x02283df0 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH31_DMQ_3_3               0x02283df8 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */

/***************************************************************************
 *CH0_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH0_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_FIRST_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_FIRST_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH0_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH0_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK  BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH0_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH0_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH0_FIRST_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH0_FIRST_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH0_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH0_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_NEXT_DESC_ADDR_reserved0_MASK            BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_NEXT_DESC_ADDR_reserved0_SHIFT           40

/* XPT_WDMA :: CH0_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH0_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH0_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT      4

/* XPT_WDMA :: CH0_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH0_NEXT_DESC_ADDR_reserved1_MASK            BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH0_NEXT_DESC_ADDR_reserved1_SHIFT           0

/***************************************************************************
 *CH0_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH0_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_COMPLETED_DESC_ADDRESS_reserved0_MASK    BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_COMPLETED_DESC_ADDRESS_reserved0_SHIFT   40

/* XPT_WDMA :: CH0_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH0_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH0_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH0_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH0_COMPLETED_DESC_ADDRESS_reserved1_MASK    BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH0_COMPLETED_DESC_ADDRESS_reserved1_SHIFT   0

/***************************************************************************
 *CH0_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH0_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH0_BTP_PACKET_GROUP_ID_reserved0_MASK       0xffffff00
#define BCHP_XPT_WDMA_CH0_BTP_PACKET_GROUP_ID_reserved0_SHIFT      8

/* XPT_WDMA :: CH0_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH0_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH0_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH0_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH0_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH0_RUN_VERSION_CONFIG_reserved0_MASK        0xffffffe0
#define BCHP_XPT_WDMA_CH0_RUN_VERSION_CONFIG_reserved0_SHIFT       5

/* XPT_WDMA :: CH0_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH0_RUN_VERSION_CONFIG_RUN_VERSION_MASK      0x0000001f
#define BCHP_XPT_WDMA_CH0_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT     0

/***************************************************************************
 *CH0_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH0_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH0_OVERFLOW_REASONS_reserved0_MASK          0xffffffe0
#define BCHP_XPT_WDMA_CH0_OVERFLOW_REASONS_reserved0_SHIFT         5

/* XPT_WDMA :: CH0_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH0_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK  0x00000010
#define BCHP_XPT_WDMA_CH0_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH0_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH0_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK   0x00000008
#define BCHP_XPT_WDMA_CH0_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT  3

/* XPT_WDMA :: CH0_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH0_OVERFLOW_REASONS_RUN_NOT_SET_MASK        0x00000004
#define BCHP_XPT_WDMA_CH0_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT       2

/* XPT_WDMA :: CH0_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH0_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK      0x00000002
#define BCHP_XPT_WDMA_CH0_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT     1

/* XPT_WDMA :: CH0_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH0_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH0_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH0_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH0_DMQ_CONTROL_STRUCT_reserved0_MASK        0xffffffc0
#define BCHP_XPT_WDMA_CH0_DMQ_CONTROL_STRUCT_reserved0_SHIFT       6

/* XPT_WDMA :: CH0_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH0_DMQ_CONTROL_STRUCT_FULL_MASK             0x00000020
#define BCHP_XPT_WDMA_CH0_DMQ_CONTROL_STRUCT_FULL_SHIFT            5

/* XPT_WDMA :: CH0_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH0_DMQ_CONTROL_STRUCT_EMPTY_MASK            0x00000010
#define BCHP_XPT_WDMA_CH0_DMQ_CONTROL_STRUCT_EMPTY_SHIFT           4

/* XPT_WDMA :: CH0_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH0_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK        0x0000000c
#define BCHP_XPT_WDMA_CH0_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT       2

/* XPT_WDMA :: CH0_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_CONTROL_STRUCT_READ_PTR_MASK         0x00000003
#define BCHP_XPT_WDMA_CH0_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT        0

/***************************************************************************
 *CH0_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH0_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH0_DATA_CONTROL_reserved0_MASK              0xfffffffe
#define BCHP_XPT_WDMA_CH0_DATA_CONTROL_reserved0_SHIFT             1

/* XPT_WDMA :: CH0_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH0_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK  0x00000001
#define BCHP_XPT_WDMA_CH0_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH0_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH0_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_BASE_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_BASE_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH0_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK         BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT        0

/***************************************************************************
 *CH0_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH0_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_END_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_END_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH0_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_END_PTR_END_PTR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_END_PTR_END_PTR_SHIFT          0

/***************************************************************************
 *CH0_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH0_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_RD_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_RD_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH0_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_RD_PTR_RD_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT            0

/***************************************************************************
 *CH0_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH0_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_WR_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_WR_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH0_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_WR_PTR_WR_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT            0

/***************************************************************************
 *CH0_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH0_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_VALID_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_VALID_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH0_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK       BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT      0

/***************************************************************************
 *CH0_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH0_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH0_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH0_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH0_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH0_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH0_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH0_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_CONTROL_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_CONTROL_reserved0_SHIFT        40

/* XPT_WDMA :: CH0_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH0_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK    BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT   2

/* XPT_WDMA :: CH0_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_CONTROL_INT_EN_MASK            BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_CONTROL_INT_EN_SHIFT           1

/* XPT_WDMA :: CH0_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH0_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DMQ_0_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DMQ_0_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH0_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_0_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH0_DMQ_0_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH0_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_0_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH0_DMQ_0_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH0_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH0_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH0_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DMQ_0_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DMQ_0_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH0_DMQ_0_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_0_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH0_DMQ_0_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH0_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DMQ_0_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DMQ_0_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH0_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH0_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH0_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH0_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH0_DMQ_0_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH0_DMQ_0_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH0_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH0_DMQ_0_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH0_DMQ_0_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH0_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_0_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH0_DMQ_0_3_LAST_SHIFT                       0

/***************************************************************************
 *CH0_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DMQ_1_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DMQ_1_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH0_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_1_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH0_DMQ_1_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH0_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_1_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH0_DMQ_1_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH0_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH0_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH0_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DMQ_1_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DMQ_1_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH0_DMQ_1_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_1_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH0_DMQ_1_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH0_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DMQ_1_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DMQ_1_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH0_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH0_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH0_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH0_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH0_DMQ_1_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH0_DMQ_1_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH0_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH0_DMQ_1_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH0_DMQ_1_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH0_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_1_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH0_DMQ_1_3_LAST_SHIFT                       0

/***************************************************************************
 *CH0_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DMQ_2_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DMQ_2_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH0_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_2_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH0_DMQ_2_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH0_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_2_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH0_DMQ_2_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH0_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH0_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH0_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DMQ_2_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DMQ_2_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH0_DMQ_2_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_2_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH0_DMQ_2_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH0_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DMQ_2_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DMQ_2_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH0_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH0_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH0_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH0_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH0_DMQ_2_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH0_DMQ_2_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH0_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH0_DMQ_2_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH0_DMQ_2_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH0_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_2_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH0_DMQ_2_3_LAST_SHIFT                       0

/***************************************************************************
 *CH0_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DMQ_3_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DMQ_3_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH0_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_3_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH0_DMQ_3_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH0_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_3_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH0_DMQ_3_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH0_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH0_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH0_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DMQ_3_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DMQ_3_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH0_DMQ_3_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_3_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH0_DMQ_3_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH0_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DMQ_3_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DMQ_3_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH0_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH0_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH0_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH0_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH0_DMQ_3_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH0_DMQ_3_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH0_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH0_DMQ_3_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH0_DMQ_3_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH0_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_3_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH0_DMQ_3_3_LAST_SHIFT                       0

/***************************************************************************
 *CH1_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH1_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_FIRST_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_FIRST_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH1_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH1_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK  BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH1_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH1_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH1_FIRST_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH1_FIRST_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH1_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH1_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_NEXT_DESC_ADDR_reserved0_MASK            BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_NEXT_DESC_ADDR_reserved0_SHIFT           40

/* XPT_WDMA :: CH1_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH1_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH1_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT      4

/* XPT_WDMA :: CH1_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH1_NEXT_DESC_ADDR_reserved1_MASK            BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH1_NEXT_DESC_ADDR_reserved1_SHIFT           0

/***************************************************************************
 *CH1_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH1_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_COMPLETED_DESC_ADDRESS_reserved0_MASK    BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_COMPLETED_DESC_ADDRESS_reserved0_SHIFT   40

/* XPT_WDMA :: CH1_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH1_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH1_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH1_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH1_COMPLETED_DESC_ADDRESS_reserved1_MASK    BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH1_COMPLETED_DESC_ADDRESS_reserved1_SHIFT   0

/***************************************************************************
 *CH1_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH1_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH1_BTP_PACKET_GROUP_ID_reserved0_MASK       0xffffff00
#define BCHP_XPT_WDMA_CH1_BTP_PACKET_GROUP_ID_reserved0_SHIFT      8

/* XPT_WDMA :: CH1_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH1_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH1_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH1_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH1_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH1_RUN_VERSION_CONFIG_reserved0_MASK        0xffffffe0
#define BCHP_XPT_WDMA_CH1_RUN_VERSION_CONFIG_reserved0_SHIFT       5

/* XPT_WDMA :: CH1_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH1_RUN_VERSION_CONFIG_RUN_VERSION_MASK      0x0000001f
#define BCHP_XPT_WDMA_CH1_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT     0

/***************************************************************************
 *CH1_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH1_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH1_OVERFLOW_REASONS_reserved0_MASK          0xffffffe0
#define BCHP_XPT_WDMA_CH1_OVERFLOW_REASONS_reserved0_SHIFT         5

/* XPT_WDMA :: CH1_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH1_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK  0x00000010
#define BCHP_XPT_WDMA_CH1_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH1_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH1_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK   0x00000008
#define BCHP_XPT_WDMA_CH1_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT  3

/* XPT_WDMA :: CH1_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH1_OVERFLOW_REASONS_RUN_NOT_SET_MASK        0x00000004
#define BCHP_XPT_WDMA_CH1_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT       2

/* XPT_WDMA :: CH1_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH1_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK      0x00000002
#define BCHP_XPT_WDMA_CH1_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT     1

/* XPT_WDMA :: CH1_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH1_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH1_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH1_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH1_DMQ_CONTROL_STRUCT_reserved0_MASK        0xffffffc0
#define BCHP_XPT_WDMA_CH1_DMQ_CONTROL_STRUCT_reserved0_SHIFT       6

/* XPT_WDMA :: CH1_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH1_DMQ_CONTROL_STRUCT_FULL_MASK             0x00000020
#define BCHP_XPT_WDMA_CH1_DMQ_CONTROL_STRUCT_FULL_SHIFT            5

/* XPT_WDMA :: CH1_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH1_DMQ_CONTROL_STRUCT_EMPTY_MASK            0x00000010
#define BCHP_XPT_WDMA_CH1_DMQ_CONTROL_STRUCT_EMPTY_SHIFT           4

/* XPT_WDMA :: CH1_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH1_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK        0x0000000c
#define BCHP_XPT_WDMA_CH1_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT       2

/* XPT_WDMA :: CH1_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_CONTROL_STRUCT_READ_PTR_MASK         0x00000003
#define BCHP_XPT_WDMA_CH1_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT        0

/***************************************************************************
 *CH1_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH1_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH1_DATA_CONTROL_reserved0_MASK              0xfffffffe
#define BCHP_XPT_WDMA_CH1_DATA_CONTROL_reserved0_SHIFT             1

/* XPT_WDMA :: CH1_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH1_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK  0x00000001
#define BCHP_XPT_WDMA_CH1_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH1_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH1_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_BASE_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_BASE_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH1_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK         BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT        0

/***************************************************************************
 *CH1_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH1_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_END_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_END_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH1_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_END_PTR_END_PTR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_END_PTR_END_PTR_SHIFT          0

/***************************************************************************
 *CH1_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH1_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_RD_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_RD_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH1_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_RD_PTR_RD_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT            0

/***************************************************************************
 *CH1_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH1_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_WR_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_WR_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH1_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_WR_PTR_WR_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT            0

/***************************************************************************
 *CH1_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH1_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_VALID_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_VALID_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH1_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK       BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT      0

/***************************************************************************
 *CH1_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH1_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH1_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH1_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH1_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH1_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH1_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH1_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_CONTROL_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_CONTROL_reserved0_SHIFT        40

/* XPT_WDMA :: CH1_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH1_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK    BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT   2

/* XPT_WDMA :: CH1_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_CONTROL_INT_EN_MASK            BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_CONTROL_INT_EN_SHIFT           1

/* XPT_WDMA :: CH1_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH1_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DMQ_0_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DMQ_0_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH1_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_0_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH1_DMQ_0_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH1_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_0_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH1_DMQ_0_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH1_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH1_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH1_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DMQ_0_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DMQ_0_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH1_DMQ_0_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_0_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH1_DMQ_0_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH1_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DMQ_0_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DMQ_0_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH1_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH1_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH1_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH1_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH1_DMQ_0_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH1_DMQ_0_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH1_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH1_DMQ_0_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH1_DMQ_0_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH1_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_0_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH1_DMQ_0_3_LAST_SHIFT                       0

/***************************************************************************
 *CH1_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DMQ_1_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DMQ_1_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH1_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_1_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH1_DMQ_1_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH1_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_1_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH1_DMQ_1_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH1_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH1_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH1_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DMQ_1_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DMQ_1_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH1_DMQ_1_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_1_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH1_DMQ_1_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH1_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DMQ_1_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DMQ_1_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH1_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH1_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH1_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH1_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH1_DMQ_1_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH1_DMQ_1_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH1_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH1_DMQ_1_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH1_DMQ_1_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH1_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_1_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH1_DMQ_1_3_LAST_SHIFT                       0

/***************************************************************************
 *CH1_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DMQ_2_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DMQ_2_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH1_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_2_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH1_DMQ_2_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH1_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_2_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH1_DMQ_2_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH1_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH1_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH1_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DMQ_2_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DMQ_2_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH1_DMQ_2_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_2_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH1_DMQ_2_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH1_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DMQ_2_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DMQ_2_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH1_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH1_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH1_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH1_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH1_DMQ_2_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH1_DMQ_2_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH1_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH1_DMQ_2_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH1_DMQ_2_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH1_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_2_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH1_DMQ_2_3_LAST_SHIFT                       0

/***************************************************************************
 *CH1_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DMQ_3_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DMQ_3_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH1_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_3_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH1_DMQ_3_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH1_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_3_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH1_DMQ_3_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH1_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH1_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH1_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DMQ_3_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DMQ_3_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH1_DMQ_3_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_3_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH1_DMQ_3_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH1_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DMQ_3_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DMQ_3_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH1_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH1_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH1_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH1_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH1_DMQ_3_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH1_DMQ_3_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH1_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH1_DMQ_3_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH1_DMQ_3_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH1_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_3_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH1_DMQ_3_3_LAST_SHIFT                       0

/***************************************************************************
 *CH2_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH2_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_FIRST_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_FIRST_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH2_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH2_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK  BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH2_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH2_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH2_FIRST_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH2_FIRST_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH2_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH2_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_NEXT_DESC_ADDR_reserved0_MASK            BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_NEXT_DESC_ADDR_reserved0_SHIFT           40

/* XPT_WDMA :: CH2_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH2_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH2_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT      4

/* XPT_WDMA :: CH2_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH2_NEXT_DESC_ADDR_reserved1_MASK            BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH2_NEXT_DESC_ADDR_reserved1_SHIFT           0

/***************************************************************************
 *CH2_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH2_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_COMPLETED_DESC_ADDRESS_reserved0_MASK    BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_COMPLETED_DESC_ADDRESS_reserved0_SHIFT   40

/* XPT_WDMA :: CH2_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH2_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH2_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH2_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH2_COMPLETED_DESC_ADDRESS_reserved1_MASK    BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH2_COMPLETED_DESC_ADDRESS_reserved1_SHIFT   0

/***************************************************************************
 *CH2_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH2_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH2_BTP_PACKET_GROUP_ID_reserved0_MASK       0xffffff00
#define BCHP_XPT_WDMA_CH2_BTP_PACKET_GROUP_ID_reserved0_SHIFT      8

/* XPT_WDMA :: CH2_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH2_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH2_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH2_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH2_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH2_RUN_VERSION_CONFIG_reserved0_MASK        0xffffffe0
#define BCHP_XPT_WDMA_CH2_RUN_VERSION_CONFIG_reserved0_SHIFT       5

/* XPT_WDMA :: CH2_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH2_RUN_VERSION_CONFIG_RUN_VERSION_MASK      0x0000001f
#define BCHP_XPT_WDMA_CH2_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT     0

/***************************************************************************
 *CH2_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH2_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH2_OVERFLOW_REASONS_reserved0_MASK          0xffffffe0
#define BCHP_XPT_WDMA_CH2_OVERFLOW_REASONS_reserved0_SHIFT         5

/* XPT_WDMA :: CH2_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH2_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK  0x00000010
#define BCHP_XPT_WDMA_CH2_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH2_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH2_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK   0x00000008
#define BCHP_XPT_WDMA_CH2_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT  3

/* XPT_WDMA :: CH2_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH2_OVERFLOW_REASONS_RUN_NOT_SET_MASK        0x00000004
#define BCHP_XPT_WDMA_CH2_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT       2

/* XPT_WDMA :: CH2_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH2_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK      0x00000002
#define BCHP_XPT_WDMA_CH2_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT     1

/* XPT_WDMA :: CH2_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH2_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH2_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH2_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH2_DMQ_CONTROL_STRUCT_reserved0_MASK        0xffffffc0
#define BCHP_XPT_WDMA_CH2_DMQ_CONTROL_STRUCT_reserved0_SHIFT       6

/* XPT_WDMA :: CH2_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH2_DMQ_CONTROL_STRUCT_FULL_MASK             0x00000020
#define BCHP_XPT_WDMA_CH2_DMQ_CONTROL_STRUCT_FULL_SHIFT            5

/* XPT_WDMA :: CH2_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH2_DMQ_CONTROL_STRUCT_EMPTY_MASK            0x00000010
#define BCHP_XPT_WDMA_CH2_DMQ_CONTROL_STRUCT_EMPTY_SHIFT           4

/* XPT_WDMA :: CH2_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH2_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK        0x0000000c
#define BCHP_XPT_WDMA_CH2_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT       2

/* XPT_WDMA :: CH2_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_CONTROL_STRUCT_READ_PTR_MASK         0x00000003
#define BCHP_XPT_WDMA_CH2_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT        0

/***************************************************************************
 *CH2_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH2_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH2_DATA_CONTROL_reserved0_MASK              0xfffffffe
#define BCHP_XPT_WDMA_CH2_DATA_CONTROL_reserved0_SHIFT             1

/* XPT_WDMA :: CH2_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH2_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK  0x00000001
#define BCHP_XPT_WDMA_CH2_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH2_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH2_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_BASE_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_BASE_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH2_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK         BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT        0

/***************************************************************************
 *CH2_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH2_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_END_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_END_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH2_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_END_PTR_END_PTR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_END_PTR_END_PTR_SHIFT          0

/***************************************************************************
 *CH2_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH2_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_RD_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_RD_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH2_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_RD_PTR_RD_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT            0

/***************************************************************************
 *CH2_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH2_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_WR_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_WR_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH2_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_WR_PTR_WR_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT            0

/***************************************************************************
 *CH2_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH2_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_VALID_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_VALID_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH2_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK       BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT      0

/***************************************************************************
 *CH2_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH2_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH2_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH2_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH2_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH2_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH2_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH2_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_CONTROL_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_CONTROL_reserved0_SHIFT        40

/* XPT_WDMA :: CH2_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH2_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK    BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT   2

/* XPT_WDMA :: CH2_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_CONTROL_INT_EN_MASK            BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_CONTROL_INT_EN_SHIFT           1

/* XPT_WDMA :: CH2_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH2_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DMQ_0_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DMQ_0_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH2_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_0_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH2_DMQ_0_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH2_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_0_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH2_DMQ_0_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH2_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH2_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH2_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DMQ_0_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DMQ_0_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH2_DMQ_0_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_0_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH2_DMQ_0_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH2_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DMQ_0_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DMQ_0_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH2_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH2_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH2_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH2_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH2_DMQ_0_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH2_DMQ_0_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH2_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH2_DMQ_0_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH2_DMQ_0_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH2_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_0_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH2_DMQ_0_3_LAST_SHIFT                       0

/***************************************************************************
 *CH2_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DMQ_1_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DMQ_1_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH2_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_1_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH2_DMQ_1_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH2_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_1_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH2_DMQ_1_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH2_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH2_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH2_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DMQ_1_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DMQ_1_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH2_DMQ_1_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_1_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH2_DMQ_1_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH2_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DMQ_1_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DMQ_1_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH2_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH2_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH2_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH2_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH2_DMQ_1_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH2_DMQ_1_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH2_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH2_DMQ_1_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH2_DMQ_1_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH2_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_1_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH2_DMQ_1_3_LAST_SHIFT                       0

/***************************************************************************
 *CH2_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DMQ_2_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DMQ_2_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH2_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_2_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH2_DMQ_2_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH2_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_2_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH2_DMQ_2_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH2_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH2_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH2_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DMQ_2_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DMQ_2_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH2_DMQ_2_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_2_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH2_DMQ_2_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH2_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DMQ_2_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DMQ_2_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH2_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH2_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH2_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH2_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH2_DMQ_2_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH2_DMQ_2_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH2_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH2_DMQ_2_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH2_DMQ_2_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH2_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_2_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH2_DMQ_2_3_LAST_SHIFT                       0

/***************************************************************************
 *CH2_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DMQ_3_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DMQ_3_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH2_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_3_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH2_DMQ_3_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH2_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_3_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH2_DMQ_3_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH2_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH2_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH2_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DMQ_3_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DMQ_3_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH2_DMQ_3_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_3_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH2_DMQ_3_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH2_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DMQ_3_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DMQ_3_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH2_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH2_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH2_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH2_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH2_DMQ_3_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH2_DMQ_3_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH2_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH2_DMQ_3_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH2_DMQ_3_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH2_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_3_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH2_DMQ_3_3_LAST_SHIFT                       0

/***************************************************************************
 *CH3_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH3_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_FIRST_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_FIRST_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH3_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH3_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK  BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH3_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH3_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH3_FIRST_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH3_FIRST_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH3_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH3_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_NEXT_DESC_ADDR_reserved0_MASK            BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_NEXT_DESC_ADDR_reserved0_SHIFT           40

/* XPT_WDMA :: CH3_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH3_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH3_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT      4

/* XPT_WDMA :: CH3_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH3_NEXT_DESC_ADDR_reserved1_MASK            BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH3_NEXT_DESC_ADDR_reserved1_SHIFT           0

/***************************************************************************
 *CH3_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH3_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_COMPLETED_DESC_ADDRESS_reserved0_MASK    BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_COMPLETED_DESC_ADDRESS_reserved0_SHIFT   40

/* XPT_WDMA :: CH3_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH3_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH3_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH3_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH3_COMPLETED_DESC_ADDRESS_reserved1_MASK    BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH3_COMPLETED_DESC_ADDRESS_reserved1_SHIFT   0

/***************************************************************************
 *CH3_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH3_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH3_BTP_PACKET_GROUP_ID_reserved0_MASK       0xffffff00
#define BCHP_XPT_WDMA_CH3_BTP_PACKET_GROUP_ID_reserved0_SHIFT      8

/* XPT_WDMA :: CH3_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH3_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH3_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH3_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH3_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH3_RUN_VERSION_CONFIG_reserved0_MASK        0xffffffe0
#define BCHP_XPT_WDMA_CH3_RUN_VERSION_CONFIG_reserved0_SHIFT       5

/* XPT_WDMA :: CH3_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH3_RUN_VERSION_CONFIG_RUN_VERSION_MASK      0x0000001f
#define BCHP_XPT_WDMA_CH3_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT     0

/***************************************************************************
 *CH3_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH3_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH3_OVERFLOW_REASONS_reserved0_MASK          0xffffffe0
#define BCHP_XPT_WDMA_CH3_OVERFLOW_REASONS_reserved0_SHIFT         5

/* XPT_WDMA :: CH3_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH3_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK  0x00000010
#define BCHP_XPT_WDMA_CH3_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH3_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH3_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK   0x00000008
#define BCHP_XPT_WDMA_CH3_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT  3

/* XPT_WDMA :: CH3_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH3_OVERFLOW_REASONS_RUN_NOT_SET_MASK        0x00000004
#define BCHP_XPT_WDMA_CH3_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT       2

/* XPT_WDMA :: CH3_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH3_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK      0x00000002
#define BCHP_XPT_WDMA_CH3_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT     1

/* XPT_WDMA :: CH3_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH3_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH3_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH3_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH3_DMQ_CONTROL_STRUCT_reserved0_MASK        0xffffffc0
#define BCHP_XPT_WDMA_CH3_DMQ_CONTROL_STRUCT_reserved0_SHIFT       6

/* XPT_WDMA :: CH3_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH3_DMQ_CONTROL_STRUCT_FULL_MASK             0x00000020
#define BCHP_XPT_WDMA_CH3_DMQ_CONTROL_STRUCT_FULL_SHIFT            5

/* XPT_WDMA :: CH3_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH3_DMQ_CONTROL_STRUCT_EMPTY_MASK            0x00000010
#define BCHP_XPT_WDMA_CH3_DMQ_CONTROL_STRUCT_EMPTY_SHIFT           4

/* XPT_WDMA :: CH3_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH3_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK        0x0000000c
#define BCHP_XPT_WDMA_CH3_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT       2

/* XPT_WDMA :: CH3_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_CONTROL_STRUCT_READ_PTR_MASK         0x00000003
#define BCHP_XPT_WDMA_CH3_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT        0

/***************************************************************************
 *CH3_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH3_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH3_DATA_CONTROL_reserved0_MASK              0xfffffffe
#define BCHP_XPT_WDMA_CH3_DATA_CONTROL_reserved0_SHIFT             1

/* XPT_WDMA :: CH3_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH3_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK  0x00000001
#define BCHP_XPT_WDMA_CH3_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH3_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH3_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_BASE_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_BASE_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH3_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK         BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT        0

/***************************************************************************
 *CH3_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH3_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_END_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_END_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH3_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_END_PTR_END_PTR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_END_PTR_END_PTR_SHIFT          0

/***************************************************************************
 *CH3_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH3_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_RD_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_RD_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH3_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_RD_PTR_RD_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT            0

/***************************************************************************
 *CH3_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH3_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_WR_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_WR_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH3_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_WR_PTR_WR_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT            0

/***************************************************************************
 *CH3_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH3_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_VALID_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_VALID_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH3_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK       BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT      0

/***************************************************************************
 *CH3_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH3_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH3_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH3_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH3_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH3_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH3_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH3_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_CONTROL_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_CONTROL_reserved0_SHIFT        40

/* XPT_WDMA :: CH3_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH3_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK    BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT   2

/* XPT_WDMA :: CH3_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_CONTROL_INT_EN_MASK            BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_CONTROL_INT_EN_SHIFT           1

/* XPT_WDMA :: CH3_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH3_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DMQ_0_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DMQ_0_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH3_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_0_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH3_DMQ_0_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH3_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_0_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH3_DMQ_0_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH3_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH3_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH3_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DMQ_0_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DMQ_0_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH3_DMQ_0_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_0_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH3_DMQ_0_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH3_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DMQ_0_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DMQ_0_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH3_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH3_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH3_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH3_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH3_DMQ_0_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH3_DMQ_0_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH3_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH3_DMQ_0_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH3_DMQ_0_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH3_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_0_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH3_DMQ_0_3_LAST_SHIFT                       0

/***************************************************************************
 *CH3_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DMQ_1_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DMQ_1_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH3_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_1_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH3_DMQ_1_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH3_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_1_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH3_DMQ_1_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH3_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH3_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH3_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DMQ_1_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DMQ_1_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH3_DMQ_1_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_1_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH3_DMQ_1_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH3_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DMQ_1_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DMQ_1_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH3_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH3_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH3_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH3_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH3_DMQ_1_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH3_DMQ_1_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH3_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH3_DMQ_1_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH3_DMQ_1_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH3_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_1_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH3_DMQ_1_3_LAST_SHIFT                       0

/***************************************************************************
 *CH3_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DMQ_2_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DMQ_2_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH3_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_2_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH3_DMQ_2_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH3_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_2_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH3_DMQ_2_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH3_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH3_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH3_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DMQ_2_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DMQ_2_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH3_DMQ_2_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_2_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH3_DMQ_2_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH3_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DMQ_2_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DMQ_2_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH3_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH3_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH3_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH3_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH3_DMQ_2_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH3_DMQ_2_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH3_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH3_DMQ_2_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH3_DMQ_2_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH3_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_2_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH3_DMQ_2_3_LAST_SHIFT                       0

/***************************************************************************
 *CH3_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DMQ_3_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DMQ_3_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH3_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_3_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH3_DMQ_3_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH3_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_3_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH3_DMQ_3_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH3_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH3_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH3_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DMQ_3_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DMQ_3_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH3_DMQ_3_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_3_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH3_DMQ_3_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH3_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DMQ_3_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DMQ_3_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH3_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH3_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH3_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH3_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH3_DMQ_3_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH3_DMQ_3_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH3_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH3_DMQ_3_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH3_DMQ_3_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH3_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_3_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH3_DMQ_3_3_LAST_SHIFT                       0

/***************************************************************************
 *CH4_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH4_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_FIRST_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_FIRST_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH4_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH4_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK  BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH4_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH4_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH4_FIRST_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH4_FIRST_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH4_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH4_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_NEXT_DESC_ADDR_reserved0_MASK            BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_NEXT_DESC_ADDR_reserved0_SHIFT           40

/* XPT_WDMA :: CH4_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH4_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH4_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT      4

/* XPT_WDMA :: CH4_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH4_NEXT_DESC_ADDR_reserved1_MASK            BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH4_NEXT_DESC_ADDR_reserved1_SHIFT           0

/***************************************************************************
 *CH4_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH4_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_COMPLETED_DESC_ADDRESS_reserved0_MASK    BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_COMPLETED_DESC_ADDRESS_reserved0_SHIFT   40

/* XPT_WDMA :: CH4_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH4_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH4_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH4_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH4_COMPLETED_DESC_ADDRESS_reserved1_MASK    BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH4_COMPLETED_DESC_ADDRESS_reserved1_SHIFT   0

/***************************************************************************
 *CH4_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH4_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH4_BTP_PACKET_GROUP_ID_reserved0_MASK       0xffffff00
#define BCHP_XPT_WDMA_CH4_BTP_PACKET_GROUP_ID_reserved0_SHIFT      8

/* XPT_WDMA :: CH4_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH4_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH4_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH4_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH4_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH4_RUN_VERSION_CONFIG_reserved0_MASK        0xffffffe0
#define BCHP_XPT_WDMA_CH4_RUN_VERSION_CONFIG_reserved0_SHIFT       5

/* XPT_WDMA :: CH4_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH4_RUN_VERSION_CONFIG_RUN_VERSION_MASK      0x0000001f
#define BCHP_XPT_WDMA_CH4_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT     0

/***************************************************************************
 *CH4_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH4_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH4_OVERFLOW_REASONS_reserved0_MASK          0xffffffe0
#define BCHP_XPT_WDMA_CH4_OVERFLOW_REASONS_reserved0_SHIFT         5

/* XPT_WDMA :: CH4_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH4_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK  0x00000010
#define BCHP_XPT_WDMA_CH4_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH4_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH4_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK   0x00000008
#define BCHP_XPT_WDMA_CH4_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT  3

/* XPT_WDMA :: CH4_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH4_OVERFLOW_REASONS_RUN_NOT_SET_MASK        0x00000004
#define BCHP_XPT_WDMA_CH4_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT       2

/* XPT_WDMA :: CH4_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH4_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK      0x00000002
#define BCHP_XPT_WDMA_CH4_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT     1

/* XPT_WDMA :: CH4_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH4_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH4_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH4_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH4_DMQ_CONTROL_STRUCT_reserved0_MASK        0xffffffc0
#define BCHP_XPT_WDMA_CH4_DMQ_CONTROL_STRUCT_reserved0_SHIFT       6

/* XPT_WDMA :: CH4_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH4_DMQ_CONTROL_STRUCT_FULL_MASK             0x00000020
#define BCHP_XPT_WDMA_CH4_DMQ_CONTROL_STRUCT_FULL_SHIFT            5

/* XPT_WDMA :: CH4_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH4_DMQ_CONTROL_STRUCT_EMPTY_MASK            0x00000010
#define BCHP_XPT_WDMA_CH4_DMQ_CONTROL_STRUCT_EMPTY_SHIFT           4

/* XPT_WDMA :: CH4_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH4_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK        0x0000000c
#define BCHP_XPT_WDMA_CH4_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT       2

/* XPT_WDMA :: CH4_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_CONTROL_STRUCT_READ_PTR_MASK         0x00000003
#define BCHP_XPT_WDMA_CH4_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT        0

/***************************************************************************
 *CH4_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH4_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH4_DATA_CONTROL_reserved0_MASK              0xfffffffe
#define BCHP_XPT_WDMA_CH4_DATA_CONTROL_reserved0_SHIFT             1

/* XPT_WDMA :: CH4_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH4_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK  0x00000001
#define BCHP_XPT_WDMA_CH4_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH4_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH4_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_BASE_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_BASE_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH4_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK         BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT        0

/***************************************************************************
 *CH4_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH4_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_END_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_END_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH4_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_END_PTR_END_PTR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_END_PTR_END_PTR_SHIFT          0

/***************************************************************************
 *CH4_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH4_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_RD_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_RD_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH4_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_RD_PTR_RD_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT            0

/***************************************************************************
 *CH4_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH4_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_WR_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_WR_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH4_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_WR_PTR_WR_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT            0

/***************************************************************************
 *CH4_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH4_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_VALID_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_VALID_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH4_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK       BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT      0

/***************************************************************************
 *CH4_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH4_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH4_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH4_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH4_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH4_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH4_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH4_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_CONTROL_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_CONTROL_reserved0_SHIFT        40

/* XPT_WDMA :: CH4_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH4_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK    BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT   2

/* XPT_WDMA :: CH4_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_CONTROL_INT_EN_MASK            BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_CONTROL_INT_EN_SHIFT           1

/* XPT_WDMA :: CH4_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH4_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DMQ_0_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DMQ_0_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH4_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_0_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH4_DMQ_0_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH4_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_0_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH4_DMQ_0_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH4_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH4_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH4_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DMQ_0_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DMQ_0_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH4_DMQ_0_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_0_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH4_DMQ_0_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH4_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DMQ_0_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DMQ_0_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH4_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH4_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH4_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH4_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH4_DMQ_0_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH4_DMQ_0_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH4_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH4_DMQ_0_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH4_DMQ_0_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH4_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_0_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH4_DMQ_0_3_LAST_SHIFT                       0

/***************************************************************************
 *CH4_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DMQ_1_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DMQ_1_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH4_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_1_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH4_DMQ_1_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH4_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_1_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH4_DMQ_1_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH4_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH4_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH4_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DMQ_1_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DMQ_1_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH4_DMQ_1_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_1_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH4_DMQ_1_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH4_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DMQ_1_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DMQ_1_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH4_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH4_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH4_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH4_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH4_DMQ_1_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH4_DMQ_1_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH4_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH4_DMQ_1_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH4_DMQ_1_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH4_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_1_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH4_DMQ_1_3_LAST_SHIFT                       0

/***************************************************************************
 *CH4_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DMQ_2_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DMQ_2_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH4_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_2_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH4_DMQ_2_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH4_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_2_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH4_DMQ_2_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH4_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH4_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH4_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DMQ_2_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DMQ_2_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH4_DMQ_2_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_2_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH4_DMQ_2_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH4_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DMQ_2_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DMQ_2_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH4_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH4_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH4_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH4_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH4_DMQ_2_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH4_DMQ_2_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH4_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH4_DMQ_2_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH4_DMQ_2_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH4_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_2_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH4_DMQ_2_3_LAST_SHIFT                       0

/***************************************************************************
 *CH4_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DMQ_3_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DMQ_3_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH4_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_3_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH4_DMQ_3_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH4_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_3_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH4_DMQ_3_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH4_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH4_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH4_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DMQ_3_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DMQ_3_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH4_DMQ_3_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_3_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH4_DMQ_3_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH4_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DMQ_3_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DMQ_3_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH4_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH4_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH4_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH4_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH4_DMQ_3_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH4_DMQ_3_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH4_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH4_DMQ_3_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH4_DMQ_3_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH4_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_3_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH4_DMQ_3_3_LAST_SHIFT                       0

/***************************************************************************
 *CH5_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH5_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_FIRST_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_FIRST_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH5_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH5_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK  BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH5_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH5_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH5_FIRST_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH5_FIRST_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH5_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH5_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_NEXT_DESC_ADDR_reserved0_MASK            BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_NEXT_DESC_ADDR_reserved0_SHIFT           40

/* XPT_WDMA :: CH5_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH5_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH5_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT      4

/* XPT_WDMA :: CH5_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH5_NEXT_DESC_ADDR_reserved1_MASK            BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH5_NEXT_DESC_ADDR_reserved1_SHIFT           0

/***************************************************************************
 *CH5_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH5_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_COMPLETED_DESC_ADDRESS_reserved0_MASK    BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_COMPLETED_DESC_ADDRESS_reserved0_SHIFT   40

/* XPT_WDMA :: CH5_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH5_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH5_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH5_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH5_COMPLETED_DESC_ADDRESS_reserved1_MASK    BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH5_COMPLETED_DESC_ADDRESS_reserved1_SHIFT   0

/***************************************************************************
 *CH5_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH5_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH5_BTP_PACKET_GROUP_ID_reserved0_MASK       0xffffff00
#define BCHP_XPT_WDMA_CH5_BTP_PACKET_GROUP_ID_reserved0_SHIFT      8

/* XPT_WDMA :: CH5_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH5_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH5_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH5_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH5_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH5_RUN_VERSION_CONFIG_reserved0_MASK        0xffffffe0
#define BCHP_XPT_WDMA_CH5_RUN_VERSION_CONFIG_reserved0_SHIFT       5

/* XPT_WDMA :: CH5_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH5_RUN_VERSION_CONFIG_RUN_VERSION_MASK      0x0000001f
#define BCHP_XPT_WDMA_CH5_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT     0

/***************************************************************************
 *CH5_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH5_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH5_OVERFLOW_REASONS_reserved0_MASK          0xffffffe0
#define BCHP_XPT_WDMA_CH5_OVERFLOW_REASONS_reserved0_SHIFT         5

/* XPT_WDMA :: CH5_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH5_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK  0x00000010
#define BCHP_XPT_WDMA_CH5_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH5_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH5_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK   0x00000008
#define BCHP_XPT_WDMA_CH5_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT  3

/* XPT_WDMA :: CH5_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH5_OVERFLOW_REASONS_RUN_NOT_SET_MASK        0x00000004
#define BCHP_XPT_WDMA_CH5_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT       2

/* XPT_WDMA :: CH5_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH5_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK      0x00000002
#define BCHP_XPT_WDMA_CH5_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT     1

/* XPT_WDMA :: CH5_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH5_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH5_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH5_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH5_DMQ_CONTROL_STRUCT_reserved0_MASK        0xffffffc0
#define BCHP_XPT_WDMA_CH5_DMQ_CONTROL_STRUCT_reserved0_SHIFT       6

/* XPT_WDMA :: CH5_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH5_DMQ_CONTROL_STRUCT_FULL_MASK             0x00000020
#define BCHP_XPT_WDMA_CH5_DMQ_CONTROL_STRUCT_FULL_SHIFT            5

/* XPT_WDMA :: CH5_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH5_DMQ_CONTROL_STRUCT_EMPTY_MASK            0x00000010
#define BCHP_XPT_WDMA_CH5_DMQ_CONTROL_STRUCT_EMPTY_SHIFT           4

/* XPT_WDMA :: CH5_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH5_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK        0x0000000c
#define BCHP_XPT_WDMA_CH5_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT       2

/* XPT_WDMA :: CH5_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_CONTROL_STRUCT_READ_PTR_MASK         0x00000003
#define BCHP_XPT_WDMA_CH5_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT        0

/***************************************************************************
 *CH5_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH5_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH5_DATA_CONTROL_reserved0_MASK              0xfffffffe
#define BCHP_XPT_WDMA_CH5_DATA_CONTROL_reserved0_SHIFT             1

/* XPT_WDMA :: CH5_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH5_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK  0x00000001
#define BCHP_XPT_WDMA_CH5_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH5_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH5_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_BASE_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_BASE_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH5_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK         BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT        0

/***************************************************************************
 *CH5_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH5_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_END_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_END_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH5_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_END_PTR_END_PTR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_END_PTR_END_PTR_SHIFT          0

/***************************************************************************
 *CH5_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH5_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_RD_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_RD_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH5_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_RD_PTR_RD_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT            0

/***************************************************************************
 *CH5_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH5_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_WR_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_WR_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH5_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_WR_PTR_WR_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT            0

/***************************************************************************
 *CH5_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH5_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_VALID_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_VALID_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH5_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK       BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT      0

/***************************************************************************
 *CH5_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH5_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH5_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH5_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH5_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH5_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH5_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH5_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_CONTROL_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_CONTROL_reserved0_SHIFT        40

/* XPT_WDMA :: CH5_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH5_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK    BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT   2

/* XPT_WDMA :: CH5_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_CONTROL_INT_EN_MASK            BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_CONTROL_INT_EN_SHIFT           1

/* XPT_WDMA :: CH5_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH5_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DMQ_0_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DMQ_0_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH5_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_0_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH5_DMQ_0_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH5_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_0_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH5_DMQ_0_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH5_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH5_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH5_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DMQ_0_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DMQ_0_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH5_DMQ_0_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_0_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH5_DMQ_0_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH5_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DMQ_0_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DMQ_0_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH5_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH5_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH5_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH5_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH5_DMQ_0_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH5_DMQ_0_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH5_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH5_DMQ_0_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH5_DMQ_0_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH5_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_0_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH5_DMQ_0_3_LAST_SHIFT                       0

/***************************************************************************
 *CH5_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DMQ_1_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DMQ_1_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH5_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_1_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH5_DMQ_1_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH5_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_1_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH5_DMQ_1_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH5_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH5_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH5_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DMQ_1_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DMQ_1_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH5_DMQ_1_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_1_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH5_DMQ_1_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH5_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DMQ_1_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DMQ_1_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH5_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH5_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH5_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH5_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH5_DMQ_1_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH5_DMQ_1_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH5_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH5_DMQ_1_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH5_DMQ_1_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH5_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_1_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH5_DMQ_1_3_LAST_SHIFT                       0

/***************************************************************************
 *CH5_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DMQ_2_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DMQ_2_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH5_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_2_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH5_DMQ_2_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH5_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_2_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH5_DMQ_2_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH5_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH5_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH5_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DMQ_2_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DMQ_2_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH5_DMQ_2_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_2_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH5_DMQ_2_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH5_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DMQ_2_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DMQ_2_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH5_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH5_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH5_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH5_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH5_DMQ_2_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH5_DMQ_2_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH5_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH5_DMQ_2_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH5_DMQ_2_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH5_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_2_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH5_DMQ_2_3_LAST_SHIFT                       0

/***************************************************************************
 *CH5_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DMQ_3_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DMQ_3_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH5_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_3_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH5_DMQ_3_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH5_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_3_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH5_DMQ_3_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH5_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH5_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH5_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DMQ_3_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DMQ_3_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH5_DMQ_3_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_3_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH5_DMQ_3_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH5_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DMQ_3_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DMQ_3_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH5_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH5_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH5_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH5_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH5_DMQ_3_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH5_DMQ_3_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH5_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH5_DMQ_3_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH5_DMQ_3_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH5_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_3_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH5_DMQ_3_3_LAST_SHIFT                       0

/***************************************************************************
 *CH6_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH6_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_FIRST_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_FIRST_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH6_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH6_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK  BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH6_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH6_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH6_FIRST_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH6_FIRST_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH6_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH6_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_NEXT_DESC_ADDR_reserved0_MASK            BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_NEXT_DESC_ADDR_reserved0_SHIFT           40

/* XPT_WDMA :: CH6_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH6_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH6_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT      4

/* XPT_WDMA :: CH6_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH6_NEXT_DESC_ADDR_reserved1_MASK            BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH6_NEXT_DESC_ADDR_reserved1_SHIFT           0

/***************************************************************************
 *CH6_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH6_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_COMPLETED_DESC_ADDRESS_reserved0_MASK    BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_COMPLETED_DESC_ADDRESS_reserved0_SHIFT   40

/* XPT_WDMA :: CH6_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH6_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH6_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH6_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH6_COMPLETED_DESC_ADDRESS_reserved1_MASK    BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH6_COMPLETED_DESC_ADDRESS_reserved1_SHIFT   0

/***************************************************************************
 *CH6_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH6_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH6_BTP_PACKET_GROUP_ID_reserved0_MASK       0xffffff00
#define BCHP_XPT_WDMA_CH6_BTP_PACKET_GROUP_ID_reserved0_SHIFT      8

/* XPT_WDMA :: CH6_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH6_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH6_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH6_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH6_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH6_RUN_VERSION_CONFIG_reserved0_MASK        0xffffffe0
#define BCHP_XPT_WDMA_CH6_RUN_VERSION_CONFIG_reserved0_SHIFT       5

/* XPT_WDMA :: CH6_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH6_RUN_VERSION_CONFIG_RUN_VERSION_MASK      0x0000001f
#define BCHP_XPT_WDMA_CH6_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT     0

/***************************************************************************
 *CH6_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH6_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH6_OVERFLOW_REASONS_reserved0_MASK          0xffffffe0
#define BCHP_XPT_WDMA_CH6_OVERFLOW_REASONS_reserved0_SHIFT         5

/* XPT_WDMA :: CH6_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH6_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK  0x00000010
#define BCHP_XPT_WDMA_CH6_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH6_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH6_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK   0x00000008
#define BCHP_XPT_WDMA_CH6_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT  3

/* XPT_WDMA :: CH6_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH6_OVERFLOW_REASONS_RUN_NOT_SET_MASK        0x00000004
#define BCHP_XPT_WDMA_CH6_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT       2

/* XPT_WDMA :: CH6_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH6_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK      0x00000002
#define BCHP_XPT_WDMA_CH6_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT     1

/* XPT_WDMA :: CH6_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH6_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH6_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH6_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH6_DMQ_CONTROL_STRUCT_reserved0_MASK        0xffffffc0
#define BCHP_XPT_WDMA_CH6_DMQ_CONTROL_STRUCT_reserved0_SHIFT       6

/* XPT_WDMA :: CH6_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH6_DMQ_CONTROL_STRUCT_FULL_MASK             0x00000020
#define BCHP_XPT_WDMA_CH6_DMQ_CONTROL_STRUCT_FULL_SHIFT            5

/* XPT_WDMA :: CH6_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH6_DMQ_CONTROL_STRUCT_EMPTY_MASK            0x00000010
#define BCHP_XPT_WDMA_CH6_DMQ_CONTROL_STRUCT_EMPTY_SHIFT           4

/* XPT_WDMA :: CH6_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH6_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK        0x0000000c
#define BCHP_XPT_WDMA_CH6_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT       2

/* XPT_WDMA :: CH6_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_CONTROL_STRUCT_READ_PTR_MASK         0x00000003
#define BCHP_XPT_WDMA_CH6_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT        0

/***************************************************************************
 *CH6_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH6_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH6_DATA_CONTROL_reserved0_MASK              0xfffffffe
#define BCHP_XPT_WDMA_CH6_DATA_CONTROL_reserved0_SHIFT             1

/* XPT_WDMA :: CH6_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH6_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK  0x00000001
#define BCHP_XPT_WDMA_CH6_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH6_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH6_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_BASE_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_BASE_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH6_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK         BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT        0

/***************************************************************************
 *CH6_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH6_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_END_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_END_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH6_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_END_PTR_END_PTR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_END_PTR_END_PTR_SHIFT          0

/***************************************************************************
 *CH6_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH6_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_RD_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_RD_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH6_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_RD_PTR_RD_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT            0

/***************************************************************************
 *CH6_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH6_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_WR_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_WR_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH6_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_WR_PTR_WR_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT            0

/***************************************************************************
 *CH6_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH6_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_VALID_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_VALID_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH6_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK       BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT      0

/***************************************************************************
 *CH6_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH6_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH6_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH6_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH6_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH6_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH6_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH6_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_CONTROL_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_CONTROL_reserved0_SHIFT        40

/* XPT_WDMA :: CH6_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH6_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK    BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT   2

/* XPT_WDMA :: CH6_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_CONTROL_INT_EN_MASK            BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_CONTROL_INT_EN_SHIFT           1

/* XPT_WDMA :: CH6_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH6_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DMQ_0_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DMQ_0_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH6_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_0_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH6_DMQ_0_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH6_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_0_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH6_DMQ_0_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH6_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH6_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH6_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DMQ_0_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DMQ_0_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH6_DMQ_0_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_0_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH6_DMQ_0_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH6_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DMQ_0_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DMQ_0_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH6_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH6_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH6_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH6_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH6_DMQ_0_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH6_DMQ_0_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH6_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH6_DMQ_0_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH6_DMQ_0_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH6_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_0_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH6_DMQ_0_3_LAST_SHIFT                       0

/***************************************************************************
 *CH6_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DMQ_1_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DMQ_1_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH6_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_1_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH6_DMQ_1_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH6_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_1_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH6_DMQ_1_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH6_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH6_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH6_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DMQ_1_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DMQ_1_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH6_DMQ_1_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_1_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH6_DMQ_1_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH6_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DMQ_1_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DMQ_1_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH6_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH6_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH6_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH6_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH6_DMQ_1_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH6_DMQ_1_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH6_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH6_DMQ_1_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH6_DMQ_1_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH6_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_1_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH6_DMQ_1_3_LAST_SHIFT                       0

/***************************************************************************
 *CH6_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DMQ_2_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DMQ_2_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH6_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_2_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH6_DMQ_2_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH6_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_2_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH6_DMQ_2_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH6_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH6_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH6_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DMQ_2_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DMQ_2_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH6_DMQ_2_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_2_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH6_DMQ_2_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH6_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DMQ_2_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DMQ_2_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH6_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH6_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH6_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH6_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH6_DMQ_2_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH6_DMQ_2_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH6_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH6_DMQ_2_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH6_DMQ_2_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH6_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_2_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH6_DMQ_2_3_LAST_SHIFT                       0

/***************************************************************************
 *CH6_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DMQ_3_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DMQ_3_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH6_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_3_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH6_DMQ_3_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH6_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_3_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH6_DMQ_3_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH6_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH6_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH6_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DMQ_3_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DMQ_3_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH6_DMQ_3_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_3_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH6_DMQ_3_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH6_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DMQ_3_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DMQ_3_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH6_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH6_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH6_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH6_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH6_DMQ_3_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH6_DMQ_3_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH6_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH6_DMQ_3_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH6_DMQ_3_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH6_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_3_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH6_DMQ_3_3_LAST_SHIFT                       0

/***************************************************************************
 *CH7_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH7_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_FIRST_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_FIRST_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH7_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH7_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK  BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH7_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH7_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH7_FIRST_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH7_FIRST_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH7_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH7_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_NEXT_DESC_ADDR_reserved0_MASK            BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_NEXT_DESC_ADDR_reserved0_SHIFT           40

/* XPT_WDMA :: CH7_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH7_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH7_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT      4

/* XPT_WDMA :: CH7_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH7_NEXT_DESC_ADDR_reserved1_MASK            BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH7_NEXT_DESC_ADDR_reserved1_SHIFT           0

/***************************************************************************
 *CH7_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH7_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_COMPLETED_DESC_ADDRESS_reserved0_MASK    BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_COMPLETED_DESC_ADDRESS_reserved0_SHIFT   40

/* XPT_WDMA :: CH7_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH7_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH7_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH7_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH7_COMPLETED_DESC_ADDRESS_reserved1_MASK    BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH7_COMPLETED_DESC_ADDRESS_reserved1_SHIFT   0

/***************************************************************************
 *CH7_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH7_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH7_BTP_PACKET_GROUP_ID_reserved0_MASK       0xffffff00
#define BCHP_XPT_WDMA_CH7_BTP_PACKET_GROUP_ID_reserved0_SHIFT      8

/* XPT_WDMA :: CH7_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH7_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH7_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH7_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH7_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH7_RUN_VERSION_CONFIG_reserved0_MASK        0xffffffe0
#define BCHP_XPT_WDMA_CH7_RUN_VERSION_CONFIG_reserved0_SHIFT       5

/* XPT_WDMA :: CH7_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH7_RUN_VERSION_CONFIG_RUN_VERSION_MASK      0x0000001f
#define BCHP_XPT_WDMA_CH7_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT     0

/***************************************************************************
 *CH7_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH7_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH7_OVERFLOW_REASONS_reserved0_MASK          0xffffffe0
#define BCHP_XPT_WDMA_CH7_OVERFLOW_REASONS_reserved0_SHIFT         5

/* XPT_WDMA :: CH7_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH7_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK  0x00000010
#define BCHP_XPT_WDMA_CH7_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH7_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH7_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK   0x00000008
#define BCHP_XPT_WDMA_CH7_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT  3

/* XPT_WDMA :: CH7_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH7_OVERFLOW_REASONS_RUN_NOT_SET_MASK        0x00000004
#define BCHP_XPT_WDMA_CH7_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT       2

/* XPT_WDMA :: CH7_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH7_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK      0x00000002
#define BCHP_XPT_WDMA_CH7_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT     1

/* XPT_WDMA :: CH7_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH7_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH7_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH7_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH7_DMQ_CONTROL_STRUCT_reserved0_MASK        0xffffffc0
#define BCHP_XPT_WDMA_CH7_DMQ_CONTROL_STRUCT_reserved0_SHIFT       6

/* XPT_WDMA :: CH7_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH7_DMQ_CONTROL_STRUCT_FULL_MASK             0x00000020
#define BCHP_XPT_WDMA_CH7_DMQ_CONTROL_STRUCT_FULL_SHIFT            5

/* XPT_WDMA :: CH7_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH7_DMQ_CONTROL_STRUCT_EMPTY_MASK            0x00000010
#define BCHP_XPT_WDMA_CH7_DMQ_CONTROL_STRUCT_EMPTY_SHIFT           4

/* XPT_WDMA :: CH7_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH7_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK        0x0000000c
#define BCHP_XPT_WDMA_CH7_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT       2

/* XPT_WDMA :: CH7_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_CONTROL_STRUCT_READ_PTR_MASK         0x00000003
#define BCHP_XPT_WDMA_CH7_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT        0

/***************************************************************************
 *CH7_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH7_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH7_DATA_CONTROL_reserved0_MASK              0xfffffffe
#define BCHP_XPT_WDMA_CH7_DATA_CONTROL_reserved0_SHIFT             1

/* XPT_WDMA :: CH7_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH7_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK  0x00000001
#define BCHP_XPT_WDMA_CH7_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH7_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH7_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_BASE_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_BASE_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH7_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK         BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT        0

/***************************************************************************
 *CH7_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH7_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_END_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_END_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH7_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_END_PTR_END_PTR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_END_PTR_END_PTR_SHIFT          0

/***************************************************************************
 *CH7_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH7_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_RD_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_RD_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH7_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_RD_PTR_RD_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT            0

/***************************************************************************
 *CH7_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH7_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_WR_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_WR_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH7_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_WR_PTR_WR_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT            0

/***************************************************************************
 *CH7_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH7_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_VALID_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_VALID_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH7_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK       BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT      0

/***************************************************************************
 *CH7_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH7_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH7_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH7_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH7_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH7_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH7_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH7_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_CONTROL_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_CONTROL_reserved0_SHIFT        40

/* XPT_WDMA :: CH7_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH7_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK    BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT   2

/* XPT_WDMA :: CH7_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_CONTROL_INT_EN_MASK            BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_CONTROL_INT_EN_SHIFT           1

/* XPT_WDMA :: CH7_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH7_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DMQ_0_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DMQ_0_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH7_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_0_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH7_DMQ_0_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH7_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_0_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH7_DMQ_0_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH7_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH7_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH7_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DMQ_0_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DMQ_0_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH7_DMQ_0_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_0_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH7_DMQ_0_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH7_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DMQ_0_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DMQ_0_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH7_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH7_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH7_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH7_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH7_DMQ_0_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH7_DMQ_0_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH7_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH7_DMQ_0_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH7_DMQ_0_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH7_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_0_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH7_DMQ_0_3_LAST_SHIFT                       0

/***************************************************************************
 *CH7_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DMQ_1_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DMQ_1_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH7_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_1_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH7_DMQ_1_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH7_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_1_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH7_DMQ_1_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH7_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH7_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH7_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DMQ_1_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DMQ_1_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH7_DMQ_1_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_1_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH7_DMQ_1_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH7_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DMQ_1_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DMQ_1_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH7_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH7_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH7_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH7_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH7_DMQ_1_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH7_DMQ_1_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH7_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH7_DMQ_1_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH7_DMQ_1_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH7_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_1_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH7_DMQ_1_3_LAST_SHIFT                       0

/***************************************************************************
 *CH7_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DMQ_2_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DMQ_2_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH7_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_2_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH7_DMQ_2_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH7_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_2_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH7_DMQ_2_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH7_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH7_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH7_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DMQ_2_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DMQ_2_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH7_DMQ_2_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_2_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH7_DMQ_2_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH7_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DMQ_2_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DMQ_2_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH7_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH7_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH7_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH7_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH7_DMQ_2_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH7_DMQ_2_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH7_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH7_DMQ_2_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH7_DMQ_2_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH7_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_2_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH7_DMQ_2_3_LAST_SHIFT                       0

/***************************************************************************
 *CH7_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DMQ_3_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DMQ_3_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH7_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_3_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH7_DMQ_3_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH7_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_3_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH7_DMQ_3_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH7_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH7_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH7_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DMQ_3_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DMQ_3_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH7_DMQ_3_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_3_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH7_DMQ_3_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH7_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DMQ_3_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DMQ_3_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH7_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH7_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH7_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH7_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH7_DMQ_3_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH7_DMQ_3_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH7_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH7_DMQ_3_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH7_DMQ_3_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH7_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_3_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH7_DMQ_3_3_LAST_SHIFT                       0

/***************************************************************************
 *CH8_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH8_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_FIRST_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_FIRST_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH8_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH8_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK  BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH8_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH8_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH8_FIRST_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH8_FIRST_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH8_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH8_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_NEXT_DESC_ADDR_reserved0_MASK            BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_NEXT_DESC_ADDR_reserved0_SHIFT           40

/* XPT_WDMA :: CH8_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH8_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH8_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT      4

/* XPT_WDMA :: CH8_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH8_NEXT_DESC_ADDR_reserved1_MASK            BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH8_NEXT_DESC_ADDR_reserved1_SHIFT           0

/***************************************************************************
 *CH8_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH8_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_COMPLETED_DESC_ADDRESS_reserved0_MASK    BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_COMPLETED_DESC_ADDRESS_reserved0_SHIFT   40

/* XPT_WDMA :: CH8_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH8_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH8_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH8_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH8_COMPLETED_DESC_ADDRESS_reserved1_MASK    BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH8_COMPLETED_DESC_ADDRESS_reserved1_SHIFT   0

/***************************************************************************
 *CH8_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH8_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH8_BTP_PACKET_GROUP_ID_reserved0_MASK       0xffffff00
#define BCHP_XPT_WDMA_CH8_BTP_PACKET_GROUP_ID_reserved0_SHIFT      8

/* XPT_WDMA :: CH8_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH8_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH8_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH8_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH8_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH8_RUN_VERSION_CONFIG_reserved0_MASK        0xffffffe0
#define BCHP_XPT_WDMA_CH8_RUN_VERSION_CONFIG_reserved0_SHIFT       5

/* XPT_WDMA :: CH8_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH8_RUN_VERSION_CONFIG_RUN_VERSION_MASK      0x0000001f
#define BCHP_XPT_WDMA_CH8_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT     0

/***************************************************************************
 *CH8_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH8_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH8_OVERFLOW_REASONS_reserved0_MASK          0xffffffe0
#define BCHP_XPT_WDMA_CH8_OVERFLOW_REASONS_reserved0_SHIFT         5

/* XPT_WDMA :: CH8_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH8_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK  0x00000010
#define BCHP_XPT_WDMA_CH8_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH8_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH8_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK   0x00000008
#define BCHP_XPT_WDMA_CH8_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT  3

/* XPT_WDMA :: CH8_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH8_OVERFLOW_REASONS_RUN_NOT_SET_MASK        0x00000004
#define BCHP_XPT_WDMA_CH8_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT       2

/* XPT_WDMA :: CH8_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH8_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK      0x00000002
#define BCHP_XPT_WDMA_CH8_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT     1

/* XPT_WDMA :: CH8_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH8_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH8_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH8_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH8_DMQ_CONTROL_STRUCT_reserved0_MASK        0xffffffc0
#define BCHP_XPT_WDMA_CH8_DMQ_CONTROL_STRUCT_reserved0_SHIFT       6

/* XPT_WDMA :: CH8_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH8_DMQ_CONTROL_STRUCT_FULL_MASK             0x00000020
#define BCHP_XPT_WDMA_CH8_DMQ_CONTROL_STRUCT_FULL_SHIFT            5

/* XPT_WDMA :: CH8_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH8_DMQ_CONTROL_STRUCT_EMPTY_MASK            0x00000010
#define BCHP_XPT_WDMA_CH8_DMQ_CONTROL_STRUCT_EMPTY_SHIFT           4

/* XPT_WDMA :: CH8_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH8_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK        0x0000000c
#define BCHP_XPT_WDMA_CH8_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT       2

/* XPT_WDMA :: CH8_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_CONTROL_STRUCT_READ_PTR_MASK         0x00000003
#define BCHP_XPT_WDMA_CH8_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT        0

/***************************************************************************
 *CH8_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH8_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH8_DATA_CONTROL_reserved0_MASK              0xfffffffe
#define BCHP_XPT_WDMA_CH8_DATA_CONTROL_reserved0_SHIFT             1

/* XPT_WDMA :: CH8_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH8_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK  0x00000001
#define BCHP_XPT_WDMA_CH8_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH8_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH8_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_BASE_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_BASE_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH8_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK         BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT        0

/***************************************************************************
 *CH8_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH8_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_END_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_END_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH8_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_END_PTR_END_PTR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_END_PTR_END_PTR_SHIFT          0

/***************************************************************************
 *CH8_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH8_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_RD_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_RD_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH8_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_RD_PTR_RD_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT            0

/***************************************************************************
 *CH8_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH8_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_WR_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_WR_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH8_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_WR_PTR_WR_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT            0

/***************************************************************************
 *CH8_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH8_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_VALID_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_VALID_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH8_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK       BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT      0

/***************************************************************************
 *CH8_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH8_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH8_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH8_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH8_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH8_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH8_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH8_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_CONTROL_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_CONTROL_reserved0_SHIFT        40

/* XPT_WDMA :: CH8_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH8_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK    BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT   2

/* XPT_WDMA :: CH8_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_CONTROL_INT_EN_MASK            BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_CONTROL_INT_EN_SHIFT           1

/* XPT_WDMA :: CH8_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH8_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DMQ_0_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DMQ_0_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH8_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_0_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH8_DMQ_0_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH8_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_0_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH8_DMQ_0_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH8_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH8_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH8_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DMQ_0_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DMQ_0_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH8_DMQ_0_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_0_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH8_DMQ_0_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH8_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DMQ_0_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DMQ_0_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH8_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH8_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH8_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH8_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH8_DMQ_0_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH8_DMQ_0_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH8_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH8_DMQ_0_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH8_DMQ_0_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH8_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_0_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH8_DMQ_0_3_LAST_SHIFT                       0

/***************************************************************************
 *CH8_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DMQ_1_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DMQ_1_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH8_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_1_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH8_DMQ_1_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH8_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_1_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH8_DMQ_1_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH8_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH8_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH8_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DMQ_1_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DMQ_1_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH8_DMQ_1_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_1_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH8_DMQ_1_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH8_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DMQ_1_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DMQ_1_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH8_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH8_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH8_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH8_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH8_DMQ_1_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH8_DMQ_1_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH8_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH8_DMQ_1_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH8_DMQ_1_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH8_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_1_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH8_DMQ_1_3_LAST_SHIFT                       0

/***************************************************************************
 *CH8_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DMQ_2_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DMQ_2_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH8_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_2_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH8_DMQ_2_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH8_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_2_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH8_DMQ_2_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH8_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH8_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH8_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DMQ_2_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DMQ_2_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH8_DMQ_2_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_2_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH8_DMQ_2_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH8_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DMQ_2_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DMQ_2_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH8_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH8_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH8_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH8_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH8_DMQ_2_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH8_DMQ_2_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH8_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH8_DMQ_2_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH8_DMQ_2_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH8_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_2_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH8_DMQ_2_3_LAST_SHIFT                       0

/***************************************************************************
 *CH8_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DMQ_3_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DMQ_3_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH8_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_3_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH8_DMQ_3_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH8_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_3_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH8_DMQ_3_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH8_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH8_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH8_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DMQ_3_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DMQ_3_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH8_DMQ_3_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_3_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH8_DMQ_3_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH8_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DMQ_3_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DMQ_3_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH8_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH8_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH8_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH8_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH8_DMQ_3_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH8_DMQ_3_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH8_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH8_DMQ_3_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH8_DMQ_3_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH8_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_3_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH8_DMQ_3_3_LAST_SHIFT                       0

/***************************************************************************
 *CH9_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH9_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_FIRST_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_FIRST_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH9_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH9_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK  BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH9_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH9_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH9_FIRST_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH9_FIRST_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH9_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH9_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_NEXT_DESC_ADDR_reserved0_MASK            BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_NEXT_DESC_ADDR_reserved0_SHIFT           40

/* XPT_WDMA :: CH9_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH9_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH9_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT      4

/* XPT_WDMA :: CH9_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH9_NEXT_DESC_ADDR_reserved1_MASK            BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH9_NEXT_DESC_ADDR_reserved1_SHIFT           0

/***************************************************************************
 *CH9_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH9_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_COMPLETED_DESC_ADDRESS_reserved0_MASK    BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_COMPLETED_DESC_ADDRESS_reserved0_SHIFT   40

/* XPT_WDMA :: CH9_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH9_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH9_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH9_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH9_COMPLETED_DESC_ADDRESS_reserved1_MASK    BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH9_COMPLETED_DESC_ADDRESS_reserved1_SHIFT   0

/***************************************************************************
 *CH9_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH9_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH9_BTP_PACKET_GROUP_ID_reserved0_MASK       0xffffff00
#define BCHP_XPT_WDMA_CH9_BTP_PACKET_GROUP_ID_reserved0_SHIFT      8

/* XPT_WDMA :: CH9_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH9_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH9_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH9_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH9_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH9_RUN_VERSION_CONFIG_reserved0_MASK        0xffffffe0
#define BCHP_XPT_WDMA_CH9_RUN_VERSION_CONFIG_reserved0_SHIFT       5

/* XPT_WDMA :: CH9_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH9_RUN_VERSION_CONFIG_RUN_VERSION_MASK      0x0000001f
#define BCHP_XPT_WDMA_CH9_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT     0

/***************************************************************************
 *CH9_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH9_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH9_OVERFLOW_REASONS_reserved0_MASK          0xffffffe0
#define BCHP_XPT_WDMA_CH9_OVERFLOW_REASONS_reserved0_SHIFT         5

/* XPT_WDMA :: CH9_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH9_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK  0x00000010
#define BCHP_XPT_WDMA_CH9_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH9_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH9_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK   0x00000008
#define BCHP_XPT_WDMA_CH9_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT  3

/* XPT_WDMA :: CH9_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH9_OVERFLOW_REASONS_RUN_NOT_SET_MASK        0x00000004
#define BCHP_XPT_WDMA_CH9_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT       2

/* XPT_WDMA :: CH9_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH9_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK      0x00000002
#define BCHP_XPT_WDMA_CH9_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT     1

/* XPT_WDMA :: CH9_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH9_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH9_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH9_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH9_DMQ_CONTROL_STRUCT_reserved0_MASK        0xffffffc0
#define BCHP_XPT_WDMA_CH9_DMQ_CONTROL_STRUCT_reserved0_SHIFT       6

/* XPT_WDMA :: CH9_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH9_DMQ_CONTROL_STRUCT_FULL_MASK             0x00000020
#define BCHP_XPT_WDMA_CH9_DMQ_CONTROL_STRUCT_FULL_SHIFT            5

/* XPT_WDMA :: CH9_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH9_DMQ_CONTROL_STRUCT_EMPTY_MASK            0x00000010
#define BCHP_XPT_WDMA_CH9_DMQ_CONTROL_STRUCT_EMPTY_SHIFT           4

/* XPT_WDMA :: CH9_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH9_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK        0x0000000c
#define BCHP_XPT_WDMA_CH9_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT       2

/* XPT_WDMA :: CH9_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_CONTROL_STRUCT_READ_PTR_MASK         0x00000003
#define BCHP_XPT_WDMA_CH9_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT        0

/***************************************************************************
 *CH9_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH9_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH9_DATA_CONTROL_reserved0_MASK              0xfffffffe
#define BCHP_XPT_WDMA_CH9_DATA_CONTROL_reserved0_SHIFT             1

/* XPT_WDMA :: CH9_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH9_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK  0x00000001
#define BCHP_XPT_WDMA_CH9_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH9_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH9_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_BASE_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_BASE_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH9_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK         BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT        0

/***************************************************************************
 *CH9_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH9_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_END_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_END_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH9_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_END_PTR_END_PTR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_END_PTR_END_PTR_SHIFT          0

/***************************************************************************
 *CH9_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH9_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_RD_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_RD_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH9_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_RD_PTR_RD_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT            0

/***************************************************************************
 *CH9_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH9_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_WR_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_WR_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH9_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_WR_PTR_WR_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT            0

/***************************************************************************
 *CH9_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH9_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_VALID_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_VALID_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH9_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK       BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT      0

/***************************************************************************
 *CH9_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH9_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH9_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH9_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH9_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH9_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH9_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH9_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_CONTROL_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_CONTROL_reserved0_SHIFT        40

/* XPT_WDMA :: CH9_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH9_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK    BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT   2

/* XPT_WDMA :: CH9_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_CONTROL_INT_EN_MASK            BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_CONTROL_INT_EN_SHIFT           1

/* XPT_WDMA :: CH9_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH9_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DMQ_0_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DMQ_0_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH9_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_0_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH9_DMQ_0_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH9_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_0_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH9_DMQ_0_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH9_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH9_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH9_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DMQ_0_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DMQ_0_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH9_DMQ_0_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_0_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH9_DMQ_0_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH9_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DMQ_0_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DMQ_0_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH9_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH9_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH9_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH9_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH9_DMQ_0_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH9_DMQ_0_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH9_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH9_DMQ_0_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH9_DMQ_0_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH9_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_0_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH9_DMQ_0_3_LAST_SHIFT                       0

/***************************************************************************
 *CH9_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DMQ_1_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DMQ_1_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH9_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_1_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH9_DMQ_1_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH9_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_1_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH9_DMQ_1_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH9_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH9_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH9_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DMQ_1_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DMQ_1_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH9_DMQ_1_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_1_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH9_DMQ_1_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH9_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DMQ_1_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DMQ_1_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH9_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH9_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH9_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH9_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH9_DMQ_1_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH9_DMQ_1_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH9_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH9_DMQ_1_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH9_DMQ_1_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH9_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_1_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH9_DMQ_1_3_LAST_SHIFT                       0

/***************************************************************************
 *CH9_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DMQ_2_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DMQ_2_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH9_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_2_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH9_DMQ_2_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH9_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_2_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH9_DMQ_2_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH9_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH9_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH9_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DMQ_2_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DMQ_2_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH9_DMQ_2_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_2_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH9_DMQ_2_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH9_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DMQ_2_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DMQ_2_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH9_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH9_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH9_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH9_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH9_DMQ_2_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH9_DMQ_2_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH9_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH9_DMQ_2_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH9_DMQ_2_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH9_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_2_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH9_DMQ_2_3_LAST_SHIFT                       0

/***************************************************************************
 *CH9_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DMQ_3_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DMQ_3_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH9_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_3_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH9_DMQ_3_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH9_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_3_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH9_DMQ_3_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH9_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH9_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH9_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DMQ_3_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DMQ_3_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH9_DMQ_3_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_3_2_reserved1_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH9_DMQ_3_2_reserved1_SHIFT                  0

/***************************************************************************
 *CH9_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DMQ_3_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DMQ_3_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH9_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH9_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH9_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH9_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH9_DMQ_3_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH9_DMQ_3_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH9_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH9_DMQ_3_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH9_DMQ_3_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH9_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_3_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH9_DMQ_3_3_LAST_SHIFT                       0

/***************************************************************************
 *CH10_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH10_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH10_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH10_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH10_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH10_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH10_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH10_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH10_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH10_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH10_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH10_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH10_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH10_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH10_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH10_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH10_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH10_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH10_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH10_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH10_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH10_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH10_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH10_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH10_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH10_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH10_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH10_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH10_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH10_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH10_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH10_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH10_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH10_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH10_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH10_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH10_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH10_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH10_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH10_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH10_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH10_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH10_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH10_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH10_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH10_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH10_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH10_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH10_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH10_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH10_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH10_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH10_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH10_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH10_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH10_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH10_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH10_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH10_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH10_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH10_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH10_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH10_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH10_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH10_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH10_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH10_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH10_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH10_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH10_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH10_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH10_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH10_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH10_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH10_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH10_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH10_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH10_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH10_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH10_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH10_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH10_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH10_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH10_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH10_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH10_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH10_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH10_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH10_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH10_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH10_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH10_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH10_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH10_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH10_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH10_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH10_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH10_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH10_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH10_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH10_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH10_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH10_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH10_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH10_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH10_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH10_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH10_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH10_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH10_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH10_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH10_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH10_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH10_DMQ_0_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_0_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH10_DMQ_0_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH10_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH10_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH10_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH10_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH10_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH10_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH10_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH10_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH10_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH10_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH10_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH10_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH10_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH10_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH10_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH10_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH10_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH10_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH10_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH10_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH10_DMQ_1_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_1_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH10_DMQ_1_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH10_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH10_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH10_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH10_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH10_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH10_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH10_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH10_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH10_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH10_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH10_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH10_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH10_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH10_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH10_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH10_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH10_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH10_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH10_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH10_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH10_DMQ_2_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_2_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH10_DMQ_2_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH10_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH10_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH10_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH10_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH10_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH10_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH10_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH10_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH10_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH10_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH10_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH10_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH10_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH10_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH10_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH10_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH10_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH10_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH10_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH10_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH10_DMQ_3_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_3_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH10_DMQ_3_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH10_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH10_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH10_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH10_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH10_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH10_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH10_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH10_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH10_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH10_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH10_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH10_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH11_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH11_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH11_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH11_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH11_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH11_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH11_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH11_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH11_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH11_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH11_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH11_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH11_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH11_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH11_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH11_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH11_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH11_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH11_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH11_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH11_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH11_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH11_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH11_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH11_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH11_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH11_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH11_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH11_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH11_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH11_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH11_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH11_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH11_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH11_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH11_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH11_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH11_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH11_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH11_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH11_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH11_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH11_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH11_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH11_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH11_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH11_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH11_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH11_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH11_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH11_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH11_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH11_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH11_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH11_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH11_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH11_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH11_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH11_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH11_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH11_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH11_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH11_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH11_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH11_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH11_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH11_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH11_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH11_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH11_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH11_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH11_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH11_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH11_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH11_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH11_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH11_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH11_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH11_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH11_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH11_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH11_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH11_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH11_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH11_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH11_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH11_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH11_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH11_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH11_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH11_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH11_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH11_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH11_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH11_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH11_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH11_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH11_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH11_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH11_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH11_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH11_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH11_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH11_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH11_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH11_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH11_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH11_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH11_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH11_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH11_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH11_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH11_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH11_DMQ_0_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_0_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH11_DMQ_0_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH11_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH11_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH11_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH11_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH11_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH11_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH11_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH11_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH11_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH11_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH11_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH11_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH11_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH11_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH11_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH11_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH11_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH11_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH11_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH11_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH11_DMQ_1_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_1_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH11_DMQ_1_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH11_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH11_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH11_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH11_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH11_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH11_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH11_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH11_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH11_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH11_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH11_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH11_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH11_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH11_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH11_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH11_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH11_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH11_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH11_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH11_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH11_DMQ_2_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_2_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH11_DMQ_2_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH11_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH11_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH11_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH11_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH11_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH11_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH11_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH11_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH11_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH11_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH11_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH11_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH11_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH11_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH11_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH11_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH11_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH11_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH11_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH11_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH11_DMQ_3_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_3_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH11_DMQ_3_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH11_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH11_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH11_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH11_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH11_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH11_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH11_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH11_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH11_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH11_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH11_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH11_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH12_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH12_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH12_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH12_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH12_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH12_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH12_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH12_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH12_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH12_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH12_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH12_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH12_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH12_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH12_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH12_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH12_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH12_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH12_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH12_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH12_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH12_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH12_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH12_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH12_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH12_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH12_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH12_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH12_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH12_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH12_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH12_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH12_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH12_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH12_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH12_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH12_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH12_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH12_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH12_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH12_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH12_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH12_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH12_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH12_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH12_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH12_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH12_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH12_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH12_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH12_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH12_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH12_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH12_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH12_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH12_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH12_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH12_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH12_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH12_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH12_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH12_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH12_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH12_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH12_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH12_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH12_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH12_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH12_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH12_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH12_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH12_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH12_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH12_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH12_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH12_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH12_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH12_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH12_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH12_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH12_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH12_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH12_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH12_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH12_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH12_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH12_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH12_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH12_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH12_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH12_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH12_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH12_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH12_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH12_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH12_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH12_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH12_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH12_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH12_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH12_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH12_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH12_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH12_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH12_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH12_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH12_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH12_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH12_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH12_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH12_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH12_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH12_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH12_DMQ_0_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_0_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH12_DMQ_0_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH12_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH12_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH12_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH12_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH12_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH12_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH12_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH12_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH12_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH12_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH12_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH12_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH12_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH12_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH12_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH12_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH12_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH12_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH12_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH12_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH12_DMQ_1_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_1_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH12_DMQ_1_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH12_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH12_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH12_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH12_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH12_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH12_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH12_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH12_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH12_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH12_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH12_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH12_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH12_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH12_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH12_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH12_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH12_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH12_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH12_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH12_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH12_DMQ_2_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_2_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH12_DMQ_2_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH12_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH12_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH12_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH12_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH12_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH12_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH12_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH12_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH12_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH12_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH12_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH12_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH12_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH12_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH12_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH12_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH12_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH12_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH12_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH12_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH12_DMQ_3_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_3_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH12_DMQ_3_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH12_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH12_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH12_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH12_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH12_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH12_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH12_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH12_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH12_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH12_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH12_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH12_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH13_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH13_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH13_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH13_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH13_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH13_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH13_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH13_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH13_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH13_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH13_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH13_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH13_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH13_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH13_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH13_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH13_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH13_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH13_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH13_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH13_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH13_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH13_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH13_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH13_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH13_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH13_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH13_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH13_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH13_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH13_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH13_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH13_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH13_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH13_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH13_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH13_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH13_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH13_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH13_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH13_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH13_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH13_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH13_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH13_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH13_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH13_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH13_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH13_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH13_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH13_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH13_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH13_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH13_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH13_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH13_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH13_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH13_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH13_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH13_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH13_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH13_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH13_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH13_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH13_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH13_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH13_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH13_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH13_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH13_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH13_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH13_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH13_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH13_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH13_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH13_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH13_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH13_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH13_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH13_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH13_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH13_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH13_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH13_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH13_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH13_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH13_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH13_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH13_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH13_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH13_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH13_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH13_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH13_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH13_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH13_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH13_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH13_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH13_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH13_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH13_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH13_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH13_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH13_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH13_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH13_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH13_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH13_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH13_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH13_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH13_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH13_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH13_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH13_DMQ_0_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_0_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH13_DMQ_0_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH13_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH13_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH13_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH13_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH13_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH13_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH13_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH13_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH13_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH13_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH13_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH13_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH13_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH13_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH13_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH13_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH13_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH13_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH13_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH13_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH13_DMQ_1_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_1_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH13_DMQ_1_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH13_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH13_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH13_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH13_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH13_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH13_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH13_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH13_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH13_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH13_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH13_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH13_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH13_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH13_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH13_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH13_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH13_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH13_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH13_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH13_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH13_DMQ_2_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_2_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH13_DMQ_2_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH13_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH13_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH13_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH13_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH13_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH13_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH13_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH13_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH13_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH13_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH13_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH13_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH13_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH13_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH13_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH13_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH13_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH13_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH13_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH13_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH13_DMQ_3_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_3_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH13_DMQ_3_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH13_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH13_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH13_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH13_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH13_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH13_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH13_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH13_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH13_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH13_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH13_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH13_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH14_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH14_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH14_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH14_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH14_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH14_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH14_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH14_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH14_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH14_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH14_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH14_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH14_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH14_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH14_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH14_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH14_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH14_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH14_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH14_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH14_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH14_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH14_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH14_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH14_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH14_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH14_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH14_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH14_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH14_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH14_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH14_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH14_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH14_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH14_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH14_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH14_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH14_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH14_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH14_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH14_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH14_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH14_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH14_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH14_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH14_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH14_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH14_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH14_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH14_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH14_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH14_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH14_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH14_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH14_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH14_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH14_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH14_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH14_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH14_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH14_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH14_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH14_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH14_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH14_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH14_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH14_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH14_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH14_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH14_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH14_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH14_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH14_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH14_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH14_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH14_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH14_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH14_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH14_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH14_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH14_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH14_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH14_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH14_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH14_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH14_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH14_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH14_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH14_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH14_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH14_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH14_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH14_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH14_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH14_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH14_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH14_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH14_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH14_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH14_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH14_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH14_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH14_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH14_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH14_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH14_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH14_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH14_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH14_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH14_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH14_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH14_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH14_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH14_DMQ_0_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_0_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH14_DMQ_0_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH14_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH14_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH14_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH14_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH14_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH14_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH14_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH14_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH14_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH14_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH14_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH14_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH14_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH14_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH14_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH14_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH14_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH14_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH14_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH14_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH14_DMQ_1_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_1_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH14_DMQ_1_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH14_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH14_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH14_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH14_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH14_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH14_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH14_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH14_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH14_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH14_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH14_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH14_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH14_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH14_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH14_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH14_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH14_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH14_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH14_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH14_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH14_DMQ_2_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_2_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH14_DMQ_2_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH14_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH14_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH14_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH14_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH14_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH14_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH14_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH14_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH14_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH14_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH14_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH14_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH14_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH14_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH14_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH14_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH14_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH14_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH14_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH14_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH14_DMQ_3_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_3_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH14_DMQ_3_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH14_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH14_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH14_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH14_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH14_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH14_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH14_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH14_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH14_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH14_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH14_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH14_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH15_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH15_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH15_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH15_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH15_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH15_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH15_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH15_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH15_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH15_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH15_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH15_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH15_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH15_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH15_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH15_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH15_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH15_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH15_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH15_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH15_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH15_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH15_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH15_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH15_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH15_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH15_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH15_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH15_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH15_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH15_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH15_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH15_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH15_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH15_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH15_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH15_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH15_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH15_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH15_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH15_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH15_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH15_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH15_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH15_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH15_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH15_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH15_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH15_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH15_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH15_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH15_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH15_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH15_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH15_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH15_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH15_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH15_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH15_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH15_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH15_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH15_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH15_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH15_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH15_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH15_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH15_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH15_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH15_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH15_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH15_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH15_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH15_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH15_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH15_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH15_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH15_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH15_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH15_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH15_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH15_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH15_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH15_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH15_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH15_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH15_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH15_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH15_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH15_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH15_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH15_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH15_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH15_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH15_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH15_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH15_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH15_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH15_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH15_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH15_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH15_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH15_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH15_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH15_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH15_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH15_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH15_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH15_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH15_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH15_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH15_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH15_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH15_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH15_DMQ_0_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_0_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH15_DMQ_0_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH15_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH15_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH15_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH15_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH15_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH15_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH15_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH15_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH15_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH15_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH15_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH15_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH15_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH15_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH15_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH15_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH15_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH15_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH15_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH15_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH15_DMQ_1_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_1_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH15_DMQ_1_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH15_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH15_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH15_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH15_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH15_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH15_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH15_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH15_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH15_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH15_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH15_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH15_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH15_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH15_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH15_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH15_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH15_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH15_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH15_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH15_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH15_DMQ_2_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_2_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH15_DMQ_2_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH15_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH15_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH15_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH15_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH15_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH15_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH15_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH15_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH15_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH15_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH15_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH15_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH15_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH15_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH15_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH15_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH15_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH15_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH15_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH15_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH15_DMQ_3_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_3_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH15_DMQ_3_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH15_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH15_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH15_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH15_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH15_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH15_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH15_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH15_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH15_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH15_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH15_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH15_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH16_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH16_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH16_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH16_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH16_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH16_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH16_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH16_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH16_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH16_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH16_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH16_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH16_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH16_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH16_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH16_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH16_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH16_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH16_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH16_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH16_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH16_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH16_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH16_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH16_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH16_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH16_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH16_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH16_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH16_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH16_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH16_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH16_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH16_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH16_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH16_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH16_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH16_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH16_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH16_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH16_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH16_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH16_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH16_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH16_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH16_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH16_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH16_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH16_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH16_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH16_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH16_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH16_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH16_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH16_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH16_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH16_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH16_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH16_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH16_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH16_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH16_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH16_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH16_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH16_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH16_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH16_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH16_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH16_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH16_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH16_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH16_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH16_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH16_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH16_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH16_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH16_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH16_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH16_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH16_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH16_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH16_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH16_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH16_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH16_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH16_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH16_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH16_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH16_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH16_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH16_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH16_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH16_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH16_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH16_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH16_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH16_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH16_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH16_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH16_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH16_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH16_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH16_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH16_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH16_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH16_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH16_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH16_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH16_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH16_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH16_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH16_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH16_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH16_DMQ_0_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_0_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH16_DMQ_0_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH16_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH16_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH16_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH16_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH16_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH16_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH16_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH16_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH16_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH16_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH16_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH16_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH16_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH16_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH16_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH16_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH16_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH16_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH16_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH16_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH16_DMQ_1_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_1_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH16_DMQ_1_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH16_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH16_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH16_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH16_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH16_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH16_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH16_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH16_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH16_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH16_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH16_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH16_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH16_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH16_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH16_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH16_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH16_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH16_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH16_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH16_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH16_DMQ_2_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_2_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH16_DMQ_2_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH16_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH16_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH16_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH16_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH16_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH16_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH16_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH16_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH16_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH16_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH16_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH16_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH16_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH16_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH16_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH16_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH16_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH16_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH16_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH16_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH16_DMQ_3_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_3_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH16_DMQ_3_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH16_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH16_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH16_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH16_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH16_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH16_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH16_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH16_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH16_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH16_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH16_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH16_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH17_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH17_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH17_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH17_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH17_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH17_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH17_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH17_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH17_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH17_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH17_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH17_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH17_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH17_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH17_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH17_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH17_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH17_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH17_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH17_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH17_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH17_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH17_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH17_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH17_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH17_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH17_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH17_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH17_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH17_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH17_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH17_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH17_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH17_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH17_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH17_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH17_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH17_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH17_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH17_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH17_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH17_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH17_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH17_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH17_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH17_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH17_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH17_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH17_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH17_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH17_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH17_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH17_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH17_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH17_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH17_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH17_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH17_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH17_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH17_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH17_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH17_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH17_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH17_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH17_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH17_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH17_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH17_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH17_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH17_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH17_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH17_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH17_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH17_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH17_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH17_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH17_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH17_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH17_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH17_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH17_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH17_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH17_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH17_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH17_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH17_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH17_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH17_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH17_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH17_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH17_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH17_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH17_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH17_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH17_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH17_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH17_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH17_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH17_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH17_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH17_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH17_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH17_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH17_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH17_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH17_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH17_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH17_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH17_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH17_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH17_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH17_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH17_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH17_DMQ_0_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_0_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH17_DMQ_0_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH17_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH17_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH17_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH17_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH17_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH17_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH17_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH17_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH17_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH17_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH17_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH17_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH17_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH17_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH17_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH17_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH17_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH17_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH17_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH17_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH17_DMQ_1_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_1_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH17_DMQ_1_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH17_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH17_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH17_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH17_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH17_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH17_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH17_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH17_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH17_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH17_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH17_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH17_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH17_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH17_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH17_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH17_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH17_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH17_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH17_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH17_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH17_DMQ_2_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_2_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH17_DMQ_2_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH17_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH17_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH17_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH17_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH17_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH17_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH17_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH17_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH17_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH17_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH17_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH17_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH17_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH17_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH17_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH17_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH17_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH17_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH17_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH17_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH17_DMQ_3_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_3_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH17_DMQ_3_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH17_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH17_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH17_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH17_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH17_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH17_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH17_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH17_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH17_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH17_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH17_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH17_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH18_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH18_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH18_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH18_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH18_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH18_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH18_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH18_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH18_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH18_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH18_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH18_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH18_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH18_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH18_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH18_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH18_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH18_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH18_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH18_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH18_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH18_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH18_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH18_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH18_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH18_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH18_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH18_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH18_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH18_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH18_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH18_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH18_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH18_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH18_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH18_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH18_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH18_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH18_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH18_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH18_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH18_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH18_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH18_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH18_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH18_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH18_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH18_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH18_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH18_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH18_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH18_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH18_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH18_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH18_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH18_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH18_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH18_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH18_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH18_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH18_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH18_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH18_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH18_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH18_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH18_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH18_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH18_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH18_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH18_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH18_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH18_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH18_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH18_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH18_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH18_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH18_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH18_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH18_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH18_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH18_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH18_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH18_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH18_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH18_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH18_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH18_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH18_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH18_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH18_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH18_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH18_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH18_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH18_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH18_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH18_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH18_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH18_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH18_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH18_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH18_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH18_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH18_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH18_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH18_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH18_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH18_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH18_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH18_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH18_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH18_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH18_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH18_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH18_DMQ_0_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_0_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH18_DMQ_0_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH18_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH18_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH18_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH18_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH18_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH18_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH18_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH18_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH18_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH18_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH18_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH18_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH18_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH18_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH18_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH18_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH18_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH18_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH18_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH18_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH18_DMQ_1_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_1_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH18_DMQ_1_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH18_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH18_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH18_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH18_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH18_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH18_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH18_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH18_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH18_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH18_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH18_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH18_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH18_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH18_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH18_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH18_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH18_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH18_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH18_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH18_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH18_DMQ_2_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_2_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH18_DMQ_2_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH18_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH18_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH18_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH18_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH18_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH18_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH18_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH18_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH18_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH18_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH18_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH18_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH18_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH18_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH18_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH18_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH18_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH18_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH18_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH18_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH18_DMQ_3_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_3_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH18_DMQ_3_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH18_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH18_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH18_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH18_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH18_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH18_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH18_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH18_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH18_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH18_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH18_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH18_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH19_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH19_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH19_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH19_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH19_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH19_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH19_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH19_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH19_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH19_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH19_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH19_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH19_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH19_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH19_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH19_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH19_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH19_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH19_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH19_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH19_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH19_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH19_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH19_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH19_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH19_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH19_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH19_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH19_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH19_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH19_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH19_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH19_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH19_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH19_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH19_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH19_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH19_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH19_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH19_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH19_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH19_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH19_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH19_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH19_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH19_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH19_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH19_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH19_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH19_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH19_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH19_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH19_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH19_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH19_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH19_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH19_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH19_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH19_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH19_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH19_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH19_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH19_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH19_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH19_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH19_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH19_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH19_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH19_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH19_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH19_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH19_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH19_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH19_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH19_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH19_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH19_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH19_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH19_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH19_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH19_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH19_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH19_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH19_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH19_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH19_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH19_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH19_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH19_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH19_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH19_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH19_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH19_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH19_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH19_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH19_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH19_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH19_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH19_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH19_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH19_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH19_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH19_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH19_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH19_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH19_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH19_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH19_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH19_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH19_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH19_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH19_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH19_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH19_DMQ_0_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_0_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH19_DMQ_0_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH19_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH19_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH19_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH19_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH19_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH19_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH19_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH19_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH19_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH19_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH19_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH19_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH19_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH19_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH19_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH19_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH19_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH19_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH19_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH19_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH19_DMQ_1_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_1_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH19_DMQ_1_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH19_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH19_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH19_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH19_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH19_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH19_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH19_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH19_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH19_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH19_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH19_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH19_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH19_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH19_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH19_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH19_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH19_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH19_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH19_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH19_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH19_DMQ_2_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_2_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH19_DMQ_2_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH19_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH19_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH19_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH19_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH19_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH19_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH19_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH19_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH19_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH19_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH19_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH19_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH19_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH19_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH19_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH19_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH19_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH19_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH19_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH19_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH19_DMQ_3_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_3_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH19_DMQ_3_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH19_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH19_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH19_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH19_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH19_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH19_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH19_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH19_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH19_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH19_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH19_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH19_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH20_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH20_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH20_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH20_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH20_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH20_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH20_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH20_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH20_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH20_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH20_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH20_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH20_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH20_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH20_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH20_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH20_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH20_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH20_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH20_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH20_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH20_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH20_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH20_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH20_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH20_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH20_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH20_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH20_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH20_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH20_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH20_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH20_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH20_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH20_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH20_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH20_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH20_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH20_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH20_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH20_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH20_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH20_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH20_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH20_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH20_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH20_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH20_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH20_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH20_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH20_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH20_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH20_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH20_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH20_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH20_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH20_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH20_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH20_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH20_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH20_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH20_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH20_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH20_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH20_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH20_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH20_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH20_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH20_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH20_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH20_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH20_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH20_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH20_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH20_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH20_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH20_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH20_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH20_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH20_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH20_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH20_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH20_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH20_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH20_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH20_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH20_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH20_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH20_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH20_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH20_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH20_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH20_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH20_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH20_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH20_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH20_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH20_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH20_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH20_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH20_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH20_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH20_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH20_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH20_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH20_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH20_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH20_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH20_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH20_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH20_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH20_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH20_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH20_DMQ_0_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_0_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH20_DMQ_0_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH20_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH20_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH20_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH20_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH20_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH20_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH20_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH20_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH20_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH20_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH20_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH20_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH20_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH20_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH20_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH20_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH20_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH20_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH20_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH20_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH20_DMQ_1_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_1_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH20_DMQ_1_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH20_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH20_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH20_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH20_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH20_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH20_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH20_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH20_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH20_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH20_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH20_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH20_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH20_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH20_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH20_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH20_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH20_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH20_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH20_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH20_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH20_DMQ_2_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_2_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH20_DMQ_2_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH20_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH20_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH20_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH20_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH20_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH20_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH20_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH20_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH20_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH20_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH20_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH20_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH20_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH20_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH20_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH20_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH20_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH20_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH20_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH20_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH20_DMQ_3_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_3_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH20_DMQ_3_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH20_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH20_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH20_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH20_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH20_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH20_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH20_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH20_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH20_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH20_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH20_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH20_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH21_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH21_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH21_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH21_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH21_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH21_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH21_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH21_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH21_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH21_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH21_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH21_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH21_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH21_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH21_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH21_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH21_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH21_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH21_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH21_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH21_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH21_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH21_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH21_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH21_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH21_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH21_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH21_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH21_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH21_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH21_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH21_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH21_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH21_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH21_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH21_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH21_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH21_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH21_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH21_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH21_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH21_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH21_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH21_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH21_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH21_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH21_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH21_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH21_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH21_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH21_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH21_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH21_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH21_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH21_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH21_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH21_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH21_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH21_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH21_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH21_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH21_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH21_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH21_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH21_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH21_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH21_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH21_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH21_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH21_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH21_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH21_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH21_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH21_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH21_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH21_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH21_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH21_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH21_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH21_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH21_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH21_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH21_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH21_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH21_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH21_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH21_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH21_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH21_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH21_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH21_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH21_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH21_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH21_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH21_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH21_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH21_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH21_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH21_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH21_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH21_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH21_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH21_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH21_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH21_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH21_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH21_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH21_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH21_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH21_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH21_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH21_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH21_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH21_DMQ_0_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_0_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH21_DMQ_0_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH21_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH21_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH21_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH21_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH21_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH21_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH21_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH21_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH21_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH21_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH21_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH21_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH21_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH21_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH21_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH21_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH21_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH21_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH21_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH21_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH21_DMQ_1_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_1_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH21_DMQ_1_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH21_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH21_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH21_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH21_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH21_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH21_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH21_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH21_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH21_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH21_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH21_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH21_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH21_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH21_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH21_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH21_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH21_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH21_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH21_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH21_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH21_DMQ_2_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_2_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH21_DMQ_2_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH21_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH21_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH21_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH21_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH21_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH21_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH21_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH21_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH21_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH21_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH21_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH21_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH21_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH21_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH21_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH21_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH21_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH21_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH21_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH21_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH21_DMQ_3_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_3_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH21_DMQ_3_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH21_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH21_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH21_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH21_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH21_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH21_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH21_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH21_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH21_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH21_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH21_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH21_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH22_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH22_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH22_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH22_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH22_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH22_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH22_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH22_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH22_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH22_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH22_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH22_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH22_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH22_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH22_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH22_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH22_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH22_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH22_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH22_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH22_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH22_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH22_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH22_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH22_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH22_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH22_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH22_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH22_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH22_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH22_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH22_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH22_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH22_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH22_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH22_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH22_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH22_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH22_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH22_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH22_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH22_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH22_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH22_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH22_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH22_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH22_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH22_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH22_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH22_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH22_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH22_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH22_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH22_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH22_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH22_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH22_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH22_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH22_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH22_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH22_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH22_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH22_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH22_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH22_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH22_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH22_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH22_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH22_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH22_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH22_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH22_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH22_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH22_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH22_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH22_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH22_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH22_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH22_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH22_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH22_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH22_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH22_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH22_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH22_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH22_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH22_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH22_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH22_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH22_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH22_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH22_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH22_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH22_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH22_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH22_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH22_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH22_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH22_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH22_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH22_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH22_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH22_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH22_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH22_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH22_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH22_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH22_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH22_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH22_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH22_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH22_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH22_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH22_DMQ_0_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_0_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH22_DMQ_0_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH22_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH22_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH22_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH22_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH22_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH22_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH22_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH22_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH22_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH22_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH22_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH22_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH22_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH22_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH22_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH22_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH22_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH22_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH22_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH22_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH22_DMQ_1_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_1_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH22_DMQ_1_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH22_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH22_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH22_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH22_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH22_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH22_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH22_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH22_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH22_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH22_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH22_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH22_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH22_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH22_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH22_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH22_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH22_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH22_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH22_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH22_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH22_DMQ_2_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_2_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH22_DMQ_2_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH22_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH22_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH22_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH22_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH22_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH22_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH22_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH22_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH22_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH22_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH22_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH22_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH22_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH22_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH22_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH22_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH22_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH22_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH22_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH22_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH22_DMQ_3_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_3_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH22_DMQ_3_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH22_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH22_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH22_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH22_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH22_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH22_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH22_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH22_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH22_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH22_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH22_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH22_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH23_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH23_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH23_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH23_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH23_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH23_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH23_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH23_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH23_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH23_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH23_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH23_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH23_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH23_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH23_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH23_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH23_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH23_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH23_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH23_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH23_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH23_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH23_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH23_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH23_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH23_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH23_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH23_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH23_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH23_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH23_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH23_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH23_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH23_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH23_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH23_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH23_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH23_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH23_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH23_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH23_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH23_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH23_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH23_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH23_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH23_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH23_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH23_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH23_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH23_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH23_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH23_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH23_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH23_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH23_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH23_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH23_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH23_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH23_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH23_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH23_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH23_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH23_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH23_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH23_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH23_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH23_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH23_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH23_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH23_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH23_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH23_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH23_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH23_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH23_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH23_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH23_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH23_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH23_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH23_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH23_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH23_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH23_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH23_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH23_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH23_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH23_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH23_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH23_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH23_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH23_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH23_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH23_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH23_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH23_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH23_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH23_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH23_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH23_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH23_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH23_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH23_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH23_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH23_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH23_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH23_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH23_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH23_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH23_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH23_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH23_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH23_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH23_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH23_DMQ_0_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_0_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH23_DMQ_0_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH23_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH23_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH23_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH23_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH23_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH23_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH23_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH23_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH23_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH23_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH23_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH23_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH23_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH23_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH23_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH23_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH23_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH23_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH23_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH23_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH23_DMQ_1_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_1_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH23_DMQ_1_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH23_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH23_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH23_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH23_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH23_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH23_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH23_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH23_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH23_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH23_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH23_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH23_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH23_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH23_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH23_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH23_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH23_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH23_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH23_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH23_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH23_DMQ_2_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_2_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH23_DMQ_2_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH23_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH23_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH23_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH23_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH23_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH23_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH23_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH23_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH23_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH23_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH23_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH23_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH23_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH23_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH23_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH23_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH23_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH23_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH23_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH23_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH23_DMQ_3_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_3_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH23_DMQ_3_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH23_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH23_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH23_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH23_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH23_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH23_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH23_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH23_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH23_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH23_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH23_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH23_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH24_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH24_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH24_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH24_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH24_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH24_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH24_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH24_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH24_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH24_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH24_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH24_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH24_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH24_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH24_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH24_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH24_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH24_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH24_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH24_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH24_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH24_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH24_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH24_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH24_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH24_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH24_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH24_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH24_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH24_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH24_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH24_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH24_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH24_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH24_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH24_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH24_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH24_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH24_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH24_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH24_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH24_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH24_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH24_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH24_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH24_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH24_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH24_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH24_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH24_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH24_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH24_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH24_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH24_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH24_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH24_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH24_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH24_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH24_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH24_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH24_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH24_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH24_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH24_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH24_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH24_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH24_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH24_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH24_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH24_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH24_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH24_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH24_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH24_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH24_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH24_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH24_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH24_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH24_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH24_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH24_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH24_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH24_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH24_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH24_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH24_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH24_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH24_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH24_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH24_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH24_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH24_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH24_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH24_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH24_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH24_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH24_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH24_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH24_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH24_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH24_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH24_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH24_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH24_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH24_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH24_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH24_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH24_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH24_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH24_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH24_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH24_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH24_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH24_DMQ_0_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_0_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH24_DMQ_0_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH24_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH24_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH24_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH24_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH24_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH24_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH24_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH24_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH24_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH24_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH24_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH24_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH24_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH24_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH24_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH24_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH24_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH24_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH24_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH24_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH24_DMQ_1_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_1_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH24_DMQ_1_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH24_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH24_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH24_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH24_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH24_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH24_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH24_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH24_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH24_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH24_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH24_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH24_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH24_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH24_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH24_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH24_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH24_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH24_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH24_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH24_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH24_DMQ_2_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_2_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH24_DMQ_2_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH24_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH24_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH24_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH24_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH24_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH24_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH24_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH24_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH24_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH24_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH24_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH24_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH24_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH24_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH24_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH24_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH24_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH24_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH24_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH24_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH24_DMQ_3_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_3_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH24_DMQ_3_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH24_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH24_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH24_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH24_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH24_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH24_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH24_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH24_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH24_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH24_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH24_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH24_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH25_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH25_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH25_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH25_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH25_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH25_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH25_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH25_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH25_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH25_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH25_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH25_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH25_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH25_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH25_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH25_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH25_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH25_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH25_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH25_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH25_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH25_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH25_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH25_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH25_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH25_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH25_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH25_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH25_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH25_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH25_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH25_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH25_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH25_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH25_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH25_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH25_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH25_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH25_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH25_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH25_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH25_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH25_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH25_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH25_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH25_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH25_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH25_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH25_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH25_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH25_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH25_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH25_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH25_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH25_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH25_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH25_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH25_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH25_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH25_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH25_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH25_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH25_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH25_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH25_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH25_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH25_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH25_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH25_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH25_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH25_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH25_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH25_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH25_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH25_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH25_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH25_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH25_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH25_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH25_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH25_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH25_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH25_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH25_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH25_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH25_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH25_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH25_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH25_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH25_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH25_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH25_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH25_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH25_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH25_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH25_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH25_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH25_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH25_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH25_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH25_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH25_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH25_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH25_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH25_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH25_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH25_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH25_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH25_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH25_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH25_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH25_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH25_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH25_DMQ_0_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_0_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH25_DMQ_0_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH25_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH25_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH25_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH25_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH25_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH25_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH25_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH25_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH25_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH25_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH25_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH25_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH25_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH25_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH25_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH25_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH25_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH25_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH25_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH25_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH25_DMQ_1_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_1_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH25_DMQ_1_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH25_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH25_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH25_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH25_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH25_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH25_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH25_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH25_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH25_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH25_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH25_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH25_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH25_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH25_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH25_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH25_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH25_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH25_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH25_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH25_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH25_DMQ_2_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_2_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH25_DMQ_2_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH25_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH25_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH25_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH25_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH25_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH25_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH25_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH25_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH25_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH25_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH25_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH25_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH25_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH25_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH25_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH25_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH25_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH25_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH25_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH25_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH25_DMQ_3_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_3_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH25_DMQ_3_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH25_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH25_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH25_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH25_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH25_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH25_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH25_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH25_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH25_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH25_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH25_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH25_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH26_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH26_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH26_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH26_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH26_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH26_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH26_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH26_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH26_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH26_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH26_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH26_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH26_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH26_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH26_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH26_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH26_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH26_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH26_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH26_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH26_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH26_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH26_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH26_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH26_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH26_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH26_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH26_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH26_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH26_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH26_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH26_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH26_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH26_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH26_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH26_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH26_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH26_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH26_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH26_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH26_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH26_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH26_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH26_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH26_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH26_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH26_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH26_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH26_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH26_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH26_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH26_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH26_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH26_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH26_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH26_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH26_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH26_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH26_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH26_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH26_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH26_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH26_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH26_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH26_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH26_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH26_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH26_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH26_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH26_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH26_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH26_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH26_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH26_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH26_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH26_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH26_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH26_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH26_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH26_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH26_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH26_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH26_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH26_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH26_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH26_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH26_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH26_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH26_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH26_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH26_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH26_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH26_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH26_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH26_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH26_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH26_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH26_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH26_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH26_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH26_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH26_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH26_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH26_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH26_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH26_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH26_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH26_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH26_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH26_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH26_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH26_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH26_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH26_DMQ_0_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_0_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH26_DMQ_0_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH26_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH26_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH26_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH26_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH26_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH26_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH26_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH26_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH26_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH26_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH26_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH26_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH26_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH26_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH26_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH26_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH26_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH26_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH26_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH26_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH26_DMQ_1_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_1_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH26_DMQ_1_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH26_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH26_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH26_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH26_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH26_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH26_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH26_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH26_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH26_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH26_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH26_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH26_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH26_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH26_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH26_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH26_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH26_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH26_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH26_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH26_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH26_DMQ_2_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_2_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH26_DMQ_2_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH26_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH26_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH26_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH26_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH26_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH26_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH26_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH26_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH26_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH26_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH26_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH26_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH26_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH26_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH26_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH26_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH26_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH26_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH26_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH26_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH26_DMQ_3_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_3_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH26_DMQ_3_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH26_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH26_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH26_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH26_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH26_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH26_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH26_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH26_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH26_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH26_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH26_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH26_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH27_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH27_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH27_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH27_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH27_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH27_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH27_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH27_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH27_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH27_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH27_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH27_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH27_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH27_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH27_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH27_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH27_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH27_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH27_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH27_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH27_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH27_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH27_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH27_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH27_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH27_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH27_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH27_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH27_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH27_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH27_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH27_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH27_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH27_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH27_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH27_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH27_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH27_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH27_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH27_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH27_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH27_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH27_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH27_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH27_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH27_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH27_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH27_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH27_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH27_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH27_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH27_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH27_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH27_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH27_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH27_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH27_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH27_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH27_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH27_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH27_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH27_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH27_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH27_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH27_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH27_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH27_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH27_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH27_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH27_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH27_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH27_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH27_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH27_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH27_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH27_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH27_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH27_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH27_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH27_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH27_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH27_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH27_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH27_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH27_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH27_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH27_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH27_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH27_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH27_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH27_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH27_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH27_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH27_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH27_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH27_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH27_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH27_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH27_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH27_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH27_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH27_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH27_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH27_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH27_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH27_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH27_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH27_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH27_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH27_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH27_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH27_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH27_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH27_DMQ_0_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_0_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH27_DMQ_0_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH27_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH27_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH27_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH27_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH27_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH27_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH27_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH27_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH27_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH27_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH27_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH27_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH27_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH27_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH27_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH27_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH27_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH27_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH27_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH27_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH27_DMQ_1_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_1_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH27_DMQ_1_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH27_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH27_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH27_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH27_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH27_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH27_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH27_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH27_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH27_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH27_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH27_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH27_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH27_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH27_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH27_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH27_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH27_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH27_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH27_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH27_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH27_DMQ_2_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_2_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH27_DMQ_2_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH27_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH27_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH27_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH27_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH27_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH27_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH27_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH27_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH27_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH27_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH27_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH27_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH27_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH27_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH27_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH27_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH27_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH27_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH27_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH27_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH27_DMQ_3_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_3_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH27_DMQ_3_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH27_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH27_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH27_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH27_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH27_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH27_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH27_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH27_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH27_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH27_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH27_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH27_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH28_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH28_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH28_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH28_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH28_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH28_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH28_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH28_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH28_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH28_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH28_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH28_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH28_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH28_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH28_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH28_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH28_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH28_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH28_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH28_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH28_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH28_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH28_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH28_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH28_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH28_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH28_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH28_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH28_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH28_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH28_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH28_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH28_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH28_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH28_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH28_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH28_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH28_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH28_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH28_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH28_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH28_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH28_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH28_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH28_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH28_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH28_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH28_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH28_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH28_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH28_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH28_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH28_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH28_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH28_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH28_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH28_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH28_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH28_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH28_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH28_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH28_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH28_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH28_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH28_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH28_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH28_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH28_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH28_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH28_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH28_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH28_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH28_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH28_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH28_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH28_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH28_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH28_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH28_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH28_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH28_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH28_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH28_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH28_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH28_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH28_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH28_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH28_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH28_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH28_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH28_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH28_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH28_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH28_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH28_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH28_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH28_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH28_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH28_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH28_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH28_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH28_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH28_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH28_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH28_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH28_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH28_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH28_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH28_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH28_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH28_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH28_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH28_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH28_DMQ_0_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_0_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH28_DMQ_0_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH28_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH28_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH28_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH28_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH28_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH28_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH28_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH28_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH28_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH28_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH28_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH28_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH28_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH28_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH28_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH28_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH28_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH28_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH28_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH28_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH28_DMQ_1_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_1_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH28_DMQ_1_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH28_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH28_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH28_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH28_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH28_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH28_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH28_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH28_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH28_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH28_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH28_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH28_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH28_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH28_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH28_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH28_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH28_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH28_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH28_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH28_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH28_DMQ_2_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_2_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH28_DMQ_2_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH28_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH28_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH28_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH28_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH28_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH28_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH28_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH28_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH28_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH28_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH28_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH28_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH28_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH28_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH28_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH28_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH28_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH28_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH28_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH28_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH28_DMQ_3_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_3_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH28_DMQ_3_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH28_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH28_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH28_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH28_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH28_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH28_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH28_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH28_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH28_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH28_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH28_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH28_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH29_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH29_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH29_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH29_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH29_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH29_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH29_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH29_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH29_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH29_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH29_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH29_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH29_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH29_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH29_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH29_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH29_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH29_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH29_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH29_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH29_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH29_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH29_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH29_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH29_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH29_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH29_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH29_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH29_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH29_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH29_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH29_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH29_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH29_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH29_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH29_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH29_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH29_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH29_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH29_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH29_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH29_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH29_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH29_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH29_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH29_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH29_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH29_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH29_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH29_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH29_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH29_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH29_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH29_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH29_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH29_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH29_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH29_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH29_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH29_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH29_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH29_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH29_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH29_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH29_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH29_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH29_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH29_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH29_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH29_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH29_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH29_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH29_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH29_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH29_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH29_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH29_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH29_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH29_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH29_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH29_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH29_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH29_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH29_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH29_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH29_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH29_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH29_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH29_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH29_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH29_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH29_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH29_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH29_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH29_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH29_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH29_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH29_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH29_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH29_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH29_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH29_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH29_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH29_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH29_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH29_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH29_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH29_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH29_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH29_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH29_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH29_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH29_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH29_DMQ_0_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_0_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH29_DMQ_0_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH29_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH29_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH29_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH29_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH29_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH29_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH29_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH29_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH29_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH29_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH29_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH29_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH29_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH29_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH29_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH29_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH29_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH29_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH29_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH29_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH29_DMQ_1_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_1_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH29_DMQ_1_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH29_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH29_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH29_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH29_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH29_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH29_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH29_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH29_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH29_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH29_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH29_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH29_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH29_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH29_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH29_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH29_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH29_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH29_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH29_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH29_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH29_DMQ_2_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_2_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH29_DMQ_2_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH29_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH29_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH29_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH29_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH29_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH29_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH29_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH29_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH29_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH29_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH29_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH29_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH29_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH29_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH29_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH29_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH29_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH29_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH29_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH29_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH29_DMQ_3_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_3_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH29_DMQ_3_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH29_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH29_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH29_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH29_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH29_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH29_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH29_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH29_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH29_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH29_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH29_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH29_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH30_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH30_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH30_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH30_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH30_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH30_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH30_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH30_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH30_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH30_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH30_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH30_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH30_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH30_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH30_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH30_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH30_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH30_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH30_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH30_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH30_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH30_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH30_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH30_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH30_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH30_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH30_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH30_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH30_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH30_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH30_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH30_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH30_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH30_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH30_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH30_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH30_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH30_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH30_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH30_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH30_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH30_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH30_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH30_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH30_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH30_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH30_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH30_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH30_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH30_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH30_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH30_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH30_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH30_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH30_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH30_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH30_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH30_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH30_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH30_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH30_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH30_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH30_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH30_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH30_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH30_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH30_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH30_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH30_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH30_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH30_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH30_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH30_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH30_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH30_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH30_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH30_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH30_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH30_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH30_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH30_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH30_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH30_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH30_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH30_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH30_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH30_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH30_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH30_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH30_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH30_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH30_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH30_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH30_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH30_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH30_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH30_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH30_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH30_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH30_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH30_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH30_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH30_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH30_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH30_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH30_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH30_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH30_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH30_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH30_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH30_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH30_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH30_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH30_DMQ_0_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_0_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH30_DMQ_0_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH30_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH30_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH30_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH30_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH30_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH30_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH30_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH30_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH30_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH30_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH30_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH30_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH30_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH30_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH30_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH30_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH30_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH30_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH30_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH30_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH30_DMQ_1_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_1_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH30_DMQ_1_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH30_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH30_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH30_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH30_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH30_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH30_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH30_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH30_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH30_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH30_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH30_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH30_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH30_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH30_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH30_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH30_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH30_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH30_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH30_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH30_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH30_DMQ_2_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_2_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH30_DMQ_2_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH30_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH30_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH30_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH30_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH30_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH30_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH30_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH30_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH30_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH30_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH30_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH30_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH30_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH30_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH30_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH30_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH30_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH30_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH30_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH30_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH30_DMQ_3_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_3_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH30_DMQ_3_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH30_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH30_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH30_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH30_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH30_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH30_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH30_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH30_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH30_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH30_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH30_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH30_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH31_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH31_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH31_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH31_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH31_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH31_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH31_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH31_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH31_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH31_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH31_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH31_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH31_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH31_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH31_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH31_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH31_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH31_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH31_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH31_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH31_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH31_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH31_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH31_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH31_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH31_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH31_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH31_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH31_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH31_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH31_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH31_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH31_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH31_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH31_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH31_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH31_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH31_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH31_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH31_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH31_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH31_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH31_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH31_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH31_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH31_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH31_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH31_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH31_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH31_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH31_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH31_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH31_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH31_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH31_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH31_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH31_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH31_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH31_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH31_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH31_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH31_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH31_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH31_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH31_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH31_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH31_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH31_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH31_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH31_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH31_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH31_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH31_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH31_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH31_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH31_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH31_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH31_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH31_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH31_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH31_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH31_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH31_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH31_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH31_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH31_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH31_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH31_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH31_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH31_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH31_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH31_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH31_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH31_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH31_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH31_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH31_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH31_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH31_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH31_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH31_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH31_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH31_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH31_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH31_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH31_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH31_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH31_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH31_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH31_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH31_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH31_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH31_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH31_DMQ_0_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_0_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH31_DMQ_0_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH31_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH31_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH31_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH31_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH31_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH31_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH31_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH31_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH31_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH31_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH31_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH31_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH31_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH31_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH31_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH31_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH31_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH31_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH31_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH31_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH31_DMQ_1_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_1_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH31_DMQ_1_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH31_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH31_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH31_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH31_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH31_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH31_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH31_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH31_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH31_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH31_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH31_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH31_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH31_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH31_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH31_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH31_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH31_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH31_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH31_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH31_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH31_DMQ_2_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_2_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH31_DMQ_2_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH31_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH31_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH31_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH31_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH31_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH31_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH31_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH31_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH31_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH31_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH31_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH31_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH31_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH31_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH31_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH31_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH31_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH31_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH31_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH31_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH31_DMQ_3_2 :: reserved1 [39:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_3_2_reserved1_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH31_DMQ_3_2_reserved1_SHIFT                 0

/***************************************************************************
 *CH31_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH31_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH31_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH31_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH31_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH31_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH31_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH31_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH31_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH31_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH31_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH31_DMQ_3_3_LAST_SHIFT                      0

#endif /* #ifndef BCHP_XPT_WDMA_H__ */

/* End of File */
