#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55992f241f40 .scope module, "testbench_ALU" "testbench_ALU" 2 5;
 .timescale -12 -12;
P_0x55992f22b880 .param/l "s_M" 0 2 8, +C4<00000000000000000000000000001000>;
P_0x55992f22b8c0 .param/l "s_N" 0 2 7, +C4<00000000000000000000000000000010>;
v0x55992f25c690_0 .var "s_arg_A", 7 0;
v0x55992f25c7c0_0 .var "s_arg_B", 7 0;
v0x55992f25c8d0_0 .var "s_clk", 0 0;
v0x55992f25c9c0_0 .var "s_op", 1 0;
v0x55992f25cab0_0 .var "s_reset", 0 0;
v0x55992f25cbf0_0 .net "sim_result", 7 0, v0x55992f25b9d0_0;  1 drivers
v0x55992f25ccb0_0 .net "sim_status", 3 0, v0x55992f25bab0_0;  1 drivers
v0x55992f25cd50_0 .net "syn_result", 7 0, v0x55992f25c470_0;  1 drivers
v0x55992f25cdf0_0 .net "syn_status", 3 0, v0x55992f25c510_0;  1 drivers
S_0x55992f2421a0 .scope module, "alu_model_simulation" "ALU" 2 25, 3 3 0, S_0x55992f241f40;
 .timescale -12 -12;
    .port_info 0 /INPUT 2 "i_op";
    .port_info 1 /INPUT 8 "i_arg_A";
    .port_info 2 /INPUT 8 "i_arg_B";
    .port_info 3 /INPUT 1 "i_clk";
    .port_info 4 /INPUT 1 "i_reset";
    .port_info 5 /OUTPUT 8 "o_result";
    .port_info 6 /OUTPUT 4 "o_status";
P_0x55992f22bf70 .param/l "M" 0 3 6, +C4<00000000000000000000000000001000>;
P_0x55992f22bfb0 .param/l "N" 0 3 5, +C4<00000000000000000000000000000010>;
v0x55992f22ff10_0 .net "i_arg_A", 7 0, v0x55992f25c690_0;  1 drivers
v0x55992f25b630_0 .net "i_arg_B", 7 0, v0x55992f25c7c0_0;  1 drivers
v0x55992f25b710_0 .net "i_clk", 0 0, v0x55992f25c8d0_0;  1 drivers
v0x55992f25b7e0_0 .net "i_op", 1 0, v0x55992f25c9c0_0;  1 drivers
v0x55992f25b8c0_0 .net "i_reset", 0 0, v0x55992f25cab0_0;  1 drivers
v0x55992f25b9d0_0 .var "o_result", 7 0;
v0x55992f25bab0_0 .var "o_status", 3 0;
E_0x55992f207780 .event posedge, v0x55992f25b710_0;
S_0x55992f25bc70 .scope module, "alu_model_synthesis" "ALU" 2 36, 3 3 0, S_0x55992f241f40;
 .timescale -12 -12;
    .port_info 0 /INPUT 2 "i_op";
    .port_info 1 /INPUT 8 "i_arg_A";
    .port_info 2 /INPUT 8 "i_arg_B";
    .port_info 3 /INPUT 1 "i_clk";
    .port_info 4 /INPUT 1 "i_reset";
    .port_info 5 /OUTPUT 8 "o_result";
    .port_info 6 /OUTPUT 4 "o_status";
P_0x55992f22c000 .param/l "M" 0 3 6, +C4<00000000000000000000000000001000>;
P_0x55992f22c040 .param/l "N" 0 3 5, +C4<00000000000000000000000000000010>;
v0x55992f25bff0_0 .net "i_arg_A", 7 0, v0x55992f25c690_0;  alias, 1 drivers
v0x55992f25c0e0_0 .net "i_arg_B", 7 0, v0x55992f25c7c0_0;  alias, 1 drivers
v0x55992f25c1b0_0 .net "i_clk", 0 0, v0x55992f25c8d0_0;  alias, 1 drivers
v0x55992f25c2b0_0 .net "i_op", 1 0, v0x55992f25c9c0_0;  alias, 1 drivers
v0x55992f25c380_0 .net "i_reset", 0 0, v0x55992f25cab0_0;  alias, 1 drivers
v0x55992f25c470_0 .var "o_result", 7 0;
v0x55992f25c510_0 .var "o_status", 3 0;
    .scope S_0x55992f2421a0;
T_0 ;
    %wait E_0x55992f207780;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55992f25bab0_0, 0, 4;
    %load/vec4 v0x55992f25b7e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55992f22ff10_0;
    %load/vec4 v0x55992f25b630_0;
    %muli 2, 0, 8;
    %sub;
    %store/vec4 v0x55992f25b9d0_0, 0, 8;
    %jmp T_0.1;
T_0.1 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55992f25bc70;
T_1 ;
    %wait E_0x55992f207780;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55992f25c510_0, 0, 4;
    %load/vec4 v0x55992f25c2b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55992f25bff0_0;
    %load/vec4 v0x55992f25c0e0_0;
    %muli 2, 0, 8;
    %sub;
    %store/vec4 v0x55992f25c470_0, 0, 8;
    %jmp T_1.1;
T_1.1 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55992f241f40;
T_2 ;
    %vpi_call 2 46 "$dumpfile", "signals.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55992f241f40 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55992f25cab0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55992f25c9c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55992f25c8d0_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x55992f25c690_0, 0, 8;
    %pushi/vec4 252, 0, 8;
    %store/vec4 v0x55992f25c7c0_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55992f25c8d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55992f25c8d0_0, 0, 1;
    %pushi/vec4 126, 0, 8;
    %store/vec4 v0x55992f25c690_0, 0, 8;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x55992f25c7c0_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55992f25c8d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55992f25c8d0_0, 0, 1;
    %pushi/vec4 126, 0, 8;
    %store/vec4 v0x55992f25c690_0, 0, 8;
    %pushi/vec4 252, 0, 8;
    %store/vec4 v0x55992f25c7c0_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55992f25c8d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55992f25c8d0_0, 0, 1;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x55992f25c690_0, 0, 8;
    %pushi/vec4 252, 0, 8;
    %store/vec4 v0x55992f25c7c0_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55992f25c8d0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 84 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "././ALU.sv";
