==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7vx485tffg1761-2 
INFO: [HLS 200-1611] Setting target device to 'xc7vx485t-ffg1761-2'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 bfs/loop_neighbors 
INFO: [HLS 200-1510] Running: set_directive_pipeline -style stp bfs/loop_neighbors 
INFO: [HLS 200-1510] Running: set_directive_array_partition -factor 2 -type cyclic bfs edges 
INFO: [HLS 200-1510] Running: set_directive_array_partition -factor 2 -type cyclic bfs level_counts 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl dsp -latency -1 bfs/loop_horizons horizon 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric -latency -1 bfs/loop_nodes n 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric -latency -1 bfs/loop_neighbors e 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric -latency -1 bfs/loop_neighbors cnt 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.742 GB.
INFO: [HLS 200-10] Analyzing design file 'local_support.c' ... 
INFO: [HLS 200-10] Analyzing design file 'bfs.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.83 seconds. CPU system time: 0.75 seconds. Elapsed time: 1.58 seconds; current allocated memory: 751.492 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] Applying array_partition to 'edges': Cyclic partitioning with factor 2 on dimension 1. (bfs.c:12:0)
INFO: [HLS 214-248] Applying array_partition to 'level_counts': Cyclic partitioning with factor 2 on dimension 1. (bfs.c:12:0)
INFO: [HLS 214-241] Aggregating bram variable 'edges_1' with compact=bit mode in 64-bits
INFO: [HLS 214-241] Aggregating bram variable 'edges_0' with compact=bit mode in 64-bits
INFO: [HLS 214-241] Aggregating bram variable 'nodes' with compact=bit mode in 128-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.8 seconds. CPU system time: 0.39 seconds. Elapsed time: 2.28 seconds; current allocated memory: 751.961 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 751.961 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 752.688 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 752.750 MB.
INFO: [XFORM 203-501] Unrolling loop 'loop_neighbors' (bfs.c:14) in function 'bfs' partially with a factor of 2.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 774.008 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'loop_nodes' (bfs.c:13:16) in function 'bfs' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'loop_horizons' (bfs.c:16:16) in function 'bfs' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 774.453 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bfs' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bfs_Pipeline_loop_neighbors' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_neighbors'.
WARNING: [HLS 200-880] The II Violation in module 'bfs_Pipeline_loop_neighbors' (loop 'loop_neighbors'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('level_addr_write_ln33', bfs.c:33) of variable 'tmp' on array 'level' and 'load' operation ('level_load', bfs.c:30) on array 'level'.
WARNING: [HLS 200-880] The II Violation in module 'bfs_Pipeline_loop_neighbors' (loop 'loop_neighbors'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('level_addr_1_write_ln33', bfs.c:33) of variable 'tmp' on array 'level' and 'load' operation ('level_load', bfs.c:30) on array 'level'.
WARNING: [HLS 200-880] The II Violation in module 'bfs_Pipeline_loop_neighbors' (loop 'loop_neighbors'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('level_addr_1_write_ln33', bfs.c:33) of variable 'tmp' on array 'level' and 'load' operation ('level_load', bfs.c:30) on array 'level'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'loop_neighbors'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.37 seconds; current allocated memory: 776.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 776.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bfs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 776.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 776.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bfs_Pipeline_loop_neighbors' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_21_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bfs_Pipeline_loop_neighbors'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 776.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bfs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bfs/nodes' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bfs/edges_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bfs/edges_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bfs/starting_node' to 'ap_none'.
