<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.38.0 (20140413.2041)
 -->
<!-- Title: G Pages: 1 -->
<svg width="759pt" height="638pt"
 viewBox="0.00 0.00 759.00 638.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 634)">
<title>G</title>
<polygon fill="white" stroke="none" points="-4,4 -4,-634 755,-634 755,4 -4,4"/>
<g id="clust1" class="cluster"><title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index&#61;0&#10;\full_system&#61;false&#10;\sim_quantum&#61;0&#10;\time_sync_enable&#61;false&#10;\time_sync_period&#61;100000000000&#10;\time_sync_spin_threshold&#61;100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 731,-8 731,-8 737,-8 743,-14 743,-20 743,-20 743,-610 743,-610 743,-616 737,-622 731,-622 731,-622 20,-622 20,-622 14,-622 8,-616 8,-610 8,-610 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="375.5" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="375.5" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster"><title>cluster_system</title>
<g id="a_clust2"><a xlink:title="boot_osflags&#61;a&#10;\cache_line_size&#61;64&#10;\eventq_index&#61;0&#10;\exit_on_work_items&#61;false&#10;\init_param&#61;0&#10;\kernel&#61;&#10;\kernel_addr_check&#61;true&#10;\kernel_extras&#61;&#10;\load_addr_mask&#61;18446744073709551615&#10;\load_offset&#61;0&#10;\mem_mode&#61;timing&#10;\mem_ranges&#61;0:536870911&#10;\memories&#61;system.mem_ctrls&#10;\mmap_using_noreserve&#61;false&#10;\multi_thread&#61;false&#10;\num_work_ids&#61;16&#10;\readfile&#61;&#10;\redirect_paths&#61;system.redirect_paths0 system.redirect_paths1 system.redirect_paths2 system.redirect_paths3&#10;\symbolfile&#61;&#10;\thermal_components&#61;&#10;\thermal_model&#61;Null&#10;\work_begin_ckpt_count&#61;0&#10;\work_begin_cpu_id_exit&#61;&#45;1&#10;\work_begin_exit_count&#61;0&#10;\work_cpus_ckpt_count&#61;0&#10;\work_end_ckpt_count&#61;0&#10;\work_end_exit_count&#61;0&#10;\work_item_id&#61;&#45;1">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 723,-16 723,-16 729,-16 735,-22 735,-28 735,-28 735,-564 735,-564 735,-570 729,-576 723,-576 723,-576 28,-576 28,-576 22,-576 16,-570 16,-564 16,-564 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="375.5" y="-560.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="375.5" y="-545.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust3" class="cluster"><title>cluster_system_membus</title>
<g id="a_clust3"><a xlink:title="clk_domain&#61;system.clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\forward_latency&#61;4&#10;\frontend_latency&#61;3&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\point_of_coherency&#61;true&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\response_latency&#61;2&#10;\snoop_filter&#61;system.membus.snoop_filter&#10;\snoop_response_latency&#61;4&#10;\system&#61;system&#10;\use_default_range&#61;false&#10;\width&#61;16">
<path fill="#6f798c" stroke="#000000" d="M523,-354C523,-354 647,-354 647,-354 653,-354 659,-360 659,-366 659,-366 659,-433 659,-433 659,-439 653,-445 647,-445 647,-445 523,-445 523,-445 517,-445 511,-439 511,-433 511,-433 511,-366 511,-366 511,-360 517,-354 523,-354"/>
<text text-anchor="middle" x="585" y="-429.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="585" y="-414.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust12" class="cluster"><title>cluster_system_mem_ctrls</title>
<g id="a_clust12"><a xlink:title="IDD0&#61;0.08&#10;\IDD02&#61;0.004&#10;\IDD2N&#61;0.034&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.025&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.047&#10;\IDD3N2&#61;0.003&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.041&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.243&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.228&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.28&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.03&#10;\IDD62&#61;0.0&#10;\VDD&#61;1.2&#10;\VDD2&#61;2.5&#10;\activation_limit&#61;4&#10;\addr_mapping&#61;RoRaBaCoCh&#10;\bank_groups_per_rank&#61;2&#10;\banks_per_rank&#61;8&#10;\burst_length&#61;8&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\default_p_state&#61;UNDEFINED&#10;\device_bus_width&#61;16&#10;\device_rowbuffer_size&#61;2048&#10;\device_size&#61;1073741824&#10;\devices_per_rank&#61;4&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\mem_sched_policy&#61;frfcfs&#10;\min_writes_per_switch&#61;16&#10;\null&#61;false&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\page_policy&#61;open_adaptive&#10;\power_model&#61;&#10;\qos_masters&#61; &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\range&#61;0:536870911&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;64&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\tBURST&#61;3332&#10;\tCCD_L&#61;5000&#10;\tCCD_L_WR&#61;5000&#10;\tCK&#61;833&#10;\tCL&#61;14160&#10;\tCS&#61;1666&#10;\tRAS&#61;32000&#10;\tRCD&#61;14160&#10;\tREFI&#61;7800000&#10;\tRFC&#61;350000&#10;\tRP&#61;14160&#10;\tRRD&#61;5300&#10;\tRRD_L&#61;6400&#10;\tRTP&#61;7500&#10;\tRTW&#61;1666&#10;\tWR&#61;15000&#10;\tWTR&#61;5000&#10;\tXAW&#61;30000&#10;\tXP&#61;6000&#10;\tXPDLL&#61;0&#10;\tXS&#61;340000&#10;\tXSDLL&#61;0&#10;\write_buffer_size&#61;128&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50">
<path fill="#5e5958" stroke="#000000" d="M36,-163C36,-163 157,-163 157,-163 163,-163 169,-169 169,-175 169,-175 169,-242 169,-242 169,-248 163,-254 157,-254 157,-254 36,-254 36,-254 30,-254 24,-248 24,-242 24,-242 24,-175 24,-175 24,-169 30,-163 36,-163"/>
<text text-anchor="middle" x="96.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="96.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: DDR4_2400_4x16</text>
</a>
</g>
</g>
<g id="clust15" class="cluster"><title>cluster_system_cpu</title>
<g id="a_clust15"><a xlink:title="branchPred&#61;system.cpu.branchPred&#10;\checker&#61;Null&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\cpu_id&#61;0&#10;\decodeCycleInput&#61;true&#10;\decodeInputBufferSize&#61;3&#10;\decodeInputWidth&#61;2&#10;\decodeToExecuteForwardDelay&#61;1&#10;\default_p_state&#61;UNDEFINED&#10;\do_checkpoint_insts&#61;true&#10;\do_quiesce&#61;true&#10;\do_statistics_insts&#61;true&#10;\dtb&#61;system.cpu.dtb&#10;\enableIdling&#61;true&#10;\eventq_index&#61;0&#10;\executeAllowEarlyMemoryIssue&#61;true&#10;\executeBranchDelay&#61;1&#10;\executeCommitLimit&#61;2&#10;\executeCycleInput&#61;true&#10;\executeFuncUnits&#61;system.cpu.executeFuncUnits&#10;\executeInputBufferSize&#61;7&#10;\executeInputWidth&#61;2&#10;\executeIssueLimit&#61;2&#10;\executeLSQMaxStoreBufferStoresPerCycle&#61;2&#10;\executeLSQRequestsQueueSize&#61;1&#10;\executeLSQStoreBufferSize&#61;5&#10;\executeLSQTransfersQueueSize&#61;2&#10;\executeMaxAccessesInMemory&#61;2&#10;\executeMemoryCommitLimit&#61;1&#10;\executeMemoryIssueLimit&#61;1&#10;\executeMemoryWidth&#61;0&#10;\executeSetTraceTimeOnCommit&#61;true&#10;\executeSetTraceTimeOnIssue&#61;false&#10;\fetch1FetchLimit&#61;1&#10;\fetch1LineSnapWidth&#61;0&#10;\fetch1LineWidth&#61;0&#10;\fetch1ToFetch2BackwardDelay&#61;1&#10;\fetch1ToFetch2ForwardDelay&#61;1&#10;\fetch2CycleInput&#61;true&#10;\fetch2InputBufferSize&#61;2&#10;\fetch2ToDecodeForwardDelay&#61;1&#10;\function_trace&#61;false&#10;\function_trace_start&#61;0&#10;\interrupts&#61;system.cpu.interrupts&#10;\isa&#61;system.cpu.isa&#10;\itb&#61;system.cpu.itb&#10;\max_insts_all_threads&#61;0&#10;\max_insts_any_thread&#61;0&#10;\numThreads&#61;1&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_gating_on_idle&#61;false&#10;\power_model&#61;&#10;\profile&#61;0&#10;\progress_interval&#61;0&#10;\pwr_gating_latency&#61;300&#10;\simpoint_start_insts&#61;&#10;\socket_id&#61;0&#10;\switched_out&#61;false&#10;\syscallRetryLatency&#61;10000&#10;\system&#61;system&#10;\threadPolicy&#61;RoundRobin&#10;\tracer&#61;system.cpu.tracer&#10;\wait_for_remote_gdb&#61;false&#10;\workload&#61;system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M189,-24C189,-24 693,-24 693,-24 699,-24 705,-30 705,-36 705,-36 705,-334 705,-334 705,-340 699,-346 693,-346 693,-346 189,-346 189,-346 183,-346 177,-340 177,-334 177,-334 177,-36 177,-36 177,-30 183,-24 189,-24"/>
<text text-anchor="middle" x="441" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="441" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: MinorCPU</text>
</a>
</g>
</g>
<g id="clust17" class="cluster"><title>cluster_system_cpu_dtb</title>
<g id="a_clust17"><a xlink:title="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;system&#10;\walker&#61;system.cpu.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M564,-155C564,-155 685,-155 685,-155 691,-155 697,-161 697,-167 697,-167 697,-288 697,-288 697,-294 691,-300 685,-300 685,-300 564,-300 564,-300 558,-300 552,-294 552,-288 552,-288 552,-167 552,-167 552,-161 558,-155 564,-155"/>
<text text-anchor="middle" x="624.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="624.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmDTB</text>
</a>
</g>
</g>
<g id="clust18" class="cluster"><title>cluster_system_cpu_dtb_walker</title>
<g id="a_clust18"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M572,-163C572,-163 677,-163 677,-163 683,-163 689,-169 689,-175 689,-175 689,-242 689,-242 689,-248 683,-254 677,-254 677,-254 572,-254 572,-254 566,-254 560,-248 560,-242 560,-242 560,-175 560,-175 560,-169 566,-163 572,-163"/>
<text text-anchor="middle" x="624.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="624.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust105" class="cluster"><title>cluster_system_cpu_icache</title>
<g id="a_clust105"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\mshrs&#61;4&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu.icache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu.icache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M228,-32C228,-32 396,-32 396,-32 402,-32 408,-38 408,-44 408,-44 408,-111 408,-111 408,-117 402,-123 396,-123 396,-123 228,-123 228,-123 222,-123 216,-117 216,-111 216,-111 216,-44 216,-44 216,-38 222,-32 228,-32"/>
<text text-anchor="middle" x="312" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="312" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust109" class="cluster"><title>cluster_system_cpu_dcache</title>
<g id="a_clust109"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\mshrs&#61;4&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu.dcache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;65536&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu.dcache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M487,-32C487,-32 655,-32 655,-32 661,-32 667,-38 667,-44 667,-44 667,-111 667,-111 667,-117 661,-123 655,-123 655,-123 487,-123 487,-123 481,-123 475,-117 475,-111 475,-111 475,-44 475,-44 475,-38 481,-32 487,-32"/>
<text text-anchor="middle" x="571" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="571" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust117" class="cluster"><title>cluster_system_cpu_itb</title>
<g id="a_clust117"><a xlink:title="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;system&#10;\walker&#61;system.cpu.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M411,-155C411,-155 532,-155 532,-155 538,-155 544,-161 544,-167 544,-167 544,-288 544,-288 544,-294 538,-300 532,-300 532,-300 411,-300 411,-300 405,-300 399,-294 399,-288 399,-288 399,-167 399,-167 399,-161 405,-155 411,-155"/>
<text text-anchor="middle" x="471.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="471.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmITB</text>
</a>
</g>
</g>
<g id="clust118" class="cluster"><title>cluster_system_cpu_itb_walker</title>
<g id="a_clust118"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M419,-163C419,-163 524,-163 524,-163 530,-163 536,-169 536,-175 536,-175 536,-242 536,-242 536,-248 530,-254 524,-254 524,-254 419,-254 419,-254 413,-254 407,-248 407,-242 407,-242 407,-175 407,-175 407,-169 413,-163 419,-163"/>
<text text-anchor="middle" x="471.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="471.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node"><title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M588.5,-493.5C588.5,-493.5 659.5,-493.5 659.5,-493.5 665.5,-493.5 671.5,-499.5 671.5,-505.5 671.5,-505.5 671.5,-517.5 671.5,-517.5 671.5,-523.5 665.5,-529.5 659.5,-529.5 659.5,-529.5 588.5,-529.5 588.5,-529.5 582.5,-529.5 576.5,-523.5 576.5,-517.5 576.5,-517.5 576.5,-505.5 576.5,-505.5 576.5,-499.5 582.5,-493.5 588.5,-493.5"/>
<text text-anchor="middle" x="624" y="-507.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_slave -->
<g id="node3" class="node"><title>system_membus_slave</title>
<path fill="#586070" stroke="#000000" d="M609,-362.5C609,-362.5 639,-362.5 639,-362.5 645,-362.5 651,-368.5 651,-374.5 651,-374.5 651,-386.5 651,-386.5 651,-392.5 645,-398.5 639,-398.5 639,-398.5 609,-398.5 609,-398.5 603,-398.5 597,-392.5 597,-386.5 597,-386.5 597,-374.5 597,-374.5 597,-368.5 603,-362.5 609,-362.5"/>
<text text-anchor="middle" x="624" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_slave -->
<g id="edge1" class="edge"><title>system_system_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M624,-493.37C624,-471.781 624,-434.412 624,-408.852"/>
<polygon fill="black" stroke="black" points="627.5,-408.701 624,-398.701 620.5,-408.701 627.5,-408.701"/>
</g>
<!-- system_membus_master -->
<g id="node2" class="node"><title>system_membus_master</title>
<path fill="#586070" stroke="#000000" d="M531,-362.5C531,-362.5 567,-362.5 567,-362.5 573,-362.5 579,-368.5 579,-374.5 579,-374.5 579,-386.5 579,-386.5 579,-392.5 573,-398.5 567,-398.5 567,-398.5 531,-398.5 531,-398.5 525,-398.5 519,-392.5 519,-386.5 519,-386.5 519,-374.5 519,-374.5 519,-368.5 525,-362.5 531,-362.5"/>
<text text-anchor="middle" x="549" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node4" class="node"><title>system_mem_ctrls_port</title>
<path fill="#4b4746" stroke="#000000" d="M119,-171.5C119,-171.5 149,-171.5 149,-171.5 155,-171.5 161,-177.5 161,-183.5 161,-183.5 161,-195.5 161,-195.5 161,-201.5 155,-207.5 149,-207.5 149,-207.5 119,-207.5 119,-207.5 113,-207.5 107,-201.5 107,-195.5 107,-195.5 107,-183.5 107,-183.5 107,-177.5 113,-171.5 119,-171.5"/>
<text text-anchor="middle" x="134" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_master&#45;&gt;system_mem_ctrls_port -->
<g id="edge2" class="edge"><title>system_membus_master&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M518.873,-378.792C434.293,-376.535 199.098,-368.295 173,-346 135.89,-314.298 131.321,-253.064 132.125,-217.631"/>
<polygon fill="black" stroke="black" points="135.626,-217.653 132.516,-207.525 128.632,-217.382 135.626,-217.653"/>
</g>
<!-- system_cpu_dtb_walker_port -->
<g id="node7" class="node"><title>system_cpu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M609,-171.5C609,-171.5 639,-171.5 639,-171.5 645,-171.5 651,-177.5 651,-183.5 651,-183.5 651,-195.5 651,-195.5 651,-201.5 645,-207.5 639,-207.5 639,-207.5 609,-207.5 609,-207.5 603,-207.5 597,-201.5 597,-195.5 597,-195.5 597,-183.5 597,-183.5 597,-177.5 603,-171.5 609,-171.5"/>
<text text-anchor="middle" x="624" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_dtb_walker_port -->
<g id="edge6" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M624,-352.16C624,-312.613 624,-240.589 624,-207.703"/>
<polygon fill="black" stroke="black" points="620.5,-352.394 624,-362.394 627.5,-352.394 620.5,-352.394"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node8" class="node"><title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M328,-40.5C328,-40.5 388,-40.5 388,-40.5 394,-40.5 400,-46.5 400,-52.5 400,-52.5 400,-64.5 400,-64.5 400,-70.5 394,-76.5 388,-76.5 388,-76.5 328,-76.5 328,-76.5 322,-76.5 316,-70.5 316,-64.5 316,-64.5 316,-52.5 316,-52.5 316,-46.5 322,-40.5 328,-40.5"/>
<text text-anchor="middle" x="358" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge3" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M660.464,-370.449C672.985,-365.407 685.679,-357.692 693,-346 704.262,-328.013 706.895,-171.041 693,-155 660.366,-117.325 518.193,-139.036 471,-123 438.4,-111.923 404.405,-91.4043 382.326,-76.6868"/>
<polygon fill="black" stroke="black" points="659.267,-367.16 651.015,-373.806 661.61,-373.757 659.267,-367.16"/>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node10" class="node"><title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M587,-40.5C587,-40.5 647,-40.5 647,-40.5 653,-40.5 659,-46.5 659,-52.5 659,-52.5 659,-64.5 659,-64.5 659,-70.5 653,-76.5 647,-76.5 647,-76.5 587,-76.5 587,-76.5 581,-76.5 575,-70.5 575,-64.5 575,-64.5 575,-52.5 575,-52.5 575,-46.5 581,-40.5 587,-40.5"/>
<text text-anchor="middle" x="617" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge4" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M661.217,-374.99C679.427,-370.697 699.793,-362.325 711,-346 759.045,-276.016 743.175,-233.555 711,-155 697.333,-121.631 665.756,-93.6604 642.967,-76.7836"/>
<polygon fill="black" stroke="black" points="660.5,-371.564 651.393,-376.98 661.889,-378.425 660.5,-371.564"/>
</g>
<!-- system_cpu_itb_walker_port -->
<g id="node12" class="node"><title>system_cpu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M486,-171.5C486,-171.5 516,-171.5 516,-171.5 522,-171.5 528,-177.5 528,-183.5 528,-183.5 528,-195.5 528,-195.5 528,-201.5 522,-207.5 516,-207.5 516,-207.5 486,-207.5 486,-207.5 480,-207.5 474,-201.5 474,-195.5 474,-195.5 474,-183.5 474,-183.5 474,-177.5 480,-171.5 486,-171.5"/>
<text text-anchor="middle" x="501" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_itb_walker_port -->
<g id="edge5" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_itb_walker_port</title>
<path fill="none" stroke="black" d="M594.094,-357.124C592.076,-355.99 590.036,-354.935 588,-354 574.679,-347.88 566.847,-355.862 556,-346 515.321,-309.013 504.723,-240.038 501.967,-207.862"/>
<polygon fill="black" stroke="black" points="592.368,-360.172 602.707,-362.484 596.067,-354.229 592.368,-360.172"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node5" class="node"><title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M197.5,-171.5C197.5,-171.5 264.5,-171.5 264.5,-171.5 270.5,-171.5 276.5,-177.5 276.5,-183.5 276.5,-183.5 276.5,-195.5 276.5,-195.5 276.5,-201.5 270.5,-207.5 264.5,-207.5 264.5,-207.5 197.5,-207.5 197.5,-207.5 191.5,-207.5 185.5,-201.5 185.5,-195.5 185.5,-195.5 185.5,-183.5 185.5,-183.5 185.5,-177.5 191.5,-171.5 197.5,-171.5"/>
<text text-anchor="middle" x="231" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node9" class="node"><title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M235.5,-40.5C235.5,-40.5 286.5,-40.5 286.5,-40.5 292.5,-40.5 298.5,-46.5 298.5,-52.5 298.5,-52.5 298.5,-64.5 298.5,-64.5 298.5,-70.5 292.5,-76.5 286.5,-76.5 286.5,-76.5 235.5,-76.5 235.5,-76.5 229.5,-76.5 223.5,-70.5 223.5,-64.5 223.5,-64.5 223.5,-52.5 223.5,-52.5 223.5,-46.5 229.5,-40.5 235.5,-40.5"/>
<text text-anchor="middle" x="261" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge7" class="edge"><title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M234.984,-171.37C240.027,-149.685 248.772,-112.078 254.719,-86.5104"/>
<polygon fill="black" stroke="black" points="258.144,-87.234 257,-76.7011 251.326,-85.6483 258.144,-87.234"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node6" class="node"><title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M307,-171.5C307,-171.5 379,-171.5 379,-171.5 385,-171.5 391,-177.5 391,-183.5 391,-183.5 391,-195.5 391,-195.5 391,-201.5 385,-207.5 379,-207.5 379,-207.5 307,-207.5 307,-207.5 301,-207.5 295,-201.5 295,-195.5 295,-195.5 295,-183.5 295,-183.5 295,-177.5 301,-171.5 307,-171.5"/>
<text text-anchor="middle" x="343" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node11" class="node"><title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M494.5,-40.5C494.5,-40.5 545.5,-40.5 545.5,-40.5 551.5,-40.5 557.5,-46.5 557.5,-52.5 557.5,-52.5 557.5,-64.5 557.5,-64.5 557.5,-70.5 551.5,-76.5 545.5,-76.5 545.5,-76.5 494.5,-76.5 494.5,-76.5 488.5,-76.5 482.5,-70.5 482.5,-64.5 482.5,-64.5 482.5,-52.5 482.5,-52.5 482.5,-46.5 488.5,-40.5 494.5,-40.5"/>
<text text-anchor="middle" x="520" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge8" class="edge"><title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M366.504,-171.37C397.713,-148.624 452.955,-108.363 487.962,-82.8501"/>
<polygon fill="black" stroke="black" points="490.379,-85.4195 496.399,-76.7011 486.256,-79.7624 490.379,-85.4195"/>
</g>
</g>
</svg>
