# UART Transmitter RTL + Verification + Automation

## Executive Summary
This project implements a pipelined UART transmitter in Verilog with FSM-based control, verified using self-checking testbenches and Python-based protocol checking.

### Features:
- Parametric baud rate and data width
- FSM-driven UART TX
- Python scripts for simulation automation and protocol verification
- Complete testbench with assertions

## Project Highlights
- RTL and FSM design in Verilog
- Full test automation pipeline
- Post-simulation log parsing with Python

## Tools Used
- Modelsim, Verilog, GTKWave
- Python
- Jupyter Notebook for technical documentation

## Results
- ... 

## Documentation
See [`UART_TX.ipynb`](./UART_TX.ipynb) for full technical documentation.
