// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "07/14/2025 22:43:19"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mnist_nn (
	clk,
	reset,
	inp_rdy,
	inp_data,
	inp_count,
	weight_value_0,
	weight_value_1,
	n0_out,
	n1_out,
	n0_ready,
	n1_ready);
input 	clk;
input 	reset;
input 	inp_rdy;
input 	[15:0] inp_data;
output 	[9:0] inp_count;
output 	[15:0] weight_value_0;
output 	[15:0] weight_value_1;
output 	[7:0] n0_out;
output 	[7:0] n1_out;
output 	n0_ready;
output 	n1_ready;

// Design Ports Information
// inp_count[0]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_count[1]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_count[2]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_count[3]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_count[4]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_count[5]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_count[6]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_count[7]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_count[8]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_count[9]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_0[0]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_0[1]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_0[2]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_0[3]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_0[4]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_0[5]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_0[6]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_0[7]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_0[8]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_0[9]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_0[10]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_0[11]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_0[12]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_0[13]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_0[14]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_0[15]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_1[0]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_1[1]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_1[2]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_1[3]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_1[4]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_1[5]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_1[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_1[7]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_1[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_1[9]	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_1[10]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_1[11]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_1[12]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_1[13]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_1[14]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight_value_1[15]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n0_out[0]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n0_out[1]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n0_out[2]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n0_out[3]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n0_out[4]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n0_out[5]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n0_out[6]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n0_out[7]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n1_out[0]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n1_out[1]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n1_out[2]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n1_out[3]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n1_out[4]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n1_out[5]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n1_out[6]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n1_out[7]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n0_ready	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n1_ready	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_rdy	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[0]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[1]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[2]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[3]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[4]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[5]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[6]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[7]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[8]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[10]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[11]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[12]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[13]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[14]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[15]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \n0|Mult0|auto_generated|mac_out2~0 ;
wire \n0|Mult0|auto_generated|mac_out2~1 ;
wire \n0|Mult0|auto_generated|mac_out2~2 ;
wire \n0|Mult0|auto_generated|mac_out2~3 ;
wire \n1|Mult0|auto_generated|mac_out2~0 ;
wire \n1|Mult0|auto_generated|mac_out2~1 ;
wire \n1|Mult0|auto_generated|mac_out2~2 ;
wire \n1|Mult0|auto_generated|mac_out2~3 ;
wire \inp_count[0]~output_o ;
wire \inp_count[1]~output_o ;
wire \inp_count[2]~output_o ;
wire \inp_count[3]~output_o ;
wire \inp_count[4]~output_o ;
wire \inp_count[5]~output_o ;
wire \inp_count[6]~output_o ;
wire \inp_count[7]~output_o ;
wire \inp_count[8]~output_o ;
wire \inp_count[9]~output_o ;
wire \weight_value_0[0]~output_o ;
wire \weight_value_0[1]~output_o ;
wire \weight_value_0[2]~output_o ;
wire \weight_value_0[3]~output_o ;
wire \weight_value_0[4]~output_o ;
wire \weight_value_0[5]~output_o ;
wire \weight_value_0[6]~output_o ;
wire \weight_value_0[7]~output_o ;
wire \weight_value_0[8]~output_o ;
wire \weight_value_0[9]~output_o ;
wire \weight_value_0[10]~output_o ;
wire \weight_value_0[11]~output_o ;
wire \weight_value_0[12]~output_o ;
wire \weight_value_0[13]~output_o ;
wire \weight_value_0[14]~output_o ;
wire \weight_value_0[15]~output_o ;
wire \weight_value_1[0]~output_o ;
wire \weight_value_1[1]~output_o ;
wire \weight_value_1[2]~output_o ;
wire \weight_value_1[3]~output_o ;
wire \weight_value_1[4]~output_o ;
wire \weight_value_1[5]~output_o ;
wire \weight_value_1[6]~output_o ;
wire \weight_value_1[7]~output_o ;
wire \weight_value_1[8]~output_o ;
wire \weight_value_1[9]~output_o ;
wire \weight_value_1[10]~output_o ;
wire \weight_value_1[11]~output_o ;
wire \weight_value_1[12]~output_o ;
wire \weight_value_1[13]~output_o ;
wire \weight_value_1[14]~output_o ;
wire \weight_value_1[15]~output_o ;
wire \n0_out[0]~output_o ;
wire \n0_out[1]~output_o ;
wire \n0_out[2]~output_o ;
wire \n0_out[3]~output_o ;
wire \n0_out[4]~output_o ;
wire \n0_out[5]~output_o ;
wire \n0_out[6]~output_o ;
wire \n0_out[7]~output_o ;
wire \n1_out[0]~output_o ;
wire \n1_out[1]~output_o ;
wire \n1_out[2]~output_o ;
wire \n1_out[3]~output_o ;
wire \n1_out[4]~output_o ;
wire \n1_out[5]~output_o ;
wire \n1_out[6]~output_o ;
wire \n1_out[7]~output_o ;
wire \n0_ready~output_o ;
wire \n1_ready~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \inp_count[0]~36_combout ;
wire \inp_count[0]~37 ;
wire \inp_count[1]~38_combout ;
wire \inp_count[1]~reg0_q ;
wire \inp_count[1]~39 ;
wire \inp_count[2]~40_combout ;
wire \inp_count[2]~reg0_q ;
wire \inp_count[2]~41 ;
wire \inp_count[3]~42_combout ;
wire \inp_count[3]~reg0_q ;
wire \inp_count[3]~43 ;
wire \inp_count[4]~44_combout ;
wire \inp_count[4]~reg0_q ;
wire \inp_count[4]~45 ;
wire \inp_count[5]~46_combout ;
wire \inp_count[5]~reg0_q ;
wire \inp_count[5]~47 ;
wire \inp_count[6]~48_combout ;
wire \inp_count[6]~reg0_q ;
wire \inp_count[6]~49 ;
wire \inp_count[7]~50_combout ;
wire \inp_count[7]~reg0_q ;
wire \inp_count[7]~51 ;
wire \inp_count[8]~52_combout ;
wire \inp_count[8]~reg0_q ;
wire \inp_count[8]~53 ;
wire \inp_count[9]~54_combout ;
wire \inp_count[9]~reg0_q ;
wire \inp_count[9]~19_combout ;
wire \inp_count[9]~16_combout ;
wire \inp_count[9]~13_combout ;
wire \reset~input_o ;
wire \inp_rdy~input_o ;
wire \inp_count[9]~56_combout ;
wire \inp_count[0]~reg0_q ;
wire \neuron0_weights|altsyncram_component|auto_generated|rden_a_store~q ;
wire \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0_combout ;
wire \n0|count[0]~10_combout ;
wire \~GND~combout ;
wire \n0|count[0]~11 ;
wire \n0|count[1]~12_combout ;
wire \n0|count[1]~13 ;
wire \n0|count[2]~14_combout ;
wire \n0|count[2]~15 ;
wire \n0|count[3]~16_combout ;
wire \n0|count[3]~17 ;
wire \n0|count[4]~18_combout ;
wire \n0|count[4]~19 ;
wire \n0|count[5]~20_combout ;
wire \n0|count[5]~21 ;
wire \n0|count[6]~22_combout ;
wire \n0|count[6]~23 ;
wire \n0|count[7]~24_combout ;
wire \n0|count[7]~25 ;
wire \n0|count[8]~26_combout ;
wire \n0|count[8]~27 ;
wire \n0|count[9]~28_combout ;
wire \n0|Equal0~0_combout ;
wire \n0|Equal0~1_combout ;
wire \n0|Equal0~2_combout ;
wire \n0|out_ready~2_combout ;
wire \n0|out_ready~feeder_combout ;
wire \n0|out_ready~q ;
wire \n0|sig_mem|altsyncram_component|auto_generated|rden_a_store~q ;
wire \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ;
wire \inp_data[0]~input_o ;
wire \inp_data[1]~input_o ;
wire \inp_data[2]~input_o ;
wire \inp_data[3]~input_o ;
wire \inp_data[4]~input_o ;
wire \inp_data[5]~input_o ;
wire \inp_data[6]~input_o ;
wire \inp_data[7]~input_o ;
wire \inp_data[8]~input_o ;
wire \inp_data[9]~input_o ;
wire \inp_data[10]~input_o ;
wire \inp_data[11]~input_o ;
wire \inp_data[12]~input_o ;
wire \inp_data[13]~input_o ;
wire \inp_data[14]~input_o ;
wire \inp_data[15]~input_o ;
wire \n0|Mult0|auto_generated|mac_mult1~dataout ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \n0|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \n0|Mult0|auto_generated|mac_mult1~0 ;
wire \n0|Mult0|auto_generated|mac_mult1~1 ;
wire \n0|Mult0|auto_generated|mac_mult1~2 ;
wire \n0|Mult0|auto_generated|mac_mult1~3 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \n0|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \n0|Mult0|auto_generated|mac_out2~dataout ;
wire \n0|acc[0]~32_combout ;
wire \n0|acc[8]~74_combout ;
wire \n0|acc[0]~33 ;
wire \n0|acc[1]~34_combout ;
wire \n0|acc[1]~35 ;
wire \n0|acc[2]~36_combout ;
wire \n0|acc[2]~37 ;
wire \n0|acc[3]~38_combout ;
wire \n0|acc[3]~39 ;
wire \n0|acc[4]~40_combout ;
wire \n0|acc[4]~41 ;
wire \n0|acc[5]~42_combout ;
wire \n0|acc[5]~43 ;
wire \n0|acc[6]~44_combout ;
wire \n0|acc[6]~45 ;
wire \n0|acc[7]~46_combout ;
wire \n0|acc[7]~47 ;
wire \n0|acc[8]~48_combout ;
wire \n0|acc[8]~49 ;
wire \n0|acc[9]~50_combout ;
wire \n0|acc[9]~51 ;
wire \n0|acc[10]~52_combout ;
wire \n0|acc[10]~53 ;
wire \n0|acc[11]~54_combout ;
wire \n0|acc[11]~55 ;
wire \n0|acc[12]~56_combout ;
wire \n0|acc[12]~57 ;
wire \n0|acc[13]~58_combout ;
wire \n0|acc[13]~59 ;
wire \n0|acc[14]~60_combout ;
wire \n0|acc[14]~61 ;
wire \n0|acc[15]~62_combout ;
wire \n0|acc[15]~63 ;
wire \n0|acc[16]~64_combout ;
wire \n0|acc[16]~65 ;
wire \n0|acc[17]~66_combout ;
wire \n0|acc[17]~67 ;
wire \n0|acc[18]~68_combout ;
wire \n0|acc[18]~69 ;
wire \n0|acc[19]~70_combout ;
wire \n0|acc[19]~71 ;
wire \n0|acc[20]~72_combout ;
wire \n0|acc[20]~73 ;
wire \n0|acc[21]~75_combout ;
wire \n0|acc[21]~76 ;
wire \n0|acc[22]~77_combout ;
wire \n0|acc[22]~78 ;
wire \n0|acc[23]~79_combout ;
wire \n0|acc[23]~80 ;
wire \n0|acc[24]~81_combout ;
wire \n0|acc[24]~82 ;
wire \n0|acc[25]~83_combout ;
wire \n0|acc[25]~84 ;
wire \n0|acc[26]~85_combout ;
wire \n0|acc[26]~86 ;
wire \n0|acc[27]~87_combout ;
wire \n0|acc[27]~88 ;
wire \n0|acc[28]~89_combout ;
wire \n0|acc[28]~90 ;
wire \n0|acc[29]~91_combout ;
wire \n0|acc[29]~92 ;
wire \n0|acc[30]~93_combout ;
wire \n0|acc[30]~94 ;
wire \n0|acc[31]~95_combout ;
wire \n0|acc_final[9]~24_cout ;
wire \n0|acc_final[9]~26 ;
wire \n0|acc_final[10]~28 ;
wire \n0|acc_final[11]~30 ;
wire \n0|acc_final[12]~32 ;
wire \n0|acc_final[13]~34 ;
wire \n0|acc_final[14]~36 ;
wire \n0|acc_final[15]~38 ;
wire \n0|acc_final[16]~40 ;
wire \n0|acc_final[17]~42 ;
wire \n0|acc_final[18]~44 ;
wire \n0|acc_final[19]~46 ;
wire \n0|acc_final[20]~48 ;
wire \n0|acc_final[21]~50 ;
wire \n0|acc_final[22]~52 ;
wire \n0|acc_final[23]~54 ;
wire \n0|acc_final[24]~56 ;
wire \n0|acc_final[25]~58 ;
wire \n0|acc_final[26]~60 ;
wire \n0|acc_final[27]~62 ;
wire \n0|acc_final[28]~64 ;
wire \n0|acc_final[29]~66 ;
wire \n0|acc_final[30]~68 ;
wire \n0|acc_final[31]~69_combout ;
wire \n0|acc_final[29]~65_combout ;
wire \n0|acc_final[28]~63_combout ;
wire \n0|acc_final[30]~67_combout ;
wire \n0|LessThan0~2_combout ;
wire \n0|acc_final[23]~53_combout ;
wire \n0|acc_final[21]~49_combout ;
wire \n0|acc_final[22]~51_combout ;
wire \n0|acc_final[20]~47_combout ;
wire \n0|LessThan0~0_combout ;
wire \n0|acc_final[26]~59_combout ;
wire \n0|acc_final[27]~61_combout ;
wire \n0|acc_final[24]~55_combout ;
wire \n0|acc_final[25]~57_combout ;
wire \n0|LessThan0~1_combout ;
wire \n0|sigmoid_address[0]~1_combout ;
wire \n0|acc_final[9]~25_combout ;
wire \n0|LessThan1~2_combout ;
wire \n0|LessThan1~1_combout ;
wire \n0|LessThan1~0_combout ;
wire \n0|sigmoid_address[0]~0_combout ;
wire \n0|sigmoid_address[0]~2_combout ;
wire \n0|acc_final[10]~27_combout ;
wire \n0|sigmoid_address[1]~3_combout ;
wire \n0|acc_final[11]~29_combout ;
wire \n0|sigmoid_address[2]~4_combout ;
wire \n0|acc_final[12]~31_combout ;
wire \n0|sigmoid_address[3]~5_combout ;
wire \n0|acc_final[13]~33_combout ;
wire \n0|sigmoid_address[4]~6_combout ;
wire \n0|acc_final[14]~35_combout ;
wire \n0|sigmoid_address[5]~7_combout ;
wire \n0|acc_final[15]~37_combout ;
wire \n0|sigmoid_address[6]~8_combout ;
wire \n0|acc_final[16]~39_combout ;
wire \n0|sigmoid_address[7]~9_combout ;
wire \n0|acc_final[17]~41_combout ;
wire \n0|sigmoid_address[8]~10_combout ;
wire \n0|acc_final[18]~43_combout ;
wire \n0|sigmoid_address[9]~11_combout ;
wire \n0|acc_final[19]~45_combout ;
wire \n0|sigmoid_address[10]~12_combout ;
wire \n0|acc_final[31]~_wirecell_combout ;
wire \n1|Mult0|auto_generated|mac_mult1~dataout ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \n1|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \n1|Mult0|auto_generated|mac_mult1~0 ;
wire \n1|Mult0|auto_generated|mac_mult1~1 ;
wire \n1|Mult0|auto_generated|mac_mult1~2 ;
wire \n1|Mult0|auto_generated|mac_mult1~3 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \n1|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \n1|Mult0|auto_generated|mac_out2~dataout ;
wire \n1|acc[0]~32_combout ;
wire \n1|acc[0]~33 ;
wire \n1|acc[1]~34_combout ;
wire \n1|acc[1]~35 ;
wire \n1|acc[2]~36_combout ;
wire \n1|acc[2]~37 ;
wire \n1|acc[3]~38_combout ;
wire \n1|acc[3]~39 ;
wire \n1|acc[4]~40_combout ;
wire \n1|acc[4]~41 ;
wire \n1|acc[5]~42_combout ;
wire \n1|acc[5]~43 ;
wire \n1|acc[6]~44_combout ;
wire \n1|acc[6]~45 ;
wire \n1|acc[7]~46_combout ;
wire \n1|acc[7]~47 ;
wire \n1|acc[8]~48_combout ;
wire \n1|acc[8]~49 ;
wire \n1|acc[9]~50_combout ;
wire \n1|acc[9]~51 ;
wire \n1|acc[10]~52_combout ;
wire \n1|acc[10]~53 ;
wire \n1|acc[11]~54_combout ;
wire \n1|acc[11]~55 ;
wire \n1|acc[12]~56_combout ;
wire \n1|acc[12]~57 ;
wire \n1|acc[13]~58_combout ;
wire \n1|acc[13]~59 ;
wire \n1|acc[14]~60_combout ;
wire \n1|acc[14]~61 ;
wire \n1|acc[15]~62_combout ;
wire \n1|acc[15]~63 ;
wire \n1|acc[16]~64_combout ;
wire \n1|acc[16]~65 ;
wire \n1|acc[17]~66_combout ;
wire \n1|acc[17]~67 ;
wire \n1|acc[18]~68_combout ;
wire \n1|acc[18]~69 ;
wire \n1|acc[19]~70_combout ;
wire \n1|acc[19]~71 ;
wire \n1|acc[20]~72_combout ;
wire \n1|acc[20]~73 ;
wire \n1|acc[21]~74_combout ;
wire \n1|acc[21]~75 ;
wire \n1|acc[22]~76_combout ;
wire \n1|acc[22]~77 ;
wire \n1|acc[23]~78_combout ;
wire \n1|acc[23]~79 ;
wire \n1|acc[24]~80_combout ;
wire \n1|acc[24]~81 ;
wire \n1|acc[25]~82_combout ;
wire \n1|acc[25]~83 ;
wire \n1|acc[26]~84_combout ;
wire \n1|acc[26]~85 ;
wire \n1|acc[27]~86_combout ;
wire \n1|acc[27]~87 ;
wire \n1|acc[28]~88_combout ;
wire \n1|acc[28]~89 ;
wire \n1|acc[29]~90_combout ;
wire \n1|acc[29]~91 ;
wire \n1|acc[30]~92_combout ;
wire \n1|acc[30]~93 ;
wire \n1|acc[31]~94_combout ;
wire \n1|acc_final[10]~25 ;
wire \n1|acc_final[11]~27 ;
wire \n1|acc_final[12]~29 ;
wire \n1|acc_final[13]~31 ;
wire \n1|acc_final[14]~33 ;
wire \n1|acc_final[15]~35 ;
wire \n1|acc_final[16]~37 ;
wire \n1|acc_final[17]~39 ;
wire \n1|acc_final[18]~41 ;
wire \n1|acc_final[19]~43 ;
wire \n1|acc_final[20]~45 ;
wire \n1|acc_final[21]~47 ;
wire \n1|acc_final[22]~49 ;
wire \n1|acc_final[23]~51 ;
wire \n1|acc_final[24]~53 ;
wire \n1|acc_final[25]~55 ;
wire \n1|acc_final[26]~57 ;
wire \n1|acc_final[27]~59 ;
wire \n1|acc_final[28]~61 ;
wire \n1|acc_final[29]~63 ;
wire \n1|acc_final[30]~65 ;
wire \n1|acc_final[31]~66_combout ;
wire \n1|acc_final[23]~50_combout ;
wire \n1|acc_final[21]~46_combout ;
wire \n1|acc_final[20]~44_combout ;
wire \n1|acc_final[22]~48_combout ;
wire \n1|LessThan0~0_combout ;
wire \n1|acc_final[27]~58_combout ;
wire \n1|acc_final[25]~54_combout ;
wire \n1|acc_final[26]~56_combout ;
wire \n1|acc_final[24]~52_combout ;
wire \n1|LessThan0~1_combout ;
wire \n1|acc_final[30]~64_combout ;
wire \n1|acc_final[28]~60_combout ;
wire \n1|acc_final[29]~62_combout ;
wire \n1|LessThan0~2_combout ;
wire \n1|sigmoid_address[0]~1_combout ;
wire \n1|acc_final~68_combout ;
wire \n1|LessThan1~1_combout ;
wire \n1|LessThan1~2_combout ;
wire \n1|LessThan1~0_combout ;
wire \n1|sigmoid_address[0]~0_combout ;
wire \n1|sigmoid_address[0]~2_combout ;
wire \n1|acc_final[10]~24_combout ;
wire \n1|sigmoid_address[1]~3_combout ;
wire \n1|acc_final[11]~26_combout ;
wire \n1|sigmoid_address[2]~4_combout ;
wire \n1|acc_final[12]~28_combout ;
wire \n1|sigmoid_address[3]~5_combout ;
wire \n1|acc_final[13]~30_combout ;
wire \n1|sigmoid_address[4]~6_combout ;
wire \n1|acc_final[14]~32_combout ;
wire \n1|sigmoid_address[5]~7_combout ;
wire \n1|acc_final[15]~34_combout ;
wire \n1|sigmoid_address[6]~8_combout ;
wire \n1|acc_final[16]~36_combout ;
wire \n1|sigmoid_address[7]~9_combout ;
wire \n1|acc_final[17]~38_combout ;
wire \n1|sigmoid_address[8]~10_combout ;
wire \n1|acc_final[18]~40_combout ;
wire \n1|sigmoid_address[9]~11_combout ;
wire \n1|acc_final[19]~42_combout ;
wire \n1|sigmoid_address[10]~12_combout ;
wire \n1|acc_final[31]~_wirecell_combout ;
wire \n0|out_ready_d~feeder_combout ;
wire \reset~inputclkctrl_outclk ;
wire \n0|out_ready_d~q ;
wire \n0|sigmoid_ready~feeder_combout ;
wire \n0|sigmoid_ready~q ;
wire \n1|sigmoid_ready~feeder_combout ;
wire \n1|sigmoid_ready~q ;
wire [31:0] \n0|acc ;
wire [15:0] \neuron0_weights|altsyncram_component|auto_generated|q_a ;
wire [7:0] \n1|sig_mem|altsyncram_component|auto_generated|q_a ;
wire [15:0] \neuron1_weights|altsyncram_component|auto_generated|q_a ;
wire [7:0] \n0|sig_mem|altsyncram_component|auto_generated|q_a ;
wire [31:0] \n0|acc_final ;
wire [31:0] \n1|acc_final ;
wire [9:0] \n0|count ;
wire [31:0] \n1|acc ;

wire [8:0] \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [8:0] \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [8:0] \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [1:0] \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [35:0] \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \neuron0_weights|altsyncram_component|auto_generated|q_a [0] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \neuron0_weights|altsyncram_component|auto_generated|q_a [1] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \neuron0_weights|altsyncram_component|auto_generated|q_a [2] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \neuron0_weights|altsyncram_component|auto_generated|q_a [3] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \neuron0_weights|altsyncram_component|auto_generated|q_a [4] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \neuron0_weights|altsyncram_component|auto_generated|q_a [5] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \neuron0_weights|altsyncram_component|auto_generated|q_a [6] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \neuron0_weights|altsyncram_component|auto_generated|q_a [7] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \neuron0_weights|altsyncram_component|auto_generated|q_a [8] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];

assign \neuron0_weights|altsyncram_component|auto_generated|q_a [9] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \neuron0_weights|altsyncram_component|auto_generated|q_a [10] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];
assign \neuron0_weights|altsyncram_component|auto_generated|q_a [11] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [2];
assign \neuron0_weights|altsyncram_component|auto_generated|q_a [12] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [3];
assign \neuron0_weights|altsyncram_component|auto_generated|q_a [13] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [4];
assign \neuron0_weights|altsyncram_component|auto_generated|q_a [14] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [5];
assign \neuron0_weights|altsyncram_component|auto_generated|q_a [15] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [6];
assign \neuron1_weights|altsyncram_component|auto_generated|q_a [0] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [7];
assign \neuron1_weights|altsyncram_component|auto_generated|q_a [1] = \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [8];

assign \neuron1_weights|altsyncram_component|auto_generated|q_a [2] = \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \neuron1_weights|altsyncram_component|auto_generated|q_a [3] = \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];
assign \neuron1_weights|altsyncram_component|auto_generated|q_a [4] = \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [2];
assign \neuron1_weights|altsyncram_component|auto_generated|q_a [5] = \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [3];
assign \neuron1_weights|altsyncram_component|auto_generated|q_a [6] = \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [4];
assign \neuron1_weights|altsyncram_component|auto_generated|q_a [7] = \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [5];
assign \neuron1_weights|altsyncram_component|auto_generated|q_a [8] = \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [6];
assign \neuron1_weights|altsyncram_component|auto_generated|q_a [9] = \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [7];
assign \neuron1_weights|altsyncram_component|auto_generated|q_a [10] = \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [8];

assign \neuron1_weights|altsyncram_component|auto_generated|q_a [11] = \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \neuron1_weights|altsyncram_component|auto_generated|q_a [12] = \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];
assign \neuron1_weights|altsyncram_component|auto_generated|q_a [13] = \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [2];
assign \neuron1_weights|altsyncram_component|auto_generated|q_a [14] = \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [3];
assign \neuron1_weights|altsyncram_component|auto_generated|q_a [15] = \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [4];

assign \n0|sig_mem|altsyncram_component|auto_generated|q_a [0] = \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \n0|sig_mem|altsyncram_component|auto_generated|q_a [1] = \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \n0|sig_mem|altsyncram_component|auto_generated|q_a [2] = \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \n0|sig_mem|altsyncram_component|auto_generated|q_a [3] = \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \n0|sig_mem|altsyncram_component|auto_generated|q_a [4] = \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \n0|sig_mem|altsyncram_component|auto_generated|q_a [5] = \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \n0|sig_mem|altsyncram_component|auto_generated|q_a [6] = \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \n0|sig_mem|altsyncram_component|auto_generated|q_a [7] = \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \n1|sig_mem|altsyncram_component|auto_generated|q_a [0] = \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \n1|sig_mem|altsyncram_component|auto_generated|q_a [1] = \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \n1|sig_mem|altsyncram_component|auto_generated|q_a [2] = \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \n1|sig_mem|altsyncram_component|auto_generated|q_a [3] = \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \n1|sig_mem|altsyncram_component|auto_generated|q_a [4] = \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \n1|sig_mem|altsyncram_component|auto_generated|q_a [5] = \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \n1|sig_mem|altsyncram_component|auto_generated|q_a [6] = \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \n1|sig_mem|altsyncram_component|auto_generated|q_a [7] = \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \n0|Mult0|auto_generated|mac_out2~0  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \n0|Mult0|auto_generated|mac_out2~1  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \n0|Mult0|auto_generated|mac_out2~2  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \n0|Mult0|auto_generated|mac_out2~3  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \n0|Mult0|auto_generated|mac_out2~dataout  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT1  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT2  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT3  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT4  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT5  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT6  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT7  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT8  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT9  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT10  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT11  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT12  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT13  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT14  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT15  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT16  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT17  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT18  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT19  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT20  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT21  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT22  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT23  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT24  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT25  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT26  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT27  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT28  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT29  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT30  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \n0|Mult0|auto_generated|mac_out2~DATAOUT31  = \n0|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \n1|Mult0|auto_generated|mac_out2~0  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \n1|Mult0|auto_generated|mac_out2~1  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \n1|Mult0|auto_generated|mac_out2~2  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \n1|Mult0|auto_generated|mac_out2~3  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \n1|Mult0|auto_generated|mac_out2~dataout  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT1  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT2  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT3  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT4  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT5  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT6  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT7  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT8  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT9  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT10  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT11  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT12  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT13  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT14  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT15  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT16  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT17  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT18  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT19  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT20  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT21  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT22  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT23  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT24  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT25  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT26  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT27  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT28  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT29  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT30  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \n1|Mult0|auto_generated|mac_out2~DATAOUT31  = \n1|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \n0|Mult0|auto_generated|mac_mult1~0  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \n0|Mult0|auto_generated|mac_mult1~1  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \n0|Mult0|auto_generated|mac_mult1~2  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \n0|Mult0|auto_generated|mac_mult1~3  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \n0|Mult0|auto_generated|mac_mult1~dataout  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT1  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT2  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT3  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT4  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT5  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT6  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT7  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT8  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT9  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT10  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT11  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT12  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT13  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT14  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT15  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT16  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT17  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT18  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT19  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT20  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT21  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT22  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT23  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT24  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT25  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT26  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT27  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT28  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT29  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT30  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \n0|Mult0|auto_generated|mac_mult1~DATAOUT31  = \n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \n1|Mult0|auto_generated|mac_mult1~0  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \n1|Mult0|auto_generated|mac_mult1~1  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \n1|Mult0|auto_generated|mac_mult1~2  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \n1|Mult0|auto_generated|mac_mult1~3  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \n1|Mult0|auto_generated|mac_mult1~dataout  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT1  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT2  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT3  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT4  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT5  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT6  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT7  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT8  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT9  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT10  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT11  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT12  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT13  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT14  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT15  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT16  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT17  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT18  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT19  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT20  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT21  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT22  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT23  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT24  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT25  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT26  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT27  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT28  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT29  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT30  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \n1|Mult0|auto_generated|mac_mult1~DATAOUT31  = \n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \inp_count[0]~output (
	.i(\inp_count[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inp_count[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \inp_count[0]~output .bus_hold = "false";
defparam \inp_count[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \inp_count[1]~output (
	.i(\inp_count[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inp_count[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \inp_count[1]~output .bus_hold = "false";
defparam \inp_count[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \inp_count[2]~output (
	.i(\inp_count[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inp_count[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \inp_count[2]~output .bus_hold = "false";
defparam \inp_count[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \inp_count[3]~output (
	.i(\inp_count[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inp_count[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \inp_count[3]~output .bus_hold = "false";
defparam \inp_count[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \inp_count[4]~output (
	.i(\inp_count[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inp_count[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \inp_count[4]~output .bus_hold = "false";
defparam \inp_count[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \inp_count[5]~output (
	.i(\inp_count[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inp_count[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \inp_count[5]~output .bus_hold = "false";
defparam \inp_count[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \inp_count[6]~output (
	.i(\inp_count[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inp_count[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \inp_count[6]~output .bus_hold = "false";
defparam \inp_count[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \inp_count[7]~output (
	.i(\inp_count[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inp_count[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \inp_count[7]~output .bus_hold = "false";
defparam \inp_count[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \inp_count[8]~output (
	.i(\inp_count[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inp_count[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \inp_count[8]~output .bus_hold = "false";
defparam \inp_count[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \inp_count[9]~output (
	.i(\inp_count[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inp_count[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \inp_count[9]~output .bus_hold = "false";
defparam \inp_count[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \weight_value_0[0]~output (
	.i(\neuron0_weights|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_0[0]~output .bus_hold = "false";
defparam \weight_value_0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \weight_value_0[1]~output (
	.i(\neuron0_weights|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_0[1]~output .bus_hold = "false";
defparam \weight_value_0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \weight_value_0[2]~output (
	.i(\neuron0_weights|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_0[2]~output .bus_hold = "false";
defparam \weight_value_0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \weight_value_0[3]~output (
	.i(\neuron0_weights|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_0[3]~output .bus_hold = "false";
defparam \weight_value_0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \weight_value_0[4]~output (
	.i(\neuron0_weights|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_0[4]~output .bus_hold = "false";
defparam \weight_value_0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \weight_value_0[5]~output (
	.i(\neuron0_weights|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_0[5]~output .bus_hold = "false";
defparam \weight_value_0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \weight_value_0[6]~output (
	.i(\neuron0_weights|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_0[6]~output .bus_hold = "false";
defparam \weight_value_0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \weight_value_0[7]~output (
	.i(\neuron0_weights|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_0[7]~output .bus_hold = "false";
defparam \weight_value_0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \weight_value_0[8]~output (
	.i(\neuron0_weights|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_0[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_0[8]~output .bus_hold = "false";
defparam \weight_value_0[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \weight_value_0[9]~output (
	.i(\neuron0_weights|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_0[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_0[9]~output .bus_hold = "false";
defparam \weight_value_0[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \weight_value_0[10]~output (
	.i(\neuron0_weights|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_0[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_0[10]~output .bus_hold = "false";
defparam \weight_value_0[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \weight_value_0[11]~output (
	.i(\neuron0_weights|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_0[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_0[11]~output .bus_hold = "false";
defparam \weight_value_0[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \weight_value_0[12]~output (
	.i(\neuron0_weights|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_0[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_0[12]~output .bus_hold = "false";
defparam \weight_value_0[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \weight_value_0[13]~output (
	.i(\neuron0_weights|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_0[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_0[13]~output .bus_hold = "false";
defparam \weight_value_0[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \weight_value_0[14]~output (
	.i(\neuron0_weights|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_0[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_0[14]~output .bus_hold = "false";
defparam \weight_value_0[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \weight_value_0[15]~output (
	.i(\neuron0_weights|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_0[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_0[15]~output .bus_hold = "false";
defparam \weight_value_0[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \weight_value_1[0]~output (
	.i(\neuron1_weights|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_1[0]~output .bus_hold = "false";
defparam \weight_value_1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \weight_value_1[1]~output (
	.i(\neuron1_weights|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_1[1]~output .bus_hold = "false";
defparam \weight_value_1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \weight_value_1[2]~output (
	.i(\neuron1_weights|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_1[2]~output .bus_hold = "false";
defparam \weight_value_1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \weight_value_1[3]~output (
	.i(\neuron1_weights|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_1[3]~output .bus_hold = "false";
defparam \weight_value_1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \weight_value_1[4]~output (
	.i(\neuron1_weights|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_1[4]~output .bus_hold = "false";
defparam \weight_value_1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \weight_value_1[5]~output (
	.i(\neuron1_weights|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_1[5]~output .bus_hold = "false";
defparam \weight_value_1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \weight_value_1[6]~output (
	.i(\neuron1_weights|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_1[6]~output .bus_hold = "false";
defparam \weight_value_1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \weight_value_1[7]~output (
	.i(\neuron1_weights|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_1[7]~output .bus_hold = "false";
defparam \weight_value_1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \weight_value_1[8]~output (
	.i(\neuron1_weights|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_1[8]~output .bus_hold = "false";
defparam \weight_value_1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \weight_value_1[9]~output (
	.i(\neuron1_weights|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_1[9]~output .bus_hold = "false";
defparam \weight_value_1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \weight_value_1[10]~output (
	.i(\neuron1_weights|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_1[10]~output .bus_hold = "false";
defparam \weight_value_1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \weight_value_1[11]~output (
	.i(\neuron1_weights|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_1[11]~output .bus_hold = "false";
defparam \weight_value_1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \weight_value_1[12]~output (
	.i(\neuron1_weights|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_1[12]~output .bus_hold = "false";
defparam \weight_value_1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \weight_value_1[13]~output (
	.i(\neuron1_weights|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_1[13]~output .bus_hold = "false";
defparam \weight_value_1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \weight_value_1[14]~output (
	.i(\neuron1_weights|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_1[14]~output .bus_hold = "false";
defparam \weight_value_1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \weight_value_1[15]~output (
	.i(\neuron1_weights|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\weight_value_1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \weight_value_1[15]~output .bus_hold = "false";
defparam \weight_value_1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \n0_out[0]~output (
	.i(\n0|sig_mem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n0_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \n0_out[0]~output .bus_hold = "false";
defparam \n0_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \n0_out[1]~output (
	.i(\n0|sig_mem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n0_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \n0_out[1]~output .bus_hold = "false";
defparam \n0_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \n0_out[2]~output (
	.i(\n0|sig_mem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n0_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \n0_out[2]~output .bus_hold = "false";
defparam \n0_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \n0_out[3]~output (
	.i(\n0|sig_mem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n0_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \n0_out[3]~output .bus_hold = "false";
defparam \n0_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \n0_out[4]~output (
	.i(\n0|sig_mem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n0_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \n0_out[4]~output .bus_hold = "false";
defparam \n0_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \n0_out[5]~output (
	.i(\n0|sig_mem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n0_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \n0_out[5]~output .bus_hold = "false";
defparam \n0_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \n0_out[6]~output (
	.i(\n0|sig_mem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n0_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \n0_out[6]~output .bus_hold = "false";
defparam \n0_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \n0_out[7]~output (
	.i(\n0|sig_mem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n0_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \n0_out[7]~output .bus_hold = "false";
defparam \n0_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \n1_out[0]~output (
	.i(\n1|sig_mem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n1_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \n1_out[0]~output .bus_hold = "false";
defparam \n1_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \n1_out[1]~output (
	.i(\n1|sig_mem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n1_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \n1_out[1]~output .bus_hold = "false";
defparam \n1_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \n1_out[2]~output (
	.i(\n1|sig_mem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n1_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \n1_out[2]~output .bus_hold = "false";
defparam \n1_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \n1_out[3]~output (
	.i(\n1|sig_mem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n1_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \n1_out[3]~output .bus_hold = "false";
defparam \n1_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \n1_out[4]~output (
	.i(\n1|sig_mem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n1_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \n1_out[4]~output .bus_hold = "false";
defparam \n1_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \n1_out[5]~output (
	.i(\n1|sig_mem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n1_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \n1_out[5]~output .bus_hold = "false";
defparam \n1_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \n1_out[6]~output (
	.i(\n1|sig_mem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n1_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \n1_out[6]~output .bus_hold = "false";
defparam \n1_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \n1_out[7]~output (
	.i(\n1|sig_mem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n1_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \n1_out[7]~output .bus_hold = "false";
defparam \n1_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \n0_ready~output (
	.i(\n0|sigmoid_ready~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n0_ready~output_o ),
	.obar());
// synopsys translate_off
defparam \n0_ready~output .bus_hold = "false";
defparam \n0_ready~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \n1_ready~output (
	.i(\n1|sigmoid_ready~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n1_ready~output_o ),
	.obar());
// synopsys translate_off
defparam \n1_ready~output .bus_hold = "false";
defparam \n1_ready~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N10
cycloneive_lcell_comb \inp_count[0]~36 (
// Equation(s):
// \inp_count[0]~36_combout  = \inp_count[0]~reg0_q  $ (VCC)
// \inp_count[0]~37  = CARRY(\inp_count[0]~reg0_q )

	.dataa(\inp_count[0]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inp_count[0]~36_combout ),
	.cout(\inp_count[0]~37 ));
// synopsys translate_off
defparam \inp_count[0]~36 .lut_mask = 16'h55AA;
defparam \inp_count[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N12
cycloneive_lcell_comb \inp_count[1]~38 (
// Equation(s):
// \inp_count[1]~38_combout  = (\inp_count[1]~reg0_q  & (!\inp_count[0]~37 )) # (!\inp_count[1]~reg0_q  & ((\inp_count[0]~37 ) # (GND)))
// \inp_count[1]~39  = CARRY((!\inp_count[0]~37 ) # (!\inp_count[1]~reg0_q ))

	.dataa(\inp_count[1]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inp_count[0]~37 ),
	.combout(\inp_count[1]~38_combout ),
	.cout(\inp_count[1]~39 ));
// synopsys translate_off
defparam \inp_count[1]~38 .lut_mask = 16'h5A5F;
defparam \inp_count[1]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y10_N13
dffeas \inp_count[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inp_count[1]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inp_count[9]~56_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inp_count[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inp_count[1]~reg0 .is_wysiwyg = "true";
defparam \inp_count[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N14
cycloneive_lcell_comb \inp_count[2]~40 (
// Equation(s):
// \inp_count[2]~40_combout  = (\inp_count[2]~reg0_q  & (\inp_count[1]~39  $ (GND))) # (!\inp_count[2]~reg0_q  & (!\inp_count[1]~39  & VCC))
// \inp_count[2]~41  = CARRY((\inp_count[2]~reg0_q  & !\inp_count[1]~39 ))

	.dataa(gnd),
	.datab(\inp_count[2]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inp_count[1]~39 ),
	.combout(\inp_count[2]~40_combout ),
	.cout(\inp_count[2]~41 ));
// synopsys translate_off
defparam \inp_count[2]~40 .lut_mask = 16'hC30C;
defparam \inp_count[2]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y10_N15
dffeas \inp_count[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inp_count[2]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inp_count[9]~56_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inp_count[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inp_count[2]~reg0 .is_wysiwyg = "true";
defparam \inp_count[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N16
cycloneive_lcell_comb \inp_count[3]~42 (
// Equation(s):
// \inp_count[3]~42_combout  = (\inp_count[3]~reg0_q  & (!\inp_count[2]~41 )) # (!\inp_count[3]~reg0_q  & ((\inp_count[2]~41 ) # (GND)))
// \inp_count[3]~43  = CARRY((!\inp_count[2]~41 ) # (!\inp_count[3]~reg0_q ))

	.dataa(gnd),
	.datab(\inp_count[3]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inp_count[2]~41 ),
	.combout(\inp_count[3]~42_combout ),
	.cout(\inp_count[3]~43 ));
// synopsys translate_off
defparam \inp_count[3]~42 .lut_mask = 16'h3C3F;
defparam \inp_count[3]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y10_N17
dffeas \inp_count[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inp_count[3]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inp_count[9]~56_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inp_count[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inp_count[3]~reg0 .is_wysiwyg = "true";
defparam \inp_count[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N18
cycloneive_lcell_comb \inp_count[4]~44 (
// Equation(s):
// \inp_count[4]~44_combout  = (\inp_count[4]~reg0_q  & (\inp_count[3]~43  $ (GND))) # (!\inp_count[4]~reg0_q  & (!\inp_count[3]~43  & VCC))
// \inp_count[4]~45  = CARRY((\inp_count[4]~reg0_q  & !\inp_count[3]~43 ))

	.dataa(gnd),
	.datab(\inp_count[4]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inp_count[3]~43 ),
	.combout(\inp_count[4]~44_combout ),
	.cout(\inp_count[4]~45 ));
// synopsys translate_off
defparam \inp_count[4]~44 .lut_mask = 16'hC30C;
defparam \inp_count[4]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y10_N19
dffeas \inp_count[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inp_count[4]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inp_count[9]~56_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inp_count[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inp_count[4]~reg0 .is_wysiwyg = "true";
defparam \inp_count[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N20
cycloneive_lcell_comb \inp_count[5]~46 (
// Equation(s):
// \inp_count[5]~46_combout  = (\inp_count[5]~reg0_q  & (!\inp_count[4]~45 )) # (!\inp_count[5]~reg0_q  & ((\inp_count[4]~45 ) # (GND)))
// \inp_count[5]~47  = CARRY((!\inp_count[4]~45 ) # (!\inp_count[5]~reg0_q ))

	.dataa(gnd),
	.datab(\inp_count[5]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inp_count[4]~45 ),
	.combout(\inp_count[5]~46_combout ),
	.cout(\inp_count[5]~47 ));
// synopsys translate_off
defparam \inp_count[5]~46 .lut_mask = 16'h3C3F;
defparam \inp_count[5]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y10_N21
dffeas \inp_count[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inp_count[5]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inp_count[9]~56_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inp_count[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inp_count[5]~reg0 .is_wysiwyg = "true";
defparam \inp_count[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N22
cycloneive_lcell_comb \inp_count[6]~48 (
// Equation(s):
// \inp_count[6]~48_combout  = (\inp_count[6]~reg0_q  & (\inp_count[5]~47  $ (GND))) # (!\inp_count[6]~reg0_q  & (!\inp_count[5]~47  & VCC))
// \inp_count[6]~49  = CARRY((\inp_count[6]~reg0_q  & !\inp_count[5]~47 ))

	.dataa(\inp_count[6]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inp_count[5]~47 ),
	.combout(\inp_count[6]~48_combout ),
	.cout(\inp_count[6]~49 ));
// synopsys translate_off
defparam \inp_count[6]~48 .lut_mask = 16'hA50A;
defparam \inp_count[6]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y10_N23
dffeas \inp_count[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inp_count[6]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inp_count[9]~56_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inp_count[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inp_count[6]~reg0 .is_wysiwyg = "true";
defparam \inp_count[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N24
cycloneive_lcell_comb \inp_count[7]~50 (
// Equation(s):
// \inp_count[7]~50_combout  = (\inp_count[7]~reg0_q  & (!\inp_count[6]~49 )) # (!\inp_count[7]~reg0_q  & ((\inp_count[6]~49 ) # (GND)))
// \inp_count[7]~51  = CARRY((!\inp_count[6]~49 ) # (!\inp_count[7]~reg0_q ))

	.dataa(gnd),
	.datab(\inp_count[7]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inp_count[6]~49 ),
	.combout(\inp_count[7]~50_combout ),
	.cout(\inp_count[7]~51 ));
// synopsys translate_off
defparam \inp_count[7]~50 .lut_mask = 16'h3C3F;
defparam \inp_count[7]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y10_N25
dffeas \inp_count[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inp_count[7]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inp_count[9]~56_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inp_count[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inp_count[7]~reg0 .is_wysiwyg = "true";
defparam \inp_count[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N26
cycloneive_lcell_comb \inp_count[8]~52 (
// Equation(s):
// \inp_count[8]~52_combout  = (\inp_count[8]~reg0_q  & (\inp_count[7]~51  $ (GND))) # (!\inp_count[8]~reg0_q  & (!\inp_count[7]~51  & VCC))
// \inp_count[8]~53  = CARRY((\inp_count[8]~reg0_q  & !\inp_count[7]~51 ))

	.dataa(\inp_count[8]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inp_count[7]~51 ),
	.combout(\inp_count[8]~52_combout ),
	.cout(\inp_count[8]~53 ));
// synopsys translate_off
defparam \inp_count[8]~52 .lut_mask = 16'hA50A;
defparam \inp_count[8]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y10_N27
dffeas \inp_count[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inp_count[8]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inp_count[9]~56_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inp_count[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inp_count[8]~reg0 .is_wysiwyg = "true";
defparam \inp_count[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N28
cycloneive_lcell_comb \inp_count[9]~54 (
// Equation(s):
// \inp_count[9]~54_combout  = \inp_count[8]~53  $ (\inp_count[9]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inp_count[9]~reg0_q ),
	.cin(\inp_count[8]~53 ),
	.combout(\inp_count[9]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inp_count[9]~54 .lut_mask = 16'h0FF0;
defparam \inp_count[9]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y10_N29
dffeas \inp_count[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inp_count[9]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inp_count[9]~56_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inp_count[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inp_count[9]~reg0 .is_wysiwyg = "true";
defparam \inp_count[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N30
cycloneive_lcell_comb \inp_count[9]~19 (
// Equation(s):
// \inp_count[9]~19_combout  = ((\inp_count[7]~reg0_q ) # (!\inp_count[8]~reg0_q )) # (!\inp_count[9]~reg0_q )

	.dataa(gnd),
	.datab(\inp_count[9]~reg0_q ),
	.datac(\inp_count[8]~reg0_q ),
	.datad(\inp_count[7]~reg0_q ),
	.cin(gnd),
	.combout(\inp_count[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inp_count[9]~19 .lut_mask = 16'hFF3F;
defparam \inp_count[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N4
cycloneive_lcell_comb \inp_count[9]~16 (
// Equation(s):
// \inp_count[9]~16_combout  = (\inp_count[9]~19_combout ) # ((\inp_count[4]~reg0_q ) # ((\inp_count[6]~reg0_q ) # (\inp_count[5]~reg0_q )))

	.dataa(\inp_count[9]~19_combout ),
	.datab(\inp_count[4]~reg0_q ),
	.datac(\inp_count[6]~reg0_q ),
	.datad(\inp_count[5]~reg0_q ),
	.cin(gnd),
	.combout(\inp_count[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inp_count[9]~16 .lut_mask = 16'hFFFE;
defparam \inp_count[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N6
cycloneive_lcell_comb \inp_count[9]~13 (
// Equation(s):
// \inp_count[9]~13_combout  = ((\inp_count[9]~16_combout ) # ((!\inp_count[3]~reg0_q ) # (!\inp_count[2]~reg0_q ))) # (!\inp_count[1]~reg0_q )

	.dataa(\inp_count[1]~reg0_q ),
	.datab(\inp_count[9]~16_combout ),
	.datac(\inp_count[2]~reg0_q ),
	.datad(\inp_count[3]~reg0_q ),
	.cin(gnd),
	.combout(\inp_count[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inp_count[9]~13 .lut_mask = 16'hDFFF;
defparam \inp_count[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N1
cycloneive_io_ibuf \inp_rdy~input (
	.i(inp_rdy),
	.ibar(gnd),
	.o(\inp_rdy~input_o ));
// synopsys translate_off
defparam \inp_rdy~input .bus_hold = "false";
defparam \inp_rdy~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N8
cycloneive_lcell_comb \inp_count[9]~56 (
// Equation(s):
// \inp_count[9]~56_combout  = (\reset~input_o ) # (((!\inp_count[9]~13_combout  & \inp_count[0]~reg0_q )) # (!\inp_rdy~input_o ))

	.dataa(\inp_count[9]~13_combout ),
	.datab(\reset~input_o ),
	.datac(\inp_rdy~input_o ),
	.datad(\inp_count[0]~reg0_q ),
	.cin(gnd),
	.combout(\inp_count[9]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inp_count[9]~56 .lut_mask = 16'hDFCF;
defparam \inp_count[9]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y10_N11
dffeas \inp_count[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inp_count[0]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inp_count[9]~56_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inp_count[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inp_count[0]~reg0 .is_wysiwyg = "true";
defparam \inp_count[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N13
dffeas \neuron0_weights|altsyncram_component|auto_generated|rden_a_store (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inp_rdy~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\neuron0_weights|altsyncram_component|auto_generated|rden_a_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \neuron0_weights|altsyncram_component|auto_generated|rden_a_store .is_wysiwyg = "true";
defparam \neuron0_weights|altsyncram_component|auto_generated|rden_a_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
cycloneive_lcell_comb \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0 (
// Equation(s):
// \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0_combout  = (\inp_rdy~input_o ) # (\neuron0_weights|altsyncram_component|auto_generated|rden_a_store~q )

	.dataa(gnd),
	.datab(\inp_rdy~input_o ),
	.datac(\neuron0_weights|altsyncram_component|auto_generated|rden_a_store~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.cout());
// synopsys translate_off
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0 .lut_mask = 16'hFCFC;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(\inp_rdy~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\inp_count[9]~reg0_q ,\inp_count[8]~reg0_q ,\inp_count[7]~reg0_q ,\inp_count[6]~reg0_q ,\inp_count[5]~reg0_q ,\inp_count[4]~reg0_q ,\inp_count[3]~reg0_q ,\inp_count[2]~reg0_q ,\inp_count[1]~reg0_q ,\inp_count[0]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\neuron0_weights|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./weight_memories/weights_0.mif";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "weight_mem0:neuron0_weights|altsyncram:altsyncram_component|altsyncram_5ub1:auto_generated|ALTSYNCRAM";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 784;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180BF801FF7F7FFF9FF7FBF7F90080411F9FB8080BF7FD7FBFDFB04FE80800FD82001FC017FFFDF4FBFF3DBEDFBFAFDFFBFCFCFCFF00080809F8FB81BF7F7FC00C07FC02FEFDFDFEFF3F85CEDFEE75BADDB6BF91D1F5FDBEA02FC7F3F806047EC1006007CBC9CAE5727B3DEFE84C602500F;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hD3DDEBEE787E7F703FE40A09027FFEFFDFB7DBBBC0DF7100DFB140E48A452F1586E1D03FF7B9DDFD00FF9F703023EBF7FBFCFCBD6F17840C070E0B4CC29188903E2807043F9D2FFFF3F201000180BECF680415EEE372F93FC04FF83A472B8F418080E08839EBFF0040401007EBF9F1FB05007EAEB78007EFFFFF86065361704E270E09C5DFDF500016060480BF3FBFD89C31FCF78000DECEFF37AC312913C52341F8C043F1F701415FFFD807F1F9090C807F7FFFEC0BF2E9E4AD3C20B9607E3B100A043FBF3FE00807057FBE1FF0A0A41C1E0901037F2D85A2C7D01019C861C178E48412FBFEFF5FB027D7DE181B8B4423405813F1C4C6D3A83B90B8F890481F;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h0E4AC09F67FBF20703FDFF6482C0A83223F97D79787B0CAAFFF30A1147A3E26854A013FC7E7FA00FD7E418542C09C4403EE7B7B157A6D376C201888C74352B0E873F0F780C0806FE7F0125F310D811CBF8FEB896D98D8F4E14098902C19201140DF3FB8080404007C7F063351103E1307FCBB564A1DE7E6110002FE3F30488FEFE9FE7EC09FFFCFDBB2432A908782B067C3E17BB8EAFE9DD01FB7CE0202827D3DE0182005FD0179BA638338C424250B90C99F8EC820260103F900FF2F5F8FFDF1FD80FF5FEFB7CB9A283006BF6221B1288A2EF90487808F6873FBE6F2FBBDFF7FCFFBF9FEFBFABA00B2C8A81417078D4906D1D8A800170104437F0F5FC3D3E70;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h181C0DF9FE79FA3E2138981E09160F07E0E070643E0307037FDD6FB82BEDEA00807FE00FCFABB1CBFC0E07A18109085E1F0188C57F5FC03BC7F0FEFE3EBFBFFFEFF602037DBD5DFEC0080E01088FC7C27128FC4A000A093FE0C00FE7DBF8FC81FF004FF007DFE3F57AFD5DEF3FF017FF067F419FA0800C1001F9FB7D7FFFEFEBEE0301027F5F4F979BBBE5EAF7BFE01FF0200E00FC7CBF602F87DBF7FAFD017FC06FE017F5FB0380803F5F97B7D5F8F7FDBE3F4FA80FF400FD003F401FD01C00030200C11F9FE7DFF40501017FE0C0500C0009000040E01037F40407FC023EE01FDFF7F9F9037F3FFFC017F00207FF810020701023F20802FF005FE047F81007;
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(\inp_rdy~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\inp_count[9]~reg0_q ,\inp_count[8]~reg0_q ,\inp_count[7]~reg0_q ,\inp_count[6]~reg0_q ,\inp_count[5]~reg0_q ,\inp_count[4]~reg0_q ,\inp_count[3]~reg0_q ,\inp_count[2]~reg0_q ,\inp_count[1]~reg0_q ,\inp_count[0]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\neuron0_weights|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./weight_memories/weights_0.mif";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "weight_mem0:neuron0_weights|altsyncram:altsyncram_component|altsyncram_5ub1:auto_generated|ALTSYNCRAM";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 9;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 784;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 9;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0001FF807F9FDFFFFBFFFCFEFF8060301FF3FA0300FFBF9FEFFFF401FD00807FE0100FF807FFFEFFBFBFCFE7F7FDFCFE7F7FFFCFF7F8020300FFBFA02FE7F3F80301FF407FEFFFFBF9FDFEFFFFFFFFE7F3F9FCFEFF3F9FDFE00BF9FDFF00805FE0080007FCFFFF7F9FEFE7F3F8030100805;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'hFDFEFFFFFFFFF7F807FF0100401FCFEFF3FBFEFF7F3FDFC00FF402000000406010080405FFFF7FBF801FEFF40601FEFF7FFFFFFFFBFFFE0180404000080004000000C0203FF7F7FBFFFE8000401007FBF80001FF3F9FCFE7F807FC0180C0002010080601017F3F8030080407FFFE7F3FE03017FFFDFC01FFBFFFE0100004010180C060200FFFFC030080C0601FFFFBFE00007FFFA0300FFBFDFCFE00C0603008000200017FBFA0100FF7FC03FFFF00000017FFFFFF007F7FDFCFE7F4000101804000100FF3F9FC0180C03FEFEFF806020180C020301FF3F9FDFEFF8040000800000101007FDFCFF7F005FFFE80C06020180C0401FF7F7FBFCFF7F80602000000;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h2020180FF9FFFF00407FDFE80802010180BFFFCFF7F3FDFEFE7F4000301008060101003FBFDFE807F9FF00808040300803FDFEFEFFFFFFDFE0040400018080201007FBFE0000807FBFF00000040101FF7F9FEFF7F3FFFCFF004000301800000200FF3F8020080001FDFE00C02010080001FFFF7FFF9FDFE80C0000FEFF80003FFFFBF9FC01FF3FBFCFE00C06010080405FCFE7F3FFFCFF7F803FDFE8000601FEFF00003007F405FEFF800060101800000000FFBF8010000C03FE007FFFFFFFFFFFFC01FEFF3FBFEFF8000201FE80C000200003FA0201807FC01FEFFFFBFEFE7FBFFFFFE7F3FBFEFE80C0400010000202000040001018000602007FBFFFCFEFF0;
defparam \neuron0_weights|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h0201007FFFDFDFF7F406010100C0201008040200000040601FE7F7FA00FEFF80401FF803FBFDFE7FFFC020080802000100C0400017FBFE02FE7F3FFFDFFFF7FFFDFF80C07FFFFFF3FA000100C0600018080603010040001FE80403FCFFFFFFA01FE803FA00FF7F3F9FEFFFF3FBFF017F007FF017F8040200807FDFEFEFF3FDFCFE80C0002FE7F3FBFCFF7F7F9FFFE00BFE0200003F9FDFF007FDFCFF7F7FE00FE80FFE00FE7FC060000FFBFFFCFE7F7FFFEFEFF3F800FE00BFA01FE803FA030180C0403017F7FBFFFE0000200FF80002000080C04000000805FF0080BFA00FF00BF9FEFE7F003FDFEFF401FC01007FC02018000400FE80801FD01FF803FF0180;
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(\inp_rdy~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\inp_count[9]~reg0_q ,\inp_count[8]~reg0_q ,\inp_count[7]~reg0_q ,\inp_count[6]~reg0_q ,\inp_count[5]~reg0_q ,\inp_count[4]~reg0_q ,\inp_count[3]~reg0_q ,\inp_count[2]~reg0_q ,\inp_count[1]~reg0_q ,\inp_count[0]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\neuron1_weights|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./weight_memories/weights_1.mif";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "weight_mem1:neuron1_weights|altsyncram:altsyncram_component|altsyncram_6ub1:auto_generated|ALTSYNCRAM";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 9;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 784;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 9;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF8080200FF7F7FDFF000040000007FFFDFE0000400000100405FFFFFFBFE00FF7FFFFFE00003FDFEFEFEBF3FCFF7F7FE00FF0040001008000201017FC000000003FBFFFDFF3EDF1F77BBDDEFF57A3E7F7FBFEBFDFE00807FFFFFF7F803FFFF7F7FFFD00FFBF7EAF7FB3D9F0F67;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hCBE9F2FC80403FBFE8040000FF0040400FD7EBF1FC020141A04007D3F200FC7E003FF030402401FF80BFFFFFFFFFFE01FDFE00008058482000007EBD3E3F67E406030505C3805007FBFBFFFF7F80402FDFEC0C0D060480E020280BEBF7FC034020A068441E0601003FBFF010000403FE7F0000808050220BFF003FC03048240A07FFFF3E3FAFFFFBFC00000000201FEFF7FE06058180008FFFF015F9FDFE801F9FBFB3D7F8FFFF801FFFF80BFFFEFEFEFFBFFFCFEFE3E5F98341801FB7DFFDF6F4F8FDDFE008080200FE807FBFBFCFEBEFF2F8FA3B7E8FF8783603FA007EFF1F5FA3EA00FF7F80400FF7FFFDFCFD7DBEBEFF377FADF7FE8A033F9FB7E7EDF0F9;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h7C7F3FEFF008000000003FBFDFE7EBE7EFF2787CA08048B03607FAF93DFFAFAFE3F80100007FDFF017FFFBFCFD7E7EBF1F3F8BE80C0C0842C01EEF67DFFBFB7E7FC0100004020100807FBFBFD7E7F1F3F7FC41A080D09C29F9EDF6BEBFEFDFF3FC01017F80001FF7FBFBFDFD7EFF3F6F97F80C060F0DC23FCF2FABF1F9FEFF7F401FF003FDFE00803FFF8FBFCFE9F1F9FF7FA0E160B029FAFBFD7E7F2FAFD3F9FCFF80801FE00FFFF3F1F7FB7DDEAF8FCC0611160801C0000FEFE5F4F9FCBEFFDFFFF803FE01007F5EEF3FA7D9EDF87EBFE080D03403FCFEFD7DBF0FAFD3EFFBFFFFFFC01017FFEBEBF4FCFE7F6FCFE805F6FF7F7FFF9F9FC3D3EBFA7D3F5FDF;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hF003FFFFFF7FBEFF0FD7F7FE04FDFCFE5F0F57E7E9F9F97C7DBEBFA7CFF5FD00803FE0001007F9FD0181C0A05FD7EFDDF1F87D7EDF3FC7CBDBEEFB7F7FBFEFF0000201FF7F7F7FE03830200601FFBEDFC0480803F7F97D7E3F2FD80C07FF00FFFFE02007FBFBF7FF8040C06037FBF8040481C11FCFAFDFF5FEFF0080402FFFFFFFFF00007FFFEFEFF3F9F9FD7E7F805027F3FDFBFA7E7F7FEFF7FC0000017FFFC000000405FFFF007FC000100404070500C0BFEFEFFC0000FF803FFFFFF7FBFA00FF003FFFE00FFBFDFE00007FE000000801FFFF7F8040100FFC0201FF8040200007FFFC0200803FDFF00FF803FF017FBFFFEFF007FC0100FFC05FE00007FBFE;
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneive_ram_block \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(\inp_rdy~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\neuron0_weights|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\inp_count[9]~reg0_q ,\inp_count[8]~reg0_q ,\inp_count[7]~reg0_q ,\inp_count[6]~reg0_q ,\inp_count[5]~reg0_q ,\inp_count[4]~reg0_q ,\inp_count[3]~reg0_q ,\inp_count[2]~reg0_q ,\inp_count[1]~reg0_q ,\inp_count[0]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\neuron1_weights|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./weight_memories/weights_1.mif";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "weight_mem1:neuron1_weights|altsyncram:altsyncram_component|altsyncram_6ub1:auto_generated|ALTSYNCRAM";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 10;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 9;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 1023;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 784;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 10;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 9;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E1F0F80000000F87C3E1F0000000000007C3E1F00000000000000001F0F87C3E000F87C3E1F000003E1F0F87C3E1F0F87C3E000F80000000000000000007C0000000003E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F000003E1F0F87C001F0F87C3E1F0007C3E1F0F87C3E1F0F8;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h7C3E1F0F800001F0F80000000F80000000F87C3E1F0000000000007C3E000F87C001F0000000000F8003E1F0F87C3E000F87C00000000000000007C3E1F0F87C00000000000000007C3E1F0F87C00000F87C0000000000000000003E1F0F8000000000000000000003E1F0000000000F87C00000000000000F8003E000000000000F87C3E1F0F87C3E000000000000F87C3E000000000000F87C001F0F87C001F0F87C3E1F0F87C001F0F8003E1F0F87C3E1F0F87C3E1F0F80000000F87C3E1F0F87C3E1F0000000000F8003E1F0F87C3E1F0F87C3E1F0F80000000F8003E1F0F87C3E000F87C00000F87C3E1F0F87C3E1F0F87C3E1F0F800001F0F87C3E1F0F;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h87C3E1F0F8000000000003E1F0F87C3E1F0F87C3E000000000000F87C3E1F0F87C3E00000003E1F0007C3E1F0F87C3E1F0F87C3E000000000000F87C3E1F0F87C3E00000000000000003E1F0F87C3E1F0F87C000000000001F0F87C3E1F0F87C3E000007C00000F87C3E1F0F87C3E1F0F87C000000000001F0F87C3E1F0F87C3E000F8003E1F000003E1F0F87C3E1F0F87C3E0000000001F0F87C3E1F0F87C3E1F0F800001F0007C3E1F0F87C3E1F0F87C00000000000000007C3E1F0F87C3E1F0F87C001F000003E1F0F87C3E1F0F87C3E0000000001F0F87C3E1F0F87C3E1F0F87C3E000007C3E1F0F87C3E1F0F87C001F0F87C3E1F0F87C3E1F0F87C3E1F0;
defparam \neuron1_weights|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'hF8003E1F0F87C3E1F0F87C3E000F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F000003E00000003E1F0000000000F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F80000000F87C3E1F0000000000007C3E1F00000001F0F87C3E1F0F800001F0007C3E000007C3E1F0F80000000007C3E0000000001F0F87C3E1F0F80000000F87C3E1F000003E1F0F87C3E1F0F87C3E000007C3E1F0F87C3E1F0F87C00000007C3E0000000001F0F8003E0000000000000000001F0F87C00000F8003E1F0F87C3E000F8003E1F0007C3E1F000003E0000000001F0F87C00000007C00000F80000000007C3E00000003E1F0007C001F0007C3E1F0F8003E000007C001F000003E1F;
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
cycloneive_lcell_comb \n0|count[0]~10 (
// Equation(s):
// \n0|count[0]~10_combout  = (\inp_rdy~input_o  & (\n0|count [0] $ (VCC))) # (!\inp_rdy~input_o  & (\n0|count [0] & VCC))
// \n0|count[0]~11  = CARRY((\inp_rdy~input_o  & \n0|count [0]))

	.dataa(\inp_rdy~input_o ),
	.datab(\n0|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\n0|count[0]~10_combout ),
	.cout(\n0|count[0]~11 ));
// synopsys translate_off
defparam \n0|count[0]~10 .lut_mask = 16'h6688;
defparam \n0|count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N3
dffeas \n0|count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|count[0]~10_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\n0|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|count[0] .is_wysiwyg = "true";
defparam \n0|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N4
cycloneive_lcell_comb \n0|count[1]~12 (
// Equation(s):
// \n0|count[1]~12_combout  = (\n0|count [1] & (!\n0|count[0]~11 )) # (!\n0|count [1] & ((\n0|count[0]~11 ) # (GND)))
// \n0|count[1]~13  = CARRY((!\n0|count[0]~11 ) # (!\n0|count [1]))

	.dataa(gnd),
	.datab(\n0|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|count[0]~11 ),
	.combout(\n0|count[1]~12_combout ),
	.cout(\n0|count[1]~13 ));
// synopsys translate_off
defparam \n0|count[1]~12 .lut_mask = 16'h3C3F;
defparam \n0|count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N5
dffeas \n0|count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|count[1]~12_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\n0|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|count[1] .is_wysiwyg = "true";
defparam \n0|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N6
cycloneive_lcell_comb \n0|count[2]~14 (
// Equation(s):
// \n0|count[2]~14_combout  = (\n0|count [2] & (\n0|count[1]~13  $ (GND))) # (!\n0|count [2] & (!\n0|count[1]~13  & VCC))
// \n0|count[2]~15  = CARRY((\n0|count [2] & !\n0|count[1]~13 ))

	.dataa(\n0|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|count[1]~13 ),
	.combout(\n0|count[2]~14_combout ),
	.cout(\n0|count[2]~15 ));
// synopsys translate_off
defparam \n0|count[2]~14 .lut_mask = 16'hA50A;
defparam \n0|count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N7
dffeas \n0|count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|count[2]~14_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\n0|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|count[2] .is_wysiwyg = "true";
defparam \n0|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
cycloneive_lcell_comb \n0|count[3]~16 (
// Equation(s):
// \n0|count[3]~16_combout  = (\n0|count [3] & (!\n0|count[2]~15 )) # (!\n0|count [3] & ((\n0|count[2]~15 ) # (GND)))
// \n0|count[3]~17  = CARRY((!\n0|count[2]~15 ) # (!\n0|count [3]))

	.dataa(gnd),
	.datab(\n0|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|count[2]~15 ),
	.combout(\n0|count[3]~16_combout ),
	.cout(\n0|count[3]~17 ));
// synopsys translate_off
defparam \n0|count[3]~16 .lut_mask = 16'h3C3F;
defparam \n0|count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N9
dffeas \n0|count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|count[3]~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\n0|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|count[3] .is_wysiwyg = "true";
defparam \n0|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N10
cycloneive_lcell_comb \n0|count[4]~18 (
// Equation(s):
// \n0|count[4]~18_combout  = (\n0|count [4] & (\n0|count[3]~17  $ (GND))) # (!\n0|count [4] & (!\n0|count[3]~17  & VCC))
// \n0|count[4]~19  = CARRY((\n0|count [4] & !\n0|count[3]~17 ))

	.dataa(\n0|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|count[3]~17 ),
	.combout(\n0|count[4]~18_combout ),
	.cout(\n0|count[4]~19 ));
// synopsys translate_off
defparam \n0|count[4]~18 .lut_mask = 16'hA50A;
defparam \n0|count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N11
dffeas \n0|count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|count[4]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\n0|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|count[4] .is_wysiwyg = "true";
defparam \n0|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
cycloneive_lcell_comb \n0|count[5]~20 (
// Equation(s):
// \n0|count[5]~20_combout  = (\n0|count [5] & (!\n0|count[4]~19 )) # (!\n0|count [5] & ((\n0|count[4]~19 ) # (GND)))
// \n0|count[5]~21  = CARRY((!\n0|count[4]~19 ) # (!\n0|count [5]))

	.dataa(\n0|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|count[4]~19 ),
	.combout(\n0|count[5]~20_combout ),
	.cout(\n0|count[5]~21 ));
// synopsys translate_off
defparam \n0|count[5]~20 .lut_mask = 16'h5A5F;
defparam \n0|count[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N13
dffeas \n0|count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|count[5]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\n0|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|count[5] .is_wysiwyg = "true";
defparam \n0|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
cycloneive_lcell_comb \n0|count[6]~22 (
// Equation(s):
// \n0|count[6]~22_combout  = (\n0|count [6] & (\n0|count[5]~21  $ (GND))) # (!\n0|count [6] & (!\n0|count[5]~21  & VCC))
// \n0|count[6]~23  = CARRY((\n0|count [6] & !\n0|count[5]~21 ))

	.dataa(gnd),
	.datab(\n0|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|count[5]~21 ),
	.combout(\n0|count[6]~22_combout ),
	.cout(\n0|count[6]~23 ));
// synopsys translate_off
defparam \n0|count[6]~22 .lut_mask = 16'hC30C;
defparam \n0|count[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N15
dffeas \n0|count[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|count[6]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\n0|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|count[6] .is_wysiwyg = "true";
defparam \n0|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
cycloneive_lcell_comb \n0|count[7]~24 (
// Equation(s):
// \n0|count[7]~24_combout  = (\n0|count [7] & (!\n0|count[6]~23 )) # (!\n0|count [7] & ((\n0|count[6]~23 ) # (GND)))
// \n0|count[7]~25  = CARRY((!\n0|count[6]~23 ) # (!\n0|count [7]))

	.dataa(gnd),
	.datab(\n0|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|count[6]~23 ),
	.combout(\n0|count[7]~24_combout ),
	.cout(\n0|count[7]~25 ));
// synopsys translate_off
defparam \n0|count[7]~24 .lut_mask = 16'h3C3F;
defparam \n0|count[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N17
dffeas \n0|count[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|count[7]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\n0|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|count[7] .is_wysiwyg = "true";
defparam \n0|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N18
cycloneive_lcell_comb \n0|count[8]~26 (
// Equation(s):
// \n0|count[8]~26_combout  = (\n0|count [8] & (\n0|count[7]~25  $ (GND))) # (!\n0|count [8] & (!\n0|count[7]~25  & VCC))
// \n0|count[8]~27  = CARRY((\n0|count [8] & !\n0|count[7]~25 ))

	.dataa(gnd),
	.datab(\n0|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|count[7]~25 ),
	.combout(\n0|count[8]~26_combout ),
	.cout(\n0|count[8]~27 ));
// synopsys translate_off
defparam \n0|count[8]~26 .lut_mask = 16'hC30C;
defparam \n0|count[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N19
dffeas \n0|count[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|count[8]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\n0|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|count[8] .is_wysiwyg = "true";
defparam \n0|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N20
cycloneive_lcell_comb \n0|count[9]~28 (
// Equation(s):
// \n0|count[9]~28_combout  = \n0|count[8]~27  $ (\n0|count [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\n0|count [9]),
	.cin(\n0|count[8]~27 ),
	.combout(\n0|count[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \n0|count[9]~28 .lut_mask = 16'h0FF0;
defparam \n0|count[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N21
dffeas \n0|count[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|count[9]~28_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\n0|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|count[9] .is_wysiwyg = "true";
defparam \n0|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
cycloneive_lcell_comb \n0|Equal0~0 (
// Equation(s):
// \n0|Equal0~0_combout  = (\n0|count [2] & (\n0|count [3] & (\n0|count [1] & \n0|count [0])))

	.dataa(\n0|count [2]),
	.datab(\n0|count [3]),
	.datac(\n0|count [1]),
	.datad(\n0|count [0]),
	.cin(gnd),
	.combout(\n0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \n0|Equal0~0 .lut_mask = 16'h8000;
defparam \n0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N28
cycloneive_lcell_comb \n0|Equal0~1 (
// Equation(s):
// \n0|Equal0~1_combout  = (!\n0|count [5] & (!\n0|count [7] & (!\n0|count [6] & !\n0|count [4])))

	.dataa(\n0|count [5]),
	.datab(\n0|count [7]),
	.datac(\n0|count [6]),
	.datad(\n0|count [4]),
	.cin(gnd),
	.combout(\n0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \n0|Equal0~1 .lut_mask = 16'h0001;
defparam \n0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N26
cycloneive_lcell_comb \n0|Equal0~2 (
// Equation(s):
// \n0|Equal0~2_combout  = (\n0|count [9] & (\n0|count [8] & (\n0|Equal0~0_combout  & \n0|Equal0~1_combout )))

	.dataa(\n0|count [9]),
	.datab(\n0|count [8]),
	.datac(\n0|Equal0~0_combout ),
	.datad(\n0|Equal0~1_combout ),
	.cin(gnd),
	.combout(\n0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \n0|Equal0~2 .lut_mask = 16'h8000;
defparam \n0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
cycloneive_lcell_comb \n0|out_ready~2 (
// Equation(s):
// \n0|out_ready~2_combout  = (!\reset~input_o  & (\n0|Equal0~2_combout  & \inp_rdy~input_o ))

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(\n0|Equal0~2_combout ),
	.datad(\inp_rdy~input_o ),
	.cin(gnd),
	.combout(\n0|out_ready~2_combout ),
	.cout());
// synopsys translate_off
defparam \n0|out_ready~2 .lut_mask = 16'h3000;
defparam \n0|out_ready~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N24
cycloneive_lcell_comb \n0|out_ready~feeder (
// Equation(s):
// \n0|out_ready~feeder_combout  = \n0|out_ready~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\n0|out_ready~2_combout ),
	.cin(gnd),
	.combout(\n0|out_ready~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \n0|out_ready~feeder .lut_mask = 16'hFF00;
defparam \n0|out_ready~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N25
dffeas \n0|out_ready (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|out_ready~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|out_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \n0|out_ready .is_wysiwyg = "true";
defparam \n0|out_ready .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N31
dffeas \n0|sig_mem|altsyncram_component|auto_generated|rden_a_store (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\n0|out_ready~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|sig_mem|altsyncram_component|auto_generated|rden_a_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \n0|sig_mem|altsyncram_component|auto_generated|rden_a_store .is_wysiwyg = "true";
defparam \n0|sig_mem|altsyncram_component|auto_generated|rden_a_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N30
cycloneive_lcell_comb \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0 (
// Equation(s):
// \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout  = (\n0|sig_mem|altsyncram_component|auto_generated|rden_a_store~q ) # (\n0|out_ready~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\n0|sig_mem|altsyncram_component|auto_generated|rden_a_store~q ),
	.datad(\n0|out_ready~q ),
	.cin(gnd),
	.combout(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.cout());
// synopsys translate_off
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0 .lut_mask = 16'hFFF0;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N22
cycloneive_io_ibuf \inp_data[0]~input (
	.i(inp_data[0]),
	.ibar(gnd),
	.o(\inp_data[0]~input_o ));
// synopsys translate_off
defparam \inp_data[0]~input .bus_hold = "false";
defparam \inp_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N8
cycloneive_io_ibuf \inp_data[1]~input (
	.i(inp_data[1]),
	.ibar(gnd),
	.o(\inp_data[1]~input_o ));
// synopsys translate_off
defparam \inp_data[1]~input .bus_hold = "false";
defparam \inp_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N15
cycloneive_io_ibuf \inp_data[2]~input (
	.i(inp_data[2]),
	.ibar(gnd),
	.o(\inp_data[2]~input_o ));
// synopsys translate_off
defparam \inp_data[2]~input .bus_hold = "false";
defparam \inp_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N22
cycloneive_io_ibuf \inp_data[3]~input (
	.i(inp_data[3]),
	.ibar(gnd),
	.o(\inp_data[3]~input_o ));
// synopsys translate_off
defparam \inp_data[3]~input .bus_hold = "false";
defparam \inp_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \inp_data[4]~input (
	.i(inp_data[4]),
	.ibar(gnd),
	.o(\inp_data[4]~input_o ));
// synopsys translate_off
defparam \inp_data[4]~input .bus_hold = "false";
defparam \inp_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N1
cycloneive_io_ibuf \inp_data[5]~input (
	.i(inp_data[5]),
	.ibar(gnd),
	.o(\inp_data[5]~input_o ));
// synopsys translate_off
defparam \inp_data[5]~input .bus_hold = "false";
defparam \inp_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N1
cycloneive_io_ibuf \inp_data[6]~input (
	.i(inp_data[6]),
	.ibar(gnd),
	.o(\inp_data[6]~input_o ));
// synopsys translate_off
defparam \inp_data[6]~input .bus_hold = "false";
defparam \inp_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N22
cycloneive_io_ibuf \inp_data[7]~input (
	.i(inp_data[7]),
	.ibar(gnd),
	.o(\inp_data[7]~input_o ));
// synopsys translate_off
defparam \inp_data[7]~input .bus_hold = "false";
defparam \inp_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N15
cycloneive_io_ibuf \inp_data[8]~input (
	.i(inp_data[8]),
	.ibar(gnd),
	.o(\inp_data[8]~input_o ));
// synopsys translate_off
defparam \inp_data[8]~input .bus_hold = "false";
defparam \inp_data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N8
cycloneive_io_ibuf \inp_data[9]~input (
	.i(inp_data[9]),
	.ibar(gnd),
	.o(\inp_data[9]~input_o ));
// synopsys translate_off
defparam \inp_data[9]~input .bus_hold = "false";
defparam \inp_data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N15
cycloneive_io_ibuf \inp_data[10]~input (
	.i(inp_data[10]),
	.ibar(gnd),
	.o(\inp_data[10]~input_o ));
// synopsys translate_off
defparam \inp_data[10]~input .bus_hold = "false";
defparam \inp_data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N8
cycloneive_io_ibuf \inp_data[11]~input (
	.i(inp_data[11]),
	.ibar(gnd),
	.o(\inp_data[11]~input_o ));
// synopsys translate_off
defparam \inp_data[11]~input .bus_hold = "false";
defparam \inp_data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \inp_data[12]~input (
	.i(inp_data[12]),
	.ibar(gnd),
	.o(\inp_data[12]~input_o ));
// synopsys translate_off
defparam \inp_data[12]~input .bus_hold = "false";
defparam \inp_data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N15
cycloneive_io_ibuf \inp_data[13]~input (
	.i(inp_data[13]),
	.ibar(gnd),
	.o(\inp_data[13]~input_o ));
// synopsys translate_off
defparam \inp_data[13]~input .bus_hold = "false";
defparam \inp_data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N22
cycloneive_io_ibuf \inp_data[14]~input (
	.i(inp_data[14]),
	.ibar(gnd),
	.o(\inp_data[14]~input_o ));
// synopsys translate_off
defparam \inp_data[14]~input .bus_hold = "false";
defparam \inp_data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cycloneive_io_ibuf \inp_data[15]~input (
	.i(inp_data[15]),
	.ibar(gnd),
	.o(\inp_data[15]~input_o ));
// synopsys translate_off
defparam \inp_data[15]~input .bus_hold = "false";
defparam \inp_data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DSPMULT_X22_Y15_N0
cycloneive_mac_mult \n0|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\neuron0_weights|altsyncram_component|auto_generated|q_a [15],\neuron0_weights|altsyncram_component|auto_generated|q_a [14],\neuron0_weights|altsyncram_component|auto_generated|q_a [13],\neuron0_weights|altsyncram_component|auto_generated|q_a [12],
\neuron0_weights|altsyncram_component|auto_generated|q_a [11],\neuron0_weights|altsyncram_component|auto_generated|q_a [10],\neuron0_weights|altsyncram_component|auto_generated|q_a [9],\neuron0_weights|altsyncram_component|auto_generated|q_a [8],
\neuron0_weights|altsyncram_component|auto_generated|q_a [7],\neuron0_weights|altsyncram_component|auto_generated|q_a [6],\neuron0_weights|altsyncram_component|auto_generated|q_a [5],\neuron0_weights|altsyncram_component|auto_generated|q_a [4],
\neuron0_weights|altsyncram_component|auto_generated|q_a [3],\neuron0_weights|altsyncram_component|auto_generated|q_a [2],\neuron0_weights|altsyncram_component|auto_generated|q_a [1],\neuron0_weights|altsyncram_component|auto_generated|q_a [0],gnd,gnd}),
	.datab({\inp_data[15]~input_o ,\inp_data[14]~input_o ,\inp_data[13]~input_o ,\inp_data[12]~input_o ,\inp_data[11]~input_o ,\inp_data[10]~input_o ,\inp_data[9]~input_o ,\inp_data[8]~input_o ,\inp_data[7]~input_o ,\inp_data[6]~input_o ,\inp_data[5]~input_o ,
\inp_data[4]~input_o ,\inp_data[3]~input_o ,\inp_data[2]~input_o ,\inp_data[1]~input_o ,\inp_data[0]~input_o ,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\n0|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \n0|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \n0|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \n0|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \n0|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \n0|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \n0|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X22_Y15_N2
cycloneive_mac_out \n0|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\n0|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT28 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT27 ,
\n0|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT22 ,
\n0|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT17 ,
\n0|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\n0|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT7 ,
\n0|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\n0|Mult0|auto_generated|mac_mult1~DATAOUT2 ,
\n0|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\n0|Mult0|auto_generated|mac_mult1~dataout ,\n0|Mult0|auto_generated|mac_mult1~3 ,\n0|Mult0|auto_generated|mac_mult1~2 ,\n0|Mult0|auto_generated|mac_mult1~1 ,\n0|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\n0|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \n0|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \n0|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \n0|acc[0]~32 (
// Equation(s):
// \n0|acc[0]~32_combout  = (\n0|Mult0|auto_generated|mac_out2~dataout  & (\n0|acc [0] $ (VCC))) # (!\n0|Mult0|auto_generated|mac_out2~dataout  & (\n0|acc [0] & VCC))
// \n0|acc[0]~33  = CARRY((\n0|Mult0|auto_generated|mac_out2~dataout  & \n0|acc [0]))

	.dataa(\n0|Mult0|auto_generated|mac_out2~dataout ),
	.datab(\n0|acc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\n0|acc[0]~32_combout ),
	.cout(\n0|acc[0]~33 ));
// synopsys translate_off
defparam \n0|acc[0]~32 .lut_mask = 16'h6688;
defparam \n0|acc[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
cycloneive_lcell_comb \n0|acc[8]~74 (
// Equation(s):
// \n0|acc[8]~74_combout  = (\inp_rdy~input_o ) # (\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inp_rdy~input_o ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\n0|acc[8]~74_combout ),
	.cout());
// synopsys translate_off
defparam \n0|acc[8]~74 .lut_mask = 16'hFFF0;
defparam \n0|acc[8]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N1
dffeas \n0|acc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[0] .is_wysiwyg = "true";
defparam \n0|acc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \n0|acc[1]~34 (
// Equation(s):
// \n0|acc[1]~34_combout  = (\n0|acc [1] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT1  & (\n0|acc[0]~33  & VCC)) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT1  & (!\n0|acc[0]~33 )))) # (!\n0|acc [1] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT1  & 
// (!\n0|acc[0]~33 )) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT1  & ((\n0|acc[0]~33 ) # (GND)))))
// \n0|acc[1]~35  = CARRY((\n0|acc [1] & (!\n0|Mult0|auto_generated|mac_out2~DATAOUT1  & !\n0|acc[0]~33 )) # (!\n0|acc [1] & ((!\n0|acc[0]~33 ) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT1 ))))

	.dataa(\n0|acc [1]),
	.datab(\n0|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[0]~33 ),
	.combout(\n0|acc[1]~34_combout ),
	.cout(\n0|acc[1]~35 ));
// synopsys translate_off
defparam \n0|acc[1]~34 .lut_mask = 16'h9617;
defparam \n0|acc[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N3
dffeas \n0|acc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[1] .is_wysiwyg = "true";
defparam \n0|acc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneive_lcell_comb \n0|acc[2]~36 (
// Equation(s):
// \n0|acc[2]~36_combout  = ((\n0|acc [2] $ (\n0|Mult0|auto_generated|mac_out2~DATAOUT2  $ (!\n0|acc[1]~35 )))) # (GND)
// \n0|acc[2]~37  = CARRY((\n0|acc [2] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT2 ) # (!\n0|acc[1]~35 ))) # (!\n0|acc [2] & (\n0|Mult0|auto_generated|mac_out2~DATAOUT2  & !\n0|acc[1]~35 )))

	.dataa(\n0|acc [2]),
	.datab(\n0|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[1]~35 ),
	.combout(\n0|acc[2]~36_combout ),
	.cout(\n0|acc[2]~37 ));
// synopsys translate_off
defparam \n0|acc[2]~36 .lut_mask = 16'h698E;
defparam \n0|acc[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N5
dffeas \n0|acc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[2] .is_wysiwyg = "true";
defparam \n0|acc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneive_lcell_comb \n0|acc[3]~38 (
// Equation(s):
// \n0|acc[3]~38_combout  = (\n0|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\n0|acc [3] & (\n0|acc[2]~37  & VCC)) # (!\n0|acc [3] & (!\n0|acc[2]~37 )))) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\n0|acc [3] & (!\n0|acc[2]~37 )) # (!\n0|acc [3] & 
// ((\n0|acc[2]~37 ) # (GND)))))
// \n0|acc[3]~39  = CARRY((\n0|Mult0|auto_generated|mac_out2~DATAOUT3  & (!\n0|acc [3] & !\n0|acc[2]~37 )) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT3  & ((!\n0|acc[2]~37 ) # (!\n0|acc [3]))))

	.dataa(\n0|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datab(\n0|acc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[2]~37 ),
	.combout(\n0|acc[3]~38_combout ),
	.cout(\n0|acc[3]~39 ));
// synopsys translate_off
defparam \n0|acc[3]~38 .lut_mask = 16'h9617;
defparam \n0|acc[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N7
dffeas \n0|acc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[3] .is_wysiwyg = "true";
defparam \n0|acc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \n0|acc[4]~40 (
// Equation(s):
// \n0|acc[4]~40_combout  = ((\n0|acc [4] $ (\n0|Mult0|auto_generated|mac_out2~DATAOUT4  $ (!\n0|acc[3]~39 )))) # (GND)
// \n0|acc[4]~41  = CARRY((\n0|acc [4] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT4 ) # (!\n0|acc[3]~39 ))) # (!\n0|acc [4] & (\n0|Mult0|auto_generated|mac_out2~DATAOUT4  & !\n0|acc[3]~39 )))

	.dataa(\n0|acc [4]),
	.datab(\n0|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[3]~39 ),
	.combout(\n0|acc[4]~40_combout ),
	.cout(\n0|acc[4]~41 ));
// synopsys translate_off
defparam \n0|acc[4]~40 .lut_mask = 16'h698E;
defparam \n0|acc[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N9
dffeas \n0|acc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[4] .is_wysiwyg = "true";
defparam \n0|acc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneive_lcell_comb \n0|acc[5]~42 (
// Equation(s):
// \n0|acc[5]~42_combout  = (\n0|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\n0|acc [5] & (\n0|acc[4]~41  & VCC)) # (!\n0|acc [5] & (!\n0|acc[4]~41 )))) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\n0|acc [5] & (!\n0|acc[4]~41 )) # (!\n0|acc [5] & 
// ((\n0|acc[4]~41 ) # (GND)))))
// \n0|acc[5]~43  = CARRY((\n0|Mult0|auto_generated|mac_out2~DATAOUT5  & (!\n0|acc [5] & !\n0|acc[4]~41 )) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT5  & ((!\n0|acc[4]~41 ) # (!\n0|acc [5]))))

	.dataa(\n0|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datab(\n0|acc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[4]~41 ),
	.combout(\n0|acc[5]~42_combout ),
	.cout(\n0|acc[5]~43 ));
// synopsys translate_off
defparam \n0|acc[5]~42 .lut_mask = 16'h9617;
defparam \n0|acc[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N11
dffeas \n0|acc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[5] .is_wysiwyg = "true";
defparam \n0|acc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \n0|acc[6]~44 (
// Equation(s):
// \n0|acc[6]~44_combout  = ((\n0|acc [6] $ (\n0|Mult0|auto_generated|mac_out2~DATAOUT6  $ (!\n0|acc[5]~43 )))) # (GND)
// \n0|acc[6]~45  = CARRY((\n0|acc [6] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT6 ) # (!\n0|acc[5]~43 ))) # (!\n0|acc [6] & (\n0|Mult0|auto_generated|mac_out2~DATAOUT6  & !\n0|acc[5]~43 )))

	.dataa(\n0|acc [6]),
	.datab(\n0|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[5]~43 ),
	.combout(\n0|acc[6]~44_combout ),
	.cout(\n0|acc[6]~45 ));
// synopsys translate_off
defparam \n0|acc[6]~44 .lut_mask = 16'h698E;
defparam \n0|acc[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N13
dffeas \n0|acc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[6] .is_wysiwyg = "true";
defparam \n0|acc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \n0|acc[7]~46 (
// Equation(s):
// \n0|acc[7]~46_combout  = (\n0|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\n0|acc [7] & (\n0|acc[6]~45  & VCC)) # (!\n0|acc [7] & (!\n0|acc[6]~45 )))) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\n0|acc [7] & (!\n0|acc[6]~45 )) # (!\n0|acc [7] & 
// ((\n0|acc[6]~45 ) # (GND)))))
// \n0|acc[7]~47  = CARRY((\n0|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\n0|acc [7] & !\n0|acc[6]~45 )) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT7  & ((!\n0|acc[6]~45 ) # (!\n0|acc [7]))))

	.dataa(\n0|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datab(\n0|acc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[6]~45 ),
	.combout(\n0|acc[7]~46_combout ),
	.cout(\n0|acc[7]~47 ));
// synopsys translate_off
defparam \n0|acc[7]~46 .lut_mask = 16'h9617;
defparam \n0|acc[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N15
dffeas \n0|acc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[7] .is_wysiwyg = "true";
defparam \n0|acc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \n0|acc[8]~48 (
// Equation(s):
// \n0|acc[8]~48_combout  = ((\n0|Mult0|auto_generated|mac_out2~DATAOUT8  $ (\n0|acc [8] $ (!\n0|acc[7]~47 )))) # (GND)
// \n0|acc[8]~49  = CARRY((\n0|Mult0|auto_generated|mac_out2~DATAOUT8  & ((\n0|acc [8]) # (!\n0|acc[7]~47 ))) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT8  & (\n0|acc [8] & !\n0|acc[7]~47 )))

	.dataa(\n0|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datab(\n0|acc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[7]~47 ),
	.combout(\n0|acc[8]~48_combout ),
	.cout(\n0|acc[8]~49 ));
// synopsys translate_off
defparam \n0|acc[8]~48 .lut_mask = 16'h698E;
defparam \n0|acc[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N17
dffeas \n0|acc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[8] .is_wysiwyg = "true";
defparam \n0|acc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneive_lcell_comb \n0|acc[9]~50 (
// Equation(s):
// \n0|acc[9]~50_combout  = (\n0|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\n0|acc [9] & (\n0|acc[8]~49  & VCC)) # (!\n0|acc [9] & (!\n0|acc[8]~49 )))) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\n0|acc [9] & (!\n0|acc[8]~49 )) # (!\n0|acc [9] & 
// ((\n0|acc[8]~49 ) # (GND)))))
// \n0|acc[9]~51  = CARRY((\n0|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\n0|acc [9] & !\n0|acc[8]~49 )) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT9  & ((!\n0|acc[8]~49 ) # (!\n0|acc [9]))))

	.dataa(\n0|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datab(\n0|acc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[8]~49 ),
	.combout(\n0|acc[9]~50_combout ),
	.cout(\n0|acc[9]~51 ));
// synopsys translate_off
defparam \n0|acc[9]~50 .lut_mask = 16'h9617;
defparam \n0|acc[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N19
dffeas \n0|acc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[9] .is_wysiwyg = "true";
defparam \n0|acc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \n0|acc[10]~52 (
// Equation(s):
// \n0|acc[10]~52_combout  = ((\n0|acc [10] $ (\n0|Mult0|auto_generated|mac_out2~DATAOUT10  $ (!\n0|acc[9]~51 )))) # (GND)
// \n0|acc[10]~53  = CARRY((\n0|acc [10] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT10 ) # (!\n0|acc[9]~51 ))) # (!\n0|acc [10] & (\n0|Mult0|auto_generated|mac_out2~DATAOUT10  & !\n0|acc[9]~51 )))

	.dataa(\n0|acc [10]),
	.datab(\n0|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[9]~51 ),
	.combout(\n0|acc[10]~52_combout ),
	.cout(\n0|acc[10]~53 ));
// synopsys translate_off
defparam \n0|acc[10]~52 .lut_mask = 16'h698E;
defparam \n0|acc[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N21
dffeas \n0|acc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[10] .is_wysiwyg = "true";
defparam \n0|acc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \n0|acc[11]~54 (
// Equation(s):
// \n0|acc[11]~54_combout  = (\n0|acc [11] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT11  & (\n0|acc[10]~53  & VCC)) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\n0|acc[10]~53 )))) # (!\n0|acc [11] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT11  
// & (!\n0|acc[10]~53 )) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\n0|acc[10]~53 ) # (GND)))))
// \n0|acc[11]~55  = CARRY((\n0|acc [11] & (!\n0|Mult0|auto_generated|mac_out2~DATAOUT11  & !\n0|acc[10]~53 )) # (!\n0|acc [11] & ((!\n0|acc[10]~53 ) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT11 ))))

	.dataa(\n0|acc [11]),
	.datab(\n0|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[10]~53 ),
	.combout(\n0|acc[11]~54_combout ),
	.cout(\n0|acc[11]~55 ));
// synopsys translate_off
defparam \n0|acc[11]~54 .lut_mask = 16'h9617;
defparam \n0|acc[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N23
dffeas \n0|acc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[11] .is_wysiwyg = "true";
defparam \n0|acc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \n0|acc[12]~56 (
// Equation(s):
// \n0|acc[12]~56_combout  = ((\n0|Mult0|auto_generated|mac_out2~DATAOUT12  $ (\n0|acc [12] $ (!\n0|acc[11]~55 )))) # (GND)
// \n0|acc[12]~57  = CARRY((\n0|Mult0|auto_generated|mac_out2~DATAOUT12  & ((\n0|acc [12]) # (!\n0|acc[11]~55 ))) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT12  & (\n0|acc [12] & !\n0|acc[11]~55 )))

	.dataa(\n0|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datab(\n0|acc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[11]~55 ),
	.combout(\n0|acc[12]~56_combout ),
	.cout(\n0|acc[12]~57 ));
// synopsys translate_off
defparam \n0|acc[12]~56 .lut_mask = 16'h698E;
defparam \n0|acc[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N25
dffeas \n0|acc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[12] .is_wysiwyg = "true";
defparam \n0|acc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \n0|acc[13]~58 (
// Equation(s):
// \n0|acc[13]~58_combout  = (\n0|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\n0|acc [13] & (\n0|acc[12]~57  & VCC)) # (!\n0|acc [13] & (!\n0|acc[12]~57 )))) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\n0|acc [13] & (!\n0|acc[12]~57 )) # 
// (!\n0|acc [13] & ((\n0|acc[12]~57 ) # (GND)))))
// \n0|acc[13]~59  = CARRY((\n0|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\n0|acc [13] & !\n0|acc[12]~57 )) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT13  & ((!\n0|acc[12]~57 ) # (!\n0|acc [13]))))

	.dataa(\n0|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datab(\n0|acc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[12]~57 ),
	.combout(\n0|acc[13]~58_combout ),
	.cout(\n0|acc[13]~59 ));
// synopsys translate_off
defparam \n0|acc[13]~58 .lut_mask = 16'h9617;
defparam \n0|acc[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N27
dffeas \n0|acc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[13] .is_wysiwyg = "true";
defparam \n0|acc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \n0|acc[14]~60 (
// Equation(s):
// \n0|acc[14]~60_combout  = ((\n0|acc [14] $ (\n0|Mult0|auto_generated|mac_out2~DATAOUT14  $ (!\n0|acc[13]~59 )))) # (GND)
// \n0|acc[14]~61  = CARRY((\n0|acc [14] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT14 ) # (!\n0|acc[13]~59 ))) # (!\n0|acc [14] & (\n0|Mult0|auto_generated|mac_out2~DATAOUT14  & !\n0|acc[13]~59 )))

	.dataa(\n0|acc [14]),
	.datab(\n0|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[13]~59 ),
	.combout(\n0|acc[14]~60_combout ),
	.cout(\n0|acc[14]~61 ));
// synopsys translate_off
defparam \n0|acc[14]~60 .lut_mask = 16'h698E;
defparam \n0|acc[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N29
dffeas \n0|acc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[14] .is_wysiwyg = "true";
defparam \n0|acc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \n0|acc[15]~62 (
// Equation(s):
// \n0|acc[15]~62_combout  = (\n0|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\n0|acc [15] & (\n0|acc[14]~61  & VCC)) # (!\n0|acc [15] & (!\n0|acc[14]~61 )))) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\n0|acc [15] & (!\n0|acc[14]~61 )) # 
// (!\n0|acc [15] & ((\n0|acc[14]~61 ) # (GND)))))
// \n0|acc[15]~63  = CARRY((\n0|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\n0|acc [15] & !\n0|acc[14]~61 )) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT15  & ((!\n0|acc[14]~61 ) # (!\n0|acc [15]))))

	.dataa(\n0|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datab(\n0|acc [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[14]~61 ),
	.combout(\n0|acc[15]~62_combout ),
	.cout(\n0|acc[15]~63 ));
// synopsys translate_off
defparam \n0|acc[15]~62 .lut_mask = 16'h9617;
defparam \n0|acc[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N31
dffeas \n0|acc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[15] .is_wysiwyg = "true";
defparam \n0|acc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \n0|acc[16]~64 (
// Equation(s):
// \n0|acc[16]~64_combout  = ((\n0|acc [16] $ (\n0|Mult0|auto_generated|mac_out2~DATAOUT16  $ (!\n0|acc[15]~63 )))) # (GND)
// \n0|acc[16]~65  = CARRY((\n0|acc [16] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT16 ) # (!\n0|acc[15]~63 ))) # (!\n0|acc [16] & (\n0|Mult0|auto_generated|mac_out2~DATAOUT16  & !\n0|acc[15]~63 )))

	.dataa(\n0|acc [16]),
	.datab(\n0|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[15]~63 ),
	.combout(\n0|acc[16]~64_combout ),
	.cout(\n0|acc[16]~65 ));
// synopsys translate_off
defparam \n0|acc[16]~64 .lut_mask = 16'h698E;
defparam \n0|acc[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N1
dffeas \n0|acc[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[16] .is_wysiwyg = "true";
defparam \n0|acc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneive_lcell_comb \n0|acc[17]~66 (
// Equation(s):
// \n0|acc[17]~66_combout  = (\n0|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\n0|acc [17] & (\n0|acc[16]~65  & VCC)) # (!\n0|acc [17] & (!\n0|acc[16]~65 )))) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\n0|acc [17] & (!\n0|acc[16]~65 )) # 
// (!\n0|acc [17] & ((\n0|acc[16]~65 ) # (GND)))))
// \n0|acc[17]~67  = CARRY((\n0|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\n0|acc [17] & !\n0|acc[16]~65 )) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT17  & ((!\n0|acc[16]~65 ) # (!\n0|acc [17]))))

	.dataa(\n0|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datab(\n0|acc [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[16]~65 ),
	.combout(\n0|acc[17]~66_combout ),
	.cout(\n0|acc[17]~67 ));
// synopsys translate_off
defparam \n0|acc[17]~66 .lut_mask = 16'h9617;
defparam \n0|acc[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N3
dffeas \n0|acc[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[17] .is_wysiwyg = "true";
defparam \n0|acc[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneive_lcell_comb \n0|acc[18]~68 (
// Equation(s):
// \n0|acc[18]~68_combout  = ((\n0|Mult0|auto_generated|mac_out2~DATAOUT18  $ (\n0|acc [18] $ (!\n0|acc[17]~67 )))) # (GND)
// \n0|acc[18]~69  = CARRY((\n0|Mult0|auto_generated|mac_out2~DATAOUT18  & ((\n0|acc [18]) # (!\n0|acc[17]~67 ))) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT18  & (\n0|acc [18] & !\n0|acc[17]~67 )))

	.dataa(\n0|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\n0|acc [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[17]~67 ),
	.combout(\n0|acc[18]~68_combout ),
	.cout(\n0|acc[18]~69 ));
// synopsys translate_off
defparam \n0|acc[18]~68 .lut_mask = 16'h698E;
defparam \n0|acc[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N5
dffeas \n0|acc[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[18] .is_wysiwyg = "true";
defparam \n0|acc[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneive_lcell_comb \n0|acc[19]~70 (
// Equation(s):
// \n0|acc[19]~70_combout  = (\n0|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\n0|acc [19] & (\n0|acc[18]~69  & VCC)) # (!\n0|acc [19] & (!\n0|acc[18]~69 )))) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\n0|acc [19] & (!\n0|acc[18]~69 )) # 
// (!\n0|acc [19] & ((\n0|acc[18]~69 ) # (GND)))))
// \n0|acc[19]~71  = CARRY((\n0|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\n0|acc [19] & !\n0|acc[18]~69 )) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT19  & ((!\n0|acc[18]~69 ) # (!\n0|acc [19]))))

	.dataa(\n0|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\n0|acc [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[18]~69 ),
	.combout(\n0|acc[19]~70_combout ),
	.cout(\n0|acc[19]~71 ));
// synopsys translate_off
defparam \n0|acc[19]~70 .lut_mask = 16'h9617;
defparam \n0|acc[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N7
dffeas \n0|acc[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[19] .is_wysiwyg = "true";
defparam \n0|acc[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneive_lcell_comb \n0|acc[20]~72 (
// Equation(s):
// \n0|acc[20]~72_combout  = ((\n0|acc [20] $ (\n0|Mult0|auto_generated|mac_out2~DATAOUT20  $ (!\n0|acc[19]~71 )))) # (GND)
// \n0|acc[20]~73  = CARRY((\n0|acc [20] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT20 ) # (!\n0|acc[19]~71 ))) # (!\n0|acc [20] & (\n0|Mult0|auto_generated|mac_out2~DATAOUT20  & !\n0|acc[19]~71 )))

	.dataa(\n0|acc [20]),
	.datab(\n0|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[19]~71 ),
	.combout(\n0|acc[20]~72_combout ),
	.cout(\n0|acc[20]~73 ));
// synopsys translate_off
defparam \n0|acc[20]~72 .lut_mask = 16'h698E;
defparam \n0|acc[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N9
dffeas \n0|acc[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[20] .is_wysiwyg = "true";
defparam \n0|acc[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneive_lcell_comb \n0|acc[21]~75 (
// Equation(s):
// \n0|acc[21]~75_combout  = (\n0|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\n0|acc [21] & (\n0|acc[20]~73  & VCC)) # (!\n0|acc [21] & (!\n0|acc[20]~73 )))) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\n0|acc [21] & (!\n0|acc[20]~73 )) # 
// (!\n0|acc [21] & ((\n0|acc[20]~73 ) # (GND)))))
// \n0|acc[21]~76  = CARRY((\n0|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\n0|acc [21] & !\n0|acc[20]~73 )) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT21  & ((!\n0|acc[20]~73 ) # (!\n0|acc [21]))))

	.dataa(\n0|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\n0|acc [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[20]~73 ),
	.combout(\n0|acc[21]~75_combout ),
	.cout(\n0|acc[21]~76 ));
// synopsys translate_off
defparam \n0|acc[21]~75 .lut_mask = 16'h9617;
defparam \n0|acc[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N11
dffeas \n0|acc[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[21]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[21] .is_wysiwyg = "true";
defparam \n0|acc[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \n0|acc[22]~77 (
// Equation(s):
// \n0|acc[22]~77_combout  = ((\n0|acc [22] $ (\n0|Mult0|auto_generated|mac_out2~DATAOUT22  $ (!\n0|acc[21]~76 )))) # (GND)
// \n0|acc[22]~78  = CARRY((\n0|acc [22] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT22 ) # (!\n0|acc[21]~76 ))) # (!\n0|acc [22] & (\n0|Mult0|auto_generated|mac_out2~DATAOUT22  & !\n0|acc[21]~76 )))

	.dataa(\n0|acc [22]),
	.datab(\n0|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[21]~76 ),
	.combout(\n0|acc[22]~77_combout ),
	.cout(\n0|acc[22]~78 ));
// synopsys translate_off
defparam \n0|acc[22]~77 .lut_mask = 16'h698E;
defparam \n0|acc[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N13
dffeas \n0|acc[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[22]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[22] .is_wysiwyg = "true";
defparam \n0|acc[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneive_lcell_comb \n0|acc[23]~79 (
// Equation(s):
// \n0|acc[23]~79_combout  = (\n0|acc [23] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT23  & (\n0|acc[22]~78  & VCC)) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\n0|acc[22]~78 )))) # (!\n0|acc [23] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT23  
// & (!\n0|acc[22]~78 )) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\n0|acc[22]~78 ) # (GND)))))
// \n0|acc[23]~80  = CARRY((\n0|acc [23] & (!\n0|Mult0|auto_generated|mac_out2~DATAOUT23  & !\n0|acc[22]~78 )) # (!\n0|acc [23] & ((!\n0|acc[22]~78 ) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\n0|acc [23]),
	.datab(\n0|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[22]~78 ),
	.combout(\n0|acc[23]~79_combout ),
	.cout(\n0|acc[23]~80 ));
// synopsys translate_off
defparam \n0|acc[23]~79 .lut_mask = 16'h9617;
defparam \n0|acc[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N15
dffeas \n0|acc[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[23]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[23] .is_wysiwyg = "true";
defparam \n0|acc[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \n0|acc[24]~81 (
// Equation(s):
// \n0|acc[24]~81_combout  = ((\n0|Mult0|auto_generated|mac_out2~DATAOUT24  $ (\n0|acc [24] $ (!\n0|acc[23]~80 )))) # (GND)
// \n0|acc[24]~82  = CARRY((\n0|Mult0|auto_generated|mac_out2~DATAOUT24  & ((\n0|acc [24]) # (!\n0|acc[23]~80 ))) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT24  & (\n0|acc [24] & !\n0|acc[23]~80 )))

	.dataa(\n0|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\n0|acc [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[23]~80 ),
	.combout(\n0|acc[24]~81_combout ),
	.cout(\n0|acc[24]~82 ));
// synopsys translate_off
defparam \n0|acc[24]~81 .lut_mask = 16'h698E;
defparam \n0|acc[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N17
dffeas \n0|acc[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[24]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[24] .is_wysiwyg = "true";
defparam \n0|acc[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneive_lcell_comb \n0|acc[25]~83 (
// Equation(s):
// \n0|acc[25]~83_combout  = (\n0|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\n0|acc [25] & (\n0|acc[24]~82  & VCC)) # (!\n0|acc [25] & (!\n0|acc[24]~82 )))) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\n0|acc [25] & (!\n0|acc[24]~82 )) # 
// (!\n0|acc [25] & ((\n0|acc[24]~82 ) # (GND)))))
// \n0|acc[25]~84  = CARRY((\n0|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\n0|acc [25] & !\n0|acc[24]~82 )) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT25  & ((!\n0|acc[24]~82 ) # (!\n0|acc [25]))))

	.dataa(\n0|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\n0|acc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[24]~82 ),
	.combout(\n0|acc[25]~83_combout ),
	.cout(\n0|acc[25]~84 ));
// synopsys translate_off
defparam \n0|acc[25]~83 .lut_mask = 16'h9617;
defparam \n0|acc[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N19
dffeas \n0|acc[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[25]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[25] .is_wysiwyg = "true";
defparam \n0|acc[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \n0|acc[26]~85 (
// Equation(s):
// \n0|acc[26]~85_combout  = ((\n0|acc [26] $ (\n0|Mult0|auto_generated|mac_out2~DATAOUT26  $ (!\n0|acc[25]~84 )))) # (GND)
// \n0|acc[26]~86  = CARRY((\n0|acc [26] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT26 ) # (!\n0|acc[25]~84 ))) # (!\n0|acc [26] & (\n0|Mult0|auto_generated|mac_out2~DATAOUT26  & !\n0|acc[25]~84 )))

	.dataa(\n0|acc [26]),
	.datab(\n0|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[25]~84 ),
	.combout(\n0|acc[26]~85_combout ),
	.cout(\n0|acc[26]~86 ));
// synopsys translate_off
defparam \n0|acc[26]~85 .lut_mask = 16'h698E;
defparam \n0|acc[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N21
dffeas \n0|acc[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[26]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[26] .is_wysiwyg = "true";
defparam \n0|acc[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneive_lcell_comb \n0|acc[27]~87 (
// Equation(s):
// \n0|acc[27]~87_combout  = (\n0|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\n0|acc [27] & (\n0|acc[26]~86  & VCC)) # (!\n0|acc [27] & (!\n0|acc[26]~86 )))) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\n0|acc [27] & (!\n0|acc[26]~86 )) # 
// (!\n0|acc [27] & ((\n0|acc[26]~86 ) # (GND)))))
// \n0|acc[27]~88  = CARRY((\n0|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\n0|acc [27] & !\n0|acc[26]~86 )) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT27  & ((!\n0|acc[26]~86 ) # (!\n0|acc [27]))))

	.dataa(\n0|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\n0|acc [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[26]~86 ),
	.combout(\n0|acc[27]~87_combout ),
	.cout(\n0|acc[27]~88 ));
// synopsys translate_off
defparam \n0|acc[27]~87 .lut_mask = 16'h9617;
defparam \n0|acc[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N23
dffeas \n0|acc[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[27]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[27] .is_wysiwyg = "true";
defparam \n0|acc[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \n0|acc[28]~89 (
// Equation(s):
// \n0|acc[28]~89_combout  = ((\n0|acc [28] $ (\n0|Mult0|auto_generated|mac_out2~DATAOUT28  $ (!\n0|acc[27]~88 )))) # (GND)
// \n0|acc[28]~90  = CARRY((\n0|acc [28] & ((\n0|Mult0|auto_generated|mac_out2~DATAOUT28 ) # (!\n0|acc[27]~88 ))) # (!\n0|acc [28] & (\n0|Mult0|auto_generated|mac_out2~DATAOUT28  & !\n0|acc[27]~88 )))

	.dataa(\n0|acc [28]),
	.datab(\n0|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[27]~88 ),
	.combout(\n0|acc[28]~89_combout ),
	.cout(\n0|acc[28]~90 ));
// synopsys translate_off
defparam \n0|acc[28]~89 .lut_mask = 16'h698E;
defparam \n0|acc[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N25
dffeas \n0|acc[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[28]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[28] .is_wysiwyg = "true";
defparam \n0|acc[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneive_lcell_comb \n0|acc[29]~91 (
// Equation(s):
// \n0|acc[29]~91_combout  = (\n0|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\n0|acc [29] & (\n0|acc[28]~90  & VCC)) # (!\n0|acc [29] & (!\n0|acc[28]~90 )))) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\n0|acc [29] & (!\n0|acc[28]~90 )) # 
// (!\n0|acc [29] & ((\n0|acc[28]~90 ) # (GND)))))
// \n0|acc[29]~92  = CARRY((\n0|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\n0|acc [29] & !\n0|acc[28]~90 )) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT29  & ((!\n0|acc[28]~90 ) # (!\n0|acc [29]))))

	.dataa(\n0|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\n0|acc [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[28]~90 ),
	.combout(\n0|acc[29]~91_combout ),
	.cout(\n0|acc[29]~92 ));
// synopsys translate_off
defparam \n0|acc[29]~91 .lut_mask = 16'h9617;
defparam \n0|acc[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N27
dffeas \n0|acc[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[29]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[29] .is_wysiwyg = "true";
defparam \n0|acc[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \n0|acc[30]~93 (
// Equation(s):
// \n0|acc[30]~93_combout  = ((\n0|Mult0|auto_generated|mac_out2~DATAOUT30  $ (\n0|acc [30] $ (!\n0|acc[29]~92 )))) # (GND)
// \n0|acc[30]~94  = CARRY((\n0|Mult0|auto_generated|mac_out2~DATAOUT30  & ((\n0|acc [30]) # (!\n0|acc[29]~92 ))) # (!\n0|Mult0|auto_generated|mac_out2~DATAOUT30  & (\n0|acc [30] & !\n0|acc[29]~92 )))

	.dataa(\n0|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\n0|acc [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc[29]~92 ),
	.combout(\n0|acc[30]~93_combout ),
	.cout(\n0|acc[30]~94 ));
// synopsys translate_off
defparam \n0|acc[30]~93 .lut_mask = 16'h698E;
defparam \n0|acc[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N29
dffeas \n0|acc[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[30]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[30] .is_wysiwyg = "true";
defparam \n0|acc[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneive_lcell_comb \n0|acc[31]~95 (
// Equation(s):
// \n0|acc[31]~95_combout  = \n0|acc [31] $ (\n0|acc[30]~94  $ (\n0|Mult0|auto_generated|mac_out2~DATAOUT31 ))

	.dataa(\n0|acc [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\n0|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.cin(\n0|acc[30]~94 ),
	.combout(\n0|acc[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \n0|acc[31]~95 .lut_mask = 16'hA55A;
defparam \n0|acc[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N31
dffeas \n0|acc[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc[31]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc[31] .is_wysiwyg = "true";
defparam \n0|acc[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N8
cycloneive_lcell_comb \n0|acc_final[9]~24 (
// Equation(s):
// \n0|acc_final[9]~24_cout  = CARRY(\n0|acc [8])

	.dataa(gnd),
	.datab(\n0|acc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\n0|acc_final[9]~24_cout ));
// synopsys translate_off
defparam \n0|acc_final[9]~24 .lut_mask = 16'h00CC;
defparam \n0|acc_final[9]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N10
cycloneive_lcell_comb \n0|acc_final[9]~25 (
// Equation(s):
// \n0|acc_final[9]~25_combout  = (\n0|acc [9] & (\n0|acc_final[9]~24_cout  & VCC)) # (!\n0|acc [9] & (!\n0|acc_final[9]~24_cout ))
// \n0|acc_final[9]~26  = CARRY((!\n0|acc [9] & !\n0|acc_final[9]~24_cout ))

	.dataa(gnd),
	.datab(\n0|acc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[9]~24_cout ),
	.combout(\n0|acc_final[9]~25_combout ),
	.cout(\n0|acc_final[9]~26 ));
// synopsys translate_off
defparam \n0|acc_final[9]~25 .lut_mask = 16'hC303;
defparam \n0|acc_final[9]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N12
cycloneive_lcell_comb \n0|acc_final[10]~27 (
// Equation(s):
// \n0|acc_final[10]~27_combout  = (\n0|acc [10] & (\n0|acc_final[9]~26  $ (GND))) # (!\n0|acc [10] & (!\n0|acc_final[9]~26  & VCC))
// \n0|acc_final[10]~28  = CARRY((\n0|acc [10] & !\n0|acc_final[9]~26 ))

	.dataa(\n0|acc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[9]~26 ),
	.combout(\n0|acc_final[10]~27_combout ),
	.cout(\n0|acc_final[10]~28 ));
// synopsys translate_off
defparam \n0|acc_final[10]~27 .lut_mask = 16'hA50A;
defparam \n0|acc_final[10]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N14
cycloneive_lcell_comb \n0|acc_final[11]~29 (
// Equation(s):
// \n0|acc_final[11]~29_combout  = (\n0|acc [11] & (\n0|acc_final[10]~28  & VCC)) # (!\n0|acc [11] & (!\n0|acc_final[10]~28 ))
// \n0|acc_final[11]~30  = CARRY((!\n0|acc [11] & !\n0|acc_final[10]~28 ))

	.dataa(gnd),
	.datab(\n0|acc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[10]~28 ),
	.combout(\n0|acc_final[11]~29_combout ),
	.cout(\n0|acc_final[11]~30 ));
// synopsys translate_off
defparam \n0|acc_final[11]~29 .lut_mask = 16'hC303;
defparam \n0|acc_final[11]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N16
cycloneive_lcell_comb \n0|acc_final[12]~31 (
// Equation(s):
// \n0|acc_final[12]~31_combout  = (\n0|acc [12] & (\n0|acc_final[11]~30  $ (GND))) # (!\n0|acc [12] & (!\n0|acc_final[11]~30  & VCC))
// \n0|acc_final[12]~32  = CARRY((\n0|acc [12] & !\n0|acc_final[11]~30 ))

	.dataa(gnd),
	.datab(\n0|acc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[11]~30 ),
	.combout(\n0|acc_final[12]~31_combout ),
	.cout(\n0|acc_final[12]~32 ));
// synopsys translate_off
defparam \n0|acc_final[12]~31 .lut_mask = 16'hC30C;
defparam \n0|acc_final[12]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N18
cycloneive_lcell_comb \n0|acc_final[13]~33 (
// Equation(s):
// \n0|acc_final[13]~33_combout  = (\n0|acc [13] & (!\n0|acc_final[12]~32 )) # (!\n0|acc [13] & ((\n0|acc_final[12]~32 ) # (GND)))
// \n0|acc_final[13]~34  = CARRY((!\n0|acc_final[12]~32 ) # (!\n0|acc [13]))

	.dataa(gnd),
	.datab(\n0|acc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[12]~32 ),
	.combout(\n0|acc_final[13]~33_combout ),
	.cout(\n0|acc_final[13]~34 ));
// synopsys translate_off
defparam \n0|acc_final[13]~33 .lut_mask = 16'h3C3F;
defparam \n0|acc_final[13]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N20
cycloneive_lcell_comb \n0|acc_final[14]~35 (
// Equation(s):
// \n0|acc_final[14]~35_combout  = (\n0|acc [14] & ((GND) # (!\n0|acc_final[13]~34 ))) # (!\n0|acc [14] & (\n0|acc_final[13]~34  $ (GND)))
// \n0|acc_final[14]~36  = CARRY((\n0|acc [14]) # (!\n0|acc_final[13]~34 ))

	.dataa(gnd),
	.datab(\n0|acc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[13]~34 ),
	.combout(\n0|acc_final[14]~35_combout ),
	.cout(\n0|acc_final[14]~36 ));
// synopsys translate_off
defparam \n0|acc_final[14]~35 .lut_mask = 16'h3CCF;
defparam \n0|acc_final[14]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N22
cycloneive_lcell_comb \n0|acc_final[15]~37 (
// Equation(s):
// \n0|acc_final[15]~37_combout  = (\n0|acc [15] & (!\n0|acc_final[14]~36 )) # (!\n0|acc [15] & ((\n0|acc_final[14]~36 ) # (GND)))
// \n0|acc_final[15]~38  = CARRY((!\n0|acc_final[14]~36 ) # (!\n0|acc [15]))

	.dataa(\n0|acc [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[14]~36 ),
	.combout(\n0|acc_final[15]~37_combout ),
	.cout(\n0|acc_final[15]~38 ));
// synopsys translate_off
defparam \n0|acc_final[15]~37 .lut_mask = 16'h5A5F;
defparam \n0|acc_final[15]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N24
cycloneive_lcell_comb \n0|acc_final[16]~39 (
// Equation(s):
// \n0|acc_final[16]~39_combout  = (\n0|acc [16] & ((GND) # (!\n0|acc_final[15]~38 ))) # (!\n0|acc [16] & (\n0|acc_final[15]~38  $ (GND)))
// \n0|acc_final[16]~40  = CARRY((\n0|acc [16]) # (!\n0|acc_final[15]~38 ))

	.dataa(\n0|acc [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[15]~38 ),
	.combout(\n0|acc_final[16]~39_combout ),
	.cout(\n0|acc_final[16]~40 ));
// synopsys translate_off
defparam \n0|acc_final[16]~39 .lut_mask = 16'h5AAF;
defparam \n0|acc_final[16]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N26
cycloneive_lcell_comb \n0|acc_final[17]~41 (
// Equation(s):
// \n0|acc_final[17]~41_combout  = (\n0|acc [17] & (\n0|acc_final[16]~40  & VCC)) # (!\n0|acc [17] & (!\n0|acc_final[16]~40 ))
// \n0|acc_final[17]~42  = CARRY((!\n0|acc [17] & !\n0|acc_final[16]~40 ))

	.dataa(gnd),
	.datab(\n0|acc [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[16]~40 ),
	.combout(\n0|acc_final[17]~41_combout ),
	.cout(\n0|acc_final[17]~42 ));
// synopsys translate_off
defparam \n0|acc_final[17]~41 .lut_mask = 16'hC303;
defparam \n0|acc_final[17]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N28
cycloneive_lcell_comb \n0|acc_final[18]~43 (
// Equation(s):
// \n0|acc_final[18]~43_combout  = (\n0|acc [18] & ((GND) # (!\n0|acc_final[17]~42 ))) # (!\n0|acc [18] & (\n0|acc_final[17]~42  $ (GND)))
// \n0|acc_final[18]~44  = CARRY((\n0|acc [18]) # (!\n0|acc_final[17]~42 ))

	.dataa(\n0|acc [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[17]~42 ),
	.combout(\n0|acc_final[18]~43_combout ),
	.cout(\n0|acc_final[18]~44 ));
// synopsys translate_off
defparam \n0|acc_final[18]~43 .lut_mask = 16'h5AAF;
defparam \n0|acc_final[18]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N30
cycloneive_lcell_comb \n0|acc_final[19]~45 (
// Equation(s):
// \n0|acc_final[19]~45_combout  = (\n0|acc [19] & (\n0|acc_final[18]~44  & VCC)) # (!\n0|acc [19] & (!\n0|acc_final[18]~44 ))
// \n0|acc_final[19]~46  = CARRY((!\n0|acc [19] & !\n0|acc_final[18]~44 ))

	.dataa(gnd),
	.datab(\n0|acc [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[18]~44 ),
	.combout(\n0|acc_final[19]~45_combout ),
	.cout(\n0|acc_final[19]~46 ));
// synopsys translate_off
defparam \n0|acc_final[19]~45 .lut_mask = 16'hC303;
defparam \n0|acc_final[19]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N0
cycloneive_lcell_comb \n0|acc_final[20]~47 (
// Equation(s):
// \n0|acc_final[20]~47_combout  = (\n0|acc [20] & ((GND) # (!\n0|acc_final[19]~46 ))) # (!\n0|acc [20] & (\n0|acc_final[19]~46  $ (GND)))
// \n0|acc_final[20]~48  = CARRY((\n0|acc [20]) # (!\n0|acc_final[19]~46 ))

	.dataa(gnd),
	.datab(\n0|acc [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[19]~46 ),
	.combout(\n0|acc_final[20]~47_combout ),
	.cout(\n0|acc_final[20]~48 ));
// synopsys translate_off
defparam \n0|acc_final[20]~47 .lut_mask = 16'h3CCF;
defparam \n0|acc_final[20]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N2
cycloneive_lcell_comb \n0|acc_final[21]~49 (
// Equation(s):
// \n0|acc_final[21]~49_combout  = (\n0|acc [21] & (\n0|acc_final[20]~48  & VCC)) # (!\n0|acc [21] & (!\n0|acc_final[20]~48 ))
// \n0|acc_final[21]~50  = CARRY((!\n0|acc [21] & !\n0|acc_final[20]~48 ))

	.dataa(gnd),
	.datab(\n0|acc [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[20]~48 ),
	.combout(\n0|acc_final[21]~49_combout ),
	.cout(\n0|acc_final[21]~50 ));
// synopsys translate_off
defparam \n0|acc_final[21]~49 .lut_mask = 16'hC303;
defparam \n0|acc_final[21]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N4
cycloneive_lcell_comb \n0|acc_final[22]~51 (
// Equation(s):
// \n0|acc_final[22]~51_combout  = (\n0|acc [22] & ((GND) # (!\n0|acc_final[21]~50 ))) # (!\n0|acc [22] & (\n0|acc_final[21]~50  $ (GND)))
// \n0|acc_final[22]~52  = CARRY((\n0|acc [22]) # (!\n0|acc_final[21]~50 ))

	.dataa(gnd),
	.datab(\n0|acc [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[21]~50 ),
	.combout(\n0|acc_final[22]~51_combout ),
	.cout(\n0|acc_final[22]~52 ));
// synopsys translate_off
defparam \n0|acc_final[22]~51 .lut_mask = 16'h3CCF;
defparam \n0|acc_final[22]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N6
cycloneive_lcell_comb \n0|acc_final[23]~53 (
// Equation(s):
// \n0|acc_final[23]~53_combout  = (\n0|acc [23] & (\n0|acc_final[22]~52  & VCC)) # (!\n0|acc [23] & (!\n0|acc_final[22]~52 ))
// \n0|acc_final[23]~54  = CARRY((!\n0|acc [23] & !\n0|acc_final[22]~52 ))

	.dataa(gnd),
	.datab(\n0|acc [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[22]~52 ),
	.combout(\n0|acc_final[23]~53_combout ),
	.cout(\n0|acc_final[23]~54 ));
// synopsys translate_off
defparam \n0|acc_final[23]~53 .lut_mask = 16'hC303;
defparam \n0|acc_final[23]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N8
cycloneive_lcell_comb \n0|acc_final[24]~55 (
// Equation(s):
// \n0|acc_final[24]~55_combout  = (\n0|acc [24] & ((GND) # (!\n0|acc_final[23]~54 ))) # (!\n0|acc [24] & (\n0|acc_final[23]~54  $ (GND)))
// \n0|acc_final[24]~56  = CARRY((\n0|acc [24]) # (!\n0|acc_final[23]~54 ))

	.dataa(gnd),
	.datab(\n0|acc [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[23]~54 ),
	.combout(\n0|acc_final[24]~55_combout ),
	.cout(\n0|acc_final[24]~56 ));
// synopsys translate_off
defparam \n0|acc_final[24]~55 .lut_mask = 16'h3CCF;
defparam \n0|acc_final[24]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N10
cycloneive_lcell_comb \n0|acc_final[25]~57 (
// Equation(s):
// \n0|acc_final[25]~57_combout  = (\n0|acc [25] & (\n0|acc_final[24]~56  & VCC)) # (!\n0|acc [25] & (!\n0|acc_final[24]~56 ))
// \n0|acc_final[25]~58  = CARRY((!\n0|acc [25] & !\n0|acc_final[24]~56 ))

	.dataa(gnd),
	.datab(\n0|acc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[24]~56 ),
	.combout(\n0|acc_final[25]~57_combout ),
	.cout(\n0|acc_final[25]~58 ));
// synopsys translate_off
defparam \n0|acc_final[25]~57 .lut_mask = 16'hC303;
defparam \n0|acc_final[25]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N12
cycloneive_lcell_comb \n0|acc_final[26]~59 (
// Equation(s):
// \n0|acc_final[26]~59_combout  = (\n0|acc [26] & ((GND) # (!\n0|acc_final[25]~58 ))) # (!\n0|acc [26] & (\n0|acc_final[25]~58  $ (GND)))
// \n0|acc_final[26]~60  = CARRY((\n0|acc [26]) # (!\n0|acc_final[25]~58 ))

	.dataa(\n0|acc [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[25]~58 ),
	.combout(\n0|acc_final[26]~59_combout ),
	.cout(\n0|acc_final[26]~60 ));
// synopsys translate_off
defparam \n0|acc_final[26]~59 .lut_mask = 16'h5AAF;
defparam \n0|acc_final[26]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N14
cycloneive_lcell_comb \n0|acc_final[27]~61 (
// Equation(s):
// \n0|acc_final[27]~61_combout  = (\n0|acc [27] & (\n0|acc_final[26]~60  & VCC)) # (!\n0|acc [27] & (!\n0|acc_final[26]~60 ))
// \n0|acc_final[27]~62  = CARRY((!\n0|acc [27] & !\n0|acc_final[26]~60 ))

	.dataa(gnd),
	.datab(\n0|acc [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[26]~60 ),
	.combout(\n0|acc_final[27]~61_combout ),
	.cout(\n0|acc_final[27]~62 ));
// synopsys translate_off
defparam \n0|acc_final[27]~61 .lut_mask = 16'hC303;
defparam \n0|acc_final[27]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N16
cycloneive_lcell_comb \n0|acc_final[28]~63 (
// Equation(s):
// \n0|acc_final[28]~63_combout  = (\n0|acc [28] & ((GND) # (!\n0|acc_final[27]~62 ))) # (!\n0|acc [28] & (\n0|acc_final[27]~62  $ (GND)))
// \n0|acc_final[28]~64  = CARRY((\n0|acc [28]) # (!\n0|acc_final[27]~62 ))

	.dataa(gnd),
	.datab(\n0|acc [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[27]~62 ),
	.combout(\n0|acc_final[28]~63_combout ),
	.cout(\n0|acc_final[28]~64 ));
// synopsys translate_off
defparam \n0|acc_final[28]~63 .lut_mask = 16'h3CCF;
defparam \n0|acc_final[28]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N18
cycloneive_lcell_comb \n0|acc_final[29]~65 (
// Equation(s):
// \n0|acc_final[29]~65_combout  = (\n0|acc [29] & (\n0|acc_final[28]~64  & VCC)) # (!\n0|acc [29] & (!\n0|acc_final[28]~64 ))
// \n0|acc_final[29]~66  = CARRY((!\n0|acc [29] & !\n0|acc_final[28]~64 ))

	.dataa(gnd),
	.datab(\n0|acc [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[28]~64 ),
	.combout(\n0|acc_final[29]~65_combout ),
	.cout(\n0|acc_final[29]~66 ));
// synopsys translate_off
defparam \n0|acc_final[29]~65 .lut_mask = 16'hC303;
defparam \n0|acc_final[29]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N20
cycloneive_lcell_comb \n0|acc_final[30]~67 (
// Equation(s):
// \n0|acc_final[30]~67_combout  = (\n0|acc [30] & ((GND) # (!\n0|acc_final[29]~66 ))) # (!\n0|acc [30] & (\n0|acc_final[29]~66  $ (GND)))
// \n0|acc_final[30]~68  = CARRY((\n0|acc [30]) # (!\n0|acc_final[29]~66 ))

	.dataa(gnd),
	.datab(\n0|acc [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n0|acc_final[29]~66 ),
	.combout(\n0|acc_final[30]~67_combout ),
	.cout(\n0|acc_final[30]~68 ));
// synopsys translate_off
defparam \n0|acc_final[30]~67 .lut_mask = 16'h3CCF;
defparam \n0|acc_final[30]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N22
cycloneive_lcell_comb \n0|acc_final[31]~69 (
// Equation(s):
// \n0|acc_final[31]~69_combout  = \n0|acc [31] $ (!\n0|acc_final[30]~68 )

	.dataa(\n0|acc [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\n0|acc_final[30]~68 ),
	.combout(\n0|acc_final[31]~69_combout ),
	.cout());
// synopsys translate_off
defparam \n0|acc_final[31]~69 .lut_mask = 16'hA5A5;
defparam \n0|acc_final[31]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y14_N23
dffeas \n0|acc_final[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[31]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [31]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[31] .is_wysiwyg = "true";
defparam \n0|acc_final[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N19
dffeas \n0|acc_final[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[29]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [29]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[29] .is_wysiwyg = "true";
defparam \n0|acc_final[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N17
dffeas \n0|acc_final[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[28]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [28]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[28] .is_wysiwyg = "true";
defparam \n0|acc_final[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N21
dffeas \n0|acc_final[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[30]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [30]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[30] .is_wysiwyg = "true";
defparam \n0|acc_final[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneive_lcell_comb \n0|LessThan0~2 (
// Equation(s):
// \n0|LessThan0~2_combout  = (\n0|acc_final [29]) # ((\n0|acc_final [28]) # (\n0|acc_final [30]))

	.dataa(\n0|acc_final [29]),
	.datab(gnd),
	.datac(\n0|acc_final [28]),
	.datad(\n0|acc_final [30]),
	.cin(gnd),
	.combout(\n0|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \n0|LessThan0~2 .lut_mask = 16'hFFFA;
defparam \n0|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N7
dffeas \n0|acc_final[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[23]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [23]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[23] .is_wysiwyg = "true";
defparam \n0|acc_final[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N3
dffeas \n0|acc_final[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[21]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [21]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[21] .is_wysiwyg = "true";
defparam \n0|acc_final[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N5
dffeas \n0|acc_final[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[22]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [22]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[22] .is_wysiwyg = "true";
defparam \n0|acc_final[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N1
dffeas \n0|acc_final[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[20]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [20]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[20] .is_wysiwyg = "true";
defparam \n0|acc_final[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N28
cycloneive_lcell_comb \n0|LessThan0~0 (
// Equation(s):
// \n0|LessThan0~0_combout  = (\n0|acc_final [23]) # ((\n0|acc_final [21]) # ((\n0|acc_final [22]) # (\n0|acc_final [20])))

	.dataa(\n0|acc_final [23]),
	.datab(\n0|acc_final [21]),
	.datac(\n0|acc_final [22]),
	.datad(\n0|acc_final [20]),
	.cin(gnd),
	.combout(\n0|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \n0|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \n0|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N13
dffeas \n0|acc_final[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[26]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [26]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[26] .is_wysiwyg = "true";
defparam \n0|acc_final[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N15
dffeas \n0|acc_final[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[27]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [27]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[27] .is_wysiwyg = "true";
defparam \n0|acc_final[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N9
dffeas \n0|acc_final[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[24]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [24]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[24] .is_wysiwyg = "true";
defparam \n0|acc_final[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N11
dffeas \n0|acc_final[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[25]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [25]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[25] .is_wysiwyg = "true";
defparam \n0|acc_final[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N30
cycloneive_lcell_comb \n0|LessThan0~1 (
// Equation(s):
// \n0|LessThan0~1_combout  = (\n0|acc_final [26]) # ((\n0|acc_final [27]) # ((\n0|acc_final [24]) # (\n0|acc_final [25])))

	.dataa(\n0|acc_final [26]),
	.datab(\n0|acc_final [27]),
	.datac(\n0|acc_final [24]),
	.datad(\n0|acc_final [25]),
	.cin(gnd),
	.combout(\n0|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \n0|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \n0|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneive_lcell_comb \n0|sigmoid_address[0]~1 (
// Equation(s):
// \n0|sigmoid_address[0]~1_combout  = (!\n0|acc_final [31] & ((\n0|LessThan0~2_combout ) # ((\n0|LessThan0~0_combout ) # (\n0|LessThan0~1_combout ))))

	.dataa(\n0|acc_final [31]),
	.datab(\n0|LessThan0~2_combout ),
	.datac(\n0|LessThan0~0_combout ),
	.datad(\n0|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\n0|sigmoid_address[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \n0|sigmoid_address[0]~1 .lut_mask = 16'h5554;
defparam \n0|sigmoid_address[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N11
dffeas \n0|acc_final[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[9]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [9]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[9] .is_wysiwyg = "true";
defparam \n0|acc_final[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneive_lcell_comb \n0|LessThan1~2 (
// Equation(s):
// \n0|LessThan1~2_combout  = (\n0|acc_final [29] & (\n0|acc_final [28] & \n0|acc_final [30]))

	.dataa(\n0|acc_final [29]),
	.datab(gnd),
	.datac(\n0|acc_final [28]),
	.datad(\n0|acc_final [30]),
	.cin(gnd),
	.combout(\n0|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \n0|LessThan1~2 .lut_mask = 16'hA000;
defparam \n0|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N26
cycloneive_lcell_comb \n0|LessThan1~1 (
// Equation(s):
// \n0|LessThan1~1_combout  = (\n0|acc_final [26] & (\n0|acc_final [27] & (\n0|acc_final [24] & \n0|acc_final [25])))

	.dataa(\n0|acc_final [26]),
	.datab(\n0|acc_final [27]),
	.datac(\n0|acc_final [24]),
	.datad(\n0|acc_final [25]),
	.cin(gnd),
	.combout(\n0|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \n0|LessThan1~1 .lut_mask = 16'h8000;
defparam \n0|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N24
cycloneive_lcell_comb \n0|LessThan1~0 (
// Equation(s):
// \n0|LessThan1~0_combout  = (\n0|acc_final [23] & (\n0|acc_final [21] & (\n0|acc_final [22] & \n0|acc_final [20])))

	.dataa(\n0|acc_final [23]),
	.datab(\n0|acc_final [21]),
	.datac(\n0|acc_final [22]),
	.datad(\n0|acc_final [20]),
	.cin(gnd),
	.combout(\n0|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \n0|LessThan1~0 .lut_mask = 16'h8000;
defparam \n0|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneive_lcell_comb \n0|sigmoid_address[0]~0 (
// Equation(s):
// \n0|sigmoid_address[0]~0_combout  = ((\n0|LessThan1~2_combout  & (\n0|LessThan1~1_combout  & \n0|LessThan1~0_combout ))) # (!\n0|acc_final [31])

	.dataa(\n0|acc_final [31]),
	.datab(\n0|LessThan1~2_combout ),
	.datac(\n0|LessThan1~1_combout ),
	.datad(\n0|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\n0|sigmoid_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \n0|sigmoid_address[0]~0 .lut_mask = 16'hD555;
defparam \n0|sigmoid_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneive_lcell_comb \n0|sigmoid_address[0]~2 (
// Equation(s):
// \n0|sigmoid_address[0]~2_combout  = (\n0|acc_final [9] & ((\n0|sigmoid_address[0]~0_combout ))) # (!\n0|acc_final [9] & (\n0|sigmoid_address[0]~1_combout ))

	.dataa(\n0|sigmoid_address[0]~1_combout ),
	.datab(gnd),
	.datac(\n0|acc_final [9]),
	.datad(\n0|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n0|sigmoid_address[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \n0|sigmoid_address[0]~2 .lut_mask = 16'hFA0A;
defparam \n0|sigmoid_address[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N13
dffeas \n0|acc_final[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[10]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [10]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[10] .is_wysiwyg = "true";
defparam \n0|acc_final[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneive_lcell_comb \n0|sigmoid_address[1]~3 (
// Equation(s):
// \n0|sigmoid_address[1]~3_combout  = (\n0|acc_final [10] & (\n0|sigmoid_address[0]~0_combout )) # (!\n0|acc_final [10] & ((\n0|sigmoid_address[0]~1_combout )))

	.dataa(gnd),
	.datab(\n0|sigmoid_address[0]~0_combout ),
	.datac(\n0|acc_final [10]),
	.datad(\n0|sigmoid_address[0]~1_combout ),
	.cin(gnd),
	.combout(\n0|sigmoid_address[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \n0|sigmoid_address[1]~3 .lut_mask = 16'hCFC0;
defparam \n0|sigmoid_address[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N15
dffeas \n0|acc_final[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[11]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [11]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[11] .is_wysiwyg = "true";
defparam \n0|acc_final[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneive_lcell_comb \n0|sigmoid_address[2]~4 (
// Equation(s):
// \n0|sigmoid_address[2]~4_combout  = (\n0|acc_final [11] & ((\n0|sigmoid_address[0]~0_combout ))) # (!\n0|acc_final [11] & (\n0|sigmoid_address[0]~1_combout ))

	.dataa(\n0|sigmoid_address[0]~1_combout ),
	.datab(gnd),
	.datac(\n0|acc_final [11]),
	.datad(\n0|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n0|sigmoid_address[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \n0|sigmoid_address[2]~4 .lut_mask = 16'hFA0A;
defparam \n0|sigmoid_address[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N17
dffeas \n0|acc_final[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[12]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [12]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[12] .is_wysiwyg = "true";
defparam \n0|acc_final[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneive_lcell_comb \n0|sigmoid_address[3]~5 (
// Equation(s):
// \n0|sigmoid_address[3]~5_combout  = (\n0|acc_final [12] & ((\n0|sigmoid_address[0]~0_combout ))) # (!\n0|acc_final [12] & (\n0|sigmoid_address[0]~1_combout ))

	.dataa(\n0|sigmoid_address[0]~1_combout ),
	.datab(\n0|sigmoid_address[0]~0_combout ),
	.datac(gnd),
	.datad(\n0|acc_final [12]),
	.cin(gnd),
	.combout(\n0|sigmoid_address[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \n0|sigmoid_address[3]~5 .lut_mask = 16'hCCAA;
defparam \n0|sigmoid_address[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N19
dffeas \n0|acc_final[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[13]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [13]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[13] .is_wysiwyg = "true";
defparam \n0|acc_final[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneive_lcell_comb \n0|sigmoid_address[4]~6 (
// Equation(s):
// \n0|sigmoid_address[4]~6_combout  = (\n0|acc_final [13] & ((\n0|sigmoid_address[0]~0_combout ))) # (!\n0|acc_final [13] & (\n0|sigmoid_address[0]~1_combout ))

	.dataa(\n0|sigmoid_address[0]~1_combout ),
	.datab(\n0|acc_final [13]),
	.datac(gnd),
	.datad(\n0|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n0|sigmoid_address[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \n0|sigmoid_address[4]~6 .lut_mask = 16'hEE22;
defparam \n0|sigmoid_address[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N21
dffeas \n0|acc_final[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[14]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [14]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[14] .is_wysiwyg = "true";
defparam \n0|acc_final[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneive_lcell_comb \n0|sigmoid_address[5]~7 (
// Equation(s):
// \n0|sigmoid_address[5]~7_combout  = (\n0|acc_final [14] & ((\n0|sigmoid_address[0]~0_combout ))) # (!\n0|acc_final [14] & (\n0|sigmoid_address[0]~1_combout ))

	.dataa(\n0|sigmoid_address[0]~1_combout ),
	.datab(gnd),
	.datac(\n0|acc_final [14]),
	.datad(\n0|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n0|sigmoid_address[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \n0|sigmoid_address[5]~7 .lut_mask = 16'hFA0A;
defparam \n0|sigmoid_address[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N23
dffeas \n0|acc_final[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[15]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [15]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[15] .is_wysiwyg = "true";
defparam \n0|acc_final[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneive_lcell_comb \n0|sigmoid_address[6]~8 (
// Equation(s):
// \n0|sigmoid_address[6]~8_combout  = (\n0|acc_final [15] & ((\n0|sigmoid_address[0]~0_combout ))) # (!\n0|acc_final [15] & (\n0|sigmoid_address[0]~1_combout ))

	.dataa(\n0|sigmoid_address[0]~1_combout ),
	.datab(\n0|sigmoid_address[0]~0_combout ),
	.datac(gnd),
	.datad(\n0|acc_final [15]),
	.cin(gnd),
	.combout(\n0|sigmoid_address[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \n0|sigmoid_address[6]~8 .lut_mask = 16'hCCAA;
defparam \n0|sigmoid_address[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N25
dffeas \n0|acc_final[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[16]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [16]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[16] .is_wysiwyg = "true";
defparam \n0|acc_final[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneive_lcell_comb \n0|sigmoid_address[7]~9 (
// Equation(s):
// \n0|sigmoid_address[7]~9_combout  = (\n0|acc_final [16] & ((\n0|sigmoid_address[0]~0_combout ))) # (!\n0|acc_final [16] & (\n0|sigmoid_address[0]~1_combout ))

	.dataa(\n0|sigmoid_address[0]~1_combout ),
	.datab(\n0|acc_final [16]),
	.datac(gnd),
	.datad(\n0|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n0|sigmoid_address[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \n0|sigmoid_address[7]~9 .lut_mask = 16'hEE22;
defparam \n0|sigmoid_address[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N27
dffeas \n0|acc_final[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[17]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [17]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[17] .is_wysiwyg = "true";
defparam \n0|acc_final[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneive_lcell_comb \n0|sigmoid_address[8]~10 (
// Equation(s):
// \n0|sigmoid_address[8]~10_combout  = (\n0|acc_final [17] & ((\n0|sigmoid_address[0]~0_combout ))) # (!\n0|acc_final [17] & (\n0|sigmoid_address[0]~1_combout ))

	.dataa(\n0|sigmoid_address[0]~1_combout ),
	.datab(\n0|sigmoid_address[0]~0_combout ),
	.datac(gnd),
	.datad(\n0|acc_final [17]),
	.cin(gnd),
	.combout(\n0|sigmoid_address[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \n0|sigmoid_address[8]~10 .lut_mask = 16'hCCAA;
defparam \n0|sigmoid_address[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N29
dffeas \n0|acc_final[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[18]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [18]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[18] .is_wysiwyg = "true";
defparam \n0|acc_final[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneive_lcell_comb \n0|sigmoid_address[9]~11 (
// Equation(s):
// \n0|sigmoid_address[9]~11_combout  = (\n0|acc_final [18] & ((\n0|sigmoid_address[0]~0_combout ))) # (!\n0|acc_final [18] & (\n0|sigmoid_address[0]~1_combout ))

	.dataa(\n0|sigmoid_address[0]~1_combout ),
	.datab(\n0|sigmoid_address[0]~0_combout ),
	.datac(gnd),
	.datad(\n0|acc_final [18]),
	.cin(gnd),
	.combout(\n0|sigmoid_address[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \n0|sigmoid_address[9]~11 .lut_mask = 16'hCCAA;
defparam \n0|sigmoid_address[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N31
dffeas \n0|acc_final[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|acc_final[19]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|acc_final [19]),
	.prn(vcc));
// synopsys translate_off
defparam \n0|acc_final[19] .is_wysiwyg = "true";
defparam \n0|acc_final[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneive_lcell_comb \n0|sigmoid_address[10]~12 (
// Equation(s):
// \n0|sigmoid_address[10]~12_combout  = (\n0|acc_final [19] & (\n0|sigmoid_address[0]~0_combout )) # (!\n0|acc_final [19] & ((\n0|sigmoid_address[0]~1_combout )))

	.dataa(gnd),
	.datab(\n0|sigmoid_address[0]~0_combout ),
	.datac(\n0|acc_final [19]),
	.datad(\n0|sigmoid_address[0]~1_combout ),
	.cin(gnd),
	.combout(\n0|sigmoid_address[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \n0|sigmoid_address[10]~12 .lut_mask = 16'hCFC0;
defparam \n0|sigmoid_address[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cycloneive_lcell_comb \n0|acc_final[31]~_wirecell (
// Equation(s):
// \n0|acc_final[31]~_wirecell_combout  = !\n0|acc_final [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(\n0|acc_final [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\n0|acc_final[31]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \n0|acc_final[31]~_wirecell .lut_mask = 16'h0F0F;
defparam \n0|acc_final[31]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n0|acc_final[31]~_wirecell_combout ,\n0|sigmoid_address[10]~12_combout ,\n0|sigmoid_address[9]~11_combout ,\n0|sigmoid_address[8]~10_combout ,\n0|sigmoid_address[7]~9_combout ,\n0|sigmoid_address[6]~8_combout ,\n0|sigmoid_address[5]~7_combout ,
\n0|sigmoid_address[4]~6_combout ,\n0|sigmoid_address[3]~5_combout ,\n0|sigmoid_address[2]~4_combout ,\n0|sigmoid_address[1]~3_combout ,\n0|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sigmoid_q5_7.mif";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "neuron:n0|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555554000000000000000000000FFFFFFFFFFFFFFFFEAAAAAAAAAAAA955555555554000000000FFFFFFFFAAAAAAA95555554000003FFFFFAAAAA5555500003FFFFAAAA55540003FFFAAA5554003FFEAA555003FFAA955003FEAA5500FFAA5500FFAA5403FEA5403FA9500FEA540FEA503FA950FEA503EA503EA503E950FA943FA50FE943EA50FA50FA943E943E943E943E943E943E940;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFA50FA50FA50FA50FA50FA50FA543E943E950FA503E940FA543EA50FE950FE950FE9503EA540FE9503FA9503FEA540FFA9500FFA95403FEA95403FEA95500FFEAA55400FFEAA955000FFFAAA9554000FFFFAAA955540000FFFFEAAAA95555400000FFFFFFAAAAAAA5555555400000003FFFFFFFFFAAAAAAAAAAA555555555555500000000000000003FFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555555555400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n0|acc_final[31]~_wirecell_combout ,\n0|sigmoid_address[10]~12_combout ,\n0|sigmoid_address[9]~11_combout ,\n0|sigmoid_address[8]~10_combout ,\n0|sigmoid_address[7]~9_combout ,\n0|sigmoid_address[6]~8_combout ,\n0|sigmoid_address[5]~7_combout ,
\n0|sigmoid_address[4]~6_combout ,\n0|sigmoid_address[3]~5_combout ,\n0|sigmoid_address[2]~4_combout ,\n0|sigmoid_address[1]~3_combout ,\n0|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "sigmoid_q5_7.mif";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "neuron:n0|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555400000000000000000003FFFFFFFFFFFFFFFEAAAAAAAAAAAA9555555555540000000003FFFFFFFFAAAAAAAA555555540000003FFFFFFAAAAAA55555400000FFFFFEAAAA9555540000FFFFEAAAA555540000FFFFAAAA955540003FFFEAAA955540000;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFAAAA55550000FFFFAAAA555540003FFFFAAAA9555500003FFFFAAAAA55555000003FFFFFAAAAA9555554000000FFFFFFFAAAAAAA95555555400000000FFFFFFFFFFAAAAAAAAAAA55555555555550000000000000000FFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n0|acc_final[31]~_wirecell_combout ,\n0|sigmoid_address[10]~12_combout ,\n0|sigmoid_address[9]~11_combout ,\n0|sigmoid_address[8]~10_combout ,\n0|sigmoid_address[7]~9_combout ,\n0|sigmoid_address[6]~8_combout ,\n0|sigmoid_address[5]~7_combout ,
\n0|sigmoid_address[4]~6_combout ,\n0|sigmoid_address[3]~5_combout ,\n0|sigmoid_address[2]~4_combout ,\n0|sigmoid_address[1]~3_combout ,\n0|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "sigmoid_q5_7.mif";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "neuron:n0|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555400000000000000000000000FFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAA555555555555555540000000000000000;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAA955555555555555555400000000000000000003FFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA555555555555555555555555555555555555555555555555550000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n0|acc_final[31]~_wirecell_combout ,\n0|sigmoid_address[10]~12_combout ,\n0|sigmoid_address[9]~11_combout ,\n0|sigmoid_address[8]~10_combout ,\n0|sigmoid_address[7]~9_combout ,\n0|sigmoid_address[6]~8_combout ,\n0|sigmoid_address[5]~7_combout ,
\n0|sigmoid_address[4]~6_combout ,\n0|sigmoid_address[3]~5_combout ,\n0|sigmoid_address[2]~4_combout ,\n0|sigmoid_address[1]~3_combout ,\n0|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "sigmoid_q5_7.mif";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "neuron:n0|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h55555555555555555555555555555555555555555555555555555555555555555555554000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n0|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: DSPMULT_X22_Y11_N0
cycloneive_mac_mult \n1|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\neuron1_weights|altsyncram_component|auto_generated|q_a [15],\neuron1_weights|altsyncram_component|auto_generated|q_a [14],\neuron1_weights|altsyncram_component|auto_generated|q_a [13],\neuron1_weights|altsyncram_component|auto_generated|q_a [12],
\neuron1_weights|altsyncram_component|auto_generated|q_a [11],\neuron1_weights|altsyncram_component|auto_generated|q_a [10],\neuron1_weights|altsyncram_component|auto_generated|q_a [9],\neuron1_weights|altsyncram_component|auto_generated|q_a [8],
\neuron1_weights|altsyncram_component|auto_generated|q_a [7],\neuron1_weights|altsyncram_component|auto_generated|q_a [6],\neuron1_weights|altsyncram_component|auto_generated|q_a [5],\neuron1_weights|altsyncram_component|auto_generated|q_a [4],
\neuron1_weights|altsyncram_component|auto_generated|q_a [3],\neuron1_weights|altsyncram_component|auto_generated|q_a [2],\neuron1_weights|altsyncram_component|auto_generated|q_a [1],\neuron1_weights|altsyncram_component|auto_generated|q_a [0],gnd,gnd}),
	.datab({\inp_data[15]~input_o ,\inp_data[14]~input_o ,\inp_data[13]~input_o ,\inp_data[12]~input_o ,\inp_data[11]~input_o ,\inp_data[10]~input_o ,\inp_data[9]~input_o ,\inp_data[8]~input_o ,\inp_data[7]~input_o ,\inp_data[6]~input_o ,\inp_data[5]~input_o ,
\inp_data[4]~input_o ,\inp_data[3]~input_o ,\inp_data[2]~input_o ,\inp_data[1]~input_o ,\inp_data[0]~input_o ,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \n1|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \n1|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \n1|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \n1|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \n1|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \n1|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X22_Y11_N2
cycloneive_mac_out \n1|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\n1|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT28 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT27 ,
\n1|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT22 ,
\n1|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT17 ,
\n1|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\n1|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT7 ,
\n1|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\n1|Mult0|auto_generated|mac_mult1~DATAOUT2 ,
\n1|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\n1|Mult0|auto_generated|mac_mult1~dataout ,\n1|Mult0|auto_generated|mac_mult1~3 ,\n1|Mult0|auto_generated|mac_mult1~2 ,\n1|Mult0|auto_generated|mac_mult1~1 ,\n1|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\n1|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \n1|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \n1|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneive_lcell_comb \n1|acc[0]~32 (
// Equation(s):
// \n1|acc[0]~32_combout  = (\n1|Mult0|auto_generated|mac_out2~dataout  & (\n1|acc [0] $ (VCC))) # (!\n1|Mult0|auto_generated|mac_out2~dataout  & (\n1|acc [0] & VCC))
// \n1|acc[0]~33  = CARRY((\n1|Mult0|auto_generated|mac_out2~dataout  & \n1|acc [0]))

	.dataa(\n1|Mult0|auto_generated|mac_out2~dataout ),
	.datab(\n1|acc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\n1|acc[0]~32_combout ),
	.cout(\n1|acc[0]~33 ));
// synopsys translate_off
defparam \n1|acc[0]~32 .lut_mask = 16'h6688;
defparam \n1|acc[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N1
dffeas \n1|acc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[0] .is_wysiwyg = "true";
defparam \n1|acc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneive_lcell_comb \n1|acc[1]~34 (
// Equation(s):
// \n1|acc[1]~34_combout  = (\n1|acc [1] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT1  & (\n1|acc[0]~33  & VCC)) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT1  & (!\n1|acc[0]~33 )))) # (!\n1|acc [1] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT1  & 
// (!\n1|acc[0]~33 )) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT1  & ((\n1|acc[0]~33 ) # (GND)))))
// \n1|acc[1]~35  = CARRY((\n1|acc [1] & (!\n1|Mult0|auto_generated|mac_out2~DATAOUT1  & !\n1|acc[0]~33 )) # (!\n1|acc [1] & ((!\n1|acc[0]~33 ) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT1 ))))

	.dataa(\n1|acc [1]),
	.datab(\n1|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[0]~33 ),
	.combout(\n1|acc[1]~34_combout ),
	.cout(\n1|acc[1]~35 ));
// synopsys translate_off
defparam \n1|acc[1]~34 .lut_mask = 16'h9617;
defparam \n1|acc[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N3
dffeas \n1|acc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[1] .is_wysiwyg = "true";
defparam \n1|acc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cycloneive_lcell_comb \n1|acc[2]~36 (
// Equation(s):
// \n1|acc[2]~36_combout  = ((\n1|acc [2] $ (\n1|Mult0|auto_generated|mac_out2~DATAOUT2  $ (!\n1|acc[1]~35 )))) # (GND)
// \n1|acc[2]~37  = CARRY((\n1|acc [2] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT2 ) # (!\n1|acc[1]~35 ))) # (!\n1|acc [2] & (\n1|Mult0|auto_generated|mac_out2~DATAOUT2  & !\n1|acc[1]~35 )))

	.dataa(\n1|acc [2]),
	.datab(\n1|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[1]~35 ),
	.combout(\n1|acc[2]~36_combout ),
	.cout(\n1|acc[2]~37 ));
// synopsys translate_off
defparam \n1|acc[2]~36 .lut_mask = 16'h698E;
defparam \n1|acc[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N5
dffeas \n1|acc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[2] .is_wysiwyg = "true";
defparam \n1|acc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneive_lcell_comb \n1|acc[3]~38 (
// Equation(s):
// \n1|acc[3]~38_combout  = (\n1|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\n1|acc [3] & (\n1|acc[2]~37  & VCC)) # (!\n1|acc [3] & (!\n1|acc[2]~37 )))) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\n1|acc [3] & (!\n1|acc[2]~37 )) # (!\n1|acc [3] & 
// ((\n1|acc[2]~37 ) # (GND)))))
// \n1|acc[3]~39  = CARRY((\n1|Mult0|auto_generated|mac_out2~DATAOUT3  & (!\n1|acc [3] & !\n1|acc[2]~37 )) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT3  & ((!\n1|acc[2]~37 ) # (!\n1|acc [3]))))

	.dataa(\n1|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datab(\n1|acc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[2]~37 ),
	.combout(\n1|acc[3]~38_combout ),
	.cout(\n1|acc[3]~39 ));
// synopsys translate_off
defparam \n1|acc[3]~38 .lut_mask = 16'h9617;
defparam \n1|acc[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N7
dffeas \n1|acc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[3] .is_wysiwyg = "true";
defparam \n1|acc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneive_lcell_comb \n1|acc[4]~40 (
// Equation(s):
// \n1|acc[4]~40_combout  = ((\n1|acc [4] $ (\n1|Mult0|auto_generated|mac_out2~DATAOUT4  $ (!\n1|acc[3]~39 )))) # (GND)
// \n1|acc[4]~41  = CARRY((\n1|acc [4] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT4 ) # (!\n1|acc[3]~39 ))) # (!\n1|acc [4] & (\n1|Mult0|auto_generated|mac_out2~DATAOUT4  & !\n1|acc[3]~39 )))

	.dataa(\n1|acc [4]),
	.datab(\n1|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[3]~39 ),
	.combout(\n1|acc[4]~40_combout ),
	.cout(\n1|acc[4]~41 ));
// synopsys translate_off
defparam \n1|acc[4]~40 .lut_mask = 16'h698E;
defparam \n1|acc[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N9
dffeas \n1|acc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[4] .is_wysiwyg = "true";
defparam \n1|acc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneive_lcell_comb \n1|acc[5]~42 (
// Equation(s):
// \n1|acc[5]~42_combout  = (\n1|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\n1|acc [5] & (\n1|acc[4]~41  & VCC)) # (!\n1|acc [5] & (!\n1|acc[4]~41 )))) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\n1|acc [5] & (!\n1|acc[4]~41 )) # (!\n1|acc [5] & 
// ((\n1|acc[4]~41 ) # (GND)))))
// \n1|acc[5]~43  = CARRY((\n1|Mult0|auto_generated|mac_out2~DATAOUT5  & (!\n1|acc [5] & !\n1|acc[4]~41 )) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT5  & ((!\n1|acc[4]~41 ) # (!\n1|acc [5]))))

	.dataa(\n1|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datab(\n1|acc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[4]~41 ),
	.combout(\n1|acc[5]~42_combout ),
	.cout(\n1|acc[5]~43 ));
// synopsys translate_off
defparam \n1|acc[5]~42 .lut_mask = 16'h9617;
defparam \n1|acc[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N11
dffeas \n1|acc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[5] .is_wysiwyg = "true";
defparam \n1|acc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneive_lcell_comb \n1|acc[6]~44 (
// Equation(s):
// \n1|acc[6]~44_combout  = ((\n1|acc [6] $ (\n1|Mult0|auto_generated|mac_out2~DATAOUT6  $ (!\n1|acc[5]~43 )))) # (GND)
// \n1|acc[6]~45  = CARRY((\n1|acc [6] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT6 ) # (!\n1|acc[5]~43 ))) # (!\n1|acc [6] & (\n1|Mult0|auto_generated|mac_out2~DATAOUT6  & !\n1|acc[5]~43 )))

	.dataa(\n1|acc [6]),
	.datab(\n1|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[5]~43 ),
	.combout(\n1|acc[6]~44_combout ),
	.cout(\n1|acc[6]~45 ));
// synopsys translate_off
defparam \n1|acc[6]~44 .lut_mask = 16'h698E;
defparam \n1|acc[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N13
dffeas \n1|acc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[6] .is_wysiwyg = "true";
defparam \n1|acc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N14
cycloneive_lcell_comb \n1|acc[7]~46 (
// Equation(s):
// \n1|acc[7]~46_combout  = (\n1|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\n1|acc [7] & (\n1|acc[6]~45  & VCC)) # (!\n1|acc [7] & (!\n1|acc[6]~45 )))) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\n1|acc [7] & (!\n1|acc[6]~45 )) # (!\n1|acc [7] & 
// ((\n1|acc[6]~45 ) # (GND)))))
// \n1|acc[7]~47  = CARRY((\n1|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\n1|acc [7] & !\n1|acc[6]~45 )) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT7  & ((!\n1|acc[6]~45 ) # (!\n1|acc [7]))))

	.dataa(\n1|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datab(\n1|acc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[6]~45 ),
	.combout(\n1|acc[7]~46_combout ),
	.cout(\n1|acc[7]~47 ));
// synopsys translate_off
defparam \n1|acc[7]~46 .lut_mask = 16'h9617;
defparam \n1|acc[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N15
dffeas \n1|acc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[7] .is_wysiwyg = "true";
defparam \n1|acc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneive_lcell_comb \n1|acc[8]~48 (
// Equation(s):
// \n1|acc[8]~48_combout  = ((\n1|Mult0|auto_generated|mac_out2~DATAOUT8  $ (\n1|acc [8] $ (!\n1|acc[7]~47 )))) # (GND)
// \n1|acc[8]~49  = CARRY((\n1|Mult0|auto_generated|mac_out2~DATAOUT8  & ((\n1|acc [8]) # (!\n1|acc[7]~47 ))) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT8  & (\n1|acc [8] & !\n1|acc[7]~47 )))

	.dataa(\n1|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datab(\n1|acc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[7]~47 ),
	.combout(\n1|acc[8]~48_combout ),
	.cout(\n1|acc[8]~49 ));
// synopsys translate_off
defparam \n1|acc[8]~48 .lut_mask = 16'h698E;
defparam \n1|acc[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N17
dffeas \n1|acc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[8] .is_wysiwyg = "true";
defparam \n1|acc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cycloneive_lcell_comb \n1|acc[9]~50 (
// Equation(s):
// \n1|acc[9]~50_combout  = (\n1|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\n1|acc [9] & (\n1|acc[8]~49  & VCC)) # (!\n1|acc [9] & (!\n1|acc[8]~49 )))) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\n1|acc [9] & (!\n1|acc[8]~49 )) # (!\n1|acc [9] & 
// ((\n1|acc[8]~49 ) # (GND)))))
// \n1|acc[9]~51  = CARRY((\n1|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\n1|acc [9] & !\n1|acc[8]~49 )) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT9  & ((!\n1|acc[8]~49 ) # (!\n1|acc [9]))))

	.dataa(\n1|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datab(\n1|acc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[8]~49 ),
	.combout(\n1|acc[9]~50_combout ),
	.cout(\n1|acc[9]~51 ));
// synopsys translate_off
defparam \n1|acc[9]~50 .lut_mask = 16'h9617;
defparam \n1|acc[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N19
dffeas \n1|acc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[9] .is_wysiwyg = "true";
defparam \n1|acc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneive_lcell_comb \n1|acc[10]~52 (
// Equation(s):
// \n1|acc[10]~52_combout  = ((\n1|acc [10] $ (\n1|Mult0|auto_generated|mac_out2~DATAOUT10  $ (!\n1|acc[9]~51 )))) # (GND)
// \n1|acc[10]~53  = CARRY((\n1|acc [10] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT10 ) # (!\n1|acc[9]~51 ))) # (!\n1|acc [10] & (\n1|Mult0|auto_generated|mac_out2~DATAOUT10  & !\n1|acc[9]~51 )))

	.dataa(\n1|acc [10]),
	.datab(\n1|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[9]~51 ),
	.combout(\n1|acc[10]~52_combout ),
	.cout(\n1|acc[10]~53 ));
// synopsys translate_off
defparam \n1|acc[10]~52 .lut_mask = 16'h698E;
defparam \n1|acc[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N21
dffeas \n1|acc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[10] .is_wysiwyg = "true";
defparam \n1|acc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneive_lcell_comb \n1|acc[11]~54 (
// Equation(s):
// \n1|acc[11]~54_combout  = (\n1|acc [11] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT11  & (\n1|acc[10]~53  & VCC)) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\n1|acc[10]~53 )))) # (!\n1|acc [11] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT11  
// & (!\n1|acc[10]~53 )) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\n1|acc[10]~53 ) # (GND)))))
// \n1|acc[11]~55  = CARRY((\n1|acc [11] & (!\n1|Mult0|auto_generated|mac_out2~DATAOUT11  & !\n1|acc[10]~53 )) # (!\n1|acc [11] & ((!\n1|acc[10]~53 ) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT11 ))))

	.dataa(\n1|acc [11]),
	.datab(\n1|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[10]~53 ),
	.combout(\n1|acc[11]~54_combout ),
	.cout(\n1|acc[11]~55 ));
// synopsys translate_off
defparam \n1|acc[11]~54 .lut_mask = 16'h9617;
defparam \n1|acc[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N23
dffeas \n1|acc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[11] .is_wysiwyg = "true";
defparam \n1|acc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneive_lcell_comb \n1|acc[12]~56 (
// Equation(s):
// \n1|acc[12]~56_combout  = ((\n1|Mult0|auto_generated|mac_out2~DATAOUT12  $ (\n1|acc [12] $ (!\n1|acc[11]~55 )))) # (GND)
// \n1|acc[12]~57  = CARRY((\n1|Mult0|auto_generated|mac_out2~DATAOUT12  & ((\n1|acc [12]) # (!\n1|acc[11]~55 ))) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT12  & (\n1|acc [12] & !\n1|acc[11]~55 )))

	.dataa(\n1|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datab(\n1|acc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[11]~55 ),
	.combout(\n1|acc[12]~56_combout ),
	.cout(\n1|acc[12]~57 ));
// synopsys translate_off
defparam \n1|acc[12]~56 .lut_mask = 16'h698E;
defparam \n1|acc[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N25
dffeas \n1|acc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[12] .is_wysiwyg = "true";
defparam \n1|acc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneive_lcell_comb \n1|acc[13]~58 (
// Equation(s):
// \n1|acc[13]~58_combout  = (\n1|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\n1|acc [13] & (\n1|acc[12]~57  & VCC)) # (!\n1|acc [13] & (!\n1|acc[12]~57 )))) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\n1|acc [13] & (!\n1|acc[12]~57 )) # 
// (!\n1|acc [13] & ((\n1|acc[12]~57 ) # (GND)))))
// \n1|acc[13]~59  = CARRY((\n1|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\n1|acc [13] & !\n1|acc[12]~57 )) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT13  & ((!\n1|acc[12]~57 ) # (!\n1|acc [13]))))

	.dataa(\n1|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datab(\n1|acc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[12]~57 ),
	.combout(\n1|acc[13]~58_combout ),
	.cout(\n1|acc[13]~59 ));
// synopsys translate_off
defparam \n1|acc[13]~58 .lut_mask = 16'h9617;
defparam \n1|acc[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N27
dffeas \n1|acc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[13] .is_wysiwyg = "true";
defparam \n1|acc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneive_lcell_comb \n1|acc[14]~60 (
// Equation(s):
// \n1|acc[14]~60_combout  = ((\n1|acc [14] $ (\n1|Mult0|auto_generated|mac_out2~DATAOUT14  $ (!\n1|acc[13]~59 )))) # (GND)
// \n1|acc[14]~61  = CARRY((\n1|acc [14] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT14 ) # (!\n1|acc[13]~59 ))) # (!\n1|acc [14] & (\n1|Mult0|auto_generated|mac_out2~DATAOUT14  & !\n1|acc[13]~59 )))

	.dataa(\n1|acc [14]),
	.datab(\n1|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[13]~59 ),
	.combout(\n1|acc[14]~60_combout ),
	.cout(\n1|acc[14]~61 ));
// synopsys translate_off
defparam \n1|acc[14]~60 .lut_mask = 16'h698E;
defparam \n1|acc[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N29
dffeas \n1|acc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[14] .is_wysiwyg = "true";
defparam \n1|acc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cycloneive_lcell_comb \n1|acc[15]~62 (
// Equation(s):
// \n1|acc[15]~62_combout  = (\n1|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\n1|acc [15] & (\n1|acc[14]~61  & VCC)) # (!\n1|acc [15] & (!\n1|acc[14]~61 )))) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\n1|acc [15] & (!\n1|acc[14]~61 )) # 
// (!\n1|acc [15] & ((\n1|acc[14]~61 ) # (GND)))))
// \n1|acc[15]~63  = CARRY((\n1|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\n1|acc [15] & !\n1|acc[14]~61 )) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT15  & ((!\n1|acc[14]~61 ) # (!\n1|acc [15]))))

	.dataa(\n1|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datab(\n1|acc [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[14]~61 ),
	.combout(\n1|acc[15]~62_combout ),
	.cout(\n1|acc[15]~63 ));
// synopsys translate_off
defparam \n1|acc[15]~62 .lut_mask = 16'h9617;
defparam \n1|acc[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N31
dffeas \n1|acc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[15] .is_wysiwyg = "true";
defparam \n1|acc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N0
cycloneive_lcell_comb \n1|acc[16]~64 (
// Equation(s):
// \n1|acc[16]~64_combout  = ((\n1|Mult0|auto_generated|mac_out2~DATAOUT16  $ (\n1|acc [16] $ (!\n1|acc[15]~63 )))) # (GND)
// \n1|acc[16]~65  = CARRY((\n1|Mult0|auto_generated|mac_out2~DATAOUT16  & ((\n1|acc [16]) # (!\n1|acc[15]~63 ))) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT16  & (\n1|acc [16] & !\n1|acc[15]~63 )))

	.dataa(\n1|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datab(\n1|acc [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[15]~63 ),
	.combout(\n1|acc[16]~64_combout ),
	.cout(\n1|acc[16]~65 ));
// synopsys translate_off
defparam \n1|acc[16]~64 .lut_mask = 16'h698E;
defparam \n1|acc[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N1
dffeas \n1|acc[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[16] .is_wysiwyg = "true";
defparam \n1|acc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N2
cycloneive_lcell_comb \n1|acc[17]~66 (
// Equation(s):
// \n1|acc[17]~66_combout  = (\n1|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\n1|acc [17] & (\n1|acc[16]~65  & VCC)) # (!\n1|acc [17] & (!\n1|acc[16]~65 )))) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\n1|acc [17] & (!\n1|acc[16]~65 )) # 
// (!\n1|acc [17] & ((\n1|acc[16]~65 ) # (GND)))))
// \n1|acc[17]~67  = CARRY((\n1|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\n1|acc [17] & !\n1|acc[16]~65 )) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT17  & ((!\n1|acc[16]~65 ) # (!\n1|acc [17]))))

	.dataa(\n1|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datab(\n1|acc [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[16]~65 ),
	.combout(\n1|acc[17]~66_combout ),
	.cout(\n1|acc[17]~67 ));
// synopsys translate_off
defparam \n1|acc[17]~66 .lut_mask = 16'h9617;
defparam \n1|acc[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N3
dffeas \n1|acc[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[17] .is_wysiwyg = "true";
defparam \n1|acc[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N4
cycloneive_lcell_comb \n1|acc[18]~68 (
// Equation(s):
// \n1|acc[18]~68_combout  = ((\n1|Mult0|auto_generated|mac_out2~DATAOUT18  $ (\n1|acc [18] $ (!\n1|acc[17]~67 )))) # (GND)
// \n1|acc[18]~69  = CARRY((\n1|Mult0|auto_generated|mac_out2~DATAOUT18  & ((\n1|acc [18]) # (!\n1|acc[17]~67 ))) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT18  & (\n1|acc [18] & !\n1|acc[17]~67 )))

	.dataa(\n1|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\n1|acc [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[17]~67 ),
	.combout(\n1|acc[18]~68_combout ),
	.cout(\n1|acc[18]~69 ));
// synopsys translate_off
defparam \n1|acc[18]~68 .lut_mask = 16'h698E;
defparam \n1|acc[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N5
dffeas \n1|acc[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[18] .is_wysiwyg = "true";
defparam \n1|acc[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N6
cycloneive_lcell_comb \n1|acc[19]~70 (
// Equation(s):
// \n1|acc[19]~70_combout  = (\n1|acc [19] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT19  & (\n1|acc[18]~69  & VCC)) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\n1|acc[18]~69 )))) # (!\n1|acc [19] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT19  
// & (!\n1|acc[18]~69 )) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\n1|acc[18]~69 ) # (GND)))))
// \n1|acc[19]~71  = CARRY((\n1|acc [19] & (!\n1|Mult0|auto_generated|mac_out2~DATAOUT19  & !\n1|acc[18]~69 )) # (!\n1|acc [19] & ((!\n1|acc[18]~69 ) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\n1|acc [19]),
	.datab(\n1|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[18]~69 ),
	.combout(\n1|acc[19]~70_combout ),
	.cout(\n1|acc[19]~71 ));
// synopsys translate_off
defparam \n1|acc[19]~70 .lut_mask = 16'h9617;
defparam \n1|acc[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N7
dffeas \n1|acc[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[19] .is_wysiwyg = "true";
defparam \n1|acc[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N8
cycloneive_lcell_comb \n1|acc[20]~72 (
// Equation(s):
// \n1|acc[20]~72_combout  = ((\n1|acc [20] $ (\n1|Mult0|auto_generated|mac_out2~DATAOUT20  $ (!\n1|acc[19]~71 )))) # (GND)
// \n1|acc[20]~73  = CARRY((\n1|acc [20] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT20 ) # (!\n1|acc[19]~71 ))) # (!\n1|acc [20] & (\n1|Mult0|auto_generated|mac_out2~DATAOUT20  & !\n1|acc[19]~71 )))

	.dataa(\n1|acc [20]),
	.datab(\n1|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[19]~71 ),
	.combout(\n1|acc[20]~72_combout ),
	.cout(\n1|acc[20]~73 ));
// synopsys translate_off
defparam \n1|acc[20]~72 .lut_mask = 16'h698E;
defparam \n1|acc[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N9
dffeas \n1|acc[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[20] .is_wysiwyg = "true";
defparam \n1|acc[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N10
cycloneive_lcell_comb \n1|acc[21]~74 (
// Equation(s):
// \n1|acc[21]~74_combout  = (\n1|acc [21] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT21  & (\n1|acc[20]~73  & VCC)) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\n1|acc[20]~73 )))) # (!\n1|acc [21] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT21  
// & (!\n1|acc[20]~73 )) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\n1|acc[20]~73 ) # (GND)))))
// \n1|acc[21]~75  = CARRY((\n1|acc [21] & (!\n1|Mult0|auto_generated|mac_out2~DATAOUT21  & !\n1|acc[20]~73 )) # (!\n1|acc [21] & ((!\n1|acc[20]~73 ) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\n1|acc [21]),
	.datab(\n1|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[20]~73 ),
	.combout(\n1|acc[21]~74_combout ),
	.cout(\n1|acc[21]~75 ));
// synopsys translate_off
defparam \n1|acc[21]~74 .lut_mask = 16'h9617;
defparam \n1|acc[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N11
dffeas \n1|acc[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[21] .is_wysiwyg = "true";
defparam \n1|acc[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N12
cycloneive_lcell_comb \n1|acc[22]~76 (
// Equation(s):
// \n1|acc[22]~76_combout  = ((\n1|acc [22] $ (\n1|Mult0|auto_generated|mac_out2~DATAOUT22  $ (!\n1|acc[21]~75 )))) # (GND)
// \n1|acc[22]~77  = CARRY((\n1|acc [22] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT22 ) # (!\n1|acc[21]~75 ))) # (!\n1|acc [22] & (\n1|Mult0|auto_generated|mac_out2~DATAOUT22  & !\n1|acc[21]~75 )))

	.dataa(\n1|acc [22]),
	.datab(\n1|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[21]~75 ),
	.combout(\n1|acc[22]~76_combout ),
	.cout(\n1|acc[22]~77 ));
// synopsys translate_off
defparam \n1|acc[22]~76 .lut_mask = 16'h698E;
defparam \n1|acc[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N13
dffeas \n1|acc[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[22] .is_wysiwyg = "true";
defparam \n1|acc[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N14
cycloneive_lcell_comb \n1|acc[23]~78 (
// Equation(s):
// \n1|acc[23]~78_combout  = (\n1|acc [23] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT23  & (\n1|acc[22]~77  & VCC)) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\n1|acc[22]~77 )))) # (!\n1|acc [23] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT23  
// & (!\n1|acc[22]~77 )) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\n1|acc[22]~77 ) # (GND)))))
// \n1|acc[23]~79  = CARRY((\n1|acc [23] & (!\n1|Mult0|auto_generated|mac_out2~DATAOUT23  & !\n1|acc[22]~77 )) # (!\n1|acc [23] & ((!\n1|acc[22]~77 ) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\n1|acc [23]),
	.datab(\n1|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[22]~77 ),
	.combout(\n1|acc[23]~78_combout ),
	.cout(\n1|acc[23]~79 ));
// synopsys translate_off
defparam \n1|acc[23]~78 .lut_mask = 16'h9617;
defparam \n1|acc[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N15
dffeas \n1|acc[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[23] .is_wysiwyg = "true";
defparam \n1|acc[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N16
cycloneive_lcell_comb \n1|acc[24]~80 (
// Equation(s):
// \n1|acc[24]~80_combout  = ((\n1|Mult0|auto_generated|mac_out2~DATAOUT24  $ (\n1|acc [24] $ (!\n1|acc[23]~79 )))) # (GND)
// \n1|acc[24]~81  = CARRY((\n1|Mult0|auto_generated|mac_out2~DATAOUT24  & ((\n1|acc [24]) # (!\n1|acc[23]~79 ))) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT24  & (\n1|acc [24] & !\n1|acc[23]~79 )))

	.dataa(\n1|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\n1|acc [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[23]~79 ),
	.combout(\n1|acc[24]~80_combout ),
	.cout(\n1|acc[24]~81 ));
// synopsys translate_off
defparam \n1|acc[24]~80 .lut_mask = 16'h698E;
defparam \n1|acc[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N17
dffeas \n1|acc[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[24] .is_wysiwyg = "true";
defparam \n1|acc[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N18
cycloneive_lcell_comb \n1|acc[25]~82 (
// Equation(s):
// \n1|acc[25]~82_combout  = (\n1|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\n1|acc [25] & (\n1|acc[24]~81  & VCC)) # (!\n1|acc [25] & (!\n1|acc[24]~81 )))) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\n1|acc [25] & (!\n1|acc[24]~81 )) # 
// (!\n1|acc [25] & ((\n1|acc[24]~81 ) # (GND)))))
// \n1|acc[25]~83  = CARRY((\n1|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\n1|acc [25] & !\n1|acc[24]~81 )) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT25  & ((!\n1|acc[24]~81 ) # (!\n1|acc [25]))))

	.dataa(\n1|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\n1|acc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[24]~81 ),
	.combout(\n1|acc[25]~82_combout ),
	.cout(\n1|acc[25]~83 ));
// synopsys translate_off
defparam \n1|acc[25]~82 .lut_mask = 16'h9617;
defparam \n1|acc[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N19
dffeas \n1|acc[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[25] .is_wysiwyg = "true";
defparam \n1|acc[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N20
cycloneive_lcell_comb \n1|acc[26]~84 (
// Equation(s):
// \n1|acc[26]~84_combout  = ((\n1|acc [26] $ (\n1|Mult0|auto_generated|mac_out2~DATAOUT26  $ (!\n1|acc[25]~83 )))) # (GND)
// \n1|acc[26]~85  = CARRY((\n1|acc [26] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT26 ) # (!\n1|acc[25]~83 ))) # (!\n1|acc [26] & (\n1|Mult0|auto_generated|mac_out2~DATAOUT26  & !\n1|acc[25]~83 )))

	.dataa(\n1|acc [26]),
	.datab(\n1|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[25]~83 ),
	.combout(\n1|acc[26]~84_combout ),
	.cout(\n1|acc[26]~85 ));
// synopsys translate_off
defparam \n1|acc[26]~84 .lut_mask = 16'h698E;
defparam \n1|acc[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N21
dffeas \n1|acc[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[26] .is_wysiwyg = "true";
defparam \n1|acc[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N22
cycloneive_lcell_comb \n1|acc[27]~86 (
// Equation(s):
// \n1|acc[27]~86_combout  = (\n1|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\n1|acc [27] & (\n1|acc[26]~85  & VCC)) # (!\n1|acc [27] & (!\n1|acc[26]~85 )))) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\n1|acc [27] & (!\n1|acc[26]~85 )) # 
// (!\n1|acc [27] & ((\n1|acc[26]~85 ) # (GND)))))
// \n1|acc[27]~87  = CARRY((\n1|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\n1|acc [27] & !\n1|acc[26]~85 )) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT27  & ((!\n1|acc[26]~85 ) # (!\n1|acc [27]))))

	.dataa(\n1|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\n1|acc [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[26]~85 ),
	.combout(\n1|acc[27]~86_combout ),
	.cout(\n1|acc[27]~87 ));
// synopsys translate_off
defparam \n1|acc[27]~86 .lut_mask = 16'h9617;
defparam \n1|acc[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N23
dffeas \n1|acc[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[27] .is_wysiwyg = "true";
defparam \n1|acc[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N24
cycloneive_lcell_comb \n1|acc[28]~88 (
// Equation(s):
// \n1|acc[28]~88_combout  = ((\n1|acc [28] $ (\n1|Mult0|auto_generated|mac_out2~DATAOUT28  $ (!\n1|acc[27]~87 )))) # (GND)
// \n1|acc[28]~89  = CARRY((\n1|acc [28] & ((\n1|Mult0|auto_generated|mac_out2~DATAOUT28 ) # (!\n1|acc[27]~87 ))) # (!\n1|acc [28] & (\n1|Mult0|auto_generated|mac_out2~DATAOUT28  & !\n1|acc[27]~87 )))

	.dataa(\n1|acc [28]),
	.datab(\n1|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[27]~87 ),
	.combout(\n1|acc[28]~88_combout ),
	.cout(\n1|acc[28]~89 ));
// synopsys translate_off
defparam \n1|acc[28]~88 .lut_mask = 16'h698E;
defparam \n1|acc[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N25
dffeas \n1|acc[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[28] .is_wysiwyg = "true";
defparam \n1|acc[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N26
cycloneive_lcell_comb \n1|acc[29]~90 (
// Equation(s):
// \n1|acc[29]~90_combout  = (\n1|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\n1|acc [29] & (\n1|acc[28]~89  & VCC)) # (!\n1|acc [29] & (!\n1|acc[28]~89 )))) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\n1|acc [29] & (!\n1|acc[28]~89 )) # 
// (!\n1|acc [29] & ((\n1|acc[28]~89 ) # (GND)))))
// \n1|acc[29]~91  = CARRY((\n1|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\n1|acc [29] & !\n1|acc[28]~89 )) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT29  & ((!\n1|acc[28]~89 ) # (!\n1|acc [29]))))

	.dataa(\n1|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\n1|acc [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[28]~89 ),
	.combout(\n1|acc[29]~90_combout ),
	.cout(\n1|acc[29]~91 ));
// synopsys translate_off
defparam \n1|acc[29]~90 .lut_mask = 16'h9617;
defparam \n1|acc[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N27
dffeas \n1|acc[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[29] .is_wysiwyg = "true";
defparam \n1|acc[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N28
cycloneive_lcell_comb \n1|acc[30]~92 (
// Equation(s):
// \n1|acc[30]~92_combout  = ((\n1|Mult0|auto_generated|mac_out2~DATAOUT30  $ (\n1|acc [30] $ (!\n1|acc[29]~91 )))) # (GND)
// \n1|acc[30]~93  = CARRY((\n1|Mult0|auto_generated|mac_out2~DATAOUT30  & ((\n1|acc [30]) # (!\n1|acc[29]~91 ))) # (!\n1|Mult0|auto_generated|mac_out2~DATAOUT30  & (\n1|acc [30] & !\n1|acc[29]~91 )))

	.dataa(\n1|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\n1|acc [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc[29]~91 ),
	.combout(\n1|acc[30]~92_combout ),
	.cout(\n1|acc[30]~93 ));
// synopsys translate_off
defparam \n1|acc[30]~92 .lut_mask = 16'h698E;
defparam \n1|acc[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N29
dffeas \n1|acc[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[30] .is_wysiwyg = "true";
defparam \n1|acc[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N30
cycloneive_lcell_comb \n1|acc[31]~94 (
// Equation(s):
// \n1|acc[31]~94_combout  = \n1|acc [31] $ (\n1|acc[30]~93  $ (\n1|Mult0|auto_generated|mac_out2~DATAOUT31 ))

	.dataa(\n1|acc [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\n1|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.cin(\n1|acc[30]~93 ),
	.combout(\n1|acc[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \n1|acc[31]~94 .lut_mask = 16'hA55A;
defparam \n1|acc[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N31
dffeas \n1|acc[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\n0|acc[8]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc[31] .is_wysiwyg = "true";
defparam \n1|acc[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N10
cycloneive_lcell_comb \n1|acc_final[10]~24 (
// Equation(s):
// \n1|acc_final[10]~24_combout  = \n1|acc [10] $ (VCC)
// \n1|acc_final[10]~25  = CARRY(\n1|acc [10])

	.dataa(\n1|acc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\n1|acc_final[10]~24_combout ),
	.cout(\n1|acc_final[10]~25 ));
// synopsys translate_off
defparam \n1|acc_final[10]~24 .lut_mask = 16'h55AA;
defparam \n1|acc_final[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N12
cycloneive_lcell_comb \n1|acc_final[11]~26 (
// Equation(s):
// \n1|acc_final[11]~26_combout  = (\n1|acc [11] & (\n1|acc_final[10]~25  & VCC)) # (!\n1|acc [11] & (!\n1|acc_final[10]~25 ))
// \n1|acc_final[11]~27  = CARRY((!\n1|acc [11] & !\n1|acc_final[10]~25 ))

	.dataa(gnd),
	.datab(\n1|acc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[10]~25 ),
	.combout(\n1|acc_final[11]~26_combout ),
	.cout(\n1|acc_final[11]~27 ));
// synopsys translate_off
defparam \n1|acc_final[11]~26 .lut_mask = 16'hC303;
defparam \n1|acc_final[11]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N14
cycloneive_lcell_comb \n1|acc_final[12]~28 (
// Equation(s):
// \n1|acc_final[12]~28_combout  = (\n1|acc [12] & (\n1|acc_final[11]~27  $ (GND))) # (!\n1|acc [12] & (!\n1|acc_final[11]~27  & VCC))
// \n1|acc_final[12]~29  = CARRY((\n1|acc [12] & !\n1|acc_final[11]~27 ))

	.dataa(gnd),
	.datab(\n1|acc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[11]~27 ),
	.combout(\n1|acc_final[12]~28_combout ),
	.cout(\n1|acc_final[12]~29 ));
// synopsys translate_off
defparam \n1|acc_final[12]~28 .lut_mask = 16'hC30C;
defparam \n1|acc_final[12]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N16
cycloneive_lcell_comb \n1|acc_final[13]~30 (
// Equation(s):
// \n1|acc_final[13]~30_combout  = (\n1|acc [13] & (!\n1|acc_final[12]~29 )) # (!\n1|acc [13] & ((\n1|acc_final[12]~29 ) # (GND)))
// \n1|acc_final[13]~31  = CARRY((!\n1|acc_final[12]~29 ) # (!\n1|acc [13]))

	.dataa(gnd),
	.datab(\n1|acc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[12]~29 ),
	.combout(\n1|acc_final[13]~30_combout ),
	.cout(\n1|acc_final[13]~31 ));
// synopsys translate_off
defparam \n1|acc_final[13]~30 .lut_mask = 16'h3C3F;
defparam \n1|acc_final[13]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N18
cycloneive_lcell_comb \n1|acc_final[14]~32 (
// Equation(s):
// \n1|acc_final[14]~32_combout  = (\n1|acc [14] & (\n1|acc_final[13]~31  $ (GND))) # (!\n1|acc [14] & (!\n1|acc_final[13]~31  & VCC))
// \n1|acc_final[14]~33  = CARRY((\n1|acc [14] & !\n1|acc_final[13]~31 ))

	.dataa(gnd),
	.datab(\n1|acc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[13]~31 ),
	.combout(\n1|acc_final[14]~32_combout ),
	.cout(\n1|acc_final[14]~33 ));
// synopsys translate_off
defparam \n1|acc_final[14]~32 .lut_mask = 16'hC30C;
defparam \n1|acc_final[14]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N20
cycloneive_lcell_comb \n1|acc_final[15]~34 (
// Equation(s):
// \n1|acc_final[15]~34_combout  = (\n1|acc [15] & (\n1|acc_final[14]~33  & VCC)) # (!\n1|acc [15] & (!\n1|acc_final[14]~33 ))
// \n1|acc_final[15]~35  = CARRY((!\n1|acc [15] & !\n1|acc_final[14]~33 ))

	.dataa(\n1|acc [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[14]~33 ),
	.combout(\n1|acc_final[15]~34_combout ),
	.cout(\n1|acc_final[15]~35 ));
// synopsys translate_off
defparam \n1|acc_final[15]~34 .lut_mask = 16'hA505;
defparam \n1|acc_final[15]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N22
cycloneive_lcell_comb \n1|acc_final[16]~36 (
// Equation(s):
// \n1|acc_final[16]~36_combout  = (\n1|acc [16] & (\n1|acc_final[15]~35  $ (GND))) # (!\n1|acc [16] & (!\n1|acc_final[15]~35  & VCC))
// \n1|acc_final[16]~37  = CARRY((\n1|acc [16] & !\n1|acc_final[15]~35 ))

	.dataa(\n1|acc [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[15]~35 ),
	.combout(\n1|acc_final[16]~36_combout ),
	.cout(\n1|acc_final[16]~37 ));
// synopsys translate_off
defparam \n1|acc_final[16]~36 .lut_mask = 16'hA50A;
defparam \n1|acc_final[16]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N24
cycloneive_lcell_comb \n1|acc_final[17]~38 (
// Equation(s):
// \n1|acc_final[17]~38_combout  = (\n1|acc [17] & (!\n1|acc_final[16]~37 )) # (!\n1|acc [17] & ((\n1|acc_final[16]~37 ) # (GND)))
// \n1|acc_final[17]~39  = CARRY((!\n1|acc_final[16]~37 ) # (!\n1|acc [17]))

	.dataa(gnd),
	.datab(\n1|acc [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[16]~37 ),
	.combout(\n1|acc_final[17]~38_combout ),
	.cout(\n1|acc_final[17]~39 ));
// synopsys translate_off
defparam \n1|acc_final[17]~38 .lut_mask = 16'h3C3F;
defparam \n1|acc_final[17]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N26
cycloneive_lcell_comb \n1|acc_final[18]~40 (
// Equation(s):
// \n1|acc_final[18]~40_combout  = (\n1|acc [18] & (\n1|acc_final[17]~39  $ (GND))) # (!\n1|acc [18] & (!\n1|acc_final[17]~39  & VCC))
// \n1|acc_final[18]~41  = CARRY((\n1|acc [18] & !\n1|acc_final[17]~39 ))

	.dataa(\n1|acc [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[17]~39 ),
	.combout(\n1|acc_final[18]~40_combout ),
	.cout(\n1|acc_final[18]~41 ));
// synopsys translate_off
defparam \n1|acc_final[18]~40 .lut_mask = 16'hA50A;
defparam \n1|acc_final[18]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N28
cycloneive_lcell_comb \n1|acc_final[19]~42 (
// Equation(s):
// \n1|acc_final[19]~42_combout  = (\n1|acc [19] & (!\n1|acc_final[18]~41 )) # (!\n1|acc [19] & ((\n1|acc_final[18]~41 ) # (GND)))
// \n1|acc_final[19]~43  = CARRY((!\n1|acc_final[18]~41 ) # (!\n1|acc [19]))

	.dataa(gnd),
	.datab(\n1|acc [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[18]~41 ),
	.combout(\n1|acc_final[19]~42_combout ),
	.cout(\n1|acc_final[19]~43 ));
// synopsys translate_off
defparam \n1|acc_final[19]~42 .lut_mask = 16'h3C3F;
defparam \n1|acc_final[19]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N30
cycloneive_lcell_comb \n1|acc_final[20]~44 (
// Equation(s):
// \n1|acc_final[20]~44_combout  = (\n1|acc [20] & (\n1|acc_final[19]~43  $ (GND))) # (!\n1|acc [20] & (!\n1|acc_final[19]~43  & VCC))
// \n1|acc_final[20]~45  = CARRY((\n1|acc [20] & !\n1|acc_final[19]~43 ))

	.dataa(gnd),
	.datab(\n1|acc [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[19]~43 ),
	.combout(\n1|acc_final[20]~44_combout ),
	.cout(\n1|acc_final[20]~45 ));
// synopsys translate_off
defparam \n1|acc_final[20]~44 .lut_mask = 16'hC30C;
defparam \n1|acc_final[20]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N0
cycloneive_lcell_comb \n1|acc_final[21]~46 (
// Equation(s):
// \n1|acc_final[21]~46_combout  = (\n1|acc [21] & (!\n1|acc_final[20]~45 )) # (!\n1|acc [21] & ((\n1|acc_final[20]~45 ) # (GND)))
// \n1|acc_final[21]~47  = CARRY((!\n1|acc_final[20]~45 ) # (!\n1|acc [21]))

	.dataa(gnd),
	.datab(\n1|acc [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[20]~45 ),
	.combout(\n1|acc_final[21]~46_combout ),
	.cout(\n1|acc_final[21]~47 ));
// synopsys translate_off
defparam \n1|acc_final[21]~46 .lut_mask = 16'h3C3F;
defparam \n1|acc_final[21]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N2
cycloneive_lcell_comb \n1|acc_final[22]~48 (
// Equation(s):
// \n1|acc_final[22]~48_combout  = (\n1|acc [22] & (\n1|acc_final[21]~47  $ (GND))) # (!\n1|acc [22] & (!\n1|acc_final[21]~47  & VCC))
// \n1|acc_final[22]~49  = CARRY((\n1|acc [22] & !\n1|acc_final[21]~47 ))

	.dataa(gnd),
	.datab(\n1|acc [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[21]~47 ),
	.combout(\n1|acc_final[22]~48_combout ),
	.cout(\n1|acc_final[22]~49 ));
// synopsys translate_off
defparam \n1|acc_final[22]~48 .lut_mask = 16'hC30C;
defparam \n1|acc_final[22]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N4
cycloneive_lcell_comb \n1|acc_final[23]~50 (
// Equation(s):
// \n1|acc_final[23]~50_combout  = (\n1|acc [23] & (!\n1|acc_final[22]~49 )) # (!\n1|acc [23] & ((\n1|acc_final[22]~49 ) # (GND)))
// \n1|acc_final[23]~51  = CARRY((!\n1|acc_final[22]~49 ) # (!\n1|acc [23]))

	.dataa(gnd),
	.datab(\n1|acc [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[22]~49 ),
	.combout(\n1|acc_final[23]~50_combout ),
	.cout(\n1|acc_final[23]~51 ));
// synopsys translate_off
defparam \n1|acc_final[23]~50 .lut_mask = 16'h3C3F;
defparam \n1|acc_final[23]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N6
cycloneive_lcell_comb \n1|acc_final[24]~52 (
// Equation(s):
// \n1|acc_final[24]~52_combout  = (\n1|acc [24] & (\n1|acc_final[23]~51  $ (GND))) # (!\n1|acc [24] & (!\n1|acc_final[23]~51  & VCC))
// \n1|acc_final[24]~53  = CARRY((\n1|acc [24] & !\n1|acc_final[23]~51 ))

	.dataa(gnd),
	.datab(\n1|acc [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[23]~51 ),
	.combout(\n1|acc_final[24]~52_combout ),
	.cout(\n1|acc_final[24]~53 ));
// synopsys translate_off
defparam \n1|acc_final[24]~52 .lut_mask = 16'hC30C;
defparam \n1|acc_final[24]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N8
cycloneive_lcell_comb \n1|acc_final[25]~54 (
// Equation(s):
// \n1|acc_final[25]~54_combout  = (\n1|acc [25] & (!\n1|acc_final[24]~53 )) # (!\n1|acc [25] & ((\n1|acc_final[24]~53 ) # (GND)))
// \n1|acc_final[25]~55  = CARRY((!\n1|acc_final[24]~53 ) # (!\n1|acc [25]))

	.dataa(gnd),
	.datab(\n1|acc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[24]~53 ),
	.combout(\n1|acc_final[25]~54_combout ),
	.cout(\n1|acc_final[25]~55 ));
// synopsys translate_off
defparam \n1|acc_final[25]~54 .lut_mask = 16'h3C3F;
defparam \n1|acc_final[25]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N10
cycloneive_lcell_comb \n1|acc_final[26]~56 (
// Equation(s):
// \n1|acc_final[26]~56_combout  = (\n1|acc [26] & (\n1|acc_final[25]~55  $ (GND))) # (!\n1|acc [26] & (!\n1|acc_final[25]~55  & VCC))
// \n1|acc_final[26]~57  = CARRY((\n1|acc [26] & !\n1|acc_final[25]~55 ))

	.dataa(\n1|acc [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[25]~55 ),
	.combout(\n1|acc_final[26]~56_combout ),
	.cout(\n1|acc_final[26]~57 ));
// synopsys translate_off
defparam \n1|acc_final[26]~56 .lut_mask = 16'hA50A;
defparam \n1|acc_final[26]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N12
cycloneive_lcell_comb \n1|acc_final[27]~58 (
// Equation(s):
// \n1|acc_final[27]~58_combout  = (\n1|acc [27] & (!\n1|acc_final[26]~57 )) # (!\n1|acc [27] & ((\n1|acc_final[26]~57 ) # (GND)))
// \n1|acc_final[27]~59  = CARRY((!\n1|acc_final[26]~57 ) # (!\n1|acc [27]))

	.dataa(gnd),
	.datab(\n1|acc [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[26]~57 ),
	.combout(\n1|acc_final[27]~58_combout ),
	.cout(\n1|acc_final[27]~59 ));
// synopsys translate_off
defparam \n1|acc_final[27]~58 .lut_mask = 16'h3C3F;
defparam \n1|acc_final[27]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N14
cycloneive_lcell_comb \n1|acc_final[28]~60 (
// Equation(s):
// \n1|acc_final[28]~60_combout  = (\n1|acc [28] & (\n1|acc_final[27]~59  $ (GND))) # (!\n1|acc [28] & (!\n1|acc_final[27]~59  & VCC))
// \n1|acc_final[28]~61  = CARRY((\n1|acc [28] & !\n1|acc_final[27]~59 ))

	.dataa(gnd),
	.datab(\n1|acc [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[27]~59 ),
	.combout(\n1|acc_final[28]~60_combout ),
	.cout(\n1|acc_final[28]~61 ));
// synopsys translate_off
defparam \n1|acc_final[28]~60 .lut_mask = 16'hC30C;
defparam \n1|acc_final[28]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N16
cycloneive_lcell_comb \n1|acc_final[29]~62 (
// Equation(s):
// \n1|acc_final[29]~62_combout  = (\n1|acc [29] & (!\n1|acc_final[28]~61 )) # (!\n1|acc [29] & ((\n1|acc_final[28]~61 ) # (GND)))
// \n1|acc_final[29]~63  = CARRY((!\n1|acc_final[28]~61 ) # (!\n1|acc [29]))

	.dataa(\n1|acc [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[28]~61 ),
	.combout(\n1|acc_final[29]~62_combout ),
	.cout(\n1|acc_final[29]~63 ));
// synopsys translate_off
defparam \n1|acc_final[29]~62 .lut_mask = 16'h5A5F;
defparam \n1|acc_final[29]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N18
cycloneive_lcell_comb \n1|acc_final[30]~64 (
// Equation(s):
// \n1|acc_final[30]~64_combout  = (\n1|acc [30] & (\n1|acc_final[29]~63  $ (GND))) # (!\n1|acc [30] & (!\n1|acc_final[29]~63  & VCC))
// \n1|acc_final[30]~65  = CARRY((\n1|acc [30] & !\n1|acc_final[29]~63 ))

	.dataa(gnd),
	.datab(\n1|acc [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\n1|acc_final[29]~63 ),
	.combout(\n1|acc_final[30]~64_combout ),
	.cout(\n1|acc_final[30]~65 ));
// synopsys translate_off
defparam \n1|acc_final[30]~64 .lut_mask = 16'hC30C;
defparam \n1|acc_final[30]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N20
cycloneive_lcell_comb \n1|acc_final[31]~66 (
// Equation(s):
// \n1|acc_final[31]~66_combout  = \n1|acc [31] $ (\n1|acc_final[30]~65 )

	.dataa(\n1|acc [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\n1|acc_final[30]~65 ),
	.combout(\n1|acc_final[31]~66_combout ),
	.cout());
// synopsys translate_off
defparam \n1|acc_final[31]~66 .lut_mask = 16'h5A5A;
defparam \n1|acc_final[31]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y10_N21
dffeas \n1|acc_final[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[31]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [31]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[31] .is_wysiwyg = "true";
defparam \n1|acc_final[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N5
dffeas \n1|acc_final[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[23]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [23]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[23] .is_wysiwyg = "true";
defparam \n1|acc_final[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N1
dffeas \n1|acc_final[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[21]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [21]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[21] .is_wysiwyg = "true";
defparam \n1|acc_final[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N31
dffeas \n1|acc_final[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[20]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [20]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[20] .is_wysiwyg = "true";
defparam \n1|acc_final[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N3
dffeas \n1|acc_final[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[22]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [22]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[22] .is_wysiwyg = "true";
defparam \n1|acc_final[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cycloneive_lcell_comb \n1|LessThan0~0 (
// Equation(s):
// \n1|LessThan0~0_combout  = (\n1|acc_final [23]) # ((\n1|acc_final [21]) # ((\n1|acc_final [20]) # (\n1|acc_final [22])))

	.dataa(\n1|acc_final [23]),
	.datab(\n1|acc_final [21]),
	.datac(\n1|acc_final [20]),
	.datad(\n1|acc_final [22]),
	.cin(gnd),
	.combout(\n1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \n1|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \n1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y10_N13
dffeas \n1|acc_final[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[27]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [27]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[27] .is_wysiwyg = "true";
defparam \n1|acc_final[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N9
dffeas \n1|acc_final[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[25]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [25]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[25] .is_wysiwyg = "true";
defparam \n1|acc_final[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N11
dffeas \n1|acc_final[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[26]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [26]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[26] .is_wysiwyg = "true";
defparam \n1|acc_final[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N7
dffeas \n1|acc_final[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[24]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [24]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[24] .is_wysiwyg = "true";
defparam \n1|acc_final[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N30
cycloneive_lcell_comb \n1|LessThan0~1 (
// Equation(s):
// \n1|LessThan0~1_combout  = (\n1|acc_final [27]) # ((\n1|acc_final [25]) # ((\n1|acc_final [26]) # (\n1|acc_final [24])))

	.dataa(\n1|acc_final [27]),
	.datab(\n1|acc_final [25]),
	.datac(\n1|acc_final [26]),
	.datad(\n1|acc_final [24]),
	.cin(gnd),
	.combout(\n1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \n1|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \n1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y10_N19
dffeas \n1|acc_final[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[30]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [30]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[30] .is_wysiwyg = "true";
defparam \n1|acc_final[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N15
dffeas \n1|acc_final[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[28]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [28]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[28] .is_wysiwyg = "true";
defparam \n1|acc_final[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N17
dffeas \n1|acc_final[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[29]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [29]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[29] .is_wysiwyg = "true";
defparam \n1|acc_final[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N28
cycloneive_lcell_comb \n1|LessThan0~2 (
// Equation(s):
// \n1|LessThan0~2_combout  = (\n1|acc_final [30]) # ((\n1|acc_final [28]) # (\n1|acc_final [29]))

	.dataa(gnd),
	.datab(\n1|acc_final [30]),
	.datac(\n1|acc_final [28]),
	.datad(\n1|acc_final [29]),
	.cin(gnd),
	.combout(\n1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \n1|LessThan0~2 .lut_mask = 16'hFFFC;
defparam \n1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
cycloneive_lcell_comb \n1|sigmoid_address[0]~1 (
// Equation(s):
// \n1|sigmoid_address[0]~1_combout  = (!\n1|acc_final [31] & ((\n1|LessThan0~0_combout ) # ((\n1|LessThan0~1_combout ) # (\n1|LessThan0~2_combout ))))

	.dataa(\n1|acc_final [31]),
	.datab(\n1|LessThan0~0_combout ),
	.datac(\n1|LessThan0~1_combout ),
	.datad(\n1|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\n1|sigmoid_address[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \n1|sigmoid_address[0]~1 .lut_mask = 16'h5554;
defparam \n1|sigmoid_address[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
cycloneive_lcell_comb \n1|acc_final~68 (
// Equation(s):
// \n1|acc_final~68_combout  = (\n0|Equal0~2_combout  & (!\reset~input_o  & (\inp_rdy~input_o  & \n1|acc [9])))

	.dataa(\n0|Equal0~2_combout ),
	.datab(\reset~input_o ),
	.datac(\inp_rdy~input_o ),
	.datad(\n1|acc [9]),
	.cin(gnd),
	.combout(\n1|acc_final~68_combout ),
	.cout());
// synopsys translate_off
defparam \n1|acc_final~68 .lut_mask = 16'h2000;
defparam \n1|acc_final~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N25
dffeas \n1|acc_final[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [9]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[9] .is_wysiwyg = "true";
defparam \n1|acc_final[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N22
cycloneive_lcell_comb \n1|LessThan1~1 (
// Equation(s):
// \n1|LessThan1~1_combout  = (\n1|acc_final [24] & (\n1|acc_final [25] & (\n1|acc_final [26] & \n1|acc_final [27])))

	.dataa(\n1|acc_final [24]),
	.datab(\n1|acc_final [25]),
	.datac(\n1|acc_final [26]),
	.datad(\n1|acc_final [27]),
	.cin(gnd),
	.combout(\n1|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \n1|LessThan1~1 .lut_mask = 16'h8000;
defparam \n1|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N24
cycloneive_lcell_comb \n1|LessThan1~2 (
// Equation(s):
// \n1|LessThan1~2_combout  = (\n1|acc_final [29] & (\n1|acc_final [28] & \n1|acc_final [30]))

	.dataa(gnd),
	.datab(\n1|acc_final [29]),
	.datac(\n1|acc_final [28]),
	.datad(\n1|acc_final [30]),
	.cin(gnd),
	.combout(\n1|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \n1|LessThan1~2 .lut_mask = 16'hC000;
defparam \n1|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
cycloneive_lcell_comb \n1|LessThan1~0 (
// Equation(s):
// \n1|LessThan1~0_combout  = (\n1|acc_final [23] & (\n1|acc_final [21] & (\n1|acc_final [20] & \n1|acc_final [22])))

	.dataa(\n1|acc_final [23]),
	.datab(\n1|acc_final [21]),
	.datac(\n1|acc_final [20]),
	.datad(\n1|acc_final [22]),
	.cin(gnd),
	.combout(\n1|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \n1|LessThan1~0 .lut_mask = 16'h8000;
defparam \n1|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
cycloneive_lcell_comb \n1|sigmoid_address[0]~0 (
// Equation(s):
// \n1|sigmoid_address[0]~0_combout  = ((\n1|LessThan1~1_combout  & (\n1|LessThan1~2_combout  & \n1|LessThan1~0_combout ))) # (!\n1|acc_final [31])

	.dataa(\n1|acc_final [31]),
	.datab(\n1|LessThan1~1_combout ),
	.datac(\n1|LessThan1~2_combout ),
	.datad(\n1|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\n1|sigmoid_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \n1|sigmoid_address[0]~0 .lut_mask = 16'hD555;
defparam \n1|sigmoid_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
cycloneive_lcell_comb \n1|sigmoid_address[0]~2 (
// Equation(s):
// \n1|sigmoid_address[0]~2_combout  = (\n1|acc_final [9] & ((\n1|sigmoid_address[0]~0_combout ))) # (!\n1|acc_final [9] & (\n1|sigmoid_address[0]~1_combout ))

	.dataa(\n1|sigmoid_address[0]~1_combout ),
	.datab(\n1|acc_final [9]),
	.datac(\n1|sigmoid_address[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\n1|sigmoid_address[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \n1|sigmoid_address[0]~2 .lut_mask = 16'hE2E2;
defparam \n1|sigmoid_address[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N11
dffeas \n1|acc_final[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[10]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [10]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[10] .is_wysiwyg = "true";
defparam \n1|acc_final[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N8
cycloneive_lcell_comb \n1|sigmoid_address[1]~3 (
// Equation(s):
// \n1|sigmoid_address[1]~3_combout  = (\n1|acc_final [10] & ((\n1|sigmoid_address[0]~0_combout ))) # (!\n1|acc_final [10] & (\n1|sigmoid_address[0]~1_combout ))

	.dataa(\n1|acc_final [10]),
	.datab(gnd),
	.datac(\n1|sigmoid_address[0]~1_combout ),
	.datad(\n1|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n1|sigmoid_address[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \n1|sigmoid_address[1]~3 .lut_mask = 16'hFA50;
defparam \n1|sigmoid_address[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N13
dffeas \n1|acc_final[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[11]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [11]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[11] .is_wysiwyg = "true";
defparam \n1|acc_final[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N2
cycloneive_lcell_comb \n1|sigmoid_address[2]~4 (
// Equation(s):
// \n1|sigmoid_address[2]~4_combout  = (\n1|acc_final [11] & ((\n1|sigmoid_address[0]~0_combout ))) # (!\n1|acc_final [11] & (\n1|sigmoid_address[0]~1_combout ))

	.dataa(\n1|acc_final [11]),
	.datab(gnd),
	.datac(\n1|sigmoid_address[0]~1_combout ),
	.datad(\n1|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n1|sigmoid_address[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \n1|sigmoid_address[2]~4 .lut_mask = 16'hFA50;
defparam \n1|sigmoid_address[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N15
dffeas \n1|acc_final[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[12]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [12]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[12] .is_wysiwyg = "true";
defparam \n1|acc_final[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
cycloneive_lcell_comb \n1|sigmoid_address[3]~5 (
// Equation(s):
// \n1|sigmoid_address[3]~5_combout  = (\n1|acc_final [12] & ((\n1|sigmoid_address[0]~0_combout ))) # (!\n1|acc_final [12] & (\n1|sigmoid_address[0]~1_combout ))

	.dataa(\n1|sigmoid_address[0]~1_combout ),
	.datab(gnd),
	.datac(\n1|sigmoid_address[0]~0_combout ),
	.datad(\n1|acc_final [12]),
	.cin(gnd),
	.combout(\n1|sigmoid_address[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \n1|sigmoid_address[3]~5 .lut_mask = 16'hF0AA;
defparam \n1|sigmoid_address[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N17
dffeas \n1|acc_final[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[13]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [13]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[13] .is_wysiwyg = "true";
defparam \n1|acc_final[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
cycloneive_lcell_comb \n1|sigmoid_address[4]~6 (
// Equation(s):
// \n1|sigmoid_address[4]~6_combout  = (\n1|acc_final [13] & ((\n1|sigmoid_address[0]~0_combout ))) # (!\n1|acc_final [13] & (\n1|sigmoid_address[0]~1_combout ))

	.dataa(\n1|sigmoid_address[0]~1_combout ),
	.datab(\n1|acc_final [13]),
	.datac(\n1|sigmoid_address[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\n1|sigmoid_address[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \n1|sigmoid_address[4]~6 .lut_mask = 16'hE2E2;
defparam \n1|sigmoid_address[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N19
dffeas \n1|acc_final[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[14]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [14]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[14] .is_wysiwyg = "true";
defparam \n1|acc_final[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N4
cycloneive_lcell_comb \n1|sigmoid_address[5]~7 (
// Equation(s):
// \n1|sigmoid_address[5]~7_combout  = (\n1|acc_final [14] & ((\n1|sigmoid_address[0]~0_combout ))) # (!\n1|acc_final [14] & (\n1|sigmoid_address[0]~1_combout ))

	.dataa(gnd),
	.datab(\n1|acc_final [14]),
	.datac(\n1|sigmoid_address[0]~1_combout ),
	.datad(\n1|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n1|sigmoid_address[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \n1|sigmoid_address[5]~7 .lut_mask = 16'hFC30;
defparam \n1|sigmoid_address[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N21
dffeas \n1|acc_final[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[15]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [15]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[15] .is_wysiwyg = "true";
defparam \n1|acc_final[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cycloneive_lcell_comb \n1|sigmoid_address[6]~8 (
// Equation(s):
// \n1|sigmoid_address[6]~8_combout  = (\n1|acc_final [15] & ((\n1|sigmoid_address[0]~0_combout ))) # (!\n1|acc_final [15] & (\n1|sigmoid_address[0]~1_combout ))

	.dataa(\n1|sigmoid_address[0]~1_combout ),
	.datab(gnd),
	.datac(\n1|sigmoid_address[0]~0_combout ),
	.datad(\n1|acc_final [15]),
	.cin(gnd),
	.combout(\n1|sigmoid_address[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \n1|sigmoid_address[6]~8 .lut_mask = 16'hF0AA;
defparam \n1|sigmoid_address[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N23
dffeas \n1|acc_final[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[16]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [16]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[16] .is_wysiwyg = "true";
defparam \n1|acc_final[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
cycloneive_lcell_comb \n1|sigmoid_address[7]~9 (
// Equation(s):
// \n1|sigmoid_address[7]~9_combout  = (\n1|acc_final [16] & ((\n1|sigmoid_address[0]~0_combout ))) # (!\n1|acc_final [16] & (\n1|sigmoid_address[0]~1_combout ))

	.dataa(\n1|sigmoid_address[0]~1_combout ),
	.datab(gnd),
	.datac(\n1|sigmoid_address[0]~0_combout ),
	.datad(\n1|acc_final [16]),
	.cin(gnd),
	.combout(\n1|sigmoid_address[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \n1|sigmoid_address[7]~9 .lut_mask = 16'hF0AA;
defparam \n1|sigmoid_address[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N25
dffeas \n1|acc_final[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[17]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [17]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[17] .is_wysiwyg = "true";
defparam \n1|acc_final[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N6
cycloneive_lcell_comb \n1|sigmoid_address[8]~10 (
// Equation(s):
// \n1|sigmoid_address[8]~10_combout  = (\n1|acc_final [17] & ((\n1|sigmoid_address[0]~0_combout ))) # (!\n1|acc_final [17] & (\n1|sigmoid_address[0]~1_combout ))

	.dataa(gnd),
	.datab(\n1|acc_final [17]),
	.datac(\n1|sigmoid_address[0]~1_combout ),
	.datad(\n1|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n1|sigmoid_address[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \n1|sigmoid_address[8]~10 .lut_mask = 16'hFC30;
defparam \n1|sigmoid_address[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N27
dffeas \n1|acc_final[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[18]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [18]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[18] .is_wysiwyg = "true";
defparam \n1|acc_final[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N0
cycloneive_lcell_comb \n1|sigmoid_address[9]~11 (
// Equation(s):
// \n1|sigmoid_address[9]~11_combout  = (\n1|acc_final [18] & ((\n1|sigmoid_address[0]~0_combout ))) # (!\n1|acc_final [18] & (\n1|sigmoid_address[0]~1_combout ))

	.dataa(\n1|acc_final [18]),
	.datab(gnd),
	.datac(\n1|sigmoid_address[0]~1_combout ),
	.datad(\n1|sigmoid_address[0]~0_combout ),
	.cin(gnd),
	.combout(\n1|sigmoid_address[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \n1|sigmoid_address[9]~11 .lut_mask = 16'hFA50;
defparam \n1|sigmoid_address[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N29
dffeas \n1|acc_final[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|acc_final[19]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\n0|out_ready~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|acc_final [19]),
	.prn(vcc));
// synopsys translate_off
defparam \n1|acc_final[19] .is_wysiwyg = "true";
defparam \n1|acc_final[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N14
cycloneive_lcell_comb \n1|sigmoid_address[10]~12 (
// Equation(s):
// \n1|sigmoid_address[10]~12_combout  = (\n1|acc_final [19] & ((\n1|sigmoid_address[0]~0_combout ))) # (!\n1|acc_final [19] & (\n1|sigmoid_address[0]~1_combout ))

	.dataa(\n1|sigmoid_address[0]~1_combout ),
	.datab(gnd),
	.datac(\n1|sigmoid_address[0]~0_combout ),
	.datad(\n1|acc_final [19]),
	.cin(gnd),
	.combout(\n1|sigmoid_address[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \n1|sigmoid_address[10]~12 .lut_mask = 16'hF0AA;
defparam \n1|sigmoid_address[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
cycloneive_lcell_comb \n1|acc_final[31]~_wirecell (
// Equation(s):
// \n1|acc_final[31]~_wirecell_combout  = !\n1|acc_final [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\n1|acc_final [31]),
	.cin(gnd),
	.combout(\n1|acc_final[31]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \n1|acc_final[31]~_wirecell .lut_mask = 16'h00FF;
defparam \n1|acc_final[31]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n1|acc_final[31]~_wirecell_combout ,\n1|sigmoid_address[10]~12_combout ,\n1|sigmoid_address[9]~11_combout ,\n1|sigmoid_address[8]~10_combout ,\n1|sigmoid_address[7]~9_combout ,\n1|sigmoid_address[6]~8_combout ,\n1|sigmoid_address[5]~7_combout ,
\n1|sigmoid_address[4]~6_combout ,\n1|sigmoid_address[3]~5_combout ,\n1|sigmoid_address[2]~4_combout ,\n1|sigmoid_address[1]~3_combout ,\n1|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sigmoid_q5_7.mif";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "neuron:n1|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555554000000000000000000000FFFFFFFFFFFFFFFFEAAAAAAAAAAAA955555555554000000000FFFFFFFFAAAAAAA95555554000003FFFFFAAAAA5555500003FFFFAAAA55540003FFFAAA5554003FFEAA555003FFAA955003FEAA5500FFAA5500FFAA5403FEA5403FA9500FEA540FEA503FA950FEA503EA503EA503E950FA943FA50FE943EA50FA50FA943E943E943E943E943E943E940;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFA50FA50FA50FA50FA50FA50FA543E943E950FA503E940FA543EA50FE950FE950FE9503EA540FE9503FA9503FEA540FFA9500FFA95403FEA95403FEA95500FFEAA55400FFEAA955000FFFAAA9554000FFFFAAA955540000FFFFEAAAA95555400000FFFFFFAAAAAAA5555555400000003FFFFFFFFFAAAAAAAAAAA555555555555500000000000000003FFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555555555400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y6_N0
cycloneive_ram_block \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n1|acc_final[31]~_wirecell_combout ,\n1|sigmoid_address[10]~12_combout ,\n1|sigmoid_address[9]~11_combout ,\n1|sigmoid_address[8]~10_combout ,\n1|sigmoid_address[7]~9_combout ,\n1|sigmoid_address[6]~8_combout ,\n1|sigmoid_address[5]~7_combout ,
\n1|sigmoid_address[4]~6_combout ,\n1|sigmoid_address[3]~5_combout ,\n1|sigmoid_address[2]~4_combout ,\n1|sigmoid_address[1]~3_combout ,\n1|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "sigmoid_q5_7.mif";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "neuron:n1|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555400000000000000000003FFFFFFFFFFFFFFFEAAAAAAAAAAAA9555555555540000000003FFFFFFFFAAAAAAAA555555540000003FFFFFFAAAAAA55555400000FFFFFEAAAA9555540000FFFFEAAAA555540000FFFFAAAA955540003FFFEAAA955540000;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFAAAA55550000FFFFAAAA555540003FFFFAAAA9555500003FFFFAAAAA55555000003FFFFFAAAAA9555554000000FFFFFFFAAAAAAA95555555400000000FFFFFFFFFFAAAAAAAAAAA55555555555550000000000000000FFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y7_N0
cycloneive_ram_block \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n1|acc_final[31]~_wirecell_combout ,\n1|sigmoid_address[10]~12_combout ,\n1|sigmoid_address[9]~11_combout ,\n1|sigmoid_address[8]~10_combout ,\n1|sigmoid_address[7]~9_combout ,\n1|sigmoid_address[6]~8_combout ,\n1|sigmoid_address[5]~7_combout ,
\n1|sigmoid_address[4]~6_combout ,\n1|sigmoid_address[3]~5_combout ,\n1|sigmoid_address[2]~4_combout ,\n1|sigmoid_address[1]~3_combout ,\n1|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "sigmoid_q5_7.mif";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "neuron:n1|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555400000000000000000000000FFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAA555555555555555540000000000000000;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAA955555555555555555400000000000000000003FFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA555555555555555555555555555555555555555555555555550000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y8_N0
cycloneive_ram_block \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(\n0|out_ready~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\n0|sig_mem|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\n1|acc_final[31]~_wirecell_combout ,\n1|sigmoid_address[10]~12_combout ,\n1|sigmoid_address[9]~11_combout ,\n1|sigmoid_address[8]~10_combout ,\n1|sigmoid_address[7]~9_combout ,\n1|sigmoid_address[6]~8_combout ,\n1|sigmoid_address[5]~7_combout ,
\n1|sigmoid_address[4]~6_combout ,\n1|sigmoid_address[3]~5_combout ,\n1|sigmoid_address[2]~4_combout ,\n1|sigmoid_address[1]~3_combout ,\n1|sigmoid_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "sigmoid_q5_7.mif";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "neuron:n1|sigmoid_mem:sig_mem|altsyncram:altsyncram_component|altsyncram_hfa1:auto_generated|ALTSYNCRAM";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h55555555555555555555555555555555555555555555555555555555555555555555554000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \n1|sig_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N4
cycloneive_lcell_comb \n0|out_ready_d~feeder (
// Equation(s):
// \n0|out_ready_d~feeder_combout  = \n0|out_ready~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\n0|out_ready~q ),
	.cin(gnd),
	.combout(\n0|out_ready_d~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \n0|out_ready_d~feeder .lut_mask = 16'hFF00;
defparam \n0|out_ready_d~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X13_Y10_N5
dffeas \n0|out_ready_d (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|out_ready_d~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|out_ready_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \n0|out_ready_d .is_wysiwyg = "true";
defparam \n0|out_ready_d .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N20
cycloneive_lcell_comb \n0|sigmoid_ready~feeder (
// Equation(s):
// \n0|sigmoid_ready~feeder_combout  = \n0|out_ready_d~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\n0|out_ready_d~q ),
	.cin(gnd),
	.combout(\n0|sigmoid_ready~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \n0|sigmoid_ready~feeder .lut_mask = 16'hFF00;
defparam \n0|sigmoid_ready~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y10_N21
dffeas \n0|sigmoid_ready (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n0|sigmoid_ready~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n0|sigmoid_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \n0|sigmoid_ready .is_wysiwyg = "true";
defparam \n0|sigmoid_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N26
cycloneive_lcell_comb \n1|sigmoid_ready~feeder (
// Equation(s):
// \n1|sigmoid_ready~feeder_combout  = \n0|out_ready_d~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\n0|out_ready_d~q ),
	.cin(gnd),
	.combout(\n1|sigmoid_ready~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \n1|sigmoid_ready~feeder .lut_mask = 16'hFF00;
defparam \n1|sigmoid_ready~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y10_N27
dffeas \n1|sigmoid_ready (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\n1|sigmoid_ready~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\n1|sigmoid_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \n1|sigmoid_ready .is_wysiwyg = "true";
defparam \n1|sigmoid_ready .power_up = "low";
// synopsys translate_on

assign inp_count[0] = \inp_count[0]~output_o ;

assign inp_count[1] = \inp_count[1]~output_o ;

assign inp_count[2] = \inp_count[2]~output_o ;

assign inp_count[3] = \inp_count[3]~output_o ;

assign inp_count[4] = \inp_count[4]~output_o ;

assign inp_count[5] = \inp_count[5]~output_o ;

assign inp_count[6] = \inp_count[6]~output_o ;

assign inp_count[7] = \inp_count[7]~output_o ;

assign inp_count[8] = \inp_count[8]~output_o ;

assign inp_count[9] = \inp_count[9]~output_o ;

assign weight_value_0[0] = \weight_value_0[0]~output_o ;

assign weight_value_0[1] = \weight_value_0[1]~output_o ;

assign weight_value_0[2] = \weight_value_0[2]~output_o ;

assign weight_value_0[3] = \weight_value_0[3]~output_o ;

assign weight_value_0[4] = \weight_value_0[4]~output_o ;

assign weight_value_0[5] = \weight_value_0[5]~output_o ;

assign weight_value_0[6] = \weight_value_0[6]~output_o ;

assign weight_value_0[7] = \weight_value_0[7]~output_o ;

assign weight_value_0[8] = \weight_value_0[8]~output_o ;

assign weight_value_0[9] = \weight_value_0[9]~output_o ;

assign weight_value_0[10] = \weight_value_0[10]~output_o ;

assign weight_value_0[11] = \weight_value_0[11]~output_o ;

assign weight_value_0[12] = \weight_value_0[12]~output_o ;

assign weight_value_0[13] = \weight_value_0[13]~output_o ;

assign weight_value_0[14] = \weight_value_0[14]~output_o ;

assign weight_value_0[15] = \weight_value_0[15]~output_o ;

assign weight_value_1[0] = \weight_value_1[0]~output_o ;

assign weight_value_1[1] = \weight_value_1[1]~output_o ;

assign weight_value_1[2] = \weight_value_1[2]~output_o ;

assign weight_value_1[3] = \weight_value_1[3]~output_o ;

assign weight_value_1[4] = \weight_value_1[4]~output_o ;

assign weight_value_1[5] = \weight_value_1[5]~output_o ;

assign weight_value_1[6] = \weight_value_1[6]~output_o ;

assign weight_value_1[7] = \weight_value_1[7]~output_o ;

assign weight_value_1[8] = \weight_value_1[8]~output_o ;

assign weight_value_1[9] = \weight_value_1[9]~output_o ;

assign weight_value_1[10] = \weight_value_1[10]~output_o ;

assign weight_value_1[11] = \weight_value_1[11]~output_o ;

assign weight_value_1[12] = \weight_value_1[12]~output_o ;

assign weight_value_1[13] = \weight_value_1[13]~output_o ;

assign weight_value_1[14] = \weight_value_1[14]~output_o ;

assign weight_value_1[15] = \weight_value_1[15]~output_o ;

assign n0_out[0] = \n0_out[0]~output_o ;

assign n0_out[1] = \n0_out[1]~output_o ;

assign n0_out[2] = \n0_out[2]~output_o ;

assign n0_out[3] = \n0_out[3]~output_o ;

assign n0_out[4] = \n0_out[4]~output_o ;

assign n0_out[5] = \n0_out[5]~output_o ;

assign n0_out[6] = \n0_out[6]~output_o ;

assign n0_out[7] = \n0_out[7]~output_o ;

assign n1_out[0] = \n1_out[0]~output_o ;

assign n1_out[1] = \n1_out[1]~output_o ;

assign n1_out[2] = \n1_out[2]~output_o ;

assign n1_out[3] = \n1_out[3]~output_o ;

assign n1_out[4] = \n1_out[4]~output_o ;

assign n1_out[5] = \n1_out[5]~output_o ;

assign n1_out[6] = \n1_out[6]~output_o ;

assign n1_out[7] = \n1_out[7]~output_o ;

assign n0_ready = \n0_ready~output_o ;

assign n1_ready = \n1_ready~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
