--
--	Conversion of PSoC_Grbl.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Mon Jul 02 11:15:14 2018
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \LCD:tmpOE__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_0\ : bit;
SIGNAL zero : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_0\ : bit;
TERMINAL \LCD:tmpSIOVREF__LCDPort_net_0\ : bit;
SIGNAL one : bit;
SIGNAL \LCD:tmpINTERRUPT_0__LCDPort_net_0\ : bit;
SIGNAL tmpOE__Pin_Step_Y_net_0 : bit;
SIGNAL Net_496 : bit;
SIGNAL tmpFB_0__Pin_Step_Y_net_0 : bit;
SIGNAL tmpIO_0__Pin_Step_Y_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Step_Y_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Step_Y_net_0 : bit;
SIGNAL Net_612 : bit;
SIGNAL Net_408 : bit;
SIGNAL Net_611 : bit;
SIGNAL Net_378 : bit;
SIGNAL tmpOE__Probe_Pin_net_0 : bit;
SIGNAL Net_717 : bit;
SIGNAL tmpIO_0__Probe_Pin_net_0 : bit;
TERMINAL tmpSIOVREF__Probe_Pin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Probe_Pin_net_0 : bit;
SIGNAL tmpOE__Control_Pin_net_3 : bit;
SIGNAL tmpOE__Control_Pin_net_2 : bit;
SIGNAL tmpOE__Control_Pin_net_1 : bit;
SIGNAL tmpOE__Control_Pin_net_0 : bit;
SIGNAL Net_422 : bit;
SIGNAL Net_585 : bit;
SIGNAL Net_541 : bit;
SIGNAL Net_540 : bit;
SIGNAL tmpIO_3__Control_Pin_net_3 : bit;
SIGNAL tmpIO_3__Control_Pin_net_2 : bit;
SIGNAL tmpIO_3__Control_Pin_net_1 : bit;
SIGNAL tmpIO_3__Control_Pin_net_0 : bit;
TERMINAL tmpSIOVREF__Control_Pin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Control_Pin_net_0 : bit;
SIGNAL Net_424 : bit;
SIGNAL \Status_Control:status_0\ : bit;
SIGNAL Net_572 : bit;
SIGNAL \Status_Control:status_1\ : bit;
SIGNAL Net_587 : bit;
SIGNAL \Status_Control:status_2\ : bit;
SIGNAL Net_584 : bit;
SIGNAL \Status_Control:status_3\ : bit;
SIGNAL Net_423 : bit;
SIGNAL \Status_Control:status_4\ : bit;
SIGNAL \Status_Control:status_5\ : bit;
SIGNAL \Status_Control:status_6\ : bit;
SIGNAL \Status_Control:status_7\ : bit;
SIGNAL Net_560 : bit;
SIGNAL Net_610 : bit;
SIGNAL Net_406 : bit;
SIGNAL Net_614 : bit;
SIGNAL \Status_Limit:status_0\ : bit;
SIGNAL \Status_Limit:status_1\ : bit;
SIGNAL \Status_Limit:status_2\ : bit;
SIGNAL \Status_Limit:status_3\ : bit;
SIGNAL \Status_Limit:status_4\ : bit;
SIGNAL \Status_Limit:status_5\ : bit;
SIGNAL \Status_Limit:status_6\ : bit;
SIGNAL \Status_Limit:status_7\ : bit;
SIGNAL Net_242 : bit;
SIGNAL Net_377 : bit;
SIGNAL \Debouncer_X_Lim:op_clk\ : bit;
SIGNAL \Debouncer_X_Lim:DEBOUNCER[0]:d_sync_0\ : bit;
SIGNAL Net_358 : bit;
SIGNAL \Debouncer_X_Lim:DEBOUNCER[0]:d_sync_1\ : bit;
SIGNAL Net_405 : bit;
SIGNAL Net_624 : bit;
SIGNAL Net_404 : bit;
SIGNAL \Status_Probe:status_0\ : bit;
SIGNAL Net_639 : bit;
SIGNAL \Status_Probe:status_1\ : bit;
SIGNAL \Status_Probe:status_2\ : bit;
SIGNAL \Status_Probe:status_3\ : bit;
SIGNAL \Status_Probe:status_4\ : bit;
SIGNAL \Status_Probe:status_5\ : bit;
SIGNAL \Status_Probe:status_6\ : bit;
SIGNAL \Status_Probe:status_7\ : bit;
SIGNAL Net_655 : bit;
SIGNAL Net_61 : bit;
SIGNAL tmpOE__Pin_Dir_Z_net_0 : bit;
SIGNAL Net_108 : bit;
SIGNAL tmpFB_0__Pin_Dir_Z_net_0 : bit;
SIGNAL tmpIO_0__Pin_Dir_Z_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Dir_Z_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Dir_Z_net_0 : bit;
SIGNAL tmpOE__Pin_Dir_Y_net_0 : bit;
SIGNAL Net_107 : bit;
SIGNAL tmpFB_0__Pin_Dir_Y_net_0 : bit;
SIGNAL tmpIO_0__Pin_Dir_Y_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Dir_Y_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Dir_Y_net_0 : bit;
SIGNAL Net_458 : bit;
SIGNAL tmpOE__Pin_Dir_X_net_0 : bit;
SIGNAL Net_110 : bit;
SIGNAL tmpFB_0__Pin_Dir_X_net_0 : bit;
SIGNAL tmpIO_0__Pin_Dir_X_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Dir_X_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Dir_X_net_0 : bit;
SIGNAL tmpOE__Pin_Step_Z_net_0 : bit;
SIGNAL Net_82 : bit;
SIGNAL tmpFB_0__Pin_Step_Z_net_0 : bit;
SIGNAL tmpIO_0__Pin_Step_Z_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Step_Z_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Step_Z_net_0 : bit;
SIGNAL tmpOE__Pin_Step_X_net_0 : bit;
SIGNAL Net_442 : bit;
SIGNAL tmpFB_0__Pin_Step_X_net_0 : bit;
SIGNAL tmpIO_0__Pin_Step_X_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Step_X_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Step_X_net_0 : bit;
SIGNAL \Control_Step_Enable:clk\ : bit;
SIGNAL \Control_Step_Enable:rst\ : bit;
SIGNAL Net_708 : bit;
SIGNAL \Control_Step_Enable:control_out_0\ : bit;
SIGNAL Net_468 : bit;
SIGNAL \Control_Step_Enable:control_out_1\ : bit;
SIGNAL Net_469 : bit;
SIGNAL \Control_Step_Enable:control_out_2\ : bit;
SIGNAL Net_470 : bit;
SIGNAL \Control_Step_Enable:control_out_3\ : bit;
SIGNAL Net_471 : bit;
SIGNAL \Control_Step_Enable:control_out_4\ : bit;
SIGNAL Net_472 : bit;
SIGNAL \Control_Step_Enable:control_out_5\ : bit;
SIGNAL Net_473 : bit;
SIGNAL \Control_Step_Enable:control_out_6\ : bit;
SIGNAL Net_474 : bit;
SIGNAL \Control_Step_Enable:control_out_7\ : bit;
SIGNAL \Control_Step_Enable:control_7\ : bit;
SIGNAL \Control_Step_Enable:control_6\ : bit;
SIGNAL \Control_Step_Enable:control_5\ : bit;
SIGNAL \Control_Step_Enable:control_4\ : bit;
SIGNAL \Control_Step_Enable:control_3\ : bit;
SIGNAL \Control_Step_Enable:control_2\ : bit;
SIGNAL \Control_Step_Enable:control_1\ : bit;
SIGNAL \Control_Step_Enable:control_0\ : bit;
SIGNAL tmpOE__Flood_Coolant_Pin_net_0 : bit;
SIGNAL tmpFB_0__Flood_Coolant_Pin_net_0 : bit;
SIGNAL tmpIO_0__Flood_Coolant_Pin_net_0 : bit;
TERMINAL tmpSIOVREF__Flood_Coolant_Pin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Flood_Coolant_Pin_net_0 : bit;
SIGNAL Net_268 : bit;
SIGNAL \PWM_Spindle:Net_107\ : bit;
SIGNAL \PWM_Spindle:Net_113\ : bit;
SIGNAL Net_133 : bit;
SIGNAL \PWM_Spindle:Net_63\ : bit;
SIGNAL \PWM_Spindle:Net_57\ : bit;
SIGNAL \PWM_Spindle:Net_54\ : bit;
SIGNAL Net_501 : bit;
SIGNAL Net_222 : bit;
SIGNAL Net_219 : bit;
SIGNAL Net_475 : bit;
SIGNAL \PWM_Spindle:Net_114\ : bit;
SIGNAL tmpOE__Pin_Spindle_net_0 : bit;
SIGNAL tmpFB_0__Pin_Spindle_net_0 : bit;
SIGNAL tmpIO_0__Pin_Spindle_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Spindle_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Spindle_net_0 : bit;
SIGNAL tmpOE__Pin_Spindle_Direction_net_0 : bit;
SIGNAL tmpFB_0__Pin_Spindle_Direction_net_0 : bit;
SIGNAL tmpIO_0__Pin_Spindle_Direction_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Spindle_Direction_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Spindle_Direction_net_0 : bit;
SIGNAL tmpOE__Pin_Spindle_Enable_net_0 : bit;
SIGNAL tmpFB_0__Pin_Spindle_Enable_net_0 : bit;
SIGNAL tmpIO_0__Pin_Spindle_Enable_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Spindle_Enable_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Spindle_Enable_net_0 : bit;
SIGNAL Net_12 : bit;
SIGNAL Net_10 : bit;
SIGNAL \Stepper_Timer:Net_260\ : bit;
SIGNAL \Stepper_Timer:Net_266\ : bit;
SIGNAL \Stepper_Timer:Net_51\ : bit;
SIGNAL \Stepper_Timer:Net_261\ : bit;
SIGNAL \Stepper_Timer:Net_57\ : bit;
SIGNAL Net_212 : bit;
SIGNAL Net_217 : bit;
SIGNAL \Stepper_Timer:Net_102\ : bit;
SIGNAL Net_234 : bit;
SIGNAL tmpOE__Mist_Coolant_Pin_net_0 : bit;
SIGNAL tmpFB_0__Mist_Coolant_Pin_net_0 : bit;
SIGNAL tmpIO_0__Mist_Coolant_Pin_net_0 : bit;
TERMINAL tmpSIOVREF__Mist_Coolant_Pin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Mist_Coolant_Pin_net_0 : bit;
SIGNAL \QuadDec:Net_1129\ : bit;
SIGNAL \QuadDec:Cnt16:Net_43\ : bit;
SIGNAL \QuadDec:Net_1275\ : bit;
SIGNAL \QuadDec:Cnt16:Net_49\ : bit;
SIGNAL \QuadDec:Cnt16:Net_82\ : bit;
SIGNAL \QuadDec:Cnt16:Net_89\ : bit;
SIGNAL \QuadDec:Net_1251\ : bit;
SIGNAL \QuadDec:Cnt16:Net_95\ : bit;
SIGNAL \QuadDec:Cnt16:Net_91\ : bit;
SIGNAL \QuadDec:Cnt16:Net_102\ : bit;
SIGNAL Net_9 : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \QuadDec:Net_1260\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \QuadDec:Net_1264\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \QuadDec:Net_1203\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec:Net_1290\ : bit;
SIGNAL \QuadDec:bQuadDec:sync_clock\ : bit;
SIGNAL Net_244 : bit;
SIGNAL \QuadDec:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \QuadDec:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \QuadDec:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \QuadDec:bQuadDec:A_j\ : bit;
SIGNAL \QuadDec:bQuadDec:A_k\ : bit;
SIGNAL \QuadDec:bQuadDec:quad_A_filt\ : bit;
SIGNAL Net_245 : bit;
SIGNAL \QuadDec:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \QuadDec:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \QuadDec:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \QuadDec:bQuadDec:B_j\ : bit;
SIGNAL \QuadDec:bQuadDec:B_k\ : bit;
SIGNAL \QuadDec:bQuadDec:quad_B_filt\ : bit;
SIGNAL \QuadDec:bQuadDec:index_filt\ : bit;
SIGNAL \QuadDec:Net_1232\ : bit;
SIGNAL \QuadDec:bQuadDec:state_2\ : bit;
SIGNAL \QuadDec:bQuadDec:error\ : bit;
SIGNAL \QuadDec:bQuadDec:state_3\ : bit;
SIGNAL \QuadDec:bQuadDec:state_1\ : bit;
SIGNAL \QuadDec:bQuadDec:state_0\ : bit;
SIGNAL \QuadDec:bQuadDec:status_0\ : bit;
SIGNAL \QuadDec:Net_530\ : bit;
SIGNAL \QuadDec:bQuadDec:status_1\ : bit;
SIGNAL \QuadDec:Net_611\ : bit;
SIGNAL \QuadDec:bQuadDec:status_2\ : bit;
SIGNAL \QuadDec:bQuadDec:status_3\ : bit;
SIGNAL \QuadDec:bQuadDec:status_4\ : bit;
SIGNAL \QuadDec:bQuadDec:status_5\ : bit;
SIGNAL \QuadDec:bQuadDec:status_6\ : bit;
SIGNAL Net_247 : bit;
SIGNAL \QuadDec:Net_1151\ : bit;
SIGNAL \QuadDec:Net_1248\ : bit;
SIGNAL \QuadDec:Net_1229\ : bit;
SIGNAL \QuadDec:Net_1272\ : bit;
SIGNAL \QuadDec:Net_1287\ : bit;
SIGNAL tmpOE__Pin_Quad_A_net_0 : bit;
SIGNAL tmpIO_0__Pin_Quad_A_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Quad_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Quad_A_net_0 : bit;
SIGNAL tmpOE__Pin_Quad_B_net_0 : bit;
SIGNAL tmpIO_0__Pin_Quad_B_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Quad_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Quad_B_net_0 : bit;
SIGNAL tmpOE__Pin_Encoder_Sw_net_0 : bit;
SIGNAL Net_295 : bit;
SIGNAL tmpIO_0__Pin_Encoder_Sw_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Encoder_Sw_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Encoder_Sw_net_0 : bit;
SIGNAL Net_298 : bit;
SIGNAL \Debouncer_Enc_Sw:op_clk\ : bit;
SIGNAL \Debouncer_Enc_Sw:DEBOUNCER[0]:d_sync_0\ : bit;
SIGNAL \Debouncer_Enc_Sw:DEBOUNCER[0]:d_sync_1\ : bit;
SIGNAL Net_326 : bit;
SIGNAL Net_328 : bit;
SIGNAL Net_300 : bit;
SIGNAL Net_327 : bit;
SIGNAL \Debouncer_Y_Lim:op_clk\ : bit;
SIGNAL \Debouncer_Y_Lim:DEBOUNCER[0]:d_sync_0\ : bit;
SIGNAL Net_432 : bit;
SIGNAL \Debouncer_Y_Lim:DEBOUNCER[0]:d_sync_1\ : bit;
SIGNAL Net_381 : bit;
SIGNAL Net_407 : bit;
SIGNAL Net_380 : bit;
SIGNAL \Debouncer_Z_Lim:op_clk\ : bit;
SIGNAL \Debouncer_Z_Lim:DEBOUNCER[0]:d_sync_0\ : bit;
SIGNAL Net_382 : bit;
SIGNAL \Debouncer_Z_Lim:DEBOUNCER[0]:d_sync_1\ : bit;
SIGNAL Net_387 : bit;
SIGNAL Net_628 : bit;
SIGNAL Net_386 : bit;
SIGNAL tmpOE__Pin_X_Lim_net_0 : bit;
SIGNAL tmpIO_0__Pin_X_Lim_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_X_Lim_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_X_Lim_net_0 : bit;
SIGNAL tmpOE__Pin_Y_Lim_net_0 : bit;
SIGNAL tmpIO_0__Pin_Y_Lim_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Y_Lim_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Y_Lim_net_0 : bit;
SIGNAL tmpOE__Pin_Z_Lim_net_0 : bit;
SIGNAL tmpIO_0__Pin_Z_Lim_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Z_Lim_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Z_Lim_net_0 : bit;
SIGNAL tmpOE__Stepper_Enable_Pin_net_0 : bit;
SIGNAL tmpFB_0__Stepper_Enable_Pin_net_0 : bit;
SIGNAL tmpIO_0__Stepper_Enable_Pin_net_0 : bit;
TERMINAL tmpSIOVREF__Stepper_Enable_Pin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Stepper_Enable_Pin_net_0 : bit;
SIGNAL \Control_Reg_Dir:clk\ : bit;
SIGNAL \Control_Reg_Dir:rst\ : bit;
SIGNAL \Control_Reg_Dir:control_out_0\ : bit;
SIGNAL \Control_Reg_Dir:control_out_1\ : bit;
SIGNAL \Control_Reg_Dir:control_out_2\ : bit;
SIGNAL Net_461 : bit;
SIGNAL \Control_Reg_Dir:control_out_3\ : bit;
SIGNAL Net_462 : bit;
SIGNAL \Control_Reg_Dir:control_out_4\ : bit;
SIGNAL Net_463 : bit;
SIGNAL \Control_Reg_Dir:control_out_5\ : bit;
SIGNAL Net_464 : bit;
SIGNAL \Control_Reg_Dir:control_out_6\ : bit;
SIGNAL Net_465 : bit;
SIGNAL \Control_Reg_Dir:control_out_7\ : bit;
SIGNAL \Control_Reg_Dir:control_7\ : bit;
SIGNAL \Control_Reg_Dir:control_6\ : bit;
SIGNAL \Control_Reg_Dir:control_5\ : bit;
SIGNAL \Control_Reg_Dir:control_4\ : bit;
SIGNAL \Control_Reg_Dir:control_3\ : bit;
SIGNAL \Control_Reg_Dir:control_2\ : bit;
SIGNAL \Control_Reg_Dir:control_1\ : bit;
SIGNAL \Control_Reg_Dir:control_0\ : bit;
SIGNAL \Control_Reg_Step:clk\ : bit;
SIGNAL \Control_Reg_Step:rst\ : bit;
SIGNAL \Control_Reg_Step:control_out_0\ : bit;
SIGNAL \Control_Reg_Step:control_out_1\ : bit;
SIGNAL \Control_Reg_Step:control_out_2\ : bit;
SIGNAL Net_453 : bit;
SIGNAL \Control_Reg_Step:control_out_3\ : bit;
SIGNAL Net_454 : bit;
SIGNAL \Control_Reg_Step:control_out_4\ : bit;
SIGNAL Net_455 : bit;
SIGNAL \Control_Reg_Step:control_out_5\ : bit;
SIGNAL Net_456 : bit;
SIGNAL \Control_Reg_Step:control_out_6\ : bit;
SIGNAL Net_457 : bit;
SIGNAL \Control_Reg_Step:control_out_7\ : bit;
SIGNAL \Control_Reg_Step:control_7\ : bit;
SIGNAL \Control_Reg_Step:control_6\ : bit;
SIGNAL \Control_Reg_Step:control_5\ : bit;
SIGNAL \Control_Reg_Step:control_4\ : bit;
SIGNAL \Control_Reg_Step:control_3\ : bit;
SIGNAL \Control_Reg_Step:control_2\ : bit;
SIGNAL \Control_Reg_Step:control_1\ : bit;
SIGNAL \Control_Reg_Step:control_0\ : bit;
SIGNAL \USBUART:Net_1010\ : bit;
SIGNAL \USBUART:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBUART:Net_597\ : bit;
SIGNAL \USBUART:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBUART:Net_1000\ : bit;
SIGNAL \USBUART:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_511 : bit;
SIGNAL \USBUART:Net_1889\ : bit;
SIGNAL \USBUART:Net_1876\ : bit;
SIGNAL \USBUART:ep_int_8\ : bit;
SIGNAL \USBUART:ep_int_7\ : bit;
SIGNAL \USBUART:ep_int_6\ : bit;
SIGNAL \USBUART:ep_int_5\ : bit;
SIGNAL \USBUART:ep_int_4\ : bit;
SIGNAL \USBUART:ep_int_3\ : bit;
SIGNAL \USBUART:ep_int_2\ : bit;
SIGNAL \USBUART:ep_int_1\ : bit;
SIGNAL \USBUART:ep_int_0\ : bit;
SIGNAL \USBUART:Net_95\ : bit;
SIGNAL \USBUART:dma_request_7\ : bit;
SIGNAL \USBUART:dma_request_6\ : bit;
SIGNAL \USBUART:dma_request_5\ : bit;
SIGNAL \USBUART:dma_request_4\ : bit;
SIGNAL \USBUART:dma_request_3\ : bit;
SIGNAL \USBUART:dma_request_2\ : bit;
SIGNAL \USBUART:dma_request_1\ : bit;
SIGNAL \USBUART:dma_request_0\ : bit;
SIGNAL \USBUART:dma_terminate\ : bit;
SIGNAL \USBUART:dma_complete_0\ : bit;
SIGNAL \USBUART:Net_1922\ : bit;
SIGNAL \USBUART:dma_complete_1\ : bit;
SIGNAL \USBUART:Net_1921\ : bit;
SIGNAL \USBUART:dma_complete_2\ : bit;
SIGNAL \USBUART:Net_1920\ : bit;
SIGNAL \USBUART:dma_complete_3\ : bit;
SIGNAL \USBUART:Net_1919\ : bit;
SIGNAL \USBUART:dma_complete_4\ : bit;
SIGNAL \USBUART:Net_1918\ : bit;
SIGNAL \USBUART:dma_complete_5\ : bit;
SIGNAL \USBUART:Net_1917\ : bit;
SIGNAL \USBUART:dma_complete_6\ : bit;
SIGNAL \USBUART:Net_1916\ : bit;
SIGNAL \USBUART:dma_complete_7\ : bit;
SIGNAL \USBUART:Net_1915\ : bit;
SIGNAL Net_590 : bit;
SIGNAL \LED_PWM:PWMUDB:km_run\ : bit;
SIGNAL \LED_PWM:PWMUDB:min_kill_reg\ : bit;
SIGNAL \LED_PWM:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \LED_PWM:PWMUDB:control_7\ : bit;
SIGNAL \LED_PWM:PWMUDB:control_6\ : bit;
SIGNAL \LED_PWM:PWMUDB:control_5\ : bit;
SIGNAL \LED_PWM:PWMUDB:control_4\ : bit;
SIGNAL \LED_PWM:PWMUDB:control_3\ : bit;
SIGNAL \LED_PWM:PWMUDB:control_2\ : bit;
SIGNAL \LED_PWM:PWMUDB:control_1\ : bit;
SIGNAL \LED_PWM:PWMUDB:control_0\ : bit;
SIGNAL \LED_PWM:PWMUDB:ctrl_enable\ : bit;
SIGNAL \LED_PWM:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \LED_PWM:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \LED_PWM:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \LED_PWM:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \LED_PWM:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \LED_PWM:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \LED_PWM:PWMUDB:prevCapture\ : bit;
SIGNAL \LED_PWM:PWMUDB:capt_rising\ : bit;
SIGNAL \LED_PWM:PWMUDB:capt_falling\ : bit;
SIGNAL \LED_PWM:PWMUDB:hwCapture\ : bit;
SIGNAL \LED_PWM:PWMUDB:hwEnable\ : bit;
SIGNAL \LED_PWM:PWMUDB:trig_last\ : bit;
SIGNAL \LED_PWM:PWMUDB:trig_rise\ : bit;
SIGNAL \LED_PWM:PWMUDB:trig_fall\ : bit;
SIGNAL \LED_PWM:PWMUDB:trig_out\ : bit;
SIGNAL \LED_PWM:PWMUDB:runmode_enable\ : bit;
SIGNAL \LED_PWM:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_574 : bit;
SIGNAL \LED_PWM:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \LED_PWM:PWMUDB:final_enable\ : bit;
SIGNAL \LED_PWM:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \LED_PWM:PWMUDB:tc_i\ : bit;
SIGNAL \LED_PWM:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \LED_PWM:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \LED_PWM:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \LED_PWM:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \LED_PWM:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \LED_PWM:PWMUDB:sc_kill\ : bit;
SIGNAL \LED_PWM:PWMUDB:min_kill\ : bit;
SIGNAL \LED_PWM:PWMUDB:final_kill\ : bit;
SIGNAL \LED_PWM:PWMUDB:km_tc\ : bit;
SIGNAL \LED_PWM:PWMUDB:db_tc\ : bit;
SIGNAL \LED_PWM:PWMUDB:dith_count_1\ : bit;
SIGNAL \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \LED_PWM:PWMUDB:dith_count_0\ : bit;
SIGNAL \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \LED_PWM:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \LED_PWM:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \LED_PWM:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \LED_PWM:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \LED_PWM:PWMUDB:dith_sel\ : bit;
SIGNAL \LED_PWM:PWMUDB:status_6\ : bit;
SIGNAL \LED_PWM:PWMUDB:status_5\ : bit;
SIGNAL \LED_PWM:PWMUDB:status_4\ : bit;
SIGNAL \LED_PWM:PWMUDB:status_3\ : bit;
SIGNAL \LED_PWM:PWMUDB:status_2\ : bit;
SIGNAL \LED_PWM:PWMUDB:status_1\ : bit;
SIGNAL \LED_PWM:PWMUDB:status_0\ : bit;
SIGNAL \LED_PWM:Net_55\ : bit;
SIGNAL \LED_PWM:PWMUDB:prevCompare1\ : bit;
SIGNAL \LED_PWM:PWMUDB:cmp1\ : bit;
SIGNAL \LED_PWM:PWMUDB:cmp1_status\ : bit;
SIGNAL \LED_PWM:PWMUDB:cmp2_status\ : bit;
SIGNAL \LED_PWM:PWMUDB:cmp2\ : bit;
SIGNAL \LED_PWM:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \LED_PWM:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \LED_PWM:PWMUDB:final_kill_reg\ : bit;
SIGNAL \LED_PWM:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \LED_PWM:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \LED_PWM:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \LED_PWM:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \LED_PWM:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \LED_PWM:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \LED_PWM:PWMUDB:fifo_full\ : bit;
SIGNAL \LED_PWM:PWMUDB:cs_addr_2\ : bit;
SIGNAL \LED_PWM:PWMUDB:cs_addr_1\ : bit;
SIGNAL \LED_PWM:PWMUDB:cs_addr_0\ : bit;
SIGNAL \LED_PWM:PWMUDB:final_capture\ : bit;
SIGNAL \LED_PWM:PWMUDB:cmp1_eq\ : bit;
SIGNAL \LED_PWM:PWMUDB:cmp1_less\ : bit;
SIGNAL \LED_PWM:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \LED_PWM:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \LED_PWM:PWMUDB:cmp2_eq\ : bit;
SIGNAL \LED_PWM:PWMUDB:cmp2_less\ : bit;
SIGNAL \LED_PWM:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \LED_PWM:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \LED_PWM:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \LED_PWM:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \LED_PWM:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \LED_PWM:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \LED_PWM:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \LED_PWM:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \LED_PWM:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \LED_PWM:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \LED_PWM:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \LED_PWM:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \LED_PWM:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \LED_PWM:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \LED_PWM:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \LED_PWM:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \LED_PWM:PWMUDB:fifo_nempty\ : bit;
SIGNAL \LED_PWM:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \LED_PWM:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \LED_PWM:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \LED_PWM:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \LED_PWM:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \LED_PWM:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \LED_PWM:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \LED_PWM:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \LED_PWM:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \LED_PWM:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \LED_PWM:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \LED_PWM:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \LED_PWM:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \LED_PWM:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \LED_PWM:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \LED_PWM:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \LED_PWM:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LED_PWM:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \LED_PWM:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LED_PWM:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \LED_PWM:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \LED_PWM:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \LED_PWM:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \LED_PWM:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \LED_PWM:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LED_PWM:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LED_PWM:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LED_PWM:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LED_PWM:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LED_PWM:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LED_PWM:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LED_PWM:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LED_PWM:PWMUDB:compare1\ : bit;
SIGNAL \LED_PWM:PWMUDB:compare2\ : bit;
SIGNAL \LED_PWM:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \LED_PWM:PWMUDB:pwm_i\ : bit;
SIGNAL \LED_PWM:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \LED_PWM:PWMUDB:pwm1_i\ : bit;
SIGNAL \LED_PWM:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \LED_PWM:PWMUDB:pwm2_i\ : bit;
SIGNAL \LED_PWM:PWMUDB:tc_i_reg\ : bit;
SIGNAL \LED_PWM:Net_101\ : bit;
SIGNAL \LED_PWM:Net_96\ : bit;
SIGNAL Net_576 : bit;
SIGNAL Net_577 : bit;
SIGNAL \LED_PWM:PWMUDB:pwm_temp\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODIN1_1\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODIN1_0\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_586 : bit;
SIGNAL Net_578 : bit;
SIGNAL Net_575 : bit;
SIGNAL \LED_PWM:Net_113\ : bit;
SIGNAL \LED_PWM:Net_107\ : bit;
SIGNAL \LED_PWM:Net_114\ : bit;
SIGNAL tmpOE__LED_net_0 : bit;
SIGNAL tmpFB_0__LED_net_0 : bit;
SIGNAL tmpIO_0__LED_net_0 : bit;
TERMINAL tmpSIOVREF__LED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_net_0 : bit;
SIGNAL tmpOE__LED_RXTX_net_0 : bit;
SIGNAL tmpFB_0__LED_RXTX_net_0 : bit;
SIGNAL tmpIO_0__LED_RXTX_net_0 : bit;
TERMINAL tmpSIOVREF__LED_RXTX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_RXTX_net_0 : bit;
SIGNAL \Debouncer_X_Lim:DEBOUNCER[0]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_X_Lim:DEBOUNCER[0]:d_sync_1\\D\ : bit;
SIGNAL Net_405D : bit;
SIGNAL Net_624D : bit;
SIGNAL Net_404D : bit;
SIGNAL \QuadDec:Net_1251\\D\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \QuadDec:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \QuadDec:Net_1203\\D\ : bit;
SIGNAL \QuadDec:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \QuadDec:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \QuadDec:bQuadDec:state_2\\D\ : bit;
SIGNAL \QuadDec:bQuadDec:state_3\\D\ : bit;
SIGNAL \QuadDec:bQuadDec:state_1\\D\ : bit;
SIGNAL \QuadDec:bQuadDec:state_0\\D\ : bit;
SIGNAL \Debouncer_Enc_Sw:DEBOUNCER[0]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_Enc_Sw:DEBOUNCER[0]:d_sync_1\\D\ : bit;
SIGNAL Net_328D : bit;
SIGNAL Net_300D : bit;
SIGNAL Net_327D : bit;
SIGNAL \Debouncer_Y_Lim:DEBOUNCER[0]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_Y_Lim:DEBOUNCER[0]:d_sync_1\\D\ : bit;
SIGNAL Net_381D : bit;
SIGNAL Net_407D : bit;
SIGNAL Net_380D : bit;
SIGNAL \Debouncer_Z_Lim:DEBOUNCER[0]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_Z_Lim:DEBOUNCER[0]:d_sync_1\\D\ : bit;
SIGNAL Net_387D : bit;
SIGNAL Net_628D : bit;
SIGNAL Net_386D : bit;
SIGNAL \LED_PWM:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \LED_PWM:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \LED_PWM:PWMUDB:trig_last\\D\ : bit;
SIGNAL \LED_PWM:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \LED_PWM:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \LED_PWM:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \LED_PWM:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \LED_PWM:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \LED_PWM:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \LED_PWM:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \LED_PWM:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \LED_PWM:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \LED_PWM:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \LED_PWM:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \LED_PWM:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \LED_PWM:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

zero <=  ('0') ;

one <=  ('1') ;

Net_612 <= (not Net_408);

Net_611 <= (not Net_378);

Net_572 <= (not Net_540);

Net_423 <= (not Net_422);

Net_584 <= (not Net_585);

Net_587 <= (not Net_541);

Net_610 <= (not Net_406);

Net_624D <= ((not Net_406 and \Debouncer_X_Lim:DEBOUNCER[0]:d_sync_1\));

Net_639 <= (not Net_717);

\QuadDec:Cnt16:CounterUDB:reload\ <= (\QuadDec:Cnt16:CounterUDB:overflow\
	OR \QuadDec:Cnt16:CounterUDB:status_1\
	OR \QuadDec:Net_1260\);

\QuadDec:Cnt16:CounterUDB:status_0\ <= ((not \QuadDec:Cnt16:CounterUDB:prevCompare\ and \QuadDec:Cnt16:CounterUDB:cmp_out_i\));

\QuadDec:Cnt16:CounterUDB:status_2\ <= ((not \QuadDec:Cnt16:CounterUDB:overflow_reg_i\ and \QuadDec:Cnt16:CounterUDB:overflow\));

\QuadDec:Cnt16:CounterUDB:status_3\ <= ((not \QuadDec:Cnt16:CounterUDB:underflow_reg_i\ and \QuadDec:Cnt16:CounterUDB:status_1\));

\QuadDec:Cnt16:CounterUDB:count_enable\ <= ((not \QuadDec:Cnt16:CounterUDB:count_stored_i\ and \QuadDec:Cnt16:CounterUDB:control_7\ and \QuadDec:Net_1203\));

\QuadDec:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec:Cnt16:CounterUDB:status_1\
	OR \QuadDec:Cnt16:CounterUDB:overflow\);

\QuadDec:bQuadDec:quad_A_filt\\D\ <= ((\QuadDec:bQuadDec:quad_A_delayed_0\ and \QuadDec:bQuadDec:quad_A_delayed_1\ and \QuadDec:bQuadDec:quad_A_delayed_2\)
	OR (\QuadDec:bQuadDec:quad_A_delayed_2\ and \QuadDec:bQuadDec:quad_A_filt\)
	OR (\QuadDec:bQuadDec:quad_A_delayed_1\ and \QuadDec:bQuadDec:quad_A_filt\)
	OR (\QuadDec:bQuadDec:quad_A_delayed_0\ and \QuadDec:bQuadDec:quad_A_filt\));

\QuadDec:bQuadDec:quad_B_filt\\D\ <= ((\QuadDec:bQuadDec:quad_B_delayed_0\ and \QuadDec:bQuadDec:quad_B_delayed_1\ and \QuadDec:bQuadDec:quad_B_delayed_2\)
	OR (\QuadDec:bQuadDec:quad_B_delayed_2\ and \QuadDec:bQuadDec:quad_B_filt\)
	OR (\QuadDec:bQuadDec:quad_B_delayed_1\ and \QuadDec:bQuadDec:quad_B_filt\)
	OR (\QuadDec:bQuadDec:quad_B_delayed_0\ and \QuadDec:bQuadDec:quad_B_filt\));

\QuadDec:bQuadDec:state_3\\D\ <= ((not \QuadDec:Net_1260\ and not \QuadDec:bQuadDec:quad_A_filt\ and not \QuadDec:bQuadDec:error\ and not \QuadDec:bQuadDec:state_0\ and \QuadDec:bQuadDec:quad_B_filt\ and \QuadDec:bQuadDec:state_1\)
	OR (not \QuadDec:Net_1260\ and not \QuadDec:bQuadDec:quad_B_filt\ and not \QuadDec:bQuadDec:error\ and not \QuadDec:bQuadDec:state_1\ and \QuadDec:bQuadDec:quad_A_filt\ and \QuadDec:bQuadDec:state_0\)
	OR (not \QuadDec:Net_1260\ and not \QuadDec:bQuadDec:quad_A_filt\ and not \QuadDec:bQuadDec:quad_B_filt\ and not \QuadDec:bQuadDec:error\ and \QuadDec:bQuadDec:state_1\ and \QuadDec:bQuadDec:state_0\)
	OR (not \QuadDec:bQuadDec:error\ and not \QuadDec:bQuadDec:state_1\ and not \QuadDec:bQuadDec:state_0\ and \QuadDec:bQuadDec:quad_A_filt\ and \QuadDec:bQuadDec:quad_B_filt\));

\QuadDec:bQuadDec:state_2\\D\ <= ((\QuadDec:bQuadDec:error\ and \QuadDec:bQuadDec:state_0\)
	OR (\QuadDec:Net_1260\ and \QuadDec:bQuadDec:state_0\)
	OR (\QuadDec:bQuadDec:error\ and \QuadDec:bQuadDec:state_1\)
	OR (\QuadDec:Net_1260\ and \QuadDec:bQuadDec:state_1\)
	OR (\QuadDec:Net_1260\ and \QuadDec:bQuadDec:error\));

\QuadDec:bQuadDec:state_1\\D\ <= ((not \QuadDec:bQuadDec:quad_B_filt\ and not \QuadDec:bQuadDec:error\ and not \QuadDec:bQuadDec:state_1\ and not \QuadDec:bQuadDec:state_0\ and \QuadDec:bQuadDec:quad_A_filt\)
	OR (not \QuadDec:Net_1260\ and not \QuadDec:bQuadDec:state_1\ and not \QuadDec:bQuadDec:state_0\ and \QuadDec:bQuadDec:quad_A_filt\ and \QuadDec:bQuadDec:error\)
	OR (not \QuadDec:Net_1260\ and not \QuadDec:bQuadDec:error\ and \QuadDec:bQuadDec:quad_A_filt\ and \QuadDec:bQuadDec:quad_B_filt\ and \QuadDec:bQuadDec:state_0\)
	OR (not \QuadDec:Net_1260\ and not \QuadDec:bQuadDec:error\ and \QuadDec:bQuadDec:quad_A_filt\ and \QuadDec:bQuadDec:state_1\));

\QuadDec:bQuadDec:state_0\\D\ <= ((not \QuadDec:bQuadDec:quad_A_filt\ and not \QuadDec:bQuadDec:error\ and not \QuadDec:bQuadDec:state_1\ and not \QuadDec:bQuadDec:state_0\ and \QuadDec:bQuadDec:quad_B_filt\)
	OR (not \QuadDec:Net_1260\ and not \QuadDec:bQuadDec:state_1\ and not \QuadDec:bQuadDec:state_0\ and \QuadDec:bQuadDec:quad_B_filt\ and \QuadDec:bQuadDec:error\)
	OR (not \QuadDec:Net_1260\ and not \QuadDec:bQuadDec:error\ and \QuadDec:bQuadDec:quad_A_filt\ and \QuadDec:bQuadDec:quad_B_filt\ and \QuadDec:bQuadDec:state_1\)
	OR (not \QuadDec:Net_1260\ and not \QuadDec:bQuadDec:error\ and \QuadDec:bQuadDec:quad_B_filt\ and \QuadDec:bQuadDec:state_0\));

\QuadDec:Net_1251\\D\ <= ((not \QuadDec:Net_1260\ and not \QuadDec:bQuadDec:quad_B_filt\ and not \QuadDec:bQuadDec:error\ and \QuadDec:bQuadDec:quad_A_filt\ and \QuadDec:bQuadDec:state_1\ and \QuadDec:bQuadDec:state_0\)
	OR (not \QuadDec:Net_1260\ and not \QuadDec:bQuadDec:quad_A_filt\ and not \QuadDec:bQuadDec:quad_B_filt\ and not \QuadDec:bQuadDec:error\ and not \QuadDec:bQuadDec:state_0\ and \QuadDec:bQuadDec:state_1\)
	OR (not \QuadDec:Net_1260\ and not \QuadDec:bQuadDec:error\ and not \QuadDec:bQuadDec:state_1\ and \QuadDec:bQuadDec:quad_A_filt\ and \QuadDec:bQuadDec:quad_B_filt\ and \QuadDec:bQuadDec:state_0\)
	OR (not \QuadDec:Net_1260\ and not \QuadDec:bQuadDec:state_1\ and not \QuadDec:bQuadDec:state_0\ and \QuadDec:Net_1251\ and \QuadDec:bQuadDec:error\)
	OR (not \QuadDec:bQuadDec:quad_A_filt\ and not \QuadDec:bQuadDec:error\ and not \QuadDec:bQuadDec:state_1\ and not \QuadDec:bQuadDec:state_0\ and \QuadDec:bQuadDec:quad_B_filt\)
	OR (not \QuadDec:Net_1260\ and not \QuadDec:bQuadDec:error\ and \QuadDec:Net_1251\ and \QuadDec:bQuadDec:quad_A_filt\ and \QuadDec:bQuadDec:state_0\)
	OR (not \QuadDec:Net_1260\ and not \QuadDec:bQuadDec:quad_B_filt\ and not \QuadDec:bQuadDec:error\ and \QuadDec:Net_1251\ and \QuadDec:bQuadDec:state_1\)
	OR (not \QuadDec:bQuadDec:error\ and not \QuadDec:bQuadDec:state_1\ and not \QuadDec:bQuadDec:state_0\ and \QuadDec:Net_1251\ and \QuadDec:bQuadDec:quad_B_filt\)
	OR (not \QuadDec:bQuadDec:quad_A_filt\ and not \QuadDec:bQuadDec:error\ and not \QuadDec:bQuadDec:state_1\ and not \QuadDec:bQuadDec:state_0\ and \QuadDec:Net_1251\)
	OR (not \QuadDec:Net_1260\ and not \QuadDec:bQuadDec:quad_A_filt\ and not \QuadDec:bQuadDec:error\ and not \QuadDec:bQuadDec:state_0\ and \QuadDec:Net_1251\)
	OR (not \QuadDec:Net_1260\ and not \QuadDec:bQuadDec:error\ and not \QuadDec:bQuadDec:state_1\ and \QuadDec:Net_1251\ and \QuadDec:bQuadDec:quad_B_filt\));

\QuadDec:Net_1203\\D\ <= ((not \QuadDec:Net_1260\ and not \QuadDec:bQuadDec:quad_A_filt\ and not \QuadDec:bQuadDec:quad_B_filt\ and not \QuadDec:bQuadDec:error\ and not \QuadDec:bQuadDec:state_1\ and \QuadDec:bQuadDec:state_0\)
	OR (not \QuadDec:Net_1260\ and not \QuadDec:bQuadDec:state_1\ and not \QuadDec:bQuadDec:state_0\ and \QuadDec:Net_1203\ and \QuadDec:bQuadDec:error\)
	OR (not \QuadDec:bQuadDec:quad_A_filt\ and not \QuadDec:bQuadDec:error\ and not \QuadDec:bQuadDec:state_1\ and not \QuadDec:bQuadDec:state_0\ and \QuadDec:bQuadDec:quad_B_filt\));

\QuadDec:Net_530\ <= ((not \QuadDec:Net_1264\ and \QuadDec:Net_1275\ and \QuadDec:Net_1251\));

\QuadDec:Net_611\ <= ((not \QuadDec:Net_1251\ and not \QuadDec:Net_1264\ and \QuadDec:Net_1275\));

Net_300D <= ((not \Debouncer_Enc_Sw:DEBOUNCER[0]:d_sync_0\ and \Debouncer_Enc_Sw:DEBOUNCER[0]:d_sync_1\));

Net_407D <= ((not Net_378 and \Debouncer_Y_Lim:DEBOUNCER[0]:d_sync_1\));

Net_628D <= ((not Net_408 and \Debouncer_Z_Lim:DEBOUNCER[0]:d_sync_1\));

\LED_PWM:PWMUDB:sc_kill_tmp\\D\ <= (not \LED_PWM:PWMUDB:tc_i\);

\LED_PWM:PWMUDB:dith_count_1\\D\ <= ((not \LED_PWM:PWMUDB:dith_count_1\ and \LED_PWM:PWMUDB:tc_i\ and \LED_PWM:PWMUDB:dith_count_0\)
	OR (not \LED_PWM:PWMUDB:dith_count_0\ and \LED_PWM:PWMUDB:dith_count_1\)
	OR (not \LED_PWM:PWMUDB:tc_i\ and \LED_PWM:PWMUDB:dith_count_1\));

\LED_PWM:PWMUDB:dith_count_0\\D\ <= ((not \LED_PWM:PWMUDB:dith_count_0\ and \LED_PWM:PWMUDB:tc_i\)
	OR (not \LED_PWM:PWMUDB:tc_i\ and \LED_PWM:PWMUDB:dith_count_0\));

\LED_PWM:PWMUDB:cmp1_status\ <= ((not \LED_PWM:PWMUDB:prevCompare1\ and \LED_PWM:PWMUDB:cmp1_less\));

\LED_PWM:PWMUDB:status_2\ <= ((\LED_PWM:PWMUDB:runmode_enable\ and \LED_PWM:PWMUDB:tc_i\));

\LED_PWM:PWMUDB:pwm_i\ <= ((\LED_PWM:PWMUDB:runmode_enable\ and \LED_PWM:PWMUDB:cmp1_less\));

\LCD:LCDPort\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c9ce2be9-ef37-40d7-a46c-17e7d2193233/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110110110110110110110",
		ibuf_enabled=>"1111111",
		init_dr_st=>"0000000",
		input_sync=>"1111111",
		input_clk_en=>'0',
		input_sync_mode=>"0000000",
		intr_mode=>"00000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0000000",
		output_sync=>"0000000",
		output_clk_en=>'0',
		output_mode=>"0000000",
		output_reset=>'0',
		output_clock_mode=>"0000000",
		oe_sync=>"0000000",
		oe_conn=>"0000000",
		oe_reset=>'0',
		pin_aliases=>",,,,,,",
		pin_mode=>"OOOOOOO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1111111",
		sio_ibuf=>"00000000",
		sio_info=>"00000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0000000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10101010101010",
		width=>7,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0000000",
		ovt_slew_control=>"00000000000000",
		ovt_hyst_trim=>"0000000",
		input_buffer_sel=>"00000000000000")
	PORT MAP(oe=>(one, one, one, one,
			one, one, one),
		y=>(zero, zero, zero, zero,
			zero, zero, zero),
		fb=>(\LCD:tmpFB_6__LCDPort_net_6\, \LCD:tmpFB_6__LCDPort_net_5\, \LCD:tmpFB_6__LCDPort_net_4\, \LCD:tmpFB_6__LCDPort_net_3\,
			\LCD:tmpFB_6__LCDPort_net_2\, \LCD:tmpFB_6__LCDPort_net_1\, \LCD:tmpFB_6__LCDPort_net_0\),
		analog=>(open, open, open, open,
			open, open, open),
		io=>(\LCD:tmpIO_6__LCDPort_net_6\, \LCD:tmpIO_6__LCDPort_net_5\, \LCD:tmpIO_6__LCDPort_net_4\, \LCD:tmpIO_6__LCDPort_net_3\,
			\LCD:tmpIO_6__LCDPort_net_2\, \LCD:tmpIO_6__LCDPort_net_1\, \LCD:tmpIO_6__LCDPort_net_0\),
		siovref=>(\LCD:tmpSIOVREF__LCDPort_net_0\),
		annotation=>(open, open, open, open,
			open, open, open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\LCD:tmpINTERRUPT_0__LCDPort_net_0\);
Pin_Step_Y:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"82ed084b-fe78-4651-9e09-5c37bd776649",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_496,
		fb=>(tmpFB_0__Pin_Step_Y_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_Step_Y_net_0),
		siovref=>(tmpSIOVREF__Pin_Step_Y_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Step_Y_net_0);
Probe_Pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5a109de0-2fa8-4675-936e-d03452310577",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_717,
		analog=>(open),
		io=>(tmpIO_0__Probe_Pin_net_0),
		siovref=>(tmpSIOVREF__Probe_Pin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Probe_Pin_net_0);
Control_Pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8fb8ea1b-c38f-448b-bb66-e72683052363",
		drive_mode=>"010010010010",
		ibuf_enabled=>"1111",
		init_dr_st=>"1111",
		input_sync=>"0000",
		input_clk_en=>'0',
		input_sync_mode=>"0000",
		intr_mode=>"00000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0000",
		output_sync=>"0000",
		output_clk_en=>'0',
		output_mode=>"0000",
		output_reset=>'0',
		output_clock_mode=>"0000",
		oe_sync=>"0000",
		oe_conn=>"0000",
		oe_reset=>'0',
		pin_aliases=>",,,",
		pin_mode=>"IIII",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1111",
		sio_ibuf=>"00000000",
		sio_info=>"00000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00000000",
		width=>4,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0000",
		ovt_slew_control=>"00000000",
		ovt_hyst_trim=>"0000",
		input_buffer_sel=>"00000000")
	PORT MAP(oe=>(one, one, one, one),
		y=>(zero, zero, zero, zero),
		fb=>(Net_422, Net_585, Net_541, Net_540),
		analog=>(open, open, open, open),
		io=>(tmpIO_3__Control_Pin_net_3, tmpIO_3__Control_Pin_net_2, tmpIO_3__Control_Pin_net_1, tmpIO_3__Control_Pin_net_0),
		siovref=>(tmpSIOVREF__Control_Pin_net_0),
		annotation=>(open, open, open, open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Control_Pin_net_0);
isr_Control:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_424);
\Status_Control:sts_intr:sts_reg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000000",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>zero,
		status=>(zero, zero, zero, Net_423,
			Net_584, Net_587, Net_572),
		interrupt=>Net_424);
\Status_Limit:sts_intr:sts_reg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000000",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>zero,
		status=>(zero, zero, zero, zero,
			Net_612, Net_611, Net_610),
		interrupt=>Net_242);
isr_Limits:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_242);
\Debouncer_X_Lim:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_377,
		enable=>one,
		clock_out=>\Debouncer_X_Lim:op_clk\);
\Status_Probe:sts_intr:sts_reg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000000",
		cy_int_mask=>"0000001")
	PORT MAP(reset=>zero,
		clock=>zero,
		status=>(zero, zero, zero, zero,
			zero, zero, Net_639),
		interrupt=>Net_61);
isr_Probe:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_61);
Pin_Dir_Z:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1eb58ade-b47e-46ee-b25b-370a51dc24d2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_108,
		fb=>(tmpFB_0__Pin_Dir_Z_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_Dir_Z_net_0),
		siovref=>(tmpSIOVREF__Pin_Dir_Z_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Dir_Z_net_0);
Pin_Dir_Y:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"28cedd44-d2ce-4df4-be66-5062dc6ee953",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_107,
		fb=>(tmpFB_0__Pin_Dir_Y_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_Dir_Y_net_0),
		siovref=>(tmpSIOVREF__Pin_Dir_Y_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Dir_Y_net_0);
Clock_Step_Pulse:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"1f174205-be2b-420b-ba57-6e78bb53c7da",
		source_clock_id=>"",
		divisor=>0,
		period=>"4000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_458,
		dig_domain_out=>open);
Pin_Dir_X:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6558d27e-a9ba-4a4f-bfe9-0323e49ef96a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_110,
		fb=>(tmpFB_0__Pin_Dir_X_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_Dir_X_net_0),
		siovref=>(tmpSIOVREF__Pin_Dir_X_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Dir_X_net_0);
Pin_Step_Z:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8baa05f5-cdf1-4a2e-8ed4-118048bc2855",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_82,
		fb=>(tmpFB_0__Pin_Step_Z_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_Step_Z_net_0),
		siovref=>(tmpSIOVREF__Pin_Step_Z_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Step_Z_net_0);
Pin_Step_X:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1242790c-e897-4f54-b081-f5d3300f0d2c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_442,
		fb=>(tmpFB_0__Pin_Step_X_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_Step_X_net_0),
		siovref=>(tmpSIOVREF__Pin_Step_X_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Step_X_net_0);
\Control_Step_Enable:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Control_Step_Enable:control_7\, \Control_Step_Enable:control_6\, \Control_Step_Enable:control_5\, \Control_Step_Enable:control_4\,
			\Control_Step_Enable:control_3\, \Control_Step_Enable:control_2\, \Control_Step_Enable:control_1\, Net_708));
Flood_Coolant_Pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d93dcf8c-42e8-451c-af42-1c9d971f3919",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Flood_Coolant_Pin_net_0),
		analog=>(open),
		io=>(tmpIO_0__Flood_Coolant_Pin_net_0),
		siovref=>(tmpSIOVREF__Flood_Coolant_Pin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Flood_Coolant_Pin_net_0);
\PWM_Spindle:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_268,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>zero,
		tc=>\PWM_Spindle:Net_63\,
		compare=>Net_501,
		interrupt=>\PWM_Spindle:Net_54\);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"9999fd99-d9d2-43ea-8fae-2d1222ed5a92",
		source_clock_id=>"",
		divisor=>0,
		period=>"833333333.333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_268,
		dig_domain_out=>open);
Pin_Spindle:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6a3e8d7b-3f86-4de0-a024-3e6529a488f8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_501,
		fb=>(tmpFB_0__Pin_Spindle_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_Spindle_net_0),
		siovref=>(tmpSIOVREF__Pin_Spindle_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Spindle_net_0);
Pin_Spindle_Direction:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_Spindle_Direction_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_Spindle_Direction_net_0),
		siovref=>(tmpSIOVREF__Pin_Spindle_Direction_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Spindle_Direction_net_0);
Pin_Spindle_Enable:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4a66792d-588a-4e12-a834-d83d9baf1c6b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_Spindle_Enable_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_Spindle_Enable_net_0),
		siovref=>(tmpSIOVREF__Pin_Spindle_Enable_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Spindle_Enable_net_0);
\Stepper_Timer:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_10,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>zero,
		tc=>\Stepper_Timer:Net_51\,
		compare=>\Stepper_Timer:Net_261\,
		interrupt=>Net_212);
Stepper_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"1fde842c-ef63-4cb4-9f1d-b57c168be3c5",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10,
		dig_domain_out=>open);
isr_Step:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_212);
Clock_LCD_Update:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"284a36be-c730-4c8d-94e1-4089a78ae309",
		source_clock_id=>"",
		divisor=>0,
		period=>"125000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_234,
		dig_domain_out=>open);
isr_LCD_Update:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_234);
Mist_Coolant_Pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1290ab40-db31-4b1a-95d2-8679381868b0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Mist_Coolant_Pin_net_0),
		analog=>(open),
		io=>(tmpIO_0__Mist_Coolant_Pin_net_0),
		siovref=>(tmpSIOVREF__Mist_Coolant_Pin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Mist_Coolant_Pin_net_0);
\QuadDec:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_9,
		enable=>one,
		clock_out=>\QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\QuadDec:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_9,
		enable=>one,
		clock_out=>\QuadDec:Cnt16:CounterUDB:Clk_Ctl_i\);
\QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\QuadDec:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\QuadDec:Cnt16:CounterUDB:control_7\, \QuadDec:Cnt16:CounterUDB:control_6\, \QuadDec:Cnt16:CounterUDB:control_5\, \QuadDec:Cnt16:CounterUDB:control_4\,
			\QuadDec:Cnt16:CounterUDB:control_3\, \QuadDec:Cnt16:CounterUDB:control_2\, \QuadDec:Cnt16:CounterUDB:control_1\, \QuadDec:Cnt16:CounterUDB:control_0\));
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\QuadDec:Net_1260\,
		clock=>\QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\QuadDec:Cnt16:CounterUDB:status_6\, \QuadDec:Cnt16:CounterUDB:status_5\, zero, \QuadDec:Cnt16:CounterUDB:status_3\,
			\QuadDec:Cnt16:CounterUDB:status_2\, \QuadDec:Cnt16:CounterUDB:status_1\, \QuadDec:Cnt16:CounterUDB:status_0\),
		interrupt=>\QuadDec:Cnt16:Net_43\);
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec:Net_1251\, \QuadDec:Cnt16:CounterUDB:count_enable\, \QuadDec:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec:Cnt16:CounterUDB:nc16\,
		cl0=>\QuadDec:Cnt16:CounterUDB:nc17\,
		z0=>\QuadDec:Cnt16:CounterUDB:nc1\,
		ff0=>\QuadDec:Cnt16:CounterUDB:nc10\,
		ce1=>\QuadDec:Cnt16:CounterUDB:nc2\,
		cl1=>\QuadDec:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\QuadDec:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\QuadDec:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\QuadDec:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\QuadDec:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\QuadDec:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\QuadDec:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec:Net_1251\, \QuadDec:Cnt16:CounterUDB:count_enable\, \QuadDec:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec:Cnt16:CounterUDB:per_equal\,
		cl0=>\QuadDec:Cnt16:CounterUDB:nc43\,
		z0=>\QuadDec:Cnt16:CounterUDB:status_1\,
		ff0=>\QuadDec:Cnt16:CounterUDB:overflow\,
		ce1=>\QuadDec:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\QuadDec:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\QuadDec:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\QuadDec:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\QuadDec:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\QuadDec:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\QuadDec:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\QuadDec:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_9,
		enable=>one,
		clock_out=>\QuadDec:bQuadDec:sync_clock\);
\QuadDec:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_244,
		clk=>\QuadDec:bQuadDec:sync_clock\,
		q=>\QuadDec:bQuadDec:quad_A_delayed_0\);
\QuadDec:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\QuadDec:bQuadDec:quad_A_delayed_0\,
		clk=>\QuadDec:bQuadDec:sync_clock\,
		q=>\QuadDec:bQuadDec:quad_A_delayed_1\);
\QuadDec:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\QuadDec:bQuadDec:quad_A_delayed_1\,
		clk=>\QuadDec:bQuadDec:sync_clock\,
		q=>\QuadDec:bQuadDec:quad_A_delayed_2\);
\QuadDec:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_245,
		clk=>\QuadDec:bQuadDec:sync_clock\,
		q=>\QuadDec:bQuadDec:quad_B_delayed_0\);
\QuadDec:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\QuadDec:bQuadDec:quad_B_delayed_0\,
		clk=>\QuadDec:bQuadDec:sync_clock\,
		q=>\QuadDec:bQuadDec:quad_B_delayed_1\);
\QuadDec:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\QuadDec:bQuadDec:quad_B_delayed_1\,
		clk=>\QuadDec:bQuadDec:sync_clock\,
		q=>\QuadDec:bQuadDec:quad_B_delayed_2\);
\QuadDec:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\QuadDec:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \QuadDec:bQuadDec:error\,
			\QuadDec:Net_1260\, \QuadDec:Net_611\, \QuadDec:Net_530\),
		interrupt=>Net_247);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"21eb5257-7d90-4eaa-b595-7cfa8bbaa778",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_9,
		dig_domain_out=>open);
Pin_Quad_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"13427eaf-583e-4424-aa9a-fc1f94a88d5c",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_244,
		analog=>(open),
		io=>(tmpIO_0__Pin_Quad_A_net_0),
		siovref=>(tmpSIOVREF__Pin_Quad_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Quad_A_net_0);
Pin_Quad_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8b443bc4-cd3b-4597-b3b4-ce9e63a92625",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_245,
		analog=>(open),
		io=>(tmpIO_0__Pin_Quad_B_net_0),
		siovref=>(tmpSIOVREF__Pin_Quad_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Quad_B_net_0);
Pin_Encoder_Sw:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"93a48123-9f50-49a0-816a-e187b9eca216",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_295,
		analog=>(open),
		io=>(tmpIO_0__Pin_Encoder_Sw_net_0),
		siovref=>(tmpSIOVREF__Pin_Encoder_Sw_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Encoder_Sw_net_0);
\Debouncer_Enc_Sw:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_298,
		enable=>one,
		clock_out=>\Debouncer_Enc_Sw:op_clk\);
Clock_Sw_DB:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"eef386ff-1a8f-4d9d-8d70-0da1691a3dc0",
		source_clock_id=>"",
		divisor=>0,
		period=>"100000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_298,
		dig_domain_out=>open);
isr_Enc_Sw:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_300);
\Debouncer_Y_Lim:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_377,
		enable=>one,
		clock_out=>\Debouncer_Y_Lim:op_clk\);
\Debouncer_Z_Lim:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_377,
		enable=>one,
		clock_out=>\Debouncer_Z_Lim:op_clk\);
Pin_X_Lim:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_358,
		analog=>(open),
		io=>(tmpIO_0__Pin_X_Lim_net_0),
		siovref=>(tmpSIOVREF__Pin_X_Lim_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_X_Lim_net_0);
Pin_Y_Lim:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bac99786-0cf9-4a86-878c-86dd229baf97",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_432,
		analog=>(open),
		io=>(tmpIO_0__Pin_Y_Lim_net_0),
		siovref=>(tmpSIOVREF__Pin_Y_Lim_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Y_Lim_net_0);
Pin_Z_Lim:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f6c3c25a-9a9d-456c-98d0-0e68faac1fcc",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_382,
		analog=>(open),
		io=>(tmpIO_0__Pin_Z_Lim_net_0),
		siovref=>(tmpSIOVREF__Pin_Z_Lim_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Z_Lim_net_0);
Clock_Lim_DB:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2f2a4c4e-7701-419e-a1e3-923bf849385d",
		source_clock_id=>"",
		divisor=>0,
		period=>"100000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_377,
		dig_domain_out=>open);
Stepper_Enable_Pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8f3368d1-22db-4644-8856-8abecec32fed",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_708,
		fb=>(tmpFB_0__Stepper_Enable_Pin_net_0),
		analog=>(open),
		io=>(tmpIO_0__Stepper_Enable_Pin_net_0),
		siovref=>(tmpSIOVREF__Stepper_Enable_Pin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Stepper_Enable_Pin_net_0);
\Control_Reg_Dir:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Control_Reg_Dir:control_7\, \Control_Reg_Dir:control_6\, \Control_Reg_Dir:control_5\, \Control_Reg_Dir:control_4\,
			\Control_Reg_Dir:control_3\, Net_108, Net_107, Net_110));
\Control_Reg_Step:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000111",
		cy_ctrl_mode_0=>"00000111",
		cy_ext_reset=>'1')
	PORT MAP(reset=>zero,
		clock=>Net_458,
		control=>(\Control_Reg_Step:control_7\, \Control_Reg_Step:control_6\, \Control_Reg_Step:control_5\, \Control_Reg_Step:control_4\,
			\Control_Reg_Step:control_3\, Net_82, Net_496, Net_442));
\USBUART:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1010\);
\USBUART:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c39ef993-d787-4c0c-8ad6-c0c81f866442/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dm_net_0\),
		analog=>\USBUART:Net_597\,
		io=>(\USBUART:tmpIO_0__Dm_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBUART:tmpINTERRUPT_0__Dm_net_0\);
\USBUART:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c39ef993-d787-4c0c-8ad6-c0c81f866442/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dp_net_0\),
		analog=>\USBUART:Net_1000\,
		io=>(\USBUART:tmpIO_0__Dp_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBUART:Net_1010\);
\USBUART:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBUART:Net_1000\,
		dm=>\USBUART:Net_597\,
		sof_int=>Net_511,
		arb_int=>\USBUART:Net_1889\,
		usb_int=>\USBUART:Net_1876\,
		ept_int=>(\USBUART:ep_int_8\, \USBUART:ep_int_7\, \USBUART:ep_int_6\, \USBUART:ep_int_5\,
			\USBUART:ep_int_4\, \USBUART:ep_int_3\, \USBUART:ep_int_2\, \USBUART:ep_int_1\,
			\USBUART:ep_int_0\),
		ord_int=>\USBUART:Net_95\,
		dma_req=>(\USBUART:dma_request_7\, \USBUART:dma_request_6\, \USBUART:dma_request_5\, \USBUART:dma_request_4\,
			\USBUART:dma_request_3\, \USBUART:dma_request_2\, \USBUART:dma_request_1\, \USBUART:dma_request_0\),
		dma_termin=>\USBUART:dma_terminate\);
\USBUART:ord_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_95\);
\USBUART:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_3\);
\USBUART:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_2\);
\USBUART:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_1\);
\USBUART:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_0\);
\USBUART:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1876\);
\USBUART:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1889\);
\USBUART:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_511);
PWM_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c8645b86-0725-42bd-8b6f-d1a4890a3e85",
		source_clock_id=>"",
		divisor=>0,
		period=>"10000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_590,
		dig_domain_out=>open);
\LED_PWM:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_590,
		enable=>one,
		clock_out=>\LED_PWM:PWMUDB:ClockOutFromEnBlock\);
\LED_PWM:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\LED_PWM:PWMUDB:ClockOutFromEnBlock\,
		control=>(\LED_PWM:PWMUDB:control_7\, \LED_PWM:PWMUDB:control_6\, \LED_PWM:PWMUDB:control_5\, \LED_PWM:PWMUDB:control_4\,
			\LED_PWM:PWMUDB:control_3\, \LED_PWM:PWMUDB:control_2\, \LED_PWM:PWMUDB:control_1\, \LED_PWM:PWMUDB:control_0\));
\LED_PWM:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\LED_PWM:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \LED_PWM:PWMUDB:status_5\, zero, \LED_PWM:PWMUDB:status_3\,
			\LED_PWM:PWMUDB:status_2\, \LED_PWM:PWMUDB:status_1\, \LED_PWM:PWMUDB:status_0\),
		interrupt=>\LED_PWM:Net_55\);
\LED_PWM:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\LED_PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\LED_PWM:PWMUDB:tc_i\, \LED_PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\LED_PWM:PWMUDB:cmp1_eq\,
		cl0=>\LED_PWM:PWMUDB:cmp1_less\,
		z0=>\LED_PWM:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\LED_PWM:PWMUDB:cmp2_eq\,
		cl1=>\LED_PWM:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\LED_PWM:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\LED_PWM:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"905abb3c-9056-42bc-b289-cbb1d4927354",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_586,
		fb=>(tmpFB_0__LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_net_0),
		siovref=>(tmpSIOVREF__LED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_net_0);
LED_RXTX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c7cef351-972a-4813-8ade-8f512d22fcec",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__LED_RXTX_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_RXTX_net_0),
		siovref=>(tmpSIOVREF__LED_RXTX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_RXTX_net_0);
\Debouncer_X_Lim:DEBOUNCER[0]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_358,
		clk=>\Debouncer_X_Lim:op_clk\,
		q=>Net_406);
\Debouncer_X_Lim:DEBOUNCER[0]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_406,
		clk=>\Debouncer_X_Lim:op_clk\,
		q=>\Debouncer_X_Lim:DEBOUNCER[0]:d_sync_1\);
Net_405:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_X_Lim:op_clk\,
		q=>Net_405);
Net_624:cy_dff
	PORT MAP(d=>Net_624D,
		clk=>\Debouncer_X_Lim:op_clk\,
		q=>Net_624);
Net_404:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_X_Lim:op_clk\,
		q=>Net_404);
\QuadDec:Net_1251\:cy_dff
	PORT MAP(d=>\QuadDec:Net_1251\\D\,
		clk=>\QuadDec:bQuadDec:sync_clock\,
		q=>\QuadDec:Net_1251\);
\QuadDec:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec:Cnt16:CounterUDB:prevCapture\);
\QuadDec:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec:Cnt16:CounterUDB:overflow\,
		clk=>\QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec:Cnt16:CounterUDB:overflow_reg_i\);
\QuadDec:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec:Cnt16:CounterUDB:status_1\,
		clk=>\QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec:Cnt16:CounterUDB:underflow_reg_i\);
\QuadDec:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec:Cnt16:CounterUDB:reload_tc\,
		clk=>\QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec:Net_1275\);
\QuadDec:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\QuadDec:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec:Cnt16:CounterUDB:prevCompare\);
\QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec:Net_1264\);
\QuadDec:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\QuadDec:Net_1203\,
		clk=>\QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec:Cnt16:CounterUDB:count_stored_i\);
\QuadDec:Net_1203\:cy_dff
	PORT MAP(d=>\QuadDec:Net_1203\\D\,
		clk=>\QuadDec:bQuadDec:sync_clock\,
		q=>\QuadDec:Net_1203\);
\QuadDec:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\QuadDec:bQuadDec:quad_A_filt\\D\,
		clk=>\QuadDec:bQuadDec:sync_clock\,
		q=>\QuadDec:bQuadDec:quad_A_filt\);
\QuadDec:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\QuadDec:bQuadDec:quad_B_filt\\D\,
		clk=>\QuadDec:bQuadDec:sync_clock\,
		q=>\QuadDec:bQuadDec:quad_B_filt\);
\QuadDec:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\QuadDec:bQuadDec:state_2\\D\,
		clk=>\QuadDec:bQuadDec:sync_clock\,
		q=>\QuadDec:Net_1260\);
\QuadDec:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\QuadDec:bQuadDec:state_3\\D\,
		clk=>\QuadDec:bQuadDec:sync_clock\,
		q=>\QuadDec:bQuadDec:error\);
\QuadDec:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\QuadDec:bQuadDec:state_1\\D\,
		clk=>\QuadDec:bQuadDec:sync_clock\,
		q=>\QuadDec:bQuadDec:state_1\);
\QuadDec:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\QuadDec:bQuadDec:state_0\\D\,
		clk=>\QuadDec:bQuadDec:sync_clock\,
		q=>\QuadDec:bQuadDec:state_0\);
\Debouncer_Enc_Sw:DEBOUNCER[0]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_295,
		clk=>\Debouncer_Enc_Sw:op_clk\,
		q=>\Debouncer_Enc_Sw:DEBOUNCER[0]:d_sync_0\);
\Debouncer_Enc_Sw:DEBOUNCER[0]:d_sync_1\:cy_dff
	PORT MAP(d=>\Debouncer_Enc_Sw:DEBOUNCER[0]:d_sync_0\,
		clk=>\Debouncer_Enc_Sw:op_clk\,
		q=>\Debouncer_Enc_Sw:DEBOUNCER[0]:d_sync_1\);
Net_328:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_Enc_Sw:op_clk\,
		q=>Net_328);
Net_300:cy_dff
	PORT MAP(d=>Net_300D,
		clk=>\Debouncer_Enc_Sw:op_clk\,
		q=>Net_300);
Net_327:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_Enc_Sw:op_clk\,
		q=>Net_327);
\Debouncer_Y_Lim:DEBOUNCER[0]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_432,
		clk=>\Debouncer_Y_Lim:op_clk\,
		q=>Net_378);
\Debouncer_Y_Lim:DEBOUNCER[0]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_378,
		clk=>\Debouncer_Y_Lim:op_clk\,
		q=>\Debouncer_Y_Lim:DEBOUNCER[0]:d_sync_1\);
Net_381:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_Y_Lim:op_clk\,
		q=>Net_381);
Net_407:cy_dff
	PORT MAP(d=>Net_407D,
		clk=>\Debouncer_Y_Lim:op_clk\,
		q=>Net_407);
Net_380:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_Y_Lim:op_clk\,
		q=>Net_380);
\Debouncer_Z_Lim:DEBOUNCER[0]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_382,
		clk=>\Debouncer_Z_Lim:op_clk\,
		q=>Net_408);
\Debouncer_Z_Lim:DEBOUNCER[0]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_408,
		clk=>\Debouncer_Z_Lim:op_clk\,
		q=>\Debouncer_Z_Lim:DEBOUNCER[0]:d_sync_1\);
Net_387:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_Z_Lim:op_clk\,
		q=>Net_387);
Net_628:cy_dff
	PORT MAP(d=>Net_628D,
		clk=>\Debouncer_Z_Lim:op_clk\,
		q=>Net_628);
Net_386:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_Z_Lim:op_clk\,
		q=>Net_386);
\LED_PWM:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\LED_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\LED_PWM:PWMUDB:min_kill_reg\);
\LED_PWM:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LED_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\LED_PWM:PWMUDB:prevCapture\);
\LED_PWM:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LED_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\LED_PWM:PWMUDB:trig_last\);
\LED_PWM:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\LED_PWM:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\LED_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\LED_PWM:PWMUDB:runmode_enable\);
\LED_PWM:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\LED_PWM:PWMUDB:sc_kill_tmp\\D\,
		clk=>\LED_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\LED_PWM:PWMUDB:sc_kill_tmp\);
\LED_PWM:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\LED_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\LED_PWM:PWMUDB:ltch_kill_reg\);
\LED_PWM:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\LED_PWM:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\LED_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\LED_PWM:PWMUDB:dith_count_1\);
\LED_PWM:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\LED_PWM:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\LED_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\LED_PWM:PWMUDB:dith_count_0\);
\LED_PWM:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\LED_PWM:PWMUDB:cmp1_less\,
		clk=>\LED_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\LED_PWM:PWMUDB:prevCompare1\);
\LED_PWM:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\LED_PWM:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\LED_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\LED_PWM:PWMUDB:status_0\);
\LED_PWM:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\LED_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\LED_PWM:PWMUDB:status_1\);
\LED_PWM:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\LED_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\LED_PWM:PWMUDB:status_5\);
\LED_PWM:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\LED_PWM:PWMUDB:pwm_i\,
		clk=>\LED_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_586);
\LED_PWM:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LED_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\LED_PWM:PWMUDB:pwm1_i_reg\);
\LED_PWM:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LED_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\LED_PWM:PWMUDB:pwm2_i_reg\);
\LED_PWM:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\LED_PWM:PWMUDB:status_2\,
		clk=>\LED_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\LED_PWM:PWMUDB:tc_i_reg\);

END R_T_L;
