#--  Synopsys, Inc.
#--  Version L-2016.09L+ice40
#--  Project file C:\workspace\sha256-core\work\lattice\sha256_core\sha256_core_Implmnt\run_options.txt
#--  Written on Tue Feb 13 23:00:45 2018


#project files
add_file -verilog "../../../src/sha/sha256_coefs.v"
add_file -verilog "../../../src/sha/sha256_core.v"
add_file -verilog "../../../src/sha/sha256_math.v"
add_file -verilog "../../../src/spi/spi_slave.v"
add_file -verilog "../../../src/top/sha256_spi.v"



#implementation: "sha256_core_Implmnt"
impl -add sha256_core_Implmnt -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -num_startend_points 5
set_option -project_relative_includes 1

#device options
set_option -technology SBTiCE5LP
set_option -part iCE5LP4K
set_option -package SG48
set_option -speed_grade ""
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "sha256_spi"

# hdl_compiler_options
set_option -distributed_compile 0

# mapper_without_write_options
set_option -frequency 100.000000
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_vhdl 0

# Lattice iCE5LP
set_option -maxfan 10000
set_option -rw_check_on_ram 0
set_option -disable_io_insertion 0
set_option -pipe 1
set_option -retiming 0
set_option -update_models_cp 0
set_option -fix_gated_and_generated_clocks 1
set_option -run_prop_extract 1

# NFilter
set_option -no_sequential_opt 0

# timing_analyst_options
set_option -reporting_filter {-from {i_clk}}
set_option -reporting_output_srm 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#timing report file option
set_option -reporting_filename "sha256_core_syn.ta"

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "sha256_core_Implmnt/sha256_core.edf"
impl -active "sha256_core_Implmnt"
