[2025-09-18 06:01:16] START suite=qualcomm_srv trace=srv354_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv354_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2626955 heartbeat IPC: 3.807 cumulative IPC: 3.807 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5077801 heartbeat IPC: 4.08 cumulative IPC: 3.939 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5077801 cumulative IPC: 3.939 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5077801 cumulative IPC: 3.939 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13702806 heartbeat IPC: 1.159 cumulative IPC: 1.159 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 22497631 heartbeat IPC: 1.137 cumulative IPC: 1.148 (Simulation time: 00 hr 03 min 30 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 31015680 heartbeat IPC: 1.174 cumulative IPC: 1.157 (Simulation time: 00 hr 04 min 40 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 39613560 heartbeat IPC: 1.163 cumulative IPC: 1.158 (Simulation time: 00 hr 05 min 51 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 48514625 heartbeat IPC: 1.123 cumulative IPC: 1.151 (Simulation time: 00 hr 07 min 00 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 57113142 heartbeat IPC: 1.163 cumulative IPC: 1.153 (Simulation time: 00 hr 08 min 07 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv354_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000014 cycles: 65659477 heartbeat IPC: 1.17 cumulative IPC: 1.155 (Simulation time: 00 hr 09 min 14 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 74151749 heartbeat IPC: 1.178 cumulative IPC: 1.158 (Simulation time: 00 hr 10 min 22 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 82738594 heartbeat IPC: 1.165 cumulative IPC: 1.159 (Simulation time: 00 hr 11 min 32 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 86317565 cumulative IPC: 1.159 (Simulation time: 00 hr 12 min 39 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 86317565 cumulative IPC: 1.159 (Simulation time: 00 hr 12 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv354_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.159 instructions: 100000004 cycles: 86317565
CPU 0 Branch Prediction Accuracy: 92.45% MPKI: 13.58 Average ROB Occupancy at Mispredict: 28.81
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1226
BRANCH_INDIRECT: 0.3647
BRANCH_CONDITIONAL: 11.68
BRANCH_DIRECT_CALL: 0.4618
BRANCH_INDIRECT_CALL: 0.5291
BRANCH_RETURN: 0.4155


====Backend Stall Breakdown====
ROB_STALL: 48560
LQ_STALL: 0
SQ_STALL: 383826


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 139.91667
REPLAY_LOAD: 23.25926
NON_REPLAY_LOAD: 9.908432

== Total ==
ADDR_TRANS: 5037
REPLAY_LOAD: 2512
NON_REPLAY_LOAD: 41011

== Counts ==
ADDR_TRANS: 36
REPLAY_LOAD: 108
NON_REPLAY_LOAD: 4139

cpu0->cpu0_STLB TOTAL        ACCESS:    2066675 HIT:    2052769 MISS:      13906 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2066675 HIT:    2052769 MISS:      13906 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 92.68 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   10146616 HIT:    9158601 MISS:     988015 MSHR_MERGE:      61096
cpu0->cpu0_L2C LOAD         ACCESS:    7841914 HIT:    7066961 MISS:     774953 MSHR_MERGE:       5565
cpu0->cpu0_L2C RFO          ACCESS:     601455 HIT:     507984 MISS:      93471 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     508774 HIT:     409865 MISS:      98909 MSHR_MERGE:      55531
cpu0->cpu0_L2C WRITE        ACCESS:    1171420 HIT:    1163123 MISS:       8297 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      23053 HIT:      10668 MISS:      12385 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     843879 ISSUED:     280421 USEFUL:       4249 USELESS:      12123
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.46 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15158254 HIT:    7592314 MISS:    7565940 MSHR_MERGE:    1840676
cpu0->cpu0_L1I LOAD         ACCESS:   15158254 HIT:    7592314 MISS:    7565940 MSHR_MERGE:    1840676
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.93 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30457271 HIT:   25476226 MISS:    4981045 MSHR_MERGE:    1917728
cpu0->cpu0_L1D LOAD         ACCESS:   16534688 HIT:   13858739 MISS:    2675949 MSHR_MERGE:     559257
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     698892 HIT:     223952 MISS:     474940 MSHR_MERGE:     152824
cpu0->cpu0_L1D WRITE        ACCESS:   13195613 HIT:   11388627 MISS:    1806986 MSHR_MERGE:    1205530
cpu0->cpu0_L1D TRANSLATION  ACCESS:      28078 HIT:       4908 MISS:      23170 MSHR_MERGE:        117
cpu0->cpu0_L1D PREFETCH REQUESTED:     872964 ISSUED:     698892 USEFUL:      89929 USELESS:      38399
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.05 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12437105 HIT:   10308354 MISS:    2128751 MSHR_MERGE:    1072392
cpu0->cpu0_ITLB LOAD         ACCESS:   12437105 HIT:   10308354 MISS:    2128751 MSHR_MERGE:    1072392
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.399 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28316933 HIT:   26946652 MISS:    1370281 MSHR_MERGE:     359964
cpu0->cpu0_DTLB LOAD         ACCESS:   28316933 HIT:   26946652 MISS:    1370281 MSHR_MERGE:     359964
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.843 cycles
cpu0->LLC TOTAL        ACCESS:    1082051 HIT:    1051090 MISS:      30961 MSHR_MERGE:       1495
cpu0->LLC LOAD         ACCESS:     769388 HIT:     753127 MISS:      16261 MSHR_MERGE:         99
cpu0->LLC RFO          ACCESS:      93471 HIT:      89925 MISS:       3546 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      43378 HIT:      35272 MISS:       8106 MSHR_MERGE:       1396
cpu0->LLC WRITE        ACCESS:     163429 HIT:     163291 MISS:        138 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      12385 HIT:       9475 MISS:       2910 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 104.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        527
  ROW_BUFFER_MISS:      28801
  AVG DBUS CONGESTED CYCLE: 3.161
Channel 0 WQ ROW_BUFFER_HIT:         81
  ROW_BUFFER_MISS:       1704
  FULL:          0
Channel 0 REFRESHES ISSUED:       7193

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       496860       575354        84711         1835
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           60         2480          917          260
  STLB miss resolved @ L2C                0         1695         2186         1348          129
  STLB miss resolved @ LLC                0          994         1652         3183          666
  STLB miss resolved @ MEM                0            1          552         2198         1236

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             188602        49162      1429511       127812          218
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2         1393          318           51
  STLB miss resolved @ L2C                0         1079         6777         1514            4
  STLB miss resolved @ LLC                0          384         4232         1524           40
  STLB miss resolved @ MEM                0            0           79          157          152
[2025-09-18 06:13:56] END   suite=qualcomm_srv trace=srv354_ap (rc=0)
