Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Thu Oct 12 15:37:16 2023


Cell Usage:
GTP_DFF_C                     9 uses
GTP_DFF_CE                   20 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      3 uses
GTP_LUT2                      4 uses
GTP_LUT3                      1 use
GTP_LUT4                      7 uses
GTP_LUT5                      3 uses
GTP_LUT5CARRY                34 uses

I/O ports: 3
GTP_INBUF                   2 uses
GTP_OUTBUF                  1 use

Mapping Summary:
Total LUTs: 52 of 42800 (0.12%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 52
Total Registers: 29 of 64200 (0.05%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 3 of 218 (1.38%)


Overview of Control Sets:

Number of unique control sets : 3

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 1        | 0                 1
  [10, 12)    | 2        | 0                 2
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 0        | 0                 0
--------------------------------------------------------------
  The maximum fanout: 10
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                9
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                20
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file breath_led_controlsets.txt.


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| breath_led           | 52      | 29     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 3      | 0           | 0           | 0            | 0        | 34            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 1         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                         Clock   Non-clock            
 Clock                    Period       Waveform            Type          Loads       Loads  Sources   
------------------------------------------------------------------------------------------------------
 sys_clk                  20.0000      {0.0000 10.0000}    Declared         29           0  {sys_clk} 
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    50.0000 MHz    251.1932 MHz        20.0000         3.9810         16.019
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.019       0.000              0             49
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.089       0.000              0             49
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0             29
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : cnt_2us[1]/CLK (GTP_DFF_C)
Endpoint    : cnt_2s[0]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       3.204       4.415         nt_sys_clk       
                                                                           r       cnt_2us[1]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       cnt_2us[1]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       5.349         cnt_2us[1]       
                                                                                   N80_6/I0 (GTP_LUT4)
                                   td                    0.280       5.629 f       N80_6/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.093         _N75             
                                                                                   N80_7/I3 (GTP_LUT4)
                                   td                    0.185       6.278 r       N80_7/Z (GTP_LUT4)
                                   net (fanout=14)       0.713       6.991         N80              
                                                                                   N33_0/I0 (GTP_LUT5)
                                   td                    0.172       7.163 f       N33_0/Z (GTP_LUT5)
                                   net (fanout=11)       0.641       7.804         N14              
                                                                           f       cnt_2s[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.804         Logic Levels: 3  
                                                                                   Logic: 0.966ns(28.504%), Route: 2.423ns(71.496%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       3.204      24.415         nt_sys_clk       
                                                                           r       cnt_2s[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.019                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_2us[1]/CLK (GTP_DFF_C)
Endpoint    : cnt_2s[1]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       3.204       4.415         nt_sys_clk       
                                                                           r       cnt_2us[1]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       cnt_2us[1]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       5.349         cnt_2us[1]       
                                                                                   N80_6/I0 (GTP_LUT4)
                                   td                    0.280       5.629 f       N80_6/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.093         _N75             
                                                                                   N80_7/I3 (GTP_LUT4)
                                   td                    0.185       6.278 r       N80_7/Z (GTP_LUT4)
                                   net (fanout=14)       0.713       6.991         N80              
                                                                                   N33_0/I0 (GTP_LUT5)
                                   td                    0.172       7.163 f       N33_0/Z (GTP_LUT5)
                                   net (fanout=11)       0.641       7.804         N14              
                                                                           f       cnt_2s[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.804         Logic Levels: 3  
                                                                                   Logic: 0.966ns(28.504%), Route: 2.423ns(71.496%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       3.204      24.415         nt_sys_clk       
                                                                           r       cnt_2s[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.019                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_2us[1]/CLK (GTP_DFF_C)
Endpoint    : cnt_2s[2]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       3.204       4.415         nt_sys_clk       
                                                                           r       cnt_2us[1]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       cnt_2us[1]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       5.349         cnt_2us[1]       
                                                                                   N80_6/I0 (GTP_LUT4)
                                   td                    0.280       5.629 f       N80_6/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.093         _N75             
                                                                                   N80_7/I3 (GTP_LUT4)
                                   td                    0.185       6.278 r       N80_7/Z (GTP_LUT4)
                                   net (fanout=14)       0.713       6.991         N80              
                                                                                   N33_0/I0 (GTP_LUT5)
                                   td                    0.172       7.163 f       N33_0/Z (GTP_LUT5)
                                   net (fanout=11)       0.641       7.804         N14              
                                                                           f       cnt_2s[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.804         Logic Levels: 3  
                                                                                   Logic: 0.966ns(28.504%), Route: 2.423ns(71.496%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       3.204      24.415         nt_sys_clk       
                                                                           r       cnt_2s[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.019                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_2us[0]/CLK (GTP_DFF_C)
Endpoint    : cnt_2us[0]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       3.204       4.415         nt_sys_clk       
                                                                           r       cnt_2us[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       cnt_2us[0]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641       5.379         cnt_2us[0]       
                                                                                   cnt_2us[6:0]_inv/I0 (GTP_LUT1)
                                   td                    0.172       5.551 f       cnt_2us[6:0]_inv/Z (GTP_LUT1)
                                   net (fanout=1)        0.000       5.551         cnt_2us[0]_inv   
                                                                           f       cnt_2us[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.551         Logic Levels: 1  
                                                                                   Logic: 0.495ns(43.574%), Route: 0.641ns(56.426%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       3.204       4.415         nt_sys_clk       
                                                                           r       cnt_2us[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.551                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.089                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_2us[3]/CLK (GTP_DFF_C)
Endpoint    : cnt_2us[3]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       3.204       4.415         nt_sys_clk       
                                                                           r       cnt_2us[3]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       cnt_2us[3]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.291         cnt_2us[3]       
                                                                                   N6_0_3/I1 (GTP_LUT5CARRY)
                                   td                    0.281       5.572 r       N6_0_3/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.572         N6[3]            
                                                                           r       cnt_2us[3]/D (GTP_DFF_C)

 Data arrival time                                                   5.572         Logic Levels: 1  
                                                                                   Logic: 0.604ns(52.204%), Route: 0.553ns(47.796%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       3.204       4.415         nt_sys_clk       
                                                                           r       cnt_2us[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.039       4.454                          

 Data required time                                                  4.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.454                          
 Data arrival time                                                   5.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.118                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_2us[4]/CLK (GTP_DFF_C)
Endpoint    : cnt_2us[4]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       3.204       4.415         nt_sys_clk       
                                                                           r       cnt_2us[4]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       cnt_2us[4]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.291         cnt_2us[4]       
                                                                                   N6_0_4/I1 (GTP_LUT5CARRY)
                                   td                    0.281       5.572 r       N6_0_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.572         N6[4]            
                                                                           r       cnt_2us[4]/D (GTP_DFF_C)

 Data arrival time                                                   5.572         Logic Levels: 1  
                                                                                   Logic: 0.604ns(52.204%), Route: 0.553ns(47.796%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       3.204       4.415         nt_sys_clk       
                                                                           r       cnt_2us[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.039       4.454                          

 Data required time                                                  4.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.454                          
 Data arrival time                                                   5.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.118                          
====================================================================================================

====================================================================================================

Startpoint  : led/CLK (GTP_DFF_C)
Endpoint    : led (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       3.204       4.415         nt_sys_clk       
                                                                           r       led/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       led/Q (GTP_DFF_C)
                                   net (fanout=1)        1.091       5.829         nt_led           
                                                                                   led_obuf/I (GTP_OUTBUF)
                                   td                    2.803       8.632 f       led_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.632         led              
 led                                                                       f       led (port)       

 Data arrival time                                                   8.632         Logic Levels: 1  
                                                                                   Logic: 3.126ns(74.129%), Route: 1.091ns(25.871%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : cnt_2ms[0]/C (GTP_DFF_CE)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.312         nt_sys_rst_n     
                                                                                   N0/I (GTP_INV)   
                                   td                    0.000       1.312 r       N0/Z (GTP_INV)   
                                   net (fanout=29)       1.357       2.669         N0               
                                                                           r       cnt_2ms[0]/C (GTP_DFF_CE)

 Data arrival time                                                   2.669         Logic Levels: 2  
                                                                                   Logic: 1.312ns(49.157%), Route: 1.357ns(50.843%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : cnt_2ms[1]/C (GTP_DFF_CE)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.312         nt_sys_rst_n     
                                                                                   N0/I (GTP_INV)   
                                   td                    0.000       1.312 r       N0/Z (GTP_INV)   
                                   net (fanout=29)       1.357       2.669         N0               
                                                                           r       cnt_2ms[1]/C (GTP_DFF_CE)

 Data arrival time                                                   2.669         Logic Levels: 2  
                                                                                   Logic: 1.312ns(49.157%), Route: 1.357ns(50.843%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : cnt_2ms[0]/C (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   N0/I (GTP_INV)   
                                   td                    0.000       1.211 f       N0/Z (GTP_INV)   
                                   net (fanout=29)       1.357       2.568         N0               
                                                                           f       cnt_2ms[0]/C (GTP_DFF_CE)

 Data arrival time                                                   2.568         Logic Levels: 2  
                                                                                   Logic: 1.211ns(47.157%), Route: 1.357ns(52.843%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : cnt_2ms[1]/C (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   N0/I (GTP_INV)   
                                   td                    0.000       1.211 f       N0/Z (GTP_INV)   
                                   net (fanout=29)       1.357       2.568         N0               
                                                                           f       cnt_2ms[1]/C (GTP_DFF_CE)

 Data arrival time                                                   2.568         Logic Levels: 2  
                                                                                   Logic: 1.211ns(47.157%), Route: 1.357ns(52.843%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : cnt_2ms[2]/C (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   N0/I (GTP_INV)   
                                   td                    0.000       1.211 f       N0/Z (GTP_INV)   
                                   net (fanout=29)       1.357       2.568         N0               
                                                                           f       cnt_2ms[2]/C (GTP_DFF_CE)

 Data arrival time                                                   2.568         Logic Levels: 2  
                                                                                   Logic: 1.211ns(47.157%), Route: 1.357ns(52.843%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          cnt_2ms[0]/CLK
 9.380       10.000          0.620           Low Pulse Width                           cnt_2ms[0]/CLK
 9.380       10.000          0.620           High Pulse Width                          cnt_2ms[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                      
+--------------------------------------------------------------------------------------------------------------+
| Input      | D:/ywd/dps4/ccccccccccc/pm/50G/50G/14_breath_led/prj/compile/breath_led_comp.adf               
|            | D:/ywd/dps4/ccccccccccc/pm/50G/50G/14_breath_led/prj/breath_led.fdc                            
| Output     | D:/ywd/dps4/ccccccccccc/pm/50G/50G/14_breath_led/prj/synthesize/breath_led_syn.adf             
|            | D:/ywd/dps4/ccccccccccc/pm/50G/50G/14_breath_led/prj/synthesize/breath_led_syn.vm              
|            | D:/ywd/dps4/ccccccccccc/pm/50G/50G/14_breath_led/prj/synthesize/breath_led_controlsets.txt     
|            | D:/ywd/dps4/ccccccccccc/pm/50G/50G/14_breath_led/prj/synthesize/snr.db                         
|            | D:/ywd/dps4/ccccccccccc/pm/50G/50G/14_breath_led/prj/synthesize/breath_led.snr                 
+--------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 258 MB
Total CPU time to synthesize completion : 0h:0m:4s
Process Total CPU time to synthesize completion : 0h:0m:4s
Total real time to synthesize completion : 0h:0m:6s
