Analysis & Synthesis report for SingleCycleMIPS
Fri Jun 27 22:45:33 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: datapath:datapath_unit|nBitRegister:pcReg
 12. Parameter Settings for User Entity Instance: datapath:datapath_unit|nBitAdderSubtractor:pcAdd
 13. Parameter Settings for User Entity Instance: datapath:datapath_unit|nBitAdderSubtractor:branchAdd
 14. Parameter Settings for User Entity Instance: datapath:datapath_unit|nbitmux21:branchMux
 15. Parameter Settings for User Entity Instance: datapath:datapath_unit|nbitmux21:jumpMux
 16. Parameter Settings for User Entity Instance: datapath:datapath_unit|nbitmux21:writeReg_mux
 17. Parameter Settings for User Entity Instance: datapath:datapath_unit|nbitmux21:writeData_mux
 18. Parameter Settings for User Entity Instance: datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg
 19. Parameter Settings for User Entity Instance: datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg
 20. Parameter Settings for User Entity Instance: datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg
 21. Parameter Settings for User Entity Instance: datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg
 22. Parameter Settings for User Entity Instance: datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg
 23. Parameter Settings for User Entity Instance: datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg
 24. Parameter Settings for User Entity Instance: datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg
 25. Parameter Settings for User Entity Instance: datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg
 26. Parameter Settings for User Entity Instance: datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1
 27. Parameter Settings for User Entity Instance: datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1
 28. Parameter Settings for User Entity Instance: datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2
 29. Parameter Settings for User Entity Instance: datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2
 30. Parameter Settings for User Entity Instance: datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1
 31. Parameter Settings for User Entity Instance: datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2
 32. Parameter Settings for User Entity Instance: datapath:datapath_unit|nbitmux81:out_mux
 33. Parameter Settings for User Entity Instance: datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1
 34. Parameter Settings for User Entity Instance: datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2
 35. Parameter Settings for User Entity Instance: datapath:datapath_unit|nbitmux21:alu_inB_mux
 36. Port Connectivity Checks: "control:control_unit"
 37. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:30:ALU_Bit"
 38. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:29:ALU_Bit"
 39. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:28:ALU_Bit"
 40. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:27:ALU_Bit"
 41. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:26:ALU_Bit"
 42. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:25:ALU_Bit"
 43. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:24:ALU_Bit"
 44. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:23:ALU_Bit"
 45. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:22:ALU_Bit"
 46. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:21:ALU_Bit"
 47. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:20:ALU_Bit"
 48. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:19:ALU_Bit"
 49. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:18:ALU_Bit"
 50. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:17:ALU_Bit"
 51. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:16:ALU_Bit"
 52. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:15:ALU_Bit"
 53. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:14:ALU_Bit"
 54. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:13:ALU_Bit"
 55. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:12:ALU_Bit"
 56. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:11:ALU_Bit"
 57. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:10:ALU_Bit"
 58. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:9:ALU_Bit"
 59. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:8:ALU_Bit"
 60. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:7:ALU_Bit"
 61. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:6:ALU_Bit"
 62. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:5:ALU_Bit"
 63. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:4:ALU_Bit"
 64. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:3:ALU_Bit"
 65. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:2:ALU_Bit"
 66. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:1:ALU_Bit"
 67. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:ALU_MSB"
 68. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:ALU_LSB|oneBitAdderSubtractor:adder"
 69. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:ALU_LSB"
 70. Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu"
 71. Port Connectivity Checks: "datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg"
 72. Port Connectivity Checks: "datapath:datapath_unit|RegFile:reg_file|decoder38:decoder"
 73. Port Connectivity Checks: "datapath:datapath_unit|nbitmux21:jumpMux"
 74. Port Connectivity Checks: "datapath:datapath_unit|nBitAdderSubtractor:branchAdd"
 75. Port Connectivity Checks: "datapath:datapath_unit|nBitAdderSubtractor:pcAdd"
 76. Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:31:b"
 77. Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:30:b"
 78. Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:29:b"
 79. Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:28:b"
 80. Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:27:b"
 81. Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:26:b"
 82. Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:25:b"
 83. Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:24:b"
 84. Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:23:b"
 85. Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:22:b"
 86. Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:21:b"
 87. Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:20:b"
 88. Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:19:b"
 89. Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:18:b"
 90. Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:17:b"
 91. Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:16:b"
 92. Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:15:b"
 93. Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:14:b"
 94. Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:13:b"
 95. Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:12:b"
 96. Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:11:b"
 97. Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:10:b"
 98. Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:9:b"
 99. Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:8:b"
100. Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:7:b"
101. Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:6:b"
102. Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:5:b"
103. Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:4:b"
104. Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:3:b"
105. Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:2:b"
106. Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:1:b"
107. Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:0:b"
108. Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg"
109. Post-Synthesis Netlist Statistics for Top Partition
110. Elapsed Time Per Partition
111. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 27 22:45:33 2025       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; SingleCycleMIPS                             ;
; Top-level Entity Name              ; toplvl                                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 14,593                                      ;
;     Total combinational functions  ; 6,313                                       ;
;     Dedicated logic registers      ; 8,360                                       ;
; Total registers                    ; 8360                                        ;
; Total pins                         ; 37                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; toplvl             ; SingleCycleMIPS    ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-16        ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                  ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                           ; Library ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------------+---------+
; ../RTL/toplvl.vhd                ; yes             ; User VHDL File  ; C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/toplvl.vhd                ;         ;
; ../RTL/datapath.vhd              ; yes             ; User VHDL File  ; C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/datapath.vhd              ;         ;
; ../RTL/RegFile.vhd               ; yes             ; User VHDL File  ; C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/RegFile.vhd               ;         ;
; ../RTL/ALU_control.vhd           ; yes             ; User VHDL File  ; C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/ALU_control.vhd           ;         ;
; ../RTL/control.vhd               ; yes             ; User VHDL File  ; C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/control.vhd               ;         ;
; ../RTL/controlLogicUnit.vhd      ; yes             ; User VHDL File  ; C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/controlLogicUnit.vhd      ;         ;
; ../RTL/dataMem.vhd               ; yes             ; User VHDL File  ; C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/dataMem.vhd               ;         ;
; ../RTL/instructionMem.vhd        ; yes             ; User VHDL File  ; C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/instructionMem.vhd        ;         ;
; ../RTL/oneBitALU.vhd             ; yes             ; User VHDL File  ; C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/oneBitALU.vhd             ;         ;
; ../RTL/oneBitAdderSubtractor.vhd ; yes             ; User VHDL File  ; C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/oneBitAdderSubtractor.vhd ;         ;
; ../RTL/nbitregister.vhd          ; yes             ; User VHDL File  ; C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nbitregister.vhd          ;         ;
; ../RTL/nbitmux81.vhd             ; yes             ; User VHDL File  ; C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nbitmux81.vhd             ;         ;
; ../RTL/nbitmux41.vhd             ; yes             ; User VHDL File  ; C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nbitmux41.vhd             ;         ;
; ../RTL/nbitmux21.vhd             ; yes             ; User VHDL File  ; C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nbitmux21.vhd             ;         ;
; ../RTL/nBitAdderSubtractor.vhd   ; yes             ; User VHDL File  ; C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nBitAdderSubtractor.vhd   ;         ;
; ../RTL/mux41.vhd                 ; yes             ; User VHDL File  ; C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/mux41.vhd                 ;         ;
; ../RTL/mux21.vhd                 ; yes             ; User VHDL File  ; C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/mux21.vhd                 ;         ;
; ../RTL/enardFF_2.vhd             ; yes             ; User VHDL File  ; C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/enardFF_2.vhd             ;         ;
; ../RTL/decoder38.vhd             ; yes             ; User VHDL File  ; C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/decoder38.vhd             ;         ;
; ../RTL/ALU.vhd                   ; yes             ; User VHDL File  ; C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/ALU.vhd                   ;         ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 14,593    ;
;                                             ;           ;
; Total combinational functions               ; 6313      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 5892      ;
;     -- 3 input functions                    ; 341       ;
;     -- <=2 input functions                  ; 80        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 6313      ;
;     -- arithmetic mode                      ; 0         ;
;                                             ;           ;
; Total registers                             ; 8360      ;
;     -- Dedicated logic registers            ; 8360      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 37        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 8360      ;
; Total fan-out                               ; 50060     ;
; Average fan-out                             ; 3.39      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                       ; Entity Name           ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |toplvl                                            ; 6313 (0)            ; 8360 (0)                  ; 0           ; 0            ; 0       ; 0         ; 37   ; 0            ; |toplvl                                                                                                                   ; toplvl                ; work         ;
;    |control:control_unit|                          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|control:control_unit                                                                                              ; control               ; work         ;
;       |ALU_control:alu_control_path|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|control:control_unit|ALU_control:alu_control_path                                                                 ; ALU_control           ; work         ;
;       |controlLogicUnit:control_unit|              ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|control:control_unit|controlLogicUnit:control_unit                                                                ; controlLogicUnit      ; work         ;
;    |datapath:datapath_unit|                        ; 6302 (13)           ; 8360 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit                                                                                            ; datapath              ; work         ;
;       |ALU:mips_alu|                               ; 101 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu                                                                               ; ALU                   ; work         ;
;          |oneBitALU:ALU_LSB|                       ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:ALU_LSB                                                             ; oneBitALU             ; work         ;
;             |mux41:output_mux|                     ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:ALU_LSB|mux41:output_mux                                            ; mux41                 ; work         ;
;                |mux21:muxfinal|                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:ALU_LSB|mux41:output_mux|mux21:muxfinal                             ; mux21                 ; work         ;
;             |oneBitAdderSubtractor:adder|          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:ALU_LSB|oneBitAdderSubtractor:adder                                 ; oneBitAdderSubtractor ; work         ;
;          |oneBitALU:ALU_MSB|                       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:ALU_MSB                                                             ; oneBitALU             ; work         ;
;             |mux41:output_mux|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:ALU_MSB|mux41:output_mux                                            ; mux41                 ; work         ;
;                |mux21:muxfinal|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:ALU_MSB|mux41:output_mux|mux21:muxfinal                             ; mux21                 ; work         ;
;          |oneBitALU:\ALU_Loop:10:ALU_Bit|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:10:ALU_Bit                                                ; oneBitALU             ; work         ;
;             |mux41:output_mux|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:10:ALU_Bit|mux41:output_mux                               ; mux41                 ; work         ;
;                |mux21:muxfinal|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:10:ALU_Bit|mux41:output_mux|mux21:muxfinal                ; mux21                 ; work         ;
;             |oneBitAdderSubtractor:adder|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:10:ALU_Bit|oneBitAdderSubtractor:adder                    ; oneBitAdderSubtractor ; work         ;
;          |oneBitALU:\ALU_Loop:11:ALU_Bit|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:11:ALU_Bit                                                ; oneBitALU             ; work         ;
;             |mux41:output_mux|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:11:ALU_Bit|mux41:output_mux                               ; mux41                 ; work         ;
;                |mux21:muxfinal|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:11:ALU_Bit|mux41:output_mux|mux21:muxfinal                ; mux21                 ; work         ;
;             |oneBitAdderSubtractor:adder|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:11:ALU_Bit|oneBitAdderSubtractor:adder                    ; oneBitAdderSubtractor ; work         ;
;          |oneBitALU:\ALU_Loop:12:ALU_Bit|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:12:ALU_Bit                                                ; oneBitALU             ; work         ;
;             |mux41:output_mux|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:12:ALU_Bit|mux41:output_mux                               ; mux41                 ; work         ;
;                |mux21:muxfinal|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:12:ALU_Bit|mux41:output_mux|mux21:muxfinal                ; mux21                 ; work         ;
;             |oneBitAdderSubtractor:adder|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:12:ALU_Bit|oneBitAdderSubtractor:adder                    ; oneBitAdderSubtractor ; work         ;
;          |oneBitALU:\ALU_Loop:13:ALU_Bit|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:13:ALU_Bit                                                ; oneBitALU             ; work         ;
;             |mux41:output_mux|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:13:ALU_Bit|mux41:output_mux                               ; mux41                 ; work         ;
;                |mux21:muxfinal|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:13:ALU_Bit|mux41:output_mux|mux21:muxfinal                ; mux21                 ; work         ;
;             |oneBitAdderSubtractor:adder|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:13:ALU_Bit|oneBitAdderSubtractor:adder                    ; oneBitAdderSubtractor ; work         ;
;          |oneBitALU:\ALU_Loop:14:ALU_Bit|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:14:ALU_Bit                                                ; oneBitALU             ; work         ;
;             |mux41:output_mux|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:14:ALU_Bit|mux41:output_mux                               ; mux41                 ; work         ;
;                |mux21:muxfinal|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:14:ALU_Bit|mux41:output_mux|mux21:muxfinal                ; mux21                 ; work         ;
;             |oneBitAdderSubtractor:adder|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:14:ALU_Bit|oneBitAdderSubtractor:adder                    ; oneBitAdderSubtractor ; work         ;
;          |oneBitALU:\ALU_Loop:15:ALU_Bit|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:15:ALU_Bit                                                ; oneBitALU             ; work         ;
;             |mux41:output_mux|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:15:ALU_Bit|mux41:output_mux                               ; mux41                 ; work         ;
;                |mux21:muxfinal|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:15:ALU_Bit|mux41:output_mux|mux21:muxfinal                ; mux21                 ; work         ;
;             |oneBitAdderSubtractor:adder|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:15:ALU_Bit|oneBitAdderSubtractor:adder                    ; oneBitAdderSubtractor ; work         ;
;          |oneBitALU:\ALU_Loop:16:ALU_Bit|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:16:ALU_Bit                                                ; oneBitALU             ; work         ;
;             |mux41:output_mux|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:16:ALU_Bit|mux41:output_mux                               ; mux41                 ; work         ;
;                |mux21:muxfinal|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:16:ALU_Bit|mux41:output_mux|mux21:muxfinal                ; mux21                 ; work         ;
;             |oneBitAdderSubtractor:adder|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:16:ALU_Bit|oneBitAdderSubtractor:adder                    ; oneBitAdderSubtractor ; work         ;
;          |oneBitALU:\ALU_Loop:17:ALU_Bit|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:17:ALU_Bit                                                ; oneBitALU             ; work         ;
;             |mux41:output_mux|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:17:ALU_Bit|mux41:output_mux                               ; mux41                 ; work         ;
;                |mux21:muxfinal|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:17:ALU_Bit|mux41:output_mux|mux21:muxfinal                ; mux21                 ; work         ;
;             |oneBitAdderSubtractor:adder|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:17:ALU_Bit|oneBitAdderSubtractor:adder                    ; oneBitAdderSubtractor ; work         ;
;          |oneBitALU:\ALU_Loop:18:ALU_Bit|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:18:ALU_Bit                                                ; oneBitALU             ; work         ;
;             |mux41:output_mux|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:18:ALU_Bit|mux41:output_mux                               ; mux41                 ; work         ;
;                |mux21:muxfinal|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:18:ALU_Bit|mux41:output_mux|mux21:muxfinal                ; mux21                 ; work         ;
;             |oneBitAdderSubtractor:adder|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:18:ALU_Bit|oneBitAdderSubtractor:adder                    ; oneBitAdderSubtractor ; work         ;
;          |oneBitALU:\ALU_Loop:19:ALU_Bit|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:19:ALU_Bit                                                ; oneBitALU             ; work         ;
;             |mux41:output_mux|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:19:ALU_Bit|mux41:output_mux                               ; mux41                 ; work         ;
;                |mux21:muxfinal|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:19:ALU_Bit|mux41:output_mux|mux21:muxfinal                ; mux21                 ; work         ;
;             |oneBitAdderSubtractor:adder|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:19:ALU_Bit|oneBitAdderSubtractor:adder                    ; oneBitAdderSubtractor ; work         ;
;          |oneBitALU:\ALU_Loop:1:ALU_Bit|           ; 5 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:1:ALU_Bit                                                 ; oneBitALU             ; work         ;
;             |mux41:output_mux|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:1:ALU_Bit|mux41:output_mux                                ; mux41                 ; work         ;
;                |mux21:mux1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:1:ALU_Bit|mux41:output_mux|mux21:mux1                     ; mux21                 ; work         ;
;                |mux21:muxfinal|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:1:ALU_Bit|mux41:output_mux|mux21:muxfinal                 ; mux21                 ; work         ;
;             |oneBitAdderSubtractor:adder|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:1:ALU_Bit|oneBitAdderSubtractor:adder                     ; oneBitAdderSubtractor ; work         ;
;          |oneBitALU:\ALU_Loop:20:ALU_Bit|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:20:ALU_Bit                                                ; oneBitALU             ; work         ;
;             |mux41:output_mux|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:20:ALU_Bit|mux41:output_mux                               ; mux41                 ; work         ;
;                |mux21:muxfinal|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:20:ALU_Bit|mux41:output_mux|mux21:muxfinal                ; mux21                 ; work         ;
;             |oneBitAdderSubtractor:adder|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:20:ALU_Bit|oneBitAdderSubtractor:adder                    ; oneBitAdderSubtractor ; work         ;
;          |oneBitALU:\ALU_Loop:21:ALU_Bit|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:21:ALU_Bit                                                ; oneBitALU             ; work         ;
;             |mux41:output_mux|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:21:ALU_Bit|mux41:output_mux                               ; mux41                 ; work         ;
;                |mux21:muxfinal|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:21:ALU_Bit|mux41:output_mux|mux21:muxfinal                ; mux21                 ; work         ;
;             |oneBitAdderSubtractor:adder|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:21:ALU_Bit|oneBitAdderSubtractor:adder                    ; oneBitAdderSubtractor ; work         ;
;          |oneBitALU:\ALU_Loop:22:ALU_Bit|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:22:ALU_Bit                                                ; oneBitALU             ; work         ;
;             |mux41:output_mux|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:22:ALU_Bit|mux41:output_mux                               ; mux41                 ; work         ;
;                |mux21:muxfinal|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:22:ALU_Bit|mux41:output_mux|mux21:muxfinal                ; mux21                 ; work         ;
;             |oneBitAdderSubtractor:adder|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:22:ALU_Bit|oneBitAdderSubtractor:adder                    ; oneBitAdderSubtractor ; work         ;
;          |oneBitALU:\ALU_Loop:23:ALU_Bit|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:23:ALU_Bit                                                ; oneBitALU             ; work         ;
;             |mux41:output_mux|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:23:ALU_Bit|mux41:output_mux                               ; mux41                 ; work         ;
;                |mux21:muxfinal|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:23:ALU_Bit|mux41:output_mux|mux21:muxfinal                ; mux21                 ; work         ;
;             |oneBitAdderSubtractor:adder|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:23:ALU_Bit|oneBitAdderSubtractor:adder                    ; oneBitAdderSubtractor ; work         ;
;          |oneBitALU:\ALU_Loop:24:ALU_Bit|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:24:ALU_Bit                                                ; oneBitALU             ; work         ;
;             |mux41:output_mux|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:24:ALU_Bit|mux41:output_mux                               ; mux41                 ; work         ;
;                |mux21:muxfinal|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:24:ALU_Bit|mux41:output_mux|mux21:muxfinal                ; mux21                 ; work         ;
;             |oneBitAdderSubtractor:adder|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:24:ALU_Bit|oneBitAdderSubtractor:adder                    ; oneBitAdderSubtractor ; work         ;
;          |oneBitALU:\ALU_Loop:25:ALU_Bit|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:25:ALU_Bit                                                ; oneBitALU             ; work         ;
;             |mux41:output_mux|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:25:ALU_Bit|mux41:output_mux                               ; mux41                 ; work         ;
;                |mux21:muxfinal|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:25:ALU_Bit|mux41:output_mux|mux21:muxfinal                ; mux21                 ; work         ;
;             |oneBitAdderSubtractor:adder|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:25:ALU_Bit|oneBitAdderSubtractor:adder                    ; oneBitAdderSubtractor ; work         ;
;          |oneBitALU:\ALU_Loop:26:ALU_Bit|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:26:ALU_Bit                                                ; oneBitALU             ; work         ;
;             |mux41:output_mux|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:26:ALU_Bit|mux41:output_mux                               ; mux41                 ; work         ;
;                |mux21:muxfinal|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:26:ALU_Bit|mux41:output_mux|mux21:muxfinal                ; mux21                 ; work         ;
;             |oneBitAdderSubtractor:adder|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:26:ALU_Bit|oneBitAdderSubtractor:adder                    ; oneBitAdderSubtractor ; work         ;
;          |oneBitALU:\ALU_Loop:27:ALU_Bit|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:27:ALU_Bit                                                ; oneBitALU             ; work         ;
;             |mux41:output_mux|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:27:ALU_Bit|mux41:output_mux                               ; mux41                 ; work         ;
;                |mux21:muxfinal|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:27:ALU_Bit|mux41:output_mux|mux21:muxfinal                ; mux21                 ; work         ;
;             |oneBitAdderSubtractor:adder|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:27:ALU_Bit|oneBitAdderSubtractor:adder                    ; oneBitAdderSubtractor ; work         ;
;          |oneBitALU:\ALU_Loop:28:ALU_Bit|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:28:ALU_Bit                                                ; oneBitALU             ; work         ;
;             |mux41:output_mux|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:28:ALU_Bit|mux41:output_mux                               ; mux41                 ; work         ;
;                |mux21:muxfinal|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:28:ALU_Bit|mux41:output_mux|mux21:muxfinal                ; mux21                 ; work         ;
;             |oneBitAdderSubtractor:adder|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:28:ALU_Bit|oneBitAdderSubtractor:adder                    ; oneBitAdderSubtractor ; work         ;
;          |oneBitALU:\ALU_Loop:29:ALU_Bit|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:29:ALU_Bit                                                ; oneBitALU             ; work         ;
;             |mux41:output_mux|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:29:ALU_Bit|mux41:output_mux                               ; mux41                 ; work         ;
;                |mux21:muxfinal|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:29:ALU_Bit|mux41:output_mux|mux21:muxfinal                ; mux21                 ; work         ;
;             |oneBitAdderSubtractor:adder|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:29:ALU_Bit|oneBitAdderSubtractor:adder                    ; oneBitAdderSubtractor ; work         ;
;          |oneBitALU:\ALU_Loop:2:ALU_Bit|           ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:2:ALU_Bit                                                 ; oneBitALU             ; work         ;
;             |mux41:output_mux|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:2:ALU_Bit|mux41:output_mux                                ; mux41                 ; work         ;
;                |mux21:muxfinal|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:2:ALU_Bit|mux41:output_mux|mux21:muxfinal                 ; mux21                 ; work         ;
;             |oneBitAdderSubtractor:adder|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:2:ALU_Bit|oneBitAdderSubtractor:adder                     ; oneBitAdderSubtractor ; work         ;
;          |oneBitALU:\ALU_Loop:30:ALU_Bit|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:30:ALU_Bit                                                ; oneBitALU             ; work         ;
;             |mux41:output_mux|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:30:ALU_Bit|mux41:output_mux                               ; mux41                 ; work         ;
;                |mux21:muxfinal|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:30:ALU_Bit|mux41:output_mux|mux21:muxfinal                ; mux21                 ; work         ;
;             |oneBitAdderSubtractor:adder|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:30:ALU_Bit|oneBitAdderSubtractor:adder                    ; oneBitAdderSubtractor ; work         ;
;          |oneBitALU:\ALU_Loop:3:ALU_Bit|           ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:3:ALU_Bit                                                 ; oneBitALU             ; work         ;
;             |mux41:output_mux|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:3:ALU_Bit|mux41:output_mux                                ; mux41                 ; work         ;
;                |mux21:muxfinal|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:3:ALU_Bit|mux41:output_mux|mux21:muxfinal                 ; mux21                 ; work         ;
;             |oneBitAdderSubtractor:adder|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:3:ALU_Bit|oneBitAdderSubtractor:adder                     ; oneBitAdderSubtractor ; work         ;
;          |oneBitALU:\ALU_Loop:4:ALU_Bit|           ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:4:ALU_Bit                                                 ; oneBitALU             ; work         ;
;             |mux41:output_mux|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:4:ALU_Bit|mux41:output_mux                                ; mux41                 ; work         ;
;                |mux21:muxfinal|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:4:ALU_Bit|mux41:output_mux|mux21:muxfinal                 ; mux21                 ; work         ;
;             |oneBitAdderSubtractor:adder|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:4:ALU_Bit|oneBitAdderSubtractor:adder                     ; oneBitAdderSubtractor ; work         ;
;          |oneBitALU:\ALU_Loop:5:ALU_Bit|           ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:5:ALU_Bit                                                 ; oneBitALU             ; work         ;
;             |mux41:output_mux|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:5:ALU_Bit|mux41:output_mux                                ; mux41                 ; work         ;
;                |mux21:muxfinal|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:5:ALU_Bit|mux41:output_mux|mux21:muxfinal                 ; mux21                 ; work         ;
;             |oneBitAdderSubtractor:adder|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:5:ALU_Bit|oneBitAdderSubtractor:adder                     ; oneBitAdderSubtractor ; work         ;
;          |oneBitALU:\ALU_Loop:6:ALU_Bit|           ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:6:ALU_Bit                                                 ; oneBitALU             ; work         ;
;             |mux41:output_mux|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:6:ALU_Bit|mux41:output_mux                                ; mux41                 ; work         ;
;                |mux21:muxfinal|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:6:ALU_Bit|mux41:output_mux|mux21:muxfinal                 ; mux21                 ; work         ;
;             |oneBitAdderSubtractor:adder|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:6:ALU_Bit|oneBitAdderSubtractor:adder                     ; oneBitAdderSubtractor ; work         ;
;          |oneBitALU:\ALU_Loop:7:ALU_Bit|           ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:7:ALU_Bit                                                 ; oneBitALU             ; work         ;
;             |mux41:output_mux|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:7:ALU_Bit|mux41:output_mux                                ; mux41                 ; work         ;
;                |mux21:muxfinal|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:7:ALU_Bit|mux41:output_mux|mux21:muxfinal                 ; mux21                 ; work         ;
;             |oneBitAdderSubtractor:adder|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:7:ALU_Bit|oneBitAdderSubtractor:adder                     ; oneBitAdderSubtractor ; work         ;
;          |oneBitALU:\ALU_Loop:8:ALU_Bit|           ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:8:ALU_Bit                                                 ; oneBitALU             ; work         ;
;             |mux41:output_mux|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:8:ALU_Bit|mux41:output_mux                                ; mux41                 ; work         ;
;                |mux21:muxfinal|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:8:ALU_Bit|mux41:output_mux|mux21:muxfinal                 ; mux21                 ; work         ;
;             |oneBitAdderSubtractor:adder|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:8:ALU_Bit|oneBitAdderSubtractor:adder                     ; oneBitAdderSubtractor ; work         ;
;          |oneBitALU:\ALU_Loop:9:ALU_Bit|           ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:9:ALU_Bit                                                 ; oneBitALU             ; work         ;
;             |mux41:output_mux|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:9:ALU_Bit|mux41:output_mux                                ; mux41                 ; work         ;
;                |mux21:muxfinal|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:9:ALU_Bit|mux41:output_mux|mux21:muxfinal                 ; mux21                 ; work         ;
;             |oneBitAdderSubtractor:adder|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:9:ALU_Bit|oneBitAdderSubtractor:adder                     ; oneBitAdderSubtractor ; work         ;
;       |RegFile:reg_file|                           ; 200 (5)             ; 160 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file                                                                           ; RegFile               ; work         ;
;          |nBitRegister:\reg_loop:1:reg|            ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg                                              ; nBitRegister          ; work         ;
;             |enARdFF_2:\reg_n_bits:0:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:0:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:10:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:10:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:11:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:11:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:12:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:12:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:13:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:13:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:14:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:14:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:15:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:15:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:16:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:16:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:17:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:17:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:18:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:18:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:19:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:19:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:1:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:1:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:20:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:20:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:21:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:21:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:22:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:22:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:23:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:23:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:24:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:24:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:25:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:25:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:26:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:26:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:27:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:27:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:28:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:28:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:29:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:29:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:2:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:2:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:30:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:30:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:31:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:31:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:3:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:3:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:4:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:4:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:5:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:5:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:6:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:6:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:7:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:7:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:8:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:8:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:9:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:9:b                    ; enARdFF_2             ; work         ;
;          |nBitRegister:\reg_loop:2:reg|            ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg                                              ; nBitRegister          ; work         ;
;             |enARdFF_2:\reg_n_bits:0:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:0:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:10:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:10:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:11:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:11:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:12:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:12:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:13:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:13:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:14:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:14:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:15:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:15:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:16:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:16:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:17:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:17:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:18:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:18:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:19:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:19:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:1:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:1:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:20:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:20:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:21:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:21:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:22:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:22:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:23:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:23:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:24:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:24:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:25:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:25:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:26:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:26:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:27:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:27:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:28:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:28:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:29:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:29:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:2:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:2:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:30:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:30:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:31:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:31:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:3:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:3:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:4:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:4:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:5:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:5:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:6:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:6:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:7:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:7:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:8:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:8:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:9:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:9:b                    ; enARdFF_2             ; work         ;
;          |nBitRegister:\reg_loop:3:reg|            ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg                                              ; nBitRegister          ; work         ;
;             |enARdFF_2:\reg_n_bits:0:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:0:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:10:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:10:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:11:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:11:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:12:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:12:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:13:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:13:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:14:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:14:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:15:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:15:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:16:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:16:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:17:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:17:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:18:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:18:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:19:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:19:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:1:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:1:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:20:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:20:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:21:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:21:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:22:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:22:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:23:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:23:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:24:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:24:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:25:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:25:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:26:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:26:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:27:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:27:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:28:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:28:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:29:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:29:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:2:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:2:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:30:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:30:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:31:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:31:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:3:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:3:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:4:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:4:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:5:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:5:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:6:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:6:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:7:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:7:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:8:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:8:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:9:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:9:b                    ; enARdFF_2             ; work         ;
;          |nBitRegister:\reg_loop:4:reg|            ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg                                              ; nBitRegister          ; work         ;
;             |enARdFF_2:\reg_n_bits:0:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:0:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:10:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:10:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:11:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:11:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:12:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:12:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:13:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:13:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:14:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:14:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:15:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:15:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:16:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:16:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:17:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:17:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:18:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:18:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:19:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:19:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:1:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:1:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:20:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:20:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:21:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:21:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:22:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:22:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:23:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:23:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:24:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:24:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:25:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:25:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:26:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:26:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:27:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:27:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:28:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:28:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:29:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:29:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:2:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:2:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:30:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:30:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:31:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:31:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:3:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:3:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:4:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:4:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:5:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:5:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:6:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:6:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:7:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:7:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:8:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:8:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:9:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:9:b                    ; enARdFF_2             ; work         ;
;          |nBitRegister:\reg_loop:5:reg|            ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg                                              ; nBitRegister          ; work         ;
;             |enARdFF_2:\reg_n_bits:0:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:0:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:10:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:10:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:11:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:11:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:12:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:12:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:13:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:13:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:14:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:14:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:15:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:15:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:16:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:16:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:17:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:17:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:18:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:18:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:19:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:19:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:1:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:1:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:20:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:20:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:21:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:21:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:22:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:22:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:23:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:23:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:24:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:24:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:25:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:25:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:26:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:26:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:27:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:27:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:28:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:28:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:29:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:29:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:2:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:2:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:30:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:30:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:31:b|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:31:b                   ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:3:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:3:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:4:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:4:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:5:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:5:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:6:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:6:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:7:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:7:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:8:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:8:b                    ; enARdFF_2             ; work         ;
;             |enARdFF_2:\reg_n_bits:9:b|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:9:b                    ; enARdFF_2             ; work         ;
;          |nbitmux81:read_mux1|                     ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1                                                       ; nbitmux81             ; work         ;
;             |nbitmux41:mux1|                       ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1                                        ; nbitmux41             ; work         ;
;                |mux41:\muxloop:0:mux_n|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:0:mux_n                 ; mux41                 ; work         ;
;                   |mux21:muxfinal|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:0:mux_n|mux21:muxfinal  ; mux21                 ; work         ;
;                |mux41:\muxloop:10:mux_n|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:10:mux_n                ; mux41                 ; work         ;
;                   |mux21:muxfinal|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:10:mux_n|mux21:muxfinal ; mux21                 ; work         ;
;                |mux41:\muxloop:11:mux_n|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:11:mux_n                ; mux41                 ; work         ;
;                   |mux21:muxfinal|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:11:mux_n|mux21:muxfinal ; mux21                 ; work         ;
;                |mux41:\muxloop:12:mux_n|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:12:mux_n                ; mux41                 ; work         ;
;                   |mux21:muxfinal|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:12:mux_n|mux21:muxfinal ; mux21                 ; work         ;
;                |mux41:\muxloop:13:mux_n|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:13:mux_n                ; mux41                 ; work         ;
;                   |mux21:muxfinal|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:13:mux_n|mux21:muxfinal ; mux21                 ; work         ;
;                |mux41:\muxloop:14:mux_n|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:14:mux_n                ; mux41                 ; work         ;
;                   |mux21:muxfinal|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:14:mux_n|mux21:muxfinal ; mux21                 ; work         ;
;                |mux41:\muxloop:15:mux_n|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:15:mux_n                ; mux41                 ; work         ;
;                   |mux21:muxfinal|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:15:mux_n|mux21:muxfinal ; mux21                 ; work         ;
;                |mux41:\muxloop:16:mux_n|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:16:mux_n                ; mux41                 ; work         ;
;                   |mux21:muxfinal|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:16:mux_n|mux21:muxfinal ; mux21                 ; work         ;
;                |mux41:\muxloop:17:mux_n|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:17:mux_n                ; mux41                 ; work         ;
;                   |mux21:muxfinal|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:17:mux_n|mux21:muxfinal ; mux21                 ; work         ;
;                |mux41:\muxloop:18:mux_n|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:18:mux_n                ; mux41                 ; work         ;
;                   |mux21:muxfinal|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:18:mux_n|mux21:muxfinal ; mux21                 ; work         ;
;                |mux41:\muxloop:19:mux_n|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:19:mux_n                ; mux41                 ; work         ;
;                   |mux21:muxfinal|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:19:mux_n|mux21:muxfinal ; mux21                 ; work         ;
;                |mux41:\muxloop:1:mux_n|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:1:mux_n                 ; mux41                 ; work         ;
;                   |mux21:muxfinal|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:1:mux_n|mux21:muxfinal  ; mux21                 ; work         ;
;                |mux41:\muxloop:20:mux_n|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:20:mux_n                ; mux41                 ; work         ;
;                   |mux21:muxfinal|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:20:mux_n|mux21:muxfinal ; mux21                 ; work         ;
;                |mux41:\muxloop:21:mux_n|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:21:mux_n                ; mux41                 ; work         ;
;                   |mux21:muxfinal|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:21:mux_n|mux21:muxfinal ; mux21                 ; work         ;
;                |mux41:\muxloop:22:mux_n|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:22:mux_n                ; mux41                 ; work         ;
;                   |mux21:muxfinal|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:22:mux_n|mux21:muxfinal ; mux21                 ; work         ;
;                |mux41:\muxloop:23:mux_n|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:23:mux_n                ; mux41                 ; work         ;
;                   |mux21:muxfinal|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:23:mux_n|mux21:muxfinal ; mux21                 ; work         ;
;                |mux41:\muxloop:24:mux_n|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:24:mux_n                ; mux41                 ; work         ;
;                   |mux21:muxfinal|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:24:mux_n|mux21:muxfinal ; mux21                 ; work         ;
;                |mux41:\muxloop:25:mux_n|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:25:mux_n                ; mux41                 ; work         ;
;                   |mux21:muxfinal|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:25:mux_n|mux21:muxfinal ; mux21                 ; work         ;
;                |mux41:\muxloop:26:mux_n|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:26:mux_n                ; mux41                 ; work         ;
;                   |mux21:muxfinal|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:26:mux_n|mux21:muxfinal ; mux21                 ; work         ;
;                |mux41:\muxloop:27:mux_n|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:27:mux_n                ; mux41                 ; work         ;
;                   |mux21:muxfinal|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:27:mux_n|mux21:muxfinal ; mux21                 ; work         ;
;                |mux41:\muxloop:28:mux_n|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:28:mux_n                ; mux41                 ; work         ;
;                   |mux21:muxfinal|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:28:mux_n|mux21:muxfinal ; mux21                 ; work         ;
;                |mux41:\muxloop:29:mux_n|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:29:mux_n                ; mux41                 ; work         ;
;                   |mux21:muxfinal|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:29:mux_n|mux21:muxfinal ; mux21                 ; work         ;
;                |mux41:\muxloop:2:mux_n|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:2:mux_n                 ; mux41                 ; work         ;
;                   |mux21:muxfinal|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:2:mux_n|mux21:muxfinal  ; mux21                 ; work         ;
;                |mux41:\muxloop:30:mux_n|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:30:mux_n                ; mux41                 ; work         ;
;                   |mux21:muxfinal|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:30:mux_n|mux21:muxfinal ; mux21                 ; work         ;
;                |mux41:\muxloop:31:mux_n|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:31:mux_n                ; mux41                 ; work         ;
;                   |mux21:muxfinal|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:31:mux_n|mux21:muxfinal ; mux21                 ; work         ;
;                |mux41:\muxloop:3:mux_n|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:3:mux_n                 ; mux41                 ; work         ;
;                   |mux21:muxfinal|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:3:mux_n|mux21:muxfinal  ; mux21                 ; work         ;
;                |mux41:\muxloop:4:mux_n|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:4:mux_n                 ; mux41                 ; work         ;
;                   |mux21:muxfinal|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:4:mux_n|mux21:muxfinal  ; mux21                 ; work         ;
;                |mux41:\muxloop:5:mux_n|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:5:mux_n                 ; mux41                 ; work         ;
;                   |mux21:muxfinal|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:5:mux_n|mux21:muxfinal  ; mux21                 ; work         ;
;                |mux41:\muxloop:6:mux_n|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:6:mux_n                 ; mux41                 ; work         ;
;                   |mux21:muxfinal|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:6:mux_n|mux21:muxfinal  ; mux21                 ; work         ;
;                |mux41:\muxloop:7:mux_n|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:7:mux_n                 ; mux41                 ; work         ;
;                   |mux21:muxfinal|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:7:mux_n|mux21:muxfinal  ; mux21                 ; work         ;
;                |mux41:\muxloop:8:mux_n|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:8:mux_n                 ; mux41                 ; work         ;
;                   |mux21:muxfinal|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:8:mux_n|mux21:muxfinal  ; mux21                 ; work         ;
;                |mux41:\muxloop:9:mux_n|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:9:mux_n                 ; mux41                 ; work         ;
;                   |mux21:muxfinal|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:9:mux_n|mux21:muxfinal  ; mux21                 ; work         ;
;          |nbitmux81:read_mux2|                     ; 131 (99)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2                                                       ; nbitmux81             ; work         ;
;             |nbitmux41:mux1|                       ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1                                        ; nbitmux41             ; work         ;
;                |mux41:\muxloop:0:mux_n|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:0:mux_n                 ; mux41                 ; work         ;
;                   |mux21:mux1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:0:mux_n|mux21:mux1      ; mux21                 ; work         ;
;                |mux41:\muxloop:10:mux_n|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:10:mux_n                ; mux41                 ; work         ;
;                   |mux21:mux1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:10:mux_n|mux21:mux1     ; mux21                 ; work         ;
;                |mux41:\muxloop:11:mux_n|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:11:mux_n                ; mux41                 ; work         ;
;                   |mux21:mux1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:11:mux_n|mux21:mux1     ; mux21                 ; work         ;
;                |mux41:\muxloop:12:mux_n|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:12:mux_n                ; mux41                 ; work         ;
;                   |mux21:mux1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:12:mux_n|mux21:mux1     ; mux21                 ; work         ;
;                |mux41:\muxloop:13:mux_n|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:13:mux_n                ; mux41                 ; work         ;
;                   |mux21:mux1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:13:mux_n|mux21:mux1     ; mux21                 ; work         ;
;                |mux41:\muxloop:14:mux_n|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:14:mux_n                ; mux41                 ; work         ;
;                   |mux21:mux1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:14:mux_n|mux21:mux1     ; mux21                 ; work         ;
;                |mux41:\muxloop:15:mux_n|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:15:mux_n                ; mux41                 ; work         ;
;                   |mux21:mux1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:15:mux_n|mux21:mux1     ; mux21                 ; work         ;
;                |mux41:\muxloop:16:mux_n|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:16:mux_n                ; mux41                 ; work         ;
;                   |mux21:mux1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:16:mux_n|mux21:mux1     ; mux21                 ; work         ;
;                |mux41:\muxloop:17:mux_n|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:17:mux_n                ; mux41                 ; work         ;
;                   |mux21:mux1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:17:mux_n|mux21:mux1     ; mux21                 ; work         ;
;                |mux41:\muxloop:18:mux_n|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:18:mux_n                ; mux41                 ; work         ;
;                   |mux21:mux1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:18:mux_n|mux21:mux1     ; mux21                 ; work         ;
;                |mux41:\muxloop:19:mux_n|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:19:mux_n                ; mux41                 ; work         ;
;                   |mux21:mux1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:19:mux_n|mux21:mux1     ; mux21                 ; work         ;
;                |mux41:\muxloop:1:mux_n|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:1:mux_n                 ; mux41                 ; work         ;
;                   |mux21:mux1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:1:mux_n|mux21:mux1      ; mux21                 ; work         ;
;                |mux41:\muxloop:20:mux_n|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:20:mux_n                ; mux41                 ; work         ;
;                   |mux21:mux1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:20:mux_n|mux21:mux1     ; mux21                 ; work         ;
;                |mux41:\muxloop:21:mux_n|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:21:mux_n                ; mux41                 ; work         ;
;                   |mux21:mux1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:21:mux_n|mux21:mux1     ; mux21                 ; work         ;
;                |mux41:\muxloop:22:mux_n|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:22:mux_n                ; mux41                 ; work         ;
;                   |mux21:mux1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:22:mux_n|mux21:mux1     ; mux21                 ; work         ;
;                |mux41:\muxloop:23:mux_n|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:23:mux_n                ; mux41                 ; work         ;
;                   |mux21:mux1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:23:mux_n|mux21:mux1     ; mux21                 ; work         ;
;                |mux41:\muxloop:24:mux_n|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:24:mux_n                ; mux41                 ; work         ;
;                   |mux21:mux1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:24:mux_n|mux21:mux1     ; mux21                 ; work         ;
;                |mux41:\muxloop:25:mux_n|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:25:mux_n                ; mux41                 ; work         ;
;                   |mux21:mux1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:25:mux_n|mux21:mux1     ; mux21                 ; work         ;
;                |mux41:\muxloop:26:mux_n|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:26:mux_n                ; mux41                 ; work         ;
;                   |mux21:mux1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:26:mux_n|mux21:mux1     ; mux21                 ; work         ;
;                |mux41:\muxloop:27:mux_n|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:27:mux_n                ; mux41                 ; work         ;
;                   |mux21:mux1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:27:mux_n|mux21:mux1     ; mux21                 ; work         ;
;                |mux41:\muxloop:28:mux_n|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:28:mux_n                ; mux41                 ; work         ;
;                   |mux21:mux1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:28:mux_n|mux21:mux1     ; mux21                 ; work         ;
;                |mux41:\muxloop:29:mux_n|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:29:mux_n                ; mux41                 ; work         ;
;                   |mux21:mux1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:29:mux_n|mux21:mux1     ; mux21                 ; work         ;
;                |mux41:\muxloop:2:mux_n|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:2:mux_n                 ; mux41                 ; work         ;
;                   |mux21:mux1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:2:mux_n|mux21:mux1      ; mux21                 ; work         ;
;                |mux41:\muxloop:30:mux_n|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:30:mux_n                ; mux41                 ; work         ;
;                   |mux21:mux1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:30:mux_n|mux21:mux1     ; mux21                 ; work         ;
;                |mux41:\muxloop:31:mux_n|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:31:mux_n                ; mux41                 ; work         ;
;                   |mux21:mux1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:31:mux_n|mux21:mux1     ; mux21                 ; work         ;
;                |mux41:\muxloop:3:mux_n|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:3:mux_n                 ; mux41                 ; work         ;
;                   |mux21:mux1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:3:mux_n|mux21:mux1      ; mux21                 ; work         ;
;                |mux41:\muxloop:4:mux_n|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:4:mux_n                 ; mux41                 ; work         ;
;                   |mux21:mux1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:4:mux_n|mux21:mux1      ; mux21                 ; work         ;
;                |mux41:\muxloop:5:mux_n|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:5:mux_n                 ; mux41                 ; work         ;
;                   |mux21:mux1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:5:mux_n|mux21:mux1      ; mux21                 ; work         ;
;                |mux41:\muxloop:6:mux_n|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:6:mux_n                 ; mux41                 ; work         ;
;                   |mux21:mux1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:6:mux_n|mux21:mux1      ; mux21                 ; work         ;
;                |mux41:\muxloop:7:mux_n|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:7:mux_n                 ; mux41                 ; work         ;
;                   |mux21:mux1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:7:mux_n|mux21:mux1      ; mux21                 ; work         ;
;                |mux41:\muxloop:8:mux_n|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:8:mux_n                 ; mux41                 ; work         ;
;                   |mux21:mux1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:8:mux_n|mux21:mux1      ; mux21                 ; work         ;
;                |mux41:\muxloop:9:mux_n|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:9:mux_n                 ; mux41                 ; work         ;
;                   |mux21:mux1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:9:mux_n|mux21:mux1      ; mux21                 ; work         ;
;       |dataMem:data_mem|                           ; 5736 (5736)         ; 8192 (8192)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|dataMem:data_mem                                                                           ; dataMem               ; work         ;
;       |instruction_memory:instruction_mem|         ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|instruction_memory:instruction_mem                                                         ; instruction_memory    ; work         ;
;       |nBitAdderSubtractor:branchAdd|              ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd                                                              ; nBitAdderSubtractor   ; work         ;
;          |oneBitAdderSubtractor:\loop_add:3:addrn| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:3:addrn                      ; oneBitAdderSubtractor ; work         ;
;          |oneBitAdderSubtractor:\loop_add:4:addrn| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:4:addrn                      ; oneBitAdderSubtractor ; work         ;
;          |oneBitAdderSubtractor:\loop_add:5:addrn| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:5:addrn                      ; oneBitAdderSubtractor ; work         ;
;          |oneBitAdderSubtractor:\loop_add:6:addrn| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:6:addrn                      ; oneBitAdderSubtractor ; work         ;
;          |oneBitAdderSubtractor:\loop_add:7:addrn| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:7:addrn                      ; oneBitAdderSubtractor ; work         ;
;          |oneBitAdderSubtractor:\loop_add:8:addrn| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:8:addrn                      ; oneBitAdderSubtractor ; work         ;
;       |nBitAdderSubtractor:pcAdd|                  ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd                                                                  ; nBitAdderSubtractor   ; work         ;
;          |oneBitAdderSubtractor:\loop_add:3:addrn| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:3:addrn                          ; oneBitAdderSubtractor ; work         ;
;          |oneBitAdderSubtractor:\loop_add:4:addrn| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:4:addrn                          ; oneBitAdderSubtractor ; work         ;
;          |oneBitAdderSubtractor:\loop_add:5:addrn| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:5:addrn                          ; oneBitAdderSubtractor ; work         ;
;          |oneBitAdderSubtractor:\loop_add:6:addrn| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:6:addrn                          ; oneBitAdderSubtractor ; work         ;
;          |oneBitAdderSubtractor:\loop_add:7:addrn| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:7:addrn                          ; oneBitAdderSubtractor ; work         ;
;          |oneBitAdderSubtractor:\loop_add:8:addrn| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:8:addrn                          ; oneBitAdderSubtractor ; work         ;
;          |oneBitAdderSubtractor:\loop_add:9:addrn| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:9:addrn                          ; oneBitAdderSubtractor ; work         ;
;       |nBitRegister:pcReg|                         ; 4 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nBitRegister:pcReg                                                                         ; nBitRegister          ; work         ;
;          |enARdFF_2:\reg_n_bits:2:b|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:2:b                                               ; enARdFF_2             ; work         ;
;          |enARdFF_2:\reg_n_bits:3:b|               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:3:b                                               ; enARdFF_2             ; work         ;
;          |enARdFF_2:\reg_n_bits:4:b|               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:4:b                                               ; enARdFF_2             ; work         ;
;          |enARdFF_2:\reg_n_bits:5:b|               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:5:b                                               ; enARdFF_2             ; work         ;
;          |enARdFF_2:\reg_n_bits:6:b|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:6:b                                               ; enARdFF_2             ; work         ;
;          |enARdFF_2:\reg_n_bits:7:b|               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:7:b                                               ; enARdFF_2             ; work         ;
;          |enARdFF_2:\reg_n_bits:8:b|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:8:b                                               ; enARdFF_2             ; work         ;
;          |enARdFF_2:\reg_n_bits:9:b|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:9:b                                               ; enARdFF_2             ; work         ;
;       |nbitmux21:alu_inB_mux|                      ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux                                                                      ; nbitmux21             ; work         ;
;          |mux21:\muxloop:0:mux_n|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:0:mux_n                                               ; mux21                 ; work         ;
;          |mux21:\muxloop:10:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:10:mux_n                                              ; mux21                 ; work         ;
;          |mux21:\muxloop:11:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:11:mux_n                                              ; mux21                 ; work         ;
;          |mux21:\muxloop:12:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:12:mux_n                                              ; mux21                 ; work         ;
;          |mux21:\muxloop:13:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:13:mux_n                                              ; mux21                 ; work         ;
;          |mux21:\muxloop:14:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:14:mux_n                                              ; mux21                 ; work         ;
;          |mux21:\muxloop:15:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:15:mux_n                                              ; mux21                 ; work         ;
;          |mux21:\muxloop:16:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:16:mux_n                                              ; mux21                 ; work         ;
;          |mux21:\muxloop:17:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:17:mux_n                                              ; mux21                 ; work         ;
;          |mux21:\muxloop:18:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:18:mux_n                                              ; mux21                 ; work         ;
;          |mux21:\muxloop:19:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:19:mux_n                                              ; mux21                 ; work         ;
;          |mux21:\muxloop:1:mux_n|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:1:mux_n                                               ; mux21                 ; work         ;
;          |mux21:\muxloop:20:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:20:mux_n                                              ; mux21                 ; work         ;
;          |mux21:\muxloop:21:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:21:mux_n                                              ; mux21                 ; work         ;
;          |mux21:\muxloop:22:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:22:mux_n                                              ; mux21                 ; work         ;
;          |mux21:\muxloop:23:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:23:mux_n                                              ; mux21                 ; work         ;
;          |mux21:\muxloop:24:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:24:mux_n                                              ; mux21                 ; work         ;
;          |mux21:\muxloop:25:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:25:mux_n                                              ; mux21                 ; work         ;
;          |mux21:\muxloop:26:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:26:mux_n                                              ; mux21                 ; work         ;
;          |mux21:\muxloop:27:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:27:mux_n                                              ; mux21                 ; work         ;
;          |mux21:\muxloop:28:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:28:mux_n                                              ; mux21                 ; work         ;
;          |mux21:\muxloop:29:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:29:mux_n                                              ; mux21                 ; work         ;
;          |mux21:\muxloop:2:mux_n|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:2:mux_n                                               ; mux21                 ; work         ;
;          |mux21:\muxloop:30:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:30:mux_n                                              ; mux21                 ; work         ;
;          |mux21:\muxloop:31:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:31:mux_n                                              ; mux21                 ; work         ;
;          |mux21:\muxloop:3:mux_n|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:3:mux_n                                               ; mux21                 ; work         ;
;          |mux21:\muxloop:4:mux_n|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:4:mux_n                                               ; mux21                 ; work         ;
;          |mux21:\muxloop:5:mux_n|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:5:mux_n                                               ; mux21                 ; work         ;
;          |mux21:\muxloop:6:mux_n|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:6:mux_n                                               ; mux21                 ; work         ;
;          |mux21:\muxloop:7:mux_n|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:7:mux_n                                               ; mux21                 ; work         ;
;          |mux21:\muxloop:8:mux_n|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:8:mux_n                                               ; mux21                 ; work         ;
;          |mux21:\muxloop:9:mux_n|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:9:mux_n                                               ; mux21                 ; work         ;
;       |nbitmux21:jumpMux|                          ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:jumpMux                                                                          ; nbitmux21             ; work         ;
;          |mux21:\muxloop:2:mux_n|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:2:mux_n                                                   ; mux21                 ; work         ;
;          |mux21:\muxloop:6:mux_n|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:6:mux_n                                                   ; mux21                 ; work         ;
;          |mux21:\muxloop:8:mux_n|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:8:mux_n                                                   ; mux21                 ; work         ;
;          |mux21:\muxloop:9:mux_n|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:9:mux_n                                                   ; mux21                 ; work         ;
;       |nbitmux21:writeData_mux|                    ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeData_mux                                                                    ; nbitmux21             ; work         ;
;          |mux21:\muxloop:0:mux_n|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:0:mux_n                                             ; mux21                 ; work         ;
;          |mux21:\muxloop:10:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:10:mux_n                                            ; mux21                 ; work         ;
;          |mux21:\muxloop:11:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:11:mux_n                                            ; mux21                 ; work         ;
;          |mux21:\muxloop:12:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:12:mux_n                                            ; mux21                 ; work         ;
;          |mux21:\muxloop:13:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:13:mux_n                                            ; mux21                 ; work         ;
;          |mux21:\muxloop:14:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:14:mux_n                                            ; mux21                 ; work         ;
;          |mux21:\muxloop:15:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:15:mux_n                                            ; mux21                 ; work         ;
;          |mux21:\muxloop:16:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:16:mux_n                                            ; mux21                 ; work         ;
;          |mux21:\muxloop:17:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:17:mux_n                                            ; mux21                 ; work         ;
;          |mux21:\muxloop:18:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:18:mux_n                                            ; mux21                 ; work         ;
;          |mux21:\muxloop:19:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:19:mux_n                                            ; mux21                 ; work         ;
;          |mux21:\muxloop:1:mux_n|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:1:mux_n                                             ; mux21                 ; work         ;
;          |mux21:\muxloop:20:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:20:mux_n                                            ; mux21                 ; work         ;
;          |mux21:\muxloop:21:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:21:mux_n                                            ; mux21                 ; work         ;
;          |mux21:\muxloop:22:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:22:mux_n                                            ; mux21                 ; work         ;
;          |mux21:\muxloop:23:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:23:mux_n                                            ; mux21                 ; work         ;
;          |mux21:\muxloop:24:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:24:mux_n                                            ; mux21                 ; work         ;
;          |mux21:\muxloop:25:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:25:mux_n                                            ; mux21                 ; work         ;
;          |mux21:\muxloop:26:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:26:mux_n                                            ; mux21                 ; work         ;
;          |mux21:\muxloop:27:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:27:mux_n                                            ; mux21                 ; work         ;
;          |mux21:\muxloop:28:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:28:mux_n                                            ; mux21                 ; work         ;
;          |mux21:\muxloop:29:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:29:mux_n                                            ; mux21                 ; work         ;
;          |mux21:\muxloop:2:mux_n|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:2:mux_n                                             ; mux21                 ; work         ;
;          |mux21:\muxloop:30:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:30:mux_n                                            ; mux21                 ; work         ;
;          |mux21:\muxloop:31:mux_n|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:31:mux_n                                            ; mux21                 ; work         ;
;          |mux21:\muxloop:3:mux_n|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:3:mux_n                                             ; mux21                 ; work         ;
;          |mux21:\muxloop:4:mux_n|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:4:mux_n                                             ; mux21                 ; work         ;
;          |mux21:\muxloop:5:mux_n|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:5:mux_n                                             ; mux21                 ; work         ;
;          |mux21:\muxloop:6:mux_n|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:6:mux_n                                             ; mux21                 ; work         ;
;          |mux21:\muxloop:7:mux_n|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:7:mux_n                                             ; mux21                 ; work         ;
;          |mux21:\muxloop:8:mux_n|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:8:mux_n                                             ; mux21                 ; work         ;
;          |mux21:\muxloop:9:mux_n|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:9:mux_n                                             ; mux21                 ; work         ;
;       |nbitmux21:writeReg_mux|                     ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeReg_mux                                                                     ; nbitmux21             ; work         ;
;          |mux21:\muxloop:0:mux_n|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeReg_mux|mux21:\muxloop:0:mux_n                                              ; mux21                 ; work         ;
;          |mux21:\muxloop:1:mux_n|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeReg_mux|mux21:\muxloop:1:mux_n                                              ; mux21                 ; work         ;
;          |mux21:\muxloop:2:mux_n|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux21:writeReg_mux|mux21:\muxloop:2:mux_n                                              ; mux21                 ; work         ;
;       |nbitmux81:out_mux|                          ; 130 (98)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux                                                                          ; nbitmux81             ; work         ;
;          |nbitmux41:mux1|                          ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1                                                           ; nbitmux41             ; work         ;
;             |mux41:\muxloop:0:mux_n|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:0:mux_n                                    ; mux41                 ; work         ;
;                |mux21:mux1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:0:mux_n|mux21:mux1                         ; mux21                 ; work         ;
;             |mux41:\muxloop:10:mux_n|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:10:mux_n                                   ; mux41                 ; work         ;
;                |mux21:mux1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:10:mux_n|mux21:mux1                        ; mux21                 ; work         ;
;             |mux41:\muxloop:11:mux_n|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:11:mux_n                                   ; mux41                 ; work         ;
;                |mux21:mux1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:11:mux_n|mux21:mux1                        ; mux21                 ; work         ;
;             |mux41:\muxloop:12:mux_n|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:12:mux_n                                   ; mux41                 ; work         ;
;                |mux21:mux1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:12:mux_n|mux21:mux1                        ; mux21                 ; work         ;
;             |mux41:\muxloop:13:mux_n|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:13:mux_n                                   ; mux41                 ; work         ;
;                |mux21:mux1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:13:mux_n|mux21:mux1                        ; mux21                 ; work         ;
;             |mux41:\muxloop:14:mux_n|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:14:mux_n                                   ; mux41                 ; work         ;
;                |mux21:mux1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:14:mux_n|mux21:mux1                        ; mux21                 ; work         ;
;             |mux41:\muxloop:15:mux_n|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:15:mux_n                                   ; mux41                 ; work         ;
;                |mux21:mux1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:15:mux_n|mux21:mux1                        ; mux21                 ; work         ;
;             |mux41:\muxloop:16:mux_n|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:16:mux_n                                   ; mux41                 ; work         ;
;                |mux21:mux1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:16:mux_n|mux21:mux1                        ; mux21                 ; work         ;
;             |mux41:\muxloop:17:mux_n|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:17:mux_n                                   ; mux41                 ; work         ;
;                |mux21:mux1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:17:mux_n|mux21:mux1                        ; mux21                 ; work         ;
;             |mux41:\muxloop:18:mux_n|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:18:mux_n                                   ; mux41                 ; work         ;
;                |mux21:mux1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:18:mux_n|mux21:mux1                        ; mux21                 ; work         ;
;             |mux41:\muxloop:19:mux_n|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:19:mux_n                                   ; mux41                 ; work         ;
;                |mux21:mux1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:19:mux_n|mux21:mux1                        ; mux21                 ; work         ;
;             |mux41:\muxloop:1:mux_n|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:1:mux_n                                    ; mux41                 ; work         ;
;                |mux21:mux1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:1:mux_n|mux21:mux1                         ; mux21                 ; work         ;
;             |mux41:\muxloop:20:mux_n|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:20:mux_n                                   ; mux41                 ; work         ;
;                |mux21:mux1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:20:mux_n|mux21:mux1                        ; mux21                 ; work         ;
;             |mux41:\muxloop:21:mux_n|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:21:mux_n                                   ; mux41                 ; work         ;
;                |mux21:mux1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:21:mux_n|mux21:mux1                        ; mux21                 ; work         ;
;             |mux41:\muxloop:22:mux_n|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:22:mux_n                                   ; mux41                 ; work         ;
;                |mux21:mux1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:22:mux_n|mux21:mux1                        ; mux21                 ; work         ;
;             |mux41:\muxloop:23:mux_n|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:23:mux_n                                   ; mux41                 ; work         ;
;                |mux21:mux1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:23:mux_n|mux21:mux1                        ; mux21                 ; work         ;
;             |mux41:\muxloop:24:mux_n|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:24:mux_n                                   ; mux41                 ; work         ;
;                |mux21:mux1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:24:mux_n|mux21:mux1                        ; mux21                 ; work         ;
;             |mux41:\muxloop:25:mux_n|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:25:mux_n                                   ; mux41                 ; work         ;
;                |mux21:mux1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:25:mux_n|mux21:mux1                        ; mux21                 ; work         ;
;             |mux41:\muxloop:26:mux_n|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:26:mux_n                                   ; mux41                 ; work         ;
;                |mux21:mux1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:26:mux_n|mux21:mux1                        ; mux21                 ; work         ;
;             |mux41:\muxloop:27:mux_n|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:27:mux_n                                   ; mux41                 ; work         ;
;                |mux21:mux1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:27:mux_n|mux21:mux1                        ; mux21                 ; work         ;
;             |mux41:\muxloop:28:mux_n|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:28:mux_n                                   ; mux41                 ; work         ;
;                |mux21:mux1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:28:mux_n|mux21:mux1                        ; mux21                 ; work         ;
;             |mux41:\muxloop:29:mux_n|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:29:mux_n                                   ; mux41                 ; work         ;
;                |mux21:mux1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:29:mux_n|mux21:mux1                        ; mux21                 ; work         ;
;             |mux41:\muxloop:2:mux_n|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:2:mux_n                                    ; mux41                 ; work         ;
;                |mux21:mux1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:2:mux_n|mux21:mux1                         ; mux21                 ; work         ;
;             |mux41:\muxloop:30:mux_n|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:30:mux_n                                   ; mux41                 ; work         ;
;                |mux21:mux1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:30:mux_n|mux21:mux1                        ; mux21                 ; work         ;
;             |mux41:\muxloop:31:mux_n|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:31:mux_n                                   ; mux41                 ; work         ;
;                |mux21:mux1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:31:mux_n|mux21:mux1                        ; mux21                 ; work         ;
;             |mux41:\muxloop:3:mux_n|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:3:mux_n                                    ; mux41                 ; work         ;
;                |mux21:mux1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:3:mux_n|mux21:mux1                         ; mux21                 ; work         ;
;             |mux41:\muxloop:4:mux_n|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:4:mux_n                                    ; mux41                 ; work         ;
;                |mux21:mux1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:4:mux_n|mux21:mux1                         ; mux21                 ; work         ;
;             |mux41:\muxloop:5:mux_n|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:5:mux_n                                    ; mux41                 ; work         ;
;                |mux21:mux1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:5:mux_n|mux21:mux1                         ; mux21                 ; work         ;
;             |mux41:\muxloop:6:mux_n|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:6:mux_n                                    ; mux41                 ; work         ;
;                |mux21:mux1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:6:mux_n|mux21:mux1                         ; mux21                 ; work         ;
;             |mux41:\muxloop:7:mux_n|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:7:mux_n                                    ; mux41                 ; work         ;
;                |mux21:mux1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:7:mux_n|mux21:mux1                         ; mux21                 ; work         ;
;             |mux41:\muxloop:8:mux_n|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:8:mux_n                                    ; mux41                 ; work         ;
;                |mux21:mux1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:8:mux_n|mux21:mux1                         ; mux21                 ; work         ;
;             |mux41:\muxloop:9:mux_n|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:9:mux_n                                    ; mux41                 ; work         ;
;                |mux21:mux1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:9:mux_n|mux21:mux1                         ; mux21                 ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                         ; Reason for Removal                          ;
+-------------------------------------------------------------------------------------------------------+---------------------------------------------+
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:31:b|int_q         ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:30:b|int_q         ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:29:b|int_q         ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:28:b|int_q         ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:27:b|int_q         ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:26:b|int_q         ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:25:b|int_q         ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:24:b|int_q         ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:23:b|int_q         ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:22:b|int_q         ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:21:b|int_q         ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:20:b|int_q         ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:19:b|int_q         ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:18:b|int_q         ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:17:b|int_q         ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:16:b|int_q         ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:15:b|int_q         ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:14:b|int_q         ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:13:b|int_q         ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:12:b|int_q         ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:11:b|int_q         ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:10:b|int_q         ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:9:b|int_q          ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:8:b|int_q          ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:7:b|int_q          ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:6:b|int_q          ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:5:b|int_q          ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:4:b|int_q          ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:3:b|int_q          ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:2:b|int_q          ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:1:b|int_q          ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:0:b|int_q          ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:1:b|int_q                             ; Lost fanout                                 ;
; datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:0:b|int_q                             ; Lost fanout                                 ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:0:b|int_q  ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:0:b|int_q  ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:1:b|int_q  ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:1:b|int_q  ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:2:b|int_q  ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:2:b|int_q  ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:3:b|int_q  ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:3:b|int_q  ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:4:b|int_q  ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:4:b|int_q  ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:5:b|int_q  ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:5:b|int_q  ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:6:b|int_q  ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:6:b|int_q  ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:7:b|int_q  ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:7:b|int_q  ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:8:b|int_q  ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:8:b|int_q  ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:9:b|int_q  ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:9:b|int_q  ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:10:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:10:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:11:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:11:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:12:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:12:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:13:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:13:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:14:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:14:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:15:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:15:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:16:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:16:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:17:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:17:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:18:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:18:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:19:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:19:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:20:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:20:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:21:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:21:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:22:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:22:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:23:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:23:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:24:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:24:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:25:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:25:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:26:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:26:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:27:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:27:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:28:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:28:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:29:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:29:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:30:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:30:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:31:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:31:b|int_q ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 98                                                                ;                                             ;
+-------------------------------------------------------------------------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 8360  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 168   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8352  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:4:b|int_q                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:8:mux_n|mux21:muxfinal|y ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |toplvl|datapath:datapath_unit|nbitmux81:out_mux|y[11]                                                                     ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|y[19]                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_unit|nBitRegister:pcReg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_unit|nBitAdderSubtractor:pcAdd ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_unit|nBitAdderSubtractor:branchAdd ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_unit|nbitmux21:branchMux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_unit|nbitmux21:jumpMux ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_unit|nbitmux21:writeReg_mux ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_unit|nbitmux21:writeData_mux ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_unit|nbitmux81:out_mux ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_unit|nbitmux21:alu_inB_mux ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:control_unit"                                                                  ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; memread ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:30:ALU_Bit"                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:29:ALU_Bit"                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:28:ALU_Bit"                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:27:ALU_Bit"                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:26:ALU_Bit"                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:25:ALU_Bit"                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:24:ALU_Bit"                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:23:ALU_Bit"                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:22:ALU_Bit"                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:21:ALU_Bit"                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:20:ALU_Bit"                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:19:ALU_Bit"                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:18:ALU_Bit"                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:17:ALU_Bit"                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:16:ALU_Bit"                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:15:ALU_Bit"                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:14:ALU_Bit"                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:13:ALU_Bit"                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:12:ALU_Bit"                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:11:ALU_Bit"                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:10:ALU_Bit"                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:9:ALU_Bit"                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:8:ALU_Bit"                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:7:ALU_Bit"                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:6:ALU_Bit"                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:5:ALU_Bit"                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:4:ALU_Bit"                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:3:ALU_Bit"                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:2:ALU_Bit"                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:1:ALU_Bit"                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:ALU_MSB" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:ALU_LSB|oneBitAdderSubtractor:adder" ;
+---------------+-------+----------+----------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                    ;
+---------------+-------+----------+----------------------------------------------------------------------------+
; operationflag ; Input ; Info     ; Stuck at GND                                                               ;
+---------------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu|oneBitALU:ALU_LSB"                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|ALU:mips_alu"                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg" ;
+--------+-------+----------+--------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                      ;
+--------+-------+----------+--------------------------------------------------------------+
; i_load ; Input ; Info     ; Stuck at GND                                                 ;
+--------+-------+----------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|RegFile:reg_file|decoder38:decoder"                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; output[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nbitmux21:jumpMux" ;
+----------+-------+----------+----------------------------------------+
; Port     ; Type  ; Severity ; Details                                ;
+----------+-------+----------+----------------------------------------+
; x1[1..0] ; Input ; Info     ; Stuck at GND                           ;
+----------+-------+----------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitAdderSubtractor:branchAdd"                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; i_bi[1..0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; operationflag ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_carryout    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitAdderSubtractor:pcAdd"                                            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; i_bi[31..3]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_bi[1..0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_bi[2]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; operationflag ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_carryout    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:31:b"                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:30:b"                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:29:b"                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:28:b"                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:27:b"                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:26:b"                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:25:b"                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:24:b"                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:23:b"                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:22:b"                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:21:b"                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:20:b"                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:19:b"                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:18:b"                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:17:b"                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:16:b"                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:15:b"                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:14:b"                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:13:b"                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:12:b"                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:11:b"                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:10:b"                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:9:b"                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:8:b"                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:7:b"                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:6:b"                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:5:b"                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:4:b"                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:3:b"                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:2:b"                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:1:b"                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:0:b"                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_unit|nBitRegister:pcReg" ;
+--------+-------+----------+-------------------------------------------+
; Port   ; Type  ; Severity ; Details                                   ;
+--------+-------+----------+-------------------------------------------+
; i_load ; Input ; Info     ; Stuck at VCC                              ;
+--------+-------+----------+-------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 37                          ;
; cycloneiii_ff         ; 8360                        ;
;     CLR               ; 4                           ;
;     CLR SLD           ; 4                           ;
;     ENA               ; 8192                        ;
;     ENA CLR           ; 160                         ;
; cycloneiii_lcell_comb ; 6313                        ;
;     normal            ; 6313                        ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 72                          ;
;         3 data inputs ; 341                         ;
;         4 data inputs ; 5892                        ;
;                       ;                             ;
; Max LUT depth         ; 50.00                       ;
; Average LUT depth     ; 17.16                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Jun 27 22:45:06 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleMIPS -c SingleCycleMIPS
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/toplvl.vhd
    Info (12022): Found design unit 1: toplvl-rtl File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/toplvl.vhd Line: 13
    Info (12023): Found entity 1: toplvl File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/toplvl.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/datapath.vhd
    Info (12022): Found design unit 1: datapath-rtl File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/datapath.vhd Line: 27
    Info (12023): Found entity 1: datapath File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/datapath.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/regfile.vhd
    Info (12022): Found design unit 1: RegFile-rtl File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/RegFile.vhd Line: 17
    Info (12023): Found entity 1: RegFile File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/RegFile.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/alu_control.vhd
    Info (12022): Found design unit 1: ALU_control-rtl File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/ALU_control.vhd Line: 12
    Info (12023): Found entity 1: ALU_control File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/ALU_control.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/control.vhd
    Info (12022): Found design unit 1: control-rtl File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/control.vhd Line: 21
    Info (12023): Found entity 1: control File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/control.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/controllogicunit.vhd
    Info (12022): Found design unit 1: controlLogicUnit-rtl File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/controlLogicUnit.vhd Line: 20
    Info (12023): Found entity 1: controlLogicUnit File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/controlLogicUnit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/datamem.vhd
    Info (12022): Found design unit 1: dataMem-rtl File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/dataMem.vhd Line: 15
    Info (12023): Found entity 1: dataMem File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/dataMem.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/instructionmem.vhd
    Info (12022): Found design unit 1: instruction_memory-rtl File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/instructionMem.vhd Line: 12
    Info (12023): Found entity 1: instruction_memory File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/instructionMem.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/onebitalu.vhd
    Info (12022): Found design unit 1: oneBitALU-structural File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/oneBitALU.vhd Line: 13
    Info (12023): Found entity 1: oneBitALU File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/oneBitALU.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/onebitaddersubtractor.vhd
    Info (12022): Found design unit 1: oneBitAdderSubtractor-rtl File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/oneBitAdderSubtractor.vhd Line: 12
    Info (12023): Found entity 1: oneBitAdderSubtractor File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/oneBitAdderSubtractor.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/nbitregister.vhd
    Info (12022): Found design unit 1: nBitRegister-rtl File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nbitregister.vhd Line: 13
    Info (12023): Found entity 1: nBitRegister File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nbitregister.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/nbitmux81.vhd
    Info (12022): Found design unit 1: nbitmux81-structural File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nbitmux81.vhd Line: 12
    Info (12023): Found entity 1: nbitmux81 File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nbitmux81.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/nbitmux41.vhd
    Info (12022): Found design unit 1: nbitmux41-structural File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nbitmux41.vhd Line: 11
    Info (12023): Found entity 1: nbitmux41 File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nbitmux41.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/nbitmux21.vhd
    Info (12022): Found design unit 1: nbitmux21-structural File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nbitmux21.vhd Line: 11
    Info (12023): Found entity 1: nbitmux21 File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nbitmux21.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/nbitaddersubtractor.vhd
    Info (12022): Found design unit 1: nBitAdderSubtractor-rtl File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nBitAdderSubtractor.vhd Line: 14
    Info (12023): Found entity 1: nBitAdderSubtractor File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nBitAdderSubtractor.vhd Line: 4
Warning (12090): Entity "mux41" obtained from "../RTL/mux41.vhd" instead of from Quartus Prime megafunction library File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/mux41.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/mux41.vhd
    Info (12022): Found design unit 1: mux41-structural File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/mux41.vhd Line: 9
    Info (12023): Found entity 1: mux41 File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/mux41.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/mux21.vhd
    Info (12022): Found design unit 1: mux21-structural File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/mux21.vhd Line: 9
    Info (12023): Found entity 1: mux21 File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/mux21.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/enardff_2.vhd
    Info (12022): Found design unit 1: enARdFF_2-rtl File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/enardFF_2.vhd Line: 40
    Info (12023): Found entity 1: enARdFF_2 File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/enardFF_2.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/decoder38.vhd
    Info (12022): Found design unit 1: decoder38-rtl File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/decoder38.vhd Line: 11
    Info (12023): Found entity 1: decoder38 File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/decoder38.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/alu.vhd
    Info (12022): Found design unit 1: ALU-structural File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/ALU.vhd Line: 16
    Info (12023): Found entity 1: ALU File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/ALU.vhd Line: 5
Info (12127): Elaborating entity "toplvl" for the top level hierarchy
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:datapath_unit" File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/toplvl.vhd Line: 63
Info (12128): Elaborating entity "nBitRegister" for hierarchy "datapath:datapath_unit|nBitRegister:pcReg" File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/datapath.vhd Line: 130
Warning (10036): Verilog HDL or VHDL warning at nbitregister.vhd(14): object "int_notValue" assigned a value but never read File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nbitregister.vhd Line: 14
Info (12128): Elaborating entity "enARdFF_2" for hierarchy "datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:0:b" File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nbitregister.vhd Line: 28
Info (12128): Elaborating entity "instruction_memory" for hierarchy "datapath:datapath_unit|instruction_memory:instruction_mem" File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/datapath.vhd Line: 146
Info (12128): Elaborating entity "nBitAdderSubtractor" for hierarchy "datapath:datapath_unit|nBitAdderSubtractor:pcAdd" File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/datapath.vhd Line: 160
Info (12128): Elaborating entity "oneBitAdderSubtractor" for hierarchy "datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:add_0" File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nBitAdderSubtractor.vhd Line: 29
Info (12128): Elaborating entity "nbitmux21" for hierarchy "datapath:datapath_unit|nbitmux21:branchMux" File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/datapath.vhd Line: 186
Info (12128): Elaborating entity "mux21" for hierarchy "datapath:datapath_unit|nbitmux21:branchMux|mux21:\muxloop:0:mux_n" File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nbitmux21.vhd Line: 19
Info (12128): Elaborating entity "nbitmux21" for hierarchy "datapath:datapath_unit|nbitmux21:writeReg_mux" File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/datapath.vhd Line: 206
Info (12128): Elaborating entity "RegFile" for hierarchy "datapath:datapath_unit|RegFile:reg_file" File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/datapath.vhd Line: 224
Info (12128): Elaborating entity "decoder38" for hierarchy "datapath:datapath_unit|RegFile:reg_file|decoder38:decoder" File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/RegFile.vhd Line: 51
Info (12128): Elaborating entity "nbitmux81" for hierarchy "datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1" File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/RegFile.vhd Line: 82
Info (12128): Elaborating entity "nbitmux41" for hierarchy "datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1" File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nbitmux81.vhd Line: 24
Info (12128): Elaborating entity "mux41" for hierarchy "datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:0:mux_n" File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nbitmux41.vhd Line: 20
Info (12128): Elaborating entity "ALU" for hierarchy "datapath:datapath_unit|ALU:mips_alu" File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/datapath.vhd Line: 272
Info (12128): Elaborating entity "oneBitALU" for hierarchy "datapath:datapath_unit|ALU:mips_alu|oneBitALU:ALU_LSB" File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/ALU.vhd Line: 33
Info (12128): Elaborating entity "dataMem" for hierarchy "datapath:datapath_unit|dataMem:data_mem" File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/datapath.vhd Line: 285
Info (12128): Elaborating entity "control" for hierarchy "control:control_unit" File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/toplvl.vhd Line: 82
Info (12128): Elaborating entity "controlLogicUnit" for hierarchy "control:control_unit|controlLogicUnit:control_unit" File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/control.vhd Line: 50
Info (12128): Elaborating entity "ALU_control" for hierarchy "control:control_unit|ALU_control:alu_control_path" File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/control.vhd Line: 65
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "datapath:datapath_unit|dataMem:data_mem|mem" is uninferred due to asynchronous read logic File: C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/dataMem.vhd Line: 17
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 14694 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 14657 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4919 megabytes
    Info: Processing ended: Fri Jun 27 22:45:33 2025
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:25


