INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Bryce/Lab2a/Lab2a.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Bryce/Lab2a/Lab2a.srcs/sim_4/new/logical.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Bryce/Lab2a/Lab2a.srcs/sim_5/new/shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
