[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ACSL-6210-00RE production of BROADCOM LIMITED from the text:Data Sheet\nBroadcom AV02-0235EN\nAugust 21, 2018Description\nThe Broadcom® ACSL-6xx0 are t ruly isolated, \nmulti-channel and bi-directional, high-speed optocouplers. \nIntegration of multi ple optocouplers in monolithic form is \nachieved through patented p rocess technology. These \ndevices provide full duplex and  bidirectional isolated data \ntransfer and communication ca pability in compact surface \nmount packages. Available in the 15-Mbd speed option and \nwide supply voltage range.\nThese high channel density ma ke them ideally suited to \nisolating data conversion devices, parallel buses and \nperipheral interfaces.\nThey are available in 8-pin a nd 16–pin narrow-body SOIC \npackage and are specified ov er the temperature range of \n–40°C to +100°C.Features\n\uf06eAvailable in dual, triple and quad channel configurations\n\uf06eBi-directional\n\uf06eWide supply voltage range: 3.0V to 5.5V\n\uf06eHigh-speed: 15 MBd typical, 10 MBd minimum\n\uf06e10kV/µs minimum Common Mo de Rejection (CMR) at \nVcm = 1000V\n\uf06eLSTTL/TTL compatible\n\uf06eSafety and regulatory approvals\n– 2500 Vrms for 1 min. per UL1577\n– cUL (CSA Component Acceptance Notice 5A)\n– IEC/EN/DIN EN 60747-5-5\n\uf06e16-pin narrow-body SOIC package for triple and quad \nchannels\n\uf06e–40°C to 100°C temperature range\nApplications\n\uf06eSerial Peripheral Interface (SPI)\n\uf06eInter-Inte grated Interface (I2C)\n\uf06eFull duplex communication\n\uf06eIsolated line receiver\n\uf06eMicroprocessor system interfaces\n\uf06eDigital isolation for A /D and D/A conversion\n\uf06eInstrument input/output isolation\n\uf06eGround loop elimination\nCAUTION! Take normal static pre cautions in handling and assembly of this  component to prevent damage, degradation, \nor both that may be induced by ESD. The components featured in this data sheet are not to be used in military \nor aerospace applications or environments.ACSL-6xx0\nMulti-Channel and Bi-Directional, 15 MBd \nDigital Logic Gate Optocoupler\nBroadcom AV02-0235EN\n2ACSL-6xx0  Data Sheet Multi-Channel and Bi-Directional, 15 MBd Digital Logic Gate Opt ocoupler\nDevice Selection Guide\nOrdering Information\nACSL-6xx0 is UL Recognized with 2500 Vrms for 1 minute per UL1577 and is approved under CSA Component Ac ceptance \nNotice #5, File CA 88324.\nTo order, choose a part number from the Part Number column and combine it with the desi red option from the RoHS \nCompliant column to f orm an order entry.\nExample 1:\nACSL-6210-56RE refers to ordering a surface mount SO-8 package in tape and reel packa ging with IEC/EN/DIN EN \n60747-5-5 Safety Approval in RoHS compliant.\nExample 2:\nACSL-6400-00TE refers to ordering a surface mount SO-16 package  product in tube packaging and in RoHS compliant.\nPin Description Truth TableDevice Number Channel Configuration Package\nACSL-6210 Dual, Bi-Directional `8-pin Small Outline\nACSL-6300 Triple, All-in-One 16-pin Small Outline\nACSL-6310 Triple, Bi-Directional, 2/1 16-pin Small Outline\nACSL-6400 Quad, All-in-One 16-pin Small Outline\nACSL-6410 Quad, Bi-Directional, 3/1 16-pin Small Outline\nACSL-6420 Quad, Bi-Directional, 2/2 16-pin Small Outline\nPart NumberRoHS \nComplianta\na. The ACSL-6xx0 product family i s only offered in RoHS complian t option.Package Surface Mount Tape and ReelIEC/EN/DIN EN \n60747-5-5 Quantity\nACSL-6210 -00RE SO-8 X 100 per tube\n-06RE SO-8 X X 100 per tube-50RE SO-8 X X 1500 per reel\n-56RE SO-8 X X X 1500 per reel\nACSL-6300\nACSL-6310\nACSL-6400\nACSL-6410ACSL-6420-00TE SO-16 X 50 per tube\n-06TE SO-16 X X 50 per tube\n-50TE SO-16 X X 1000 per reel\n-56TE SO-16 X X X 1000 per reel\nSymbol Description Symbol Description LED Output\nVDD1 Power Supply 1 GND1 Power Supply Ground 1 ON L\nVDD2 Power Supply 2 GND2 Power Supply Ground 2 OFF H\nANODEx LED Anode NC Not Connected\nCATHODExLED Cathode VOX Output Signal\nBroadcom AV02-0235EN\n3ACSL-6xx0  Data Sheet Multi-Channel and Bi-Directional, 15 MBd Digital Logic Gate Opt ocoupler\nFunctional Diagrams\nFigure 1:  ACSL-6210 – Dual-Ch, Bi-Dir Figur e 2:  ACSL-6300 – Tr iple-Ch, All-in-One\n1\n23\n48\n7\n6\n5\nACSL-6210ANODE 1\nVDD2\nV02\nGND 2\nCATHODE 1GND 1\nCATHODE 2\nV01\nVDD1\nANODE 21\n8GND\nACSL-6300916\nVDD\nV01\nV02\nV03\nNC\nVDD\nGNDANODE 1\nCATHOD E1\nANODE 2\nCATHOD E2\nANODE 3\nCATHOD E3\nNC\nNC\nFigure 3:  ACSL-6310 – Triple-Ch, Bi-Dir (2/1) Figure 4:  ACSL-6 400 – Quad-Ch, All-in-One\nACSL-6310916 GND 1\nNC\nV03\nVDD1\nANODE 1\nCATHOD E1\nANODE 2\nCATHOD E2NC\nNC\nANODE 3\nCATHODE 3\nVDD2\nV01\nV02\nGND 21\n81\n8\nACSL-6400916 ANODE 1\nCATHOD E1\nANODE 2\nCATHOD E2\nANODE 3\nCATHOD E3\nANODE 4\nCATHOD E4GND\nVDD\nV01\nV02\nV03\nV04\nVDD\nGND\nFigure 5:  ACSL-6410 – Quad-Ch, B i-Dir (3/1) Figure 6:  ACSL-642 0 – Quad-Ch, Bi-Dir (2/2)\nA 0.1-µF bypass capacitor must be connected as close as possibl e between the power supply  pins, VDD and GND, VDD1 \nand GND1, VDD2 and GND2.1\n8\nACSL-6410916GND 1\nCATHOD E1\nV04\nVDD1\nANODE 1\nCATHOD E2\nANODE 2\nCATHOD E3\nANODE 3CATHODE 4\nANODE 4\nGND 2\nV01\nV02\nV03\nVDD2\nGND 21\n8\nACSL-6420916\nANODE 1\nCATHOD E1\nANODE 2\nCATHOD E2ANODE 3\nCATHODE 3ANODE 4\nCATHODE 4GND 1\nV04\nV03\nVDD1\nVDD2\nV01\nV02\nGND 2\nBroadcom AV02-0235EN\n4ACSL-6xx0  Data Sheet Multi-Channel and Bi-Directional, 15 MBd Digital Logic Gate Opt ocoupler\nSchematic Diagrams\nThe ACSL-6xx0 series optoc ouplers feature the GaAsP \nLEDs with proprietary back emission design. They offer the \ndesigner a broad range of input drive current, from 7 mA to 15 mA, thus providi ng greater flexibilit y in designing the \ndrive circuit.\nThe output detector integrated circuit (IC) in the optocoupler \nconsists of a photodiode at the input of a two-stage amplifier \nthat provides both high gain and high bandwidth. The secondary amplifier stage of t he detector IC feeds into an \nopen collector Schott ky-clamped transistor. \nThe entire output circu it is electrically shielded so that any \ncommon-mode transient capacitively coupled from the LED \nside of the optocoupler is div erted from the photodiode to \nground. With this electric sh ield, the opto coupler can \nwithstand transients that slopes up to 10,000V/µs, and \namplitudes up to 1000V. \nFigure 7:  ACSL-6210 – Dual-Ch, Bi-Dir Figur e 8:  ACSL-6300 – Tr iple-Ch, All-in-One\nShieldGND2\nCATHODE14\n567\nVDD2\nANODE2Vo2Shield1\n2ANODE1\n38GND1\nCATHODE2\nVDD1Vo116\nShield1\n215\n14ANODE1\nCATHODE1VDDGND\nVo1\nShield3\n413\nCATHODE2ANODE2Vo2\nShield5\n612\n10\n9CATHODE3ANODE3\nVDD\nGNDVo3\nFigure 9:  ACSL-6310 – Tr iple-Ch, Bi-Dir (2/1)\nShield1\n3ANODE3\n414GND1\nVDD1Vo3CATHODE313\nShield5\n612\n11ANODE1\nCATHODE1VDD2\nVo1\nShield7\n810\n9CATHODE2ANODE2\nGND2Vo2\nBroadcom AV02-0235EN\n5ACSL-6xx0  Data Sheet Multi-Channel and Bi-Directional, 15 MBd Digital Logic Gate Opt ocoupler\nSchematic Diagrams, continued\nFigure 10:  ACSL-6400 - Quad-Ch, All-in-One Figure 11:  ACSL-641 0 - Quad-Ch, Bi-Dir (3/1)\nShield1\n216\n15\n14ANODE1\nCATHODE1VDDGND\nVo1\nShield3\n413\nCATHODE2ANODE2Vo2\nShield5\n612\nCATHODE3ANODE3Vo3\nShield7\n811\n10\n9CATHODE4ANODE4\nVDD\nGNDVo4Shield13GND2\nVo1\nShield12\nVo2\nShield11\n10\n9VDD2\nGND2Vo34ANODE1\n65\nANODE2CATHODE2\n87\nANODE3CATHODE314Shield1\n2\n3GND1\nCATHODE1\nVDD1Vo4 ANODE415CATHODE416\nBroadcom AV02-0235EN\n6ACSL-6xx0  Data Sheet Multi-Channel and Bi-Directional, 15 MBd Digital Logic Gate Opt ocoupler\nSchematic Diagrams, continued\nFigure 12:  ACSL-6420 - Q uad-Ch, Bi-Dir (2/2)\nShield\n21GND1\nVo4\nShield\n43\nVDD1Vo314\n13ANODE3\nCATHODE316\n15ANODE4\nCATHODE4\nShield5\n612\n11ANODE1\nCATHODE1VDD2\nVo1\nShield7\n810\n9CATHODE2ANODE2\nGND2Vo2\nBroadcom AV02-0235EN\n7ACSL-6xx0  Data Sheet Multi-Channel and Bi-Directional, 15 MBd Digital Logic Gate Opt ocoupler\nPackage Outline Drawings\nFigure 13:  ACSL-6210 Sma ll Outline SO-8 Package\n87 65\n4 3 2 10.228 (5.80)\n0.244 (6.20)0.189 (4.80)\n0.197 (5.00)\n0.150 (3.80)\n0.157 (4.00)\n0.013 (0.33)0.020 (0.51)\n0.040 (1.016)0.060 (1.524)0.004 (0.10)0.010 (0.25)\n0.054 (1.37)0.069 (1.75)x 45q\nDIMENSIONS: INCHES (MILLIMETERS)MIN\nMAX0.286 (7.27)\n0.085 (2.16)\n0.025 (0.64 )LAND PATTERN RECOMMENDATION\n0.010 (0.25)\n0.020 (0.50) 0.008 (0.19)0.010 (0.25)\n0q \n8q\n0.016 (0.40)\n0.050 (1.27)YYWWNNNNDEVICE PART NUMBER\nA\n•\nEEE\nLOT IDLEAD FREEAVAGO\nDATE CODE\nBroadcom AV02-0235EN\n8ACSL-6xx0  Data Sheet Multi-Channel and Bi-Directional, 15 MBd Digital Logic Gate Opt ocoupler\nPackage Outline Drawings, continued\nFigure 14:  ACSL-6300, ACSL-63 10, ACSL-6400, ACSL-6410 and ACSL -6420 Small Outline SO-16 Package\nReflow Soldering Profile\nThe recommended reflow soldering c onditions are pe r JEDEC Stand ard J-STD-020 (latest revision). Use non-halide flux.\nRegulatory Information\nTable 1:  Insulation and Safe ty Related Specifications\nParameter Symbol Value Units Conditions\nMinimum External Air Gap \n(Clearance)L(I01) 4.9 mm Measured from input terminals to output terminals, \nshortest distance through air\nMinimum External Tracking \n(Creepage)L(I02) 4.5 mm Measured from input terminals to output terminals, \nshortest distance path through body\nMinimum Internal Plastic Gap \n(Internal Clearance)0.08 mm Insulation thickness betw een emitter and detector; also \nknown as distance through insulation\nTracking Resistance (Comparative \nTracking Index)CTI 175 Volts DIN IEC 112/VDE0303 Part 1\nIsolation Group IIIa Material Group  (DIN VDE 0110, 1/89, Table 1)0.228 (5.791)\n0.244 (6.197)0.386 (9.802)\n0.394 (9.999)\n0.152 (3.861)0.157 (3.988)\n0.013 (0.330)\n0.020 (0.508)\n0.040 (1.016)\n0.060 (1.524)0.050 (1.270)0.060 (1.524)0.054 (1.372)0.068 (1.727)\n0.004 (0.102)0.010 (0.249)0.016 (0.406)0.050 (1.270)0.010 (0.245)0.020 (0.508)\n0.008 (0.191)0.010 (0.249)x 45\nq\n0 - 8q TYP.\nDIMENSIONS: INCHES (MILLIMETERS)MIN\nMAX0.286 (7.27)\n0.085 (2.16)\n0.025 (0.64 )LAND PATTERN RECOMMENDATION\nYYWWNNNNDEVICE PART\nNUMBER A\n•\nEEE LOT IDLEAD FREEAVAGO\nDATE CODE\n1 8\nBroadcom AV02-0235EN\n9ACSL-6xx0  Data Sheet Multi-Channel and Bi-Directional, 15 MBd Digital Logic Gate Opt ocoupler\nFigure 15:  PS and IS on Ambient Temperature\nNOTE: This optocoupler is suitable for safe electrical isolation only  within the safety limit data.  Maintenance of the safety \ndata shall be ensured by me ans of protective circuits.Table 2:  IEC/EN/DIN EN 60747- 5-5 Insulation Characteristicsa (Option x6xx)\na. Refer to the optocoupler section of the Isolation and Control  Components Designer’s Catalog, under Product Safety Regulation s section (IEC/\nEN/DIN EN 60747-5-5) for a detailed description of Method a and  Method b partial discharge test profiles.Description Symbol Characteristic Units\nInstallation classification  per DIN VDE 0110, Table 1\nfor rated mains voltage ≤ 150 Vrms I – IV\nfor rated mains voltage ≤ 300 Vrms I – III\nClimatic Classification 40/100/21\nPollution Degree (DIN VDE 0110/39) 2\nMaximum Working Insulation Voltage VIORM 567 Vpeak\nInput to Output Test  Voltage, Method ba\nVIORM  × 1.875 = VPR, 100% Production Test with tm = 1 sec,ond Partial discharge < 5 pCVPR 1063 Vpeak\nInput to Output Test  Voltage, Method aa \nVIORM  × 1.6 = VPR, Type and Sample Test, tm = 10 seconds, Parti al discharge < 5 pCVPR 907 Vpeak\nHighest Allowable Overvoltage  (Transient Overvoltage tini = 60 seconds) VIOTM 4000 Vpeak\nSafety-limiting values – maximum  values allowed in the event of  a failure.\nCase Temperature TS 175 °C\nInput Currentb\nb. See Figure 15  for dependence of PS and IS on ambient temperature.IS, INPUT 150 mA\nOutput Powerb PS, OUTPUT 600 mW\nInsulation Resi stance at TS, VIO = 500 V RS >109 Ω\nTs-Case Temperature,°COutput Power-Ps \nInput Power-lp700\n600500400300200100\n0\n0 200 50 25 75 100 125 150 175Is (mA)\nPs (mW)\nBroadcom AV02-0235EN\n10ACSL-6xx0  Data Sheet Multi-Channel and Bi-Directional, 15 MBd Digital Logic Gate Opt ocoupler\nAbsolute Maximum Ratings\nRecommended Operating Conditions\nFigure 16:  PI vs. Ambient TemperatureParameter Symbol Min. Max. Units\nStorage Temperature Ts –55 125 °C\nOperating Temperature TA –40 100 °C\nSupply Voltage (1 Minute Maximum) VDD1, VDD2 —7 V\nReverse Input Voltage (Per Channel) VR —5 V\nOutput Voltage (Per Channel) VO —7 V\nAverage Forward Input Currenta (Per Channel)\na. Peaking circuits may produce transient input currents up to 5 0 mA, 50 ns maximum pulse width, provided average current does not exceed \nits maximum values.IF —1 5 m A\nOutput Current (Per Channel) IO —5 0 m A\nInput Power Dissipationb (Per Channel)\nb. Derate total package power dissipation, PT linearly above +95°C free-air temperature at a rate of 1.57 mW /°C for the SO8 package mounted \non low conductivity board per JESD 51-3. Derate total package p ower dissipation, PT linearly above +80°C free-air temperature at a rate of \n1.59 mW/°C for the SO16 package mounted on low conductivity boa rd per JESD 51-3. PT = number of channels multiplied by (PI + PO).PI —2 7 m W\nOutput Power Dissipationb (Per Channel) PO —6 5 m W\nParameter Symbol Min. Max. Units\nOperating Temperature TA –40 100 °C\nInput Current, Low Levela\na. The off condition can be guaranteed by ensuring that VFL ≤ 0. 8V.IFL 02 5 0 µ A\nInput Current, High Levelb\nb. The initial switching threshold is 7 mA or less. It is recomm ended that minimum 8 mA be used for best performance and to per mit guardband \nfor LED degradation.IFH 71 5 m A\nSupply Voltage VDD1, VDD2 3.0 5.5 V\nFan Out (at RL = 1 kΩ) N — 5 TTL Loads\nOutput Pull-up Resistor RL 330 4k Ω\n0102030405060708090100\n0 20 40 60 80 100 120\nTA - Ambient Temperature - qCPT - Total Power Dissipation\nper channel - mW\n   so-16 package\n   so-8  package\nBroadcom AV02-0235EN\n11ACSL-6xx0  Data Sheet Multi-Channel and Bi-Directional, 15 MBd Digital Logic Gate Opt ocoupler\nElectrical Specifications\nOver recommended operating range (3.0V ≤ VDD1 ≤ 3.6V, 3.0V ≤ VDD2 ≤ 3.6V, TA =–40°C to +100°C) unless otherwise \nspecified. All typical specifications are at TA = +25°C, VDD1 = VDD2 = +3.3V.\nSwitching Specifications\nOver recommended operating range (3.0V ≤ VDD1 ≤ 3.6V, 3.0V ≤ VDD2 ≤ 3.6V, IF = 8.0mA, TA = –40°C to +100°C) unless \notherwise specified. All typi cal specificat ions are at TA = +25°C, VDD1 = VDD2 = +3.3V.Parameter Symbol Min. Typ. Max. Units Test Conditions\nInput Threshold Current ITH —2 . 7 7 . 0 m A IOL(Sinking)  = 13 mA, VO = 0.6V\nHigh Level Output Current IOH — 4.7 100.0 µA IF = 250 µA, VO = 3.3V\nLow Level Output Voltage VOL —0 . 3 6 0 . 6 8 V IOL(Sinking) = 13 mA, IF = 7mA\nHigh Level Supply Current \n(per channel)IDDH —3 . 2 5 . 0 m A IF = 0 mA\nLow Level Supply Current \n(per channel)IDDL —4 . 6 7 . 5 m A IF = 10 mA\nInput Forward Voltage VF 1.25 1.52 1.80 V IF = 10 mA, TA = 25°C\nInput Reverse Breakdown \nVoltageBVR 5.0 — — V IR = 10 µA\nInput Diode Temperature \nCoefficient\uf044VF/\uf044TA — – 1 . 8 — m V / ° C IF = 10 mA\nInput Capacitance CIN — 80 — pF f = 1 MHz, VF = 0V\nParameter Symbol Min. Typ. Max. Units Test Conditions\nMaximum Data Rate 10 15 — MBd RL = 350Ω, CL = 15 pF\nPulse Width tPW 100 — ns RL = 350Ω, CL = 15 pF\nPropagation Delay Time to Logic \nHigh Output Levela\na. tPLH is measured from the 4.0 mA level on the falling edge of the i nput pulse to the 1.5V level on the rising edge of the output p ulse.tPLH —5 2 1 0 0 n s RL = 350Ω, CL = 15 pF\nPropagation Delay Time to Logic \nLow Output Levelb\nb. tPHL is measured from the 4.0 mA lev el on the rising edge of the in put pulse to the 1.5V level on the falling edge of the output p ulse.tPHL —4 4 1 0 0 n s RL = 350Ω, CL = 15 pF\nPulse Width Distortion |tPHL – tPLH| |PWD| — 8 35 ns RL = 350Ω, CL = 15 pF\nPropagation Delay Skewc\nc. tPSK is equal to the worst case difference in tPHL and/or tPLH that will be seen between units at any given temperature and s pecified test \nconditions.tPSK — — 40 ns RL = 350Ω, CL = 15 pF\nOutput Rise Time (10–90%) tR —3 5—n s RL = 350Ω, CL = 15 pF\nOutput Fall Time (10–90%) tF —1 2—n s RL = 350Ω, CL = 15 pF\nLogic High Common Mode \nTransient Immunityd\nd. CMH is the maximum common mode voltage slew rate that can be susta ined while maintaining VO > 2.0V. CML is the maximum common \nmode voltage slew rate that can be sustained while maintaining VO < 0.8V. The common mode voltage slew rates apply to both risin g and \nfalling common mode voltage edges|CMH|1 0 — —k V / µ s Vcm = 1000V, IF = 0 mA, VO = \n2.0V, RL = 350Ω, TA = 25°C\nLogic Low Common Mode \nTransient Immunityd|CML|1 0 — —k V / µ s Vcm = 1000V, IF = 8 mA, VO = \n0.8V, RL = 350Ω, TA = 25°C\nBroadcom AV02-0235EN\n12ACSL-6xx0  Data Sheet Multi-Channel and Bi-Directional, 15 MBd Digital Logic Gate Opt ocoupler\nElectrical Specifications\nOver recommended operating range (4.5V ≤ VDD1 ≤ 5.5V, 4.5V ≤ VDD2 ≤ 5.5V, TA = –40°C to +100°C) unless otherwise \nspecified. All typical specifications are at TA = +25°C, VDD1 = VDD2 = +5.0V.\nSwitching Specifications\nOver recommended operating range (4.5V ≤ VDD1 ≤ 5.5V, 4.5V ≤ VDD2 ≤ 5.5V, IF = 8.0 mA, TA  = –40°C to +100°C) unless \notherwise specified. All typi cal specificat ions are at TA = +25°C, VDD1 = VDD2 = +5.0V.Parameter Symbol Min. Typ. Max. Units Test Conditions\nInput Threshold Current ITH —2 . 7 7 . 0 m A IOL(Sinking)  = 13 mA, VO = 0.6V\nHigh Level Output Current IOH — 3.8 100.0 µA IF = 250 µA, VO= 5.5V\nLow Level Output Voltage VOL — 0.36 0.6 V IOL(Sinking) = 13 mA, IF = 7 mA\nHigh Level Supply Current \n(per channel)IDDH —4 . 3 7 . 5 m A IF = 0 mA\nLow Level Supply Current \n(per channel)IDDL —5 . 8 1 0 . 5 m A IF = 10 mA\nInput Forward Voltage VF 1.25 1.52 1.8 V IF = 10 mA, TA = 25°C\nInput Reverse Breakdown \nVoltageBVR 5.0 — — V IR = 10 µA\nInput Diode Temperature \nCoefficient\uf044VF/\uf044TA —– 1 . 8— m V / ° C IF = 10 mA\nInput Capacitance CIN — 80 — pF f = 1 MHz, VF = 0V\nParameter Symbol Min. Typ. Max. Units Test Conditions\nMaximum Data Rate 10 15 — MBd RL = 350Ω, CL =15 pF\nPulse Width tPW 100 — — ns RL = 350Ω, CL =15 pF\nPropagation Delay Time to Logic \nHigh Output Levela\na. tPLH is measured from the 4.0 mA level on the falling edge of the i nput pulse to the 1.5V level on the rising edge of the output p ulse.tPLH —4 6 1 0 0 n s RL = 350Ω, CL =15 pF\nPropagation Delay Time to Logic \nLow Output Levelb\nb. tPHL is measured from the 4.0 mA lev el on the rising edge of the in put pulse to the 1.5V level on the falling edge of the output p ulse.tPHL —4 3 1 0 0 n s RL = 350Ω, CL =15 pF\nPulse Width Distortion |tPHL – tPLH| |PWD| — 5 35 ns RL = 350Ω, CL =15 pF\nPropagation Delay Skewc\nc. tPSK is equal to the worst case difference in tPHL and/or tPLH that  will be seen between units at any  given temperature and specif ied test \nconditions.tPSK — — 40 ns RL = 350Ω, CL =15 pF\nOutput Rise Time (10–90%) tR —3 0—n s RL = 350Ω, CL =15 pF\nOutput Fall Time (10–90%) tF —1 2—n s RL = 350Ω, CL =15 pF\nLogic High Common Mode \nTransient Immunityd\nd. CMH is the maximum common mode voltage slew rate that can be susta ined while maintaining VO > 2.0V. CML is the maximum common \nmode voltage slew rate that can be sustained while maintaining VO < 0.8V. The common mode voltage slew rates apply to both risin g and \nfalling common mode voltage edges.|CMH|1 0 — —k V / µ s Vcm = 1000V, IF = 0 mA, VO = \n2.0V, RL = 350Ω, TA = 25°C\nLogic Low Common Mode \nTransient Immunityd|CML|1 0 — —k V / µ s Vcm = 1000V, IF = 8 mA, VO = \n0.8V, RL = 350Ω, TA = 25°C\nBroadcom AV02-0235EN\n13ACSL-6xx0  Data Sheet Multi-Channel and Bi-Directional, 15 MBd Digital Logic Gate Opt ocoupler\nPackage Characteristics\nAll specifications are at TA = +25°C.\nParameter Symbol Min. Typ. Max. Units Test Conditions\nInput-Output Momentary Withstand \nVoltagea\na. The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-outpu t continuous \nvoltage rating. For the continuous voltage rating, refer to you r equipment level safety specific ation or Broadcom Application Note 1074, \nOptocoupler Input-Output Endurance Voltage .SO8 VISO 2500 — — VRMS RH 50%, t = 1 min.\nSO16 VISO 2500 — — RH 50%, t = 1 min.\nInput-Output Resistanceb\nb. Measured between each input pair shorted together and all out put connections for that channel shorted together.SO8 RI-O 1091011 —Ω VI-O = 500V DC\nSO16 RI-O 1091011 —VI-O = 500V DC\nInput-Output Capacitanceb SO8 CI-O — 0.7 — pF f = 1 MHz\nSO16 CI-O — 0.7 — f = 1 MHz\nInput-Input Insulation Leakage \nCurrentc\nc. Measured between inputs with the LED anode and cathode shorte d together.SO8 II-I — 0.005 — µA RH 45%, t = 5s, VI-I = 500V\nSO16 II-I — 0.005 — RH 45%, t = 5s, VI-I = 500V\nInput-Input Resistancec SO8 RI-I — 1011 — Ω RH 45%, t = 5s, VI-I = 500V\nSO16 RI-I — 1011 — RH 45%, t = 5s, VI-I = 500V\nInput-Input Capacitance[c SO8 CI-I — 0.1 — pF f = 1 MHz\nSO16 CI-I — 0.12 — f = 1 MHz\nBroadcom AV02-0235EN\n14ACSL-6xx0  Data Sheet Multi-Channel and Bi-Directional, 15 MBd Digital Logic Gate Opt ocoupler\nTypical Performance\nFigure 17:  Typical Input Threshold \nCurrent vs. Temperature for 3.3V \nOperationFigure 18:  Typical Input threshold \nCurrent vs. Temperature for 5V \nOperationFigure 19:  Typical Low Level Output \nCurrent vs. Temperature for 3.3V \nOperation\n0123456\n-60 -40 -20 0 20 40 60 80 100 120TA - TEMPERA TURE - CITH - INPUT THRESHOLD CURRENT - mAVDD = 3.3V\nVO = 0.6V\nRL = 350 :\nRL = 1 K: \nRL = 4 K: \n0123456\n-60 -40 -20 0 20 40 60 80 100 120 TA - TEMPERA TURE - CITH - INPUT THRESHOLD CURRENT - mAVDD = 5.0V\nVO = 0.6V\nRL = 350 : \nRL = 1 K: \nRL = 4 K: \n203040506070\n-60 -40 -20 0 20 40 60 80 100 120\n TA - TEMPERA TURE - CIOL - LOW LEVEL OUTPUT CURRENT - mAVDD = 3.3V\nVOL = 0.6V\nIF = 7.0 mA\nFigure 20:  Typical Low Level Output \nCurrent vs. Temperature for 5V \nOperationFigure 21:  Typical High Level Output \nCurrent vs. Temperature for 3.3V \nOperationFigure 22:  Typical High Level Output \nCurrent vs. Temperature for 5V \nOperation\n203040506070\n-60 -40 -20 0 20 40 60 80 100 120\nTA - TEMPERA TURE - C IOL- LOW LEVEL OUTPUT CURRENT - mAVDD = 5.0V\nVOL = 0.6V\nIF = 7.0 mAIF = 10 mA\n051015\n-60 -40 -20 0 20 40 60 80 100 120\nTA - TEMPERATURE - C  IOH- HIGH LEVEL OU TPUT CURRENT - μA  VO = 3.3V\nIF = 250 μAVDD = 3.3V\n051015\n-60 -40 -20 0 20 40 60 80 100 120\nTA - TEMPERATURE - C IOH- HIGH LEVEL OUTPUT CURRENT - μA  VDD = 5.0V\nVO = 5.0V\nIF = 250 μA\nFigure 23:  Typical Low Level Output \nVoltage vs. Temperature for 3.3V OperationFigure 24:  Typical Low Level Output \nVoltage vs. Temperature for 5V OperationFigure 25:  Typical Supply Current per \nChannel vs. Temperature for 3.3V Operation\n0.00.10.20.30.40.50.60.70.8\n-60 -40 -20 0 20 40 60 80 100 120\nTA - TEMPERA TURE -C  VOL- LOW LEVEL OUTPUT VOLTAGE - VIO = 13 mAVDD = 3.3V\nIF = 7 mA\n0.00.10.20.30.40.50.60.70.8\n-60 -40 -20 0 20 40 60 80 100 120\nTA - TEMPERA TURE -C VOL - LOW LEVEL OUTPUT VOLTAGE - VIO = 13 mAVDD = 5.0V\nIF = 7 mA\n012345678910\n-60 -40 -20 0 20 40 60 80 100 120\nTA - TEMPERATURE -CIDD- SUPPLY CURRENT PER CHANNEL - mAIF = 10 mA\nIF = 0 mAVDD = 3.3V\nIDDL\nIDDH\nBroadcom AV02-0235EN\n15ACSL-6xx0  Data Sheet Multi-Channel and Bi-Directional, 15 MBd Digital Logic Gate Opt ocoupler\nTypical Performance, continued\nFigure 26:  Typical Supply Current per \nChannel vs. Temperature for 5V \nOperationFigure 27:  Typical Input Diode Forward \nCharacteristicsFigure 28:  Typical Propagation Delay \nvs. Temperature for 3.3V Operation\n012345678910\n-60 -40 -20 0 20 40 60 80 100 120 IDD - SUPPLY CURRENT PER CHANNEL - mAIF = 10 mA\nIF = 0 mAVDD = 5.0V\nIDDL\nIDDH\nTA - TEMPERATURE - C 0.0010.010.11101001000\n1.1 1.2 1.3 1.4 1.5 1.6\nVF - FORWARD VOLTAGE - V       I F\n         +\n      V F\n         –TA = 25CIF - FORWARD CURRENT - mA\n0306090120150\n-60 -40 -20 0 20 40 60 80 100 120\nTA - TEMPERATURE - C \n tPLH, RL = 350:\ntPHL, RL = 350:tP - PROPAGATION DELAY - nsVDD = 3.3V\nIF = 8.0 mA\nFigure 29:  Typical Propagation Delay vs. Temperature f or 5V OperationFigure 30:  Typi cal Pulse Width \nDistortion vs. Temperature for 3.3V \nOperationFigure 31:  Typical Pulse Width \nDistortion vs. Temperature for 5V \nOperation\n0306090120150\n-60 -40 -20 0 20 40 60 80 100 120  \n tPLH, RL = 350:\ntPHL, RL = 350:VDD = 5.0V\nIF = 8.0 mAtP - PROPAGATION DELAY - ns\nTA - TEMPERATURE - C 010203040\n-60 -40 -20 0 20 40 60 80 100 120 RL = 350:VDD = 3.3V\nIF = 8.0 mAPWD - PULSE WIDTH DISTORTION - ns\nTA - TEMPERATURE - C 010203040\n-60 -40 -20 0 20 40 60 80 100 120 RL = 350:VDD = 5.0V\nIF = 8.0 mAPWD - PULSE WIDTH DISTORTION - ns\nTA - TEMPERATURE - C \nBroadcom AV02-0235EN\n16ACSL-6xx0  Data Sheet Multi-Channel and Bi-Directional, 15 MBd Digital Logic Gate Opt ocoupler\nTest Circuits\nFigure 32:  Test Circuit for tPHL. tPLH, tF, and tR\nFigure 33:  Test Circuit for Common Mode Transient Immunity and  Typical Waveforms1\n23\n48\n7\n6\n51\n23\n48\n7\n6\n5\nPULSE GEN.\nZo = 50 \ntf = tr = 5nsINPUT\nMONITORING\nNODE\nIFCL*RL0.1F\nBYPASS\n*CL IS APPROXIMATELY 15 pF WHICH\nINCLUDES PROBE AND STRAY WIRING\nCAPACITANCE3.3V or 5V ACSL-6210\ntPHL tPLHINPUT\nIF\nOUTPUT\nVo1.5VIF = 4.0 mAIF = 8.0 mA\n10% 10%90% 90%OUTPUT Vo\nMONITORING\nNODE\ntF tR\nOUTPUT Vo\nMONITORING\nNODERL\n0.1F\nBYPASS3.3V or 5VACSL-6400 IF\n1\n8 916 1\n8 916\nPULSE GEN.\nZo = 50 VFFAB\n+_\nVcm\nVo\nVoCMHSWITCH AT POSITION "A":  I F = 0 mA\nVo (min.)\nCMLVo (max.)Vcm (peak)\nSWITCH AT POSITION "B":  I F = 8 mA0 V\n5 V\n0.5 V\nACSL-6xx0  Data Sheet Multi-Channel and Bi-Directional, 15 MBd Digital Logic Gate Opt ocoupler\nBroadcom AV02-0235EN\n17Application Information\nON and OFF Conditions\nThe ACSL-6xx0 series has the ON condition defined by \ncurrent, and the OFF condit ion defined by voltage. To \nguarantee that the optocoupler is OFF, the forward voltage \nacross the LED must be less t han or equal to 0.8V for the \nentire operating temperatur e range. This has direct \nimplications for the input drive  circuit. If the design uses a \nTTL gate to drive the input LED, then one has to ensure that \nthe gate output voltage is suf ficient to cau se the forward \nvoltage to be less than 0.8V. Th e typical threshold current \nfor the ACSL6xx0 series optocouplers is 2.7 mA; however, \nthis threshold could increase over time due to the aging effects of the LED. Drive circu it arrangements must provide \nfor the ON state LED  forward current of at least 7 mA, or \nmore if faster operation is desired.\nMaximum Input Current and Reverse \nVoltage\nThe average forward input current should not exceed the \n15-mA Absolute Max imum Rating as stated; however, \npeaking circuits with transient input currents up to 50 mA are allowed provided the average current does not exceed 15 mA. If the input current maximum rating is exceeded, the \nlocal temperature of the LED c an rise, which in turn may \naffect the long-term reliability of the device. When designing \nthe input circuit, one must also ensure that the input reverse voltage does not exceed 5V. If the optocoupler is subjected \nto reverse voltage t ransients or accidenta l situations that \nmay cause a reverse voltage to be applied, thus an anti-parallel diode across  the LED is recommended. \nSuggested Input Circuits for Driving the \nLED\nFigure 34 , Figure 35 , and Figure 36  show some of the \nseveral techniqu es for driving th e ACSL-6xx0 LED. \nFigure 34  shows the recommended circuit when using any \ntype of TTL gate. The buffer PNP transistor allows the circuit \nto be used with TTL or CMOS gates that have low sinking \ncurrent capability. One advantage  of this circuit is that there  \nis very little varia tion in power supply current due to the \nswitching of the optocoupler L ED. This can be important in \nhigh-resolution analog-to-di gital (A/D) systems where \nground loop currents due to the  switching of the LEDs can \ncause distortion in  the A/D output. \nFigure 34:  TTL Interface Circuit for the ACSL-6xx0\n\nACSL-6xx0  Data Sheet Multi-Channel and Bi-Directional, 15 MBd Digital Logic Gate Opt ocoupler\nBroadcom AV02-0235EN\n18With a CMOS gate to drive th e optocoupler, the circuit \nshown in Figure 35  can be used. The diode in parallel to the \ncurrent limiting resistor s peeds the turn-off of the \noptocoupler LED. Any HC or HCT series CMOS gate can be used in this circuit.\nFor high common-mode rejec tion applications, the drive \ncircuit shown in Figure 36  is recommended. In this circuit, \nonly an open-collector TTL, o r an open drain CMOS gate \ncan be used. This circuit drives the optocoupler LED with a \n220Ω current-limiting resistor to ensure that an I\nF of 7 mA is \napplied under worst case conditions and thus guarantee the \n10,000 V/µs optocoupler co mmon mode rejection rating. \nThe designer can obtain even higher common-mode rejection performance than 10, 000 V/µs by driving the LED \nharder than 7mA.\nPhase Relationship to Input\nThe output of the optocoupler is inverted when compared to the input. The input is defined  to be logic HIGH when the \nLED is ON. If there is a design that requires the optocoupler to behave as a non-inverting gate, then the series input\nFigure 35:  CMOS Drive Circuit for the ACSL-6xx0\nFigure 36:  High CMR Drive Circuit for the ACSL-6xx0drive circuit shown in Figure 35  can be used. This input \ndrive circuit has an invertin g function, and because the \noptocoupler also behaves as an  inverter, the total circuit is \nnon-inverting. The shunt d rive circuits shown in Figure 34  \nand Figure 36  will cause the optoco upler to function as an \ninverter.\nCurrent and Voltage Limitations\nThe absolute maximum voltag e allowable at the output \nsupply voltage pin and the  output voltag e pin of the \noptocoupler is 7V. However, the recommended maximum voltage at these two pins is 5.5V. The output sinking current \nshould not exceed 13 mA to make the Low Level Output \nVoltage be less than 0.6V. If t he output voltage is not a \nconsideration, the absolut e maximum current allowed \nthrough the ACSL-6xx0 is 5 0 mA. If the output requires \nswitching either higher current s or voltages, output buffer \nstages as shown in Figure 37  and Figure 38  are suggested.\nFigure 37:  High Voltage Switching with ACSL-6xx0\n\nBroadcom AV02-0235EN\n19ACSL-6xx0  Data Sheet Multi-Channel and Bi-Directional, 15 MBd Digital Logic Gate Opt ocoupler\nFigure 38:  High Voltage and High Current Switching with ACSL-6 xx0\n\nBroadcom, the pulse logo, Connect ing everything, Avago Technolo gies, Avago, and the A logo are among the trademarks \nof Broadcom and/or it s affiliates in the Un ited States, certain  other countries, and/or the EU. \nCopyright © 2015–2018 Broadcom. All Rights Reserved.\nThe term “Broadcom” refers to Broadcom Inc. and/or its subsidia ries. For more information, please visit www.broadcom.com .\nBroadcom reserves the right to ma ke changes without further not ice to any products or data he rein to improve  reliability, \nfunction, or design. Information furnished by Broadcom is belie ved to be accurate and reliable. However, Broadcom does \nnot assume any liability arising out of the application or use of this information, nor the app lication or use of any product or \ncircuit described herein, neither  does it convey any license un der its patent rights nor  the rights of others. \nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n Broadcom Limited:   \n\xa0 ACSL-6210-00R\xa0 ACSL-6210-00RE\xa0 ACSL-6210-06R\xa0 ACSL-6210-06RE\xa0 ACSL-6210-50R\xa0 ACSL-6210-50RE\xa0 ACSL-\n6210-56R\xa0 ACSL-6210-56RE\xa0 ACSL-6300-00TE\xa0 ACSL-6300-06TE\xa0 ACSL-6300-50TE\xa0 ACSL-6300-56TE\xa0 ACSL-6310-\n00TE\xa0 ACSL-6310-06TE\xa0 ACSL-6310-50TE\xa0 ACSL-6310-56TE\xa0 ACSL-6400-00T\xa0 ACSL-6400-00TE\xa0 ACSL-6400-06T\xa0\nACSL-6400-06TE\xa0 ACSL-6400-50T\xa0 ACSL-6400-50TE\xa0 ACSL-6400-56T\xa0 ACSL-6400-56TE\xa0 ACSL-6410-00TE\xa0 ACSL-\n6410-06TE\xa0 ACSL-6410-50TE\xa0 ACSL-6410-56TE\xa0 ACSL-6420-00TE\xa0 ACSL-6420-06TE\n'}]
!==============================================================================!
### Component Summary: ACSL-6210-00RE

#### Key Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (VDD1, VDD2): 3.0V to 5.5V
  - Maximum Supply Voltage (1 Minute): 7V
- **Current Ratings**: 
  - Input Forward Current (IF): 7 mA to 15 mA (maximum 15 mA)
  - Output Current (IO): 50 mA (maximum)
- **Power Consumption**: 
  - Input Power Dissipation (PI): 27 mW (per channel)
  - Output Power Dissipation (PO): 65 mW (per channel)
- **Operating Temperature Range**: 
  - -40°C to +100°C
- **Package Type**: 
  - 8-pin Small Outline (SO-8)
- **Special Features**: 
  - Bi-directional data transfer
  - High-speed operation (15 MBd typical, 10 MBd minimum)
  - 10 kV/µs minimum Common Mode Rejection (CMR) at Vcm = 1000V
  - Safety approvals: 2500 Vrms for 1 minute per UL1577
- **Moisture Sensitive Level (MSL)**: 
  - MSL Level 1 (JEDEC J-STD-020E)

#### Description:
The **ACSL-6210-00RE** is a dual-channel, bi-directional optocoupler designed for high-speed data transfer. It utilizes a patented process technology to integrate multiple optocouplers in a compact monolithic form. This component is capable of full duplex communication, making it suitable for isolating data conversion devices and peripheral interfaces.

#### Typical Applications:
- **Serial Peripheral Interface (SPI)**: Used for communication between microcontrollers and peripherals.
- **Inter-Integrated Circuit (I2C)**: Facilitates communication between integrated circuits.
- **Microprocessor System Interfaces**: Provides isolation between microprocessors and their peripherals.
- **Digital Isolation for A/D and D/A Conversion**: Ensures safe data transfer in analog-to-digital and digital-to-analog conversions.
- **Ground Loop Elimination**: Helps in reducing noise in sensitive electronic systems.

The ACSL-6210-00RE is particularly useful in applications requiring high-speed data transfer with electrical isolation, making it ideal for industrial automation, medical devices, and communication systems.