Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov 14 10:43:51 2019
| Host         : DESKTOP-NM2AVR9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ddrtovga_top_control_sets_placed.rpt
| Design       : ddrtovga_top
| Device       : xc7k325t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1206 |
| Unused register locations in slices containing registers |  1961 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           26 |
|      2 |           25 |
|      3 |           19 |
|      4 |          119 |
|      5 |           39 |
|      6 |          111 |
|      7 |           10 |
|      8 |           45 |
|      9 |           17 |
|     10 |           17 |
|     11 |            8 |
|     12 |           12 |
|     13 |            5 |
|     14 |            5 |
|     15 |            2 |
|    16+ |          746 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5428 |         1595 |
| No           | No                    | Yes                    |             515 |          193 |
| No           | Yes                   | No                     |            1503 |          620 |
| Yes          | No                    | No                     |            2439 |          752 |
| Yes          | No                    | Yes                    |            3817 |         1299 |
| Yes          | Yes                   | No                     |            2065 |          672 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                   Clock Signal                                                   |                                                                                                                                Enable Signal                                                                                                                               |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                        |                1 |              1 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                         |                1 |              1 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_fmc_data_compare/read_req_i_2_n_0                                                                                                                                                                                                     |                1 |              1 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                         | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                         |                1 |              1 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  clk_generate/inst/clk_vga                                                                                       |                                                                                                                                                                                                                                                                            | fifo_data_sample/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                          |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                        |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                        |                1 |              1 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                     | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                         |                1 |              1 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  clk_generate/inst/clk_vga                                                                                       |                                                                                                                                                                                                                                                                            | fifo_data_sample/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/src_in                                                                                                                                                         |                1 |              1 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                     | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                         |                1 |              1 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                     | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                         |                1 |              1 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                        |                1 |              1 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                    | fifo_data_full/read_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_rep__1_0[0]                                                                                        |                1 |              1 |
|  clk_sd_BUFG                                                                                                     |                                                                                                                                                                                                                                                                            | write_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                           |                1 |              2 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | fifo_data_sample/read_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                         |                1 |              2 |
|  BUFGP_INS/O                                                                                                     |                                                                                                                                                                                                                                                                            | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                           |                1 |              2 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                  | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                         |                1 |              2 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                         |                1 |              2 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | fifo_data_sample/read_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_rep_0[3]                                                                                         |                1 |              2 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | fifo_data_sample/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                         |                1 |              2 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                         |                1 |              2 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | fifo_data_full/read_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                           |                1 |              2 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | write_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_rep_0[3]                                                                                                           |                2 |              2 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | write_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                    | write_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_rep_0[0]                                                                                                           |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_sample/read_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                  | fifo_data_sample/read_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_rep_0[0]                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                  | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                         |                2 |              2 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | fifo_data_full/read_fifo_1_i_1_n_0                                                                                                                                                                                                      |                1 |              2 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | sd_read/u_sd_ctrl_top/u_sd_init/rst_n_0                                                                                                                                                                                                 |                1 |              2 |
|  clk_generate/inst/clk_50m                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              2 |
| ~cur_state_reg[6]_i_2_n_0                                                                                        |                                                                                                                                                                                                                                                                            | sd_read/u_sd_ctrl_top/u_sd_init/rst_n_0                                                                                                                                                                                                 |                1 |              2 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |
|  clk_generate/inst/clk_vga                                                                                       |                                                                                                                                                                                                                                                                            | sd_read/u_sd_ctrl_top/u_sd_init/rst_n_0                                                                                                                                                                                                 |                1 |              3 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                            |                2 |              3 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                     |                1 |              3 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                            |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | fifo_data_full/read_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_rep__1_0[2]                                                                                        |                1 |              3 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                           |                2 |              3 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                     |                1 |              3 |
|  clk_generate/inst/clk_50m                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |              3 |
|  clk_generate/inst/clk_50m                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | fifo_data_full/FSM_sequential_curr_state[2]_rep_i_2_n_0                                                                                                                                                                                 |                2 |              3 |
|  clk_generate/inst/clk_50m                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              3 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/ddr3_FSM/rst_n_0                                                                                                                                                                                                               |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              3 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/ctl_lane_cnt_0                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                         |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                          |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                          |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                          |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                          |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                          |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                          |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                          |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1__53_n_0                                                                                                                                                     |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1__54_n_0                                                                                                                                                     |                1 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_2_n_0                                                                                | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                         |                2 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                          |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                         | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                                                      |                1 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                  | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                     |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                          |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                          |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                          |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                          |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                          |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                          |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                          |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                          |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                          |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1__55_n_0                                                                                                                                                     |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1__56_n_0                                                                                                                                                     |                1 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                   | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                               |                2 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                          |                1 |              4 |
|  clk_sd_180d_reg_n_0_BUFG                                                                                        | sd_read/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_0                                                                                                                                                                                                                            | sd_read/u_sd_ctrl_top/u_sd_init/rst_n_1                                                                                                                                                                                                 |                1 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                         |                2 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                                                          |                1 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                         |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                                                          |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                                                          |                2 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                           |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                                                          |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1__42_n_0                                                                                                                                                          |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1__43_n_0                                                                                                                                                          |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1__44_n_0                                                                                                                                                          |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1__45_n_0                                                                                                                                                          |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1__46_n_0                                                                                                                                                          |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1__47_n_0                                                                                                                                                          |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1__48_n_0                                                                                                                                                          |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1__49_n_0                                                                                                                                                          |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1__50_n_0                                                                                                                                                          |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                           |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1__51_n_0                                                                                                                                                          |                1 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                      |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__0_n_0                                                                                                                                                                     |                1 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                      |                1 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                      |                3 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                      |                2 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                                                       |                3 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.byte_sel_cnt_reg[2]_1                                                                                            |                1 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                        |                1 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                        |                1 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                         |                4 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_1_n_0                                                                                                |                3 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/wait_cnt_r[3]_i_1__1_n_0                                                              |                1 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                                                         |                1 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                       | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                        |                2 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                            |                3 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r[3]_i_1_n_0                                                                                    | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                        |                2 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                            |                1 |              4 |
| ~cur_state_reg[6]_i_2_n_0                                                                                        | sd_read/u_sd_ctrl_top/u_sd_init/res_data[47]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              4 |
|  clk_generate/inst/clk_50m                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |              4 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[9]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                         |                2 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_5                                                                                                   |                1 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/sm_ns                                                                                                               | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                        |                2 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                               | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                  |                2 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/oclkdelay_calib_done_r_reg                                                                                                                                             |                1 |              4 |
|  clk_sd_BUFG                                                                                                     | sd_read/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1_n_0                                                                                                                                                                                                                     | sd_read/u_sd_ctrl_top/u_sd_init/rst_n_1                                                                                                                                                                                                 |                2 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/po_rd_wait_r[3]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                  | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                         |                2 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                         |                2 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                 | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1_n_0                                                                    |                2 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                              | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                          |                1 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                         |                2 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                           |                1 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                  | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                         |                2 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_2                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1__52_n_0                                                                                                                                                          |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                           |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                           |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                           |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                           |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                           |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                           |                1 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[3]_i_2_n_0                                                                                                        | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                                               |                2 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                                                               |                2 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_iodelay_ctrl/CLK                                                   | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                        | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                  |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                            |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                            |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                            |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                           |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                        |                1 |              4 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                           |                1 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                  | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                              |                1 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                     | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                              |                1 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                          | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                         |                3 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_stg1_start_reg_1[0]                                                                                                                              | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_stg1_start_reg_2[0]                                                                                           |                1 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                             |                1 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                              | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                                     |                1 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                             | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                              |                1 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                 | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                                                        |                1 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                           | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                              |                1 |              4 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                             | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                        |                2 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                  | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                              |                1 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                              | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                           |                1 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                              | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                           |                1 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                              | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                           |                1 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_2_n_0                                                                                                    | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                         |                4 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                   | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                           |                1 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r0                                                                                                                | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_1_n_0                                                                   |                1 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0                         | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                      |                1 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                       |                1 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/mc_aux_out0_1                                                                                                     |                1 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                              | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                           |                1 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/reset_scan                                                                          |                2 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                      |                1 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_2_n_0                                                                                                   | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                        |                3 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___58_n_0                                                                                                                                                  |                2 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                        |                2 |              5 |
|  clk_sd_BUFG                                                                                                     | sd_read/p_1_in                                                                                                                                                                                                                                                             | sd_read/u_sd_ctrl_top/u_sd_init/rst_n_0                                                                                                                                                                                                 |                2 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                         |                2 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                         |                2 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                        |                2 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r_reg[0]_0                                                                                              | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[9]_i_1_n_0                                                         |                2 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                      | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                               |                3 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                        | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                    |                2 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][2][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                         |                1 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___24_n_0                                                                                                                                                                                     | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                         |                1 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                      |                2 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                         | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                      |                2 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0                         | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                      |                1 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              5 |
|  clk_sd_180d_reg_n_0_BUFG                                                                                        |                                                                                                                                                                                                                                                                            | sd_read/u_sd_ctrl_top/u_sd_init/rst_n_1                                                                                                                                                                                                 |                4 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][3][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                         |                2 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                              | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                           |                1 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                              | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                           |                1 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                              | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                           |                1 |              5 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_2_n_0                                                                                      | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_1_n_0                                                   |                4 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/SR[0]                                                                                                |                2 |              6 |
|  clk_sd_180d_reg_n_0_BUFG                                                                                        | sd_read/u_sd_ctrl_top/u_sd_read/res_bit_cnt[5]_i_1__0_n_0                                                                                                                                                                                                                  | sd_read/u_sd_ctrl_top/u_sd_init/rst_n_1                                                                                                                                                                                                 |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                        | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                        |                1 |              6 |
|  cur_state_reg[6]_i_2_n_0                                                                                        | sd_read/u_sd_ctrl_top/u_sd_init/cmd_bit_cnt                                                                                                                                                                                                                                | sd_read/u_sd_ctrl_top/u_sd_init/rst_n_0                                                                                                                                                                                                 |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/fuzz2zero_r[5]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                         |                3 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_2_n_0                                                                                        | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_1_n_0                                                     |                3 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                    |                1 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_1                                                                                                        |                                                                                                                                                                                                                                         |                3 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_2_n_0                                                                                      | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_1_n_0                                                   |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                       | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r0                                                                                   |                1 |              6 |
|  clk_sd_BUFG                                                                                                     | sd_read/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[5]_i_1_n_0                                                                                                                                                                                                                     | sd_read/u_sd_ctrl_top/u_sd_init/rst_n_1                                                                                                                                                                                                 |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                        | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                     |                1 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                         |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                         |                3 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1                                                                                                        |                                                                                                                                                                                                                                         |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/oclkdelay_calib_done_r_reg_1                                                        |                1 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_3                                                                                                        |                                                                                                                                                                                                                                         |                1 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt                                                                                                           | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                         |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                             | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                         |                3 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                                       | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                                                      |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                                        | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                                                     |                1 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                  | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                         |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_2_n_0                                                                                       | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_1_n_0                                                    |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_2_n_0                                                                                      | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_1_n_0                                                   |                4 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_22_out                                                                                                                  | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                         |                1 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_2_n_0                                                                                       | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_1_n_0                                                    |                2 |              6 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                3 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_2_n_0                                                                                      | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_1_n_0                                                   |                3 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_2_n_0                                                                                      | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_1_n_0                                                   |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                       | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                        |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].match_flag_pb_reg[53]_0                                                                                        | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                     |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                3 |              6 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                        |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_2_n_0                                                                                                        | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                         |                4 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_2_n_0                                                                                                                  | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                         |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                                                   | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                         |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                          | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                        |                3 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                        |                5 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                               | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                        |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                        |                1 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                        |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                             | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                        |                3 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                       | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                        |                3 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_2_n_0                                                                                       | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_1_n_0                                                    |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb35_out                                                                                                  | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                     |                4 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb38_out                                                                                                  | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                     |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb44_out                                                                                                  | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                     |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb                                                                                                        | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                     |                3 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                  |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                              | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                        |                3 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_2_n_0                                                                                      | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_1_n_0                                                   |                3 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_2_n_0                                                                                      | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_1_n_0                                                   |                3 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].match_flag_pb_reg[29]_0                                                                                        | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                     |                3 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_2_n_0                                                                                      | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_1_n_0                                                   |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_2_n_0                                                                                       | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_1_n_0                                                    |                1 |              6 |
|  clk_generate/inst/clk_vga                                                                                       |                                                                                                                                                                                                                                                                            | fifo_data_sample/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                   |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                        |                4 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_2_n_0                                                                                      | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_1_n_0                                                   |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/oneeighty2fuzz_ns                                                                                                       |                                                                                                                                                                                                                                         |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].match_flag_pb_reg[13]_0                                                                                        | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                     |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_2_n_0                                                                                      | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_1_n_0                                                   |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                           | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                        |                3 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                          |                4 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                  | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                         |                3 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                 | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                            |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | fifo_data_full/read_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                     |                1 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_2_n_0                                                                                      | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_1_n_0                                                   |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_2_n_0                                                                                      | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_1_n_0                                                   |                3 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_2_n_0                                                                                       | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_1_n_0                                                    |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_2_n_0                                                                                      | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_1_n_0                                                   |                5 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                       | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___15_n_0                                                                                                                                                  |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_2_n_0                                                                                       | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_1_n_0                                                    |                3 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                         | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                         |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_2_n_0                                                                                       | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_1_n_0                                                    |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                    | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___14_n_0                                                                                                                                                  |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_1_in                                                                           |                1 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                                              | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                         |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_2_n_0                                                                                      | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_1_n_0                                                   |                3 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                               | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                         |                4 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                             | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                  | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                         |                3 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | write_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                     |                1 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_3[0]                                                                                       |                                                                                                                                                                                                                                         |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_4[0]                                                                                       |                                                                                                                                                                                                                                         |                1 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_2[0]                                                                                       |                                                                                                                                                                                                                                         |                3 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_0[0]                                                                                       |                                                                                                                                                                                                                                         |                1 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                                      |                                                                                                                                                                                                                                         |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_1[0]                                                                                       |                                                                                                                                                                                                                                         |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_0[0]                                                                                   | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                        |                1 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_0[0]                                                                                   | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                        |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/E[0]                                                                                                          |                                                                                                                                                                                                                                         |                1 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                     | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                         |                1 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                                         | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                         |                1 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/prev_samp_r_reg[1][0]                                                                                                   |                                                                                                                                                                                                                                         |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/E[0]                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_2_n_0                                                                                       | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_1_n_0                                                    |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_ns                                                                                                                | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                   |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg3_r[5]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                         |                3 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | fifo_data_sample/read_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                   |                1 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_tap_cnt0                                                                                                            |                                                                                                                                                                                                                                         |                3 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim0                                                                                                          | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim[5]_i_1_n_0                                                             |                1 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim0                                                                                                           | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim[5]_i_1_n_0                                                              |                1 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg2_tap_cnt0                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                        |                4 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_lead                                                                                                           | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                        |                3 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/ddr3_FSM/ddr3_rd_en_counter[5]_i_1_n_0                                                                                                                                                                                                                            | ddr3_top/ddr3_FSM/rst_n_0                                                                                                                                                                                                               |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                                 |                                                                                                                                                                                                                                         |                1 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_trail                                                                                                          | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                        |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb_reg[5]_0                                                                                         | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                     |                3 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_2_n_0                                                                                       | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_1_n_0                                                    |                2 |              6 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/data_cnt_ns                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/data_cnt_r[7]_i_1_n_0                                                                |                3 |              7 |
|  clk_sd_BUFG                                                                                                     |                                                                                                                                                                                                                                                                            | sd_read/u_sd_ctrl_top/u_sd_init/rst_n_1                                                                                                                                                                                                 |                3 |              7 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                3 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                           |                2 |              7 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                           |                2 |              7 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                         |                6 |              7 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/ddr3_FSM/ddr3_rd_en_counter_full                                                                                                                                                                                                                                  | ddr3_top/ddr3_FSM/rst_n_1                                                                                                                                                                                                               |                2 |              7 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                |                3 |              7 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              7 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__1_n_0                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                          |                2 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                       | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                              |                5 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                          |                2 |              8 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg_1                                                                                                                                 |                1 |              8 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                             |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                |                                                                                                                                                                                                                                         |                2 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                          |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |
|  clk_generate/inst/clk_10m                                                                                       | uart/uart_test/r_Clock_Count[6]_i_1_n_0                                                                                                                                                                                                                                    | sd_read/u_sd_ctrl_top/u_sd_init/rst_n_0                                                                                                                                                                                                 |                2 |              8 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                        | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                          |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                                              |                1 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit                                                                                                           | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                     |                2 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                                                               |                3 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_0[0]                                                                                   | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/qcntr_ns                                                                                                                                                               |                3 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0                                           |                8 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                      |                2 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___24__0_n_0                                                                                                                                               |                2 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                               |                7 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                |                                                                                                                                                                                                                                         |                3 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                     | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                      |                2 |              8 |
|  clk_generate/inst/clk_50m                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/done_ns                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_wait_r[7]_i_1_n_0                                                                                        | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                        |                4 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                 | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                   |                3 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                          |                2 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0                               | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                          |                2 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                          |                2 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_20[0]                                                                                                                                                | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                               |                4 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_8[0]                                                                                                                                                 | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                               |                6 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_29[0]                                                                                                                                                | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                               |                6 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_sel_r_reg[0]                                                                                                                                               | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                               |                6 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                          |                2 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                      |                2 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                      |                2 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                     | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                      |                2 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                      |                2 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                     | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                      |                2 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                      |                3 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0                     | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                      |                2 |              8 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | fifo_data_sample/read_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                           |                2 |              9 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | fifo_data_full/read_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                             |                2 |              9 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                             | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                        |                3 |              9 |
|  BUFGP_INS/O                                                                                                     |                                                                                                                                                                                                                                                                            | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                             |                2 |              9 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                               |                2 |              9 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                        |                3 |              9 |
|  clk_sd_BUFG                                                                                                     |                                                                                                                                                                                                                                                                            | write_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                             |                2 |              9 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                             |                2 |              9 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_r[8]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                         |                2 |              9 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                           |                3 |              9 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              9 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                 | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                         |                4 |              9 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                     | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                         |                2 |              9 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                     | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                         |                3 |              9 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | fifo_data_sample/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                           |                2 |              9 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                           |                2 |              9 |
|  clk_sd_180d_reg_n_0_BUFG                                                                                        | sd_read/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_1_n_0                                                                                                                                                                                                                     | sd_read/u_sd_ctrl_top/u_sd_init/rst_n_1                                                                                                                                                                                                 |                2 |              9 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                                                                   |                3 |             10 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[254]_i_1_n_0                                                                  |                3 |             10 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             10 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                3 |             10 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/oneeighty_ns                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                   |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_right_edge                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                     |                5 |             10 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/zero_r[9]_i_1_n_0                                                                                                       | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                   |                2 |             10 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0               | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                      |                4 |             10 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/ddr3_FSM/app_addr[28]_i_1_n_0                                                                                                                                                                                                                                     | ddr3_top/ddr3_FSM/rst_n_0                                                                                                                                                                                                               |                3 |             10 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__2_n_0               | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                      |                5 |             10 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__1_n_0               | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                      |                5 |             10 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             10 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                       | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                        |                2 |             10 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                  | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                      |                4 |             10 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                3 |             10 |
|  cur_state_reg[6]_i_2_n_0                                                                                        |                                                                                                                                                                                                                                                                            | sd_read/u_sd_ctrl_top/u_sd_init/rst_n_0                                                                                                                                                                                                 |                7 |             11 |
|  clk_generate/inst/clk_vga                                                                                       | p1080/counter_v[10]_i_1_n_0                                                                                                                                                                                                                                                | ddr_data_convert/vga_enable_reg                                                                                                                                                                                                         |                5 |             11 |
|  clk_sd_BUFG                                                                                                     |                                                                                                                                                                                                                                                                            | sd_read/u_sd_ctrl_top/u_sd_init/rst_n_0                                                                                                                                                                                                 |                3 |             11 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_iodelay_ctrl/CLK                                                   | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                                                           |                2 |             11 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                        |                4 |             11 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                           | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                         |                6 |             11 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                6 |             11 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                5 |             11 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                        |                7 |             12 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                 | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                |                3 |             12 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_reg_0[0]                                                                                                                        | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                        |                3 |             12 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_iodelay_ctrl/CLK                                                   | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                  |                3 |             12 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | sd_read/u_sd_ctrl_top/u_sd_init/rst_n_0                                                                                                                                                                                                 |                5 |             12 |
|  clk_generate/inst/clk_50m                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                         |                4 |             12 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | fifo_data_full/read_fifo_1_i_1_n_0                                                                                                                                                                                                      |                4 |             12 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r0                                                                                                                   | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                |                3 |             12 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_4                                                                                                   |                5 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             12 |
|  cur_state_reg[6]_i_2_n_0                                                                                        | sd_read/u_sd_ctrl_top/u_sd_init/poweron_cnt                                                                                                                                                                                                                                | sd_read/u_sd_ctrl_top/u_sd_init/rst_n_0                                                                                                                                                                                                 |                6 |             13 |
|  clk_generate/inst/clk_10m                                                                                       |                                                                                                                                                                                                                                                                            | sd_read/u_sd_ctrl_top/u_sd_init/rst_n_0                                                                                                                                                                                                 |                3 |             13 |
|  clk_generate/inst/clk_10m                                                                                       | uart/convert/shift_data_valid                                                                                                                                                                                                                                              | sd_read/u_sd_ctrl_top/u_sd_init/rst_n_0                                                                                                                                                                                                 |                4 |             13 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                                                        |                4 |             13 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                  |                4 |             13 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/oclkdelay_calib_done_r_reg_2                                                        |                3 |             14 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                         |                3 |             14 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/ddr3_FSM/rst_n_1                                                                                                                                                                                                               |               10 |             14 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/lim_nxt_state                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                        |                9 |             14 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_calib_start_int_reg_0                                                                                                                        | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt[0]_i_1_n_0                                                                                        |                4 |             14 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0 |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                         |                3 |             15 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                        |                5 |             15 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__15_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             16 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                         |               12 |             16 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                     | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                              |                5 |             16 |
|  cur_state_reg[6]_i_2_n_0                                                                                        | sd_read/u_sd_ctrl_top/u_sd_init/over_time_cnt                                                                                                                                                                                                                              | sd_read/u_sd_ctrl_top/u_sd_init/rst_n_0                                                                                                                                                                                                 |                4 |             16 |
|  clk_sd_BUFG                                                                                                     | sd_read/u_sd_ctrl_top/u_sd_read/rx_en_t                                                                                                                                                                                                                                    | sd_read/u_sd_ctrl_top/u_sd_init/rst_n_1                                                                                                                                                                                                 |                2 |             16 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             16 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                6 |             16 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             16 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             16 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             16 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_if_empty_r_reg[0]                                                                                                                                  | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_ocal_reset_rd_addr_reg_0[0]                                                                                 |                3 |             16 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                      |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                2 |             16 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             16 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_generate/inst/clk_50m                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_sd_180d_reg_n_0_BUFG                                                                                        | sd_read/u_sd_ctrl_top/u_sd_read/p_0_in                                                                                                                                                                                                                                     | sd_read/u_sd_ctrl_top/u_sd_init/rst_n_1                                                                                                                                                                                                 |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                          |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                   |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_generate/inst/clk_vga                                                                                       | ddr_data_convert/vga_data[15]_i_1_n_0                                                                                                                                                                                                                                      | ddr_data_convert/vga_enable_reg                                                                                                                                                                                                         |                2 |             16 |
|  clk_generate/inst/clk_50m                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  clk_generate/inst/clk_50m                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             17 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             17 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             17 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  clk_generate/inst/clk_50m                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                         |                4 |             18 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/ddr3_FSM/app_addr[28]_i_1_n_0                                                                                                                                                                                                                                     | ddr3_top/ddr3_FSM/rst_n_1                                                                                                                                                                                                               |                6 |             19 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                        |               12 |             19 |
|  BUFGP_INS/O                                                                                                     |                                                                                                                                                                                                                                                                            | sd_read/u_sd_ctrl_top/u_sd_init/rst_n_0                                                                                                                                                                                                 |               10 |             19 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                       |                5 |             20 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/G_1PIPE_IFACE.s_den_r_reg                                                                                                                                            |                4 |             20 |
|  clk_sd_BUFG                                                                                                     | write_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                    | write_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                            |                4 |             21 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/ddr3_FSM/E[0]                                                                                                                                                                                                                                                     | ddr3_top/ddr3_FSM/rst_n_0                                                                                                                                                                                                               |                5 |             21 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/ddr3_FSM/rd_burst_addr_counter[20]_i_1_n_0                                                                                                                                                                                                                        | ddr3_top/ddr3_FSM/rst_n_0                                                                                                                                                                                                               |                5 |             21 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                    | fifo_data_full/read_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                            |                5 |             21 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                         |                8 |             21 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_sample/read_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                  | fifo_data_sample/read_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                          |                4 |             21 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]_5                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]_6                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_8                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]_8                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_9                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_1                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_14                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_3                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]_3                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_5                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]_2                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_11                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_12                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_6                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_7                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]_1                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]_4                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_13                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_15                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_16                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_16                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_17                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_18                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]_7                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]_9                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_14                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_10                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_10                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_19                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_2                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_7                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_20                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_9                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_17                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_8                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_18                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_22                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_2                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_21                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_16                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_19                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_3                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_5                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_6                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_4                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_16                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_10                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_11                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_2                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_20                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_3                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_6                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_7                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_18                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_1                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_1                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_10                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_11                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_12                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_13                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_14                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_17                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_15                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_19                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_8                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_16                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_18                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_5                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_17                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_2                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_20                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_21                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_19                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_22                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_23                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_12                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_13                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_14                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_15                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_21                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_4                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_46                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_9                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  clk_sd_BUFG                                                                                                     |                                                                                                                                                                                                                                                                            | ddr3_top/rst_n_0                                                                                                                                                                                                                        |               12 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                        |               16 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                         |                9 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/ddr3_FSM/rd_burst_addr_counter_full[21]_i_1_n_0                                                                                                                                                                                                                   | ddr3_top/ddr3_FSM/rst_n_0                                                                                                                                                                                                               |                5 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/ddr3_FSM/FSM_onehot_current_state_reg[7]_rep_0[0]                                                                                                                                                                                                                 | ddr3_top/ddr3_FSM/rst_n_0                                                                                                                                                                                                               |                7 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/ddr3_FSM/app_wdf_wren_r_reg_0[0]                                                                                                                                                                                                                                  | ddr3_top/ddr3_FSM/rst_n_0                                                                                                                                                                                                               |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_31                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_29                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_34                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_6                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_28                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_3                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_30                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_32                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_37                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_38                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_5                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_8                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_9                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_1                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_35                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_12                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_25                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_36                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_4                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_10                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_26                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_11                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_13                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_14                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_27                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_15                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_7                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_24                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_33                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_15                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_40                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_6                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_43                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_12                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_47                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_33                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_21                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_5                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_2                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_34                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_49                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_29                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_16                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_22                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_23                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_24                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_7                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_41                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_44                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_46                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_27                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_4                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_9                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_51                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_1                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_13                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_39                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_24                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_25                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_11                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_18                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_3                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_36                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_26                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_35                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_42                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_20                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_21                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_32                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_38                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_23                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_28                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_30                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_37                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_50                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_22                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_25                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_18                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_20                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_31                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_48                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_17                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_19                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_2                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_16                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_17                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_10                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_19                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_45                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_8                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_26                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_14                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_39                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_64                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_7                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_43                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_40                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_32                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_35                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_41                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_49                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_4                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_27                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_29                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_33                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_47                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_48                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_5                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_54                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_56                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_58                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_60                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_38                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_6                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_8                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_57                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_63                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_3                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_37                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_53                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_55                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_59                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_45                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_61                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_62                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_52                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_31                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_51                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_30                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_50                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_9                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_44                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_36                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_42                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_28                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_34                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_20                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_22                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_23                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_24                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_3                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_12                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_4                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_5                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_6                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_7                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_8                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_2                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_21                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_9                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_1                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_1                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_11                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_13                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_10                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_11                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_12                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_13                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_14                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_4                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_15                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]_10                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]_12                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_15                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]_11                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_10                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_12                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_15                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_16                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_13                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_17                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_3                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_18                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_2                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_20                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_1                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_21                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_4                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_5                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_14                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_6                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_7                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_11                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_19                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_13                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_13                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_14                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_3                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_30                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_12                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_35                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_15                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_17                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_18                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_22                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_7                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_20                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_19                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_22                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_14                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_9                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_1                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_21                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_24                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_10                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_19                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_23                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_38                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_26                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_18                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_29                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_4                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_8                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_11                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_23                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_27                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_28                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_33                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_31                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_37                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_25                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_20                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_27                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_8                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_32                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_16                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]_9                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_34                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_16                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_2                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_6                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_28                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_29                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_15                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_2                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_26                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_24                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_10                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_12                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_25                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_17                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_36                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_5                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_1                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_11                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]_21                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_32                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_24                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_35                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_48                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_30                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_49                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_7                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_1                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_22                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_34                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_14                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_36                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_23                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_36                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_33                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_9                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_25                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_33                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_39                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_37                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_41                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_3                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_34                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_35                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_29                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_40                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_47                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_13                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_38                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_39                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_4                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_46                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_44                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_32                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_15                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_18                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_45                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_10                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_6                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_3                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_21                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_42                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_11                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_19                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_27                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_31                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_38                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_20                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_26                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_5                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_51                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_30                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_4                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_12                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_16                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_43                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_17                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_28                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_8                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_31                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_2                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_37                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[12]_50                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]_12                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_63                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_46                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_47                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_51                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_44                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]_3                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]_4                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_43                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_54                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_57                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_7                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_8                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]_5                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]_6                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_60                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_9                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]_7                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_50                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_52                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_6                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_5                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_59                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_48                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_62                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_49                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_53                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]_2                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]_8                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_55                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_64                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]_9                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]_10                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_61                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_42                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_40                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_56                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_58                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_41                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]_45                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]_1                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]_11                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_11                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_16                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_8                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_15                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_8                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_10                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_12                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_13                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_12                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_14                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_2                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_1                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_15                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_19                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_16                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_17                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_10                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_11                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_18                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_1                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_2                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_15                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_3                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_13                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_19                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_2                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_20                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_21                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_23                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_5                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_12                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_22                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_3                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_10                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_4                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_5                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_7                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_17                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_13                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_11                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_6                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_14                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_7                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_8                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_9                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_1                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_4                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_3                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_6                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_22                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_9                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_16                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_9                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_20                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_24                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_4                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_14                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_21                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_5                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_6                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_18                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_7                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             22 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                  |                                                                                                                                                                                                                                         |                3 |             24 |
|  clk_generate/inst/clk_50m                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                  |                                                                                                                                                                                                                                         |                3 |             24 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                     |               12 |             24 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                         |                9 |             24 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[35]_i_2_n_0                                                                                                 | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                        |                6 |             25 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/Q[6]                                                                                             |               12 |             25 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                        |               14 |             26 |
|  clk_sd_BUFG                                                                                                     | sd_read/u_sd_read_photo/delay_cnt[25]_i_1_n_0                                                                                                                                                                                                                              | ddr3_top/rst_n_0                                                                                                                                                                                                                        |                6 |             26 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                              |               10 |             26 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               11 |             27 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                        |               11 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                                                 | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                              |                6 |             28 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/ddr3_FSM/rd_burst_finish                                                                                                                                                                                                                                          | ddr3_top/ddr3_FSM/rst_n_1                                                                                                                                                                                                               |                7 |             28 |
|  clk_generate/inst/clk_50m                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                        |               14 |             28 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/ddr3_FSM/rd_burst_addr_tem_2                                                                                                                                                                                                                                      | ddr3_top/ddr3_FSM/rst_n_1                                                                                                                                                                                                               |                7 |             29 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/ddr3_FSM/rd_burst_addr_tem_full_1                                                                                                                                                                                                                                 | ddr3_top/ddr3_FSM/rst_n_1                                                                                                                                                                                                               |                8 |             29 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                              |                7 |             30 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             31 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             31 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                6 |             31 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |               12 |             31 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             31 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/shift_cnt[5]_i_1_n_0                                                                                                                                                                                                                                        | fifo_data_full/FSM_sequential_curr_state[2]_rep_i_2_n_0                                                                                                                                                                                 |               10 |             32 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                         |               15 |             32 |
|  clk_generate/inst/clk_50m                                                                                       | u_fmc_data_compare/wr_num_cnt_reg0                                                                                                                                                                                                                                         | u_fmc_data_compare/read_req_i_2_n_0                                                                                                                                                                                                     |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               13 |             32 |
|  clk_generate/inst/clk_50m                                                                                       | u_fmc_data_compare/error_cnt_reg0                                                                                                                                                                                                                                          | u_fmc_data_compare/read_req_i_2_n_0                                                                                                                                                                                                     |                8 |             32 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                        |               16 |             32 |
|  clk_sd_BUFG                                                                                                     | sd_read/u_sd_read_photo/rd_start_en_i_1_n_0                                                                                                                                                                                                                                | ddr3_top/rst_n_0                                                                                                                                                                                                                        |               10 |             32 |
|  clk_sd_BUFG                                                                                                     |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |
|  clk_sd_BUFG                                                                                                     | sd_read/u_sd_ctrl_top/u_sd_read/cmd_rd[39]_i_1_n_0                                                                                                                                                                                                                         | sd_read/u_sd_ctrl_top/u_sd_init/rst_n_1                                                                                                                                                                                                 |               10 |             33 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             33 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             33 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             33 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             33 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             33 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             33 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             33 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             33 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             34 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                            |               13 |             34 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             34 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             34 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             34 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               13 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             34 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samps_hi_r[17]_i_1_n_0                                                                                        | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                        |                7 |             35 |
|  clk_generate/inst/clk_vga                                                                                       |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             36 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                        |               22 |             36 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_sample/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_20_out                                                                                                                                                              | fifo_data_sample/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                |                9 |             36 |
| ~cur_state_reg[6]_i_2_n_0                                                                                        | sd_read/u_sd_ctrl_top/u_sd_init/res_data[47]_i_1_n_0                                                                                                                                                                                                                       | sd_read/u_sd_ctrl_top/u_sd_init/rst_n_0                                                                                                                                                                                                 |               11 |             38 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_5                                         |                                                                                                                                                                                                                                         |                5 |             40 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             41 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             41 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             41 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             41 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             41 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             41 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                                                        |               19 |             41 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             41 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             41 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             41 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               11 |             41 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               12 |             41 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             41 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             41 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             41 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             41 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             41 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             41 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             41 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             41 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             41 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             41 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             41 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             41 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             41 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             41 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             41 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             41 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             41 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             41 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             41 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             41 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             41 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             41 |
|  clk_generate/inst/clk_vga                                                                                       |                                                                                                                                                                                                                                                                            | ddr_data_convert/vga_enable_reg                                                                                                                                                                                                         |               15 |             46 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                         |               14 |             46 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                         |               18 |             47 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                         |               16 |             47 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                        |               27 |             48 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             49 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             49 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             49 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               11 |             49 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               11 |             49 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             49 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             49 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             49 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                           |               44 |             58 |
|  BUFGP_INS/O                                                                                                     |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               14 |             60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               26 |             63 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             64 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r1                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             64 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                         |                                                                                                                                                                                                                                         |               15 |             64 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                                 | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                                    |               16 |             64 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                            |                                                                                                                                                                                                                                         |               14 |             64 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               16 |             64 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/phy_rddata_en_r1_reg_0                                                                                                 |                                                                                                                                                                                                                                         |               18 |             64 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |               33 |             66 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               30 |             66 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |               21 |             81 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                         |               11 |             88 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                         |               11 |             88 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                         |               11 |             88 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                         |               11 |             88 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_sample/read_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                  | fifo_data_sample/read_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_rep_0[3]                                                                                         |               28 |             94 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | write_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                    | write_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_rep_0[3]                                                                                                           |               23 |             94 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_sample/read_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                  | fifo_data_sample/read_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_rep_0[1]                                                                                         |               29 |             96 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_6                                         |                                                                                                                                                                                                                                         |               12 |             96 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | write_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                    | write_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_rep_0[2]                                                                                                           |               30 |             96 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_sample/read_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                  | fifo_data_sample/read_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_rep_0[2]                                                                                         |               30 |             96 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | write_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                    | write_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_rep_0[1]                                                                                                           |               29 |             96 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                    | fifo_data_full/read_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_rep__1_0[2]                                                                                        |               23 |             96 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                    | fifo_data_full/read_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_rep__1_0[1]                                                                                        |               36 |             99 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                    | fifo_data_full/read_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_rep__1_0[3]                                                                                        |               33 |             99 |
|  clk_generate/inst/clk_50m                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               27 |            103 |
|  clk_generate/inst/clk_vga                                                                                       | fifo_data_sample/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                  | fifo_data_sample/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                          |               38 |            104 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |               13 |            104 |
|  clk_generate/inst/clk_vga                                                                                       | fifo_data_sample/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                  | fifo_data_sample/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[2]                                                                                                                                                          |               39 |            105 |
|  clk_generate/inst/clk_vga                                                                                       | fifo_data_sample/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                  | fifo_data_sample/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[1]                                                                                                                                                          |               37 |            105 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |               14 |            112 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |               14 |            112 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |               14 |            112 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |               14 |            112 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/shift_cnt[5]_i_1_n_0                                                                                                                                                                                                                                        | fifo_data_full/read_fifo_1_i_1_n_0                                                                                                                                                                                                      |               49 |            119 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/shift_cnt[5]_i_1_n_0                                                                                                                                                                                                                                        | fifo_data_full/fifo_1_out_256_r[126]_i_2_n_0                                                                                                                                                                                            |               48 |            127 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_20_out                                                                                                                                                                | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                  |               88 |            194 |
|  BUFGP_INS/O                                                                                                     | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_20_out                                                                                                                                                                                | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                  |              102 |            194 |
|  clk_sd_BUFG                                                                                                     | sd_read/u_sd_ctrl_top/u_sd_read/in0                                                                                                                                                                                                                                        | sd_read/u_sd_ctrl_top/u_sd_init/rst_n_0                                                                                                                                                                                                 |               75 |            256 |
|  clk_generate/inst/clk_vga                                                                                       | ddr_data_convert/reg_b                                                                                                                                                                                                                                                     | ddr_data_convert/vga_enable_reg                                                                                                                                                                                                         |               41 |            256 |
|  clk_generate/inst/clk_vga                                                                                       | ddr_data_convert/reg_a[255]_i_1_n_0                                                                                                                                                                                                                                        | ddr_data_convert/vga_enable_reg                                                                                                                                                                                                         |               39 |            256 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                      |                                                                                                                                                                                                                                         |               79 |            256 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_sample/read_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_0                                                                                                                                                   |                                                                                                                                                                                                                                         |               86 |            342 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_sample/read_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1                                                                                                                                                   |                                                                                                                                                                                                                                         |               86 |            342 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1                                                                                                                                                     |                                                                                                                                                                                                                                         |               86 |            342 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_sample/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_0                                                                                                                                                |                                                                                                                                                                                                                                         |               86 |            342 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_sample/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_0                                                                                                                                                |                                                                                                                                                                                                                                         |               86 |            342 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_sample/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg                                                                                                                                                         |                                                                                                                                                                                                                                         |               86 |            342 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_sample/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_0                                                                                                                                                       |                                                                                                                                                                                                                                         |               86 |            342 |
|  clk_sd_BUFG                                                                                                     | write_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1                                                                                                                                                                     |                                                                                                                                                                                                                                         |               86 |            342 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | fifo_data_full/read_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                         |               86 |            342 |
|  clk_sd_BUFG                                                                                                     | write_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |               86 |            342 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg |                                                                                                                                                                                                                                         |               43 |            344 |
|  clk_generate/inst/clk_50m                                                                                       | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en_0                                                                                                                                                                                 | u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                            |              173 |            350 |
|  clk_generate/inst/clk_50m                                                                                       | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en_0                                                                                                                                                                 | fifo_data_full/read_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                            |              176 |            350 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            | ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                               |                                                                                                                                                                                                                                         |               48 |            384 |
|  clk_generate/inst/clk_50m                                                                                       |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |              644 |           2341 |
|  ddr3_top/u_DDR3_CONTROL/u_DDR3_CONTROL_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |              893 |           3026 |
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


