<stg><name>fully_connected_fprop_Pipeline_VITIS_LOOP_290_2</name>


<trans_list>

<trans id="123" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %sum = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="3200" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3200 %output_layer_kernel, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c5_conv_layer_map_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:5 %tmp = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:6 %tmp_2 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %empty_8

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %c5_conv_layer_map_count_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c5_conv_layer_map_count_load

]]></Node>
<StgValue><ssdm name="c5_conv_layer_map_count_load_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:8 %store_ln290 = store i31 0, i31 %j

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %store_ln289 = store i64 0, i64 %sum

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i11 0, i11 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc:0 %j_1 = load i31 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="31">
<![CDATA[
for.inc:1 %zext_ln290 = zext i31 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln290"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:2 %icmp_ln290 = icmp_slt  i32 %zext_ln290, i32 %c5_conv_layer_map_count_load_read

]]></Node>
<StgValue><ssdm name="icmp_ln290"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc:3 %add_ln290 = add i31 %j_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln290"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln290 = br i1 %icmp_ln290, void %for.inc22.loopexit.exitStub, void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln290"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="31">
<![CDATA[
for.inc.split:2 %trunc_ln290 = trunc i31 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln290"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:19 %store_ln290 = store i31 %add_ln290, i31 %j

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc.split:0 %phi_mul_load = load i11 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="17" op_0_bw="17" op_1_bw="7" op_2_bw="10">
<![CDATA[
for.inc.split:3 %tmp_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %trunc_ln290, i10 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="17">
<![CDATA[
for.inc.split:4 %zext_ln292_1 = zext i17 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln292_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:5 %c5_conv_layer_map_data_addr = getelementptr i64 %c5_conv_layer_map_data, i64 0, i64 %zext_ln292_1

]]></Node>
<StgValue><ssdm name="c5_conv_layer_map_data_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="17">
<![CDATA[
for.inc.split:8 %c5_conv_layer_map_data_load = load i17 %c5_conv_layer_map_data_addr

]]></Node>
<StgValue><ssdm name="c5_conv_layer_map_data_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split:10 %add_ln292_1 = add i11 %phi_mul_load, i11 %tmp_2

]]></Node>
<StgValue><ssdm name="add_ln292_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split:11 %add_ln292 = add i11 %phi_mul_load, i11 %tmp

]]></Node>
<StgValue><ssdm name="add_ln292"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="11">
<![CDATA[
for.inc.split:12 %zext_ln292 = zext i11 %add_ln292

]]></Node>
<StgValue><ssdm name="zext_ln292"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="3200" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:13 %output_layer_kernel_addr = getelementptr i3200 %output_layer_kernel, i64 0, i64 %zext_ln292

]]></Node>
<StgValue><ssdm name="output_layer_kernel_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="3200" op_0_bw="11">
<![CDATA[
for.inc.split:14 %output_layer_kernel_load = load i11 %output_layer_kernel_addr

]]></Node>
<StgValue><ssdm name="output_layer_kernel_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:21 %store_ln292 = store i11 %add_ln292_1, i11 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln292"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="52" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="17">
<![CDATA[
for.inc.split:8 %c5_conv_layer_map_data_load = load i17 %c5_conv_layer_map_data_addr

]]></Node>
<StgValue><ssdm name="c5_conv_layer_map_data_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="3200" op_0_bw="11">
<![CDATA[
for.inc.split:14 %output_layer_kernel_load = load i11 %output_layer_kernel_addr

]]></Node>
<StgValue><ssdm name="output_layer_kernel_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="3200">
<![CDATA[
for.inc.split:15 %trunc_ln292 = trunc i3200 %output_layer_kernel_load

]]></Node>
<StgValue><ssdm name="trunc_ln292"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:9 %bitcast_ln292 = bitcast i64 %c5_conv_layer_map_data_load

]]></Node>
<StgValue><ssdm name="bitcast_ln292"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:16 %bitcast_ln292_1 = bitcast i64 %trunc_ln292

]]></Node>
<StgValue><ssdm name="bitcast_ln292_1"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:17 %mul = dmul i64 %bitcast_ln292, i64 %bitcast_ln292_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="58" st_id="5" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:17 %mul = dmul i64 %bitcast_ln292, i64 %bitcast_ln292_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="59" st_id="6" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:17 %mul = dmul i64 %bitcast_ln292, i64 %bitcast_ln292_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="60" st_id="7" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:17 %mul = dmul i64 %bitcast_ln292, i64 %bitcast_ln292_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="61" st_id="8" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:17 %mul = dmul i64 %bitcast_ln292, i64 %bitcast_ln292_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="62" st_id="9" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:17 %mul = dmul i64 %bitcast_ln292, i64 %bitcast_ln292_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="63" st_id="10" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:17 %mul = dmul i64 %bitcast_ln292, i64 %bitcast_ln292_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="64" st_id="11" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:17 %mul = dmul i64 %bitcast_ln292, i64 %bitcast_ln292_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="65" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.split:1 %sum_load = load i64 %sum

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:18 %sum_1 = dadd i64 %sum_load, i64 %mul

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc22.loopexit.exitStub:0 %sum_load_1 = load i64 %sum

]]></Node>
<StgValue><ssdm name="sum_load_1"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.loopexit.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %sum_out, i64 %sum_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0">
<![CDATA[
for.inc22.loopexit.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="67" st_id="13" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:18 %sum_1 = dadd i64 %sum_load, i64 %mul

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="68" st_id="14" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:18 %sum_1 = dadd i64 %sum_load, i64 %mul

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="69" st_id="15" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:18 %sum_1 = dadd i64 %sum_load, i64 %mul

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="70" st_id="16" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:18 %sum_1 = dadd i64 %sum_load, i64 %mul

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="71" st_id="17" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:18 %sum_1 = dadd i64 %sum_load, i64 %mul

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="72" st_id="18" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:18 %sum_1 = dadd i64 %sum_load, i64 %mul

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="73" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:6 %specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln289"/></StgValue>
</operation>

<operation id="74" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:7 %specloopname_ln290 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln290"/></StgValue>
</operation>

<operation id="75" st_id="19" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:18 %sum_1 = dadd i64 %sum_load, i64 %mul

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="76" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:20 %store_ln289 = store i64 %sum_1, i64 %sum

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="77" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:22 %br_ln290 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln290"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="124" name="c5_conv_layer_map_count_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="c5_conv_layer_map_count_load"/></StgValue>
</port>
<port id="125" name="c5_conv_layer_map_data" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="c5_conv_layer_map_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="126" name="empty_8" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="empty_8"/></StgValue>
</port>
<port id="127" name="empty" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="empty"/></StgValue>
</port>
<port id="128" name="output_layer_kernel" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_layer_kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="129" name="sum_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="sum_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="131" from="StgValue_130" to="phi_mul" fromId="130" toId="22">
</dataflow>
<dataflow id="132" from="StgValue_130" to="sum" fromId="130" toId="23">
</dataflow>
<dataflow id="133" from="StgValue_130" to="j" fromId="130" toId="24">
</dataflow>
<dataflow id="135" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="134" toId="25">
</dataflow>
<dataflow id="136" from="output_layer_kernel" to="specinterface_ln0" fromId="128" toId="25">
</dataflow>
<dataflow id="138" from="empty_1" to="specinterface_ln0" fromId="137" toId="25">
</dataflow>
<dataflow id="140" from="StgValue_139" to="specinterface_ln0" fromId="139" toId="25">
</dataflow>
<dataflow id="141" from="StgValue_139" to="specinterface_ln0" fromId="139" toId="25">
</dataflow>
<dataflow id="143" from="empty_0" to="specinterface_ln0" fromId="142" toId="25">
</dataflow>
<dataflow id="145" from="StgValue_144" to="specinterface_ln0" fromId="144" toId="25">
</dataflow>
<dataflow id="146" from="StgValue_139" to="specinterface_ln0" fromId="139" toId="25">
</dataflow>
<dataflow id="147" from="empty_0" to="specinterface_ln0" fromId="142" toId="25">
</dataflow>
<dataflow id="148" from="empty_0" to="specinterface_ln0" fromId="142" toId="25">
</dataflow>
<dataflow id="149" from="empty_0" to="specinterface_ln0" fromId="142" toId="25">
</dataflow>
<dataflow id="150" from="StgValue_139" to="specinterface_ln0" fromId="139" toId="25">
</dataflow>
<dataflow id="151" from="StgValue_139" to="specinterface_ln0" fromId="139" toId="25">
</dataflow>
<dataflow id="152" from="StgValue_139" to="specinterface_ln0" fromId="139" toId="25">
</dataflow>
<dataflow id="153" from="StgValue_139" to="specinterface_ln0" fromId="139" toId="25">
</dataflow>
<dataflow id="154" from="empty_0" to="specinterface_ln0" fromId="142" toId="25">
</dataflow>
<dataflow id="155" from="empty_0" to="specinterface_ln0" fromId="142" toId="25">
</dataflow>
<dataflow id="156" from="StgValue_144" to="specinterface_ln0" fromId="144" toId="25">
</dataflow>
<dataflow id="157" from="StgValue_139" to="specinterface_ln0" fromId="139" toId="25">
</dataflow>
<dataflow id="158" from="StgValue_139" to="specinterface_ln0" fromId="139" toId="25">
</dataflow>
<dataflow id="159" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="134" toId="26">
</dataflow>
<dataflow id="160" from="c5_conv_layer_map_data" to="specinterface_ln0" fromId="125" toId="26">
</dataflow>
<dataflow id="161" from="empty_1" to="specinterface_ln0" fromId="137" toId="26">
</dataflow>
<dataflow id="162" from="StgValue_139" to="specinterface_ln0" fromId="139" toId="26">
</dataflow>
<dataflow id="163" from="StgValue_139" to="specinterface_ln0" fromId="139" toId="26">
</dataflow>
<dataflow id="164" from="empty_0" to="specinterface_ln0" fromId="142" toId="26">
</dataflow>
<dataflow id="165" from="StgValue_144" to="specinterface_ln0" fromId="144" toId="26">
</dataflow>
<dataflow id="166" from="StgValue_139" to="specinterface_ln0" fromId="139" toId="26">
</dataflow>
<dataflow id="167" from="empty_0" to="specinterface_ln0" fromId="142" toId="26">
</dataflow>
<dataflow id="168" from="empty_0" to="specinterface_ln0" fromId="142" toId="26">
</dataflow>
<dataflow id="169" from="empty_0" to="specinterface_ln0" fromId="142" toId="26">
</dataflow>
<dataflow id="170" from="StgValue_139" to="specinterface_ln0" fromId="139" toId="26">
</dataflow>
<dataflow id="171" from="StgValue_139" to="specinterface_ln0" fromId="139" toId="26">
</dataflow>
<dataflow id="172" from="StgValue_139" to="specinterface_ln0" fromId="139" toId="26">
</dataflow>
<dataflow id="173" from="StgValue_139" to="specinterface_ln0" fromId="139" toId="26">
</dataflow>
<dataflow id="174" from="empty_0" to="specinterface_ln0" fromId="142" toId="26">
</dataflow>
<dataflow id="175" from="empty_0" to="specinterface_ln0" fromId="142" toId="26">
</dataflow>
<dataflow id="176" from="StgValue_144" to="specinterface_ln0" fromId="144" toId="26">
</dataflow>
<dataflow id="177" from="StgValue_139" to="specinterface_ln0" fromId="139" toId="26">
</dataflow>
<dataflow id="178" from="StgValue_139" to="specinterface_ln0" fromId="139" toId="26">
</dataflow>
<dataflow id="180" from="_ssdm_op_Read.ap_auto.i11" to="tmp" fromId="179" toId="27">
</dataflow>
<dataflow id="181" from="empty" to="tmp" fromId="127" toId="27">
</dataflow>
<dataflow id="182" from="_ssdm_op_Read.ap_auto.i11" to="tmp_2" fromId="179" toId="28">
</dataflow>
<dataflow id="183" from="empty_8" to="tmp_2" fromId="126" toId="28">
</dataflow>
<dataflow id="185" from="_ssdm_op_Read.ap_auto.i32" to="c5_conv_layer_map_count_load_read" fromId="184" toId="29">
</dataflow>
<dataflow id="186" from="c5_conv_layer_map_count_load" to="c5_conv_layer_map_count_load_read" fromId="124" toId="29">
</dataflow>
<dataflow id="188" from="StgValue_187" to="store_ln290" fromId="187" toId="30">
</dataflow>
<dataflow id="189" from="j" to="store_ln290" fromId="24" toId="30">
</dataflow>
<dataflow id="191" from="StgValue_190" to="store_ln289" fromId="190" toId="31">
</dataflow>
<dataflow id="192" from="sum" to="store_ln289" fromId="23" toId="31">
</dataflow>
<dataflow id="194" from="StgValue_193" to="store_ln0" fromId="193" toId="32">
</dataflow>
<dataflow id="195" from="phi_mul" to="store_ln0" fromId="22" toId="32">
</dataflow>
<dataflow id="196" from="j" to="j_1" fromId="24" toId="34">
</dataflow>
<dataflow id="197" from="j_1" to="zext_ln290" fromId="34" toId="35">
</dataflow>
<dataflow id="198" from="zext_ln290" to="icmp_ln290" fromId="35" toId="36">
</dataflow>
<dataflow id="199" from="c5_conv_layer_map_count_load_read" to="icmp_ln290" fromId="29" toId="36">
</dataflow>
<dataflow id="200" from="j_1" to="add_ln290" fromId="34" toId="37">
</dataflow>
<dataflow id="202" from="StgValue_201" to="add_ln290" fromId="201" toId="37">
</dataflow>
<dataflow id="203" from="icmp_ln290" to="br_ln290" fromId="36" toId="38">
</dataflow>
<dataflow id="204" from="j_1" to="trunc_ln290" fromId="34" toId="39">
</dataflow>
<dataflow id="205" from="add_ln290" to="store_ln290" fromId="37" toId="40">
</dataflow>
<dataflow id="206" from="j" to="store_ln290" fromId="24" toId="40">
</dataflow>
<dataflow id="207" from="phi_mul" to="phi_mul_load" fromId="22" toId="41">
</dataflow>
<dataflow id="209" from="_ssdm_op_BitConcatenate.i17.i7.i10" to="tmp_1" fromId="208" toId="42">
</dataflow>
<dataflow id="210" from="trunc_ln290" to="tmp_1" fromId="39" toId="42">
</dataflow>
<dataflow id="212" from="StgValue_211" to="tmp_1" fromId="211" toId="42">
</dataflow>
<dataflow id="213" from="tmp_1" to="zext_ln292_1" fromId="42" toId="43">
</dataflow>
<dataflow id="214" from="c5_conv_layer_map_data" to="c5_conv_layer_map_data_addr" fromId="125" toId="44">
</dataflow>
<dataflow id="216" from="StgValue_215" to="c5_conv_layer_map_data_addr" fromId="215" toId="44">
</dataflow>
<dataflow id="217" from="zext_ln292_1" to="c5_conv_layer_map_data_addr" fromId="43" toId="44">
</dataflow>
<dataflow id="218" from="c5_conv_layer_map_data_addr" to="c5_conv_layer_map_data_load" fromId="44" toId="45">
</dataflow>
<dataflow id="219" from="phi_mul_load" to="add_ln292_1" fromId="41" toId="46">
</dataflow>
<dataflow id="220" from="tmp_2" to="add_ln292_1" fromId="28" toId="46">
</dataflow>
<dataflow id="221" from="phi_mul_load" to="add_ln292" fromId="41" toId="47">
</dataflow>
<dataflow id="222" from="tmp" to="add_ln292" fromId="27" toId="47">
</dataflow>
<dataflow id="223" from="add_ln292" to="zext_ln292" fromId="47" toId="48">
</dataflow>
<dataflow id="224" from="output_layer_kernel" to="output_layer_kernel_addr" fromId="128" toId="49">
</dataflow>
<dataflow id="225" from="StgValue_215" to="output_layer_kernel_addr" fromId="215" toId="49">
</dataflow>
<dataflow id="226" from="zext_ln292" to="output_layer_kernel_addr" fromId="48" toId="49">
</dataflow>
<dataflow id="227" from="output_layer_kernel_addr" to="output_layer_kernel_load" fromId="49" toId="50">
</dataflow>
<dataflow id="228" from="add_ln292_1" to="store_ln292" fromId="46" toId="51">
</dataflow>
<dataflow id="229" from="phi_mul" to="store_ln292" fromId="22" toId="51">
</dataflow>
<dataflow id="230" from="c5_conv_layer_map_data_addr" to="c5_conv_layer_map_data_load" fromId="44" toId="52">
</dataflow>
<dataflow id="231" from="output_layer_kernel_addr" to="output_layer_kernel_load" fromId="49" toId="53">
</dataflow>
<dataflow id="232" from="output_layer_kernel_load" to="trunc_ln292" fromId="53" toId="54">
</dataflow>
<dataflow id="233" from="c5_conv_layer_map_data_load" to="bitcast_ln292" fromId="52" toId="55">
</dataflow>
<dataflow id="234" from="trunc_ln292" to="bitcast_ln292_1" fromId="54" toId="56">
</dataflow>
<dataflow id="235" from="bitcast_ln292" to="mul" fromId="55" toId="57">
</dataflow>
<dataflow id="236" from="bitcast_ln292_1" to="mul" fromId="56" toId="57">
</dataflow>
<dataflow id="237" from="bitcast_ln292" to="mul" fromId="55" toId="58">
</dataflow>
<dataflow id="238" from="bitcast_ln292_1" to="mul" fromId="56" toId="58">
</dataflow>
<dataflow id="239" from="bitcast_ln292" to="mul" fromId="55" toId="59">
</dataflow>
<dataflow id="240" from="bitcast_ln292_1" to="mul" fromId="56" toId="59">
</dataflow>
<dataflow id="241" from="bitcast_ln292" to="mul" fromId="55" toId="60">
</dataflow>
<dataflow id="242" from="bitcast_ln292_1" to="mul" fromId="56" toId="60">
</dataflow>
<dataflow id="243" from="bitcast_ln292" to="mul" fromId="55" toId="61">
</dataflow>
<dataflow id="244" from="bitcast_ln292_1" to="mul" fromId="56" toId="61">
</dataflow>
<dataflow id="245" from="bitcast_ln292" to="mul" fromId="55" toId="62">
</dataflow>
<dataflow id="246" from="bitcast_ln292_1" to="mul" fromId="56" toId="62">
</dataflow>
<dataflow id="247" from="bitcast_ln292" to="mul" fromId="55" toId="63">
</dataflow>
<dataflow id="248" from="bitcast_ln292_1" to="mul" fromId="56" toId="63">
</dataflow>
<dataflow id="249" from="bitcast_ln292" to="mul" fromId="55" toId="64">
</dataflow>
<dataflow id="250" from="bitcast_ln292_1" to="mul" fromId="56" toId="64">
</dataflow>
<dataflow id="251" from="sum" to="sum_load" fromId="23" toId="65">
</dataflow>
<dataflow id="252" from="sum_load" to="sum_1" fromId="65" toId="66">
</dataflow>
<dataflow id="253" from="mul" to="sum_1" fromId="64" toId="66">
</dataflow>
<dataflow id="254" from="sum_load" to="sum_1" fromId="65" toId="67">
</dataflow>
<dataflow id="255" from="mul" to="sum_1" fromId="64" toId="67">
</dataflow>
<dataflow id="256" from="sum_load" to="sum_1" fromId="65" toId="68">
</dataflow>
<dataflow id="257" from="mul" to="sum_1" fromId="64" toId="68">
</dataflow>
<dataflow id="258" from="sum_load" to="sum_1" fromId="65" toId="69">
</dataflow>
<dataflow id="259" from="mul" to="sum_1" fromId="64" toId="69">
</dataflow>
<dataflow id="260" from="sum_load" to="sum_1" fromId="65" toId="70">
</dataflow>
<dataflow id="261" from="mul" to="sum_1" fromId="64" toId="70">
</dataflow>
<dataflow id="262" from="sum_load" to="sum_1" fromId="65" toId="71">
</dataflow>
<dataflow id="263" from="mul" to="sum_1" fromId="64" toId="71">
</dataflow>
<dataflow id="264" from="sum_load" to="sum_1" fromId="65" toId="72">
</dataflow>
<dataflow id="265" from="mul" to="sum_1" fromId="64" toId="72">
</dataflow>
<dataflow id="267" from="_ssdm_op_SpecPipeline" to="specpipeline_ln289" fromId="266" toId="73">
</dataflow>
<dataflow id="268" from="StgValue_144" to="specpipeline_ln289" fromId="144" toId="73">
</dataflow>
<dataflow id="269" from="StgValue_139" to="specpipeline_ln289" fromId="139" toId="73">
</dataflow>
<dataflow id="270" from="StgValue_139" to="specpipeline_ln289" fromId="139" toId="73">
</dataflow>
<dataflow id="271" from="StgValue_139" to="specpipeline_ln289" fromId="139" toId="73">
</dataflow>
<dataflow id="272" from="empty_0" to="specpipeline_ln289" fromId="142" toId="73">
</dataflow>
<dataflow id="274" from="_ssdm_op_SpecLoopName" to="specloopname_ln290" fromId="273" toId="74">
</dataflow>
<dataflow id="276" from="empty_3" to="specloopname_ln290" fromId="275" toId="74">
</dataflow>
<dataflow id="277" from="sum_load" to="sum_1" fromId="65" toId="75">
</dataflow>
<dataflow id="278" from="mul" to="sum_1" fromId="64" toId="75">
</dataflow>
<dataflow id="279" from="sum_1" to="store_ln289" fromId="75" toId="76">
</dataflow>
<dataflow id="280" from="sum" to="store_ln289" fromId="23" toId="76">
</dataflow>
<dataflow id="281" from="sum" to="sum_load_1" fromId="23" toId="78">
</dataflow>
<dataflow id="283" from="_ssdm_op_Write.ap_auto.doubleP0A" to="write_ln0" fromId="282" toId="79">
</dataflow>
<dataflow id="284" from="sum_out" to="write_ln0" fromId="129" toId="79">
</dataflow>
<dataflow id="285" from="sum_load_1" to="write_ln0" fromId="78" toId="79">
</dataflow>
<dataflow id="286" from="icmp_ln290" to="StgValue_2" fromId="36" toId="2">
</dataflow>
<dataflow id="287" from="icmp_ln290" to="StgValue_3" fromId="36" toId="3">
</dataflow>
<dataflow id="288" from="icmp_ln290" to="StgValue_4" fromId="36" toId="4">
</dataflow>
<dataflow id="289" from="icmp_ln290" to="StgValue_5" fromId="36" toId="5">
</dataflow>
<dataflow id="290" from="icmp_ln290" to="StgValue_6" fromId="36" toId="6">
</dataflow>
<dataflow id="291" from="icmp_ln290" to="StgValue_7" fromId="36" toId="7">
</dataflow>
<dataflow id="292" from="icmp_ln290" to="StgValue_8" fromId="36" toId="8">
</dataflow>
<dataflow id="293" from="icmp_ln290" to="StgValue_13" fromId="36" toId="13">
</dataflow>
</dataflows>


</stg>
