// Seed: 3805050493
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input tri0 id_2,
    input uwire id_3,
    output tri0 id_4,
    input wor id_5,
    input tri1 id_6,
    input tri0 id_7,
    output tri id_8,
    output wor id_9,
    input tri0 id_10,
    input tri0 id_11,
    input tri0 id_12,
    input wand id_13,
    output tri1 id_14,
    input tri0 id_15,
    input wor id_16,
    output uwire id_17,
    input wire id_18,
    input tri0 id_19,
    input wire id_20
);
  logic id_22;
  ;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    input  uwire id_1,
    input  wand  id_2,
    output tri0  id_3,
    input  wand  id_4,
    input  tri1  id_5,
    input  tri1  id_6,
    output tri0  id_7,
    input  wand  id_8,
    output wand  id_9
);
  always while (1) $unsigned(2);
  ;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5,
      id_1,
      id_9,
      id_6,
      id_1,
      id_1,
      id_3,
      id_9,
      id_1,
      id_0,
      id_6,
      id_1,
      id_9,
      id_4,
      id_8,
      id_3,
      id_4,
      id_2,
      id_4
  );
endmodule
