// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Register Package auto-generated by `reggen` containing data structure

package rv_timer_reg_pkg;

  // Param list
  parameter int N_HARTS = 2;
  parameter int N_TIMERS = 1;

  // Address widths within the block
  parameter int BlockAw = 10;

  ////////////////////////////
  // Typedefs for registers //
  ////////////////////////////

  typedef struct packed {
    logic        q;
  } rv_timer_reg2hw_ctrl_mreg_t;

  typedef struct packed {
    struct packed {
      logic [11:0] q;
    } prescale;
    struct packed {
      logic [7:0]  q;
    } step;
  } rv_timer_reg2hw_cfg0_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } rv_timer_reg2hw_timer_v_lower0_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } rv_timer_reg2hw_timer_v_upper0_reg_t;

  typedef struct packed {
    logic [31:0] q;
    logic        qe;
  } rv_timer_reg2hw_compare_lower0_0_reg_t;

  typedef struct packed {
    logic [31:0] q;
    logic        qe;
  } rv_timer_reg2hw_compare_upper0_0_reg_t;

  typedef struct packed {
    logic        q;
  } rv_timer_reg2hw_intr_enable0_mreg_t;

  typedef struct packed {
    logic        q;
  } rv_timer_reg2hw_intr_state0_mreg_t;

  typedef struct packed {
    logic        q;
    logic        qe;
  } rv_timer_reg2hw_intr_test0_mreg_t;

  typedef struct packed {
    struct packed {
      logic [11:0] q;
    } prescale;
    struct packed {
      logic [7:0]  q;
    } step;
  } rv_timer_reg2hw_cfg1_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } rv_timer_reg2hw_timer_v_lower1_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } rv_timer_reg2hw_timer_v_upper1_reg_t;

  typedef struct packed {
    logic [31:0] q;
    logic        qe;
  } rv_timer_reg2hw_compare_lower1_0_reg_t;

  typedef struct packed {
    logic [31:0] q;
    logic        qe;
  } rv_timer_reg2hw_compare_upper1_0_reg_t;

  typedef struct packed {
    logic        q;
  } rv_timer_reg2hw_intr_enable1_mreg_t;

  typedef struct packed {
    logic        q;
  } rv_timer_reg2hw_intr_state1_mreg_t;

  typedef struct packed {
    logic        q;
    logic        qe;
  } rv_timer_reg2hw_intr_test1_mreg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } rv_timer_hw2reg_timer_v_lower0_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } rv_timer_hw2reg_timer_v_upper0_reg_t;

  typedef struct packed {
    logic        d;
    logic        de;
  } rv_timer_hw2reg_intr_state0_mreg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } rv_timer_hw2reg_timer_v_lower1_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } rv_timer_hw2reg_timer_v_upper1_reg_t;

  typedef struct packed {
    logic        d;
    logic        de;
  } rv_timer_hw2reg_intr_state1_mreg_t;

  // Register -> HW type
  typedef struct packed {
    rv_timer_reg2hw_ctrl_mreg_t [1:0] ctrl; // [309:308]
    rv_timer_reg2hw_cfg0_reg_t cfg0; // [307:288]
    rv_timer_reg2hw_timer_v_lower0_reg_t timer_v_lower0; // [287:256]
    rv_timer_reg2hw_timer_v_upper0_reg_t timer_v_upper0; // [255:224]
    rv_timer_reg2hw_compare_lower0_0_reg_t compare_lower0_0; // [223:191]
    rv_timer_reg2hw_compare_upper0_0_reg_t compare_upper0_0; // [190:158]
    rv_timer_reg2hw_intr_enable0_mreg_t [0:0] intr_enable0; // [157:157]
    rv_timer_reg2hw_intr_state0_mreg_t [0:0] intr_state0; // [156:156]
    rv_timer_reg2hw_intr_test0_mreg_t [0:0] intr_test0; // [155:154]
    rv_timer_reg2hw_cfg1_reg_t cfg1; // [153:134]
    rv_timer_reg2hw_timer_v_lower1_reg_t timer_v_lower1; // [133:102]
    rv_timer_reg2hw_timer_v_upper1_reg_t timer_v_upper1; // [101:70]
    rv_timer_reg2hw_compare_lower1_0_reg_t compare_lower1_0; // [69:37]
    rv_timer_reg2hw_compare_upper1_0_reg_t compare_upper1_0; // [36:4]
    rv_timer_reg2hw_intr_enable1_mreg_t [0:0] intr_enable1; // [3:3]
    rv_timer_reg2hw_intr_state1_mreg_t [0:0] intr_state1; // [2:2]
    rv_timer_reg2hw_intr_test1_mreg_t [0:0] intr_test1; // [1:0]
  } rv_timer_reg2hw_t;

  // HW -> register type
  typedef struct packed {
    rv_timer_hw2reg_timer_v_lower0_reg_t timer_v_lower0; // [135:103]
    rv_timer_hw2reg_timer_v_upper0_reg_t timer_v_upper0; // [102:70]
    rv_timer_hw2reg_intr_state0_mreg_t [0:0] intr_state0; // [69:68]
    rv_timer_hw2reg_timer_v_lower1_reg_t timer_v_lower1; // [67:35]
    rv_timer_hw2reg_timer_v_upper1_reg_t timer_v_upper1; // [34:2]
    rv_timer_hw2reg_intr_state1_mreg_t [0:0] intr_state1; // [1:0]
  } rv_timer_hw2reg_t;

  // Register offsets
  parameter logic [BlockAw-1:0] RV_TIMER_CTRL_OFFSET = 10'h 0;
  parameter logic [BlockAw-1:0] RV_TIMER_CFG0_OFFSET = 10'h 100;
  parameter logic [BlockAw-1:0] RV_TIMER_TIMER_V_LOWER0_OFFSET = 10'h 104;
  parameter logic [BlockAw-1:0] RV_TIMER_TIMER_V_UPPER0_OFFSET = 10'h 108;
  parameter logic [BlockAw-1:0] RV_TIMER_COMPARE_LOWER0_0_OFFSET = 10'h 10c;
  parameter logic [BlockAw-1:0] RV_TIMER_COMPARE_UPPER0_0_OFFSET = 10'h 110;
  parameter logic [BlockAw-1:0] RV_TIMER_INTR_ENABLE0_OFFSET = 10'h 114;
  parameter logic [BlockAw-1:0] RV_TIMER_INTR_STATE0_OFFSET = 10'h 118;
  parameter logic [BlockAw-1:0] RV_TIMER_INTR_TEST0_OFFSET = 10'h 11c;
  parameter logic [BlockAw-1:0] RV_TIMER_CFG1_OFFSET = 10'h 200;
  parameter logic [BlockAw-1:0] RV_TIMER_TIMER_V_LOWER1_OFFSET = 10'h 204;
  parameter logic [BlockAw-1:0] RV_TIMER_TIMER_V_UPPER1_OFFSET = 10'h 208;
  parameter logic [BlockAw-1:0] RV_TIMER_COMPARE_LOWER1_0_OFFSET = 10'h 20c;
  parameter logic [BlockAw-1:0] RV_TIMER_COMPARE_UPPER1_0_OFFSET = 10'h 210;
  parameter logic [BlockAw-1:0] RV_TIMER_INTR_ENABLE1_OFFSET = 10'h 214;
  parameter logic [BlockAw-1:0] RV_TIMER_INTR_STATE1_OFFSET = 10'h 218;
  parameter logic [BlockAw-1:0] RV_TIMER_INTR_TEST1_OFFSET = 10'h 21c;

  // Reset values for hwext registers and their fields
  parameter logic [0:0] RV_TIMER_INTR_TEST0_RESVAL = 1'h 0;
  parameter logic [0:0] RV_TIMER_INTR_TEST1_RESVAL = 1'h 0;

  // Register index
  typedef enum int {
    RV_TIMER_CTRL,
    RV_TIMER_CFG0,
    RV_TIMER_TIMER_V_LOWER0,
    RV_TIMER_TIMER_V_UPPER0,
    RV_TIMER_COMPARE_LOWER0_0,
    RV_TIMER_COMPARE_UPPER0_0,
    RV_TIMER_INTR_ENABLE0,
    RV_TIMER_INTR_STATE0,
    RV_TIMER_INTR_TEST0,
    RV_TIMER_CFG1,
    RV_TIMER_TIMER_V_LOWER1,
    RV_TIMER_TIMER_V_UPPER1,
    RV_TIMER_COMPARE_LOWER1_0,
    RV_TIMER_COMPARE_UPPER1_0,
    RV_TIMER_INTR_ENABLE1,
    RV_TIMER_INTR_STATE1,
    RV_TIMER_INTR_TEST1
  } rv_timer_id_e;

  // Register width information to check illegal writes
  parameter logic [3:0] RV_TIMER_PERMIT [17] = '{
    4'b 0001, // index[ 0] RV_TIMER_CTRL
    4'b 0111, // index[ 1] RV_TIMER_CFG0
    4'b 1111, // index[ 2] RV_TIMER_TIMER_V_LOWER0
    4'b 1111, // index[ 3] RV_TIMER_TIMER_V_UPPER0
    4'b 1111, // index[ 4] RV_TIMER_COMPARE_LOWER0_0
    4'b 1111, // index[ 5] RV_TIMER_COMPARE_UPPER0_0
    4'b 0001, // index[ 6] RV_TIMER_INTR_ENABLE0
    4'b 0001, // index[ 7] RV_TIMER_INTR_STATE0
    4'b 0001, // index[ 8] RV_TIMER_INTR_TEST0
    4'b 0111, // index[ 9] RV_TIMER_CFG1
    4'b 1111, // index[10] RV_TIMER_TIMER_V_LOWER1
    4'b 1111, // index[11] RV_TIMER_TIMER_V_UPPER1
    4'b 1111, // index[12] RV_TIMER_COMPARE_LOWER1_0
    4'b 1111, // index[13] RV_TIMER_COMPARE_UPPER1_0
    4'b 0001, // index[14] RV_TIMER_INTR_ENABLE1
    4'b 0001, // index[15] RV_TIMER_INTR_STATE1
    4'b 0001  // index[16] RV_TIMER_INTR_TEST1
  };

endpackage

