window.pdocSearch = (function(){
/** elasticlunr - http://weixsong.github.io * Copyright (C) 2017 Oliver Nightingale * Copyright (C) 2017 Wei Song * MIT Licensed */!function(){function e(e){if(null===e||"object"!=typeof e)return e;var t=e.constructor();for(var n in e)e.hasOwnProperty(n)&&(t[n]=e[n]);return t}var t=function(e){var n=new t.Index;return n.pipeline.add(t.trimmer,t.stopWordFilter,t.stemmer),e&&e.call(n,n),n};t.version="0.9.5",lunr=t,t.utils={},t.utils.warn=function(e){return function(t){e.console&&console.warn&&console.warn(t)}}(this),t.utils.toString=function(e){return void 0===e||null===e?"":e.toString()},t.EventEmitter=function(){this.events={}},t.EventEmitter.prototype.addListener=function(){var e=Array.prototype.slice.call(arguments),t=e.pop(),n=e;if("function"!=typeof t)throw new TypeError("last argument must be a function");n.forEach(function(e){this.hasHandler(e)||(this.events[e]=[]),this.events[e].push(t)},this)},t.EventEmitter.prototype.removeListener=function(e,t){if(this.hasHandler(e)){var n=this.events[e].indexOf(t);-1!==n&&(this.events[e].splice(n,1),0==this.events[e].length&&delete this.events[e])}},t.EventEmitter.prototype.emit=function(e){if(this.hasHandler(e)){var t=Array.prototype.slice.call(arguments,1);this.events[e].forEach(function(e){e.apply(void 0,t)},this)}},t.EventEmitter.prototype.hasHandler=function(e){return e in this.events},t.tokenizer=function(e){if(!arguments.length||null===e||void 0===e)return[];if(Array.isArray(e)){var n=e.filter(function(e){return null===e||void 0===e?!1:!0});n=n.map(function(e){return t.utils.toString(e).toLowerCase()});var i=[];return n.forEach(function(e){var n=e.split(t.tokenizer.seperator);i=i.concat(n)},this),i}return e.toString().trim().toLowerCase().split(t.tokenizer.seperator)},t.tokenizer.defaultSeperator=/[\s\-]+/,t.tokenizer.seperator=t.tokenizer.defaultSeperator,t.tokenizer.setSeperator=function(e){null!==e&&void 0!==e&&"object"==typeof e&&(t.tokenizer.seperator=e)},t.tokenizer.resetSeperator=function(){t.tokenizer.seperator=t.tokenizer.defaultSeperator},t.tokenizer.getSeperator=function(){return t.tokenizer.seperator},t.Pipeline=function(){this._queue=[]},t.Pipeline.registeredFunctions={},t.Pipeline.registerFunction=function(e,n){n in t.Pipeline.registeredFunctions&&t.utils.warn("Overwriting existing registered function: "+n),e.label=n,t.Pipeline.registeredFunctions[n]=e},t.Pipeline.getRegisteredFunction=function(e){return e in t.Pipeline.registeredFunctions!=!0?null:t.Pipeline.registeredFunctions[e]},t.Pipeline.warnIfFunctionNotRegistered=function(e){var n=e.label&&e.label in this.registeredFunctions;n||t.utils.warn("Function is not registered with pipeline. This may cause problems when serialising the index.\n",e)},t.Pipeline.load=function(e){var n=new t.Pipeline;return e.forEach(function(e){var i=t.Pipeline.getRegisteredFunction(e);if(!i)throw new Error("Cannot load un-registered function: "+e);n.add(i)}),n},t.Pipeline.prototype.add=function(){var e=Array.prototype.slice.call(arguments);e.forEach(function(e){t.Pipeline.warnIfFunctionNotRegistered(e),this._queue.push(e)},this)},t.Pipeline.prototype.after=function(e,n){t.Pipeline.warnIfFunctionNotRegistered(n);var i=this._queue.indexOf(e);if(-1===i)throw new Error("Cannot find existingFn");this._queue.splice(i+1,0,n)},t.Pipeline.prototype.before=function(e,n){t.Pipeline.warnIfFunctionNotRegistered(n);var i=this._queue.indexOf(e);if(-1===i)throw new Error("Cannot find existingFn");this._queue.splice(i,0,n)},t.Pipeline.prototype.remove=function(e){var t=this._queue.indexOf(e);-1!==t&&this._queue.splice(t,1)},t.Pipeline.prototype.run=function(e){for(var t=[],n=e.length,i=this._queue.length,o=0;n>o;o++){for(var r=e[o],s=0;i>s&&(r=this._queue[s](r,o,e),void 0!==r&&null!==r);s++);void 0!==r&&null!==r&&t.push(r)}return t},t.Pipeline.prototype.reset=function(){this._queue=[]},t.Pipeline.prototype.get=function(){return this._queue},t.Pipeline.prototype.toJSON=function(){return this._queue.map(function(e){return t.Pipeline.warnIfFunctionNotRegistered(e),e.label})},t.Index=function(){this._fields=[],this._ref="id",this.pipeline=new t.Pipeline,this.documentStore=new t.DocumentStore,this.index={},this.eventEmitter=new t.EventEmitter,this._idfCache={},this.on("add","remove","update",function(){this._idfCache={}}.bind(this))},t.Index.prototype.on=function(){var e=Array.prototype.slice.call(arguments);return this.eventEmitter.addListener.apply(this.eventEmitter,e)},t.Index.prototype.off=function(e,t){return this.eventEmitter.removeListener(e,t)},t.Index.load=function(e){e.version!==t.version&&t.utils.warn("version mismatch: current "+t.version+" importing "+e.version);var n=new this;n._fields=e.fields,n._ref=e.ref,n.documentStore=t.DocumentStore.load(e.documentStore),n.pipeline=t.Pipeline.load(e.pipeline),n.index={};for(var i in e.index)n.index[i]=t.InvertedIndex.load(e.index[i]);return n},t.Index.prototype.addField=function(e){return this._fields.push(e),this.index[e]=new t.InvertedIndex,this},t.Index.prototype.setRef=function(e){return this._ref=e,this},t.Index.prototype.saveDocument=function(e){return this.documentStore=new t.DocumentStore(e),this},t.Index.prototype.addDoc=function(e,n){if(e){var n=void 0===n?!0:n,i=e[this._ref];this.documentStore.addDoc(i,e),this._fields.forEach(function(n){var o=this.pipeline.run(t.tokenizer(e[n]));this.documentStore.addFieldLength(i,n,o.length);var r={};o.forEach(function(e){e in r?r[e]+=1:r[e]=1},this);for(var s in r){var u=r[s];u=Math.sqrt(u),this.index[n].addToken(s,{ref:i,tf:u})}},this),n&&this.eventEmitter.emit("add",e,this)}},t.Index.prototype.removeDocByRef=function(e){if(e&&this.documentStore.isDocStored()!==!1&&this.documentStore.hasDoc(e)){var t=this.documentStore.getDoc(e);this.removeDoc(t,!1)}},t.Index.prototype.removeDoc=function(e,n){if(e){var n=void 0===n?!0:n,i=e[this._ref];this.documentStore.hasDoc(i)&&(this.documentStore.removeDoc(i),this._fields.forEach(function(n){var o=this.pipeline.run(t.tokenizer(e[n]));o.forEach(function(e){this.index[n].removeToken(e,i)},this)},this),n&&this.eventEmitter.emit("remove",e,this))}},t.Index.prototype.updateDoc=function(e,t){var t=void 0===t?!0:t;this.removeDocByRef(e[this._ref],!1),this.addDoc(e,!1),t&&this.eventEmitter.emit("update",e,this)},t.Index.prototype.idf=function(e,t){var n="@"+t+"/"+e;if(Object.prototype.hasOwnProperty.call(this._idfCache,n))return this._idfCache[n];var i=this.index[t].getDocFreq(e),o=1+Math.log(this.documentStore.length/(i+1));return this._idfCache[n]=o,o},t.Index.prototype.getFields=function(){return this._fields.slice()},t.Index.prototype.search=function(e,n){if(!e)return[];e="string"==typeof e?{any:e}:JSON.parse(JSON.stringify(e));var i=null;null!=n&&(i=JSON.stringify(n));for(var o=new t.Configuration(i,this.getFields()).get(),r={},s=Object.keys(e),u=0;u<s.length;u++){var a=s[u];r[a]=this.pipeline.run(t.tokenizer(e[a]))}var l={};for(var c in o){var d=r[c]||r.any;if(d){var f=this.fieldSearch(d,c,o),h=o[c].boost;for(var p in f)f[p]=f[p]*h;for(var p in f)p in l?l[p]+=f[p]:l[p]=f[p]}}var v,g=[];for(var p in l)v={ref:p,score:l[p]},this.documentStore.hasDoc(p)&&(v.doc=this.documentStore.getDoc(p)),g.push(v);return g.sort(function(e,t){return t.score-e.score}),g},t.Index.prototype.fieldSearch=function(e,t,n){var i=n[t].bool,o=n[t].expand,r=n[t].boost,s=null,u={};return 0!==r?(e.forEach(function(e){var n=[e];1==o&&(n=this.index[t].expandToken(e));var r={};n.forEach(function(n){var o=this.index[t].getDocs(n),a=this.idf(n,t);if(s&&"AND"==i){var l={};for(var c in s)c in o&&(l[c]=o[c]);o=l}n==e&&this.fieldSearchStats(u,n,o);for(var c in o){var d=this.index[t].getTermFrequency(n,c),f=this.documentStore.getFieldLength(c,t),h=1;0!=f&&(h=1/Math.sqrt(f));var p=1;n!=e&&(p=.15*(1-(n.length-e.length)/n.length));var v=d*a*h*p;c in r?r[c]+=v:r[c]=v}},this),s=this.mergeScores(s,r,i)},this),s=this.coordNorm(s,u,e.length)):void 0},t.Index.prototype.mergeScores=function(e,t,n){if(!e)return t;if("AND"==n){var i={};for(var o in t)o in e&&(i[o]=e[o]+t[o]);return i}for(var o in t)o in e?e[o]+=t[o]:e[o]=t[o];return e},t.Index.prototype.fieldSearchStats=function(e,t,n){for(var i in n)i in e?e[i].push(t):e[i]=[t]},t.Index.prototype.coordNorm=function(e,t,n){for(var i in e)if(i in t){var o=t[i].length;e[i]=e[i]*o/n}return e},t.Index.prototype.toJSON=function(){var e={};return this._fields.forEach(function(t){e[t]=this.index[t].toJSON()},this),{version:t.version,fields:this._fields,ref:this._ref,documentStore:this.documentStore.toJSON(),index:e,pipeline:this.pipeline.toJSON()}},t.Index.prototype.use=function(e){var t=Array.prototype.slice.call(arguments,1);t.unshift(this),e.apply(this,t)},t.DocumentStore=function(e){this._save=null===e||void 0===e?!0:e,this.docs={},this.docInfo={},this.length=0},t.DocumentStore.load=function(e){var t=new this;return t.length=e.length,t.docs=e.docs,t.docInfo=e.docInfo,t._save=e.save,t},t.DocumentStore.prototype.isDocStored=function(){return this._save},t.DocumentStore.prototype.addDoc=function(t,n){this.hasDoc(t)||this.length++,this.docs[t]=this._save===!0?e(n):null},t.DocumentStore.prototype.getDoc=function(e){return this.hasDoc(e)===!1?null:this.docs[e]},t.DocumentStore.prototype.hasDoc=function(e){return e in this.docs},t.DocumentStore.prototype.removeDoc=function(e){this.hasDoc(e)&&(delete this.docs[e],delete this.docInfo[e],this.length--)},t.DocumentStore.prototype.addFieldLength=function(e,t,n){null!==e&&void 0!==e&&0!=this.hasDoc(e)&&(this.docInfo[e]||(this.docInfo[e]={}),this.docInfo[e][t]=n)},t.DocumentStore.prototype.updateFieldLength=function(e,t,n){null!==e&&void 0!==e&&0!=this.hasDoc(e)&&this.addFieldLength(e,t,n)},t.DocumentStore.prototype.getFieldLength=function(e,t){return null===e||void 0===e?0:e in this.docs&&t in this.docInfo[e]?this.docInfo[e][t]:0},t.DocumentStore.prototype.toJSON=function(){return{docs:this.docs,docInfo:this.docInfo,length:this.length,save:this._save}},t.stemmer=function(){var e={ational:"ate",tional:"tion",enci:"ence",anci:"ance",izer:"ize",bli:"ble",alli:"al",entli:"ent",eli:"e",ousli:"ous",ization:"ize",ation:"ate",ator:"ate",alism:"al",iveness:"ive",fulness:"ful",ousness:"ous",aliti:"al",iviti:"ive",biliti:"ble",logi:"log"},t={icate:"ic",ative:"",alize:"al",iciti:"ic",ical:"ic",ful:"",ness:""},n="[^aeiou]",i="[aeiouy]",o=n+"[^aeiouy]*",r=i+"[aeiou]*",s="^("+o+")?"+r+o,u="^("+o+")?"+r+o+"("+r+")?$",a="^("+o+")?"+r+o+r+o,l="^("+o+")?"+i,c=new RegExp(s),d=new RegExp(a),f=new RegExp(u),h=new RegExp(l),p=/^(.+?)(ss|i)es$/,v=/^(.+?)([^s])s$/,g=/^(.+?)eed$/,m=/^(.+?)(ed|ing)$/,y=/.$/,S=/(at|bl|iz)$/,x=new RegExp("([^aeiouylsz])\\1$"),w=new RegExp("^"+o+i+"[^aeiouwxy]$"),I=/^(.+?[^aeiou])y$/,b=/^(.+?)(ational|tional|enci|anci|izer|bli|alli|entli|eli|ousli|ization|ation|ator|alism|iveness|fulness|ousness|aliti|iviti|biliti|logi)$/,E=/^(.+?)(icate|ative|alize|iciti|ical|ful|ness)$/,D=/^(.+?)(al|ance|ence|er|ic|able|ible|ant|ement|ment|ent|ou|ism|ate|iti|ous|ive|ize)$/,F=/^(.+?)(s|t)(ion)$/,_=/^(.+?)e$/,P=/ll$/,k=new RegExp("^"+o+i+"[^aeiouwxy]$"),z=function(n){var i,o,r,s,u,a,l;if(n.length<3)return n;if(r=n.substr(0,1),"y"==r&&(n=r.toUpperCase()+n.substr(1)),s=p,u=v,s.test(n)?n=n.replace(s,"$1$2"):u.test(n)&&(n=n.replace(u,"$1$2")),s=g,u=m,s.test(n)){var z=s.exec(n);s=c,s.test(z[1])&&(s=y,n=n.replace(s,""))}else if(u.test(n)){var z=u.exec(n);i=z[1],u=h,u.test(i)&&(n=i,u=S,a=x,l=w,u.test(n)?n+="e":a.test(n)?(s=y,n=n.replace(s,"")):l.test(n)&&(n+="e"))}if(s=I,s.test(n)){var z=s.exec(n);i=z[1],n=i+"i"}if(s=b,s.test(n)){var z=s.exec(n);i=z[1],o=z[2],s=c,s.test(i)&&(n=i+e[o])}if(s=E,s.test(n)){var z=s.exec(n);i=z[1],o=z[2],s=c,s.test(i)&&(n=i+t[o])}if(s=D,u=F,s.test(n)){var z=s.exec(n);i=z[1],s=d,s.test(i)&&(n=i)}else if(u.test(n)){var z=u.exec(n);i=z[1]+z[2],u=d,u.test(i)&&(n=i)}if(s=_,s.test(n)){var z=s.exec(n);i=z[1],s=d,u=f,a=k,(s.test(i)||u.test(i)&&!a.test(i))&&(n=i)}return s=P,u=d,s.test(n)&&u.test(n)&&(s=y,n=n.replace(s,"")),"y"==r&&(n=r.toLowerCase()+n.substr(1)),n};return z}(),t.Pipeline.registerFunction(t.stemmer,"stemmer"),t.stopWordFilter=function(e){return e&&t.stopWordFilter.stopWords[e]!==!0?e:void 0},t.clearStopWords=function(){t.stopWordFilter.stopWords={}},t.addStopWords=function(e){null!=e&&Array.isArray(e)!==!1&&e.forEach(function(e){t.stopWordFilter.stopWords[e]=!0},this)},t.resetStopWords=function(){t.stopWordFilter.stopWords=t.defaultStopWords},t.defaultStopWords={"":!0,a:!0,able:!0,about:!0,across:!0,after:!0,all:!0,almost:!0,also:!0,am:!0,among:!0,an:!0,and:!0,any:!0,are:!0,as:!0,at:!0,be:!0,because:!0,been:!0,but:!0,by:!0,can:!0,cannot:!0,could:!0,dear:!0,did:!0,"do":!0,does:!0,either:!0,"else":!0,ever:!0,every:!0,"for":!0,from:!0,get:!0,got:!0,had:!0,has:!0,have:!0,he:!0,her:!0,hers:!0,him:!0,his:!0,how:!0,however:!0,i:!0,"if":!0,"in":!0,into:!0,is:!0,it:!0,its:!0,just:!0,least:!0,let:!0,like:!0,likely:!0,may:!0,me:!0,might:!0,most:!0,must:!0,my:!0,neither:!0,no:!0,nor:!0,not:!0,of:!0,off:!0,often:!0,on:!0,only:!0,or:!0,other:!0,our:!0,own:!0,rather:!0,said:!0,say:!0,says:!0,she:!0,should:!0,since:!0,so:!0,some:!0,than:!0,that:!0,the:!0,their:!0,them:!0,then:!0,there:!0,these:!0,they:!0,"this":!0,tis:!0,to:!0,too:!0,twas:!0,us:!0,wants:!0,was:!0,we:!0,were:!0,what:!0,when:!0,where:!0,which:!0,"while":!0,who:!0,whom:!0,why:!0,will:!0,"with":!0,would:!0,yet:!0,you:!0,your:!0},t.stopWordFilter.stopWords=t.defaultStopWords,t.Pipeline.registerFunction(t.stopWordFilter,"stopWordFilter"),t.trimmer=function(e){if(null===e||void 0===e)throw new Error("token should not be undefined");return e.replace(/^\W+/,"").replace(/\W+$/,"")},t.Pipeline.registerFunction(t.trimmer,"trimmer"),t.InvertedIndex=function(){this.root={docs:{},df:0}},t.InvertedIndex.load=function(e){var t=new this;return t.root=e.root,t},t.InvertedIndex.prototype.addToken=function(e,t,n){for(var n=n||this.root,i=0;i<=e.length-1;){var o=e[i];o in n||(n[o]={docs:{},df:0}),i+=1,n=n[o]}var r=t.ref;n.docs[r]?n.docs[r]={tf:t.tf}:(n.docs[r]={tf:t.tf},n.df+=1)},t.InvertedIndex.prototype.hasToken=function(e){if(!e)return!1;for(var t=this.root,n=0;n<e.length;n++){if(!t[e[n]])return!1;t=t[e[n]]}return!0},t.InvertedIndex.prototype.getNode=function(e){if(!e)return null;for(var t=this.root,n=0;n<e.length;n++){if(!t[e[n]])return null;t=t[e[n]]}return t},t.InvertedIndex.prototype.getDocs=function(e){var t=this.getNode(e);return null==t?{}:t.docs},t.InvertedIndex.prototype.getTermFrequency=function(e,t){var n=this.getNode(e);return null==n?0:t in n.docs?n.docs[t].tf:0},t.InvertedIndex.prototype.getDocFreq=function(e){var t=this.getNode(e);return null==t?0:t.df},t.InvertedIndex.prototype.removeToken=function(e,t){if(e){var n=this.getNode(e);null!=n&&t in n.docs&&(delete n.docs[t],n.df-=1)}},t.InvertedIndex.prototype.expandToken=function(e,t,n){if(null==e||""==e)return[];var t=t||[];if(void 0==n&&(n=this.getNode(e),null==n))return t;n.df>0&&t.push(e);for(var i in n)"docs"!==i&&"df"!==i&&this.expandToken(e+i,t,n[i]);return t},t.InvertedIndex.prototype.toJSON=function(){return{root:this.root}},t.Configuration=function(e,n){var e=e||"";if(void 0==n||null==n)throw new Error("fields should not be null");this.config={};var i;try{i=JSON.parse(e),this.buildUserConfig(i,n)}catch(o){t.utils.warn("user configuration parse failed, will use default configuration"),this.buildDefaultConfig(n)}},t.Configuration.prototype.buildDefaultConfig=function(e){this.reset(),e.forEach(function(e){this.config[e]={boost:1,bool:"OR",expand:!1}},this)},t.Configuration.prototype.buildUserConfig=function(e,n){var i="OR",o=!1;if(this.reset(),"bool"in e&&(i=e.bool||i),"expand"in e&&(o=e.expand||o),"fields"in e)for(var r in e.fields)if(n.indexOf(r)>-1){var s=e.fields[r],u=o;void 0!=s.expand&&(u=s.expand),this.config[r]={boost:s.boost||0===s.boost?s.boost:1,bool:s.bool||i,expand:u}}else t.utils.warn("field name in user configuration not found in index instance fields");else this.addAllFields2UserConfig(i,o,n)},t.Configuration.prototype.addAllFields2UserConfig=function(e,t,n){n.forEach(function(n){this.config[n]={boost:1,bool:e,expand:t}},this)},t.Configuration.prototype.get=function(){return this.config},t.Configuration.prototype.reset=function(){this.config={}},lunr.SortedSet=function(){this.length=0,this.elements=[]},lunr.SortedSet.load=function(e){var t=new this;return t.elements=e,t.length=e.length,t},lunr.SortedSet.prototype.add=function(){var e,t;for(e=0;e<arguments.length;e++)t=arguments[e],~this.indexOf(t)||this.elements.splice(this.locationFor(t),0,t);this.length=this.elements.length},lunr.SortedSet.prototype.toArray=function(){return this.elements.slice()},lunr.SortedSet.prototype.map=function(e,t){return this.elements.map(e,t)},lunr.SortedSet.prototype.forEach=function(e,t){return this.elements.forEach(e,t)},lunr.SortedSet.prototype.indexOf=function(e){for(var t=0,n=this.elements.length,i=n-t,o=t+Math.floor(i/2),r=this.elements[o];i>1;){if(r===e)return o;e>r&&(t=o),r>e&&(n=o),i=n-t,o=t+Math.floor(i/2),r=this.elements[o]}return r===e?o:-1},lunr.SortedSet.prototype.locationFor=function(e){for(var t=0,n=this.elements.length,i=n-t,o=t+Math.floor(i/2),r=this.elements[o];i>1;)e>r&&(t=o),r>e&&(n=o),i=n-t,o=t+Math.floor(i/2),r=this.elements[o];return r>e?o:e>r?o+1:void 0},lunr.SortedSet.prototype.intersect=function(e){for(var t=new lunr.SortedSet,n=0,i=0,o=this.length,r=e.length,s=this.elements,u=e.elements;;){if(n>o-1||i>r-1)break;s[n]!==u[i]?s[n]<u[i]?n++:s[n]>u[i]&&i++:(t.add(s[n]),n++,i++)}return t},lunr.SortedSet.prototype.clone=function(){var e=new lunr.SortedSet;return e.elements=this.toArray(),e.length=e.elements.length,e},lunr.SortedSet.prototype.union=function(e){var t,n,i;this.length>=e.length?(t=this,n=e):(t=e,n=this),i=t.clone();for(var o=0,r=n.toArray();o<r.length;o++)i.add(r[o]);return i},lunr.SortedSet.prototype.toJSON=function(){return this.toArray()},function(e,t){"function"==typeof define&&define.amd?define(t):"object"==typeof exports?module.exports=t():e.elasticlunr=t()}(this,function(){return t})}();
    /** pdoc search index */const docs = {"version": "0.9.5", "fields": ["qualname", "fullname", "doc"], "ref": "fullname", "documentStore": {"docs": {"pyv": {"fullname": "pyv", "modulename": "pyv", "qualname": "", "type": "module", "doc": "<p></p>\n"}, "pyv.defines": {"fullname": "pyv.defines", "modulename": "pyv.defines", "qualname": "", "type": "module", "doc": "<p></p>\n"}, "pyv.isa": {"fullname": "pyv.isa", "modulename": "pyv.isa", "qualname": "", "type": "module", "doc": "<p>ISA definitions.</p>\n"}, "pyv.mem": {"fullname": "pyv.mem", "modulename": "pyv.mem", "qualname": "", "type": "module", "doc": "<p></p>\n"}, "pyv.mem.Memory": {"fullname": "pyv.mem.Memory", "modulename": "pyv.mem", "qualname": "Memory", "type": "class", "doc": "<p>Simple memory.</p>\n\n<p>A memory is represented by a simple list of bytes.</p>\n\n<p>Byte-ordering: Little-endian</p>\n"}, "pyv.mem.Memory.__init__": {"fullname": "pyv.mem.Memory.__init__", "modulename": "pyv.mem", "qualname": "Memory.__init__", "type": "function", "doc": "<p>Memory constructor.</p>\n\n<h6 id=\"args\">Args</h6>\n\n<ul>\n<li><strong>size:</strong>  Size of memory in bytes.</li>\n</ul>\n", "parameters": ["self", "size"], "funcdef": "def"}, "pyv.mem.Memory.read": {"fullname": "pyv.mem.Memory.read", "modulename": "pyv.mem", "qualname": "Memory.read", "type": "function", "doc": "<p>Reads data from memory.</p>\n\n<h6 id=\"args\">Args</h6>\n\n<ul>\n<li><strong>addr:</strong>  Starting address to read from.</li>\n<li><strong>w:</strong>  Number of bytes to read.\nAccepted values: 1, 2, 4</li>\n</ul>\n\n<h6 id=\"returns\">Returns</h6>\n\n<blockquote>\n  <p>A single word containing the read bytes.</p>\n</blockquote>\n\n<h6 id=\"raises\">Raises</h6>\n\n<ul>\n<li><strong>Exception:</strong>  <code>w</code> is not from {1,2,4}.</li>\n</ul>\n", "parameters": ["self", "addr", "w"], "funcdef": "def"}, "pyv.mem.Memory.write": {"fullname": "pyv.mem.Memory.write", "modulename": "pyv.mem", "qualname": "Memory.write", "type": "function", "doc": "<p>Writes data to memory.</p>\n\n<h6 id=\"args\">Args</h6>\n\n<ul>\n<li><strong>addr:</strong>  Starting address for write operation.</li>\n<li><strong>val:</strong>  Value to write.</li>\n<li><strong>w:</strong>  Number of bytes to write.\nAccepted values: 1, 2, 4</li>\n</ul>\n\n<h6 id=\"raises\">Raises</h6>\n\n<ul>\n<li><strong>Exception:</strong>  <code>w</code> is not from {1,2,4}.</li>\n</ul>\n", "parameters": ["self", "addr", "val", "w"], "funcdef": "def"}, "pyv.models": {"fullname": "pyv.models", "modulename": "pyv.models", "qualname": "", "type": "module", "doc": "<p></p>\n"}, "pyv.models.Model": {"fullname": "pyv.models.Model", "modulename": "pyv.models", "qualname": "Model", "type": "class", "doc": "<p>Base class for all core models.</p>\n"}, "pyv.models.Model.__init__": {"fullname": "pyv.models.Model.__init__", "modulename": "pyv.models", "qualname": "Model.__init__", "type": "function", "doc": "<p></p>\n", "parameters": ["self", "customLog"], "funcdef": "def"}, "pyv.models.Model.run": {"fullname": "pyv.models.Model.run", "modulename": "pyv.models", "qualname": "Model.run", "type": "function", "doc": "<p>Runs the simulation.</p>\n\n<h6 id=\"args\">Args</h6>\n\n<ul>\n<li><strong>num_cycles (int, optional):</strong>  Number of clock cycles to simulate. Defaults to 1.</li>\n</ul>\n", "parameters": ["self", "num_cycles"], "funcdef": "def"}, "pyv.models.Model.getCycles": {"fullname": "pyv.models.Model.getCycles", "modulename": "pyv.models", "qualname": "Model.getCycles", "type": "function", "doc": "<p>Get number cycles executed.</p>\n\n<h6 id=\"returns\">Returns</h6>\n\n<blockquote>\n  <p>int: Number of executed cycles.</p>\n</blockquote>\n", "parameters": ["self"], "funcdef": "def"}, "pyv.models.SingleCycle": {"fullname": "pyv.models.SingleCycle", "modulename": "pyv.models", "qualname": "SingleCycle", "type": "class", "doc": "<p>Implements a simple, 5-stage, single cylce RISC-V CPU.</p>\n\n<p>Default memory size: 8 KiB</p>\n"}, "pyv.models.SingleCycle.__init__": {"fullname": "pyv.models.SingleCycle.__init__", "modulename": "pyv.models", "qualname": "SingleCycle.__init__", "type": "function", "doc": "<p></p>\n", "parameters": ["self"], "funcdef": "def"}, "pyv.models.SingleCycleModel": {"fullname": "pyv.models.SingleCycleModel", "modulename": "pyv.models", "qualname": "SingleCycleModel", "type": "class", "doc": "<p>Model wrapper for SingleCycle.</p>\n"}, "pyv.models.SingleCycleModel.__init__": {"fullname": "pyv.models.SingleCycleModel.__init__", "modulename": "pyv.models", "qualname": "SingleCycleModel.__init__", "type": "function", "doc": "<p></p>\n", "parameters": ["self"], "funcdef": "def"}, "pyv.models.SingleCycleModel.log": {"fullname": "pyv.models.SingleCycleModel.log", "modulename": "pyv.models", "qualname": "SingleCycleModel.log", "type": "function", "doc": "<p>Custom log function.</p>\n\n<p>We pass it to the simulator in the constructor.</p>\n", "parameters": ["self"], "funcdef": "def"}, "pyv.models.SingleCycleModel.load_instructions": {"fullname": "pyv.models.SingleCycleModel.load_instructions", "modulename": "pyv.models", "qualname": "SingleCycleModel.load_instructions", "type": "function", "doc": "<p>Load instructions into the instruction memory.</p>\n\n<h6 id=\"args\">Args</h6>\n\n<ul>\n<li><strong>instructions (list):</strong>  List of instruction words.</li>\n</ul>\n", "parameters": ["self", "instructions"], "funcdef": "def"}, "pyv.models.SingleCycleModel.load_binary": {"fullname": "pyv.models.SingleCycleModel.load_binary", "modulename": "pyv.models", "qualname": "SingleCycleModel.load_binary", "type": "function", "doc": "<p>Load a program binary into the instruction memory.</p>\n\n<h6 id=\"args\">Args</h6>\n\n<ul>\n<li><strong>file (string):</strong>  Path to the binary.</li>\n</ul>\n", "parameters": ["self", "file"], "funcdef": "def"}, "pyv.models.SingleCycleModel.readReg": {"fullname": "pyv.models.SingleCycleModel.readReg", "modulename": "pyv.models", "qualname": "SingleCycleModel.readReg", "type": "function", "doc": "<p>Read a register in the register file.</p>\n\n<h6 id=\"args\">Args</h6>\n\n<ul>\n<li><strong>reg (int):</strong>  index of register to be read.</li>\n</ul>\n\n<h6 id=\"returns\">Returns</h6>\n\n<blockquote>\n  <p>int: Value of register.</p>\n</blockquote>\n", "parameters": ["self", "reg"], "funcdef": "def"}, "pyv.models.SingleCycleModel.readPC": {"fullname": "pyv.models.SingleCycleModel.readPC", "modulename": "pyv.models", "qualname": "SingleCycleModel.readPC", "type": "function", "doc": "<p>Read current program counter (PC).</p>\n\n<h6 id=\"returns\">Returns</h6>\n\n<blockquote>\n  <p>int: current program counter</p>\n</blockquote>\n", "parameters": ["self"], "funcdef": "def"}, "pyv.models.SingleCycleModel.readDataMem": {"fullname": "pyv.models.SingleCycleModel.readDataMem", "modulename": "pyv.models", "qualname": "SingleCycleModel.readDataMem", "type": "function", "doc": "<p>Read bytes from data memory.</p>\n\n<h6 id=\"args\">Args</h6>\n\n<ul>\n<li><strong>addr (int):</strong>  Address to read from</li>\n<li><strong>nbytes (int):</strong>  How many bytes to read starting from <code>addr</code>.</li>\n</ul>\n\n<h6 id=\"returns\">Returns</h6>\n\n<blockquote>\n  <p>list: List of bytes.</p>\n</blockquote>\n", "parameters": ["self", "addr", "nbytes"], "funcdef": "def"}, "pyv.models.SingleCycleModel.readInstMem": {"fullname": "pyv.models.SingleCycleModel.readInstMem", "modulename": "pyv.models", "qualname": "SingleCycleModel.readInstMem", "type": "function", "doc": "<p>Read bytes from instruction memory.</p>\n\n<h6 id=\"args\">Args</h6>\n\n<ul>\n<li><strong>addr (int):</strong>  Address to read from</li>\n<li><strong>nbytes (int):</strong>  How many bytes to read starting from <code>addr</code>.</li>\n</ul>\n\n<h6 id=\"returns\">Returns</h6>\n\n<blockquote>\n  <p>list: List of bytes.</p>\n</blockquote>\n", "parameters": ["self", "addr", "nbytes"], "funcdef": "def"}, "pyv.module": {"fullname": "pyv.module", "modulename": "pyv.module", "qualname": "", "type": "module", "doc": "<p></p>\n"}, "pyv.module.Module": {"fullname": "pyv.module.Module", "modulename": "pyv.module", "qualname": "Module", "type": "class", "doc": "<p>Base class for Modules.</p>\n\n<p>All modules inherit from this class.</p>\n\n<p>All modules have to implement the <code>process()</code> method.</p>\n"}, "pyv.module.Module.__init__": {"fullname": "pyv.module.Module.__init__", "modulename": "pyv.module", "qualname": "Module.__init__", "type": "function", "doc": "<p></p>\n", "parameters": [], "funcdef": "def"}, "pyv.module.Module.process": {"fullname": "pyv.module.Module.process", "modulename": "pyv.module", "qualname": "Module.process", "type": "function", "doc": "<p>Generates module's combinatorial outputs for current cycle based on inputs.</p>\n", "parameters": ["self"], "funcdef": "def"}, "pyv.module.Module.onPortChange": {"fullname": "pyv.module.Module.onPortChange", "modulename": "pyv.module", "qualname": "Module.onPortChange", "type": "function", "doc": "<p>Handles a changed input port value.</p>\n\n<p>If not overriden, the module's process method is added to the\nsimulation queue.</p>\n\n<h6 id=\"args\">Args</h6>\n\n<ul>\n<li><strong>port (Port):</strong>  The port that changed.</li>\n</ul>\n", "parameters": ["self", "port"], "funcdef": "def"}, "pyv.port": {"fullname": "pyv.port", "modulename": "pyv.port", "qualname": "", "type": "module", "doc": "<p></p>\n"}, "pyv.port.Port": {"fullname": "pyv.port.Port", "modulename": "pyv.port", "qualname": "Port", "type": "class", "doc": "<p>Represents a single port.</p>\n"}, "pyv.port.Port.__init__": {"fullname": "pyv.port.Port.__init__", "modulename": "pyv.port", "qualname": "Port.__init__", "type": "function", "doc": "<p>Create a new Port object.</p>\n\n<h6 id=\"args\">Args</h6>\n\n<ul>\n<li><strong>direction (bool):</strong>  Direction of this Port.\nDefaults to Input.</li>\n<li><strong>module (Module):</strong>  The module this port belongs to.</li>\n<li><strong>initVal (int, optional):</strong>  Value to initialize Port output with.\nDefaults to None.</li>\n</ul>\n", "parameters": ["self", "direction", "module", "initVal"], "funcdef": "def"}, "pyv.port.Port.read": {"fullname": "pyv.port.Port.read", "modulename": "pyv.port", "qualname": "Port.read", "type": "function", "doc": "<p>Reads the current value of the port.</p>\n\n<h6 id=\"returns\">Returns</h6>\n\n<blockquote>\n  <p>The current value of the port.</p>\n</blockquote>\n", "parameters": ["self"], "funcdef": "def"}, "pyv.port.Port.write": {"fullname": "pyv.port.Port.write", "modulename": "pyv.port", "qualname": "Port.write", "type": "function", "doc": "<p>Writes a new value to the port.</p>\n\n<h6 id=\"args\">Args</h6>\n\n<ul>\n<li><strong>val:</strong>  The new value.</li>\n</ul>\n\n<h6 id=\"raises\">Raises</h6>\n\n<ul>\n<li><strong>Exception:</strong>  A port that is driven by another port has called</li>\n<li><code>write()</code>.</li>\n</ul>\n", "parameters": ["self", "val"], "funcdef": "def"}, "pyv.port.Port.connect": {"fullname": "pyv.port.Port.connect", "modulename": "pyv.port", "qualname": "Port.connect", "type": "function", "doc": "<p>Connects the current port to a driver port. </p>\n\n<h6 id=\"args\">Args</h6>\n\n<ul>\n<li><strong>driver (Port):</strong>  The new driving port for this port.</li>\n</ul>\n\n<h6 id=\"raises\">Raises</h6>\n\n<ul>\n<li><strong>Exception:</strong>  The port attempted to connect to itself.</li>\n<li><strong>TypeError:</strong>  The <code>driver</code> was not of type <code>Port</code>.</li>\n</ul>\n", "parameters": ["self", "driver"], "funcdef": "def"}, "pyv.port.PortX": {"fullname": "pyv.port.PortX", "modulename": "pyv.port", "qualname": "PortX", "type": "class", "doc": "<p>Represents a collection of Ports.</p>\n"}, "pyv.port.PortX.__init__": {"fullname": "pyv.port.PortX.__init__", "modulename": "pyv.port", "qualname": "PortX.__init__", "type": "function", "doc": "<p>Creates a new PortX object.</p>\n\n<p>A dictionary of <code>Port</code> objects will be created.</p>\n\n<p>Each port within that dict is considered a sub-port of the PortX\nobject.</p>\n\n<h6 id=\"args\">Args</h6>\n\n<ul>\n<li><p><strong>direction:</strong>  Port direction. Default: Input</p>\n\n<p>All sub-ports will have the same direction.</p></li>\n<li><strong>module:</strong>  The parent module of this port.</li>\n<li><strong>*ports:</strong>  The names of the sub-ports.</li>\n</ul>\n", "parameters": ["self", "direction", "module", "ports"], "funcdef": "def"}, "pyv.port.PortX.read": {"fullname": "pyv.port.PortX.read", "modulename": "pyv.port", "qualname": "PortX.read", "type": "function", "doc": "<p>Reads the current value(s) of one or more sub-ports.</p>\n\n<h6 id=\"args\">Args</h6>\n\n<ul>\n<li><strong>*ports:</strong>  The name(s) of the sub-port(s) to read values from.</li>\n</ul>\n\n<h6 id=\"returns\">Returns</h6>\n\n<blockquote>\n  <p>Depending on the number n of sub-port names given:</p>\n  \n  <ul>\n  <li>n=0: Return values of all sub-ports as <code>dict</code>.</li>\n  <li>n=1: Return value of the single sub-port.</li>\n  <li>otherwise: Return values of the n provided sub-ports in a list.</li>\n  </ul>\n</blockquote>\n", "parameters": ["self", "ports"], "funcdef": "def"}, "pyv.port.PortX.write": {"fullname": "pyv.port.PortX.write", "modulename": "pyv.port", "qualname": "PortX.write", "type": "function", "doc": "<p>Writes new values to one or more sub-ports.</p>\n\n<h6 id=\"args\">Args</h6>\n\n<ul>\n<li><strong>*args:</strong>  A single integer value,\nOR dict of Ports,\nOR a list of key-value pairs.</li>\n</ul>\n\n<p>If a single integer value is passed, all sub-ports will receive that value.</p>\n\n<p>A <code>dict</code> of ports is usually passed as part of some automatic write\n(e.g. in a <code>RegX</code>).</p>\n\n<p>For writing values to a subset of the sub-ports, use a <em>key-value</em> pair list.\nFor example:</p>\n\n<pre><code>p.write('foo', 42, 'bar', 99)\n</code></pre>\n\n<p>will write 42 to the sub-port named \"foo\", and 99 to the sub-port named \"bar\".</p>\n", "parameters": ["self", "args"], "funcdef": "def"}, "pyv.port.PortX.connect": {"fullname": "pyv.port.PortX.connect", "modulename": "pyv.port", "qualname": "PortX.connect", "type": "function", "doc": "<p>Connects the current PortX to a driver PortX.</p>\n\n<h6 id=\"args\">Args</h6>\n\n<ul>\n<li><strong>driver (PortX):</strong>  The new driver port for this port.</li>\n</ul>\n\n<h6 id=\"raises\">Raises</h6>\n\n<ul>\n<li><strong>TypeError:</strong>  The <code>driver</code> was not a PortX object.</li>\n</ul>\n", "parameters": ["self", "driver"], "funcdef": "def"}, "pyv.port.Wire": {"fullname": "pyv.port.Wire", "modulename": "pyv.port", "qualname": "Wire", "type": "class", "doc": "<p>Represents a single-valued wire.</p>\n\n<p>A wire can be written to and read from just like a regular <code>Port</code>.</p>\n\n<p>A wire can be connected to other wires or ports.</p>\n"}, "pyv.port.WireX": {"fullname": "pyv.port.WireX", "modulename": "pyv.port", "qualname": "WireX", "type": "class", "doc": "<p>Represents a multi-valued wire.</p>\n\n<p>Can be connected to PortX ports.</p>\n"}, "pyv.reg": {"fullname": "pyv.reg", "modulename": "pyv.reg", "qualname": "", "type": "module", "doc": "<p></p>\n"}, "pyv.reg.RegBase": {"fullname": "pyv.reg.RegBase", "modulename": "pyv.reg", "qualname": "RegBase", "type": "class", "doc": "<p>Base class for registers.</p>\n\n<p>This class keeps track of all instantiated registers.</p>\n"}, "pyv.reg.RegBase.__init__": {"fullname": "pyv.reg.RegBase.__init__", "modulename": "pyv.reg", "qualname": "RegBase.__init__", "type": "function", "doc": "<p></p>\n", "parameters": ["self", "resetVal"], "funcdef": "def"}, "pyv.reg.RegBase.reg_list": {"fullname": "pyv.reg.RegBase.reg_list", "modulename": "pyv.reg", "qualname": "RegBase.reg_list", "type": "variable", "doc": "<p></p>\n"}, "pyv.reg.RegBase.reset": {"fullname": "pyv.reg.RegBase.reset", "modulename": "pyv.reg", "qualname": "RegBase.reset", "type": "function", "doc": "<p>Reset all registers.</p>\n", "parameters": [], "funcdef": "def"}, "pyv.reg.Reg": {"fullname": "pyv.reg.Reg", "modulename": "pyv.reg", "qualname": "Reg", "type": "class", "doc": "<p>Represents a single value register.</p>\n"}, "pyv.reg.Reg.__init__": {"fullname": "pyv.reg.Reg.__init__", "modulename": "pyv.reg", "qualname": "Reg.__init__", "type": "function", "doc": "<p></p>\n", "parameters": ["self", "resetVal"], "funcdef": "def"}, "pyv.reg.Reg.reset": {"fullname": "pyv.reg.Reg.reset", "modulename": "pyv.reg", "qualname": "Reg.reset", "type": "function", "doc": "<p>Reset all registers.</p>\n", "parameters": ["self"], "funcdef": "def"}, "pyv.reg.RegX": {"fullname": "pyv.reg.RegX", "modulename": "pyv.reg", "qualname": "RegX", "type": "class", "doc": "<p>Represents a multivalue register.</p>\n"}, "pyv.reg.RegX.__init__": {"fullname": "pyv.reg.RegX.__init__", "modulename": "pyv.reg", "qualname": "RegX.__init__", "type": "function", "doc": "<p></p>\n", "parameters": ["self", "args"], "funcdef": "def"}, "pyv.reg.RegX.reset": {"fullname": "pyv.reg.RegX.reset", "modulename": "pyv.reg", "qualname": "RegX.reset", "type": "function", "doc": "<p>Reset all subports.</p>\n\n<p>For now: 0</p>\n\n<h6 id=\"args\">Args</h6>\n\n<ul>\n<li><strong>resetVal:</strong>  The reset value.</li>\n</ul>\n", "parameters": ["self"], "funcdef": "def"}, "pyv.reg.ShiftReg": {"fullname": "pyv.reg.ShiftReg", "modulename": "pyv.reg", "qualname": "ShiftReg", "type": "class", "doc": "<p>Represents a single-valued shift register.</p>\n\n<p>For optimization reasons, the lists operate from right to left.</p>\n"}, "pyv.reg.ShiftReg.__init__": {"fullname": "pyv.reg.ShiftReg.__init__", "modulename": "pyv.reg", "qualname": "ShiftReg.__init__", "type": "function", "doc": "<p></p>\n", "parameters": ["self", "depth", "resetVal"], "funcdef": "def"}, "pyv.reg.ShiftReg.reset": {"fullname": "pyv.reg.ShiftReg.reset", "modulename": "pyv.reg", "qualname": "ShiftReg.reset", "type": "function", "doc": "<p>Reset all registers.</p>\n", "parameters": ["self"], "funcdef": "def"}, "pyv.reg.ShiftReg.updateSerOut": {"fullname": "pyv.reg.ShiftReg.updateSerOut", "modulename": "pyv.reg", "qualname": "ShiftReg.updateSerOut", "type": "function", "doc": "<p>Updates the output value of the shift register.</p>\n", "parameters": ["self"], "funcdef": "def"}, "pyv.reg.ShiftRegParallel": {"fullname": "pyv.reg.ShiftRegParallel", "modulename": "pyv.reg", "qualname": "ShiftRegParallel", "type": "class", "doc": "<p>Represents a single-valued shift register.</p>\n\n<p>For optimization reasons, the lists operate from right to left.</p>\n"}, "pyv.reg.ShiftRegParallel.__init__": {"fullname": "pyv.reg.ShiftRegParallel.__init__", "modulename": "pyv.reg", "qualname": "ShiftRegParallel.__init__", "type": "function", "doc": "<p></p>\n", "parameters": ["self", "depth", "resetVal"], "funcdef": "def"}, "pyv.reg.ShiftRegParallel.updateParOut": {"fullname": "pyv.reg.ShiftRegParallel.updateParOut", "modulename": "pyv.reg", "qualname": "ShiftRegParallel.updateParOut", "type": "function", "doc": "<p></p>\n", "parameters": ["self"], "funcdef": "def"}, "pyv.reg.Regfile": {"fullname": "pyv.reg.Regfile", "modulename": "pyv.reg", "qualname": "Regfile", "type": "class", "doc": "<p>RISC-V: Integer register file.</p>\n"}, "pyv.reg.Regfile.__init__": {"fullname": "pyv.reg.Regfile.__init__", "modulename": "pyv.reg", "qualname": "Regfile.__init__", "type": "function", "doc": "<p></p>\n", "parameters": ["self"], "funcdef": "def"}, "pyv.reg.Regfile.read": {"fullname": "pyv.reg.Regfile.read", "modulename": "pyv.reg", "qualname": "Regfile.read", "type": "function", "doc": "<p>Reads a register.</p>\n\n<h6 id=\"args\">Args</h6>\n\n<ul>\n<li><strong>reg (int):</strong>  Index of register to read.</li>\n</ul>\n\n<h6 id=\"returns\">Returns</h6>\n\n<blockquote>\n  <p>int: The value of the register.</p>\n</blockquote>\n", "parameters": ["self", "reg"], "funcdef": "def"}, "pyv.reg.Regfile.write": {"fullname": "pyv.reg.Regfile.write", "modulename": "pyv.reg", "qualname": "Regfile.write", "type": "function", "doc": "<p>Writes a value to a register.</p>\n\n<h6 id=\"args\">Args</h6>\n\n<ul>\n<li><strong>reg (int):</strong>  Index of register to write.</li>\n<li><strong>val (int):</strong>  Value to write.</li>\n</ul>\n", "parameters": ["self", "reg", "val"], "funcdef": "def"}, "pyv.reg.Regfile.reset": {"fullname": "pyv.reg.Regfile.reset", "modulename": "pyv.reg", "qualname": "Regfile.reset", "type": "function", "doc": "<p>Reset the register file.</p>\n", "parameters": ["self"], "funcdef": "def"}, "pyv.serial": {"fullname": "pyv.serial", "modulename": "pyv.serial", "qualname": "", "type": "module", "doc": "<p></p>\n"}, "pyv.serial.ser_adder": {"fullname": "pyv.serial.ser_adder", "modulename": "pyv.serial.ser_adder", "qualname": "", "type": "module", "doc": "<p></p>\n"}, "pyv.serial.ser_adder.SerAdder": {"fullname": "pyv.serial.ser_adder.SerAdder", "modulename": "pyv.serial.ser_adder", "qualname": "SerAdder", "type": "class", "doc": "<p>Base class for Modules.</p>\n\n<p>All modules inherit from this class.</p>\n\n<p>All modules have to implement the <code>process()</code> method.</p>\n"}, "pyv.serial.ser_adder.SerAdder.__init__": {"fullname": "pyv.serial.ser_adder.SerAdder.__init__", "modulename": "pyv.serial.ser_adder", "qualname": "SerAdder.__init__", "type": "function", "doc": "<p></p>\n", "parameters": ["self"], "funcdef": "def"}, "pyv.serial.ser_adder.SerAdder.process": {"fullname": "pyv.serial.ser_adder.SerAdder.process", "modulename": "pyv.serial.ser_adder", "qualname": "SerAdder.process", "type": "function", "doc": "<p>Generates module's combinatorial outputs for current cycle based on inputs.</p>\n", "parameters": ["self"], "funcdef": "def"}, "pyv.serial.serial_alu": {"fullname": "pyv.serial.serial_alu", "modulename": "pyv.serial.serial_alu", "qualname": "", "type": "module", "doc": "<p></p>\n"}, "pyv.serial.serial_alu.SerALU": {"fullname": "pyv.serial.serial_alu.SerALU", "modulename": "pyv.serial.serial_alu", "qualname": "SerALU", "type": "class", "doc": "<p>Base class for Modules.</p>\n\n<p>All modules inherit from this class.</p>\n\n<p>All modules have to implement the <code>process()</code> method.</p>\n"}, "pyv.serial.serial_alu.SerALU.__init__": {"fullname": "pyv.serial.serial_alu.SerALU.__init__", "modulename": "pyv.serial.serial_alu", "qualname": "SerALU.__init__", "type": "function", "doc": "<p></p>\n", "parameters": ["self", "depth"], "funcdef": "def"}, "pyv.serial.serial_alu.SerALU.process": {"fullname": "pyv.serial.serial_alu.SerALU.process", "modulename": "pyv.serial.serial_alu", "qualname": "SerALU.process", "type": "function", "doc": "<p>Generates module's combinatorial outputs for current cycle based on inputs.</p>\n", "parameters": ["self"], "funcdef": "def"}, "pyv.serial.test_serial": {"fullname": "pyv.serial.test_serial", "modulename": "pyv.serial.test_serial", "qualname": "", "type": "module", "doc": "<p></p>\n"}, "pyv.serial.test_serial.test_ser_adder": {"fullname": "pyv.serial.test_serial.test_ser_adder", "modulename": "pyv.serial.test_serial", "qualname": "test_ser_adder", "type": "function", "doc": "<p></p>\n", "parameters": [], "funcdef": "def"}, "pyv.serial_core": {"fullname": "pyv.serial_core", "modulename": "pyv.serial_core", "qualname": "", "type": "module", "doc": "<p></p>\n"}, "pyv.simulator": {"fullname": "pyv.simulator", "modulename": "pyv.simulator", "qualname": "", "type": "module", "doc": "<p></p>\n"}, "pyv.simulator.Simulator": {"fullname": "pyv.simulator.Simulator", "modulename": "pyv.simulator", "qualname": "Simulator", "type": "class", "doc": "<p></p>\n"}, "pyv.simulator.Simulator.__init__": {"fullname": "pyv.simulator.Simulator.__init__", "modulename": "pyv.simulator", "qualname": "Simulator.__init__", "type": "function", "doc": "<p></p>\n", "parameters": ["self", "customLog"], "funcdef": "def"}, "pyv.simulator.Simulator.globalSim": {"fullname": "pyv.simulator.Simulator.globalSim", "modulename": "pyv.simulator", "qualname": "Simulator.globalSim", "type": "variable", "doc": "<p></p>\n"}, "pyv.simulator.Simulator.run": {"fullname": "pyv.simulator.Simulator.run", "modulename": "pyv.simulator", "qualname": "Simulator.run", "type": "function", "doc": "<p>Runs the simulation.</p>\n\n<h6 id=\"args\">Args</h6>\n\n<ul>\n<li><strong>num_cycles (int, optional):</strong>  Number of cycles to execute. Defaults to 1.</li>\n<li><strong>reset_regs (bool, optional):</strong>  Whether to reset registers before the\nsimulation. Defaults to True.</li>\n</ul>\n", "parameters": ["self", "num_cycles", "reset_regs"], "funcdef": "def"}, "pyv.simulator.Simulator.addToSimQ": {"fullname": "pyv.simulator.Simulator.addToSimQ", "modulename": "pyv.simulator", "qualname": "Simulator.addToSimQ", "type": "function", "doc": "<p>Add a function to the simulation queue.</p>\n\n<h6 id=\"args\">Args</h6>\n\n<ul>\n<li><strong>fn (function):</strong>  The function we want to add to the queue.</li>\n</ul>\n", "parameters": ["self", "fn"], "funcdef": "def"}, "pyv.simulator.Simulator.getCycles": {"fullname": "pyv.simulator.Simulator.getCycles", "modulename": "pyv.simulator", "qualname": "Simulator.getCycles", "type": "function", "doc": "<p>Returns the current number of cycles.</p>\n\n<h6 id=\"returns\">Returns</h6>\n\n<blockquote>\n  <p>int: The current number of cycles.</p>\n</blockquote>\n", "parameters": ["self"], "funcdef": "def"}, "pyv.stages": {"fullname": "pyv.stages", "modulename": "pyv.stages", "qualname": "", "type": "module", "doc": "<p></p>\n"}, "pyv.stages.IFStage": {"fullname": "pyv.stages.IFStage", "modulename": "pyv.stages", "qualname": "IFStage", "type": "class", "doc": "<p>Instruction Fetch Stage.</p>\n\n<h6 id=\"inputs\">Inputs</h6>\n\n<blockquote>\n  <p>npc_i: Next program counter (PC).</p>\n</blockquote>\n\n<h6 id=\"outputs\">Outputs</h6>\n\n<blockquote>\n  <p>IFID_o: Interface to IDStage.</p>\n</blockquote>\n"}, "pyv.stages.IFStage.__init__": {"fullname": "pyv.stages.IFStage.__init__", "modulename": "pyv.stages", "qualname": "IFStage.__init__", "type": "function", "doc": "<p></p>\n", "parameters": ["self", "imem"], "funcdef": "def"}, "pyv.stages.IFStage.process": {"fullname": "pyv.stages.IFStage.process", "modulename": "pyv.stages", "qualname": "IFStage.process", "type": "function", "doc": "<p>Generates module's combinatorial outputs for current cycle based on inputs.</p>\n", "parameters": ["self"], "funcdef": "def"}, "pyv.stages.IDStage": {"fullname": "pyv.stages.IDStage", "modulename": "pyv.stages", "qualname": "IDStage", "type": "class", "doc": "<p>Instruction decode stage.</p>\n\n<h6 id=\"inputs\">Inputs</h6>\n\n<blockquote>\n  <p>IFID_i: Interface from IFStage</p>\n</blockquote>\n\n<h6 id=\"outputs\">Outputs</h6>\n\n<blockquote>\n  <p>IDEX_o: Interface to EXStage</p>\n</blockquote>\n"}, "pyv.stages.IDStage.__init__": {"fullname": "pyv.stages.IDStage.__init__", "modulename": "pyv.stages", "qualname": "IDStage.__init__", "type": "function", "doc": "<p></p>\n", "parameters": ["self", "regf"], "funcdef": "def"}, "pyv.stages.IDStage.process": {"fullname": "pyv.stages.IDStage.process", "modulename": "pyv.stages", "qualname": "IDStage.process", "type": "function", "doc": "<p>Generates module's combinatorial outputs for current cycle based on inputs.</p>\n", "parameters": ["self"], "funcdef": "def"}, "pyv.stages.IDStage.mem_sel": {"fullname": "pyv.stages.IDStage.mem_sel", "modulename": "pyv.stages", "qualname": "IDStage.mem_sel", "type": "function", "doc": "<p>Generates control signal for memory access.</p>\n\n<h6 id=\"args\">Args</h6>\n\n<ul>\n<li><strong>opcode:</strong>  Opcode of current instruction.</li>\n</ul>\n\n<h6 id=\"returns\">Returns</h6>\n\n<blockquote>\n  <p>A special value when the instruction is LOAD/STORE.\n  0 otherwise.</p>\n</blockquote>\n", "parameters": ["self", "opcode"], "funcdef": "def"}, "pyv.stages.IDStage.wb_sel": {"fullname": "pyv.stages.IDStage.wb_sel", "modulename": "pyv.stages", "qualname": "IDStage.wb_sel", "type": "function", "doc": "<p>Generates control signal for write-back.</p>\n\n<h6 id=\"args\">Args</h6>\n\n<ul>\n<li><strong>opcode:</strong>  Opcode of current instruction.</li>\n</ul>\n\n<h6 id=\"returns\">Returns</h6>\n\n<blockquote>\n  <ul>\n  <li>1: JAL instruction</li>\n  <li>2: LOAD instruction</li>\n  <li>0: otherwise</li>\n  </ul>\n</blockquote>\n", "parameters": ["self", "opcode"], "funcdef": "def"}, "pyv.stages.IDStage.decImm": {"fullname": "pyv.stages.IDStage.decImm", "modulename": "pyv.stages", "qualname": "IDStage.decImm", "type": "function", "doc": "<p>Decodes the immediate from the instruction word.</p>\n\n<h6 id=\"args\">Args</h6>\n\n<ul>\n<li><strong>opcode:</strong>  Opcode of current instruction.</li>\n<li><strong>inst:</strong>  Current instruction word.</li>\n</ul>\n\n<h6 id=\"returns\">Returns</h6>\n\n<blockquote>\n  <p>The decoded immediate.</p>\n</blockquote>\n", "parameters": ["self", "opcode", "inst"], "funcdef": "def"}, "pyv.stages.IDStage.check_exception": {"fullname": "pyv.stages.IDStage.check_exception", "modulename": "pyv.stages", "qualname": "IDStage.check_exception", "type": "function", "doc": "<p>[summary]</p>\n\n<h6 id=\"args\">Args</h6>\n\n<ul>\n<li><strong>opcode ([type]):</strong>  [description]</li>\n<li><strong>f3 ([type]):</strong>  [description]</li>\n<li><strong>f7 ([type]):</strong>  [description]</li>\n</ul>\n\n<h6 id=\"returns\">Returns</h6>\n\n<blockquote>\n  <p>[type]: [description]</p>\n</blockquote>\n", "parameters": ["self", "opcode", "f3", "f7"], "funcdef": "def"}, "pyv.stages.EXStage": {"fullname": "pyv.stages.EXStage", "modulename": "pyv.stages", "qualname": "EXStage", "type": "class", "doc": "<p>Execute stage.</p>\n\n<h6 id=\"inputs\">Inputs</h6>\n\n<blockquote>\n  <p>IDEX_i: Interface from IDStage.</p>\n</blockquote>\n\n<h6 id=\"outputs\">Outputs</h6>\n\n<blockquote>\n  <p>EXMEM_o: Interface to MEMStage.</p>\n</blockquote>\n"}, "pyv.stages.EXStage.__init__": {"fullname": "pyv.stages.EXStage.__init__", "modulename": "pyv.stages", "qualname": "EXStage.__init__", "type": "function", "doc": "<p></p>\n", "parameters": ["self"], "funcdef": "def"}, "pyv.stages.EXStage.process": {"fullname": "pyv.stages.EXStage.process", "modulename": "pyv.stages", "qualname": "EXStage.process", "type": "function", "doc": "<p>Generates module's combinatorial outputs for current cycle based on inputs.</p>\n", "parameters": ["self"], "funcdef": "def"}, "pyv.stages.EXStage.alu": {"fullname": "pyv.stages.EXStage.alu", "modulename": "pyv.stages", "qualname": "EXStage.alu", "type": "function", "doc": "<p>Implements arithmetic-logic unit (ALU)</p>\n\n<p>Args: TODO\n    opcode ([type]): [description]\n    rs1 ([type]): [description]\n    rs2 ([type]): [description]\n    imm ([type]): [description]\n    pc ([type]): [description]\n    f3 ([type]): [description]\n    f7 ([type]): [description]</p>\n\n<h6 id=\"returns\">Returns</h6>\n\n<blockquote>\n  <p>ALU result.</p>\n</blockquote>\n", "parameters": ["self", "opcode", "rs1", "rs2", "imm", "pc", "f3", "f7"], "funcdef": "def"}, "pyv.stages.EXStage.branch": {"fullname": "pyv.stages.EXStage.branch", "modulename": "pyv.stages", "qualname": "EXStage.branch", "type": "function", "doc": "<p>Performs comparison of rs1 and rs2 using comp op given by f3.</p>\n\n<h6 id=\"returns\">Returns</h6>\n\n<blockquote>\n  <p>True if branch is taken.</p>\n</blockquote>\n", "parameters": ["self", "f3", "rs1", "rs2"], "funcdef": "def"}, "pyv.stages.MEMStage": {"fullname": "pyv.stages.MEMStage", "modulename": "pyv.stages", "qualname": "MEMStage", "type": "class", "doc": "<p>Memory stage.</p>\n\n<h6 id=\"inputs\">Inputs</h6>\n\n<blockquote>\n  <p>EXMEM_i: Interface from EXStage.</p>\n</blockquote>\n\n<h6 id=\"outputs\">Outputs</h6>\n\n<blockquote>\n  <p>MEMWB_o: Interface to WBStage.</p>\n</blockquote>\n"}, "pyv.stages.MEMStage.__init__": {"fullname": "pyv.stages.MEMStage.__init__", "modulename": "pyv.stages", "qualname": "MEMStage.__init__", "type": "function", "doc": "<p></p>\n", "parameters": ["self", "dmem"], "funcdef": "def"}, "pyv.stages.MEMStage.process": {"fullname": "pyv.stages.MEMStage.process", "modulename": "pyv.stages", "qualname": "MEMStage.process", "type": "function", "doc": "<p>Generates module's combinatorial outputs for current cycle based on inputs.</p>\n", "parameters": ["self"], "funcdef": "def"}, "pyv.stages.WBStage": {"fullname": "pyv.stages.WBStage", "modulename": "pyv.stages", "qualname": "WBStage", "type": "class", "doc": "<p>Write-back stage.</p>\n\n<h6 id=\"inputs\">Inputs</h6>\n\n<blockquote>\n  <p>MEMWB_i: Interface from MEMStage.</p>\n</blockquote>\n"}, "pyv.stages.WBStage.__init__": {"fullname": "pyv.stages.WBStage.__init__", "modulename": "pyv.stages", "qualname": "WBStage.__init__", "type": "function", "doc": "<p></p>\n", "parameters": ["self", "regf"], "funcdef": "def"}, "pyv.stages.WBStage.process": {"fullname": "pyv.stages.WBStage.process", "modulename": "pyv.stages", "qualname": "WBStage.process", "type": "function", "doc": "<p>Generates module's combinatorial outputs for current cycle based on inputs.</p>\n", "parameters": ["self"], "funcdef": "def"}, "pyv.stages.BranchUnit": {"fullname": "pyv.stages.BranchUnit", "modulename": "pyv.stages", "qualname": "BranchUnit", "type": "class", "doc": "<p>Branch unit.</p>\n\n<h6 id=\"inputs\">Inputs</h6>\n\n<blockquote>\n  <p>pc_i: Program counter (PC)\n  take_branch_i: Whether to take the branch or not\n  target_i: Branch target address</p>\n</blockquote>\n\n<h6 id=\"outputs\">Outputs</h6>\n\n<blockquote>\n  <p>npc_o: Next PC</p>\n</blockquote>\n"}, "pyv.stages.BranchUnit.__init__": {"fullname": "pyv.stages.BranchUnit.__init__", "modulename": "pyv.stages", "qualname": "BranchUnit.__init__", "type": "function", "doc": "<p></p>\n", "parameters": ["self"], "funcdef": "def"}, "pyv.stages.BranchUnit.process": {"fullname": "pyv.stages.BranchUnit.process", "modulename": "pyv.stages", "qualname": "BranchUnit.process", "type": "function", "doc": "<p>Generates module's combinatorial outputs for current cycle based on inputs.</p>\n", "parameters": ["self"], "funcdef": "def"}, "pyv.util": {"fullname": "pyv.util", "modulename": "pyv.util", "qualname": "", "type": "module", "doc": "<p>Utility stuff.</p>\n"}, "pyv.util.msb_32": {"fullname": "pyv.util.msb_32", "modulename": "pyv.util", "qualname": "msb_32", "type": "function", "doc": "<p>Returns the MSB of a 32 bit value.</p>\n", "parameters": ["val"], "funcdef": "def"}, "pyv.util.getBit": {"fullname": "pyv.util.getBit", "modulename": "pyv.util", "qualname": "getBit", "type": "function", "doc": "<p>Gets a bit.</p>\n", "parameters": ["val", "idx"], "funcdef": "def"}, "pyv.util.getBits": {"fullname": "pyv.util.getBits", "modulename": "pyv.util", "qualname": "getBits", "type": "function", "doc": "<p>Returns a bit slice of a value.</p>\n\n<h6 id=\"args\">Args</h6>\n\n<ul>\n<li><strong>val:</strong>  Original value.</li>\n<li><strong>hiIdx:</strong>  Upper (high) index of slice.</li>\n<li><strong>loIdx:</strong>  Lower index of slice.</li>\n</ul>\n\n<h6 id=\"returns\">Returns</h6>\n\n<blockquote>\n  <p>The bit slice.</p>\n</blockquote>\n", "parameters": ["val", "hiIdx", "loIdx"], "funcdef": "def"}, "pyv.util.signext": {"fullname": "pyv.util.signext", "modulename": "pyv.util", "qualname": "signext", "type": "function", "doc": "<p>Sign-extends a value (<code>val</code>) of width <code>width</code> bits to 32-bits.</p>\n", "parameters": ["val", "width"], "funcdef": "def"}, "pyv.util.getBitVector": {"fullname": "pyv.util.getBitVector", "modulename": "pyv.util", "qualname": "getBitVector", "type": "function", "doc": "<p>Convert a number into a list with its binary representation.</p>\n\n<p>The list is assumed to be in \"MSB-at-index-0\" ordering.</p>\n\n<h6 id=\"args\">Args</h6>\n\n<ul>\n<li><strong>val (int):</strong>  The value that we want to express as a binary list.</li>\n<li><p><strong>len (int):</strong>  Use this to pass a fixed length which the output vector should have.\nThe bitlength of <code>val</code> must be less-than or equal to <code>len</code>, otherwise an exception is raised.</p>\n\n<p>A  value of 0 (default) will result in the minimum length needed to hold the binary representation of <code>val</code>.</p></li>\n</ul>\n\n<h6 id=\"returns\">Returns</h6>\n\n<blockquote>\n  <p>A list containing the bits of <code>val</code>.</p>\n</blockquote>\n", "parameters": ["val", "len"], "funcdef": "def"}, "pyv.util.bitVector2num": {"fullname": "pyv.util.bitVector2num", "modulename": "pyv.util", "qualname": "bitVector2num", "type": "function", "doc": "<p>Convert a bit list to a number.</p>\n\n<p>The list is assumed to be in \"MSB-at-index-0\" ordering.</p>\n\n<h6 id=\"args\">Args</h6>\n\n<ul>\n<li><strong>bitVec (list):</strong>  The bit list that we want to convert to a number.</li>\n</ul>\n\n<h6 id=\"returns\">Returns</h6>\n\n<blockquote>\n  <p>Integer value of input bit vector.</p>\n</blockquote>\n", "parameters": ["bitVec"], "funcdef": "def"}}, "docInfo": {"pyv": {"qualname": 0, "fullname": 1, "doc": 0}, "pyv.defines": {"qualname": 0, "fullname": 2, "doc": 0}, "pyv.isa": {"qualname": 0, "fullname": 2, "doc": 2}, "pyv.mem": {"qualname": 0, "fullname": 2, "doc": 0}, "pyv.mem.Memory": {"qualname": 1, "fullname": 3, "doc": 11}, "pyv.mem.Memory.__init__": {"qualname": 2, "fullname": 4, "doc": 7}, "pyv.mem.Memory.read": {"qualname": 2, "fullname": 4, "doc": 27}, "pyv.mem.Memory.write": {"qualname": 2, "fullname": 4, "doc": 25}, "pyv.models": {"qualname": 0, "fullname": 2, "doc": 0}, "pyv.models.Model": {"qualname": 1, "fullname": 3, "doc": 4}, "pyv.models.Model.__init__": {"qualname": 2, "fullname": 4, "doc": 0}, "pyv.models.Model.run": {"qualname": 2, "fullname": 4, "doc": 12}, "pyv.models.Model.getCycles": {"qualname": 2, "fullname": 4, "doc": 8}, "pyv.models.SingleCycle": {"qualname": 1, "fullname": 3, "doc": 14}, "pyv.models.SingleCycle.__init__": {"qualname": 2, "fullname": 4, "doc": 0}, "pyv.models.SingleCycleModel": {"qualname": 1, "fullname": 3, "doc": 3}, "pyv.models.SingleCycleModel.__init__": {"qualname": 2, "fullname": 4, "doc": 0}, "pyv.models.SingleCycleModel.log": {"qualname": 2, "fullname": 4, "doc": 6}, "pyv.models.SingleCycleModel.load_instructions": {"qualname": 2, "fullname": 4, "doc": 10}, "pyv.models.SingleCycleModel.load_binary": {"qualname": 2, "fullname": 4, "doc": 10}, "pyv.models.SingleCycleModel.readReg": {"qualname": 2, "fullname": 4, "doc": 14}, "pyv.models.SingleCycleModel.readPC": {"qualname": 2, "fullname": 4, "doc": 10}, "pyv.models.SingleCycleModel.readDataMem": {"qualname": 2, "fullname": 4, "doc": 20}, "pyv.models.SingleCycleModel.readInstMem": {"qualname": 2, "fullname": 4, "doc": 20}, "pyv.module": {"qualname": 0, "fullname": 2, "doc": 0}, "pyv.module.Module": {"qualname": 1, "fullname": 3, "doc": 10}, "pyv.module.Module.__init__": {"qualname": 2, "fullname": 4, "doc": 0}, "pyv.module.Module.process": {"qualname": 2, "fullname": 4, "doc": 8}, "pyv.module.Module.onPortChange": {"qualname": 2, "fullname": 4, "doc": 17}, "pyv.port": {"qualname": 0, "fullname": 2, "doc": 0}, "pyv.port.Port": {"qualname": 1, "fullname": 3, "doc": 3}, "pyv.port.Port.__init__": {"qualname": 2, "fullname": 4, "doc": 25}, "pyv.port.Port.read": {"qualname": 2, "fullname": 4, "doc": 8}, "pyv.port.Port.write": {"qualname": 2, "fullname": 4, "doc": 16}, "pyv.port.Port.connect": {"qualname": 2, "fullname": 4, "doc": 22}, "pyv.port.PortX": {"qualname": 1, "fullname": 3, "doc": 3}, "pyv.port.PortX.__init__": {"qualname": 2, "fullname": 4, "doc": 35}, "pyv.port.PortX.read": {"qualname": 2, "fullname": 4, "doc": 42}, "pyv.port.PortX.write": {"qualname": 2, "fullname": 4, "doc": 63}, "pyv.port.PortX.connect": {"qualname": 2, "fullname": 4, "doc": 17}, "pyv.port.Wire": {"qualname": 1, "fullname": 3, "doc": 13}, "pyv.port.WireX": {"qualname": 1, "fullname": 3, "doc": 7}, "pyv.reg": {"qualname": 0, "fullname": 2, "doc": 0}, "pyv.reg.RegBase": {"qualname": 1, "fullname": 3, "doc": 8}, "pyv.reg.RegBase.__init__": {"qualname": 2, "fullname": 4, "doc": 0}, "pyv.reg.RegBase.reg_list": {"qualname": 2, "fullname": 4, "doc": 0}, "pyv.reg.RegBase.reset": {"qualname": 2, "fullname": 4, "doc": 2}, "pyv.reg.Reg": {"qualname": 1, "fullname": 3, "doc": 4}, "pyv.reg.Reg.__init__": {"qualname": 2, "fullname": 4, "doc": 0}, "pyv.reg.Reg.reset": {"qualname": 2, "fullname": 4, "doc": 2}, "pyv.reg.RegX": {"qualname": 1, "fullname": 3, "doc": 3}, "pyv.reg.RegX.__init__": {"qualname": 2, "fullname": 4, "doc": 0}, "pyv.reg.RegX.reset": {"qualname": 2, "fullname": 4, "doc": 8}, "pyv.reg.ShiftReg": {"qualname": 1, "fullname": 3, "doc": 11}, "pyv.reg.ShiftReg.__init__": {"qualname": 2, "fullname": 4, "doc": 0}, "pyv.reg.ShiftReg.reset": {"qualname": 2, "fullname": 4, "doc": 2}, "pyv.reg.ShiftReg.updateSerOut": {"qualname": 2, "fullname": 4, "doc": 5}, "pyv.reg.ShiftRegParallel": {"qualname": 1, "fullname": 3, "doc": 11}, "pyv.reg.ShiftRegParallel.__init__": {"qualname": 2, "fullname": 4, "doc": 0}, "pyv.reg.ShiftRegParallel.updateParOut": {"qualname": 2, "fullname": 4, "doc": 0}, "pyv.reg.Regfile": {"qualname": 1, "fullname": 3, "doc": 5}, "pyv.reg.Regfile.__init__": {"qualname": 2, "fullname": 4, "doc": 0}, "pyv.reg.Regfile.read": {"qualname": 2, "fullname": 4, "doc": 12}, "pyv.reg.Regfile.write": {"qualname": 2, "fullname": 4, "doc": 13}, "pyv.reg.Regfile.reset": {"qualname": 2, "fullname": 4, "doc": 3}, "pyv.serial": {"qualname": 0, "fullname": 2, "doc": 0}, "pyv.serial.ser_adder": {"qualname": 0, "fullname": 3, "doc": 0}, "pyv.serial.ser_adder.SerAdder": {"qualname": 1, "fullname": 4, "doc": 10}, "pyv.serial.ser_adder.SerAdder.__init__": {"qualname": 2, "fullname": 5, "doc": 0}, "pyv.serial.ser_adder.SerAdder.process": {"qualname": 2, "fullname": 5, "doc": 8}, "pyv.serial.serial_alu": {"qualname": 0, "fullname": 3, "doc": 0}, "pyv.serial.serial_alu.SerALU": {"qualname": 1, "fullname": 4, "doc": 10}, "pyv.serial.serial_alu.SerALU.__init__": {"qualname": 2, "fullname": 5, "doc": 0}, "pyv.serial.serial_alu.SerALU.process": {"qualname": 2, "fullname": 5, "doc": 8}, "pyv.serial.test_serial": {"qualname": 0, "fullname": 3, "doc": 0}, "pyv.serial.test_serial.test_ser_adder": {"qualname": 1, "fullname": 4, "doc": 0}, "pyv.serial_core": {"qualname": 0, "fullname": 2, "doc": 0}, "pyv.simulator": {"qualname": 0, "fullname": 2, "doc": 0}, "pyv.simulator.Simulator": {"qualname": 1, "fullname": 3, "doc": 0}, "pyv.simulator.Simulator.__init__": {"qualname": 2, "fullname": 4, "doc": 0}, "pyv.simulator.Simulator.globalSim": {"qualname": 2, "fullname": 4, "doc": 0}, "pyv.simulator.Simulator.run": {"qualname": 2, "fullname": 4, "doc": 21}, "pyv.simulator.Simulator.addToSimQ": {"qualname": 2, "fullname": 4, "doc": 11}, "pyv.simulator.Simulator.getCycles": {"qualname": 2, "fullname": 4, "doc": 9}, "pyv.stages": {"qualname": 0, "fullname": 2, "doc": 0}, "pyv.stages.IFStage": {"qualname": 1, "fullname": 3, "doc": 13}, "pyv.stages.IFStage.__init__": {"qualname": 2, "fullname": 4, "doc": 0}, "pyv.stages.IFStage.process": {"qualname": 2, "fullname": 4, "doc": 8}, "pyv.stages.IDStage": {"qualname": 1, "fullname": 3, "doc": 11}, "pyv.stages.IDStage.__init__": {"qualname": 2, "fullname": 4, "doc": 0}, "pyv.stages.IDStage.process": {"qualname": 2, "fullname": 4, "doc": 8}, "pyv.stages.IDStage.mem_sel": {"qualname": 2, "fullname": 4, "doc": 17}, "pyv.stages.IDStage.wb_sel": {"qualname": 2, "fullname": 4, "doc": 19}, "pyv.stages.IDStage.decImm": {"qualname": 2, "fullname": 4, "doc": 16}, "pyv.stages.IDStage.check_exception": {"qualname": 2, "fullname": 4, "doc": 14}, "pyv.stages.EXStage": {"qualname": 1, "fullname": 3, "doc": 10}, "pyv.stages.EXStage.__init__": {"qualname": 2, "fullname": 4, "doc": 0}, "pyv.stages.EXStage.process": {"qualname": 2, "fullname": 4, "doc": 8}, "pyv.stages.EXStage.alu": {"qualname": 2, "fullname": 4, "doc": 31}, "pyv.stages.EXStage.branch": {"qualname": 2, "fullname": 4, "doc": 13}, "pyv.stages.MEMStage": {"qualname": 1, "fullname": 3, "doc": 10}, "pyv.stages.MEMStage.__init__": {"qualname": 2, "fullname": 4, "doc": 0}, "pyv.stages.MEMStage.process": {"qualname": 2, "fullname": 4, "doc": 8}, "pyv.stages.WBStage": {"qualname": 1, "fullname": 3, "doc": 7}, "pyv.stages.WBStage.__init__": {"qualname": 2, "fullname": 4, "doc": 0}, "pyv.stages.WBStage.process": {"qualname": 2, "fullname": 4, "doc": 8}, "pyv.stages.BranchUnit": {"qualname": 1, "fullname": 3, "doc": 19}, "pyv.stages.BranchUnit.__init__": {"qualname": 2, "fullname": 4, "doc": 0}, "pyv.stages.BranchUnit.process": {"qualname": 2, "fullname": 4, "doc": 8}, "pyv.util": {"qualname": 0, "fullname": 2, "doc": 2}, "pyv.util.msb_32": {"qualname": 1, "fullname": 3, "doc": 5}, "pyv.util.getBit": {"qualname": 1, "fullname": 3, "doc": 2}, "pyv.util.getBits": {"qualname": 1, "fullname": 3, "doc": 20}, "pyv.util.signext": {"qualname": 1, "fullname": 3, "doc": 9}, "pyv.util.getBitVector": {"qualname": 1, "fullname": 3, "doc": 51}, "pyv.util.bitVector2num": {"qualname": 1, "fullname": 3, "doc": 24}}, "length": 116, "save": true}, "index": {"qualname": {"root": {"docs": {}, "df": 0, "m": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "m": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "i": {"docs": {"pyv.mem.Memory": {"tf": 1}, "pyv.mem.Memory.__init__": {"tf": 1}, "pyv.mem.Memory.read": {"tf": 1}, "pyv.mem.Memory.write": {"tf": 1}}, "df": 4}}}, "_": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "l": {"docs": {"pyv.stages.IDStage.mem_sel": {"tf": 1}}, "df": 1}}}}, "s": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "g": {"docs": {"pyv.stages.MEMStage": {"tf": 1}, "pyv.stages.MEMStage.__init__": {"tf": 1}, "pyv.stages.MEMStage.process": {"tf": 1}}, "df": 3}}}}}}, "o": {"docs": {}, "df": 0, "d": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "l": {"docs": {"pyv.models.Model": {"tf": 1}, "pyv.models.Model.__init__": {"tf": 1}, "pyv.models.Model.run": {"tf": 1}, "pyv.models.Model.getCycles": {"tf": 1}}, "df": 4}}, "u": {"docs": {}, "df": 0, "l": {"docs": {"pyv.module.Module": {"tf": 1}, "pyv.module.Module.__init__": {"tf": 1}, "pyv.module.Module.process": {"tf": 1}, "pyv.module.Module.onPortChange": {"tf": 1}}, "df": 4}}}}, "s": {"docs": {}, "df": 0, "b": {"docs": {}, "df": 0, "_": {"3": {"2": {"docs": {"pyv.util.msb_32": {"tf": 1}}, "df": 1}, "docs": {}, "df": 0}, "docs": {}, "df": 0}}}}, "_": {"docs": {}, "df": 0, "_": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "_": {"docs": {}, "df": 0, "_": {"docs": {"pyv.mem.Memory.__init__": {"tf": 1}, "pyv.models.Model.__init__": {"tf": 1}, "pyv.models.SingleCycle.__init__": {"tf": 1}, "pyv.models.SingleCycleModel.__init__": {"tf": 1}, "pyv.module.Module.__init__": {"tf": 1}, "pyv.port.Port.__init__": {"tf": 1}, "pyv.port.PortX.__init__": {"tf": 1}, "pyv.reg.RegBase.__init__": {"tf": 1}, "pyv.reg.Reg.__init__": {"tf": 1}, "pyv.reg.RegX.__init__": {"tf": 1}, "pyv.reg.ShiftReg.__init__": {"tf": 1}, "pyv.reg.ShiftRegParallel.__init__": {"tf": 1}, "pyv.reg.Regfile.__init__": {"tf": 1}, "pyv.serial.ser_adder.SerAdder.__init__": {"tf": 1}, "pyv.serial.serial_alu.SerALU.__init__": {"tf": 1}, "pyv.simulator.Simulator.__init__": {"tf": 1}, "pyv.stages.IFStage.__init__": {"tf": 1}, "pyv.stages.IDStage.__init__": {"tf": 1}, "pyv.stages.EXStage.__init__": {"tf": 1}, "pyv.stages.MEMStage.__init__": {"tf": 1}, "pyv.stages.WBStage.__init__": {"tf": 1}, "pyv.stages.BranchUnit.__init__": {"tf": 1}}, "df": 22}}}}}}}}, "r": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "d": {"docs": {"pyv.mem.Memory.read": {"tf": 1}, "pyv.port.Port.read": {"tf": 1}, "pyv.port.PortX.read": {"tf": 1}, "pyv.reg.Regfile.read": {"tf": 1}}, "df": 4, "r": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "g": {"docs": {"pyv.models.SingleCycleModel.readReg": {"tf": 1}}, "df": 1}}}, "p": {"docs": {}, "df": 0, "c": {"docs": {"pyv.models.SingleCycleModel.readPC": {"tf": 1}}, "df": 1}}, "d": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "m": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "m": {"docs": {"pyv.models.SingleCycleModel.readDataMem": {"tf": 1}}, "df": 1}}}}}}}, "i": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "m": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "m": {"docs": {"pyv.models.SingleCycleModel.readInstMem": {"tf": 1}}, "df": 1}}}}}}}}}, "g": {"docs": {"pyv.reg.Reg": {"tf": 1}, "pyv.reg.Reg.__init__": {"tf": 1}, "pyv.reg.Reg.reset": {"tf": 1}}, "df": 3, "b": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "s": {"docs": {"pyv.reg.RegBase": {"tf": 1}, "pyv.reg.RegBase.__init__": {"tf": 1}, "pyv.reg.RegBase.reg_list": {"tf": 1}, "pyv.reg.RegBase.reset": {"tf": 1}}, "df": 4}}}, "_": {"docs": {}, "df": 0, "l": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "t": {"docs": {"pyv.reg.RegBase.reg_list": {"tf": 1}}, "df": 1}}}}}, "x": {"docs": {"pyv.reg.RegX": {"tf": 1}, "pyv.reg.RegX.__init__": {"tf": 1}, "pyv.reg.RegX.reset": {"tf": 1}}, "df": 3}, "f": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "l": {"docs": {"pyv.reg.Regfile": {"tf": 1}, "pyv.reg.Regfile.__init__": {"tf": 1}, "pyv.reg.Regfile.read": {"tf": 1}, "pyv.reg.Regfile.write": {"tf": 1}, "pyv.reg.Regfile.reset": {"tf": 1}}, "df": 5}}}}, "s": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "t": {"docs": {"pyv.reg.RegBase.reset": {"tf": 1}, "pyv.reg.Reg.reset": {"tf": 1}, "pyv.reg.RegX.reset": {"tf": 1}, "pyv.reg.ShiftReg.reset": {"tf": 1}, "pyv.reg.Regfile.reset": {"tf": 1}}, "df": 5}}}}, "u": {"docs": {}, "df": 0, "n": {"docs": {"pyv.models.Model.run": {"tf": 1}, "pyv.simulator.Simulator.run": {"tf": 1}}, "df": 2}}}, "w": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "e": {"docs": {"pyv.mem.Memory.write": {"tf": 1}, "pyv.port.Port.write": {"tf": 1}, "pyv.port.PortX.write": {"tf": 1}, "pyv.reg.Regfile.write": {"tf": 1}}, "df": 4}}}}, "i": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "e": {"docs": {"pyv.port.Wire": {"tf": 1}}, "df": 1, "x": {"docs": {"pyv.port.WireX": {"tf": 1}}, "df": 1}}}}, "b": {"docs": {}, "df": 0, "_": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "l": {"docs": {"pyv.stages.IDStage.wb_sel": {"tf": 1}}, "df": 1}}}}, "s": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "g": {"docs": {}, "df": 0, "e": {"docs": {"pyv.stages.WBStage": {"tf": 1}, "pyv.stages.WBStage.__init__": {"tf": 1}, "pyv.stages.WBStage.process": {"tf": 1}}, "df": 3}}}}}}}, "g": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "y": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "l": {"docs": {"pyv.models.Model.getCycles": {"tf": 1}, "pyv.simulator.Simulator.getCycles": {"tf": 1}}, "df": 2}}}}, "b": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "t": {"docs": {"pyv.util.getBit": {"tf": 1}, "pyv.util.getBits": {"tf": 1}}, "df": 2, "v": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "r": {"docs": {"pyv.util.getBitVector": {"tf": 1}}, "df": 1}}}}}}}}}}}, "l": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "b": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "l": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "m": {"docs": {"pyv.simulator.Simulator.globalSim": {"tf": 1}}, "df": 1}}}}}}}}}, "s": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "g": {"docs": {}, "df": 0, "l": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "y": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "l": {"docs": {"pyv.models.SingleCycle": {"tf": 1}, "pyv.models.SingleCycle.__init__": {"tf": 1}}, "df": 2, "e": {"docs": {}, "df": 0, "m": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "d": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "l": {"docs": {"pyv.models.SingleCycleModel": {"tf": 1}, "pyv.models.SingleCycleModel.__init__": {"tf": 1}, "pyv.models.SingleCycleModel.log": {"tf": 1}, "pyv.models.SingleCycleModel.load_instructions": {"tf": 1}, "pyv.models.SingleCycleModel.load_binary": {"tf": 1}, "pyv.models.SingleCycleModel.readReg": {"tf": 1}, "pyv.models.SingleCycleModel.readPC": {"tf": 1}, "pyv.models.SingleCycleModel.readDataMem": {"tf": 1}, "pyv.models.SingleCycleModel.readInstMem": {"tf": 1}}, "df": 9}}}}}}}}}}}}}}, "m": {"docs": {}, "df": 0, "u": {"docs": {}, "df": 0, "l": {"docs": {"pyv.simulator.Simulator": {"tf": 1}, "pyv.simulator.Simulator.__init__": {"tf": 1}, "pyv.simulator.Simulator.globalSim": {"tf": 1}, "pyv.simulator.Simulator.run": {"tf": 1}, "pyv.simulator.Simulator.addToSimQ": {"tf": 1}, "pyv.simulator.Simulator.getCycles": {"tf": 1}}, "df": 6}}}, "g": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "x": {"docs": {}, "df": 0, "t": {"docs": {"pyv.util.signext": {"tf": 1}}, "df": 1}}}}}}, "h": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "f": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "g": {"docs": {"pyv.reg.ShiftReg": {"tf": 1}, "pyv.reg.ShiftReg.__init__": {"tf": 1}, "pyv.reg.ShiftReg.reset": {"tf": 1}, "pyv.reg.ShiftReg.updateSerOut": {"tf": 1}}, "df": 4, "p": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "l": {"docs": {}, "df": 0, "l": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "l": {"docs": {"pyv.reg.ShiftRegParallel": {"tf": 1}, "pyv.reg.ShiftRegParallel.__init__": {"tf": 1}, "pyv.reg.ShiftRegParallel.updateParOut": {"tf": 1}}, "df": 3}}}}}}}}}}}}}}}, "e": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "d": {"docs": {}, "df": 0, "d": {"docs": {"pyv.serial.ser_adder.SerAdder": {"tf": 1}, "pyv.serial.ser_adder.SerAdder.__init__": {"tf": 1}, "pyv.serial.ser_adder.SerAdder.process": {"tf": 1}}, "df": 3}}, "l": {"docs": {}, "df": 0, "u": {"docs": {"pyv.serial.serial_alu.SerALU": {"tf": 1}, "pyv.serial.serial_alu.SerALU.__init__": {"tf": 1}, "pyv.serial.serial_alu.SerALU.process": {"tf": 1}}, "df": 3}}}}}}, "l": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "g": {"docs": {"pyv.models.SingleCycleModel.log": {"tf": 1}}, "df": 1}, "a": {"docs": {}, "df": 0, "d": {"docs": {}, "df": 0, "_": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "u": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "t": {"docs": {"pyv.models.SingleCycleModel.load_instructions": {"tf": 1}}, "df": 1}}}}}}}}, "b": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "i": {"docs": {"pyv.models.SingleCycleModel.load_binary": {"tf": 1}}, "df": 1}}}}}}}}}}}, "p": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "s": {"docs": {"pyv.module.Module.process": {"tf": 1}, "pyv.serial.ser_adder.SerAdder.process": {"tf": 1}, "pyv.serial.serial_alu.SerALU.process": {"tf": 1}, "pyv.stages.IFStage.process": {"tf": 1}, "pyv.stages.IDStage.process": {"tf": 1}, "pyv.stages.EXStage.process": {"tf": 1}, "pyv.stages.MEMStage.process": {"tf": 1}, "pyv.stages.WBStage.process": {"tf": 1}, "pyv.stages.BranchUnit.process": {"tf": 1}}, "df": 9}}}}}}, "o": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "t": {"docs": {"pyv.port.Port": {"tf": 1}, "pyv.port.Port.__init__": {"tf": 1}, "pyv.port.Port.read": {"tf": 1}, "pyv.port.Port.write": {"tf": 1}, "pyv.port.Port.connect": {"tf": 1}}, "df": 5, "x": {"docs": {"pyv.port.PortX": {"tf": 1}, "pyv.port.PortX.__init__": {"tf": 1}, "pyv.port.PortX.read": {"tf": 1}, "pyv.port.PortX.write": {"tf": 1}, "pyv.port.PortX.connect": {"tf": 1}}, "df": 5}}}}}, "o": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "p": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "h": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "g": {"docs": {"pyv.module.Module.onPortChange": {"tf": 1}}, "df": 1}}}}}}}}}}}, "c": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "t": {"docs": {"pyv.port.Port.connect": {"tf": 1}, "pyv.port.PortX.connect": {"tf": 1}}, "df": 2}}}}}}, "h": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "k": {"docs": {}, "df": 0, "_": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "x": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "p": {"docs": {}, "df": 0, "t": {"docs": {"pyv.stages.IDStage.check_exception": {"tf": 1}}, "df": 1}}}}}}}}}}}}, "u": {"docs": {}, "df": 0, "p": {"docs": {}, "df": 0, "d": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "u": {"docs": {}, "df": 0, "t": {"docs": {"pyv.reg.ShiftReg.updateSerOut": {"tf": 1}}, "df": 1}}}}}}, "p": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "u": {"docs": {}, "df": 0, "t": {"docs": {"pyv.reg.ShiftRegParallel.updateParOut": {"tf": 1}}, "df": 1}}}}}}}}}}}}, "t": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "_": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "_": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "d": {"docs": {}, "df": 0, "d": {"docs": {"pyv.serial.test_serial.test_ser_adder": {"tf": 1}}, "df": 1}}}}}}}}}}}}, "a": {"docs": {}, "df": 0, "d": {"docs": {}, "df": 0, "d": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "m": {"docs": {}, "df": 0, "q": {"docs": {"pyv.simulator.Simulator.addToSimQ": {"tf": 1}}, "df": 1}}}}}}}}, "l": {"docs": {}, "df": 0, "u": {"docs": {"pyv.stages.EXStage.alu": {"tf": 1}}, "df": 1}}}, "i": {"docs": {}, "df": 0, "f": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "g": {"docs": {"pyv.stages.IFStage": {"tf": 1}, "pyv.stages.IFStage.__init__": {"tf": 1}, "pyv.stages.IFStage.process": {"tf": 1}}, "df": 3}}}}}, "d": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "g": {"docs": {"pyv.stages.IDStage": {"tf": 1}, "pyv.stages.IDStage.__init__": {"tf": 1}, "pyv.stages.IDStage.process": {"tf": 1}, "pyv.stages.IDStage.mem_sel": {"tf": 1}, "pyv.stages.IDStage.wb_sel": {"tf": 1}, "pyv.stages.IDStage.decImm": {"tf": 1}, "pyv.stages.IDStage.check_exception": {"tf": 1}}, "df": 7}}}}}}, "d": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "m": {"docs": {}, "df": 0, "m": {"docs": {"pyv.stages.IDStage.decImm": {"tf": 1}}, "df": 1}}}}}}, "e": {"docs": {}, "df": 0, "x": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "g": {"docs": {"pyv.stages.EXStage": {"tf": 1}, "pyv.stages.EXStage.__init__": {"tf": 1}, "pyv.stages.EXStage.process": {"tf": 1}, "pyv.stages.EXStage.alu": {"tf": 1}, "pyv.stages.EXStage.branch": {"tf": 1}}, "df": 5}}}}}}, "b": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "h": {"docs": {"pyv.stages.EXStage.branch": {"tf": 1}}, "df": 1, "u": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "t": {"docs": {"pyv.stages.BranchUnit": {"tf": 1}, "pyv.stages.BranchUnit.__init__": {"tf": 1}, "pyv.stages.BranchUnit.process": {"tf": 1}}, "df": 3}}}}}}}}}, "i": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "v": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "r": {"2": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "u": {"docs": {}, "df": 0, "m": {"docs": {"pyv.util.bitVector2num": {"tf": 1}}, "df": 1}}}}, "docs": {}, "df": 0}}}}}}}}}}}, "fullname": {"root": {"docs": {}, "df": 0, "p": {"docs": {}, "df": 0, "y": {"docs": {}, "df": 0, "v": {"docs": {"pyv": {"tf": 1}, "pyv.defines": {"tf": 1}, "pyv.isa": {"tf": 1}, "pyv.mem": {"tf": 1}, "pyv.mem.Memory": {"tf": 1}, "pyv.mem.Memory.__init__": {"tf": 1}, "pyv.mem.Memory.read": {"tf": 1}, "pyv.mem.Memory.write": {"tf": 1}, "pyv.models": {"tf": 1}, "pyv.models.Model": {"tf": 1}, "pyv.models.Model.__init__": {"tf": 1}, "pyv.models.Model.run": {"tf": 1}, "pyv.models.Model.getCycles": {"tf": 1}, "pyv.models.SingleCycle": {"tf": 1}, "pyv.models.SingleCycle.__init__": {"tf": 1}, "pyv.models.SingleCycleModel": {"tf": 1}, "pyv.models.SingleCycleModel.__init__": {"tf": 1}, "pyv.models.SingleCycleModel.log": {"tf": 1}, "pyv.models.SingleCycleModel.load_instructions": {"tf": 1}, "pyv.models.SingleCycleModel.load_binary": {"tf": 1}, "pyv.models.SingleCycleModel.readReg": {"tf": 1}, "pyv.models.SingleCycleModel.readPC": {"tf": 1}, "pyv.models.SingleCycleModel.readDataMem": {"tf": 1}, "pyv.models.SingleCycleModel.readInstMem": {"tf": 1}, "pyv.module": {"tf": 1}, "pyv.module.Module": {"tf": 1}, "pyv.module.Module.__init__": {"tf": 1}, "pyv.module.Module.process": {"tf": 1}, "pyv.module.Module.onPortChange": {"tf": 1}, "pyv.port": {"tf": 1}, "pyv.port.Port": {"tf": 1}, "pyv.port.Port.__init__": {"tf": 1}, "pyv.port.Port.read": {"tf": 1}, "pyv.port.Port.write": {"tf": 1}, "pyv.port.Port.connect": {"tf": 1}, "pyv.port.PortX": {"tf": 1}, "pyv.port.PortX.__init__": {"tf": 1}, "pyv.port.PortX.read": {"tf": 1}, "pyv.port.PortX.write": {"tf": 1}, "pyv.port.PortX.connect": {"tf": 1}, "pyv.port.Wire": {"tf": 1}, "pyv.port.WireX": {"tf": 1}, "pyv.reg": {"tf": 1}, "pyv.reg.RegBase": {"tf": 1}, "pyv.reg.RegBase.__init__": {"tf": 1}, "pyv.reg.RegBase.reg_list": {"tf": 1}, "pyv.reg.RegBase.reset": {"tf": 1}, "pyv.reg.Reg": {"tf": 1}, "pyv.reg.Reg.__init__": {"tf": 1}, "pyv.reg.Reg.reset": {"tf": 1}, "pyv.reg.RegX": {"tf": 1}, "pyv.reg.RegX.__init__": {"tf": 1}, "pyv.reg.RegX.reset": {"tf": 1}, "pyv.reg.ShiftReg": {"tf": 1}, "pyv.reg.ShiftReg.__init__": {"tf": 1}, "pyv.reg.ShiftReg.reset": {"tf": 1}, "pyv.reg.ShiftReg.updateSerOut": {"tf": 1}, "pyv.reg.ShiftRegParallel": {"tf": 1}, "pyv.reg.ShiftRegParallel.__init__": {"tf": 1}, "pyv.reg.ShiftRegParallel.updateParOut": {"tf": 1}, "pyv.reg.Regfile": {"tf": 1}, "pyv.reg.Regfile.__init__": {"tf": 1}, "pyv.reg.Regfile.read": {"tf": 1}, "pyv.reg.Regfile.write": {"tf": 1}, "pyv.reg.Regfile.reset": {"tf": 1}, "pyv.serial": {"tf": 1}, "pyv.serial.ser_adder": {"tf": 1}, "pyv.serial.ser_adder.SerAdder": {"tf": 1}, "pyv.serial.ser_adder.SerAdder.__init__": {"tf": 1}, "pyv.serial.ser_adder.SerAdder.process": {"tf": 1}, "pyv.serial.serial_alu": {"tf": 1}, "pyv.serial.serial_alu.SerALU": {"tf": 1}, "pyv.serial.serial_alu.SerALU.__init__": {"tf": 1}, "pyv.serial.serial_alu.SerALU.process": {"tf": 1}, "pyv.serial.test_serial": {"tf": 1}, "pyv.serial.test_serial.test_ser_adder": {"tf": 1}, "pyv.serial_core": {"tf": 1}, "pyv.simulator": {"tf": 1}, "pyv.simulator.Simulator": {"tf": 1}, "pyv.simulator.Simulator.__init__": {"tf": 1}, "pyv.simulator.Simulator.globalSim": {"tf": 1}, "pyv.simulator.Simulator.run": {"tf": 1}, "pyv.simulator.Simulator.addToSimQ": {"tf": 1}, "pyv.simulator.Simulator.getCycles": {"tf": 1}, "pyv.stages": {"tf": 1}, "pyv.stages.IFStage": {"tf": 1}, "pyv.stages.IFStage.__init__": {"tf": 1}, "pyv.stages.IFStage.process": {"tf": 1}, "pyv.stages.IDStage": {"tf": 1}, "pyv.stages.IDStage.__init__": {"tf": 1}, "pyv.stages.IDStage.process": {"tf": 1}, "pyv.stages.IDStage.mem_sel": {"tf": 1}, "pyv.stages.IDStage.wb_sel": {"tf": 1}, "pyv.stages.IDStage.decImm": {"tf": 1}, "pyv.stages.IDStage.check_exception": {"tf": 1}, "pyv.stages.EXStage": {"tf": 1}, "pyv.stages.EXStage.__init__": {"tf": 1}, "pyv.stages.EXStage.process": {"tf": 1}, "pyv.stages.EXStage.alu": {"tf": 1}, "pyv.stages.EXStage.branch": {"tf": 1}, "pyv.stages.MEMStage": {"tf": 1}, "pyv.stages.MEMStage.__init__": {"tf": 1}, "pyv.stages.MEMStage.process": {"tf": 1}, "pyv.stages.WBStage": {"tf": 1}, "pyv.stages.WBStage.__init__": {"tf": 1}, "pyv.stages.WBStage.process": {"tf": 1}, "pyv.stages.BranchUnit": {"tf": 1}, "pyv.stages.BranchUnit.__init__": {"tf": 1}, "pyv.stages.BranchUnit.process": {"tf": 1}, "pyv.util": {"tf": 1}, "pyv.util.msb_32": {"tf": 1}, "pyv.util.getBit": {"tf": 1}, "pyv.util.getBits": {"tf": 1}, "pyv.util.signext": {"tf": 1}, "pyv.util.getBitVector": {"tf": 1}, "pyv.util.bitVector2num": {"tf": 1}}, "df": 116}}, "r": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "s": {"docs": {"pyv.module.Module.process": {"tf": 1}, "pyv.serial.ser_adder.SerAdder.process": {"tf": 1}, "pyv.serial.serial_alu.SerALU.process": {"tf": 1}, "pyv.stages.IFStage.process": {"tf": 1}, "pyv.stages.IDStage.process": {"tf": 1}, "pyv.stages.EXStage.process": {"tf": 1}, "pyv.stages.MEMStage.process": {"tf": 1}, "pyv.stages.WBStage.process": {"tf": 1}, "pyv.stages.BranchUnit.process": {"tf": 1}}, "df": 9}}}}}}, "o": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "t": {"docs": {"pyv.port": {"tf": 1}, "pyv.port.Port": {"tf": 1.4142135623730951}, "pyv.port.Port.__init__": {"tf": 1.4142135623730951}, "pyv.port.Port.read": {"tf": 1.4142135623730951}, "pyv.port.Port.write": {"tf": 1.4142135623730951}, "pyv.port.Port.connect": {"tf": 1.4142135623730951}, "pyv.port.PortX": {"tf": 1}, "pyv.port.PortX.__init__": {"tf": 1}, "pyv.port.PortX.read": {"tf": 1}, "pyv.port.PortX.write": {"tf": 1}, "pyv.port.PortX.connect": {"tf": 1}, "pyv.port.Wire": {"tf": 1}, "pyv.port.WireX": {"tf": 1}}, "df": 13, "x": {"docs": {"pyv.port.PortX": {"tf": 1}, "pyv.port.PortX.__init__": {"tf": 1}, "pyv.port.PortX.read": {"tf": 1}, "pyv.port.PortX.write": {"tf": 1}, "pyv.port.PortX.connect": {"tf": 1}}, "df": 5}}}}}, "d": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "f": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "n": {"docs": {"pyv.defines": {"tf": 1}}, "df": 1}}}, "c": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "m": {"docs": {}, "df": 0, "m": {"docs": {"pyv.stages.IDStage.decImm": {"tf": 1}}, "df": 1}}}}}}, "i": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "a": {"docs": {"pyv.isa": {"tf": 1}}, "df": 1}}, "f": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "g": {"docs": {"pyv.stages.IFStage": {"tf": 1}, "pyv.stages.IFStage.__init__": {"tf": 1}, "pyv.stages.IFStage.process": {"tf": 1}}, "df": 3}}}}}, "d": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "g": {"docs": {"pyv.stages.IDStage": {"tf": 1}, "pyv.stages.IDStage.__init__": {"tf": 1}, "pyv.stages.IDStage.process": {"tf": 1}, "pyv.stages.IDStage.mem_sel": {"tf": 1}, "pyv.stages.IDStage.wb_sel": {"tf": 1}, "pyv.stages.IDStage.decImm": {"tf": 1}, "pyv.stages.IDStage.check_exception": {"tf": 1}}, "df": 7}}}}}}, "m": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "m": {"docs": {"pyv.mem": {"tf": 1}, "pyv.mem.Memory": {"tf": 1}, "pyv.mem.Memory.__init__": {"tf": 1}, "pyv.mem.Memory.read": {"tf": 1}, "pyv.mem.Memory.write": {"tf": 1}}, "df": 5, "o": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "i": {"docs": {"pyv.mem.Memory": {"tf": 1}, "pyv.mem.Memory.__init__": {"tf": 1}, "pyv.mem.Memory.read": {"tf": 1}, "pyv.mem.Memory.write": {"tf": 1}}, "df": 4}}}, "_": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "l": {"docs": {"pyv.stages.IDStage.mem_sel": {"tf": 1}}, "df": 1}}}}, "s": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "g": {"docs": {"pyv.stages.MEMStage": {"tf": 1}, "pyv.stages.MEMStage.__init__": {"tf": 1}, "pyv.stages.MEMStage.process": {"tf": 1}}, "df": 3}}}}}}, "o": {"docs": {}, "df": 0, "d": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "l": {"docs": {"pyv.models": {"tf": 1}, "pyv.models.Model": {"tf": 1.4142135623730951}, "pyv.models.Model.__init__": {"tf": 1.4142135623730951}, "pyv.models.Model.run": {"tf": 1.4142135623730951}, "pyv.models.Model.getCycles": {"tf": 1.4142135623730951}, "pyv.models.SingleCycle": {"tf": 1}, "pyv.models.SingleCycle.__init__": {"tf": 1}, "pyv.models.SingleCycleModel": {"tf": 1}, "pyv.models.SingleCycleModel.__init__": {"tf": 1}, "pyv.models.SingleCycleModel.log": {"tf": 1}, "pyv.models.SingleCycleModel.load_instructions": {"tf": 1}, "pyv.models.SingleCycleModel.load_binary": {"tf": 1}, "pyv.models.SingleCycleModel.readReg": {"tf": 1}, "pyv.models.SingleCycleModel.readPC": {"tf": 1}, "pyv.models.SingleCycleModel.readDataMem": {"tf": 1}, "pyv.models.SingleCycleModel.readInstMem": {"tf": 1}}, "df": 16}}, "u": {"docs": {}, "df": 0, "l": {"docs": {"pyv.module": {"tf": 1}, "pyv.module.Module": {"tf": 1.4142135623730951}, "pyv.module.Module.__init__": {"tf": 1.4142135623730951}, "pyv.module.Module.process": {"tf": 1.4142135623730951}, "pyv.module.Module.onPortChange": {"tf": 1.4142135623730951}}, "df": 5}}}}, "s": {"docs": {}, "df": 0, "b": {"docs": {}, "df": 0, "_": {"3": {"2": {"docs": {"pyv.util.msb_32": {"tf": 1}}, "df": 1}, "docs": {}, "df": 0}, "docs": {}, "df": 0}}}}, "_": {"docs": {}, "df": 0, "_": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "_": {"docs": {}, "df": 0, "_": {"docs": {"pyv.mem.Memory.__init__": {"tf": 1}, "pyv.models.Model.__init__": {"tf": 1}, "pyv.models.SingleCycle.__init__": {"tf": 1}, "pyv.models.SingleCycleModel.__init__": {"tf": 1}, "pyv.module.Module.__init__": {"tf": 1}, "pyv.port.Port.__init__": {"tf": 1}, "pyv.port.PortX.__init__": {"tf": 1}, "pyv.reg.RegBase.__init__": {"tf": 1}, "pyv.reg.Reg.__init__": {"tf": 1}, "pyv.reg.RegX.__init__": {"tf": 1}, "pyv.reg.ShiftReg.__init__": {"tf": 1}, "pyv.reg.ShiftRegParallel.__init__": {"tf": 1}, "pyv.reg.Regfile.__init__": {"tf": 1}, "pyv.serial.ser_adder.SerAdder.__init__": {"tf": 1}, "pyv.serial.serial_alu.SerALU.__init__": {"tf": 1}, "pyv.simulator.Simulator.__init__": {"tf": 1}, "pyv.stages.IFStage.__init__": {"tf": 1}, "pyv.stages.IDStage.__init__": {"tf": 1}, "pyv.stages.EXStage.__init__": {"tf": 1}, "pyv.stages.MEMStage.__init__": {"tf": 1}, "pyv.stages.WBStage.__init__": {"tf": 1}, "pyv.stages.BranchUnit.__init__": {"tf": 1}}, "df": 22}}}}}}}}, "r": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "d": {"docs": {"pyv.mem.Memory.read": {"tf": 1}, "pyv.port.Port.read": {"tf": 1}, "pyv.port.PortX.read": {"tf": 1}, "pyv.reg.Regfile.read": {"tf": 1}}, "df": 4, "r": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "g": {"docs": {"pyv.models.SingleCycleModel.readReg": {"tf": 1}}, "df": 1}}}, "p": {"docs": {}, "df": 0, "c": {"docs": {"pyv.models.SingleCycleModel.readPC": {"tf": 1}}, "df": 1}}, "d": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "m": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "m": {"docs": {"pyv.models.SingleCycleModel.readDataMem": {"tf": 1}}, "df": 1}}}}}}}, "i": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "m": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "m": {"docs": {"pyv.models.SingleCycleModel.readInstMem": {"tf": 1}}, "df": 1}}}}}}}}}, "g": {"docs": {"pyv.reg": {"tf": 1}, "pyv.reg.RegBase": {"tf": 1}, "pyv.reg.RegBase.__init__": {"tf": 1}, "pyv.reg.RegBase.reg_list": {"tf": 1}, "pyv.reg.RegBase.reset": {"tf": 1}, "pyv.reg.Reg": {"tf": 1.4142135623730951}, "pyv.reg.Reg.__init__": {"tf": 1.4142135623730951}, "pyv.reg.Reg.reset": {"tf": 1.4142135623730951}, "pyv.reg.RegX": {"tf": 1}, "pyv.reg.RegX.__init__": {"tf": 1}, "pyv.reg.RegX.reset": {"tf": 1}, "pyv.reg.ShiftReg": {"tf": 1}, "pyv.reg.ShiftReg.__init__": {"tf": 1}, "pyv.reg.ShiftReg.reset": {"tf": 1}, "pyv.reg.ShiftReg.updateSerOut": {"tf": 1}, "pyv.reg.ShiftRegParallel": {"tf": 1}, "pyv.reg.ShiftRegParallel.__init__": {"tf": 1}, "pyv.reg.ShiftRegParallel.updateParOut": {"tf": 1}, "pyv.reg.Regfile": {"tf": 1}, "pyv.reg.Regfile.__init__": {"tf": 1}, "pyv.reg.Regfile.read": {"tf": 1}, "pyv.reg.Regfile.write": {"tf": 1}, "pyv.reg.Regfile.reset": {"tf": 1}}, "df": 23, "b": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "s": {"docs": {"pyv.reg.RegBase": {"tf": 1}, "pyv.reg.RegBase.__init__": {"tf": 1}, "pyv.reg.RegBase.reg_list": {"tf": 1}, "pyv.reg.RegBase.reset": {"tf": 1}}, "df": 4}}}, "_": {"docs": {}, "df": 0, "l": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "t": {"docs": {"pyv.reg.RegBase.reg_list": {"tf": 1}}, "df": 1}}}}}, "x": {"docs": {"pyv.reg.RegX": {"tf": 1}, "pyv.reg.RegX.__init__": {"tf": 1}, "pyv.reg.RegX.reset": {"tf": 1}}, "df": 3}, "f": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "l": {"docs": {"pyv.reg.Regfile": {"tf": 1}, "pyv.reg.Regfile.__init__": {"tf": 1}, "pyv.reg.Regfile.read": {"tf": 1}, "pyv.reg.Regfile.write": {"tf": 1}, "pyv.reg.Regfile.reset": {"tf": 1}}, "df": 5}}}}, "s": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "t": {"docs": {"pyv.reg.RegBase.reset": {"tf": 1}, "pyv.reg.Reg.reset": {"tf": 1}, "pyv.reg.RegX.reset": {"tf": 1}, "pyv.reg.ShiftReg.reset": {"tf": 1}, "pyv.reg.Regfile.reset": {"tf": 1}}, "df": 5}}}}, "u": {"docs": {}, "df": 0, "n": {"docs": {"pyv.models.Model.run": {"tf": 1}, "pyv.simulator.Simulator.run": {"tf": 1}}, "df": 2}}}, "w": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "e": {"docs": {"pyv.mem.Memory.write": {"tf": 1}, "pyv.port.Port.write": {"tf": 1}, "pyv.port.PortX.write": {"tf": 1}, "pyv.reg.Regfile.write": {"tf": 1}}, "df": 4}}}}, "i": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "e": {"docs": {"pyv.port.Wire": {"tf": 1}}, "df": 1, "x": {"docs": {"pyv.port.WireX": {"tf": 1}}, "df": 1}}}}, "b": {"docs": {}, "df": 0, "_": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "l": {"docs": {"pyv.stages.IDStage.wb_sel": {"tf": 1}}, "df": 1}}}}, "s": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "g": {"docs": {}, "df": 0, "e": {"docs": {"pyv.stages.WBStage": {"tf": 1}, "pyv.stages.WBStage.__init__": {"tf": 1}, "pyv.stages.WBStage.process": {"tf": 1}}, "df": 3}}}}}}}, "g": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "y": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "l": {"docs": {"pyv.models.Model.getCycles": {"tf": 1}, "pyv.simulator.Simulator.getCycles": {"tf": 1}}, "df": 2}}}}, "b": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "t": {"docs": {"pyv.util.getBit": {"tf": 1}, "pyv.util.getBits": {"tf": 1}}, "df": 2, "v": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "r": {"docs": {"pyv.util.getBitVector": {"tf": 1}}, "df": 1}}}}}}}}}}}, "l": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "b": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "l": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "m": {"docs": {"pyv.simulator.Simulator.globalSim": {"tf": 1}}, "df": 1}}}}}}}}}, "s": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "g": {"docs": {}, "df": 0, "l": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "y": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "l": {"docs": {"pyv.models.SingleCycle": {"tf": 1}, "pyv.models.SingleCycle.__init__": {"tf": 1}}, "df": 2, "e": {"docs": {}, "df": 0, "m": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "d": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "l": {"docs": {"pyv.models.SingleCycleModel": {"tf": 1}, "pyv.models.SingleCycleModel.__init__": {"tf": 1}, "pyv.models.SingleCycleModel.log": {"tf": 1}, "pyv.models.SingleCycleModel.load_instructions": {"tf": 1}, "pyv.models.SingleCycleModel.load_binary": {"tf": 1}, "pyv.models.SingleCycleModel.readReg": {"tf": 1}, "pyv.models.SingleCycleModel.readPC": {"tf": 1}, "pyv.models.SingleCycleModel.readDataMem": {"tf": 1}, "pyv.models.SingleCycleModel.readInstMem": {"tf": 1}}, "df": 9}}}}}}}}}}}}}}, "m": {"docs": {}, "df": 0, "u": {"docs": {}, "df": 0, "l": {"docs": {"pyv.simulator": {"tf": 1}, "pyv.simulator.Simulator": {"tf": 1.4142135623730951}, "pyv.simulator.Simulator.__init__": {"tf": 1.4142135623730951}, "pyv.simulator.Simulator.globalSim": {"tf": 1.4142135623730951}, "pyv.simulator.Simulator.run": {"tf": 1.4142135623730951}, "pyv.simulator.Simulator.addToSimQ": {"tf": 1.4142135623730951}, "pyv.simulator.Simulator.getCycles": {"tf": 1.4142135623730951}}, "df": 7}}}, "g": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "x": {"docs": {}, "df": 0, "t": {"docs": {"pyv.util.signext": {"tf": 1}}, "df": 1}}}}}}, "h": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "f": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "g": {"docs": {"pyv.reg.ShiftReg": {"tf": 1}, "pyv.reg.ShiftReg.__init__": {"tf": 1}, "pyv.reg.ShiftReg.reset": {"tf": 1}, "pyv.reg.ShiftReg.updateSerOut": {"tf": 1}}, "df": 4, "p": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "l": {"docs": {}, "df": 0, "l": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "l": {"docs": {"pyv.reg.ShiftRegParallel": {"tf": 1}, "pyv.reg.ShiftRegParallel.__init__": {"tf": 1}, "pyv.reg.ShiftRegParallel.updateParOut": {"tf": 1}}, "df": 3}}}}}}}}}}}}}}}, "e": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "l": {"docs": {"pyv.serial": {"tf": 1}, "pyv.serial.ser_adder": {"tf": 1}, "pyv.serial.ser_adder.SerAdder": {"tf": 1}, "pyv.serial.ser_adder.SerAdder.__init__": {"tf": 1}, "pyv.serial.ser_adder.SerAdder.process": {"tf": 1}, "pyv.serial.serial_alu": {"tf": 1}, "pyv.serial.serial_alu.SerALU": {"tf": 1}, "pyv.serial.serial_alu.SerALU.__init__": {"tf": 1}, "pyv.serial.serial_alu.SerALU.process": {"tf": 1}, "pyv.serial.test_serial": {"tf": 1}, "pyv.serial.test_serial.test_ser_adder": {"tf": 1}}, "df": 11, "_": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "l": {"docs": {}, "df": 0, "u": {"docs": {"pyv.serial.serial_alu": {"tf": 1}, "pyv.serial.serial_alu.SerALU": {"tf": 1}, "pyv.serial.serial_alu.SerALU.__init__": {"tf": 1}, "pyv.serial.serial_alu.SerALU.process": {"tf": 1}}, "df": 4}}}, "c": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "r": {"docs": {"pyv.serial_core": {"tf": 1}}, "df": 1}}}}}}}, "_": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "d": {"docs": {}, "df": 0, "d": {"docs": {"pyv.serial.ser_adder": {"tf": 1}, "pyv.serial.ser_adder.SerAdder": {"tf": 1}, "pyv.serial.ser_adder.SerAdder.__init__": {"tf": 1}, "pyv.serial.ser_adder.SerAdder.process": {"tf": 1}}, "df": 4}}}}, "a": {"docs": {}, "df": 0, "d": {"docs": {}, "df": 0, "d": {"docs": {"pyv.serial.ser_adder.SerAdder": {"tf": 1}, "pyv.serial.ser_adder.SerAdder.__init__": {"tf": 1}, "pyv.serial.ser_adder.SerAdder.process": {"tf": 1}}, "df": 3}}, "l": {"docs": {}, "df": 0, "u": {"docs": {"pyv.serial.serial_alu.SerALU": {"tf": 1}, "pyv.serial.serial_alu.SerALU.__init__": {"tf": 1}, "pyv.serial.serial_alu.SerALU.process": {"tf": 1}}, "df": 3}}}}}, "t": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "g": {"docs": {}, "df": 0, "e": {"docs": {"pyv.stages": {"tf": 1}, "pyv.stages.IFStage": {"tf": 1}, "pyv.stages.IFStage.__init__": {"tf": 1}, "pyv.stages.IFStage.process": {"tf": 1}, "pyv.stages.IDStage": {"tf": 1}, "pyv.stages.IDStage.__init__": {"tf": 1}, "pyv.stages.IDStage.process": {"tf": 1}, "pyv.stages.IDStage.mem_sel": {"tf": 1}, "pyv.stages.IDStage.wb_sel": {"tf": 1}, "pyv.stages.IDStage.decImm": {"tf": 1}, "pyv.stages.IDStage.check_exception": {"tf": 1}, "pyv.stages.EXStage": {"tf": 1}, "pyv.stages.EXStage.__init__": {"tf": 1}, "pyv.stages.EXStage.process": {"tf": 1}, "pyv.stages.EXStage.alu": {"tf": 1}, "pyv.stages.EXStage.branch": {"tf": 1}, "pyv.stages.MEMStage": {"tf": 1}, "pyv.stages.MEMStage.__init__": {"tf": 1}, "pyv.stages.MEMStage.process": {"tf": 1}, "pyv.stages.WBStage": {"tf": 1}, "pyv.stages.WBStage.__init__": {"tf": 1}, "pyv.stages.WBStage.process": {"tf": 1}, "pyv.stages.BranchUnit": {"tf": 1}, "pyv.stages.BranchUnit.__init__": {"tf": 1}, "pyv.stages.BranchUnit.process": {"tf": 1}}, "df": 25}}}}}, "l": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "g": {"docs": {"pyv.models.SingleCycleModel.log": {"tf": 1}}, "df": 1}, "a": {"docs": {}, "df": 0, "d": {"docs": {}, "df": 0, "_": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "u": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "t": {"docs": {"pyv.models.SingleCycleModel.load_instructions": {"tf": 1}}, "df": 1}}}}}}}}, "b": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "i": {"docs": {"pyv.models.SingleCycleModel.load_binary": {"tf": 1}}, "df": 1}}}}}}}}}}}, "o": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "p": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "h": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "g": {"docs": {"pyv.module.Module.onPortChange": {"tf": 1}}, "df": 1}}}}}}}}}}}, "c": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "t": {"docs": {"pyv.port.Port.connect": {"tf": 1}, "pyv.port.PortX.connect": {"tf": 1}}, "df": 2}}}}}}, "h": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "k": {"docs": {}, "df": 0, "_": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "x": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "p": {"docs": {}, "df": 0, "t": {"docs": {"pyv.stages.IDStage.check_exception": {"tf": 1}}, "df": 1}}}}}}}}}}}}, "u": {"docs": {}, "df": 0, "p": {"docs": {}, "df": 0, "d": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "u": {"docs": {}, "df": 0, "t": {"docs": {"pyv.reg.ShiftReg.updateSerOut": {"tf": 1}}, "df": 1}}}}}}, "p": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "u": {"docs": {}, "df": 0, "t": {"docs": {"pyv.reg.ShiftRegParallel.updateParOut": {"tf": 1}}, "df": 1}}}}}}}}}}}, "t": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "l": {"docs": {"pyv.util": {"tf": 1}, "pyv.util.msb_32": {"tf": 1}, "pyv.util.getBit": {"tf": 1}, "pyv.util.getBits": {"tf": 1}, "pyv.util.signext": {"tf": 1}, "pyv.util.getBitVector": {"tf": 1}, "pyv.util.bitVector2num": {"tf": 1}}, "df": 7}}}}, "t": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "_": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "i": {"docs": {"pyv.serial.test_serial": {"tf": 1}, "pyv.serial.test_serial.test_ser_adder": {"tf": 1}}, "df": 2}, "_": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "d": {"docs": {}, "df": 0, "d": {"docs": {"pyv.serial.test_serial.test_ser_adder": {"tf": 1}}, "df": 1}}}}}}}}}}}}, "a": {"docs": {}, "df": 0, "d": {"docs": {}, "df": 0, "d": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "m": {"docs": {}, "df": 0, "q": {"docs": {"pyv.simulator.Simulator.addToSimQ": {"tf": 1}}, "df": 1}}}}}}}}, "l": {"docs": {}, "df": 0, "u": {"docs": {"pyv.stages.EXStage.alu": {"tf": 1}}, "df": 1}}}, "e": {"docs": {}, "df": 0, "x": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "g": {"docs": {"pyv.stages.EXStage": {"tf": 1}, "pyv.stages.EXStage.__init__": {"tf": 1}, "pyv.stages.EXStage.process": {"tf": 1}, "pyv.stages.EXStage.alu": {"tf": 1}, "pyv.stages.EXStage.branch": {"tf": 1}}, "df": 5}}}}}}, "b": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "h": {"docs": {"pyv.stages.EXStage.branch": {"tf": 1}}, "df": 1, "u": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "t": {"docs": {"pyv.stages.BranchUnit": {"tf": 1}, "pyv.stages.BranchUnit.__init__": {"tf": 1}, "pyv.stages.BranchUnit.process": {"tf": 1}}, "df": 3}}}}}}}}}, "i": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "v": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "r": {"2": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "u": {"docs": {}, "df": 0, "m": {"docs": {"pyv.util.bitVector2num": {"tf": 1}}, "df": 1}}}}, "docs": {}, "df": 0}}}}}}}}}}}, "doc": {"root": {"0": {"docs": {"pyv.reg.RegX.reset": {"tf": 1}, "pyv.stages.IDStage.mem_sel": {"tf": 1}, "pyv.stages.IDStage.wb_sel": {"tf": 1}, "pyv.util.getBitVector": {"tf": 1.4142135623730951}, "pyv.util.bitVector2num": {"tf": 1}}, "df": 5}, "1": {"docs": {"pyv.mem.Memory.read": {"tf": 1}, "pyv.mem.Memory.write": {"tf": 1}, "pyv.models.Model.run": {"tf": 1}, "pyv.simulator.Simulator.run": {"tf": 1}, "pyv.stages.IDStage.wb_sel": {"tf": 1}}, "df": 5, ",": {"2": {"docs": {}, "df": 0, ",": {"4": {"docs": {"pyv.mem.Memory.read": {"tf": 1}, "pyv.mem.Memory.write": {"tf": 1}}, "df": 2}, "docs": {}, "df": 0}}, "docs": {}, "df": 0}}, "2": {"docs": {"pyv.mem.Memory.read": {"tf": 1}, "pyv.mem.Memory.write": {"tf": 1}, "pyv.stages.IDStage.wb_sel": {"tf": 1}}, "df": 3}, "3": {"2": {"docs": {"pyv.util.msb_32": {"tf": 1}, "pyv.util.signext": {"tf": 1}}, "df": 2}, "docs": {}, "df": 0}, "4": {"2": {"docs": {"pyv.port.PortX.write": {"tf": 1.4142135623730951}}, "df": 1}, "docs": {"pyv.mem.Memory.read": {"tf": 1}, "pyv.mem.Memory.write": {"tf": 1}}, "df": 2}, "5": {"docs": {"pyv.models.SingleCycle": {"tf": 1}}, "df": 1}, "8": {"docs": {"pyv.models.SingleCycle": {"tf": 1}}, "df": 1}, "9": {"9": {"docs": {"pyv.port.PortX.write": {"tf": 1.4142135623730951}}, "df": 1}, "docs": {}, "df": 0}, "docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "a": {"docs": {"pyv.isa": {"tf": 1}}, "df": 1}}, "n": {"docs": {}, "df": 0, "t": {"docs": {"pyv.models.Model.run": {"tf": 1}, "pyv.models.Model.getCycles": {"tf": 1}, "pyv.models.SingleCycleModel.readReg": {"tf": 1.4142135623730951}, "pyv.models.SingleCycleModel.readPC": {"tf": 1}, "pyv.models.SingleCycleModel.readDataMem": {"tf": 1.4142135623730951}, "pyv.models.SingleCycleModel.readInstMem": {"tf": 1.4142135623730951}, "pyv.port.Port.__init__": {"tf": 1}, "pyv.reg.Regfile.read": {"tf": 1.4142135623730951}, "pyv.reg.Regfile.write": {"tf": 1.4142135623730951}, "pyv.simulator.Simulator.run": {"tf": 1}, "pyv.simulator.Simulator.getCycles": {"tf": 1}, "pyv.util.getBitVector": {"tf": 1.4142135623730951}}, "df": 12, "e": {"docs": {}, "df": 0, "g": {"docs": {"pyv.port.PortX.write": {"tf": 1.4142135623730951}, "pyv.reg.Regfile": {"tf": 1}, "pyv.util.bitVector2num": {"tf": 1}}, "df": 3}, "r": {"docs": {}, "df": 0, "f": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "c": {"docs": {"pyv.stages.IFStage": {"tf": 1}, "pyv.stages.IDStage": {"tf": 1.4142135623730951}, "pyv.stages.EXStage": {"tf": 1.4142135623730951}, "pyv.stages.MEMStage": {"tf": 1.4142135623730951}, "pyv.stages.WBStage": {"tf": 1}}, "df": 5}}}}}}, "s": {"docs": {}, "df": 0, "t": {"docs": {"pyv.stages.IDStage.decImm": {"tf": 1}}, "df": 1, "r": {"docs": {}, "df": 0, "u": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "t": {"docs": {"pyv.models.SingleCycleModel.load_instructions": {"tf": 2}, "pyv.models.SingleCycleModel.load_binary": {"tf": 1}, "pyv.models.SingleCycleModel.readInstMem": {"tf": 1}, "pyv.stages.IFStage": {"tf": 1}, "pyv.stages.IDStage": {"tf": 1}, "pyv.stages.IDStage.mem_sel": {"tf": 1.4142135623730951}, "pyv.stages.IDStage.wb_sel": {"tf": 1.7320508075688772}, "pyv.stages.IDStage.decImm": {"tf": 1.7320508075688772}}, "df": 8}}}}, "a": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "i": {"docs": {"pyv.reg.RegBase": {"tf": 1}}, "df": 1}}}}}}, "d": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "x": {"docs": {"pyv.models.SingleCycleModel.readReg": {"tf": 1}, "pyv.reg.Regfile.read": {"tf": 1}, "pyv.reg.Regfile.write": {"tf": 1}, "pyv.util.getBits": {"tf": 1.4142135623730951}, "pyv.util.getBitVector": {"tf": 1}, "pyv.util.bitVector2num": {"tf": 1}}, "df": 6}}}, "h": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "t": {"docs": {"pyv.module.Module": {"tf": 1}, "pyv.serial.ser_adder.SerAdder": {"tf": 1}, "pyv.serial.serial_alu.SerALU": {"tf": 1}}, "df": 3}}}}}, "p": {"docs": {}, "df": 0, "u": {"docs": {}, "df": 0, "t": {"docs": {"pyv.module.Module.process": {"tf": 1}, "pyv.module.Module.onPortChange": {"tf": 1}, "pyv.port.Port.__init__": {"tf": 1}, "pyv.port.PortX.__init__": {"tf": 1}, "pyv.serial.ser_adder.SerAdder.process": {"tf": 1}, "pyv.serial.serial_alu.SerALU.process": {"tf": 1}, "pyv.stages.IFStage": {"tf": 1}, "pyv.stages.IFStage.process": {"tf": 1}, "pyv.stages.IDStage": {"tf": 1}, "pyv.stages.IDStage.process": {"tf": 1}, "pyv.stages.EXStage": {"tf": 1}, "pyv.stages.EXStage.process": {"tf": 1}, "pyv.stages.MEMStage": {"tf": 1}, "pyv.stages.MEMStage.process": {"tf": 1}, "pyv.stages.WBStage": {"tf": 1}, "pyv.stages.WBStage.process": {"tf": 1}, "pyv.stages.BranchUnit": {"tf": 1}, "pyv.stages.BranchUnit.process": {"tf": 1}, "pyv.util.bitVector2num": {"tf": 1}}, "df": 19}}}, "i": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "v": {"docs": {"pyv.port.Port.__init__": {"tf": 1}}, "df": 1}, "i": {"docs": {"pyv.port.Port.__init__": {"tf": 1}}, "df": 1}}}}, "m": {"docs": {}, "df": 0, "p": {"docs": {}, "df": 0, "l": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "m": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "t": {"docs": {"pyv.models.SingleCycle": {"tf": 1}, "pyv.module.Module": {"tf": 1}, "pyv.serial.ser_adder.SerAdder": {"tf": 1}, "pyv.serial.serial_alu.SerALU": {"tf": 1}, "pyv.stages.EXStage.alu": {"tf": 1}}, "df": 5}}}}}}}, "m": {"docs": {"pyv.stages.EXStage.alu": {"tf": 1}}, "df": 1, "e": {"docs": {}, "df": 0, "d": {"docs": {}, "df": 0, "i": {"docs": {"pyv.stages.IDStage.decImm": {"tf": 1.4142135623730951}}, "df": 1}}}}}, "t": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "l": {"docs": {}, "df": 0, "f": {"docs": {"pyv.port.Port.connect": {"tf": 1}}, "df": 1}}}}}, "f": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "d": {"docs": {}, "df": 0, "_": {"docs": {}, "df": 0, "o": {"docs": {"pyv.stages.IFStage": {"tf": 1}}, "df": 1}, "i": {"docs": {"pyv.stages.IDStage": {"tf": 1}}, "df": 1}}}}, "s": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "g": {"docs": {"pyv.stages.IDStage": {"tf": 1}}, "df": 1}}}}}, "d": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "g": {"docs": {"pyv.stages.IFStage": {"tf": 1}, "pyv.stages.EXStage": {"tf": 1}}, "df": 2}}}}, "e": {"docs": {}, "df": 0, "x": {"docs": {}, "df": 0, "_": {"docs": {}, "df": 0, "o": {"docs": {"pyv.stages.IDStage": {"tf": 1}}, "df": 1}, "i": {"docs": {"pyv.stages.EXStage": {"tf": 1}}, "df": 1}}}}}}, "d": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "f": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "t": {"docs": {"pyv.isa": {"tf": 1}}, "df": 1}}}}, "a": {"docs": {}, "df": 0, "u": {"docs": {}, "df": 0, "l": {"docs": {}, "df": 0, "t": {"docs": {"pyv.models.Model.run": {"tf": 1}, "pyv.models.SingleCycle": {"tf": 1}, "pyv.port.Port.__init__": {"tf": 1.4142135623730951}, "pyv.port.PortX.__init__": {"tf": 1}, "pyv.simulator.Simulator.run": {"tf": 1.4142135623730951}, "pyv.util.getBitVector": {"tf": 1}}, "df": 6}}}}}, "p": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "d": {"docs": {"pyv.port.PortX.read": {"tf": 1}}, "df": 1}}}}, "c": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "d": {"docs": {"pyv.stages.IDStage": {"tf": 1}, "pyv.stages.IDStage.decImm": {"tf": 1.4142135623730951}}, "df": 2}}}, "s": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "p": {"docs": {}, "df": 0, "t": {"docs": {"pyv.stages.IDStage.check_exception": {"tf": 2}, "pyv.stages.EXStage.alu": {"tf": 2.6457513110645907}}, "df": 2}}}}}}}, "a": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "a": {"docs": {"pyv.mem.Memory.read": {"tf": 1}, "pyv.mem.Memory.write": {"tf": 1}, "pyv.models.SingleCycleModel.readDataMem": {"tf": 1}}, "df": 3}}}, "i": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "t": {"docs": {"pyv.port.Port.__init__": {"tf": 1.4142135623730951}, "pyv.port.PortX.__init__": {"tf": 1.7320508075688772}}, "df": 2}}}}, "c": {"docs": {}, "df": 0, "t": {"docs": {"pyv.port.PortX.__init__": {"tf": 1}, "pyv.port.PortX.read": {"tf": 1}, "pyv.port.PortX.write": {"tf": 1.4142135623730951}}, "df": 3, "i": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "i": {"docs": {"pyv.port.PortX.__init__": {"tf": 1}}, "df": 1}}}}}}}}}, "r": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "v": {"docs": {}, "df": 0, "e": {"docs": {"pyv.port.Port.connect": {"tf": 1}}, "df": 1, "n": {"docs": {"pyv.port.Port.write": {"tf": 1}}, "df": 1}, "r": {"docs": {"pyv.port.Port.connect": {"tf": 1.7320508075688772}, "pyv.port.PortX.connect": {"tf": 2}}, "df": 2}}}}}}, "s": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "m": {"docs": {}, "df": 0, "p": {"docs": {}, "df": 0, "l": {"docs": {"pyv.mem.Memory": {"tf": 1.4142135623730951}, "pyv.models.SingleCycle": {"tf": 1}}, "df": 2}}, "u": {"docs": {}, "df": 0, "l": {"docs": {"pyv.models.Model.run": {"tf": 1.4142135623730951}, "pyv.models.SingleCycleModel.log": {"tf": 1}, "pyv.module.Module.onPortChange": {"tf": 1}, "pyv.simulator.Simulator.run": {"tf": 1.4142135623730951}, "pyv.simulator.Simulator.addToSimQ": {"tf": 1}}, "df": 5}}}, "z": {"docs": {}, "df": 0, "e": {"docs": {"pyv.mem.Memory.__init__": {"tf": 1.4142135623730951}, "pyv.models.SingleCycle": {"tf": 1}}, "df": 2}}, "n": {"docs": {}, "df": 0, "g": {"docs": {}, "df": 0, "l": {"docs": {"pyv.mem.Memory.read": {"tf": 1}, "pyv.models.SingleCycle": {"tf": 1}, "pyv.port.Port": {"tf": 1}, "pyv.port.PortX.read": {"tf": 1}, "pyv.port.PortX.write": {"tf": 1.4142135623730951}, "pyv.port.Wire": {"tf": 1}, "pyv.reg.Reg": {"tf": 1}, "pyv.reg.ShiftReg": {"tf": 1}, "pyv.reg.ShiftRegParallel": {"tf": 1}}, "df": 9, "e": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "y": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "l": {"docs": {"pyv.models.SingleCycleModel": {"tf": 1}}, "df": 1}}}}}}}}, "g": {"docs": {}, "df": 0, "n": {"docs": {"pyv.util.signext": {"tf": 1}}, "df": 1, "a": {"docs": {}, "df": 0, "l": {"docs": {"pyv.stages.IDStage.mem_sel": {"tf": 1}, "pyv.stages.IDStage.wb_sel": {"tf": 1}}, "df": 2}}}}}, "t": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "t": {"docs": {"pyv.mem.Memory.read": {"tf": 1}, "pyv.mem.Memory.write": {"tf": 1}, "pyv.models.SingleCycleModel.readDataMem": {"tf": 1}, "pyv.models.SingleCycleModel.readInstMem": {"tf": 1}}, "df": 4}}, "g": {"docs": {}, "df": 0, "e": {"docs": {"pyv.models.SingleCycle": {"tf": 1}, "pyv.stages.IFStage": {"tf": 1}, "pyv.stages.IDStage": {"tf": 1}, "pyv.stages.EXStage": {"tf": 1}, "pyv.stages.MEMStage": {"tf": 1}, "pyv.stages.WBStage": {"tf": 1}}, "df": 6}}}, "r": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "g": {"docs": {"pyv.models.SingleCycleModel.load_binary": {"tf": 1}}, "df": 1}}}}, "u": {"docs": {}, "df": 0, "f": {"docs": {}, "df": 0, "f": {"docs": {"pyv.util": {"tf": 1}}, "df": 1}}}}, "u": {"docs": {}, "df": 0, "b": {"docs": {"pyv.port.PortX.__init__": {"tf": 1.7320508075688772}, "pyv.port.PortX.read": {"tf": 2.449489742783178}, "pyv.port.PortX.write": {"tf": 2.23606797749979}}, "df": 3, "s": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "t": {"docs": {"pyv.port.PortX.write": {"tf": 1}}, "df": 1}}}, "p": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "t": {"docs": {"pyv.reg.RegX.reset": {"tf": 1}}, "df": 1}}}}}, "m": {"docs": {}, "df": 0, "m": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "i": {"docs": {"pyv.stages.IDStage.check_exception": {"tf": 1}}, "df": 1}}}}}}, "a": {"docs": {}, "df": 0, "m": {"docs": {}, "df": 0, "e": {"docs": {"pyv.port.PortX.__init__": {"tf": 1}}, "df": 1}}}, "h": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "f": {"docs": {}, "df": 0, "t": {"docs": {"pyv.reg.ShiftReg": {"tf": 1}, "pyv.reg.ShiftReg.updateSerOut": {"tf": 1}, "pyv.reg.ShiftRegParallel": {"tf": 1}}, "df": 3}}}}, "p": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "l": {"docs": {"pyv.stages.IDStage.mem_sel": {"tf": 1}}, "df": 1}}}}}}, "l": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "e": {"docs": {"pyv.util.getBits": {"tf": 2}}, "df": 1}}}}}, "m": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "m": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "i": {"docs": {"pyv.mem.Memory": {"tf": 1.4142135623730951}, "pyv.mem.Memory.__init__": {"tf": 1.4142135623730951}, "pyv.mem.Memory.read": {"tf": 1}, "pyv.mem.Memory.write": {"tf": 1}, "pyv.models.SingleCycle": {"tf": 1}, "pyv.models.SingleCycleModel.load_instructions": {"tf": 1}, "pyv.models.SingleCycleModel.load_binary": {"tf": 1}, "pyv.models.SingleCycleModel.readDataMem": {"tf": 1}, "pyv.models.SingleCycleModel.readInstMem": {"tf": 1}, "pyv.stages.IDStage.mem_sel": {"tf": 1}, "pyv.stages.MEMStage": {"tf": 1}}, "df": 11}}}, "s": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "g": {"docs": {"pyv.stages.EXStage": {"tf": 1}, "pyv.stages.WBStage": {"tf": 1}}, "df": 2}}}}, "w": {"docs": {}, "df": 0, "b": {"docs": {}, "df": 0, "_": {"docs": {}, "df": 0, "o": {"docs": {"pyv.stages.MEMStage": {"tf": 1}}, "df": 1}, "i": {"docs": {"pyv.stages.WBStage": {"tf": 1}}, "df": 1}}}}}, "t": {"docs": {}, "df": 0, "h": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "d": {"docs": {"pyv.module.Module": {"tf": 1}, "pyv.module.Module.onPortChange": {"tf": 1}, "pyv.serial.ser_adder.SerAdder": {"tf": 1}, "pyv.serial.serial_alu.SerALU": {"tf": 1}}, "df": 4}}}}}, "o": {"docs": {}, "df": 0, "d": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "l": {"docs": {"pyv.models.Model": {"tf": 1}, "pyv.models.SingleCycleModel": {"tf": 1}}, "df": 2}}, "u": {"docs": {}, "df": 0, "l": {"docs": {"pyv.module.Module": {"tf": 1.7320508075688772}, "pyv.port.Port.__init__": {"tf": 1.7320508075688772}, "pyv.port.PortX.__init__": {"tf": 1.4142135623730951}, "pyv.serial.ser_adder.SerAdder": {"tf": 1.7320508075688772}, "pyv.serial.serial_alu.SerALU": {"tf": 1.7320508075688772}}, "df": 5, "e": {"docs": {}, "df": 0, "'": {"docs": {"pyv.module.Module.process": {"tf": 1}, "pyv.module.Module.onPortChange": {"tf": 1}, "pyv.serial.ser_adder.SerAdder.process": {"tf": 1}, "pyv.serial.serial_alu.SerALU.process": {"tf": 1}, "pyv.stages.IFStage.process": {"tf": 1}, "pyv.stages.IDStage.process": {"tf": 1}, "pyv.stages.EXStage.process": {"tf": 1}, "pyv.stages.MEMStage.process": {"tf": 1}, "pyv.stages.WBStage.process": {"tf": 1}, "pyv.stages.BranchUnit.process": {"tf": 1}}, "df": 10}}}}}, "r": {"docs": {}, "df": 0, "e": {"docs": {"pyv.port.PortX.read": {"tf": 1}, "pyv.port.PortX.write": {"tf": 1}}, "df": 2}}}, "a": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "i": {"docs": {"pyv.models.SingleCycleModel.readDataMem": {"tf": 1}, "pyv.models.SingleCycleModel.readInstMem": {"tf": 1}}, "df": 2}}}, "u": {"docs": {}, "df": 0, "l": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "i": {"docs": {"pyv.port.WireX": {"tf": 1}}, "df": 1, "v": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "l": {"docs": {}, "df": 0, "u": {"docs": {"pyv.reg.RegX": {"tf": 1}}, "df": 1}}}}}}}}, "s": {"docs": {}, "df": 0, "b": {"docs": {"pyv.util.msb_32": {"tf": 1}, "pyv.util.getBitVector": {"tf": 1}, "pyv.util.bitVector2num": {"tf": 1}}, "df": 3}}, "i": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "m": {"docs": {}, "df": 0, "u": {"docs": {}, "df": 0, "m": {"docs": {"pyv.util.getBitVector": {"tf": 1}}, "df": 1}}}}}}}, "r": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "p": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "s": {"docs": {"pyv.mem.Memory": {"tf": 1}, "pyv.port.Port": {"tf": 1}, "pyv.port.PortX": {"tf": 1}, "pyv.port.Wire": {"tf": 1}, "pyv.port.WireX": {"tf": 1}, "pyv.reg.Reg": {"tf": 1}, "pyv.reg.RegX": {"tf": 1}, "pyv.reg.ShiftReg": {"tf": 1}, "pyv.reg.ShiftRegParallel": {"tf": 1}}, "df": 9, "e": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "t": {"docs": {"pyv.util.getBitVector": {"tf": 1.4142135623730951}}, "df": 1}}}}}}}, "a": {"docs": {}, "df": 0, "d": {"docs": {"pyv.mem.Memory.read": {"tf": 2}, "pyv.models.SingleCycleModel.readReg": {"tf": 1.4142135623730951}, "pyv.models.SingleCycleModel.readPC": {"tf": 1}, "pyv.models.SingleCycleModel.readDataMem": {"tf": 1.7320508075688772}, "pyv.models.SingleCycleModel.readInstMem": {"tf": 1.7320508075688772}, "pyv.port.Port.read": {"tf": 1}, "pyv.port.PortX.read": {"tf": 1.4142135623730951}, "pyv.port.Wire": {"tf": 1}, "pyv.reg.Regfile.read": {"tf": 1.4142135623730951}}, "df": 9}, "s": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "n": {"docs": {"pyv.reg.ShiftReg": {"tf": 1}, "pyv.reg.ShiftRegParallel": {"tf": 1}}, "df": 2}}}}, "t": {"docs": {}, "df": 0, "u": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "n": {"docs": {"pyv.mem.Memory.read": {"tf": 1}, "pyv.models.Model.getCycles": {"tf": 1}, "pyv.models.SingleCycleModel.readReg": {"tf": 1}, "pyv.models.SingleCycleModel.readPC": {"tf": 1}, "pyv.models.SingleCycleModel.readDataMem": {"tf": 1}, "pyv.models.SingleCycleModel.readInstMem": {"tf": 1}, "pyv.port.Port.read": {"tf": 1}, "pyv.port.PortX.read": {"tf": 2}, "pyv.reg.Regfile.read": {"tf": 1}, "pyv.simulator.Simulator.getCycles": {"tf": 1.4142135623730951}, "pyv.stages.IDStage.mem_sel": {"tf": 1}, "pyv.stages.IDStage.wb_sel": {"tf": 1}, "pyv.stages.IDStage.decImm": {"tf": 1}, "pyv.stages.IDStage.check_exception": {"tf": 1}, "pyv.stages.EXStage.alu": {"tf": 1}, "pyv.stages.EXStage.branch": {"tf": 1}, "pyv.util.msb_32": {"tf": 1}, "pyv.util.getBits": {"tf": 1.4142135623730951}, "pyv.util.getBitVector": {"tf": 1}, "pyv.util.bitVector2num": {"tf": 1}}, "df": 20}}}}, "g": {"docs": {"pyv.models.SingleCycleModel.readReg": {"tf": 1}, "pyv.reg.Regfile.read": {"tf": 1}, "pyv.reg.Regfile.write": {"tf": 1}}, "df": 3, "i": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "t": {"docs": {"pyv.models.SingleCycleModel.readReg": {"tf": 2}, "pyv.reg.RegBase": {"tf": 1.4142135623730951}, "pyv.reg.RegBase.reset": {"tf": 1}, "pyv.reg.Reg": {"tf": 1}, "pyv.reg.Reg.reset": {"tf": 1}, "pyv.reg.RegX": {"tf": 1}, "pyv.reg.ShiftReg": {"tf": 1}, "pyv.reg.ShiftReg.reset": {"tf": 1}, "pyv.reg.ShiftReg.updateSerOut": {"tf": 1}, "pyv.reg.ShiftRegParallel": {"tf": 1}, "pyv.reg.Regfile": {"tf": 1}, "pyv.reg.Regfile.read": {"tf": 1.7320508075688772}, "pyv.reg.Regfile.write": {"tf": 1.4142135623730951}, "pyv.reg.Regfile.reset": {"tf": 1}, "pyv.simulator.Simulator.run": {"tf": 1}}, "df": 15}}}, "x": {"docs": {"pyv.port.PortX.write": {"tf": 1}}, "df": 1}, "u": {"docs": {}, "df": 0, "l": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "r": {"docs": {"pyv.port.Wire": {"tf": 1}}, "df": 1}}}}}, "c": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "v": {"docs": {"pyv.port.PortX.write": {"tf": 1}}, "df": 1}}}}, "s": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "t": {"docs": {"pyv.reg.RegBase.reset": {"tf": 1}, "pyv.reg.Reg.reset": {"tf": 1}, "pyv.reg.RegX.reset": {"tf": 1.4142135623730951}, "pyv.reg.ShiftReg.reset": {"tf": 1}, "pyv.reg.Regfile.reset": {"tf": 1}, "pyv.simulator.Simulator.run": {"tf": 1}}, "df": 6, "v": {"docs": {"pyv.reg.RegX.reset": {"tf": 1}}, "df": 1}, "_": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "g": {"docs": {"pyv.simulator.Simulator.run": {"tf": 1}}, "df": 1}}}}}}, "u": {"docs": {}, "df": 0, "l": {"docs": {}, "df": 0, "t": {"docs": {"pyv.stages.EXStage.alu": {"tf": 1}, "pyv.util.getBitVector": {"tf": 1}}, "df": 2}}}}}, "a": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "s": {"docs": {"pyv.mem.Memory.read": {"tf": 1}, "pyv.mem.Memory.write": {"tf": 1}, "pyv.port.Port.write": {"tf": 1}, "pyv.port.Port.connect": {"tf": 1}, "pyv.port.PortX.connect": {"tf": 1}, "pyv.util.getBitVector": {"tf": 1}}, "df": 6}}}, "u": {"docs": {}, "df": 0, "n": {"docs": {"pyv.models.Model.run": {"tf": 1}, "pyv.simulator.Simulator.run": {"tf": 1}}, "df": 2}}, "i": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "c": {"docs": {"pyv.models.SingleCycle": {"tf": 1}, "pyv.reg.Regfile": {"tf": 1}}, "df": 2}}, "g": {"docs": {}, "df": 0, "h": {"docs": {}, "df": 0, "t": {"docs": {"pyv.reg.ShiftReg": {"tf": 1}, "pyv.reg.ShiftRegParallel": {"tf": 1}}, "df": 2}}}}, "s": {"1": {"docs": {"pyv.stages.EXStage.alu": {"tf": 1}, "pyv.stages.EXStage.branch": {"tf": 1}}, "df": 2}, "2": {"docs": {"pyv.stages.EXStage.alu": {"tf": 1}, "pyv.stages.EXStage.branch": {"tf": 1}}, "df": 2}, "docs": {}, "df": 0}}, "l": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "t": {"docs": {"pyv.mem.Memory": {"tf": 1}, "pyv.models.SingleCycleModel.load_instructions": {"tf": 1.4142135623730951}, "pyv.models.SingleCycleModel.readDataMem": {"tf": 1.4142135623730951}, "pyv.models.SingleCycleModel.readInstMem": {"tf": 1.4142135623730951}, "pyv.port.PortX.read": {"tf": 1}, "pyv.port.PortX.write": {"tf": 1.4142135623730951}, "pyv.reg.ShiftReg": {"tf": 1}, "pyv.reg.ShiftRegParallel": {"tf": 1}, "pyv.util.getBitVector": {"tf": 2}, "pyv.util.bitVector2num": {"tf": 2}}, "df": 10}}, "t": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "l": {"docs": {"pyv.mem.Memory": {"tf": 1}}, "df": 1}}}}, "o": {"docs": {}, "df": 0, "g": {"docs": {"pyv.models.SingleCycleModel.log": {"tf": 1}}, "df": 1, "i": {"docs": {}, "df": 0, "c": {"docs": {"pyv.stages.EXStage.alu": {"tf": 1}}, "df": 1}}}, "a": {"docs": {}, "df": 0, "d": {"docs": {"pyv.models.SingleCycleModel.load_instructions": {"tf": 1}, "pyv.models.SingleCycleModel.load_binary": {"tf": 1}, "pyv.stages.IDStage.wb_sel": {"tf": 1}}, "df": 3, "/": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "r": {"docs": {"pyv.stages.IDStage.mem_sel": {"tf": 1}}, "df": 1}}}}}}}, "i": {"docs": {}, "df": 0, "d": {"docs": {}, "df": 0, "x": {"docs": {"pyv.util.getBits": {"tf": 1}}, "df": 1}}}, "w": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "r": {"docs": {"pyv.util.getBits": {"tf": 1}}, "df": 1}}}}, "e": {"docs": {}, "df": 0, "f": {"docs": {}, "df": 0, "t": {"docs": {"pyv.reg.ShiftReg": {"tf": 1}, "pyv.reg.ShiftRegParallel": {"tf": 1}}, "df": 2}}, "n": {"docs": {"pyv.util.getBitVector": {"tf": 1.4142135623730951}}, "df": 1, "g": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "h": {"docs": {"pyv.util.getBitVector": {"tf": 1.4142135623730951}}, "df": 1}}}}, "s": {"docs": {}, "df": 0, "s": {"docs": {"pyv.util.getBitVector": {"tf": 1}}, "df": 1}}}}, "b": {"docs": {}, "df": 0, "y": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "e": {"docs": {"pyv.mem.Memory": {"tf": 1.4142135623730951}, "pyv.mem.Memory.__init__": {"tf": 1}, "pyv.mem.Memory.read": {"tf": 1.4142135623730951}, "pyv.mem.Memory.write": {"tf": 1}, "pyv.models.SingleCycleModel.readDataMem": {"tf": 1.7320508075688772}, "pyv.models.SingleCycleModel.readInstMem": {"tf": 1.7320508075688772}}, "df": 6}}}, "a": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "e": {"docs": {"pyv.models.Model": {"tf": 1}, "pyv.module.Module": {"tf": 1}, "pyv.module.Module.process": {"tf": 1}, "pyv.reg.RegBase": {"tf": 1}, "pyv.serial.ser_adder.SerAdder": {"tf": 1}, "pyv.serial.ser_adder.SerAdder.process": {"tf": 1}, "pyv.serial.serial_alu.SerALU": {"tf": 1}, "pyv.serial.serial_alu.SerALU.process": {"tf": 1}, "pyv.stages.IFStage.process": {"tf": 1}, "pyv.stages.IDStage.process": {"tf": 1}, "pyv.stages.EXStage.process": {"tf": 1}, "pyv.stages.MEMStage.process": {"tf": 1}, "pyv.stages.WBStage.process": {"tf": 1}, "pyv.stages.BranchUnit.process": {"tf": 1}}, "df": 14}}, "r": {"docs": {"pyv.port.PortX.write": {"tf": 1.4142135623730951}}, "df": 1}, "c": {"docs": {}, "df": 0, "k": {"docs": {"pyv.stages.IDStage.wb_sel": {"tf": 1}, "pyv.stages.WBStage": {"tf": 1}}, "df": 2}}}, "i": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "i": {"docs": {"pyv.models.SingleCycleModel.load_binary": {"tf": 1.4142135623730951}, "pyv.util.getBitVector": {"tf": 1.7320508075688772}}, "df": 2}}}}, "t": {"docs": {"pyv.util.msb_32": {"tf": 1}, "pyv.util.getBit": {"tf": 1}, "pyv.util.getBits": {"tf": 1.4142135623730951}, "pyv.util.signext": {"tf": 1.4142135623730951}, "pyv.util.getBitVector": {"tf": 1}, "pyv.util.bitVector2num": {"tf": 1.7320508075688772}}, "df": 6, "l": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "g": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "h": {"docs": {"pyv.util.getBitVector": {"tf": 1}}, "df": 1}}}}}}, "v": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "c": {"docs": {"pyv.util.bitVector2num": {"tf": 1}}, "df": 1}}}}}, "o": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "l": {"docs": {"pyv.port.Port.__init__": {"tf": 1}, "pyv.simulator.Simulator.run": {"tf": 1}}, "df": 2}}}, "e": {"docs": {}, "df": 0, "l": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "g": {"docs": {"pyv.port.Port.__init__": {"tf": 1}}, "df": 1}}}}, "f": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "r": {"docs": {"pyv.simulator.Simulator.run": {"tf": 1}}, "df": 1}}}}, "r": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "h": {"docs": {"pyv.stages.EXStage.branch": {"tf": 1}, "pyv.stages.BranchUnit": {"tf": 1.7320508075688772}}, "df": 2}}}}}}, "o": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "d": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "r": {"docs": {"pyv.mem.Memory": {"tf": 1}, "pyv.util.getBitVector": {"tf": 1}, "pyv.util.bitVector2num": {"tf": 1}}, "df": 3}}}, "i": {"docs": {}, "df": 0, "g": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "n": {"docs": {"pyv.util.getBits": {"tf": 1}}, "df": 1}}}}}, "p": {"docs": {"pyv.stages.EXStage.branch": {"tf": 1}}, "df": 1, "e": {"docs": {}, "df": 0, "r": {"docs": {"pyv.mem.Memory.write": {"tf": 1}, "pyv.reg.ShiftReg": {"tf": 1}, "pyv.reg.ShiftRegParallel": {"tf": 1}}, "df": 3}}, "t": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "n": {"docs": {"pyv.models.Model.run": {"tf": 1}, "pyv.port.Port.__init__": {"tf": 1}, "pyv.simulator.Simulator.run": {"tf": 1.4142135623730951}}, "df": 3}}, "m": {"docs": {"pyv.reg.ShiftReg": {"tf": 1}, "pyv.reg.ShiftRegParallel": {"tf": 1}}, "df": 2}}}, "c": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "d": {"docs": {"pyv.stages.IDStage.mem_sel": {"tf": 1.4142135623730951}, "pyv.stages.IDStage.wb_sel": {"tf": 1.4142135623730951}, "pyv.stages.IDStage.decImm": {"tf": 1.4142135623730951}, "pyv.stages.IDStage.check_exception": {"tf": 1}, "pyv.stages.EXStage.alu": {"tf": 1}}, "df": 5}}}}, "u": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "p": {"docs": {}, "df": 0, "u": {"docs": {}, "df": 0, "t": {"docs": {"pyv.module.Module.process": {"tf": 1}, "pyv.port.Port.__init__": {"tf": 1}, "pyv.reg.ShiftReg.updateSerOut": {"tf": 1}, "pyv.serial.ser_adder.SerAdder.process": {"tf": 1}, "pyv.serial.serial_alu.SerALU.process": {"tf": 1}, "pyv.stages.IFStage": {"tf": 1}, "pyv.stages.IFStage.process": {"tf": 1}, "pyv.stages.IDStage": {"tf": 1}, "pyv.stages.IDStage.process": {"tf": 1}, "pyv.stages.EXStage": {"tf": 1}, "pyv.stages.EXStage.process": {"tf": 1}, "pyv.stages.MEMStage": {"tf": 1}, "pyv.stages.MEMStage.process": {"tf": 1}, "pyv.stages.WBStage.process": {"tf": 1}, "pyv.stages.BranchUnit": {"tf": 1}, "pyv.stages.BranchUnit.process": {"tf": 1}, "pyv.util.getBitVector": {"tf": 1}}, "df": 17}}}}}, "v": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "d": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "n": {"docs": {"pyv.module.Module.onPortChange": {"tf": 1}}, "df": 1}}}}}}}}, "b": {"docs": {}, "df": 0, "j": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "t": {"docs": {"pyv.port.Port.__init__": {"tf": 1}, "pyv.port.PortX.__init__": {"tf": 1.7320508075688772}, "pyv.port.PortX.connect": {"tf": 1}}, "df": 3}}}}}, "n": {"docs": {"pyv.port.PortX.read": {"tf": 1}, "pyv.port.PortX.write": {"tf": 1}}, "df": 2}, "t": {"docs": {}, "df": 0, "h": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "w": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "s": {"docs": {"pyv.port.PortX.read": {"tf": 1}, "pyv.stages.IDStage.mem_sel": {"tf": 1}, "pyv.stages.IDStage.wb_sel": {"tf": 1}, "pyv.util.getBitVector": {"tf": 1}}, "df": 4}}}}}}}}, "e": {"docs": {"pyv.port.PortX.write": {"tf": 1}}, "df": 1, "n": {"docs": {}, "df": 0, "d": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "n": {"docs": {"pyv.mem.Memory": {"tf": 1}}, "df": 1}}}}}, "x": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "p": {"docs": {}, "df": 0, "t": {"docs": {"pyv.mem.Memory.read": {"tf": 1}, "pyv.mem.Memory.write": {"tf": 1}, "pyv.port.Port.write": {"tf": 1}, "pyv.port.Port.connect": {"tf": 1}, "pyv.util.getBitVector": {"tf": 1}}, "df": 5}}}}, "e": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "u": {"docs": {}, "df": 0, "t": {"docs": {"pyv.models.Model.getCycles": {"tf": 1.4142135623730951}, "pyv.simulator.Simulator.run": {"tf": 1}, "pyv.stages.EXStage": {"tf": 1}}, "df": 3}}}}, "a": {"docs": {}, "df": 0, "m": {"docs": {}, "df": 0, "p": {"docs": {}, "df": 0, "l": {"docs": {"pyv.port.PortX.write": {"tf": 1}}, "df": 1}}}}, "s": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "g": {"docs": {"pyv.stages.IDStage": {"tf": 1}, "pyv.stages.MEMStage": {"tf": 1}}, "df": 2}}}}, "m": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "m": {"docs": {}, "df": 0, "_": {"docs": {}, "df": 0, "o": {"docs": {"pyv.stages.EXStage": {"tf": 1}}, "df": 1}, "i": {"docs": {"pyv.stages.MEMStage": {"tf": 1}}, "df": 1}}}}}, "t": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "d": {"docs": {"pyv.util.signext": {"tf": 1}}, "df": 1}}}}, "p": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "s": {"docs": {"pyv.util.getBitVector": {"tf": 1}}, "df": 1}}}}}}, "a": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "h": {"docs": {"pyv.port.PortX.__init__": {"tf": 1}}, "df": 1}}}, "q": {"docs": {}, "df": 0, "u": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "l": {"docs": {"pyv.util.getBitVector": {"tf": 1}}, "df": 1}}}}}, "c": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "u": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "r": {"docs": {"pyv.mem.Memory.__init__": {"tf": null}, "pyv.models.SingleCycleModel.log": {"tf": null}}, "df": 2}}}}}}}, "i": {"docs": {}, "df": 0, "d": {"docs": {"pyv.port.PortX.__init__": {"tf": 1}}, "df": 1}}}, "t": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "n": {"docs": {"pyv.mem.Memory.read": {"tf": 1}, "pyv.util.getBitVector": {"tf": 1}}, "df": 2}}}, "r": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "l": {"docs": {"pyv.stages.IDStage.mem_sel": {"tf": 1}, "pyv.stages.IDStage.wb_sel": {"tf": 1}}, "df": 2}}}}, "n": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "t": {"docs": {"pyv.port.Port.connect": {"tf": 1.4142135623730951}, "pyv.port.PortX.connect": {"tf": 1}, "pyv.port.Wire": {"tf": 1}, "pyv.port.WireX": {"tf": 1}}, "df": 4}}}}, "v": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "t": {"docs": {"pyv.util.getBitVector": {"tf": 1}, "pyv.util.bitVector2num": {"tf": 1.4142135623730951}}, "df": 2}}}}}, "r": {"docs": {}, "df": 0, "e": {"docs": {"pyv.models.Model": {"tf": 1}}, "df": 1}}, "u": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "r": {"docs": {"pyv.models.SingleCycleModel.readPC": {"tf": 1.4142135623730951}, "pyv.stages.IFStage": {"tf": 1}, "pyv.stages.BranchUnit": {"tf": 1}}, "df": 3}}}}}, "m": {"docs": {}, "df": 0, "b": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "i": {"docs": {"pyv.module.Module.process": {"tf": 1}, "pyv.serial.ser_adder.SerAdder.process": {"tf": 1}, "pyv.serial.serial_alu.SerALU.process": {"tf": 1}, "pyv.stages.IFStage.process": {"tf": 1}, "pyv.stages.IDStage.process": {"tf": 1}, "pyv.stages.EXStage.process": {"tf": 1}, "pyv.stages.MEMStage.process": {"tf": 1}, "pyv.stages.WBStage.process": {"tf": 1}, "pyv.stages.BranchUnit.process": {"tf": 1}}, "df": 9}}}}}}}}, "p": {"docs": {"pyv.stages.EXStage.branch": {"tf": 1}}, "df": 1, "a": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "n": {"docs": {"pyv.stages.EXStage.branch": {"tf": 1}}, "df": 1}}}}}}}}, "l": {"docs": {}, "df": 0, "l": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "t": {"docs": {"pyv.port.PortX": {"tf": 1}}, "df": 1}}}}}}, "l": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "s": {"docs": {"pyv.models.Model": {"tf": 1}, "pyv.module.Module": {"tf": 1.4142135623730951}, "pyv.reg.RegBase": {"tf": 1.4142135623730951}, "pyv.serial.ser_adder.SerAdder": {"tf": 1.4142135623730951}, "pyv.serial.serial_alu.SerALU": {"tf": 1.4142135623730951}}, "df": 5}}}, "o": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "k": {"docs": {"pyv.models.Model.run": {"tf": 1}}, "df": 1}}}}, "y": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "l": {"docs": {"pyv.models.Model.run": {"tf": 1}, "pyv.models.Model.getCycles": {"tf": 1.4142135623730951}, "pyv.module.Module.process": {"tf": 1}, "pyv.serial.ser_adder.SerAdder.process": {"tf": 1}, "pyv.serial.serial_alu.SerALU.process": {"tf": 1}, "pyv.simulator.Simulator.run": {"tf": 1}, "pyv.simulator.Simulator.getCycles": {"tf": 1.4142135623730951}, "pyv.stages.IFStage.process": {"tf": 1}, "pyv.stages.IDStage.process": {"tf": 1}, "pyv.stages.EXStage.process": {"tf": 1}, "pyv.stages.MEMStage.process": {"tf": 1}, "pyv.stages.WBStage.process": {"tf": 1}, "pyv.stages.BranchUnit.process": {"tf": 1}}, "df": 13}}, "l": {"docs": {}, "df": 0, "c": {"docs": {"pyv.models.SingleCycle": {"tf": 1}}, "df": 1}}}, "p": {"docs": {}, "df": 0, "u": {"docs": {"pyv.models.SingleCycle": {"tf": 1}}, "df": 1}}, "u": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "m": {"docs": {"pyv.models.SingleCycleModel.log": {"tf": 1}}, "df": 1}}}}, "r": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "t": {"docs": {"pyv.models.SingleCycleModel.readPC": {"tf": 1.4142135623730951}, "pyv.module.Module.process": {"tf": 1}, "pyv.port.Port.read": {"tf": 1.4142135623730951}, "pyv.port.Port.connect": {"tf": 1}, "pyv.port.PortX.read": {"tf": 1}, "pyv.port.PortX.connect": {"tf": 1}, "pyv.serial.ser_adder.SerAdder.process": {"tf": 1}, "pyv.serial.serial_alu.SerALU.process": {"tf": 1}, "pyv.simulator.Simulator.getCycles": {"tf": 1.4142135623730951}, "pyv.stages.IFStage.process": {"tf": 1}, "pyv.stages.IDStage.process": {"tf": 1}, "pyv.stages.IDStage.mem_sel": {"tf": 1}, "pyv.stages.IDStage.wb_sel": {"tf": 1}, "pyv.stages.IDStage.decImm": {"tf": 1.4142135623730951}, "pyv.stages.EXStage.process": {"tf": 1}, "pyv.stages.MEMStage.process": {"tf": 1}, "pyv.stages.WBStage.process": {"tf": 1}, "pyv.stages.BranchUnit.process": {"tf": 1}}, "df": 18}}}}}}, "h": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "g": {"docs": {"pyv.module.Module.onPortChange": {"tf": 1.4142135623730951}}, "df": 1}}}}, "r": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "t": {"docs": {"pyv.port.Port.__init__": {"tf": 1}, "pyv.port.PortX.__init__": {"tf": 1.4142135623730951}}, "df": 2}}}}, "a": {"docs": {}, "df": 0, "l": {"docs": {}, "df": 0, "l": {"docs": {"pyv.port.Port.write": {"tf": 1}}, "df": 1}}}}, "a": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "g": {"docs": {"pyv.mem.Memory.__init__": {"tf": 1}, "pyv.mem.Memory.read": {"tf": 1}, "pyv.mem.Memory.write": {"tf": 1}, "pyv.models.Model.run": {"tf": 1}, "pyv.models.SingleCycleModel.load_instructions": {"tf": 1}, "pyv.models.SingleCycleModel.load_binary": {"tf": 1}, "pyv.models.SingleCycleModel.readReg": {"tf": 1}, "pyv.models.SingleCycleModel.readDataMem": {"tf": 1}, "pyv.models.SingleCycleModel.readInstMem": {"tf": 1}, "pyv.module.Module.onPortChange": {"tf": 1}, "pyv.port.Port.__init__": {"tf": 1}, "pyv.port.Port.write": {"tf": 1}, "pyv.port.Port.connect": {"tf": 1}, "pyv.port.PortX.__init__": {"tf": 1}, "pyv.port.PortX.read": {"tf": 1}, "pyv.port.PortX.write": {"tf": 1.4142135623730951}, "pyv.port.PortX.connect": {"tf": 1}, "pyv.reg.RegX.reset": {"tf": 1}, "pyv.reg.Regfile.read": {"tf": 1}, "pyv.reg.Regfile.write": {"tf": 1}, "pyv.simulator.Simulator.run": {"tf": 1}, "pyv.simulator.Simulator.addToSimQ": {"tf": 1}, "pyv.stages.IDStage.mem_sel": {"tf": 1}, "pyv.stages.IDStage.wb_sel": {"tf": 1}, "pyv.stages.IDStage.decImm": {"tf": 1}, "pyv.stages.IDStage.check_exception": {"tf": 1}, "pyv.stages.EXStage.alu": {"tf": 1}, "pyv.util.getBits": {"tf": 1}, "pyv.util.getBitVector": {"tf": 1}, "pyv.util.bitVector2num": {"tf": 1}}, "df": 30}, "i": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "h": {"docs": {}, "df": 0, "m": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "t": {"docs": {"pyv.stages.EXStage.alu": {"tf": 1}}, "df": 1}}}}}}}, "d": {"docs": {"pyv.module.Module.onPortChange": {"tf": 1}}, "df": 1, "d": {"docs": {"pyv.simulator.Simulator.addToSimQ": {"tf": 1.4142135623730951}}, "df": 1, "r": {"docs": {"pyv.mem.Memory.read": {"tf": 1}, "pyv.mem.Memory.write": {"tf": 1}, "pyv.models.SingleCycleModel.readDataMem": {"tf": 1.4142135623730951}, "pyv.models.SingleCycleModel.readInstMem": {"tf": 1.4142135623730951}}, "df": 4, "e": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "s": {"docs": {"pyv.mem.Memory.read": {"tf": 1}, "pyv.mem.Memory.write": {"tf": 1}, "pyv.models.SingleCycleModel.readDataMem": {"tf": 1}, "pyv.models.SingleCycleModel.readInstMem": {"tf": 1}, "pyv.stages.BranchUnit": {"tf": 1}}, "df": 5}}}}}}, "c": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "p": {"docs": {}, "df": 0, "t": {"docs": {"pyv.mem.Memory.read": {"tf": 1}, "pyv.mem.Memory.write": {"tf": 1}}, "df": 2}}, "s": {"docs": {}, "df": 0, "s": {"docs": {"pyv.stages.IDStage.mem_sel": {"tf": 1}}, "df": 1}}}}}, "n": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "h": {"docs": {"pyv.port.Port.write": {"tf": 1}}, "df": 1}}}}, "t": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "m": {"docs": {}, "df": 0, "p": {"docs": {}, "df": 0, "t": {"docs": {"pyv.port.Port.connect": {"tf": 1}}, "df": 1}}}}}}, "u": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "m": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "t": {"docs": {"pyv.port.PortX.write": {"tf": 1}}, "df": 1}}}}}}, "l": {"docs": {}, "df": 0, "u": {"docs": {"pyv.stages.EXStage.alu": {"tf": 1.4142135623730951}}, "df": 1}}, "s": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "u": {"docs": {}, "df": 0, "m": {"docs": {"pyv.util.getBitVector": {"tf": 1}, "pyv.util.bitVector2num": {"tf": 1}}, "df": 2}}}}}, "w": {"docs": {"pyv.mem.Memory.read": {"tf": 1.4142135623730951}, "pyv.mem.Memory.write": {"tf": 1.4142135623730951}}, "df": 2, "o": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "d": {"docs": {"pyv.mem.Memory.read": {"tf": 1}, "pyv.models.SingleCycleModel.load_instructions": {"tf": 1}, "pyv.stages.IDStage.decImm": {"tf": 1.4142135623730951}}, "df": 3}}}, "r": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "e": {"docs": {"pyv.mem.Memory.write": {"tf": 2}, "pyv.port.Port.write": {"tf": 1.4142135623730951}, "pyv.port.PortX.write": {"tf": 2}, "pyv.reg.Regfile.write": {"tf": 1.7320508075688772}, "pyv.stages.IDStage.wb_sel": {"tf": 1}, "pyv.stages.WBStage": {"tf": 1}}, "df": 6, "(": {"docs": {}, "df": 0, "'": {"docs": {}, "df": 0, "f": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "o": {"docs": {"pyv.port.PortX.write": {"tf": 1}}, "df": 1}}}}}}, "t": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "n": {"docs": {"pyv.port.Wire": {"tf": 1}}, "df": 1}}}}}, "a": {"docs": {}, "df": 0, "p": {"docs": {}, "df": 0, "p": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "r": {"docs": {"pyv.models.SingleCycleModel": {"tf": 1}}, "df": 1}}}}}}, "i": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "h": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "n": {"docs": {"pyv.port.PortX.__init__": {"tf": 1}}, "df": 1}}}}, "r": {"docs": {}, "df": 0, "e": {"docs": {"pyv.port.Wire": {"tf": 2}, "pyv.port.WireX": {"tf": 1}}, "df": 2}}, "d": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "h": {"docs": {"pyv.util.signext": {"tf": 1.4142135623730951}}, "df": 1}}}}, "h": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "h": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "r": {"docs": {"pyv.simulator.Simulator.run": {"tf": 1}, "pyv.stages.BranchUnit": {"tf": 1}}, "df": 2}}}}}}, "a": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "t": {"docs": {"pyv.simulator.Simulator.addToSimQ": {"tf": 1}, "pyv.util.getBitVector": {"tf": 1}, "pyv.util.bitVector2num": {"tf": 1}}, "df": 3}}}, "b": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "g": {"docs": {}, "df": 0, "e": {"docs": {"pyv.stages.MEMStage": {"tf": 1}}, "df": 1}}}}}}}, "n": {"docs": {"pyv.port.PortX.read": {"tf": 1.4142135623730951}}, "df": 1, "u": {"docs": {}, "df": 0, "m": {"docs": {}, "df": 0, "b": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "r": {"docs": {"pyv.mem.Memory.read": {"tf": 1}, "pyv.mem.Memory.write": {"tf": 1}, "pyv.models.Model.run": {"tf": 1}, "pyv.models.Model.getCycles": {"tf": 1.4142135623730951}, "pyv.port.PortX.read": {"tf": 1}, "pyv.simulator.Simulator.run": {"tf": 1}, "pyv.simulator.Simulator.getCycles": {"tf": 1.4142135623730951}, "pyv.util.getBitVector": {"tf": 1}, "pyv.util.bitVector2num": {"tf": 1.4142135623730951}}, "df": 9}}}, "_": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "y": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "l": {"docs": {"pyv.models.Model.run": {"tf": 1}, "pyv.simulator.Simulator.run": {"tf": 1}}, "df": 2}}}}}}}, "b": {"docs": {}, "df": 0, "y": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "e": {"docs": {"pyv.models.SingleCycleModel.readDataMem": {"tf": 1}, "pyv.models.SingleCycleModel.readInstMem": {"tf": 1}}, "df": 2}}}}, "e": {"docs": {}, "df": 0, "w": {"docs": {"pyv.port.Port.__init__": {"tf": 1}, "pyv.port.Port.write": {"tf": 1.4142135623730951}, "pyv.port.Port.connect": {"tf": 1}, "pyv.port.PortX.__init__": {"tf": 1}, "pyv.port.PortX.write": {"tf": 1}, "pyv.port.PortX.connect": {"tf": 1}}, "df": 6}, "x": {"docs": {}, "df": 0, "t": {"docs": {"pyv.stages.IFStage": {"tf": 1}, "pyv.stages.BranchUnit": {"tf": 1}}, "df": 2}}, "e": {"docs": {}, "df": 0, "d": {"docs": {"pyv.util.getBitVector": {"tf": 1}}, "df": 1}}}, "o": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "e": {"docs": {"pyv.port.Port.__init__": {"tf": 1}}, "df": 1}}, "w": {"docs": {"pyv.reg.RegX.reset": {"tf": 1}}, "df": 1}}, "a": {"docs": {}, "df": 0, "m": {"docs": {}, "df": 0, "e": {"docs": {"pyv.port.PortX.__init__": {"tf": 1}, "pyv.port.PortX.read": {"tf": 1}, "pyv.port.PortX.write": {"tf": 1.4142135623730951}}, "df": 3, "(": {"docs": {"pyv.port.PortX.read": {"tf": 1}}, "df": 1}}}}, "=": {"0": {"docs": {"pyv.port.PortX.read": {"tf": 1}}, "df": 1}, "1": {"docs": {"pyv.port.PortX.read": {"tf": 1}}, "df": 1}, "docs": {}, "df": 0}, "p": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "_": {"docs": {}, "df": 0, "i": {"docs": {"pyv.stages.IFStage": {"tf": 1}}, "df": 1}, "o": {"docs": {"pyv.stages.BranchUnit": {"tf": 1}}, "df": 1}}}}}, "v": {"docs": {"pyv.models.SingleCycle": {"tf": 1}, "pyv.reg.Regfile": {"tf": 1}}, "df": 2, "a": {"docs": {}, "df": 0, "l": {"docs": {"pyv.mem.Memory.write": {"tf": 1}, "pyv.port.Port.write": {"tf": 1}, "pyv.reg.Regfile.write": {"tf": 1}, "pyv.util.getBits": {"tf": 1}, "pyv.util.signext": {"tf": 1}, "pyv.util.getBitVector": {"tf": 2}}, "df": 6, "u": {"docs": {"pyv.mem.Memory.read": {"tf": 1}, "pyv.mem.Memory.write": {"tf": 1.4142135623730951}, "pyv.models.SingleCycleModel.readReg": {"tf": 1}, "pyv.module.Module.onPortChange": {"tf": 1}, "pyv.port.Port.__init__": {"tf": 1}, "pyv.port.Port.read": {"tf": 1.4142135623730951}, "pyv.port.Port.write": {"tf": 1.4142135623730951}, "pyv.port.PortX.read": {"tf": 2}, "pyv.port.PortX.write": {"tf": 2.6457513110645907}, "pyv.port.Wire": {"tf": 1}, "pyv.port.WireX": {"tf": 1}, "pyv.reg.Reg": {"tf": 1}, "pyv.reg.RegX.reset": {"tf": 1}, "pyv.reg.ShiftReg": {"tf": 1}, "pyv.reg.ShiftReg.updateSerOut": {"tf": 1}, "pyv.reg.ShiftRegParallel": {"tf": 1}, "pyv.reg.Regfile.read": {"tf": 1}, "pyv.reg.Regfile.write": {"tf": 1.4142135623730951}, "pyv.stages.IDStage.mem_sel": {"tf": 1}, "pyv.util.msb_32": {"tf": 1}, "pyv.util.getBits": {"tf": 1.4142135623730951}, "pyv.util.signext": {"tf": 1}, "pyv.util.getBitVector": {"tf": 1.4142135623730951}, "pyv.util.bitVector2num": {"tf": 1}}, "df": 24, "e": {"docs": {}, "df": 0, "(": {"docs": {"pyv.port.PortX.read": {"tf": 1}}, "df": 1}}}}}, "e": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "r": {"docs": {"pyv.util.getBitVector": {"tf": 1}, "pyv.util.bitVector2num": {"tf": 1}}, "df": 2}}}}}}, "k": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "b": {"docs": {"pyv.models.SingleCycle": {"tf": 1}}, "df": 1}}, "e": {"docs": {}, "df": 0, "y": {"docs": {"pyv.port.PortX.write": {"tf": 1.4142135623730951}}, "df": 1}, "e": {"docs": {}, "df": 0, "p": {"docs": {"pyv.reg.RegBase": {"tf": 1}}, "df": 1}}}}, "f": {"3": {"docs": {"pyv.stages.IDStage.check_exception": {"tf": 1}, "pyv.stages.EXStage.alu": {"tf": 1}, "pyv.stages.EXStage.branch": {"tf": 1}}, "df": 3}, "7": {"docs": {"pyv.stages.IDStage.check_exception": {"tf": 1}, "pyv.stages.EXStage.alu": {"tf": 1}}, "df": 2}, "docs": {}, "df": 0, "u": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "n": {"docs": {"pyv.models.SingleCycleModel.log": {"tf": 1}, "pyv.simulator.Simulator.addToSimQ": {"tf": 1.7320508075688772}}, "df": 2}}}}}}}, "i": {"docs": {}, "df": 0, "l": {"docs": {}, "df": 0, "e": {"docs": {"pyv.models.SingleCycleModel.load_binary": {"tf": 1}, "pyv.models.SingleCycleModel.readReg": {"tf": 1}, "pyv.reg.Regfile": {"tf": 1}, "pyv.reg.Regfile.reset": {"tf": 1}}, "df": 4}}, "x": {"docs": {"pyv.util.getBitVector": {"tf": 1}}, "df": 1}}, "o": {"docs": {}, "df": 0, "o": {"docs": {"pyv.port.PortX.write": {"tf": 1}}, "df": 1}}, "n": {"docs": {"pyv.simulator.Simulator.addToSimQ": {"tf": 1}}, "df": 1}, "e": {"docs": {}, "df": 0, "t": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "h": {"docs": {"pyv.stages.IFStage": {"tf": 1}}, "df": 1}}}}}, "p": {"docs": {"pyv.port.PortX.write": {"tf": 1}}, "df": 1, "a": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "s": {"docs": {"pyv.models.SingleCycleModel.log": {"tf": 1}, "pyv.port.PortX.write": {"tf": 1.4142135623730951}, "pyv.util.getBitVector": {"tf": 1}}, "df": 3}}, "t": {"docs": {}, "df": 0, "h": {"docs": {"pyv.models.SingleCycleModel.load_binary": {"tf": 1}}, "df": 1}}, "r": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "t": {"docs": {"pyv.port.PortX.__init__": {"tf": 1}}, "df": 1}}}, "t": {"docs": {"pyv.port.PortX.write": {"tf": 1}}, "df": 1}}, "i": {"docs": {}, "df": 0, "r": {"docs": {"pyv.port.PortX.write": {"tf": 1.4142135623730951}}, "df": 1}}}, "r": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "g": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "m": {"docs": {"pyv.models.SingleCycleModel.load_binary": {"tf": 1}, "pyv.models.SingleCycleModel.readPC": {"tf": 1.4142135623730951}, "pyv.stages.IFStage": {"tf": 1}, "pyv.stages.BranchUnit": {"tf": 1}}, "df": 4}}}}, "c": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "s": {"docs": {}, "df": 0, "s": {"docs": {"pyv.module.Module": {"tf": 1}, "pyv.module.Module.onPortChange": {"tf": 1}, "pyv.serial.ser_adder.SerAdder": {"tf": 1}, "pyv.serial.serial_alu.SerALU": {"tf": 1}}, "df": 4}}}}, "v": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "d": {"docs": {"pyv.port.PortX.read": {"tf": 1}}, "df": 1}}}}}, "c": {"docs": {"pyv.models.SingleCycleModel.readPC": {"tf": 1}, "pyv.stages.IFStage": {"tf": 1}, "pyv.stages.EXStage.alu": {"tf": 1}, "pyv.stages.BranchUnit": {"tf": 1.4142135623730951}}, "df": 4, "_": {"docs": {}, "df": 0, "i": {"docs": {"pyv.stages.BranchUnit": {"tf": 1}}, "df": 1}}}, "o": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "t": {"docs": {"pyv.module.Module.onPortChange": {"tf": 2}, "pyv.port.Port": {"tf": 1}, "pyv.port.Port.__init__": {"tf": 2}, "pyv.port.Port.read": {"tf": 1.4142135623730951}, "pyv.port.Port.write": {"tf": 1.7320508075688772}, "pyv.port.Port.connect": {"tf": 2.6457513110645907}, "pyv.port.PortX": {"tf": 1}, "pyv.port.PortX.__init__": {"tf": 2.8284271247461903}, "pyv.port.PortX.read": {"tf": 2.449489742783178}, "pyv.port.PortX.write": {"tf": 2.6457513110645907}, "pyv.port.PortX.connect": {"tf": 1.4142135623730951}, "pyv.port.Wire": {"tf": 1.4142135623730951}, "pyv.port.WireX": {"tf": 1}}, "df": 13, "x": {"docs": {"pyv.port.PortX.__init__": {"tf": 1.4142135623730951}, "pyv.port.PortX.connect": {"tf": 2}, "pyv.port.WireX": {"tf": 1}}, "df": 3}, "(": {"docs": {"pyv.port.PortX.read": {"tf": 1}}, "df": 1}}}}, "e": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "f": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "m": {"docs": {"pyv.stages.EXStage.branch": {"tf": 1}}, "df": 1}}}}}}}, "g": {"docs": {"pyv.port.PortX.write": {"tf": 1}}, "df": 1, "e": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "r": {"docs": {"pyv.module.Module.process": {"tf": 1}, "pyv.serial.ser_adder.SerAdder.process": {"tf": 1}, "pyv.serial.serial_alu.SerALU.process": {"tf": 1}, "pyv.stages.IFStage.process": {"tf": 1}, "pyv.stages.IDStage.process": {"tf": 1}, "pyv.stages.IDStage.mem_sel": {"tf": 1}, "pyv.stages.IDStage.wb_sel": {"tf": 1}, "pyv.stages.EXStage.process": {"tf": 1}, "pyv.stages.MEMStage.process": {"tf": 1}, "pyv.stages.WBStage.process": {"tf": 1}, "pyv.stages.BranchUnit.process": {"tf": 1}}, "df": 11}}}, "t": {"docs": {"pyv.util.getBit": {"tf": 1}}, "df": 1}}, "i": {"docs": {}, "df": 0, "v": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "n": {"docs": {"pyv.port.PortX.read": {"tf": 1}, "pyv.stages.EXStage.branch": {"tf": 1}}, "df": 2}}}}}, "h": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "d": {"docs": {}, "df": 0, "l": {"docs": {"pyv.module.Module.onPortChange": {"tf": 1}}, "df": 1}}}}, "i": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "d": {"docs": {}, "df": 0, "x": {"docs": {"pyv.util.getBits": {"tf": 1}}, "df": 1}}}, "g": {"docs": {}, "df": 0, "h": {"docs": {"pyv.util.getBits": {"tf": 1}}, "df": 1}}}, "o": {"docs": {}, "df": 0, "l": {"docs": {}, "df": 0, "d": {"docs": {"pyv.util.getBitVector": {"tf": 1}}, "df": 1}}}}, "q": {"docs": {}, "df": 0, "u": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "u": {"docs": {}, "df": 0, "e": {"docs": {"pyv.module.Module.onPortChange": {"tf": 1}, "pyv.simulator.Simulator.addToSimQ": {"tf": 1.4142135623730951}}, "df": 2}}}}}, "t": {"docs": {}, "df": 0, "y": {"docs": {}, "df": 0, "p": {"docs": {}, "df": 0, "e": {"docs": {"pyv.port.Port.connect": {"tf": 1}, "pyv.stages.IDStage.check_exception": {"tf": 2}, "pyv.stages.EXStage.alu": {"tf": 2.6457513110645907}}, "df": 3, "e": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "o": {"docs": {}, "df": 0, "r": {"docs": {"pyv.port.Port.connect": {"tf": 1}, "pyv.port.PortX.connect": {"tf": 1}}, "df": 2}}}}}}}}, "r": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "k": {"docs": {"pyv.reg.RegBase": {"tf": 1}}, "df": 1}}}, "u": {"docs": {}, "df": 0, "e": {"docs": {"pyv.simulator.Simulator.run": {"tf": 1}, "pyv.stages.EXStage.branch": {"tf": 1}}, "df": 2}}}, "o": {"docs": {}, "df": 0, "d": {"docs": {}, "df": 0, "o": {"docs": {"pyv.stages.EXStage.alu": {"tf": 1}}, "df": 1}}}, "a": {"docs": {}, "df": 0, "k": {"docs": {}, "df": 0, "e": {"docs": {"pyv.stages.BranchUnit": {"tf": 1}}, "df": 1, "n": {"docs": {"pyv.stages.EXStage.branch": {"tf": 1}}, "df": 1}, "_": {"docs": {}, "df": 0, "b": {"docs": {}, "df": 0, "r": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "n": {"docs": {}, "df": 0, "c": {"docs": {}, "df": 0, "h": {"docs": {}, "df": 0, "_": {"docs": {}, "df": 0, "i": {"docs": {"pyv.stages.BranchUnit": {"tf": 1}}, "df": 1}}}}}}}}}}}, "r": {"docs": {}, "df": 0, "g": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "t": {"docs": {"pyv.stages.BranchUnit": {"tf": 1}}, "df": 1, "_": {"docs": {}, "df": 0, "i": {"docs": {"pyv.stages.BranchUnit": {"tf": 1}}, "df": 1}}}}}}}}, "u": {"docs": {}, "df": 0, "s": {"docs": {"pyv.port.PortX.write": {"tf": 1}, "pyv.stages.EXStage.branch": {"tf": 1}, "pyv.util.getBitVector": {"tf": 1}}, "df": 3, "u": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "l": {"docs": {"pyv.port.PortX.write": {"tf": 1}}, "df": 1}}}}, "p": {"docs": {}, "df": 0, "d": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "t": {"docs": {"pyv.reg.ShiftReg.updateSerOut": {"tf": 1}}, "df": 1}}}, "p": {"docs": {}, "df": 0, "e": {"docs": {}, "df": 0, "r": {"docs": {"pyv.util.getBits": {"tf": 1}}, "df": 1}}}}, "n": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "t": {"docs": {"pyv.stages.EXStage.alu": {"tf": 1}, "pyv.stages.BranchUnit": {"tf": 1}}, "df": 2}}}, "t": {"docs": {}, "df": 0, "i": {"docs": {}, "df": 0, "l": {"docs": {"pyv.util": {"tf": 1}}, "df": 1}}}}, "j": {"docs": {}, "df": 0, "a": {"docs": {}, "df": 0, "l": {"docs": {"pyv.stages.IDStage.wb_sel": {"tf": 1}}, "df": 1}}}}}}, "pipeline": ["trimmer", "stopWordFilter", "stemmer"], "_isPrebuiltIndex": true};

    // mirrored in build-search-index.js (part 1)
    // Also split on html tags. this is a cheap heuristic, but good enough.
    elasticlunr.tokenizer.setSeperator(/[\s\-.;&]+|<[^>]*>/);

    let searchIndex;
    if (docs._isPrebuiltIndex) {
        console.info("using precompiled search index");
        searchIndex = elasticlunr.Index.load(docs);
    } else {
        console.time("building search index");
        // mirrored in build-search-index.js (part 2)
        searchIndex = elasticlunr(function () {
            this.addField("qualname");
            this.addField("fullname");
            this.addField("doc");
            this.setRef("fullname");
        });
        for (let doc of docs) {
            searchIndex.addDoc(doc);
        }
        console.timeEnd("building search index");
    }

    return (term) => searchIndex.search(term, {
        fields: {
            qualname: {boost: 4},
            fullname: {boost: 2},
            doc: {boost: 1},
        },
        expand: true
    });
})();