Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu May 11 19:57:54 2023
| Host         : ubuntu running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file uart_wrapper_timing_summary_routed.rpt -pb uart_wrapper_timing_summary_routed.pb -rpx uart_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.152        0.000                      0                 8017        0.096        0.000                      0                 8017        3.500        0.000                       0                  3214  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.152        0.000                      0                 8017        0.096        0.000                      0                 8017        3.500        0.000                       0                  3214  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 uart_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/rRes_reg[103]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.879ns  (logic 0.518ns (7.531%)  route 6.361ns (92.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.213ns = ( 13.213 - 8.000 ) 
    Source Clock Delay      (SCD):    6.042ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.968     6.042    uart_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X98Y132        FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y132        FDRE (Prop_fdre_C_Q)         0.518     6.560 r  uart_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3196, routed)        6.361    12.920    uart_i/uart_top_sub_0/inst/iRst
    SLICE_X52Y75         FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[103]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.449    13.213    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X52Y75         FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[103]/C
                         clock pessimism              0.323    13.536    
                         clock uncertainty           -0.035    13.501    
    SLICE_X52Y75         FDRE (Setup_fdre_C_R)       -0.429    13.072    uart_i/uart_top_sub_0/inst/rRes_reg[103]
  -------------------------------------------------------------------
                         required time                         13.072    
                         arrival time                         -12.920    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 uart_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/rRes_reg[105]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.879ns  (logic 0.518ns (7.531%)  route 6.361ns (92.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.213ns = ( 13.213 - 8.000 ) 
    Source Clock Delay      (SCD):    6.042ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.968     6.042    uart_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X98Y132        FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y132        FDRE (Prop_fdre_C_Q)         0.518     6.560 r  uart_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3196, routed)        6.361    12.920    uart_i/uart_top_sub_0/inst/iRst
    SLICE_X52Y75         FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[105]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.449    13.213    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X52Y75         FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[105]/C
                         clock pessimism              0.323    13.536    
                         clock uncertainty           -0.035    13.501    
    SLICE_X52Y75         FDRE (Setup_fdre_C_R)       -0.429    13.072    uart_i/uart_top_sub_0/inst/rRes_reg[105]
  -------------------------------------------------------------------
                         required time                         13.072    
                         arrival time                         -12.920    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 uart_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/rRes_reg[227]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.879ns  (logic 0.518ns (7.531%)  route 6.361ns (92.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.213ns = ( 13.213 - 8.000 ) 
    Source Clock Delay      (SCD):    6.042ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.968     6.042    uart_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X98Y132        FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y132        FDRE (Prop_fdre_C_Q)         0.518     6.560 r  uart_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3196, routed)        6.361    12.920    uart_i/uart_top_sub_0/inst/iRst
    SLICE_X52Y75         FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[227]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.449    13.213    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X52Y75         FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[227]/C
                         clock pessimism              0.323    13.536    
                         clock uncertainty           -0.035    13.501    
    SLICE_X52Y75         FDRE (Setup_fdre_C_R)       -0.429    13.072    uart_i/uart_top_sub_0/inst/rRes_reg[227]
  -------------------------------------------------------------------
                         required time                         13.072    
                         arrival time                         -12.920    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 uart_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/rRes_reg[235]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.879ns  (logic 0.518ns (7.531%)  route 6.361ns (92.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.213ns = ( 13.213 - 8.000 ) 
    Source Clock Delay      (SCD):    6.042ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.968     6.042    uart_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X98Y132        FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y132        FDRE (Prop_fdre_C_Q)         0.518     6.560 r  uart_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3196, routed)        6.361    12.920    uart_i/uart_top_sub_0/inst/iRst
    SLICE_X52Y75         FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[235]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.449    13.213    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X52Y75         FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[235]/C
                         clock pessimism              0.323    13.536    
                         clock uncertainty           -0.035    13.501    
    SLICE_X52Y75         FDRE (Setup_fdre_C_R)       -0.429    13.072    uart_i/uart_top_sub_0/inst/rRes_reg[235]
  -------------------------------------------------------------------
                         required time                         13.072    
                         arrival time                         -12.920    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 uart_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/rRes_reg[104]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.874ns  (logic 0.518ns (7.535%)  route 6.356ns (92.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.213ns = ( 13.213 - 8.000 ) 
    Source Clock Delay      (SCD):    6.042ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.968     6.042    uart_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X98Y132        FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y132        FDRE (Prop_fdre_C_Q)         0.518     6.560 r  uart_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3196, routed)        6.356    12.916    uart_i/uart_top_sub_0/inst/iRst
    SLICE_X53Y75         FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[104]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.449    13.213    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X53Y75         FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[104]/C
                         clock pessimism              0.323    13.536    
                         clock uncertainty           -0.035    13.501    
    SLICE_X53Y75         FDRE (Setup_fdre_C_R)       -0.429    13.072    uart_i/uart_top_sub_0/inst/rRes_reg[104]
  -------------------------------------------------------------------
                         required time                         13.072    
                         arrival time                         -12.916    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 uart_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/rRes_reg[248]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.874ns  (logic 0.518ns (7.535%)  route 6.356ns (92.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.213ns = ( 13.213 - 8.000 ) 
    Source Clock Delay      (SCD):    6.042ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.968     6.042    uart_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X98Y132        FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y132        FDRE (Prop_fdre_C_Q)         0.518     6.560 r  uart_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3196, routed)        6.356    12.916    uart_i/uart_top_sub_0/inst/iRst
    SLICE_X53Y75         FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[248]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.449    13.213    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X53Y75         FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[248]/C
                         clock pessimism              0.323    13.536    
                         clock uncertainty           -0.035    13.501    
    SLICE_X53Y75         FDRE (Setup_fdre_C_R)       -0.429    13.072    uart_i/uart_top_sub_0/inst/rRes_reg[248]
  -------------------------------------------------------------------
                         required time                         13.072    
                         arrival time                         -12.916    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 uart_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/rRes_reg[368]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.874ns  (logic 0.518ns (7.535%)  route 6.356ns (92.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.213ns = ( 13.213 - 8.000 ) 
    Source Clock Delay      (SCD):    6.042ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.968     6.042    uart_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X98Y132        FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y132        FDRE (Prop_fdre_C_Q)         0.518     6.560 r  uart_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3196, routed)        6.356    12.916    uart_i/uart_top_sub_0/inst/iRst
    SLICE_X53Y75         FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[368]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.449    13.213    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X53Y75         FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[368]/C
                         clock pessimism              0.323    13.536    
                         clock uncertainty           -0.035    13.501    
    SLICE_X53Y75         FDRE (Setup_fdre_C_R)       -0.429    13.072    uart_i/uart_top_sub_0/inst/rRes_reg[368]
  -------------------------------------------------------------------
                         required time                         13.072    
                         arrival time                         -12.916    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 uart_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/rB_reg[372]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.869ns  (logic 0.518ns (7.542%)  route 6.351ns (92.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.230ns = ( 13.230 - 8.000 ) 
    Source Clock Delay      (SCD):    6.042ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.968     6.042    uart_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X98Y132        FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y132        FDRE (Prop_fdre_C_Q)         0.518     6.560 r  uart_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3196, routed)        6.351    12.910    uart_i/uart_top_sub_0/inst/iRst
    SLICE_X52Y56         FDRE                                         r  uart_i/uart_top_sub_0/inst/rB_reg[372]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.466    13.230    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X52Y56         FDRE                                         r  uart_i/uart_top_sub_0/inst/rB_reg[372]/C
                         clock pessimism              0.323    13.553    
                         clock uncertainty           -0.035    13.518    
    SLICE_X52Y56         FDRE (Setup_fdre_C_R)       -0.429    13.089    uart_i/uart_top_sub_0/inst/rB_reg[372]
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                         -12.910    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 uart_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/rB_reg[487]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.869ns  (logic 0.518ns (7.542%)  route 6.351ns (92.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.230ns = ( 13.230 - 8.000 ) 
    Source Clock Delay      (SCD):    6.042ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.968     6.042    uart_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X98Y132        FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y132        FDRE (Prop_fdre_C_Q)         0.518     6.560 r  uart_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3196, routed)        6.351    12.910    uart_i/uart_top_sub_0/inst/iRst
    SLICE_X52Y56         FDRE                                         r  uart_i/uart_top_sub_0/inst/rB_reg[487]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.466    13.230    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X52Y56         FDRE                                         r  uart_i/uart_top_sub_0/inst/rB_reg[487]/C
                         clock pessimism              0.323    13.553    
                         clock uncertainty           -0.035    13.518    
    SLICE_X52Y56         FDRE (Setup_fdre_C_R)       -0.429    13.089    uart_i/uart_top_sub_0/inst/rB_reg[487]
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                         -12.910    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 uart_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/rB_reg[488]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.869ns  (logic 0.518ns (7.542%)  route 6.351ns (92.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.230ns = ( 13.230 - 8.000 ) 
    Source Clock Delay      (SCD):    6.042ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.968     6.042    uart_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X98Y132        FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y132        FDRE (Prop_fdre_C_Q)         0.518     6.560 r  uart_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3196, routed)        6.351    12.910    uart_i/uart_top_sub_0/inst/iRst
    SLICE_X52Y56         FDRE                                         r  uart_i/uart_top_sub_0/inst/rB_reg[488]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        1.466    13.230    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X52Y56         FDRE                                         r  uart_i/uart_top_sub_0/inst/rB_reg[488]/C
                         clock pessimism              0.323    13.553    
                         clock uncertainty           -0.035    13.518    
    SLICE_X52Y56         FDRE (Setup_fdre_C_R)       -0.429    13.089    uart_i/uart_top_sub_0/inst/rB_reg[488]
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                         -12.910    
  -------------------------------------------------------------------
                         slack                                  0.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[229]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.030%)  route 0.286ns (66.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.542     1.628    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/iClk
    SLICE_X53Y71         FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[229]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141     1.769 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[229]/Q
                         net (fo=2, routed)           0.286     2.055    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult[229]
    SLICE_X49Y75         FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.808     2.150    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/iClk
    SLICE_X49Y75         FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[101]/C
                         clock pessimism             -0.261     1.889    
    SLICE_X49Y75         FDRE (Hold_fdre_C_D)         0.070     1.959    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[101]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[302]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[174]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.596     1.682    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/iClk
    SLICE_X93Y71         FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[302]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y71         FDRE (Prop_fdre_C_Q)         0.141     1.823 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[302]/Q
                         net (fo=1, routed)           0.054     1.877    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q__0[302]
    SLICE_X92Y71         LUT6 (Prop_lut6_I5_O)        0.045     1.922 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q[174]_i_1/O
                         net (fo=1, routed)           0.000     1.922    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/muxB_Out[174]
    SLICE_X92Y71         FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[174]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.864     2.206    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/iClk
    SLICE_X92Y71         FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[174]/C
                         clock pessimism             -0.511     1.695    
    SLICE_X92Y71         FDRE (Hold_fdre_C_D)         0.121     1.816    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[174]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[488]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[360]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.576     1.662    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/iClk
    SLICE_X55Y56         FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[488]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.141     1.803 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[488]/Q
                         net (fo=1, routed)           0.056     1.859    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg_n_0_[488]
    SLICE_X54Y56         LUT5 (Prop_lut5_I3_O)        0.045     1.904 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q[360]_i_1/O
                         net (fo=1, routed)           0.000     1.904    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/muxA_Out[360]
    SLICE_X54Y56         FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[360]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.845     2.187    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/iClk
    SLICE_X54Y56         FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[360]/C
                         clock pessimism             -0.512     1.675    
    SLICE_X54Y56         FDRE (Hold_fdre_C_D)         0.120     1.795    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[360]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 uart_i/uart_top_sub_0/inst/rRes_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/rRes_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.698%)  route 0.063ns (25.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.542     1.628    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X51Y72         FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141     1.769 r  uart_i/uart_top_sub_0/inst/rRes_reg[83]/Q
                         net (fo=2, routed)           0.063     1.832    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes_reg[511][83]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.045     1.877 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes[91]_i_1/O
                         net (fo=1, routed)           0.000     1.877    uart_i/uart_top_sub_0/inst/MP_ADDER_INST_n_422
    SLICE_X50Y72         FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.807     2.149    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X50Y72         FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[91]/C
                         clock pessimism             -0.508     1.641    
    SLICE_X50Y72         FDRE (Hold_fdre_C_D)         0.121     1.762    uart_i/uart_top_sub_0/inst/rRes_reg[91]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[151]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.700%)  route 0.064ns (31.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.573     1.659    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/iClk
    SLICE_X59Y84         FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[151]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.141     1.800 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[151]/Q
                         net (fo=2, routed)           0.064     1.864    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult[151]
    SLICE_X58Y84         FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.841     2.183    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/iClk
    SLICE_X58Y84         FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[23]/C
                         clock pessimism             -0.511     1.672    
    SLICE_X58Y84         FDRE (Hold_fdre_C_D)         0.076     1.748    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[283]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[155]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.037%)  route 0.066ns (31.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.569     1.655    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/iClk
    SLICE_X59Y80         FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[283]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.141     1.796 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[283]/Q
                         net (fo=2, routed)           0.066     1.862    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult[283]
    SLICE_X58Y80         FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[155]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.837     2.179    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/iClk
    SLICE_X58Y80         FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[155]/C
                         clock pessimism             -0.511     1.668    
    SLICE_X58Y80         FDRE (Hold_fdre_C_D)         0.076     1.744    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[155]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 uart_i/uart_top_sub_0/inst/rB_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.572     1.658    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X55Y64         FDRE                                         r  uart_i/uart_top_sub_0/inst/rB_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDRE (Prop_fdre_C_Q)         0.141     1.799 r  uart_i/uart_top_sub_0/inst/rB_reg[126]/Q
                         net (fo=2, routed)           0.066     1.865    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/Q[126]
    SLICE_X54Y64         LUT6 (Prop_lut6_I4_O)        0.045     1.910 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q[126]_i_1/O
                         net (fo=1, routed)           0.000     1.910    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/muxB_Out[126]
    SLICE_X54Y64         FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.840     2.182    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/iClk
    SLICE_X54Y64         FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[126]/C
                         clock pessimism             -0.511     1.671    
    SLICE_X54Y64         FDRE (Hold_fdre_C_D)         0.121     1.792    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[126]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_i/uart_top_sub_0/inst/rRes_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/rRes_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.542     1.628    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X51Y78         FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE (Prop_fdre_C_Q)         0.141     1.769 r  uart_i/uart_top_sub_0/inst/rRes_reg[112]/Q
                         net (fo=2, routed)           0.068     1.837    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes_reg[511][112]
    SLICE_X50Y78         LUT6 (Prop_lut6_I3_O)        0.045     1.882 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes[113]_i_1/O
                         net (fo=1, routed)           0.000     1.882    uart_i/uart_top_sub_0/inst/MP_ADDER_INST_n_400
    SLICE_X50Y78         FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.808     2.150    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X50Y78         FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[113]/C
                         clock pessimism             -0.509     1.641    
    SLICE_X50Y78         FDRE (Hold_fdre_C_D)         0.120     1.761    uart_i/uart_top_sub_0/inst/rRes_reg[113]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[185]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/rRes_reg[185]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.564     1.650    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/iClk
    SLICE_X59Y74         FDRE                                         r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[185]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.141     1.791 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[185]/Q
                         net (fo=2, routed)           0.068     1.859    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult[185]
    SLICE_X58Y74         LUT6 (Prop_lut6_I0_O)        0.045     1.904 r  uart_i/uart_top_sub_0/inst/MP_ADDER_INST/rRes[185]_i_1/O
                         net (fo=1, routed)           0.000     1.904    uart_i/uart_top_sub_0/inst/MP_ADDER_INST_n_328
    SLICE_X58Y74         FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[185]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.831     2.173    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X58Y74         FDRE                                         r  uart_i/uart_top_sub_0/inst/rRes_reg[185]/C
                         clock pessimism             -0.510     1.663    
    SLICE_X58Y74         FDRE (Hold_fdre_C_D)         0.120     1.783    uart_i/uart_top_sub_0/inst/rRes_reg[185]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 uart_i/uart_top_sub_0/inst/rA_reg[297]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_sub_0/inst/rA_reg[305]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.598     1.684    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X91Y69         FDRE                                         r  uart_i/uart_top_sub_0/inst/rA_reg[297]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y69         FDRE (Prop_fdre_C_Q)         0.141     1.825 r  uart_i/uart_top_sub_0/inst/rA_reg[297]/Q
                         net (fo=2, routed)           0.056     1.881    uart_i/uart_top_sub_0/inst/rA_reg_n_0_[297]
    SLICE_X91Y69         FDRE                                         r  uart_i/uart_top_sub_0/inst/rA_reg[305]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3213, routed)        0.866     2.208    uart_i/uart_top_sub_0/inst/iClk
    SLICE_X91Y69         FDRE                                         r  uart_i/uart_top_sub_0/inst/rA_reg[305]/C
                         clock pessimism             -0.524     1.684    
    SLICE_X91Y69         FDRE (Hold_fdre_C_D)         0.071     1.755    uart_i/uart_top_sub_0/inst/rA_reg[305]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y140  uart_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y142  uart_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y142  uart_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y143  uart_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y143  uart_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y143  uart_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y143  uart_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X88Y63    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[184]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X83Y63    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[185]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X83Y75    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X84Y74    uart_i/uart_top_sub_0/inst/rA_reg[33]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y78    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[271]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y78    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regB_Q_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X84Y74    uart_i/uart_top_sub_0/inst/rA_reg[35]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X83Y75    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X63Y81    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regResult_reg[392]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X84Y75    uart_i/uart_top_sub_0/inst/rA_reg[37]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X83Y75    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[0]_replica_3/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y71    uart_i/uart_top_sub_0/inst/MP_ADDER_INST/regA_Q_reg[259]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y140  uart_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y142  uart_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y142  uart_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y142  uart_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y142  uart_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y143  uart_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y143  uart_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y143  uart_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y143  uart_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y143  uart_i/Debounce_Switch_0/inst/r_Count_reg[14]/C



