\hypertarget{core__sc000_8h_source}{}\doxysection{core\+\_\+sc000.\+h}
\label{core__sc000_8h_source}\index{C:/Users/XerolySkinner/Desktop/MM\_Device/CMSIS/core\_sc000.h@{C:/Users/XerolySkinner/Desktop/MM\_Device/CMSIS/core\_sc000.h}}
\mbox{\hyperlink{core__sc000_8h}{浏览该文件的文档.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00001}00001 \textcolor{comment}{/**************************************************************************/}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00007}00007 \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00008}00008 \textcolor{comment}{ * Copyright (c) 2009-\/2016 ARM Limited. All rights reserved.}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00009}00009 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00010}00010 \textcolor{comment}{ * SPDX-\/License-\/Identifier: Apache-\/2.0}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00011}00011 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00012}00012 \textcolor{comment}{ * Licensed under the Apache License, Version 2.0 (the License); you may}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00013}00013 \textcolor{comment}{ * not use this file except in compliance with the License.}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00014}00014 \textcolor{comment}{ * You may obtain a copy of the License at}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00015}00015 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00016}00016 \textcolor{comment}{ * www.apache.org/licenses/LICENSE-\/2.0}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00017}00017 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00018}00018 \textcolor{comment}{ * Unless required by applicable law or agreed to in writing, software}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00019}00019 \textcolor{comment}{ * distributed under the License is distributed on an AS IS BASIS, WITHOUT}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00020}00020 \textcolor{comment}{ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00021}00021 \textcolor{comment}{ * See the License for the specific language governing permissions and}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00022}00022 \textcolor{comment}{ * limitations under the License.}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00023}00023 \textcolor{comment}{ */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00024}00024 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00025}00025 \textcolor{preprocessor}{\#if   defined ( \_\_ICCARM\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00026}00026 \textcolor{preprocessor}{\#pragma system\_include         }\textcolor{comment}{/* treat file as system include file for MISRA check */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00027}00027 \textcolor{preprocessor}{\#elif defined (\_\_ARMCC\_VERSION) \&\& (\_\_ARMCC\_VERSION >= 6010050)}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00028}00028 \textcolor{preprocessor}{\#pragma clang system\_header   }\textcolor{comment}{/* treat file as system include file */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00029}00029 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00030}00030 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00031}00031 \textcolor{preprocessor}{\#ifndef \_\_CORE\_SC000\_H\_GENERIC}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00032}\mbox{\hyperlink{core__sc000_8h_a8d4bcdd595ecb80166aaf288c1b37345}{00032}} \textcolor{preprocessor}{\#define \_\_CORE\_SC000\_H\_GENERIC}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00033}00033 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00034}00034 \textcolor{preprocessor}{\#include <stdint.h>}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00035}00035 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00036}00036 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00037}00037 \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00038}00038 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00039}00039 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00055}00055 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00056}00056 \textcolor{comment}{ *                 CMSIS definitions}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00057}00057 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00063}00063 \textcolor{comment}{/*  CMSIS SC000 definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00064}\mbox{\hyperlink{core__sc000_8h_a9cca46bbd181abedd1cd6e84ef0b3cf4}{00064}} \textcolor{preprocessor}{\#define \_\_SC000\_CMSIS\_VERSION\_MAIN  ( 5U)                                    }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00065}\mbox{\hyperlink{core__sc000_8h_af4db9bbe5ff5726d8a8c388e52d5685d}{00065}} \textcolor{preprocessor}{\#define \_\_SC000\_CMSIS\_VERSION\_SUB   ( 0U)                                    }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00066}00066 \textcolor{preprocessor}{\#define \_\_SC000\_CMSIS\_VERSION       ((\_\_SC000\_CMSIS\_VERSION\_MAIN << 16U) | \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00067}\mbox{\hyperlink{core__sc000_8h_a794ed22b926ab39924705178f2441270}{00067}} \textcolor{preprocessor}{                                     \_\_SC000\_CMSIS\_VERSION\_SUB           )  }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00069}\mbox{\hyperlink{core__sc000_8h_aeaaf66c86e5ae02a0e1fe542cb7f4d8c}{00069}} \textcolor{preprocessor}{\#define \_\_CORTEX\_SC                 (000U)                                   }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00074}\mbox{\hyperlink{core__sc000_8h_aa167d0f532a7c2b2e3a6395db2fa0776}{00074}} \textcolor{preprocessor}{\#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00075}00075 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00076}00076 \textcolor{preprocessor}{\#if defined ( \_\_CC\_ARM )}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00077}00077 \textcolor{preprocessor}{\#if defined \_\_TARGET\_FPU\_VFP}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00078}00078 \textcolor{preprocessor}{\#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00079}00079 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00080}00080 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00081}00081 \textcolor{preprocessor}{\#elif defined (\_\_ARMCC\_VERSION) \&\& (\_\_ARMCC\_VERSION >= 6010050)}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00082}00082 \textcolor{preprocessor}{\#if defined \_\_ARM\_PCS\_VFP}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00083}00083 \textcolor{preprocessor}{\#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00084}00084 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00085}00085 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00086}00086 \textcolor{preprocessor}{\#elif defined ( \_\_GNUC\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00087}00087 \textcolor{preprocessor}{\#if defined (\_\_VFP\_FP\_\_) \&\& !defined(\_\_SOFTFP\_\_)}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00088}00088 \textcolor{preprocessor}{\#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00089}00089 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00090}00090 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00091}00091 \textcolor{preprocessor}{\#elif defined ( \_\_ICCARM\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00092}00092 \textcolor{preprocessor}{\#if defined \_\_ARMVFP\_\_}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00093}00093 \textcolor{preprocessor}{\#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00094}00094 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00095}00095 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00096}00096 \textcolor{preprocessor}{\#elif defined ( \_\_TI\_ARM\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00097}00097 \textcolor{preprocessor}{\#if defined \_\_TI\_VFP\_SUPPORT\_\_}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00098}00098 \textcolor{preprocessor}{\#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00099}00099 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00100}00100 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00101}00101 \textcolor{preprocessor}{\#elif defined ( \_\_TASKING\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00102}00102 \textcolor{preprocessor}{\#if defined \_\_FPU\_VFP\_\_}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00103}00103 \textcolor{preprocessor}{\#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00104}00104 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00105}00105 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00106}00106 \textcolor{preprocessor}{\#elif defined ( \_\_CSMC\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00107}00107 \textcolor{preprocessor}{\#if ( \_\_CSMC\_\_ \& 0x400U)}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00108}00108 \textcolor{preprocessor}{\#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00109}00109 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00110}00110 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00111}00111 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00112}00112 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00113}00113 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{cmsis__compiler_8h}{cmsis\_compiler.h}}"{}}               \textcolor{comment}{/* CMSIS compiler specific defines */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00114}00114 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00115}00115 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00116}00116 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00117}00117 \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00118}00118 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00119}00119 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00120}00120 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CORE\_SC000\_H\_GENERIC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00121}00121 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00122}00122 \textcolor{preprocessor}{\#ifndef \_\_CMSIS\_GENERIC}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00123}00123 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00124}00124 \textcolor{preprocessor}{\#ifndef \_\_CORE\_SC000\_H\_DEPENDANT}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00125}\mbox{\hyperlink{core__sc000_8h_abc438394ed790c96e51ecad0759f6b25}{00125}} \textcolor{preprocessor}{\#define \_\_CORE\_SC000\_H\_DEPENDANT}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00126}00126 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00127}00127 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00128}00128 \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00129}00129 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00130}00130 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00131}00131 \textcolor{comment}{/* check device defines and use defaults */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00132}00132 \textcolor{preprocessor}{\#if defined \_\_CHECK\_DEVICE\_DEFINES}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00133}00133 \textcolor{preprocessor}{\#ifndef \_\_SC000\_REV}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00134}00134 \textcolor{preprocessor}{\#define \_\_SC000\_REV             0x0000U}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00135}00135 \textcolor{preprocessor}{\#warning "{}\_\_SC000\_REV not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00136}00136 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00137}00137 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00138}00138 \textcolor{preprocessor}{\#ifndef \_\_MPU\_PRESENT}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00139}00139 \textcolor{preprocessor}{\#define \_\_MPU\_PRESENT             0U}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00140}00140 \textcolor{preprocessor}{\#warning "{}\_\_MPU\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00141}00141 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00142}00142 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00143}00143 \textcolor{preprocessor}{\#ifndef \_\_NVIC\_PRIO\_BITS}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00144}00144 \textcolor{preprocessor}{\#define \_\_NVIC\_PRIO\_BITS          2U}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00145}00145 \textcolor{preprocessor}{\#warning "{}\_\_NVIC\_PRIO\_BITS not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00146}00146 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00147}00147 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00148}00148 \textcolor{preprocessor}{\#ifndef \_\_Vendor\_SysTickConfig}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00149}00149 \textcolor{preprocessor}{\#define \_\_Vendor\_SysTickConfig    0U}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00150}00150 \textcolor{preprocessor}{\#warning "{}\_\_Vendor\_SysTickConfig not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00151}00151 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00152}00152 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00153}00153 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00154}00154 \textcolor{comment}{/* IO definitions (access restrictions to peripheral registers) */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00162}00162 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00163}00163 \textcolor{preprocessor}{\#define   \_\_I     volatile             }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00164}00164 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00165}\mbox{\hyperlink{core__sc000_8h_af63697ed9952cc71e1225efe205f6cd3}{00165}} \textcolor{preprocessor}{\#define   \_\_I     volatile const       }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00166}00166 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00167}\mbox{\hyperlink{core__sc000_8h_a7e25d9380f9ef903923964322e71f2f6}{00167}} \textcolor{preprocessor}{\#define     \_\_O     volatile             }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00168}\mbox{\hyperlink{core__sc000_8h_aec43007d9998a0a0e01faede4133d6be}{00168}} \textcolor{preprocessor}{\#define     \_\_IO    volatile             }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00170}00170 \textcolor{comment}{/* following defines should be used for structure members */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00171}\mbox{\hyperlink{core__sc000_8h_a4cc1649793116d7c2d8afce7a4ffce43}{00171}} \textcolor{preprocessor}{\#define     \_\_IM     volatile const      }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00172}\mbox{\hyperlink{core__sc000_8h_a0ea2009ed8fd9ef35b48708280fdb758}{00172}} \textcolor{preprocessor}{\#define     \_\_OM     volatile            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00173}\mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{00173}} \textcolor{preprocessor}{\#define     \_\_IOM    volatile            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00179}00179 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00180}00180 \textcolor{comment}{ *                 Register Abstraction}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00181}00181 \textcolor{comment}{  Core Register contain:}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00182}00182 \textcolor{comment}{  -\/ Core Register}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00183}00183 \textcolor{comment}{  -\/ Core NVIC Register}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00184}00184 \textcolor{comment}{  -\/ Core SCB Register}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00185}00185 \textcolor{comment}{  -\/ Core SysTick Register}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00186}00186 \textcolor{comment}{  -\/ Core MPU Register}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00187}00187 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00203}00203 \textcolor{keyword}{typedef} \textcolor{keyword}{union }\{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00204}00204     \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00205}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaf72c576fd5aa3d694303db4fe481f42d}{00205}}         uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaf72c576fd5aa3d694303db4fe481f42d}{\_reserved0}}: 28;             }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00206}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gab303cbf80e845db90e769255b9e3131e}{00206}}         uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gab303cbf80e845db90e769255b9e3131e}{V}}: 1;                       }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00207}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac557fe3d18635a643f9cc2406ea9e09a}{00207}}         uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac557fe3d18635a643f9cc2406ea9e09a}{C}}: 1;                       }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00208}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gab32a769d5bb30252e45247d54d8f484e}{00208}}         uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gab32a769d5bb30252e45247d54d8f484e}{Z}}: 1;                       }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00209}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga775f9142e0e7db7b0b4943a55ccb4c41}{00209}}         uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga775f9142e0e7db7b0b4943a55ccb4c41}{N}}: 1;                       }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00210}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga90c47ff9b453f5711bebbc437e432f12}{00210}}     \} b;                                   }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00211}00211     uint32\_t w;                            }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00212}00212 \} \mbox{\hyperlink{union_a_p_s_r___type}{APSR\_Type}};}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00213}00213 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00214}00214 \textcolor{comment}{/* APSR Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00215}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gac469528d210043c7bd3f12f0e6824766}{00215}} \textcolor{preprocessor}{\#define APSR\_N\_Pos                         31U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00216}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gadbc2cf55a026f661b53fadfcf822cef1}{00216}} \textcolor{preprocessor}{\#define APSR\_N\_Msk                         (1UL << APSR\_N\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00218}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga3661286d108b1aca308d7445685eae3a}{00218}} \textcolor{preprocessor}{\#define APSR\_Z\_Pos                         30U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00219}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga1deb4d1aa72bb83d1f79329406f15711}{00219}} \textcolor{preprocessor}{\#define APSR\_Z\_Msk                         (1UL << APSR\_Z\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00221}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga6cf72aa6f09a168f9e5beda1a4a887b9}{00221}} \textcolor{preprocessor}{\#define APSR\_C\_Pos                         29U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00222}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga6d47803fbad455bc10bd1ce59f2f335d}{00222}} \textcolor{preprocessor}{\#define APSR\_C\_Msk                         (1UL << APSR\_C\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00224}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gac62830f67679ccd11658c4172c3e6ea7}{00224}} \textcolor{preprocessor}{\#define APSR\_V\_Pos                         28U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00225}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga33305d6701356bff6890b315fe8b5489}{00225}} \textcolor{preprocessor}{\#define APSR\_V\_Msk                         (1UL << APSR\_V\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00231}00231 \textcolor{keyword}{typedef} \textcolor{keyword}{union }\{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00232}00232     \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00233}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga5910463aaeda8d9e12db11972293e8d5}{00233}}         uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga5910463aaeda8d9e12db11972293e8d5}{ISR}}: 9;                     }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00234}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga3bc1ddfe048cfa889a86358527828b32}{00234}}         uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga3bc1ddfe048cfa889a86358527828b32}{\_reserved0}}: 23;             }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00235}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaed2a64bf609e1e70a630ba1db74eb2ba}{00235}}     \} b;                                   }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00236}00236     uint32\_t w;                            }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00237}00237 \} \mbox{\hyperlink{union_i_p_s_r___type}{IPSR\_Type}};}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00238}00238 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00239}00239 \textcolor{comment}{/* IPSR Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00240}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga0e34027584d02c43811ae908a5ca9adf}{00240}} \textcolor{preprocessor}{\#define IPSR\_ISR\_Pos                        0U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00241}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaf013a4579a64d1f21f56ea9f1b33ab56}{00241}} \textcolor{preprocessor}{\#define IPSR\_ISR\_Msk                       (0x1FFUL }\textcolor{comment}{/*<< IPSR\_ISR\_Pos*/}\textcolor{preprocessor}{)                  }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00247}00247 \textcolor{keyword}{typedef} \textcolor{keyword}{union }\{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00248}00248     \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00249}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaad1da4deaa7f34f8a76a5df6bd88a2c0}{00249}}         uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaad1da4deaa7f34f8a76a5df6bd88a2c0}{ISR}}: 9;                     }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00250}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga5ee58447fa82792fa7805057636d68ec}{00250}}         uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga5ee58447fa82792fa7805057636d68ec}{\_reserved0}}: 15;             }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00251}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gae8f68de865d3e4e9d35b67b829a36d3f}{00251}}         uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gae8f68de865d3e4e9d35b67b829a36d3f}{T}}: 1;                       }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00252}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga0898b9e107f48d3af5104e39e3ef1201}{00252}}         uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga0898b9e107f48d3af5104e39e3ef1201}{\_reserved1}}: 3;              }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00253}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga9df2e82832d551b5f03a0fa1b0206071}{00253}}         uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga9df2e82832d551b5f03a0fa1b0206071}{V}}: 1;                       }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00254}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac53e1c0f2a6faed105e3f007d03e330f}{00254}}         uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac53e1c0f2a6faed105e3f007d03e330f}{C}}: 1;                       }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00255}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga00f7f92e9bf461d416305fec88284580}{00255}}         uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga00f7f92e9bf461d416305fec88284580}{Z}}: 1;                       }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00256}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga925d0f134289d5c565bfa314594f80d0}{00256}}         uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga925d0f134289d5c565bfa314594f80d0}{N}}: 1;                       }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00257}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga754d0ac749bff0e125284d215e728c91}{00257}}     \} b;                                   }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00258}00258     uint32\_t w;                            }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00259}00259 \} \mbox{\hyperlink{unionx_p_s_r___type}{xPSR\_Type}};}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00260}00260 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00261}00261 \textcolor{comment}{/* xPSR Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00262}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga031eb1b8ebcdb3d602d0b9f2ec82a7ae}{00262}} \textcolor{preprocessor}{\#define xPSR\_N\_Pos                         31U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00263}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaf600f4ff41b62cf2f3b0a59b6d2e93d6}{00263}} \textcolor{preprocessor}{\#define xPSR\_N\_Msk                         (1UL << xPSR\_N\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00265}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga5869dd608eea73c80f0567d781d2230b}{00265}} \textcolor{preprocessor}{\#define xPSR\_Z\_Pos                         30U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00266}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga907599209fba99f579778e662021c4f2}{00266}} \textcolor{preprocessor}{\#define xPSR\_Z\_Msk                         (1UL << xPSR\_Z\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00268}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga14adb79b91f6634b351a1b57394e2db6}{00268}} \textcolor{preprocessor}{\#define xPSR\_C\_Pos                         29U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00269}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga21e2497255d380f956ca0f48d11d0775}{00269}} \textcolor{preprocessor}{\#define xPSR\_C\_Msk                         (1UL << xPSR\_C\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00271}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gae0cfbb394490db402623d97e6a979e00}{00271}} \textcolor{preprocessor}{\#define xPSR\_V\_Pos                         28U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00272}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gab07f94ed3b6ee695f5af719dc27995c2}{00272}} \textcolor{preprocessor}{\#define xPSR\_V\_Msk                         (1UL << xPSR\_V\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00274}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga98d801da9a49cda944f52aeae104dd38}{00274}} \textcolor{preprocessor}{\#define xPSR\_T\_Pos                         24U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00275}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga30ae2111816e82d47636a8d4577eb6ee}{00275}} \textcolor{preprocessor}{\#define xPSR\_T\_Msk                         (1UL << xPSR\_T\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00277}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga21bff245fb1aef9683f693d9d7bb2233}{00277}} \textcolor{preprocessor}{\#define xPSR\_ISR\_Pos                        0U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00278}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gadf8eed87e0081dfe1ef1c78a0ea91afd}{00278}} \textcolor{preprocessor}{\#define xPSR\_ISR\_Msk                       (0x1FFUL }\textcolor{comment}{/*<< xPSR\_ISR\_Pos*/}\textcolor{preprocessor}{)                  }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00284}00284 \textcolor{keyword}{typedef} \textcolor{keyword}{union }\{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00285}00285     \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00286}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga0a45d9b2a42d375629d3f0b1c654e042}{00286}}         uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga0a45d9b2a42d375629d3f0b1c654e042}{\_reserved0}}: 1;              }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00287}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga0b1ebb86ef89e56071add7e2caed4560}{00287}}         uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga0b1ebb86ef89e56071add7e2caed4560}{SPSEL}}: 1;                   }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00288}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaffa59c646db9c8e2f96449d87af6f5d0}{00288}}         uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaffa59c646db9c8e2f96449d87af6f5d0}{\_reserved1}}: 30;             }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00289}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga51d10d36424b6abd3a8317aed0ec541e}{00289}}     \} b;                                   }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00290}00290     uint32\_t w;                            }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00291}00291 \} \mbox{\hyperlink{union_c_o_n_t_r_o_l___type}{CONTROL\_Type}};}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00292}00292 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00293}00293 \textcolor{comment}{/* CONTROL Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00294}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga07eafc53e609895342c6a530e9d01310}{00294}} \textcolor{preprocessor}{\#define CONTROL\_SPSEL\_Pos                   1U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00295}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga70b29840969b06909da21369b0b05b53}{00295}} \textcolor{preprocessor}{\#define CONTROL\_SPSEL\_Msk                  (1UL << CONTROL\_SPSEL\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00310}00310 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00311}00311     \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ISER[1U];               }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00312}00312     uint32\_t RESERVED0[31U];}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00313}00313     \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ICER[1U];               }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00314}00314     uint32\_t RSERVED1[31U];}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00315}00315     \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ISPR[1U];               }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00316}00316     uint32\_t RESERVED2[31U];}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00317}00317     \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ICPR[1U];               }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00318}00318     uint32\_t RESERVED3[31U];}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00319}00319     uint32\_t RESERVED4[64U];}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00320}00320     \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t IP[8U];                 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00321}00321 \}  \mbox{\hyperlink{struct_n_v_i_c___type}{NVIC\_Type}};}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00322}00322 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00336}00336 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00337}00337     \mbox{\hyperlink{core__sc000_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t CPUID;                  }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00338}00338     \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ICSR;                   }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00339}00339     \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t VTOR;                   }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00340}00340     \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t AIRCR;                  }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00341}00341     \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t SCR;                    }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00342}00342     \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t CCR;                    }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00343}00343     uint32\_t RESERVED0[1U];}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00344}00344     \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t SHP[2U];                }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00345}00345     \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t SHCSR;                  }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00346}00346     uint32\_t RESERVED1[154U];}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00347}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga82273352d2e8c7a28a7b7cbdfc3d6a75}{00347}}     \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga82273352d2e8c7a28a7b7cbdfc3d6a75}{SFCR}};                   }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00348}00348 \} \mbox{\hyperlink{struct_s_c_b___type}{SCB\_Type}};}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00349}00349 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00350}00350 \textcolor{comment}{/* SCB CPUID Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00351}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga58686b88f94f789d4e6f429fe1ff58cf}{00351}} \textcolor{preprocessor}{\#define SCB\_CPUID\_IMPLEMENTER\_Pos          24U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00352}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga0932b31faafd47656a03ced75a31d99b}{00352}} \textcolor{preprocessor}{\#define SCB\_CPUID\_IMPLEMENTER\_Msk          (0xFFUL << SCB\_CPUID\_IMPLEMENTER\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00354}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga104462bd0815391b4044a70bd15d3a71}{00354}} \textcolor{preprocessor}{\#define SCB\_CPUID\_VARIANT\_Pos              20U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00355}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad358dfbd04300afc1824329d128b99e8}{00355}} \textcolor{preprocessor}{\#define SCB\_CPUID\_VARIANT\_Msk              (0xFUL << SCB\_CPUID\_VARIANT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00357}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf8b3236b08fb8e840efb682645fb0e98}{00357}} \textcolor{preprocessor}{\#define SCB\_CPUID\_ARCHITECTURE\_Pos         16U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00358}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafae4a1f27a927338ae9dc51a0e146213}{00358}} \textcolor{preprocessor}{\#define SCB\_CPUID\_ARCHITECTURE\_Msk         (0xFUL << SCB\_CPUID\_ARCHITECTURE\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00360}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga705f68eaa9afb042ca2407dc4e4629ac}{00360}} \textcolor{preprocessor}{\#define SCB\_CPUID\_PARTNO\_Pos                4U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00361}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga98e581423ca016680c238c469aba546d}{00361}} \textcolor{preprocessor}{\#define SCB\_CPUID\_PARTNO\_Msk               (0xFFFUL << SCB\_CPUID\_PARTNO\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00363}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3c3d9071e574de11fb27ba57034838b1}{00363}} \textcolor{preprocessor}{\#define SCB\_CPUID\_REVISION\_Pos              0U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00364}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2ec0448b6483f77e7f5d08b4b81d85df}{00364}} \textcolor{preprocessor}{\#define SCB\_CPUID\_REVISION\_Msk             (0xFUL }\textcolor{comment}{/*<< SCB\_CPUID\_REVISION\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00366}00366 \textcolor{comment}{/* SCB Interrupt Control State Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00367}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga750d4b52624a46d71356db4ea769573b}{00367}} \textcolor{preprocessor}{\#define SCB\_ICSR\_NMIPENDSET\_Pos            31U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00368}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga340e3f79e9c3607dee9f2c048b6b22e8}{00368}} \textcolor{preprocessor}{\#define SCB\_ICSR\_NMIPENDSET\_Msk            (1UL << SCB\_ICSR\_NMIPENDSET\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00370}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab5ded23d2ab1d5ff7cc7ce746205e9fe}{00370}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVSET\_Pos             28U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00371}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga1e40d93efb402763c8c00ddcc56724ff}{00371}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVSET\_Msk             (1UL << SCB\_ICSR\_PENDSVSET\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00373}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae218d9022288f89faf57187c4d542ecd}{00373}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVCLR\_Pos             27U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00374}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga4a901ace381d3c1c74ac82b22fae2e1e}{00374}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVCLR\_Msk             (1UL << SCB\_ICSR\_PENDSVCLR\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00376}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9dbb3358c6167c9c3f85661b90fb2794}{00376}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTSET\_Pos             26U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00377}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga7325b61ea0ec323ef2d5c893b112e546}{00377}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTSET\_Msk             (1UL << SCB\_ICSR\_PENDSTSET\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00379}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gadbe25e4b333ece1341beb1a740168fdc}{00379}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTCLR\_Pos             25U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00380}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab241827d2a793269d8cd99b9b28c2157}{00380}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTCLR\_Msk             (1UL << SCB\_ICSR\_PENDSTCLR\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00382}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga11cb5b1f9ce167b81f31787a77e575df}{00382}} \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPREEMPT\_Pos            23U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00383}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa966600396290808d596fe96e92ca2b5}{00383}} \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPREEMPT\_Msk            (1UL << SCB\_ICSR\_ISRPREEMPT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00385}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga10749d92b9b744094b845c2eb46d4319}{00385}} \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPENDING\_Pos            22U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00386}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga056d74fd538e5d36d3be1f28d399c877}{00386}} \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPENDING\_Msk            (1UL << SCB\_ICSR\_ISRPENDING\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00388}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gada60c92bf88d6fd21a8f49efa4a127b8}{00388}} \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTPENDING\_Pos           12U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00389}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gacb6992e7c7ddc27a370f62878a21ef72}{00389}} \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTPENDING\_Msk           (0x1FFUL << SCB\_ICSR\_VECTPENDING\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00391}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae4f602c7c5c895d5fb687b71b0979fc3}{00391}} \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTACTIVE\_Pos             0U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00392}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga5533791a4ecf1b9301c883047b3e8396}{00392}} \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTACTIVE\_Msk            (0x1FFUL }\textcolor{comment}{/*<< SCB\_ICSR\_VECTACTIVE\_Pos*/}\textcolor{preprocessor}{)       }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00394}00394 \textcolor{comment}{/* SCB Interrupt Control State Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00395}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac6a55451ddd38bffcff5a211d29cea78}{00395}} \textcolor{preprocessor}{\#define SCB\_VTOR\_TBLOFF\_Pos                 7U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00396}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga75e395ed74042923e8c93edf50f0996c}{00396}} \textcolor{preprocessor}{\#define SCB\_VTOR\_TBLOFF\_Msk                (0x1FFFFFFUL << SCB\_VTOR\_TBLOFF\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00398}00398 \textcolor{comment}{/* SCB Application Interrupt and Reset Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00399}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{00399}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEY\_Pos              16U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00400}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga90c7cf0c490e7ae55f9503a7fda1dd22}{00400}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEY\_Msk              (0xFFFFUL << SCB\_AIRCR\_VECTKEY\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00402}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaec404750ff5ca07f499a3c06b62051ef}{00402}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEYSTAT\_Pos          16U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00403}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gabacedaefeefc73d666bbe59ece904493}{00403}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEYSTAT\_Msk          (0xFFFFUL << SCB\_AIRCR\_VECTKEYSTAT\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00405}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad31dec98fbc0d33ace63cb1f1a927923}{00405}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_ENDIANESS\_Pos            15U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00406}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2f571f93d3d4a6eac9a3040756d3d951}{00406}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_ENDIANESS\_Msk            (1UL << SCB\_AIRCR\_ENDIANESS\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00408}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaffb2737eca1eac0fc1c282a76a40953c}{00408}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQ\_Pos           2U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00409}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaae1181119559a5bd36e62afa373fa720}{00409}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQ\_Msk          (1UL << SCB\_AIRCR\_SYSRESETREQ\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00411}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa30a12e892bb696e61626d71359a9029}{00411}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTCLRACTIVE\_Pos         1U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00412}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga212c5ab1c1c82c807d30d2307aa8d218}{00412}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTCLRACTIVE\_Msk        (1UL << SCB\_AIRCR\_VECTCLRACTIVE\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00414}00414 \textcolor{comment}{/* SCB System Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00415}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3bddcec40aeaf3d3a998446100fa0e44}{00415}} \textcolor{preprocessor}{\#define SCB\_SCR\_SEVONPEND\_Pos               4U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00416}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafb98656644a14342e467505f69a997c9}{00416}} \textcolor{preprocessor}{\#define SCB\_SCR\_SEVONPEND\_Msk              (1UL << SCB\_SCR\_SEVONPEND\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00418}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab304f6258ec03bd9a6e7a360515c3cfe}{00418}} \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEP\_Pos               2U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00419}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}{00419}} \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEP\_Msk              (1UL << SCB\_SCR\_SLEEPDEEP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00421}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3680a15114d7fdc1e25043b881308fe9}{00421}} \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPONEXIT\_Pos             1U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00422}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga50a243e317b9a70781b02758d45b05ee}{00422}} \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPONEXIT\_Msk            (1UL << SCB\_SCR\_SLEEPONEXIT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00424}00424 \textcolor{comment}{/* SCB Configuration Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00425}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac2d20a250960a432cc74da59d20e2f86}{00425}} \textcolor{preprocessor}{\#define SCB\_CCR\_STKALIGN\_Pos                9U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00426}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga33cf22d3d46af158a03aad25ddea1bcb}{00426}} \textcolor{preprocessor}{\#define SCB\_CCR\_STKALIGN\_Msk               (1UL << SCB\_CCR\_STKALIGN\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00428}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac4e4928b864ea10fc24dbbc57d976229}{00428}} \textcolor{preprocessor}{\#define SCB\_CCR\_UNALIGN\_TRP\_Pos             3U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00429}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga68c96ad594af70c007923979085c99e0}{00429}} \textcolor{preprocessor}{\#define SCB\_CCR\_UNALIGN\_TRP\_Msk            (1UL << SCB\_CCR\_UNALIGN\_TRP\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00431}00431 \textcolor{comment}{/* SCB System Handler Control and State Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00432}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2f93ec9b243f94cdd3e94b8f0bf43641}{00432}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLPENDED\_Pos         15U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00433}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga6095a7acfbad66f52822b1392be88652}{00433}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLPENDED\_Msk         (1UL << SCB\_SHCSR\_SVCALLPENDED\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00448}00448 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00449}00449     uint32\_t RESERVED0[2U];}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00450}00450     \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ACTLR;                  }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00451}00451 \} \mbox{\hyperlink{struct_s_cn_s_c_b___type}{SCnSCB\_Type}};}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00452}00452 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00453}00453 \textcolor{comment}{/* Auxiliary Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00454}\mbox{\hyperlink{group___c_m_s_i_s___s_cn_s_c_b_gaaa3e79f5ead4a32c0ea742b2a9ffc0cd}{00454}} \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISMCYCINT\_Pos         0U                                         }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00455}\mbox{\hyperlink{group___c_m_s_i_s___s_cn_s_c_b_ga2a2818f0489ad10b6ea2964e899d4cbc}{00455}} \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISMCYCINT\_Msk        (1UL }\textcolor{comment}{/*<< SCnSCB\_ACTLR\_DISMCYCINT\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00470}00470 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00471}00471     \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t CTRL;                   }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00472}00472     \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t LOAD;                   }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00473}00473     \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t VAL;                    }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00474}00474     \mbox{\hyperlink{core__sc000_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t CALIB;                  }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00475}00475 \} \mbox{\hyperlink{struct_sys_tick___type}{SysTick\_Type}};}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00476}00476 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00477}00477 \textcolor{comment}{/* SysTick Control / Status Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00478}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gadbb65d4a815759649db41df216ed4d60}{00478}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_COUNTFLAG\_Pos         16U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00479}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga1bf3033ecccf200f59baefe15dbb367c}{00479}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_COUNTFLAG\_Msk         (1UL << SysTick\_CTRL\_COUNTFLAG\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00481}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga24fbc69a5f0b78d67fda2300257baff1}{00481}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_CLKSOURCE\_Pos          2U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00482}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaa41d06039797423a46596bd313d57373}{00482}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_CLKSOURCE\_Msk         (1UL << SysTick\_CTRL\_CLKSOURCE\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00484}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga88f45bbb89ce8df3cd2b2613c7b48214}{00484}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_TICKINT\_Pos            1U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00485}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga95bb984266ca764024836a870238a027}{00485}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_TICKINT\_Msk           (1UL << SysTick\_CTRL\_TICKINT\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00487}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga0b48cc1e36d92a92e4bf632890314810}{00487}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_ENABLE\_Pos             0U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00488}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga16c9fee0ed0235524bdeb38af328fd1f}{00488}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_ENABLE\_Msk            (1UL }\textcolor{comment}{/*<< SysTick\_CTRL\_ENABLE\_Pos*/}\textcolor{preprocessor}{)           }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00490}00490 \textcolor{comment}{/* SysTick Reload Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00491}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaf44d10df359dc5bf5752b0894ae3bad2}{00491}} \textcolor{preprocessor}{\#define SysTick\_LOAD\_RELOAD\_Pos             0U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00492}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga265912a7962f0e1abd170336e579b1b1}{00492}} \textcolor{preprocessor}{\#define SysTick\_LOAD\_RELOAD\_Msk            (0xFFFFFFUL }\textcolor{comment}{/*<< SysTick\_LOAD\_RELOAD\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00494}00494 \textcolor{comment}{/* SysTick Current Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00495}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga3208104c3b019b5de35ae8c21d5c34dd}{00495}} \textcolor{preprocessor}{\#define SysTick\_VAL\_CURRENT\_Pos             0U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00496}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gafc77b56d568930b49a2474debc75ab45}{00496}} \textcolor{preprocessor}{\#define SysTick\_VAL\_CURRENT\_Msk            (0xFFFFFFUL }\textcolor{comment}{/*<< SysTick\_VAL\_CURRENT\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00498}00498 \textcolor{comment}{/* SysTick Calibration Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00499}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga534dbe414e7a46a6ce4c1eca1fbff409}{00499}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_NOREF\_Pos            31U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00500}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga3af0d891fdd99bcc8d8912d37830edb6}{00500}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_NOREF\_Msk            (1UL << SysTick\_CALIB\_NOREF\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00502}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gadd0c9cd6641b9f6a0c618e7982954860}{00502}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_SKEW\_Pos             30U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00503}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga8a6a85a87334776f33d77fd147587431}{00503}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_SKEW\_Msk             (1UL << SysTick\_CALIB\_SKEW\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00505}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gacae558f6e75a0bed5d826f606d8e695e}{00505}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_TENMS\_Pos             0U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00506}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaf1e68865c5aece2ad58971225bd3e95e}{00506}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_TENMS\_Msk            (0xFFFFFFUL }\textcolor{comment}{/*<< SysTick\_CALIB\_TENMS\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00510}00510 \textcolor{preprocessor}{\#if defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00521}00521 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00522}00522     \mbox{\hyperlink{core__sc000_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t TYPE;                   }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00523}00523     \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t CTRL;                   }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00524}00524     \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RNR;                    }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00525}00525     \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RBAR;                   }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00526}00526     \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RASR;                   }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00527}00527 \} MPU\_Type;}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00528}00528 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00529}00529 \textcolor{comment}{/* MPU Type Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00530}00530 \textcolor{preprocessor}{\#define MPU\_TYPE\_IREGION\_Pos               16U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00531}00531 \textcolor{preprocessor}{\#define MPU\_TYPE\_IREGION\_Msk               (0xFFUL << MPU\_TYPE\_IREGION\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00533}00533 \textcolor{preprocessor}{\#define MPU\_TYPE\_DREGION\_Pos                8U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00534}00534 \textcolor{preprocessor}{\#define MPU\_TYPE\_DREGION\_Msk               (0xFFUL << MPU\_TYPE\_DREGION\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00536}00536 \textcolor{preprocessor}{\#define MPU\_TYPE\_SEPARATE\_Pos               0U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00537}00537 \textcolor{preprocessor}{\#define MPU\_TYPE\_SEPARATE\_Msk              (1UL }\textcolor{comment}{/*<< MPU\_TYPE\_SEPARATE\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00539}00539 \textcolor{comment}{/* MPU Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00540}00540 \textcolor{preprocessor}{\#define MPU\_CTRL\_PRIVDEFENA\_Pos             2U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00541}00541 \textcolor{preprocessor}{\#define MPU\_CTRL\_PRIVDEFENA\_Msk            (1UL << MPU\_CTRL\_PRIVDEFENA\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00543}00543 \textcolor{preprocessor}{\#define MPU\_CTRL\_HFNMIENA\_Pos               1U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00544}00544 \textcolor{preprocessor}{\#define MPU\_CTRL\_HFNMIENA\_Msk              (1UL << MPU\_CTRL\_HFNMIENA\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00546}00546 \textcolor{preprocessor}{\#define MPU\_CTRL\_ENABLE\_Pos                 0U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00547}00547 \textcolor{preprocessor}{\#define MPU\_CTRL\_ENABLE\_Msk                (1UL }\textcolor{comment}{/*<< MPU\_CTRL\_ENABLE\_Pos*/}\textcolor{preprocessor}{)               }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00549}00549 \textcolor{comment}{/* MPU Region Number Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00550}00550 \textcolor{preprocessor}{\#define MPU\_RNR\_REGION\_Pos                  0U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00551}00551 \textcolor{preprocessor}{\#define MPU\_RNR\_REGION\_Msk                 (0xFFUL }\textcolor{comment}{/*<< MPU\_RNR\_REGION\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00553}00553 \textcolor{comment}{/* MPU Region Base Address Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00554}00554 \textcolor{preprocessor}{\#define MPU\_RBAR\_ADDR\_Pos                   8U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00555}00555 \textcolor{preprocessor}{\#define MPU\_RBAR\_ADDR\_Msk                  (0xFFFFFFUL << MPU\_RBAR\_ADDR\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00557}00557 \textcolor{preprocessor}{\#define MPU\_RBAR\_VALID\_Pos                  4U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00558}00558 \textcolor{preprocessor}{\#define MPU\_RBAR\_VALID\_Msk                 (1UL << MPU\_RBAR\_VALID\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00560}00560 \textcolor{preprocessor}{\#define MPU\_RBAR\_REGION\_Pos                 0U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00561}00561 \textcolor{preprocessor}{\#define MPU\_RBAR\_REGION\_Msk                (0xFUL }\textcolor{comment}{/*<< MPU\_RBAR\_REGION\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00563}00563 \textcolor{comment}{/* MPU Region Attribute and Size Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00564}00564 \textcolor{preprocessor}{\#define MPU\_RASR\_ATTRS\_Pos                 16U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00565}00565 \textcolor{preprocessor}{\#define MPU\_RASR\_ATTRS\_Msk                 (0xFFFFUL << MPU\_RASR\_ATTRS\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00567}00567 \textcolor{preprocessor}{\#define MPU\_RASR\_XN\_Pos                    28U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00568}00568 \textcolor{preprocessor}{\#define MPU\_RASR\_XN\_Msk                    (1UL << MPU\_RASR\_XN\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00570}00570 \textcolor{preprocessor}{\#define MPU\_RASR\_AP\_Pos                    24U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00571}00571 \textcolor{preprocessor}{\#define MPU\_RASR\_AP\_Msk                    (0x7UL << MPU\_RASR\_AP\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00573}00573 \textcolor{preprocessor}{\#define MPU\_RASR\_TEX\_Pos                   19U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00574}00574 \textcolor{preprocessor}{\#define MPU\_RASR\_TEX\_Msk                   (0x7UL << MPU\_RASR\_TEX\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00576}00576 \textcolor{preprocessor}{\#define MPU\_RASR\_S\_Pos                     18U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00577}00577 \textcolor{preprocessor}{\#define MPU\_RASR\_S\_Msk                     (1UL << MPU\_RASR\_S\_Pos)                        }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00579}00579 \textcolor{preprocessor}{\#define MPU\_RASR\_C\_Pos                     17U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00580}00580 \textcolor{preprocessor}{\#define MPU\_RASR\_C\_Msk                     (1UL << MPU\_RASR\_C\_Pos)                        }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00582}00582 \textcolor{preprocessor}{\#define MPU\_RASR\_B\_Pos                     16U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00583}00583 \textcolor{preprocessor}{\#define MPU\_RASR\_B\_Msk                     (1UL << MPU\_RASR\_B\_Pos)                        }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00585}00585 \textcolor{preprocessor}{\#define MPU\_RASR\_SRD\_Pos                    8U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00586}00586 \textcolor{preprocessor}{\#define MPU\_RASR\_SRD\_Msk                   (0xFFUL << MPU\_RASR\_SRD\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00588}00588 \textcolor{preprocessor}{\#define MPU\_RASR\_SIZE\_Pos                   1U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00589}00589 \textcolor{preprocessor}{\#define MPU\_RASR\_SIZE\_Msk                  (0x1FUL << MPU\_RASR\_SIZE\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00591}00591 \textcolor{preprocessor}{\#define MPU\_RASR\_ENABLE\_Pos                 0U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00592}00592 \textcolor{preprocessor}{\#define MPU\_RASR\_ENABLE\_Msk                (1UL }\textcolor{comment}{/*<< MPU\_RASR\_ENABLE\_Pos*/}\textcolor{preprocessor}{)               }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00595}00595 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00596}00596 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00597}00597 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00621}\mbox{\hyperlink{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}{00621}} \textcolor{preprocessor}{\#define \_VAL2FLD(field, value)    (((uint32\_t)(value) << field \#\# \_Pos) \& field \#\# \_Msk)}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00622}00622 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00629}\mbox{\hyperlink{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}{00629}} \textcolor{preprocessor}{\#define \_FLD2VAL(field, value)    (((uint32\_t)(value) \& field \#\# \_Msk) >> field \#\# \_Pos)}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00630}00630 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00641}00641 \textcolor{comment}{/* Memory mapping of Core Hardware */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00642}\mbox{\hyperlink{group___c_m_s_i_s__core__base_ga3c14ed93192c8d9143322bbf77ebf770}{00642}} \textcolor{preprocessor}{\#define SCS\_BASE            (0xE000E000UL)                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00643}\mbox{\hyperlink{group___c_m_s_i_s__core__base_ga58effaac0b93006b756d33209e814646}{00643}} \textcolor{preprocessor}{\#define SysTick\_BASE        (SCS\_BASE +  0x0010UL)                    }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00644}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaa0288691785a5f868238e0468b39523d}{00644}} \textcolor{preprocessor}{\#define NVIC\_BASE           (SCS\_BASE +  0x0100UL)                    }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00645}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}{00645}} \textcolor{preprocessor}{\#define SCB\_BASE            (SCS\_BASE +  0x0D00UL)                    }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00647}\mbox{\hyperlink{group___c_m_s_i_s__core__base_ga9fe0cd2eef83a8adad94490d9ecca63f}{00647}} \textcolor{preprocessor}{\#define SCnSCB              ((SCnSCB\_Type    *)     SCS\_BASE      )   }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00648}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{00648}} \textcolor{preprocessor}{\#define SCB                 ((SCB\_Type       *)     SCB\_BASE      )   }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00649}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{00649}} \textcolor{preprocessor}{\#define SysTick             ((SysTick\_Type   *)     SysTick\_BASE  )   }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00650}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{00650}} \textcolor{preprocessor}{\#define NVIC                ((NVIC\_Type      *)     NVIC\_BASE     )   }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00652}00652 \textcolor{preprocessor}{\#if defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00653}00653 \textcolor{preprocessor}{\#define MPU\_BASE          (SCS\_BASE +  0x0D90UL)                    }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00654}00654 \textcolor{preprocessor}{\#define MPU               ((MPU\_Type       *)     MPU\_BASE      )   }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00655}00655 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00656}00656 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00661}00661 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00662}00662 \textcolor{comment}{ *                Hardware Abstraction Layer}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00663}00663 \textcolor{comment}{  Core Function Interface contains:}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00664}00664 \textcolor{comment}{  -\/ Core NVIC Functions}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00665}00665 \textcolor{comment}{  -\/ Core SysTick Functions}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00666}00666 \textcolor{comment}{  -\/ Core Register Access Functions}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00667}00667 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00674}00674 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#   NVIC functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00682}00682 \textcolor{preprocessor}{\#ifndef CMSIS\_NVIC\_VIRTUAL}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00683}00683 \textcolor{comment}{/*\#define NVIC\_SetPriorityGrouping    \_\_NVIC\_SetPriorityGrouping   not available for SC000 */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00684}00684 \textcolor{comment}{/*\#define NVIC\_GetPriorityGrouping    \_\_NVIC\_GetPriorityGrouping   not available for SC000 */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00685}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga57b3064413dbc7459d9646020fdd8bef}{00685}} \textcolor{preprocessor}{\#define NVIC\_EnableIRQ              \_\_NVIC\_EnableIRQ}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00686}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga857de13232ec65dd15087eaa15bc4a69}{00686}} \textcolor{preprocessor}{\#define NVIC\_GetEnableIRQ           \_\_NVIC\_GetEnableIRQ}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00687}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga73b4e251f59cab4e9a5e234aac02ae57}{00687}} \textcolor{preprocessor}{\#define NVIC\_DisableIRQ             \_\_NVIC\_DisableIRQ}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00688}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gac608957a239466e9e0cbc30aa64feb3b}{00688}} \textcolor{preprocessor}{\#define NVIC\_GetPendingIRQ          \_\_NVIC\_GetPendingIRQ}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00689}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga2b47e2e52cf5c48a5c3348636434b3ac}{00689}} \textcolor{preprocessor}{\#define NVIC\_SetPendingIRQ          \_\_NVIC\_SetPendingIRQ}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00690}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga590cf113000a079b1f0ea3dcd5b5316c}{00690}} \textcolor{preprocessor}{\#define NVIC\_ClearPendingIRQ        \_\_NVIC\_ClearPendingIRQ}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00691}00691 \textcolor{comment}{/*\#define NVIC\_GetActive              \_\_NVIC\_GetActive             not available for SC000 */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00692}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae0e9d0e2f7b6133828c71b57d4941c35}{00692}} \textcolor{preprocessor}{\#define NVIC\_SetPriority            \_\_NVIC\_SetPriority}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00693}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaf59b9d0a791d2157abb319753953eceb}{00693}} \textcolor{preprocessor}{\#define NVIC\_GetPriority            \_\_NVIC\_GetPriority}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00694}00694 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CMSIS\_NVIC\_VIRTUAL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00695}00695 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00696}00696 \textcolor{preprocessor}{\#ifndef CMSIS\_VECTAB\_VIRTUAL}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00697}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga804af63bb4c4c317387897431814775d}{00697}} \textcolor{preprocessor}{\#define NVIC\_SetVector              \_\_NVIC\_SetVector}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00698}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga955eb1c33a3dcc62af11a8385e8c0fc8}{00698}} \textcolor{preprocessor}{\#define NVIC\_GetVector              \_\_NVIC\_GetVector}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00699}00699 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/* (CMSIS\_VECTAB\_VIRTUAL) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00700}00700 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00701}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga8045d905a5ca57437d8e6f71ffcb6df5}{00701}} \textcolor{preprocessor}{\#define NVIC\_USER\_IRQ\_OFFSET          16}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00702}00702 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00703}00703 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00704}00704 \textcolor{comment}{/* Interrupt Priorities are WORD accessible only under ARMv6M                   */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00705}00705 \textcolor{comment}{/* The following MACROS handle generation of the register offset and byte masks */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00706}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga53c75b28823441c6153269f0ecbed878}{00706}} \textcolor{preprocessor}{\#define \_BIT\_SHIFT(IRQn)         (  ((((uint32\_t)(int32\_t)(IRQn))         )      \&  0x03UL) * 8UL)}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00707}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaee4f7eb5d7e770ad51489dbceabb1755}{00707}} \textcolor{preprocessor}{\#define \_SHP\_IDX(IRQn)           ( (((((uint32\_t)(int32\_t)(IRQn)) \& 0x0FUL)-\/8UL) >>    2UL)      )}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00708}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga370ec4b1751a6a889d849747df3763a9}{00708}} \textcolor{preprocessor}{\#define \_IP\_IDX(IRQn)            (   (((uint32\_t)(int32\_t)(IRQn))                >>    2UL)      )}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00709}00709 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00710}00710 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00717}00717 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga71227e1376cde11eda03fcb62f1b33ea}{\_\_NVIC\_EnableIRQ}}(\mbox{\hyperlink{reg__common_8h_a4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00718}00718 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00719}00719     \textcolor{keywordflow}{if} ((int32\_t)(\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}) >= 0) \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00720}00720         \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISER[0U] = (uint32\_t)(1UL << (((uint32\_t)(int32\_t)\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1FUL));}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00721}00721     \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00722}00722 \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00723}00723 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00724}00724 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00733}00733 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaaeb5e7cc0eaad4e2817272e7bf742083}{\_\_NVIC\_GetEnableIRQ}}(\mbox{\hyperlink{reg__common_8h_a4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00734}00734 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00735}00735     \textcolor{keywordflow}{if} ((int32\_t)(\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}) >= 0) \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00736}00736         \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISER[0U] \& (1UL << (((uint32\_t)(int32\_t)\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00737}00737     \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00738}00738     \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00739}00739         \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00740}00740     \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00741}00741 \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00742}00742 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00743}00743 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00750}00750 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae016e4c1986312044ee768806537d52f}{\_\_NVIC\_DisableIRQ}}(\mbox{\hyperlink{reg__common_8h_a4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00751}00751 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00752}00752     \textcolor{keywordflow}{if} ((int32\_t)(\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}) >= 0) \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00753}00753         \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICER[0U] = (uint32\_t)(1UL << (((uint32\_t)(int32\_t)\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1FUL));}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00754}00754         \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00755}00755         \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaad233022e850a009fc6f7602be1182f6}{\_\_ISB}}();}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00756}00756     \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00757}00757 \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00758}00758 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00759}00759 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00768}00768 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga5a92ca5fa801ad7adb92be7257ab9694}{\_\_NVIC\_GetPendingIRQ}}(\mbox{\hyperlink{reg__common_8h_a4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00769}00769 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00770}00770     \textcolor{keywordflow}{if} ((int32\_t)(\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}) >= 0) \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00771}00771         \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[0U] \& (1UL << (((uint32\_t)(int32\_t)\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00772}00772     \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00773}00773     \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00774}00774         \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00775}00775     \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00776}00776 \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00777}00777 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00778}00778 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00785}00785 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaabefdd4b790b9a7308929938c0c1e1ad}{\_\_NVIC\_SetPendingIRQ}}(\mbox{\hyperlink{reg__common_8h_a4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00786}00786 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00787}00787     \textcolor{keywordflow}{if} ((int32\_t)(\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}) >= 0) \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00788}00788         \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[0U] = (uint32\_t)(1UL << (((uint32\_t)(int32\_t)\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1FUL));}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00789}00789     \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00790}00790 \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00791}00791 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00792}00792 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00799}00799 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga562a86dbdf14827d0fee8fdafb04d191}{\_\_NVIC\_ClearPendingIRQ}}(\mbox{\hyperlink{reg__common_8h_a4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00800}00800 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00801}00801     \textcolor{keywordflow}{if} ((int32\_t)(\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}) >= 0) \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00802}00802         \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICPR[0U] = (uint32\_t)(1UL << (((uint32\_t)(int32\_t)\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1FUL));}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00803}00803     \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00804}00804 \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00805}00805 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00806}00806 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00816}00816 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga505338e23563a9c074910fb14e7d45fd}{\_\_NVIC\_SetPriority}}(\mbox{\hyperlink{reg__common_8h_a4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}, uint32\_t priority)}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00817}00817 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00818}00818     \textcolor{keywordflow}{if} ((int32\_t)(\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}) >= 0) \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00819}00819         \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IP[\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga370ec4b1751a6a889d849747df3763a9}{\_IP\_IDX}}(\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}})]  = ((uint32\_t)(\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IP[\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga370ec4b1751a6a889d849747df3763a9}{\_IP\_IDX}}(\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}})]  \& \string~(0xFFUL << \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga53c75b28823441c6153269f0ecbed878}{\_BIT\_SHIFT}}(\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}))) |}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00820}00820                                     (((priority << (8U -\/ \mbox{\hyperlink{reg__common_8h_ae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& (uint32\_t)0xFFUL) << \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga53c75b28823441c6153269f0ecbed878}{\_BIT\_SHIFT}}(\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}})));}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00821}00821     \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00822}00822     \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00823}00823         \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHP[\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaee4f7eb5d7e770ad51489dbceabb1755}{\_SHP\_IDX}}(\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}})] = ((uint32\_t)(\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHP[\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaee4f7eb5d7e770ad51489dbceabb1755}{\_SHP\_IDX}}(\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}})] \& \string~(0xFFUL << \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga53c75b28823441c6153269f0ecbed878}{\_BIT\_SHIFT}}(\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}))) |}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00824}00824                                     (((priority << (8U -\/ \mbox{\hyperlink{reg__common_8h_ae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& (uint32\_t)0xFFUL) << \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga53c75b28823441c6153269f0ecbed878}{\_BIT\_SHIFT}}(\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}})));}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00825}00825     \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00826}00826 \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00827}00827 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00828}00828 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00838}00838 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaeb9dc99c8e7700668813144261b0bc73}{\_\_NVIC\_GetPriority}}(\mbox{\hyperlink{reg__common_8h_a4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00839}00839 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00840}00840 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00841}00841     \textcolor{keywordflow}{if} ((int32\_t)(\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}) >= 0) \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00842}00842         \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IP[ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga370ec4b1751a6a889d849747df3763a9}{\_IP\_IDX}}(\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}})] >> \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga53c75b28823441c6153269f0ecbed878}{\_BIT\_SHIFT}}(\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}) ) \& (uint32\_t)0xFFUL) >> (8U -\/ \mbox{\hyperlink{reg__common_8h_ae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00843}00843     \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00844}00844     \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00845}00845         \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHP[\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaee4f7eb5d7e770ad51489dbceabb1755}{\_SHP\_IDX}}(\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}})] >> \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga53c75b28823441c6153269f0ecbed878}{\_BIT\_SHIFT}}(\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}) ) \& (uint32\_t)0xFFUL) >> (8U -\/ \mbox{\hyperlink{reg__common_8h_ae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00846}00846     \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00847}00847 \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00848}00848 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00849}00849 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00859}00859 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga0df355460bc1783d58f9d72ee4884208}{\_\_NVIC\_SetVector}}(\mbox{\hyperlink{reg__common_8h_a4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}, uint32\_t vector)}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00860}00860 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00861}00861     uint32\_t* vectors = (uint32\_t*)\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>VTOR;}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00862}00862     vectors[(int32\_t)\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}} + \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga8045d905a5ca57437d8e6f71ffcb6df5}{NVIC\_USER\_IRQ\_OFFSET}}] = vector;}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00863}00863 \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00864}00864 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00865}00865 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00874}00874 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga44b665d2afb708121d9b10c76ff00ee5}{\_\_NVIC\_GetVector}}(\mbox{\hyperlink{reg__common_8h_a4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00875}00875 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00876}00876     uint32\_t* vectors = (uint32\_t*)\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>VTOR;}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00877}00877     \textcolor{keywordflow}{return} vectors[(int32\_t)\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}} + \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga8045d905a5ca57437d8e6f71ffcb6df5}{NVIC\_USER\_IRQ\_OFFSET}}];}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00878}00878 \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00879}00879 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00880}00880 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00885}00885 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gac9a2268a99c7952e5a00cfc19d6fe0f7}{NVIC\_SystemReset}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00886}00886 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00887}00887     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();                                                          \textcolor{comment}{/* Ensure all outstanding memory accesses included}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00888}00888 \textcolor{comment}{                                                                       buffered write are completed before reset */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00889}00889     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR  = ((0x5FAUL << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{SCB\_AIRCR\_VECTKEY\_Pos}}) |}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00890}00890                    \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaae1181119559a5bd36e62afa373fa720}{SCB\_AIRCR\_SYSRESETREQ\_Msk}});}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00891}00891     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();                                                          \textcolor{comment}{/* Ensure completion of memory access */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00892}00892 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00893}00893     \textcolor{keywordflow}{for}(;;) \{                                                         \textcolor{comment}{/* wait until reset */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00894}00894         \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gabd585ddc865fb9b7f2493af1eee1a572}{\_\_NOP}}();}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00895}00895     \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00896}00896 \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00897}00897 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00901}00901 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#  FPU functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00917}00917 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga6bcad99ce80a0e7e4ddc6f2379081756}{SCB\_GetFPUType}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00918}00918 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00919}00919     \textcolor{keywordflow}{return} 0U;           \textcolor{comment}{/* No FPU */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00920}00920 \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00921}00921 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00922}00922 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00927}00927 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#    SysTick function  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00935}00935 \textcolor{preprocessor}{\#if defined (\_\_Vendor\_SysTickConfig) \&\& (\_\_Vendor\_SysTickConfig == 0U)}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00936}00936 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00948}00948 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t SysTick\_Config(uint32\_t ticks)}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00949}00949 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00950}00950     \textcolor{keywordflow}{if} ((ticks -\/ 1UL) > \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga265912a7962f0e1abd170336e579b1b1}{SysTick\_LOAD\_RELOAD\_Msk}}) \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00951}00951         \textcolor{keywordflow}{return} (1UL);                                                   \textcolor{comment}{/* Reload value impossible */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00952}00952     \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00953}00953 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00954}00954     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>LOAD  = (uint32\_t)(ticks -\/ 1UL);                         \textcolor{comment}{/* set reload register */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00955}00955     \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae0e9d0e2f7b6133828c71b57d4941c35}{NVIC\_SetPriority}} (\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}, (1UL << \mbox{\hyperlink{reg__common_8h_ae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) -\/ 1UL); \textcolor{comment}{/* set Priority for Systick Interrupt */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00956}00956     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>VAL   = 0UL;                                             \textcolor{comment}{/* Load the SysTick Counter Value */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00957}00957     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>CTRL  = \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaa41d06039797423a46596bd313d57373}{SysTick\_CTRL\_CLKSOURCE\_Msk}} |}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00958}00958                      \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga95bb984266ca764024836a870238a027}{SysTick\_CTRL\_TICKINT\_Msk}}   |}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00959}00959                      \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga16c9fee0ed0235524bdeb38af328fd1f}{SysTick\_CTRL\_ENABLE\_Msk}};                         \textcolor{comment}{/* Enable SysTick IRQ and SysTick Timer */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00960}00960     \textcolor{keywordflow}{return} (0UL);                                                     \textcolor{comment}{/* Function successful */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00961}00961 \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00962}00962 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00963}00963 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00964}00964 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00970}00970 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00971}00971 \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00972}00972 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00973}00973 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00974}00974 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CORE\_SC000\_H\_DEPENDANT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00975}00975 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00976}00976 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CMSIS\_GENERIC */}\textcolor{preprocessor}{}}

\end{DoxyCode}
