
CANnon_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dd4c  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000408  0800de08  0800de08  0000ee08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e210  0800e210  00010170  2**0
                  CONTENTS
  4 .ARM          00000008  0800e210  0800e210  0000f210  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e218  0800e218  00010170  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e218  0800e218  0000f218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e21c  0800e21c  0000f21c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000170  20000000  0800e220  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001fb8  20000170  0800e390  00010170  2**2
                  ALLOC
 10 ._user_heap_stack 00001400  20002128  0800e390  00011128  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00010170  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023661  00000000  00000000  00010198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004e5b  00000000  00000000  000337f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e88  00000000  00000000  00038658  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000017be  00000000  00000000  0003a4e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022a1b  00000000  00000000  0003bc9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027b8d  00000000  00000000  0005e6b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cdff0  00000000  00000000  00086246  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00154236  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000079fc  00000000  00000000  0015427c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  0015bc78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000170 	.word	0x20000170
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800ddf0 	.word	0x0800ddf0

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000174 	.word	0x20000174
 8000100:	0800ddf0 	.word	0x0800ddf0

08000104 <strcmp>:
 8000104:	7802      	ldrb	r2, [r0, #0]
 8000106:	780b      	ldrb	r3, [r1, #0]
 8000108:	2a00      	cmp	r2, #0
 800010a:	d003      	beq.n	8000114 <strcmp+0x10>
 800010c:	3001      	adds	r0, #1
 800010e:	3101      	adds	r1, #1
 8000110:	429a      	cmp	r2, r3
 8000112:	d0f7      	beq.n	8000104 <strcmp>
 8000114:	1ad0      	subs	r0, r2, r3
 8000116:	4770      	bx	lr

08000118 <strlen>:
 8000118:	2300      	movs	r3, #0
 800011a:	5cc2      	ldrb	r2, [r0, r3]
 800011c:	3301      	adds	r3, #1
 800011e:	2a00      	cmp	r2, #0
 8000120:	d1fb      	bne.n	800011a <strlen+0x2>
 8000122:	1e58      	subs	r0, r3, #1
 8000124:	4770      	bx	lr
	...

08000128 <__gnu_thumb1_case_shi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5e09      	ldrsh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	@ 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			@ (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	@ 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	@ 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			@ (mov r8, r8)

08000428 <__aeabi_uldivmod>:
 8000428:	2b00      	cmp	r3, #0
 800042a:	d111      	bne.n	8000450 <__aeabi_uldivmod+0x28>
 800042c:	2a00      	cmp	r2, #0
 800042e:	d10f      	bne.n	8000450 <__aeabi_uldivmod+0x28>
 8000430:	2900      	cmp	r1, #0
 8000432:	d100      	bne.n	8000436 <__aeabi_uldivmod+0xe>
 8000434:	2800      	cmp	r0, #0
 8000436:	d002      	beq.n	800043e <__aeabi_uldivmod+0x16>
 8000438:	2100      	movs	r1, #0
 800043a:	43c9      	mvns	r1, r1
 800043c:	0008      	movs	r0, r1
 800043e:	b407      	push	{r0, r1, r2}
 8000440:	4802      	ldr	r0, [pc, #8]	@ (800044c <__aeabi_uldivmod+0x24>)
 8000442:	a102      	add	r1, pc, #8	@ (adr r1, 800044c <__aeabi_uldivmod+0x24>)
 8000444:	1840      	adds	r0, r0, r1
 8000446:	9002      	str	r0, [sp, #8]
 8000448:	bd03      	pop	{r0, r1, pc}
 800044a:	46c0      	nop			@ (mov r8, r8)
 800044c:	ffffffd9 	.word	0xffffffd9
 8000450:	b403      	push	{r0, r1}
 8000452:	4668      	mov	r0, sp
 8000454:	b501      	push	{r0, lr}
 8000456:	9802      	ldr	r0, [sp, #8]
 8000458:	f000 f806 	bl	8000468 <__udivmoddi4>
 800045c:	9b01      	ldr	r3, [sp, #4]
 800045e:	469e      	mov	lr, r3
 8000460:	b002      	add	sp, #8
 8000462:	bc0c      	pop	{r2, r3}
 8000464:	4770      	bx	lr
 8000466:	46c0      	nop			@ (mov r8, r8)

08000468 <__udivmoddi4>:
 8000468:	b5f0      	push	{r4, r5, r6, r7, lr}
 800046a:	4657      	mov	r7, sl
 800046c:	464e      	mov	r6, r9
 800046e:	4645      	mov	r5, r8
 8000470:	46de      	mov	lr, fp
 8000472:	b5e0      	push	{r5, r6, r7, lr}
 8000474:	0004      	movs	r4, r0
 8000476:	000d      	movs	r5, r1
 8000478:	4692      	mov	sl, r2
 800047a:	4699      	mov	r9, r3
 800047c:	b083      	sub	sp, #12
 800047e:	428b      	cmp	r3, r1
 8000480:	d830      	bhi.n	80004e4 <__udivmoddi4+0x7c>
 8000482:	d02d      	beq.n	80004e0 <__udivmoddi4+0x78>
 8000484:	4649      	mov	r1, r9
 8000486:	4650      	mov	r0, sl
 8000488:	f000 f8ba 	bl	8000600 <__clzdi2>
 800048c:	0029      	movs	r1, r5
 800048e:	0006      	movs	r6, r0
 8000490:	0020      	movs	r0, r4
 8000492:	f000 f8b5 	bl	8000600 <__clzdi2>
 8000496:	1a33      	subs	r3, r6, r0
 8000498:	4698      	mov	r8, r3
 800049a:	3b20      	subs	r3, #32
 800049c:	d434      	bmi.n	8000508 <__udivmoddi4+0xa0>
 800049e:	469b      	mov	fp, r3
 80004a0:	4653      	mov	r3, sl
 80004a2:	465a      	mov	r2, fp
 80004a4:	4093      	lsls	r3, r2
 80004a6:	4642      	mov	r2, r8
 80004a8:	001f      	movs	r7, r3
 80004aa:	4653      	mov	r3, sl
 80004ac:	4093      	lsls	r3, r2
 80004ae:	001e      	movs	r6, r3
 80004b0:	42af      	cmp	r7, r5
 80004b2:	d83b      	bhi.n	800052c <__udivmoddi4+0xc4>
 80004b4:	42af      	cmp	r7, r5
 80004b6:	d100      	bne.n	80004ba <__udivmoddi4+0x52>
 80004b8:	e079      	b.n	80005ae <__udivmoddi4+0x146>
 80004ba:	465b      	mov	r3, fp
 80004bc:	1ba4      	subs	r4, r4, r6
 80004be:	41bd      	sbcs	r5, r7
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	da00      	bge.n	80004c6 <__udivmoddi4+0x5e>
 80004c4:	e076      	b.n	80005b4 <__udivmoddi4+0x14c>
 80004c6:	2200      	movs	r2, #0
 80004c8:	2300      	movs	r3, #0
 80004ca:	9200      	str	r2, [sp, #0]
 80004cc:	9301      	str	r3, [sp, #4]
 80004ce:	2301      	movs	r3, #1
 80004d0:	465a      	mov	r2, fp
 80004d2:	4093      	lsls	r3, r2
 80004d4:	9301      	str	r3, [sp, #4]
 80004d6:	2301      	movs	r3, #1
 80004d8:	4642      	mov	r2, r8
 80004da:	4093      	lsls	r3, r2
 80004dc:	9300      	str	r3, [sp, #0]
 80004de:	e029      	b.n	8000534 <__udivmoddi4+0xcc>
 80004e0:	4282      	cmp	r2, r0
 80004e2:	d9cf      	bls.n	8000484 <__udivmoddi4+0x1c>
 80004e4:	2200      	movs	r2, #0
 80004e6:	2300      	movs	r3, #0
 80004e8:	9200      	str	r2, [sp, #0]
 80004ea:	9301      	str	r3, [sp, #4]
 80004ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d001      	beq.n	80004f6 <__udivmoddi4+0x8e>
 80004f2:	601c      	str	r4, [r3, #0]
 80004f4:	605d      	str	r5, [r3, #4]
 80004f6:	9800      	ldr	r0, [sp, #0]
 80004f8:	9901      	ldr	r1, [sp, #4]
 80004fa:	b003      	add	sp, #12
 80004fc:	bcf0      	pop	{r4, r5, r6, r7}
 80004fe:	46bb      	mov	fp, r7
 8000500:	46b2      	mov	sl, r6
 8000502:	46a9      	mov	r9, r5
 8000504:	46a0      	mov	r8, r4
 8000506:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000508:	4642      	mov	r2, r8
 800050a:	469b      	mov	fp, r3
 800050c:	2320      	movs	r3, #32
 800050e:	1a9b      	subs	r3, r3, r2
 8000510:	4652      	mov	r2, sl
 8000512:	40da      	lsrs	r2, r3
 8000514:	4641      	mov	r1, r8
 8000516:	0013      	movs	r3, r2
 8000518:	464a      	mov	r2, r9
 800051a:	408a      	lsls	r2, r1
 800051c:	0017      	movs	r7, r2
 800051e:	4642      	mov	r2, r8
 8000520:	431f      	orrs	r7, r3
 8000522:	4653      	mov	r3, sl
 8000524:	4093      	lsls	r3, r2
 8000526:	001e      	movs	r6, r3
 8000528:	42af      	cmp	r7, r5
 800052a:	d9c3      	bls.n	80004b4 <__udivmoddi4+0x4c>
 800052c:	2200      	movs	r2, #0
 800052e:	2300      	movs	r3, #0
 8000530:	9200      	str	r2, [sp, #0]
 8000532:	9301      	str	r3, [sp, #4]
 8000534:	4643      	mov	r3, r8
 8000536:	2b00      	cmp	r3, #0
 8000538:	d0d8      	beq.n	80004ec <__udivmoddi4+0x84>
 800053a:	07fb      	lsls	r3, r7, #31
 800053c:	0872      	lsrs	r2, r6, #1
 800053e:	431a      	orrs	r2, r3
 8000540:	4646      	mov	r6, r8
 8000542:	087b      	lsrs	r3, r7, #1
 8000544:	e00e      	b.n	8000564 <__udivmoddi4+0xfc>
 8000546:	42ab      	cmp	r3, r5
 8000548:	d101      	bne.n	800054e <__udivmoddi4+0xe6>
 800054a:	42a2      	cmp	r2, r4
 800054c:	d80c      	bhi.n	8000568 <__udivmoddi4+0x100>
 800054e:	1aa4      	subs	r4, r4, r2
 8000550:	419d      	sbcs	r5, r3
 8000552:	2001      	movs	r0, #1
 8000554:	1924      	adds	r4, r4, r4
 8000556:	416d      	adcs	r5, r5
 8000558:	2100      	movs	r1, #0
 800055a:	3e01      	subs	r6, #1
 800055c:	1824      	adds	r4, r4, r0
 800055e:	414d      	adcs	r5, r1
 8000560:	2e00      	cmp	r6, #0
 8000562:	d006      	beq.n	8000572 <__udivmoddi4+0x10a>
 8000564:	42ab      	cmp	r3, r5
 8000566:	d9ee      	bls.n	8000546 <__udivmoddi4+0xde>
 8000568:	3e01      	subs	r6, #1
 800056a:	1924      	adds	r4, r4, r4
 800056c:	416d      	adcs	r5, r5
 800056e:	2e00      	cmp	r6, #0
 8000570:	d1f8      	bne.n	8000564 <__udivmoddi4+0xfc>
 8000572:	9800      	ldr	r0, [sp, #0]
 8000574:	9901      	ldr	r1, [sp, #4]
 8000576:	465b      	mov	r3, fp
 8000578:	1900      	adds	r0, r0, r4
 800057a:	4169      	adcs	r1, r5
 800057c:	2b00      	cmp	r3, #0
 800057e:	db24      	blt.n	80005ca <__udivmoddi4+0x162>
 8000580:	002b      	movs	r3, r5
 8000582:	465a      	mov	r2, fp
 8000584:	4644      	mov	r4, r8
 8000586:	40d3      	lsrs	r3, r2
 8000588:	002a      	movs	r2, r5
 800058a:	40e2      	lsrs	r2, r4
 800058c:	001c      	movs	r4, r3
 800058e:	465b      	mov	r3, fp
 8000590:	0015      	movs	r5, r2
 8000592:	2b00      	cmp	r3, #0
 8000594:	db2a      	blt.n	80005ec <__udivmoddi4+0x184>
 8000596:	0026      	movs	r6, r4
 8000598:	409e      	lsls	r6, r3
 800059a:	0033      	movs	r3, r6
 800059c:	0026      	movs	r6, r4
 800059e:	4647      	mov	r7, r8
 80005a0:	40be      	lsls	r6, r7
 80005a2:	0032      	movs	r2, r6
 80005a4:	1a80      	subs	r0, r0, r2
 80005a6:	4199      	sbcs	r1, r3
 80005a8:	9000      	str	r0, [sp, #0]
 80005aa:	9101      	str	r1, [sp, #4]
 80005ac:	e79e      	b.n	80004ec <__udivmoddi4+0x84>
 80005ae:	42a3      	cmp	r3, r4
 80005b0:	d8bc      	bhi.n	800052c <__udivmoddi4+0xc4>
 80005b2:	e782      	b.n	80004ba <__udivmoddi4+0x52>
 80005b4:	4642      	mov	r2, r8
 80005b6:	2320      	movs	r3, #32
 80005b8:	2100      	movs	r1, #0
 80005ba:	1a9b      	subs	r3, r3, r2
 80005bc:	2200      	movs	r2, #0
 80005be:	9100      	str	r1, [sp, #0]
 80005c0:	9201      	str	r2, [sp, #4]
 80005c2:	2201      	movs	r2, #1
 80005c4:	40da      	lsrs	r2, r3
 80005c6:	9201      	str	r2, [sp, #4]
 80005c8:	e785      	b.n	80004d6 <__udivmoddi4+0x6e>
 80005ca:	4642      	mov	r2, r8
 80005cc:	2320      	movs	r3, #32
 80005ce:	1a9b      	subs	r3, r3, r2
 80005d0:	002a      	movs	r2, r5
 80005d2:	4646      	mov	r6, r8
 80005d4:	409a      	lsls	r2, r3
 80005d6:	0023      	movs	r3, r4
 80005d8:	40f3      	lsrs	r3, r6
 80005da:	4644      	mov	r4, r8
 80005dc:	4313      	orrs	r3, r2
 80005de:	002a      	movs	r2, r5
 80005e0:	40e2      	lsrs	r2, r4
 80005e2:	001c      	movs	r4, r3
 80005e4:	465b      	mov	r3, fp
 80005e6:	0015      	movs	r5, r2
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	dad4      	bge.n	8000596 <__udivmoddi4+0x12e>
 80005ec:	4642      	mov	r2, r8
 80005ee:	002f      	movs	r7, r5
 80005f0:	2320      	movs	r3, #32
 80005f2:	0026      	movs	r6, r4
 80005f4:	4097      	lsls	r7, r2
 80005f6:	1a9b      	subs	r3, r3, r2
 80005f8:	40de      	lsrs	r6, r3
 80005fa:	003b      	movs	r3, r7
 80005fc:	4333      	orrs	r3, r6
 80005fe:	e7cd      	b.n	800059c <__udivmoddi4+0x134>

08000600 <__clzdi2>:
 8000600:	b510      	push	{r4, lr}
 8000602:	2900      	cmp	r1, #0
 8000604:	d103      	bne.n	800060e <__clzdi2+0xe>
 8000606:	f000 f807 	bl	8000618 <__clzsi2>
 800060a:	3020      	adds	r0, #32
 800060c:	e002      	b.n	8000614 <__clzdi2+0x14>
 800060e:	0008      	movs	r0, r1
 8000610:	f000 f802 	bl	8000618 <__clzsi2>
 8000614:	bd10      	pop	{r4, pc}
 8000616:	46c0      	nop			@ (mov r8, r8)

08000618 <__clzsi2>:
 8000618:	211c      	movs	r1, #28
 800061a:	2301      	movs	r3, #1
 800061c:	041b      	lsls	r3, r3, #16
 800061e:	4298      	cmp	r0, r3
 8000620:	d301      	bcc.n	8000626 <__clzsi2+0xe>
 8000622:	0c00      	lsrs	r0, r0, #16
 8000624:	3910      	subs	r1, #16
 8000626:	0a1b      	lsrs	r3, r3, #8
 8000628:	4298      	cmp	r0, r3
 800062a:	d301      	bcc.n	8000630 <__clzsi2+0x18>
 800062c:	0a00      	lsrs	r0, r0, #8
 800062e:	3908      	subs	r1, #8
 8000630:	091b      	lsrs	r3, r3, #4
 8000632:	4298      	cmp	r0, r3
 8000634:	d301      	bcc.n	800063a <__clzsi2+0x22>
 8000636:	0900      	lsrs	r0, r0, #4
 8000638:	3904      	subs	r1, #4
 800063a:	a202      	add	r2, pc, #8	@ (adr r2, 8000644 <__clzsi2+0x2c>)
 800063c:	5c10      	ldrb	r0, [r2, r0]
 800063e:	1840      	adds	r0, r0, r1
 8000640:	4770      	bx	lr
 8000642:	46c0      	nop			@ (mov r8, r8)
 8000644:	02020304 	.word	0x02020304
 8000648:	01010101 	.word	0x01010101
	...

08000654 <cli_init>:

/*!
 * @brief This API initialises the command-line interface.
 */
cli_status_t cli_init(cli_t *cli)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b082      	sub	sp, #8
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]
	/* Set buffer ptr to beginning of buf */
	buf_ptr = buf;
 800065c:	4b0b      	ldr	r3, [pc, #44]	@ (800068c <cli_init+0x38>)
 800065e:	4a0c      	ldr	r2, [pc, #48]	@ (8000690 <cli_init+0x3c>)
 8000660:	601a      	str	r2, [r3, #0]

	cmd_pending = 0;
 8000662:	4b0c      	ldr	r3, [pc, #48]	@ (8000694 <cli_init+0x40>)
 8000664:	2200      	movs	r2, #0
 8000666:	701a      	strb	r2, [r3, #0]

	/* Print the CLI prompt. */
	cli_print(cli, cli_init_message);
 8000668:	4a0b      	ldr	r2, [pc, #44]	@ (8000698 <cli_init+0x44>)
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	0011      	movs	r1, r2
 800066e:	0018      	movs	r0, r3
 8000670:	f000 f928 	bl	80008c4 <cli_print>
	cli_print(cli, cli_prompt);
 8000674:	4a09      	ldr	r2, [pc, #36]	@ (800069c <cli_init+0x48>)
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	0011      	movs	r1, r2
 800067a:	0018      	movs	r0, r3
 800067c:	f000 f922 	bl	80008c4 <cli_print>

	return CLI_OK;
 8000680:	2300      	movs	r3, #0
}
 8000682:	0018      	movs	r0, r3
 8000684:	46bd      	mov	sp, r7
 8000686:	b002      	add	sp, #8
 8000688:	bd80      	pop	{r7, pc}
 800068a:	46c0      	nop			@ (mov r8, r8)
 800068c:	2000020c 	.word	0x2000020c
 8000690:	2000018c 	.word	0x2000018c
 8000694:	20000290 	.word	0x20000290
 8000698:	0800dee8 	.word	0x0800dee8
 800069c:	0800df00 	.word	0x0800df00

080006a0 <cli_deinit>:

/*!
 * @brief This API deinitialises the command-line interface.
 */
cli_status_t cli_deinit(cli_t *cli)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
	return CLI_OK;
 80006a8:	2300      	movs	r3, #0
}
 80006aa:	0018      	movs	r0, r3
 80006ac:	46bd      	mov	sp, r7
 80006ae:	b002      	add	sp, #8
 80006b0:	bd80      	pop	{r7, pc}
	...

080006b4 <cli_process>:

/*! @brief This API must be periodically called by the user to process and
 * execute any commands received.
 */
cli_status_t cli_process(cli_t *cli)
{
 80006b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006b6:	b0a5      	sub	sp, #148	@ 0x94
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
	if (!cmd_pending)
 80006bc:	4b4d      	ldr	r3, [pc, #308]	@ (80007f4 <cli_process+0x140>)
 80006be:	781b      	ldrb	r3, [r3, #0]
 80006c0:	b2db      	uxtb	r3, r3
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d101      	bne.n	80006ca <cli_process+0x16>
		return CLI_IDLE;
 80006c6:	2306      	movs	r3, #6
 80006c8:	e08f      	b.n	80007ea <cli_process+0x136>

	uint8_t argc = 0;
 80006ca:	218f      	movs	r1, #143	@ 0x8f
 80006cc:	187b      	adds	r3, r7, r1
 80006ce:	2200      	movs	r2, #0
 80006d0:	701a      	strb	r2, [r3, #0]
	char *argv[30];

	/* Get the first token (cmd name) */
	argv[argc] = strtok(cmd_buf, " ");
 80006d2:	187b      	adds	r3, r7, r1
 80006d4:	781c      	ldrb	r4, [r3, #0]
 80006d6:	4a48      	ldr	r2, [pc, #288]	@ (80007f8 <cli_process+0x144>)
 80006d8:	4b48      	ldr	r3, [pc, #288]	@ (80007fc <cli_process+0x148>)
 80006da:	0011      	movs	r1, r2
 80006dc:	0018      	movs	r0, r3
 80006de:	f00c fc29 	bl	800cf34 <strtok>
 80006e2:	0001      	movs	r1, r0
 80006e4:	230c      	movs	r3, #12
 80006e6:	18fb      	adds	r3, r7, r3
 80006e8:	00a2      	lsls	r2, r4, #2
 80006ea:	50d1      	str	r1, [r2, r3]

	/* Walk through the other tokens (parameters) */
	while ((argv[argc] != NULL) && (argc < 30))
 80006ec:	e011      	b.n	8000712 <cli_process+0x5e>
	{
		argv[++argc] = strtok(NULL, " ");
 80006ee:	218f      	movs	r1, #143	@ 0x8f
 80006f0:	187b      	adds	r3, r7, r1
 80006f2:	187a      	adds	r2, r7, r1
 80006f4:	7812      	ldrb	r2, [r2, #0]
 80006f6:	3201      	adds	r2, #1
 80006f8:	701a      	strb	r2, [r3, #0]
 80006fa:	187b      	adds	r3, r7, r1
 80006fc:	781c      	ldrb	r4, [r3, #0]
 80006fe:	4b3e      	ldr	r3, [pc, #248]	@ (80007f8 <cli_process+0x144>)
 8000700:	0019      	movs	r1, r3
 8000702:	2000      	movs	r0, #0
 8000704:	f00c fc16 	bl	800cf34 <strtok>
 8000708:	0001      	movs	r1, r0
 800070a:	230c      	movs	r3, #12
 800070c:	18fb      	adds	r3, r7, r3
 800070e:	00a2      	lsls	r2, r4, #2
 8000710:	50d1      	str	r1, [r2, r3]
	while ((argv[argc] != NULL) && (argc < 30))
 8000712:	218f      	movs	r1, #143	@ 0x8f
 8000714:	187b      	adds	r3, r7, r1
 8000716:	781a      	ldrb	r2, [r3, #0]
 8000718:	230c      	movs	r3, #12
 800071a:	18fb      	adds	r3, r7, r3
 800071c:	0092      	lsls	r2, r2, #2
 800071e:	58d3      	ldr	r3, [r2, r3]
 8000720:	2b00      	cmp	r3, #0
 8000722:	d003      	beq.n	800072c <cli_process+0x78>
 8000724:	187b      	adds	r3, r7, r1
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	2b1d      	cmp	r3, #29
 800072a:	d9e0      	bls.n	80006ee <cli_process+0x3a>
	}

	/* Search the command table for a matching command, using argv[0]
	 * which is the command name. */
	if (argv[0] == NULL)
 800072c:	230c      	movs	r3, #12
 800072e:	18fb      	adds	r3, r7, r3
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	2b00      	cmp	r3, #0
 8000734:	d10a      	bne.n	800074c <cli_process+0x98>
	{
		cli_print(cli, cli_prompt); /* Print the CLI prompt to the user. */
 8000736:	4a32      	ldr	r2, [pc, #200]	@ (8000800 <cli_process+0x14c>)
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	0011      	movs	r1, r2
 800073c:	0018      	movs	r0, r3
 800073e:	f000 f8c1 	bl	80008c4 <cli_print>
		cmd_pending = 0;
 8000742:	4b2c      	ldr	r3, [pc, #176]	@ (80007f4 <cli_process+0x140>)
 8000744:	2200      	movs	r2, #0
 8000746:	701a      	strb	r2, [r3, #0]
		return CLI_IDLE;
 8000748:	2306      	movs	r3, #6
 800074a:	e04e      	b.n	80007ea <cli_process+0x136>
	}
	else
	{
		for (size_t i = 0; i < cli->cmd_cnt; i++)
 800074c:	2300      	movs	r3, #0
 800074e:	2288      	movs	r2, #136	@ 0x88
 8000750:	18ba      	adds	r2, r7, r2
 8000752:	6013      	str	r3, [r2, #0]
 8000754:	e032      	b.n	80007bc <cli_process+0x108>
		{
			if (strcmp(argv[0], cli->cmd_tbl[i].cmd) == 0)
 8000756:	250c      	movs	r5, #12
 8000758:	197b      	adds	r3, r7, r5
 800075a:	6818      	ldr	r0, [r3, #0]
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	685a      	ldr	r2, [r3, #4]
 8000760:	2488      	movs	r4, #136	@ 0x88
 8000762:	193b      	adds	r3, r7, r4
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	00db      	lsls	r3, r3, #3
 8000768:	18d3      	adds	r3, r2, r3
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	0019      	movs	r1, r3
 800076e:	f7ff fcc9 	bl	8000104 <strcmp>
 8000772:	1e03      	subs	r3, r0, #0
 8000774:	d11c      	bne.n	80007b0 <cli_process+0xfc>
			{
				/* Found a match, execute the associated function. */
				cli_status_t return_value = cli->cmd_tbl[i].func(argc, argv);
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	685a      	ldr	r2, [r3, #4]
 800077a:	193b      	adds	r3, r7, r4
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	00db      	lsls	r3, r3, #3
 8000780:	18d3      	adds	r3, r2, r3
 8000782:	685b      	ldr	r3, [r3, #4]
 8000784:	228f      	movs	r2, #143	@ 0x8f
 8000786:	18ba      	adds	r2, r7, r2
 8000788:	7812      	ldrb	r2, [r2, #0]
 800078a:	2687      	movs	r6, #135	@ 0x87
 800078c:	19bc      	adds	r4, r7, r6
 800078e:	1979      	adds	r1, r7, r5
 8000790:	0010      	movs	r0, r2
 8000792:	4798      	blx	r3
 8000794:	0003      	movs	r3, r0
 8000796:	7023      	strb	r3, [r4, #0]
				cli_print(cli, cli_prompt); /* Print the CLI prompt to the user. */
 8000798:	4a19      	ldr	r2, [pc, #100]	@ (8000800 <cli_process+0x14c>)
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	0011      	movs	r1, r2
 800079e:	0018      	movs	r0, r3
 80007a0:	f000 f890 	bl	80008c4 <cli_print>
				cmd_pending = 0;
 80007a4:	4b13      	ldr	r3, [pc, #76]	@ (80007f4 <cli_process+0x140>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	701a      	strb	r2, [r3, #0]
				return return_value;
 80007aa:	19bb      	adds	r3, r7, r6
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	e01c      	b.n	80007ea <cli_process+0x136>
		for (size_t i = 0; i < cli->cmd_cnt; i++)
 80007b0:	2288      	movs	r2, #136	@ 0x88
 80007b2:	18bb      	adds	r3, r7, r2
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	3301      	adds	r3, #1
 80007b8:	18ba      	adds	r2, r7, r2
 80007ba:	6013      	str	r3, [r2, #0]
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	689b      	ldr	r3, [r3, #8]
 80007c0:	2288      	movs	r2, #136	@ 0x88
 80007c2:	18ba      	adds	r2, r7, r2
 80007c4:	6812      	ldr	r2, [r2, #0]
 80007c6:	429a      	cmp	r2, r3
 80007c8:	d3c5      	bcc.n	8000756 <cli_process+0xa2>
			}
		}
		/* Command not found */
		cli_print(cli, cli_unrecog);
 80007ca:	4a0e      	ldr	r2, [pc, #56]	@ (8000804 <cli_process+0x150>)
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	0011      	movs	r1, r2
 80007d0:	0018      	movs	r0, r3
 80007d2:	f000 f877 	bl	80008c4 <cli_print>
		cli_print(cli, cli_prompt); /* Print the CLI prompt to the user. */
 80007d6:	4a0a      	ldr	r2, [pc, #40]	@ (8000800 <cli_process+0x14c>)
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	0011      	movs	r1, r2
 80007dc:	0018      	movs	r0, r3
 80007de:	f000 f871 	bl	80008c4 <cli_print>
		cmd_pending = 0;
 80007e2:	4b04      	ldr	r3, [pc, #16]	@ (80007f4 <cli_process+0x140>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	701a      	strb	r2, [r3, #0]
		return CLI_E_CMD_NOT_FOUND;
 80007e8:	2303      	movs	r3, #3
	}

}
 80007ea:	0018      	movs	r0, r3
 80007ec:	46bd      	mov	sp, r7
 80007ee:	b025      	add	sp, #148	@ 0x94
 80007f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007f2:	46c0      	nop			@ (mov r8, r8)
 80007f4:	20000290 	.word	0x20000290
 80007f8:	0800de08 	.word	0x0800de08
 80007fc:	20000210 	.word	0x20000210
 8000800:	0800df00 	.word	0x0800df00
 8000804:	0800df14 	.word	0x0800df14

08000808 <cli_put>:
/*!
 * @brief This API should be called from the devices interrupt handler whenever
 * a character is received over the input stream.
 */
cli_status_t cli_put(cli_t *cli, char c)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
 8000810:	000a      	movs	r2, r1
 8000812:	1cfb      	adds	r3, r7, #3
 8000814:	701a      	strb	r2, [r3, #0]
	switch (c)
 8000816:	1cfb      	adds	r3, r7, #3
 8000818:	781b      	ldrb	r3, [r3, #0]
 800081a:	2b7f      	cmp	r3, #127	@ 0x7f
 800081c:	d01a      	beq.n	8000854 <cli_put+0x4c>
 800081e:	dc2f      	bgt.n	8000880 <cli_put+0x78>
 8000820:	2b08      	cmp	r3, #8
 8000822:	d022      	beq.n	800086a <cli_put+0x62>
 8000824:	2b0d      	cmp	r3, #13
 8000826:	d12b      	bne.n	8000880 <cli_put+0x78>
	{
	case CMD_TERMINATOR:

		if (!cmd_pending)
 8000828:	4b22      	ldr	r3, [pc, #136]	@ (80008b4 <cli_put+0xac>)
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	b2db      	uxtb	r3, r3
 800082e:	2b00      	cmp	r3, #0
 8000830:	d137      	bne.n	80008a2 <cli_put+0x9a>
		{
			*buf_ptr = '\0'; /* Terminate the msg and reset the msg ptr.      */
 8000832:	4b21      	ldr	r3, [pc, #132]	@ (80008b8 <cli_put+0xb0>)
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	2200      	movs	r2, #0
 8000838:	701a      	strb	r2, [r3, #0]
			strcpy(cmd_buf, buf); /* Copy string to command buffer for processing. */
 800083a:	4a20      	ldr	r2, [pc, #128]	@ (80008bc <cli_put+0xb4>)
 800083c:	4b20      	ldr	r3, [pc, #128]	@ (80008c0 <cli_put+0xb8>)
 800083e:	0011      	movs	r1, r2
 8000840:	0018      	movs	r0, r3
 8000842:	f00c fc52 	bl	800d0ea <strcpy>
			cmd_pending = 1;
 8000846:	4b1b      	ldr	r3, [pc, #108]	@ (80008b4 <cli_put+0xac>)
 8000848:	2201      	movs	r2, #1
 800084a:	701a      	strb	r2, [r3, #0]
			buf_ptr = buf; /* Reset buf_ptr to beginning.                   */
 800084c:	4b1a      	ldr	r3, [pc, #104]	@ (80008b8 <cli_put+0xb0>)
 800084e:	4a1b      	ldr	r2, [pc, #108]	@ (80008bc <cli_put+0xb4>)
 8000850:	601a      	str	r2, [r3, #0]
		}
		break;
 8000852:	e026      	b.n	80008a2 <cli_put+0x9a>

	case '\x7F':
		/* Backspace. Delete character. */
		if (buf_ptr > buf)
 8000854:	4b18      	ldr	r3, [pc, #96]	@ (80008b8 <cli_put+0xb0>)
 8000856:	681a      	ldr	r2, [r3, #0]
 8000858:	4b18      	ldr	r3, [pc, #96]	@ (80008bc <cli_put+0xb4>)
 800085a:	429a      	cmp	r2, r3
 800085c:	d923      	bls.n	80008a6 <cli_put+0x9e>
			buf_ptr--;
 800085e:	4b16      	ldr	r3, [pc, #88]	@ (80008b8 <cli_put+0xb0>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	1e5a      	subs	r2, r3, #1
 8000864:	4b14      	ldr	r3, [pc, #80]	@ (80008b8 <cli_put+0xb0>)
 8000866:	601a      	str	r2, [r3, #0]
		break;
 8000868:	e01d      	b.n	80008a6 <cli_put+0x9e>

	case '\b':
		/* Backspace. Delete character. */
		if (buf_ptr > buf)
 800086a:	4b13      	ldr	r3, [pc, #76]	@ (80008b8 <cli_put+0xb0>)
 800086c:	681a      	ldr	r2, [r3, #0]
 800086e:	4b13      	ldr	r3, [pc, #76]	@ (80008bc <cli_put+0xb4>)
 8000870:	429a      	cmp	r2, r3
 8000872:	d91a      	bls.n	80008aa <cli_put+0xa2>
			buf_ptr--;
 8000874:	4b10      	ldr	r3, [pc, #64]	@ (80008b8 <cli_put+0xb0>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	1e5a      	subs	r2, r3, #1
 800087a:	4b0f      	ldr	r3, [pc, #60]	@ (80008b8 <cli_put+0xb0>)
 800087c:	601a      	str	r2, [r3, #0]
		break;
 800087e:	e014      	b.n	80008aa <cli_put+0xa2>

	default:
		/* Normal character received, add to buffer. */
		if ((buf_ptr - buf) < MAX_BUF_SIZE)
 8000880:	4b0d      	ldr	r3, [pc, #52]	@ (80008b8 <cli_put+0xb0>)
 8000882:	681a      	ldr	r2, [r3, #0]
 8000884:	4b0d      	ldr	r3, [pc, #52]	@ (80008bc <cli_put+0xb4>)
 8000886:	1ad3      	subs	r3, r2, r3
 8000888:	2b7f      	cmp	r3, #127	@ 0x7f
 800088a:	dc08      	bgt.n	800089e <cli_put+0x96>
			*buf_ptr++ = c;
 800088c:	4b0a      	ldr	r3, [pc, #40]	@ (80008b8 <cli_put+0xb0>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	1c59      	adds	r1, r3, #1
 8000892:	4a09      	ldr	r2, [pc, #36]	@ (80008b8 <cli_put+0xb0>)
 8000894:	6011      	str	r1, [r2, #0]
 8000896:	1cfa      	adds	r2, r7, #3
 8000898:	7812      	ldrb	r2, [r2, #0]
 800089a:	701a      	strb	r2, [r3, #0]
		else
			return CLI_E_BUF_FULL;
		break;
 800089c:	e006      	b.n	80008ac <cli_put+0xa4>
			return CLI_E_BUF_FULL;
 800089e:	2305      	movs	r3, #5
 80008a0:	e004      	b.n	80008ac <cli_put+0xa4>
		break;
 80008a2:	46c0      	nop			@ (mov r8, r8)
 80008a4:	e002      	b.n	80008ac <cli_put+0xa4>
		break;
 80008a6:	46c0      	nop			@ (mov r8, r8)
 80008a8:	e000      	b.n	80008ac <cli_put+0xa4>
		break;
 80008aa:	46c0      	nop			@ (mov r8, r8)
	}
}
 80008ac:	0018      	movs	r0, r3
 80008ae:	46bd      	mov	sp, r7
 80008b0:	b002      	add	sp, #8
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	20000290 	.word	0x20000290
 80008b8:	2000020c 	.word	0x2000020c
 80008bc:	2000018c 	.word	0x2000018c
 80008c0:	20000210 	.word	0x20000210

080008c4 <cli_print>:

/*!
 * @brief Print a message on the command-line interface.
 */
static void cli_print(cli_t *cli, const char *msg)
{
 80008c4:	b590      	push	{r4, r7, lr}
 80008c6:	b091      	sub	sp, #68	@ 0x44
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
 80008cc:	6039      	str	r1, [r7, #0]
	/* Temp buffer to store text in ram first */
	char buf[50];
	strcpy(buf, msg);
 80008ce:	683a      	ldr	r2, [r7, #0]
 80008d0:	240c      	movs	r4, #12
 80008d2:	193b      	adds	r3, r7, r4
 80008d4:	0011      	movs	r1, r2
 80008d6:	0018      	movs	r0, r3
 80008d8:	f00c fc07 	bl	800d0ea <strcpy>
    //strcat(buf, "\r\n");
	cli->println(buf);
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	193a      	adds	r2, r7, r4
 80008e2:	0010      	movs	r0, r2
 80008e4:	4798      	blx	r3
}
 80008e6:	46c0      	nop			@ (mov r8, r8)
 80008e8:	46bd      	mov	sp, r7
 80008ea:	b011      	add	sp, #68	@ 0x44
 80008ec:	bd90      	pop	{r4, r7, pc}

080008ee <cli_println>:
{
{ .cmd = "help", .func = help_func },
{ .cmd = "echo", .func = echo_func } };

void cli_println(char *string)
{
 80008ee:	b580      	push	{r7, lr}
 80008f0:	b082      	sub	sp, #8
 80008f2:	af00      	add	r7, sp, #0
 80008f4:	6078      	str	r0, [r7, #4]
	CDC_Transmit_FS((uint8_t*) string, strlen(string)); //transmit CLI messages on USB CDC interface
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	0018      	movs	r0, r3
 80008fa:	f7ff fc0d 	bl	8000118 <strlen>
 80008fe:	0003      	movs	r3, r0
 8000900:	b29a      	uxth	r2, r3
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	0011      	movs	r1, r2
 8000906:	0018      	movs	r0, r3
 8000908:	f00b fca4 	bl	800c254 <CDC_Transmit_FS>
	HAL_Delay(1); //debug only, small delay to test sequential transmissions
 800090c:	2001      	movs	r0, #1
 800090e:	f001 f8d5 	bl	8001abc <HAL_Delay>
}
 8000912:	46c0      	nop			@ (mov r8, r8)
 8000914:	46bd      	mov	sp, r7
 8000916:	b002      	add	sp, #8
 8000918:	bd80      	pop	{r7, pc}
	...

0800091c <cli_rx>:

void cli_rx(char c)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
 8000922:	0002      	movs	r2, r0
 8000924:	1dfb      	adds	r3, r7, #7
 8000926:	701a      	strb	r2, [r3, #0]
	cli_put(&cli, c);
 8000928:	1dfb      	adds	r3, r7, #7
 800092a:	781a      	ldrb	r2, [r3, #0]
 800092c:	4b04      	ldr	r3, [pc, #16]	@ (8000940 <cli_rx+0x24>)
 800092e:	0011      	movs	r1, r2
 8000930:	0018      	movs	r0, r3
 8000932:	f7ff ff69 	bl	8000808 <cli_put>
}
 8000936:	46c0      	nop			@ (mov r8, r8)
 8000938:	46bd      	mov	sp, r7
 800093a:	b002      	add	sp, #8
 800093c:	bd80      	pop	{r7, pc}
 800093e:	46c0      	nop			@ (mov r8, r8)
 8000940:	200005e4 	.word	0x200005e4

08000944 <help_func>:

cli_status_t help_func(int argc, char **argv)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
 800094c:	6039      	str	r1, [r7, #0]
	cli.println("HELP function executed \r\n");
 800094e:	4b05      	ldr	r3, [pc, #20]	@ (8000964 <help_func+0x20>)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	4a05      	ldr	r2, [pc, #20]	@ (8000968 <help_func+0x24>)
 8000954:	0010      	movs	r0, r2
 8000956:	4798      	blx	r3
	return CLI_OK;
 8000958:	2300      	movs	r3, #0
}
 800095a:	0018      	movs	r0, r3
 800095c:	46bd      	mov	sp, r7
 800095e:	b002      	add	sp, #8
 8000960:	bd80      	pop	{r7, pc}
 8000962:	46c0      	nop			@ (mov r8, r8)
 8000964:	200005e4 	.word	0x200005e4
 8000968:	0800de1c 	.word	0x0800de1c

0800096c <echo_func>:

cli_status_t echo_func(int argc, char **argv)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
 8000974:	6039      	str	r1, [r7, #0]
	if (argc > 0)
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	2b00      	cmp	r3, #0
 800097a:	dd11      	ble.n	80009a0 <echo_func+0x34>
	{
		if (strcmp(argv[1], "-help") == 0)
 800097c:	683b      	ldr	r3, [r7, #0]
 800097e:	3304      	adds	r3, #4
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	4a0c      	ldr	r2, [pc, #48]	@ (80009b4 <echo_func+0x48>)
 8000984:	0011      	movs	r1, r2
 8000986:	0018      	movs	r0, r3
 8000988:	f7ff fbbc 	bl	8000104 <strcmp>
 800098c:	1e03      	subs	r3, r0, #0
 800098e:	d105      	bne.n	800099c <echo_func+0x30>
		{
			cli.println("ECHO help menu \r\n");
 8000990:	4b09      	ldr	r3, [pc, #36]	@ (80009b8 <echo_func+0x4c>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	4a09      	ldr	r2, [pc, #36]	@ (80009bc <echo_func+0x50>)
 8000996:	0010      	movs	r0, r2
 8000998:	4798      	blx	r3
 800099a:	e006      	b.n	80009aa <echo_func+0x3e>
		}
		else
		{
			return CLI_E_INVALID_ARGS;
 800099c:	2304      	movs	r3, #4
 800099e:	e005      	b.n	80009ac <echo_func+0x40>
		}
	}
	else
	{
		cli.println("ECHO enabled");
 80009a0:	4b05      	ldr	r3, [pc, #20]	@ (80009b8 <echo_func+0x4c>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	4a06      	ldr	r2, [pc, #24]	@ (80009c0 <echo_func+0x54>)
 80009a6:	0010      	movs	r0, r2
 80009a8:	4798      	blx	r3
	}
	return CLI_OK;
 80009aa:	2300      	movs	r3, #0
}
 80009ac:	0018      	movs	r0, r3
 80009ae:	46bd      	mov	sp, r7
 80009b0:	b002      	add	sp, #8
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	0800de38 	.word	0x0800de38
 80009b8:	200005e4 	.word	0x200005e4
 80009bc:	0800de40 	.word	0x0800de40
 80009c0:	0800de54 	.word	0x0800de54

080009c4 <breathe_LED>:

void breathe_LED(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
	if (LED_direction == 1) //counting up
 80009c8:	4b1b      	ldr	r3, [pc, #108]	@ (8000a38 <breathe_LED+0x74>)
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	2b01      	cmp	r3, #1
 80009ce:	d106      	bne.n	80009de <breathe_LED+0x1a>
	{
		LED_duty++;
 80009d0:	4b1a      	ldr	r3, [pc, #104]	@ (8000a3c <breathe_LED+0x78>)
 80009d2:	881b      	ldrh	r3, [r3, #0]
 80009d4:	3301      	adds	r3, #1
 80009d6:	b29a      	uxth	r2, r3
 80009d8:	4b18      	ldr	r3, [pc, #96]	@ (8000a3c <breathe_LED+0x78>)
 80009da:	801a      	strh	r2, [r3, #0]
 80009dc:	e009      	b.n	80009f2 <breathe_LED+0x2e>
	}
	else if (LED_direction == 0) //counting down
 80009de:	4b16      	ldr	r3, [pc, #88]	@ (8000a38 <breathe_LED+0x74>)
 80009e0:	781b      	ldrb	r3, [r3, #0]
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d105      	bne.n	80009f2 <breathe_LED+0x2e>
	{
		LED_duty--;
 80009e6:	4b15      	ldr	r3, [pc, #84]	@ (8000a3c <breathe_LED+0x78>)
 80009e8:	881b      	ldrh	r3, [r3, #0]
 80009ea:	3b01      	subs	r3, #1
 80009ec:	b29a      	uxth	r2, r3
 80009ee:	4b13      	ldr	r3, [pc, #76]	@ (8000a3c <breathe_LED+0x78>)
 80009f0:	801a      	strh	r2, [r3, #0]
	}

	if (LED_duty == 2400)	//
 80009f2:	4b12      	ldr	r3, [pc, #72]	@ (8000a3c <breathe_LED+0x78>)
 80009f4:	881a      	ldrh	r2, [r3, #0]
 80009f6:	2396      	movs	r3, #150	@ 0x96
 80009f8:	011b      	lsls	r3, r3, #4
 80009fa:	429a      	cmp	r2, r3
 80009fc:	d103      	bne.n	8000a06 <breathe_LED+0x42>
	{
		LED_direction = 0;
 80009fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000a38 <breathe_LED+0x74>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	701a      	strb	r2, [r3, #0]
 8000a04:	e006      	b.n	8000a14 <breathe_LED+0x50>
	}
	else if (LED_duty == 100)
 8000a06:	4b0d      	ldr	r3, [pc, #52]	@ (8000a3c <breathe_LED+0x78>)
 8000a08:	881b      	ldrh	r3, [r3, #0]
 8000a0a:	2b64      	cmp	r3, #100	@ 0x64
 8000a0c:	d102      	bne.n	8000a14 <breathe_LED+0x50>
	{
		LED_direction = 1;
 8000a0e:	4b0a      	ldr	r3, [pc, #40]	@ (8000a38 <breathe_LED+0x74>)
 8000a10:	2201      	movs	r2, #1
 8000a12:	701a      	strb	r2, [r3, #0]
	}
	__HAL_TIM_SET_COMPARE(&htim4, GRN_LED, LED_duty);
 8000a14:	4b09      	ldr	r3, [pc, #36]	@ (8000a3c <breathe_LED+0x78>)
 8000a16:	881a      	ldrh	r2, [r3, #0]
 8000a18:	4b09      	ldr	r3, [pc, #36]	@ (8000a40 <breathe_LED+0x7c>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim4, RED_LED, LED_duty);
 8000a1e:	4b07      	ldr	r3, [pc, #28]	@ (8000a3c <breathe_LED+0x78>)
 8000a20:	881a      	ldrh	r2, [r3, #0]
 8000a22:	4b07      	ldr	r3, [pc, #28]	@ (8000a40 <breathe_LED+0x7c>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, BLU_LED, LED_duty);
 8000a28:	4b04      	ldr	r3, [pc, #16]	@ (8000a3c <breathe_LED+0x78>)
 8000a2a:	881a      	ldrh	r2, [r3, #0]
 8000a2c:	4b04      	ldr	r3, [pc, #16]	@ (8000a40 <breathe_LED+0x7c>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8000a32:	46c0      	nop			@ (mov r8, r8)
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	20000002 	.word	0x20000002
 8000a3c:	20000000 	.word	0x20000000
 8000a40:	2000040c 	.word	0x2000040c

08000a44 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000a48:	f000 ffb2 	bl	80019b0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000a4c:	f000 f86a 	bl	8000b24 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000a50:	f000 fb50 	bl	80010f4 <MX_GPIO_Init>
	MX_DMA_Init();
 8000a54:	f000 fb30 	bl	80010b8 <MX_DMA_Init>
	MX_FDCAN1_Init();
 8000a58:	f000 f8b4 	bl	8000bc4 <MX_FDCAN1_Init>
	MX_I2C2_Init();
 8000a5c:	f000 f8fa 	bl	8000c54 <MX_I2C2_Init>
	MX_USART2_UART_Init();
 8000a60:	f000 faa8 	bl	8000fb4 <MX_USART2_UART_Init>
	MX_TIM2_Init();
 8000a64:	f000 f994 	bl	8000d90 <MX_TIM2_Init>
	MX_SPI2_Init();
 8000a68:	f000 f954 	bl	8000d14 <MX_SPI2_Init>
	MX_TIM4_Init();
 8000a6c:	f000 fa0e 	bl	8000e8c <MX_TIM4_Init>
	MX_USART4_UART_Init();
 8000a70:	f000 faee 	bl	8001050 <MX_USART4_UART_Init>
	MX_IWDG_Init();
 8000a74:	f000 f92e 	bl	8000cd4 <MX_IWDG_Init>
	MX_USB_Device_Init();
 8000a78:	f00b fb24 	bl	800c0c4 <MX_USB_Device_Init>
	/* USER CODE BEGIN 2 */

	HAL_TIM_PWM_Start(&htim4, GRN_LED);	// Green LED
 8000a7c:	4b22      	ldr	r3, [pc, #136]	@ (8000b08 <main+0xc4>)
 8000a7e:	2104      	movs	r1, #4
 8000a80:	0018      	movs	r0, r3
 8000a82:	f004 ff51 	bl	8005928 <HAL_TIM_PWM_Start>
	//HAL_TIM_PWM_Start(&htim4, BLU_LED);	// Blue LED

	cli.println = cli_println;	//define function used for cli.println
 8000a86:	4b21      	ldr	r3, [pc, #132]	@ (8000b0c <main+0xc8>)
 8000a88:	4a21      	ldr	r2, [pc, #132]	@ (8000b10 <main+0xcc>)
 8000a8a:	601a      	str	r2, [r3, #0]
	cli.cmd_tbl = cmd_tbl;				//define name of array used for cmd_tbl
 8000a8c:	4b1f      	ldr	r3, [pc, #124]	@ (8000b0c <main+0xc8>)
 8000a8e:	4a21      	ldr	r2, [pc, #132]	@ (8000b14 <main+0xd0>)
 8000a90:	605a      	str	r2, [r3, #4]
	cli.cmd_cnt = sizeof(cmd_tbl) / sizeof(cmd_t);	//define number of commands
 8000a92:	4b1e      	ldr	r3, [pc, #120]	@ (8000b0c <main+0xc8>)
 8000a94:	2202      	movs	r2, #2
 8000a96:	609a      	str	r2, [r3, #8]
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	while (1)
	{
		HAL_IWDG_Refresh(&hiwdg);
 8000a98:	4b1f      	ldr	r3, [pc, #124]	@ (8000b18 <main+0xd4>)
 8000a9a:	0018      	movs	r0, r3
 8000a9c:	f002 f8b8 	bl	8002c10 <HAL_IWDG_Refresh>

		if (CDC_Connection_Open_Flag == 1)	//only init cli if USB CDC is open
 8000aa0:	4b1e      	ldr	r3, [pc, #120]	@ (8000b1c <main+0xd8>)
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	b2db      	uxtb	r3, r3
 8000aa6:	2b01      	cmp	r3, #1
 8000aa8:	d119      	bne.n	8000ade <main+0x9a>
		{
			if (!connection_message_sent)
 8000aaa:	4b1d      	ldr	r3, [pc, #116]	@ (8000b20 <main+0xdc>)
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d110      	bne.n	8000ad4 <main+0x90>
			{
				cli_init(&cli);	//initialize cli
 8000ab2:	4b16      	ldr	r3, [pc, #88]	@ (8000b0c <main+0xc8>)
 8000ab4:	0018      	movs	r0, r3
 8000ab6:	f7ff fdcd 	bl	8000654 <cli_init>
				connection_message_sent = 1; // Mark message as sent
 8000aba:	4b19      	ldr	r3, [pc, #100]	@ (8000b20 <main+0xdc>)
 8000abc:	2201      	movs	r2, #1
 8000abe:	701a      	strb	r2, [r3, #0]
				HAL_TIM_PWM_Start(&htim4, RED_LED);	// Red LED
 8000ac0:	4b11      	ldr	r3, [pc, #68]	@ (8000b08 <main+0xc4>)
 8000ac2:	2108      	movs	r1, #8
 8000ac4:	0018      	movs	r0, r3
 8000ac6:	f004 ff2f 	bl	8005928 <HAL_TIM_PWM_Start>
				HAL_TIM_PWM_Stop(&htim4, GRN_LED);	// Red LED
 8000aca:	4b0f      	ldr	r3, [pc, #60]	@ (8000b08 <main+0xc4>)
 8000acc:	2104      	movs	r1, #4
 8000ace:	0018      	movs	r0, r3
 8000ad0:	f005 f81a 	bl	8005b08 <HAL_TIM_PWM_Stop>
			}
			cli_process(&cli);//periodically call to process incoming characters
 8000ad4:	4b0d      	ldr	r3, [pc, #52]	@ (8000b0c <main+0xc8>)
 8000ad6:	0018      	movs	r0, r3
 8000ad8:	f7ff fdec 	bl	80006b4 <cli_process>
 8000adc:	e7dc      	b.n	8000a98 <main+0x54>
		}
		else if (CDC_Connection_Open_Flag == 0)
 8000ade:	4b0f      	ldr	r3, [pc, #60]	@ (8000b1c <main+0xd8>)
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	b2db      	uxtb	r3, r3
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d1d7      	bne.n	8000a98 <main+0x54>
		{
			cli_deinit(&cli);
 8000ae8:	4b08      	ldr	r3, [pc, #32]	@ (8000b0c <main+0xc8>)
 8000aea:	0018      	movs	r0, r3
 8000aec:	f7ff fdd8 	bl	80006a0 <cli_deinit>
			HAL_TIM_PWM_Stop(&htim4, RED_LED);	// Red LED
 8000af0:	4b05      	ldr	r3, [pc, #20]	@ (8000b08 <main+0xc4>)
 8000af2:	2108      	movs	r1, #8
 8000af4:	0018      	movs	r0, r3
 8000af6:	f005 f807 	bl	8005b08 <HAL_TIM_PWM_Stop>
			HAL_TIM_PWM_Start(&htim4, GRN_LED);	// Red LED
 8000afa:	4b03      	ldr	r3, [pc, #12]	@ (8000b08 <main+0xc4>)
 8000afc:	2104      	movs	r1, #4
 8000afe:	0018      	movs	r0, r3
 8000b00:	f004 ff12 	bl	8005928 <HAL_TIM_PWM_Start>
		HAL_IWDG_Refresh(&hiwdg);
 8000b04:	e7c8      	b.n	8000a98 <main+0x54>
 8000b06:	46c0      	nop			@ (mov r8, r8)
 8000b08:	2000040c 	.word	0x2000040c
 8000b0c:	200005e4 	.word	0x200005e4
 8000b10:	080008ef 	.word	0x080008ef
 8000b14:	20000004 	.word	0x20000004
 8000b18:	2000034c 	.word	0x2000034c
 8000b1c:	200008d8 	.word	0x200008d8
 8000b20:	200005e0 	.word	0x200005e0

08000b24 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000b24:	b590      	push	{r4, r7, lr}
 8000b26:	b095      	sub	sp, #84	@ 0x54
 8000b28:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8000b2a:	2414      	movs	r4, #20
 8000b2c:	193b      	adds	r3, r7, r4
 8000b2e:	0018      	movs	r0, r3
 8000b30:	233c      	movs	r3, #60	@ 0x3c
 8000b32:	001a      	movs	r2, r3
 8000b34:	2100      	movs	r1, #0
 8000b36:	f00c f9f5 	bl	800cf24 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8000b3a:	1d3b      	adds	r3, r7, #4
 8000b3c:	0018      	movs	r0, r3
 8000b3e:	2310      	movs	r3, #16
 8000b40:	001a      	movs	r2, r3
 8000b42:	2100      	movs	r1, #0
 8000b44:	f00c f9ee 	bl	800cf24 <memset>
	{ 0 };

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b48:	2380      	movs	r3, #128	@ 0x80
 8000b4a:	009b      	lsls	r3, r3, #2
 8000b4c:	0018      	movs	r0, r3
 8000b4e:	f003 fde9 	bl	8004724 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 8000b52:	193b      	adds	r3, r7, r4
 8000b54:	222a      	movs	r2, #42	@ 0x2a
 8000b56:	601a      	str	r2, [r3, #0]
			| RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSI48;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b58:	193b      	adds	r3, r7, r4
 8000b5a:	2280      	movs	r2, #128	@ 0x80
 8000b5c:	0052      	lsls	r2, r2, #1
 8000b5e:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000b60:	193b      	adds	r3, r7, r4
 8000b62:	2280      	movs	r2, #128	@ 0x80
 8000b64:	03d2      	lsls	r2, r2, #15
 8000b66:	61da      	str	r2, [r3, #28]
	RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000b68:	0021      	movs	r1, r4
 8000b6a:	187b      	adds	r3, r7, r1
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b70:	187b      	adds	r3, r7, r1
 8000b72:	2240      	movs	r2, #64	@ 0x40
 8000b74:	615a      	str	r2, [r3, #20]
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000b76:	187b      	adds	r3, r7, r1
 8000b78:	2201      	movs	r2, #1
 8000b7a:	619a      	str	r2, [r3, #24]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b7c:	187b      	adds	r3, r7, r1
 8000b7e:	2200      	movs	r2, #0
 8000b80:	621a      	str	r2, [r3, #32]
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b82:	187b      	adds	r3, r7, r1
 8000b84:	0018      	movs	r0, r3
 8000b86:	f003 fe19 	bl	80047bc <HAL_RCC_OscConfig>
 8000b8a:	1e03      	subs	r3, r0, #0
 8000b8c:	d001      	beq.n	8000b92 <SystemClock_Config+0x6e>
	{
		Error_Handler();
 8000b8e:	f000 fb11 	bl	80011b4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000b92:	1d3b      	adds	r3, r7, #4
 8000b94:	2207      	movs	r2, #7
 8000b96:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000b98:	1d3b      	adds	r3, r7, #4
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b9e:	1d3b      	adds	r3, r7, #4
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ba4:	1d3b      	adds	r3, r7, #4
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000baa:	1d3b      	adds	r3, r7, #4
 8000bac:	2100      	movs	r1, #0
 8000bae:	0018      	movs	r0, r3
 8000bb0:	f004 f964 	bl	8004e7c <HAL_RCC_ClockConfig>
 8000bb4:	1e03      	subs	r3, r0, #0
 8000bb6:	d001      	beq.n	8000bbc <SystemClock_Config+0x98>
	{
		Error_Handler();
 8000bb8:	f000 fafc 	bl	80011b4 <Error_Handler>
	}
}
 8000bbc:	46c0      	nop			@ (mov r8, r8)
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	b015      	add	sp, #84	@ 0x54
 8000bc2:	bd90      	pop	{r4, r7, pc}

08000bc4 <MX_FDCAN1_Init>:
 * @brief FDCAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_FDCAN1_Init(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
	/* USER CODE END FDCAN1_Init 0 */

	/* USER CODE BEGIN FDCAN1_Init 1 */

	/* USER CODE END FDCAN1_Init 1 */
	hfdcan1.Instance = FDCAN1;
 8000bc8:	4b20      	ldr	r3, [pc, #128]	@ (8000c4c <MX_FDCAN1_Init+0x88>)
 8000bca:	4a21      	ldr	r2, [pc, #132]	@ (8000c50 <MX_FDCAN1_Init+0x8c>)
 8000bcc:	601a      	str	r2, [r3, #0]
	hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000bce:	4b1f      	ldr	r3, [pc, #124]	@ (8000c4c <MX_FDCAN1_Init+0x88>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	605a      	str	r2, [r3, #4]
	hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000bd4:	4b1d      	ldr	r3, [pc, #116]	@ (8000c4c <MX_FDCAN1_Init+0x88>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	609a      	str	r2, [r3, #8]
	hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000bda:	4b1c      	ldr	r3, [pc, #112]	@ (8000c4c <MX_FDCAN1_Init+0x88>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	60da      	str	r2, [r3, #12]
	hfdcan1.Init.AutoRetransmission = DISABLE;
 8000be0:	4b1a      	ldr	r3, [pc, #104]	@ (8000c4c <MX_FDCAN1_Init+0x88>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	741a      	strb	r2, [r3, #16]
	hfdcan1.Init.TransmitPause = DISABLE;
 8000be6:	4b19      	ldr	r3, [pc, #100]	@ (8000c4c <MX_FDCAN1_Init+0x88>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	745a      	strb	r2, [r3, #17]
	hfdcan1.Init.ProtocolException = DISABLE;
 8000bec:	4b17      	ldr	r3, [pc, #92]	@ (8000c4c <MX_FDCAN1_Init+0x88>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	749a      	strb	r2, [r3, #18]
	hfdcan1.Init.NominalPrescaler = 16;
 8000bf2:	4b16      	ldr	r3, [pc, #88]	@ (8000c4c <MX_FDCAN1_Init+0x88>)
 8000bf4:	2210      	movs	r2, #16
 8000bf6:	615a      	str	r2, [r3, #20]
	hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000bf8:	4b14      	ldr	r3, [pc, #80]	@ (8000c4c <MX_FDCAN1_Init+0x88>)
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	619a      	str	r2, [r3, #24]
	hfdcan1.Init.NominalTimeSeg1 = 2;
 8000bfe:	4b13      	ldr	r3, [pc, #76]	@ (8000c4c <MX_FDCAN1_Init+0x88>)
 8000c00:	2202      	movs	r2, #2
 8000c02:	61da      	str	r2, [r3, #28]
	hfdcan1.Init.NominalTimeSeg2 = 2;
 8000c04:	4b11      	ldr	r3, [pc, #68]	@ (8000c4c <MX_FDCAN1_Init+0x88>)
 8000c06:	2202      	movs	r2, #2
 8000c08:	621a      	str	r2, [r3, #32]
	hfdcan1.Init.DataPrescaler = 1;
 8000c0a:	4b10      	ldr	r3, [pc, #64]	@ (8000c4c <MX_FDCAN1_Init+0x88>)
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	625a      	str	r2, [r3, #36]	@ 0x24
	hfdcan1.Init.DataSyncJumpWidth = 1;
 8000c10:	4b0e      	ldr	r3, [pc, #56]	@ (8000c4c <MX_FDCAN1_Init+0x88>)
 8000c12:	2201      	movs	r2, #1
 8000c14:	629a      	str	r2, [r3, #40]	@ 0x28
	hfdcan1.Init.DataTimeSeg1 = 1;
 8000c16:	4b0d      	ldr	r3, [pc, #52]	@ (8000c4c <MX_FDCAN1_Init+0x88>)
 8000c18:	2201      	movs	r2, #1
 8000c1a:	62da      	str	r2, [r3, #44]	@ 0x2c
	hfdcan1.Init.DataTimeSeg2 = 1;
 8000c1c:	4b0b      	ldr	r3, [pc, #44]	@ (8000c4c <MX_FDCAN1_Init+0x88>)
 8000c1e:	2201      	movs	r2, #1
 8000c20:	631a      	str	r2, [r3, #48]	@ 0x30
	hfdcan1.Init.StdFiltersNbr = 0;
 8000c22:	4b0a      	ldr	r3, [pc, #40]	@ (8000c4c <MX_FDCAN1_Init+0x88>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	635a      	str	r2, [r3, #52]	@ 0x34
	hfdcan1.Init.ExtFiltersNbr = 0;
 8000c28:	4b08      	ldr	r3, [pc, #32]	@ (8000c4c <MX_FDCAN1_Init+0x88>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	639a      	str	r2, [r3, #56]	@ 0x38
	hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000c2e:	4b07      	ldr	r3, [pc, #28]	@ (8000c4c <MX_FDCAN1_Init+0x88>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	63da      	str	r2, [r3, #60]	@ 0x3c
	if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000c34:	4b05      	ldr	r3, [pc, #20]	@ (8000c4c <MX_FDCAN1_Init+0x88>)
 8000c36:	0018      	movs	r0, r3
 8000c38:	f001 fafe 	bl	8002238 <HAL_FDCAN_Init>
 8000c3c:	1e03      	subs	r3, r0, #0
 8000c3e:	d001      	beq.n	8000c44 <MX_FDCAN1_Init+0x80>
	{
		Error_Handler();
 8000c40:	f000 fab8 	bl	80011b4 <Error_Handler>
	}
	/* USER CODE BEGIN FDCAN1_Init 2 */

	/* USER CODE END FDCAN1_Init 2 */

}
 8000c44:	46c0      	nop			@ (mov r8, r8)
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	46c0      	nop			@ (mov r8, r8)
 8000c4c:	20000294 	.word	0x20000294
 8000c50:	40006400 	.word	0x40006400

08000c54 <MX_I2C2_Init>:
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 8000c58:	4b1b      	ldr	r3, [pc, #108]	@ (8000cc8 <MX_I2C2_Init+0x74>)
 8000c5a:	4a1c      	ldr	r2, [pc, #112]	@ (8000ccc <MX_I2C2_Init+0x78>)
 8000c5c:	601a      	str	r2, [r3, #0]
	hi2c2.Init.Timing = 0x00303D5B;
 8000c5e:	4b1a      	ldr	r3, [pc, #104]	@ (8000cc8 <MX_I2C2_Init+0x74>)
 8000c60:	4a1b      	ldr	r2, [pc, #108]	@ (8000cd0 <MX_I2C2_Init+0x7c>)
 8000c62:	605a      	str	r2, [r3, #4]
	hi2c2.Init.OwnAddress1 = 0;
 8000c64:	4b18      	ldr	r3, [pc, #96]	@ (8000cc8 <MX_I2C2_Init+0x74>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	609a      	str	r2, [r3, #8]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c6a:	4b17      	ldr	r3, [pc, #92]	@ (8000cc8 <MX_I2C2_Init+0x74>)
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	60da      	str	r2, [r3, #12]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c70:	4b15      	ldr	r3, [pc, #84]	@ (8000cc8 <MX_I2C2_Init+0x74>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	611a      	str	r2, [r3, #16]
	hi2c2.Init.OwnAddress2 = 0;
 8000c76:	4b14      	ldr	r3, [pc, #80]	@ (8000cc8 <MX_I2C2_Init+0x74>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000c7c:	4b12      	ldr	r3, [pc, #72]	@ (8000cc8 <MX_I2C2_Init+0x74>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c82:	4b11      	ldr	r3, [pc, #68]	@ (8000cc8 <MX_I2C2_Init+0x74>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c88:	4b0f      	ldr	r3, [pc, #60]	@ (8000cc8 <MX_I2C2_Init+0x74>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000c8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000cc8 <MX_I2C2_Init+0x74>)
 8000c90:	0018      	movs	r0, r3
 8000c92:	f001 fe2d 	bl	80028f0 <HAL_I2C_Init>
 8000c96:	1e03      	subs	r3, r0, #0
 8000c98:	d001      	beq.n	8000c9e <MX_I2C2_Init+0x4a>
	{
		Error_Handler();
 8000c9a:	f000 fa8b 	bl	80011b4 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000c9e:	4b0a      	ldr	r3, [pc, #40]	@ (8000cc8 <MX_I2C2_Init+0x74>)
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	0018      	movs	r0, r3
 8000ca4:	f001 feca 	bl	8002a3c <HAL_I2CEx_ConfigAnalogFilter>
 8000ca8:	1e03      	subs	r3, r0, #0
 8000caa:	d001      	beq.n	8000cb0 <MX_I2C2_Init+0x5c>
	{
		Error_Handler();
 8000cac:	f000 fa82 	bl	80011b4 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000cb0:	4b05      	ldr	r3, [pc, #20]	@ (8000cc8 <MX_I2C2_Init+0x74>)
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	0018      	movs	r0, r3
 8000cb6:	f001 ff0d 	bl	8002ad4 <HAL_I2CEx_ConfigDigitalFilter>
 8000cba:	1e03      	subs	r3, r0, #0
 8000cbc:	d001      	beq.n	8000cc2 <MX_I2C2_Init+0x6e>
	{
		Error_Handler();
 8000cbe:	f000 fa79 	bl	80011b4 <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */

}
 8000cc2:	46c0      	nop			@ (mov r8, r8)
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	200002f8 	.word	0x200002f8
 8000ccc:	40005800 	.word	0x40005800
 8000cd0:	00303d5b 	.word	0x00303d5b

08000cd4 <MX_IWDG_Init>:
 * @brief IWDG Initialization Function
 * @param None
 * @retval None
 */
static void MX_IWDG_Init(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
	/* USER CODE END IWDG_Init 0 */

	/* USER CODE BEGIN IWDG_Init 1 */

	/* USER CODE END IWDG_Init 1 */
	hiwdg.Instance = IWDG;
 8000cd8:	4b0b      	ldr	r3, [pc, #44]	@ (8000d08 <MX_IWDG_Init+0x34>)
 8000cda:	4a0c      	ldr	r2, [pc, #48]	@ (8000d0c <MX_IWDG_Init+0x38>)
 8000cdc:	601a      	str	r2, [r3, #0]
	hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 8000cde:	4b0a      	ldr	r3, [pc, #40]	@ (8000d08 <MX_IWDG_Init+0x34>)
 8000ce0:	2206      	movs	r2, #6
 8000ce2:	605a      	str	r2, [r3, #4]
	hiwdg.Init.Window = 4095;
 8000ce4:	4b08      	ldr	r3, [pc, #32]	@ (8000d08 <MX_IWDG_Init+0x34>)
 8000ce6:	4a0a      	ldr	r2, [pc, #40]	@ (8000d10 <MX_IWDG_Init+0x3c>)
 8000ce8:	60da      	str	r2, [r3, #12]
	hiwdg.Init.Reload = 125;
 8000cea:	4b07      	ldr	r3, [pc, #28]	@ (8000d08 <MX_IWDG_Init+0x34>)
 8000cec:	227d      	movs	r2, #125	@ 0x7d
 8000cee:	609a      	str	r2, [r3, #8]
	if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8000cf0:	4b05      	ldr	r3, [pc, #20]	@ (8000d08 <MX_IWDG_Init+0x34>)
 8000cf2:	0018      	movs	r0, r3
 8000cf4:	f001 ff3a 	bl	8002b6c <HAL_IWDG_Init>
 8000cf8:	1e03      	subs	r3, r0, #0
 8000cfa:	d001      	beq.n	8000d00 <MX_IWDG_Init+0x2c>
	{
		Error_Handler();
 8000cfc:	f000 fa5a 	bl	80011b4 <Error_Handler>
	}
	/* USER CODE BEGIN IWDG_Init 2 */

	/* USER CODE END IWDG_Init 2 */

}
 8000d00:	46c0      	nop			@ (mov r8, r8)
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	46c0      	nop			@ (mov r8, r8)
 8000d08:	2000034c 	.word	0x2000034c
 8000d0c:	40003000 	.word	0x40003000
 8000d10:	00000fff 	.word	0x00000fff

08000d14 <MX_SPI2_Init>:
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8000d18:	4b1b      	ldr	r3, [pc, #108]	@ (8000d88 <MX_SPI2_Init+0x74>)
 8000d1a:	4a1c      	ldr	r2, [pc, #112]	@ (8000d8c <MX_SPI2_Init+0x78>)
 8000d1c:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8000d1e:	4b1a      	ldr	r3, [pc, #104]	@ (8000d88 <MX_SPI2_Init+0x74>)
 8000d20:	2282      	movs	r2, #130	@ 0x82
 8000d22:	0052      	lsls	r2, r2, #1
 8000d24:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000d26:	4b18      	ldr	r3, [pc, #96]	@ (8000d88 <MX_SPI2_Init+0x74>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000d2c:	4b16      	ldr	r3, [pc, #88]	@ (8000d88 <MX_SPI2_Init+0x74>)
 8000d2e:	22e0      	movs	r2, #224	@ 0xe0
 8000d30:	00d2      	lsls	r2, r2, #3
 8000d32:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d34:	4b14      	ldr	r3, [pc, #80]	@ (8000d88 <MX_SPI2_Init+0x74>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d3a:	4b13      	ldr	r3, [pc, #76]	@ (8000d88 <MX_SPI2_Init+0x74>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000d40:	4b11      	ldr	r3, [pc, #68]	@ (8000d88 <MX_SPI2_Init+0x74>)
 8000d42:	2280      	movs	r2, #128	@ 0x80
 8000d44:	02d2      	lsls	r2, r2, #11
 8000d46:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000d48:	4b0f      	ldr	r3, [pc, #60]	@ (8000d88 <MX_SPI2_Init+0x74>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d4e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d88 <MX_SPI2_Init+0x74>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d54:	4b0c      	ldr	r3, [pc, #48]	@ (8000d88 <MX_SPI2_Init+0x74>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d5a:	4b0b      	ldr	r3, [pc, #44]	@ (8000d88 <MX_SPI2_Init+0x74>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi2.Init.CRCPolynomial = 7;
 8000d60:	4b09      	ldr	r3, [pc, #36]	@ (8000d88 <MX_SPI2_Init+0x74>)
 8000d62:	2207      	movs	r2, #7
 8000d64:	62da      	str	r2, [r3, #44]	@ 0x2c
	hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000d66:	4b08      	ldr	r3, [pc, #32]	@ (8000d88 <MX_SPI2_Init+0x74>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	631a      	str	r2, [r3, #48]	@ 0x30
	hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000d6c:	4b06      	ldr	r3, [pc, #24]	@ (8000d88 <MX_SPI2_Init+0x74>)
 8000d6e:	2208      	movs	r2, #8
 8000d70:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000d72:	4b05      	ldr	r3, [pc, #20]	@ (8000d88 <MX_SPI2_Init+0x74>)
 8000d74:	0018      	movs	r0, r3
 8000d76:	f004 fc67 	bl	8005648 <HAL_SPI_Init>
 8000d7a:	1e03      	subs	r3, r0, #0
 8000d7c:	d001      	beq.n	8000d82 <MX_SPI2_Init+0x6e>
	{
		Error_Handler();
 8000d7e:	f000 fa19 	bl	80011b4 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8000d82:	46c0      	nop			@ (mov r8, r8)
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	2000035c 	.word	0x2000035c
 8000d8c:	40003800 	.word	0x40003800

08000d90 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b08e      	sub	sp, #56	@ 0x38
 8000d94:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig =
 8000d96:	2328      	movs	r3, #40	@ 0x28
 8000d98:	18fb      	adds	r3, r7, r3
 8000d9a:	0018      	movs	r0, r3
 8000d9c:	2310      	movs	r3, #16
 8000d9e:	001a      	movs	r2, r3
 8000da0:	2100      	movs	r1, #0
 8000da2:	f00c f8bf 	bl	800cf24 <memset>
	{ 0 };
	TIM_MasterConfigTypeDef sMasterConfig =
 8000da6:	231c      	movs	r3, #28
 8000da8:	18fb      	adds	r3, r7, r3
 8000daa:	0018      	movs	r0, r3
 8000dac:	230c      	movs	r3, #12
 8000dae:	001a      	movs	r2, r3
 8000db0:	2100      	movs	r1, #0
 8000db2:	f00c f8b7 	bl	800cf24 <memset>
	{ 0 };
	TIM_OC_InitTypeDef sConfigOC =
 8000db6:	003b      	movs	r3, r7
 8000db8:	0018      	movs	r0, r3
 8000dba:	231c      	movs	r3, #28
 8000dbc:	001a      	movs	r2, r3
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	f00c f8b0 	bl	800cf24 <memset>
	{ 0 };

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8000dc4:	4b30      	ldr	r3, [pc, #192]	@ (8000e88 <MX_TIM2_Init+0xf8>)
 8000dc6:	2280      	movs	r2, #128	@ 0x80
 8000dc8:	05d2      	lsls	r2, r2, #23
 8000dca:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 3;
 8000dcc:	4b2e      	ldr	r3, [pc, #184]	@ (8000e88 <MX_TIM2_Init+0xf8>)
 8000dce:	2203      	movs	r2, #3
 8000dd0:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dd2:	4b2d      	ldr	r3, [pc, #180]	@ (8000e88 <MX_TIM2_Init+0xf8>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 9;
 8000dd8:	4b2b      	ldr	r3, [pc, #172]	@ (8000e88 <MX_TIM2_Init+0xf8>)
 8000dda:	2209      	movs	r2, #9
 8000ddc:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dde:	4b2a      	ldr	r3, [pc, #168]	@ (8000e88 <MX_TIM2_Init+0xf8>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000de4:	4b28      	ldr	r3, [pc, #160]	@ (8000e88 <MX_TIM2_Init+0xf8>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000dea:	4b27      	ldr	r3, [pc, #156]	@ (8000e88 <MX_TIM2_Init+0xf8>)
 8000dec:	0018      	movs	r0, r3
 8000dee:	f004 fce3 	bl	80057b8 <HAL_TIM_Base_Init>
 8000df2:	1e03      	subs	r3, r0, #0
 8000df4:	d001      	beq.n	8000dfa <MX_TIM2_Init+0x6a>
	{
		Error_Handler();
 8000df6:	f000 f9dd 	bl	80011b4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000dfa:	2128      	movs	r1, #40	@ 0x28
 8000dfc:	187b      	adds	r3, r7, r1
 8000dfe:	2280      	movs	r2, #128	@ 0x80
 8000e00:	0152      	lsls	r2, r2, #5
 8000e02:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000e04:	187a      	adds	r2, r7, r1
 8000e06:	4b20      	ldr	r3, [pc, #128]	@ (8000e88 <MX_TIM2_Init+0xf8>)
 8000e08:	0011      	movs	r1, r2
 8000e0a:	0018      	movs	r0, r3
 8000e0c:	f005 f808 	bl	8005e20 <HAL_TIM_ConfigClockSource>
 8000e10:	1e03      	subs	r3, r0, #0
 8000e12:	d001      	beq.n	8000e18 <MX_TIM2_Init+0x88>
	{
		Error_Handler();
 8000e14:	f000 f9ce 	bl	80011b4 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000e18:	4b1b      	ldr	r3, [pc, #108]	@ (8000e88 <MX_TIM2_Init+0xf8>)
 8000e1a:	0018      	movs	r0, r3
 8000e1c:	f004 fd24 	bl	8005868 <HAL_TIM_PWM_Init>
 8000e20:	1e03      	subs	r3, r0, #0
 8000e22:	d001      	beq.n	8000e28 <MX_TIM2_Init+0x98>
	{
		Error_Handler();
 8000e24:	f000 f9c6 	bl	80011b4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e28:	211c      	movs	r1, #28
 8000e2a:	187b      	adds	r3, r7, r1
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e30:	187b      	adds	r3, r7, r1
 8000e32:	2200      	movs	r2, #0
 8000e34:	609a      	str	r2, [r3, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e36:	187a      	adds	r2, r7, r1
 8000e38:	4b13      	ldr	r3, [pc, #76]	@ (8000e88 <MX_TIM2_Init+0xf8>)
 8000e3a:	0011      	movs	r1, r2
 8000e3c:	0018      	movs	r0, r3
 8000e3e:	f005 fce1 	bl	8006804 <HAL_TIMEx_MasterConfigSynchronization>
 8000e42:	1e03      	subs	r3, r0, #0
 8000e44:	d001      	beq.n	8000e4a <MX_TIM2_Init+0xba>
	{
		Error_Handler();
 8000e46:	f000 f9b5 	bl	80011b4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e4a:	003b      	movs	r3, r7
 8000e4c:	2260      	movs	r2, #96	@ 0x60
 8000e4e:	601a      	str	r2, [r3, #0]
	sConfigOC.Pulse = 5;
 8000e50:	003b      	movs	r3, r7
 8000e52:	2205      	movs	r2, #5
 8000e54:	605a      	str	r2, [r3, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e56:	003b      	movs	r3, r7
 8000e58:	2200      	movs	r2, #0
 8000e5a:	609a      	str	r2, [r3, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e5c:	003b      	movs	r3, r7
 8000e5e:	2200      	movs	r2, #0
 8000e60:	611a      	str	r2, [r3, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000e62:	0039      	movs	r1, r7
 8000e64:	4b08      	ldr	r3, [pc, #32]	@ (8000e88 <MX_TIM2_Init+0xf8>)
 8000e66:	2204      	movs	r2, #4
 8000e68:	0018      	movs	r0, r3
 8000e6a:	f004 fed9 	bl	8005c20 <HAL_TIM_PWM_ConfigChannel>
 8000e6e:	1e03      	subs	r3, r0, #0
 8000e70:	d001      	beq.n	8000e76 <MX_TIM2_Init+0xe6>
	{
		Error_Handler();
 8000e72:	f000 f99f 	bl	80011b4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 8000e76:	4b04      	ldr	r3, [pc, #16]	@ (8000e88 <MX_TIM2_Init+0xf8>)
 8000e78:	0018      	movs	r0, r3
 8000e7a:	f000 fb35 	bl	80014e8 <HAL_TIM_MspPostInit>

}
 8000e7e:	46c0      	nop			@ (mov r8, r8)
 8000e80:	46bd      	mov	sp, r7
 8000e82:	b00e      	add	sp, #56	@ 0x38
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	46c0      	nop			@ (mov r8, r8)
 8000e88:	200003c0 	.word	0x200003c0

08000e8c <MX_TIM4_Init>:
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b08e      	sub	sp, #56	@ 0x38
 8000e90:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig =
 8000e92:	2328      	movs	r3, #40	@ 0x28
 8000e94:	18fb      	adds	r3, r7, r3
 8000e96:	0018      	movs	r0, r3
 8000e98:	2310      	movs	r3, #16
 8000e9a:	001a      	movs	r2, r3
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	f00c f841 	bl	800cf24 <memset>
	{ 0 };
	TIM_MasterConfigTypeDef sMasterConfig =
 8000ea2:	231c      	movs	r3, #28
 8000ea4:	18fb      	adds	r3, r7, r3
 8000ea6:	0018      	movs	r0, r3
 8000ea8:	230c      	movs	r3, #12
 8000eaa:	001a      	movs	r2, r3
 8000eac:	2100      	movs	r1, #0
 8000eae:	f00c f839 	bl	800cf24 <memset>
	{ 0 };
	TIM_OC_InitTypeDef sConfigOC =
 8000eb2:	003b      	movs	r3, r7
 8000eb4:	0018      	movs	r0, r3
 8000eb6:	231c      	movs	r3, #28
 8000eb8:	001a      	movs	r2, r3
 8000eba:	2100      	movs	r1, #0
 8000ebc:	f00c f832 	bl	800cf24 <memset>
	{ 0 };

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 8000ec0:	4b39      	ldr	r3, [pc, #228]	@ (8000fa8 <MX_TIM4_Init+0x11c>)
 8000ec2:	4a3a      	ldr	r2, [pc, #232]	@ (8000fac <MX_TIM4_Init+0x120>)
 8000ec4:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 3;
 8000ec6:	4b38      	ldr	r3, [pc, #224]	@ (8000fa8 <MX_TIM4_Init+0x11c>)
 8000ec8:	2203      	movs	r2, #3
 8000eca:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ecc:	4b36      	ldr	r3, [pc, #216]	@ (8000fa8 <MX_TIM4_Init+0x11c>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 7999;
 8000ed2:	4b35      	ldr	r3, [pc, #212]	@ (8000fa8 <MX_TIM4_Init+0x11c>)
 8000ed4:	4a36      	ldr	r2, [pc, #216]	@ (8000fb0 <MX_TIM4_Init+0x124>)
 8000ed6:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ed8:	4b33      	ldr	r3, [pc, #204]	@ (8000fa8 <MX_TIM4_Init+0x11c>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000ede:	4b32      	ldr	r3, [pc, #200]	@ (8000fa8 <MX_TIM4_Init+0x11c>)
 8000ee0:	2280      	movs	r2, #128	@ 0x80
 8000ee2:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000ee4:	4b30      	ldr	r3, [pc, #192]	@ (8000fa8 <MX_TIM4_Init+0x11c>)
 8000ee6:	0018      	movs	r0, r3
 8000ee8:	f004 fc66 	bl	80057b8 <HAL_TIM_Base_Init>
 8000eec:	1e03      	subs	r3, r0, #0
 8000eee:	d001      	beq.n	8000ef4 <MX_TIM4_Init+0x68>
	{
		Error_Handler();
 8000ef0:	f000 f960 	bl	80011b4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ef4:	2128      	movs	r1, #40	@ 0x28
 8000ef6:	187b      	adds	r3, r7, r1
 8000ef8:	2280      	movs	r2, #128	@ 0x80
 8000efa:	0152      	lsls	r2, r2, #5
 8000efc:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000efe:	187a      	adds	r2, r7, r1
 8000f00:	4b29      	ldr	r3, [pc, #164]	@ (8000fa8 <MX_TIM4_Init+0x11c>)
 8000f02:	0011      	movs	r1, r2
 8000f04:	0018      	movs	r0, r3
 8000f06:	f004 ff8b 	bl	8005e20 <HAL_TIM_ConfigClockSource>
 8000f0a:	1e03      	subs	r3, r0, #0
 8000f0c:	d001      	beq.n	8000f12 <MX_TIM4_Init+0x86>
	{
		Error_Handler();
 8000f0e:	f000 f951 	bl	80011b4 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000f12:	4b25      	ldr	r3, [pc, #148]	@ (8000fa8 <MX_TIM4_Init+0x11c>)
 8000f14:	0018      	movs	r0, r3
 8000f16:	f004 fca7 	bl	8005868 <HAL_TIM_PWM_Init>
 8000f1a:	1e03      	subs	r3, r0, #0
 8000f1c:	d001      	beq.n	8000f22 <MX_TIM4_Init+0x96>
	{
		Error_Handler();
 8000f1e:	f000 f949 	bl	80011b4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f22:	211c      	movs	r1, #28
 8000f24:	187b      	adds	r3, r7, r1
 8000f26:	2200      	movs	r2, #0
 8000f28:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f2a:	187b      	adds	r3, r7, r1
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	609a      	str	r2, [r3, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000f30:	187a      	adds	r2, r7, r1
 8000f32:	4b1d      	ldr	r3, [pc, #116]	@ (8000fa8 <MX_TIM4_Init+0x11c>)
 8000f34:	0011      	movs	r1, r2
 8000f36:	0018      	movs	r0, r3
 8000f38:	f005 fc64 	bl	8006804 <HAL_TIMEx_MasterConfigSynchronization>
 8000f3c:	1e03      	subs	r3, r0, #0
 8000f3e:	d001      	beq.n	8000f44 <MX_TIM4_Init+0xb8>
	{
		Error_Handler();
 8000f40:	f000 f938 	bl	80011b4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f44:	003b      	movs	r3, r7
 8000f46:	2260      	movs	r2, #96	@ 0x60
 8000f48:	601a      	str	r2, [r3, #0]
	sConfigOC.Pulse = 1;
 8000f4a:	003b      	movs	r3, r7
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	605a      	str	r2, [r3, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000f50:	003b      	movs	r3, r7
 8000f52:	2202      	movs	r2, #2
 8000f54:	609a      	str	r2, [r3, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f56:	003b      	movs	r3, r7
 8000f58:	2200      	movs	r2, #0
 8000f5a:	611a      	str	r2, [r3, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000f5c:	0039      	movs	r1, r7
 8000f5e:	4b12      	ldr	r3, [pc, #72]	@ (8000fa8 <MX_TIM4_Init+0x11c>)
 8000f60:	2204      	movs	r2, #4
 8000f62:	0018      	movs	r0, r3
 8000f64:	f004 fe5c 	bl	8005c20 <HAL_TIM_PWM_ConfigChannel>
 8000f68:	1e03      	subs	r3, r0, #0
 8000f6a:	d001      	beq.n	8000f70 <MX_TIM4_Init+0xe4>
	{
		Error_Handler();
 8000f6c:	f000 f922 	bl	80011b4 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000f70:	0039      	movs	r1, r7
 8000f72:	4b0d      	ldr	r3, [pc, #52]	@ (8000fa8 <MX_TIM4_Init+0x11c>)
 8000f74:	2208      	movs	r2, #8
 8000f76:	0018      	movs	r0, r3
 8000f78:	f004 fe52 	bl	8005c20 <HAL_TIM_PWM_ConfigChannel>
 8000f7c:	1e03      	subs	r3, r0, #0
 8000f7e:	d001      	beq.n	8000f84 <MX_TIM4_Init+0xf8>
	{
		Error_Handler();
 8000f80:	f000 f918 	bl	80011b4 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000f84:	0039      	movs	r1, r7
 8000f86:	4b08      	ldr	r3, [pc, #32]	@ (8000fa8 <MX_TIM4_Init+0x11c>)
 8000f88:	220c      	movs	r2, #12
 8000f8a:	0018      	movs	r0, r3
 8000f8c:	f004 fe48 	bl	8005c20 <HAL_TIM_PWM_ConfigChannel>
 8000f90:	1e03      	subs	r3, r0, #0
 8000f92:	d001      	beq.n	8000f98 <MX_TIM4_Init+0x10c>
	{
		Error_Handler();
 8000f94:	f000 f90e 	bl	80011b4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */
	HAL_TIM_MspPostInit(&htim4);
 8000f98:	4b03      	ldr	r3, [pc, #12]	@ (8000fa8 <MX_TIM4_Init+0x11c>)
 8000f9a:	0018      	movs	r0, r3
 8000f9c:	f000 faa4 	bl	80014e8 <HAL_TIM_MspPostInit>

}
 8000fa0:	46c0      	nop			@ (mov r8, r8)
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	b00e      	add	sp, #56	@ 0x38
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	2000040c 	.word	0x2000040c
 8000fac:	40000800 	.word	0x40000800
 8000fb0:	00001f3f 	.word	0x00001f3f

08000fb4 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8000fb8:	4b23      	ldr	r3, [pc, #140]	@ (8001048 <MX_USART2_UART_Init+0x94>)
 8000fba:	4a24      	ldr	r2, [pc, #144]	@ (800104c <MX_USART2_UART_Init+0x98>)
 8000fbc:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000fbe:	4b22      	ldr	r3, [pc, #136]	@ (8001048 <MX_USART2_UART_Init+0x94>)
 8000fc0:	22e1      	movs	r2, #225	@ 0xe1
 8000fc2:	0252      	lsls	r2, r2, #9
 8000fc4:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000fc6:	4b20      	ldr	r3, [pc, #128]	@ (8001048 <MX_USART2_UART_Init+0x94>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000fcc:	4b1e      	ldr	r3, [pc, #120]	@ (8001048 <MX_USART2_UART_Init+0x94>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000fd2:	4b1d      	ldr	r3, [pc, #116]	@ (8001048 <MX_USART2_UART_Init+0x94>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000fd8:	4b1b      	ldr	r3, [pc, #108]	@ (8001048 <MX_USART2_UART_Init+0x94>)
 8000fda:	220c      	movs	r2, #12
 8000fdc:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fde:	4b1a      	ldr	r3, [pc, #104]	@ (8001048 <MX_USART2_UART_Init+0x94>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fe4:	4b18      	ldr	r3, [pc, #96]	@ (8001048 <MX_USART2_UART_Init+0x94>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000fea:	4b17      	ldr	r3, [pc, #92]	@ (8001048 <MX_USART2_UART_Init+0x94>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	621a      	str	r2, [r3, #32]
	huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ff0:	4b15      	ldr	r3, [pc, #84]	@ (8001048 <MX_USART2_UART_Init+0x94>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	625a      	str	r2, [r3, #36]	@ 0x24
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ff6:	4b14      	ldr	r3, [pc, #80]	@ (8001048 <MX_USART2_UART_Init+0x94>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ffc:	4b12      	ldr	r3, [pc, #72]	@ (8001048 <MX_USART2_UART_Init+0x94>)
 8000ffe:	0018      	movs	r0, r3
 8001000:	f005 fc76 	bl	80068f0 <HAL_UART_Init>
 8001004:	1e03      	subs	r3, r0, #0
 8001006:	d001      	beq.n	800100c <MX_USART2_UART_Init+0x58>
	{
		Error_Handler();
 8001008:	f000 f8d4 	bl	80011b4 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8)
 800100c:	4b0e      	ldr	r3, [pc, #56]	@ (8001048 <MX_USART2_UART_Init+0x94>)
 800100e:	2100      	movs	r1, #0
 8001010:	0018      	movs	r0, r3
 8001012:	f006 fe25 	bl	8007c60 <HAL_UARTEx_SetTxFifoThreshold>
 8001016:	1e03      	subs	r3, r0, #0
 8001018:	d001      	beq.n	800101e <MX_USART2_UART_Init+0x6a>
			!= HAL_OK)
	{
		Error_Handler();
 800101a:	f000 f8cb 	bl	80011b4 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8)
 800101e:	4b0a      	ldr	r3, [pc, #40]	@ (8001048 <MX_USART2_UART_Init+0x94>)
 8001020:	2100      	movs	r1, #0
 8001022:	0018      	movs	r0, r3
 8001024:	f006 fe5c 	bl	8007ce0 <HAL_UARTEx_SetRxFifoThreshold>
 8001028:	1e03      	subs	r3, r0, #0
 800102a:	d001      	beq.n	8001030 <MX_USART2_UART_Init+0x7c>
			!= HAL_OK)
	{
		Error_Handler();
 800102c:	f000 f8c2 	bl	80011b4 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001030:	4b05      	ldr	r3, [pc, #20]	@ (8001048 <MX_USART2_UART_Init+0x94>)
 8001032:	0018      	movs	r0, r3
 8001034:	f006 fdda 	bl	8007bec <HAL_UARTEx_DisableFifoMode>
 8001038:	1e03      	subs	r3, r0, #0
 800103a:	d001      	beq.n	8001040 <MX_USART2_UART_Init+0x8c>
	{
		Error_Handler();
 800103c:	f000 f8ba 	bl	80011b4 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8001040:	46c0      	nop			@ (mov r8, r8)
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	46c0      	nop			@ (mov r8, r8)
 8001048:	20000458 	.word	0x20000458
 800104c:	40004400 	.word	0x40004400

08001050 <MX_USART4_UART_Init>:
 * @brief USART4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART4_UART_Init(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	af00      	add	r7, sp, #0
	/* USER CODE END USART4_Init 0 */

	/* USER CODE BEGIN USART4_Init 1 */

	/* USER CODE END USART4_Init 1 */
	huart4.Instance = USART4;
 8001054:	4b16      	ldr	r3, [pc, #88]	@ (80010b0 <MX_USART4_UART_Init+0x60>)
 8001056:	4a17      	ldr	r2, [pc, #92]	@ (80010b4 <MX_USART4_UART_Init+0x64>)
 8001058:	601a      	str	r2, [r3, #0]
	huart4.Init.BaudRate = 115200;
 800105a:	4b15      	ldr	r3, [pc, #84]	@ (80010b0 <MX_USART4_UART_Init+0x60>)
 800105c:	22e1      	movs	r2, #225	@ 0xe1
 800105e:	0252      	lsls	r2, r2, #9
 8001060:	605a      	str	r2, [r3, #4]
	huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001062:	4b13      	ldr	r3, [pc, #76]	@ (80010b0 <MX_USART4_UART_Init+0x60>)
 8001064:	2200      	movs	r2, #0
 8001066:	609a      	str	r2, [r3, #8]
	huart4.Init.StopBits = UART_STOPBITS_1;
 8001068:	4b11      	ldr	r3, [pc, #68]	@ (80010b0 <MX_USART4_UART_Init+0x60>)
 800106a:	2200      	movs	r2, #0
 800106c:	60da      	str	r2, [r3, #12]
	huart4.Init.Parity = UART_PARITY_NONE;
 800106e:	4b10      	ldr	r3, [pc, #64]	@ (80010b0 <MX_USART4_UART_Init+0x60>)
 8001070:	2200      	movs	r2, #0
 8001072:	611a      	str	r2, [r3, #16]
	huart4.Init.Mode = UART_MODE_TX_RX;
 8001074:	4b0e      	ldr	r3, [pc, #56]	@ (80010b0 <MX_USART4_UART_Init+0x60>)
 8001076:	220c      	movs	r2, #12
 8001078:	615a      	str	r2, [r3, #20]
	huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800107a:	4b0d      	ldr	r3, [pc, #52]	@ (80010b0 <MX_USART4_UART_Init+0x60>)
 800107c:	2200      	movs	r2, #0
 800107e:	619a      	str	r2, [r3, #24]
	huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001080:	4b0b      	ldr	r3, [pc, #44]	@ (80010b0 <MX_USART4_UART_Init+0x60>)
 8001082:	2200      	movs	r2, #0
 8001084:	61da      	str	r2, [r3, #28]
	huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001086:	4b0a      	ldr	r3, [pc, #40]	@ (80010b0 <MX_USART4_UART_Init+0x60>)
 8001088:	2200      	movs	r2, #0
 800108a:	621a      	str	r2, [r3, #32]
	huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800108c:	4b08      	ldr	r3, [pc, #32]	@ (80010b0 <MX_USART4_UART_Init+0x60>)
 800108e:	2200      	movs	r2, #0
 8001090:	625a      	str	r2, [r3, #36]	@ 0x24
	huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001092:	4b07      	ldr	r3, [pc, #28]	@ (80010b0 <MX_USART4_UART_Init+0x60>)
 8001094:	2200      	movs	r2, #0
 8001096:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart4) != HAL_OK)
 8001098:	4b05      	ldr	r3, [pc, #20]	@ (80010b0 <MX_USART4_UART_Init+0x60>)
 800109a:	0018      	movs	r0, r3
 800109c:	f005 fc28 	bl	80068f0 <HAL_UART_Init>
 80010a0:	1e03      	subs	r3, r0, #0
 80010a2:	d001      	beq.n	80010a8 <MX_USART4_UART_Init+0x58>
	{
		Error_Handler();
 80010a4:	f000 f886 	bl	80011b4 <Error_Handler>
	}
	/* USER CODE BEGIN USART4_Init 2 */

	/* USER CODE END USART4_Init 2 */

}
 80010a8:	46c0      	nop			@ (mov r8, r8)
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	46c0      	nop			@ (mov r8, r8)
 80010b0:	200004ec 	.word	0x200004ec
 80010b4:	40004c00 	.word	0x40004c00

080010b8 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 80010be:	4b0c      	ldr	r3, [pc, #48]	@ (80010f0 <MX_DMA_Init+0x38>)
 80010c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80010c2:	4b0b      	ldr	r3, [pc, #44]	@ (80010f0 <MX_DMA_Init+0x38>)
 80010c4:	2101      	movs	r1, #1
 80010c6:	430a      	orrs	r2, r1
 80010c8:	639a      	str	r2, [r3, #56]	@ 0x38
 80010ca:	4b09      	ldr	r3, [pc, #36]	@ (80010f0 <MX_DMA_Init+0x38>)
 80010cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80010ce:	2201      	movs	r2, #1
 80010d0:	4013      	ands	r3, r2
 80010d2:	607b      	str	r3, [r7, #4]
 80010d4:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel2_3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80010d6:	2200      	movs	r2, #0
 80010d8:	2100      	movs	r1, #0
 80010da:	200a      	movs	r0, #10
 80010dc:	f000 fdd4 	bl	8001c88 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80010e0:	200a      	movs	r0, #10
 80010e2:	f000 fde6 	bl	8001cb2 <HAL_NVIC_EnableIRQ>

}
 80010e6:	46c0      	nop			@ (mov r8, r8)
 80010e8:	46bd      	mov	sp, r7
 80010ea:	b002      	add	sp, #8
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	46c0      	nop			@ (mov r8, r8)
 80010f0:	40021000 	.word	0x40021000

080010f4 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80010f4:	b590      	push	{r4, r7, lr}
 80010f6:	b089      	sub	sp, #36	@ 0x24
 80010f8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 80010fa:	240c      	movs	r4, #12
 80010fc:	193b      	adds	r3, r7, r4
 80010fe:	0018      	movs	r0, r3
 8001100:	2314      	movs	r3, #20
 8001102:	001a      	movs	r2, r3
 8001104:	2100      	movs	r1, #0
 8001106:	f00b ff0d 	bl	800cf24 <memset>
	{ 0 };
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800110a:	4b28      	ldr	r3, [pc, #160]	@ (80011ac <MX_GPIO_Init+0xb8>)
 800110c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800110e:	4b27      	ldr	r3, [pc, #156]	@ (80011ac <MX_GPIO_Init+0xb8>)
 8001110:	2101      	movs	r1, #1
 8001112:	430a      	orrs	r2, r1
 8001114:	635a      	str	r2, [r3, #52]	@ 0x34
 8001116:	4b25      	ldr	r3, [pc, #148]	@ (80011ac <MX_GPIO_Init+0xb8>)
 8001118:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800111a:	2201      	movs	r2, #1
 800111c:	4013      	ands	r3, r2
 800111e:	60bb      	str	r3, [r7, #8]
 8001120:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001122:	4b22      	ldr	r3, [pc, #136]	@ (80011ac <MX_GPIO_Init+0xb8>)
 8001124:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001126:	4b21      	ldr	r3, [pc, #132]	@ (80011ac <MX_GPIO_Init+0xb8>)
 8001128:	2102      	movs	r1, #2
 800112a:	430a      	orrs	r2, r1
 800112c:	635a      	str	r2, [r3, #52]	@ 0x34
 800112e:	4b1f      	ldr	r3, [pc, #124]	@ (80011ac <MX_GPIO_Init+0xb8>)
 8001130:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001132:	2202      	movs	r2, #2
 8001134:	4013      	ands	r3, r2
 8001136:	607b      	str	r3, [r7, #4]
 8001138:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800113a:	4b1c      	ldr	r3, [pc, #112]	@ (80011ac <MX_GPIO_Init+0xb8>)
 800113c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800113e:	4b1b      	ldr	r3, [pc, #108]	@ (80011ac <MX_GPIO_Init+0xb8>)
 8001140:	2108      	movs	r1, #8
 8001142:	430a      	orrs	r2, r1
 8001144:	635a      	str	r2, [r3, #52]	@ 0x34
 8001146:	4b19      	ldr	r3, [pc, #100]	@ (80011ac <MX_GPIO_Init+0xb8>)
 8001148:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800114a:	2208      	movs	r2, #8
 800114c:	4013      	ands	r3, r2
 800114e:	603b      	str	r3, [r7, #0]
 8001150:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, BLE_RESET_Pin | CAN_PWR_EN_Pin, GPIO_PIN_RESET);
 8001152:	4b17      	ldr	r3, [pc, #92]	@ (80011b0 <MX_GPIO_Init+0xbc>)
 8001154:	2200      	movs	r2, #0
 8001156:	2112      	movs	r1, #18
 8001158:	0018      	movs	r0, r3
 800115a:	f001 fbab 	bl	80028b4 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : BLE_RESET_Pin CAN_PWR_EN_Pin */
	GPIO_InitStruct.Pin = BLE_RESET_Pin | CAN_PWR_EN_Pin;
 800115e:	193b      	adds	r3, r7, r4
 8001160:	2212      	movs	r2, #18
 8001162:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001164:	193b      	adds	r3, r7, r4
 8001166:	2201      	movs	r2, #1
 8001168:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116a:	193b      	adds	r3, r7, r4
 800116c:	2200      	movs	r2, #0
 800116e:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001170:	193b      	adds	r3, r7, r4
 8001172:	2200      	movs	r2, #0
 8001174:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001176:	193b      	adds	r3, r7, r4
 8001178:	4a0d      	ldr	r2, [pc, #52]	@ (80011b0 <MX_GPIO_Init+0xbc>)
 800117a:	0019      	movs	r1, r3
 800117c:	0010      	movs	r0, r2
 800117e:	f001 fa2d 	bl	80025dc <HAL_GPIO_Init>

	/*Configure GPIO pins : BLE_SPI_IRQ_Pin USR_BTN_Pin */
	GPIO_InitStruct.Pin = BLE_SPI_IRQ_Pin | USR_BTN_Pin;
 8001182:	0021      	movs	r1, r4
 8001184:	187b      	adds	r3, r7, r1
 8001186:	22c0      	movs	r2, #192	@ 0xc0
 8001188:	01d2      	lsls	r2, r2, #7
 800118a:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800118c:	187b      	adds	r3, r7, r1
 800118e:	2200      	movs	r2, #0
 8001190:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001192:	187b      	adds	r3, r7, r1
 8001194:	2200      	movs	r2, #0
 8001196:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001198:	187b      	adds	r3, r7, r1
 800119a:	4a05      	ldr	r2, [pc, #20]	@ (80011b0 <MX_GPIO_Init+0xbc>)
 800119c:	0019      	movs	r1, r3
 800119e:	0010      	movs	r0, r2
 80011a0:	f001 fa1c 	bl	80025dc <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 80011a4:	46c0      	nop			@ (mov r8, r8)
 80011a6:	46bd      	mov	sp, r7
 80011a8:	b009      	add	sp, #36	@ 0x24
 80011aa:	bd90      	pop	{r4, r7, pc}
 80011ac:	40021000 	.word	0x40021000
 80011b0:	50000400 	.word	0x50000400

080011b4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011b8:	b672      	cpsid	i
}
 80011ba:	46c0      	nop			@ (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80011bc:	46c0      	nop			@ (mov r8, r8)
 80011be:	e7fd      	b.n	80011bc <Error_Handler+0x8>

080011c0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011c6:	4b11      	ldr	r3, [pc, #68]	@ (800120c <HAL_MspInit+0x4c>)
 80011c8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80011ca:	4b10      	ldr	r3, [pc, #64]	@ (800120c <HAL_MspInit+0x4c>)
 80011cc:	2101      	movs	r1, #1
 80011ce:	430a      	orrs	r2, r1
 80011d0:	641a      	str	r2, [r3, #64]	@ 0x40
 80011d2:	4b0e      	ldr	r3, [pc, #56]	@ (800120c <HAL_MspInit+0x4c>)
 80011d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011d6:	2201      	movs	r2, #1
 80011d8:	4013      	ands	r3, r2
 80011da:	607b      	str	r3, [r7, #4]
 80011dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011de:	4b0b      	ldr	r3, [pc, #44]	@ (800120c <HAL_MspInit+0x4c>)
 80011e0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80011e2:	4b0a      	ldr	r3, [pc, #40]	@ (800120c <HAL_MspInit+0x4c>)
 80011e4:	2180      	movs	r1, #128	@ 0x80
 80011e6:	0549      	lsls	r1, r1, #21
 80011e8:	430a      	orrs	r2, r1
 80011ea:	63da      	str	r2, [r3, #60]	@ 0x3c
 80011ec:	4b07      	ldr	r3, [pc, #28]	@ (800120c <HAL_MspInit+0x4c>)
 80011ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80011f0:	2380      	movs	r3, #128	@ 0x80
 80011f2:	055b      	lsls	r3, r3, #21
 80011f4:	4013      	ands	r3, r2
 80011f6:	603b      	str	r3, [r7, #0]
 80011f8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80011fa:	23c0      	movs	r3, #192	@ 0xc0
 80011fc:	00db      	lsls	r3, r3, #3
 80011fe:	0018      	movs	r0, r3
 8001200:	f000 fc80 	bl	8001b04 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001204:	46c0      	nop			@ (mov r8, r8)
 8001206:	46bd      	mov	sp, r7
 8001208:	b002      	add	sp, #8
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40021000 	.word	0x40021000

08001210 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001210:	b590      	push	{r4, r7, lr}
 8001212:	b09d      	sub	sp, #116	@ 0x74
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001218:	235c      	movs	r3, #92	@ 0x5c
 800121a:	18fb      	adds	r3, r7, r3
 800121c:	0018      	movs	r0, r3
 800121e:	2314      	movs	r3, #20
 8001220:	001a      	movs	r2, r3
 8001222:	2100      	movs	r1, #0
 8001224:	f00b fe7e 	bl	800cf24 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001228:	2410      	movs	r4, #16
 800122a:	193b      	adds	r3, r7, r4
 800122c:	0018      	movs	r0, r3
 800122e:	234c      	movs	r3, #76	@ 0x4c
 8001230:	001a      	movs	r2, r3
 8001232:	2100      	movs	r1, #0
 8001234:	f00b fe76 	bl	800cf24 <memset>
  if(hfdcan->Instance==FDCAN1)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a22      	ldr	r2, [pc, #136]	@ (80012c8 <HAL_FDCAN_MspInit+0xb8>)
 800123e:	4293      	cmp	r3, r2
 8001240:	d13e      	bne.n	80012c0 <HAL_FDCAN_MspInit+0xb0>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001242:	193b      	adds	r3, r7, r4
 8001244:	2280      	movs	r2, #128	@ 0x80
 8001246:	0492      	lsls	r2, r2, #18
 8001248:	601a      	str	r2, [r3, #0]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 800124a:	193b      	adds	r3, r7, r4
 800124c:	2200      	movs	r2, #0
 800124e:	649a      	str	r2, [r3, #72]	@ 0x48

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001250:	193b      	adds	r3, r7, r4
 8001252:	0018      	movs	r0, r3
 8001254:	f003 ffbc 	bl	80051d0 <HAL_RCCEx_PeriphCLKConfig>
 8001258:	1e03      	subs	r3, r0, #0
 800125a:	d001      	beq.n	8001260 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 800125c:	f7ff ffaa 	bl	80011b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001260:	4b1a      	ldr	r3, [pc, #104]	@ (80012cc <HAL_FDCAN_MspInit+0xbc>)
 8001262:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001264:	4b19      	ldr	r3, [pc, #100]	@ (80012cc <HAL_FDCAN_MspInit+0xbc>)
 8001266:	2180      	movs	r1, #128	@ 0x80
 8001268:	0149      	lsls	r1, r1, #5
 800126a:	430a      	orrs	r2, r1
 800126c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800126e:	4b17      	ldr	r3, [pc, #92]	@ (80012cc <HAL_FDCAN_MspInit+0xbc>)
 8001270:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001272:	2380      	movs	r3, #128	@ 0x80
 8001274:	015b      	lsls	r3, r3, #5
 8001276:	4013      	ands	r3, r2
 8001278:	60fb      	str	r3, [r7, #12]
 800127a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800127c:	4b13      	ldr	r3, [pc, #76]	@ (80012cc <HAL_FDCAN_MspInit+0xbc>)
 800127e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001280:	4b12      	ldr	r3, [pc, #72]	@ (80012cc <HAL_FDCAN_MspInit+0xbc>)
 8001282:	2108      	movs	r1, #8
 8001284:	430a      	orrs	r2, r1
 8001286:	635a      	str	r2, [r3, #52]	@ 0x34
 8001288:	4b10      	ldr	r3, [pc, #64]	@ (80012cc <HAL_FDCAN_MspInit+0xbc>)
 800128a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800128c:	2208      	movs	r2, #8
 800128e:	4013      	ands	r3, r2
 8001290:	60bb      	str	r3, [r7, #8]
 8001292:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001294:	215c      	movs	r1, #92	@ 0x5c
 8001296:	187b      	adds	r3, r7, r1
 8001298:	2203      	movs	r2, #3
 800129a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800129c:	187b      	adds	r3, r7, r1
 800129e:	2202      	movs	r2, #2
 80012a0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a2:	187b      	adds	r3, r7, r1
 80012a4:	2200      	movs	r2, #0
 80012a6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a8:	187b      	adds	r3, r7, r1
 80012aa:	2200      	movs	r2, #0
 80012ac:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_FDCAN1;
 80012ae:	187b      	adds	r3, r7, r1
 80012b0:	2203      	movs	r2, #3
 80012b2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012b4:	187b      	adds	r3, r7, r1
 80012b6:	4a06      	ldr	r2, [pc, #24]	@ (80012d0 <HAL_FDCAN_MspInit+0xc0>)
 80012b8:	0019      	movs	r1, r3
 80012ba:	0010      	movs	r0, r2
 80012bc:	f001 f98e 	bl	80025dc <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 80012c0:	46c0      	nop			@ (mov r8, r8)
 80012c2:	46bd      	mov	sp, r7
 80012c4:	b01d      	add	sp, #116	@ 0x74
 80012c6:	bd90      	pop	{r4, r7, pc}
 80012c8:	40006400 	.word	0x40006400
 80012cc:	40021000 	.word	0x40021000
 80012d0:	50000c00 	.word	0x50000c00

080012d4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80012d4:	b590      	push	{r4, r7, lr}
 80012d6:	b09d      	sub	sp, #116	@ 0x74
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012dc:	235c      	movs	r3, #92	@ 0x5c
 80012de:	18fb      	adds	r3, r7, r3
 80012e0:	0018      	movs	r0, r3
 80012e2:	2314      	movs	r3, #20
 80012e4:	001a      	movs	r2, r3
 80012e6:	2100      	movs	r1, #0
 80012e8:	f00b fe1c 	bl	800cf24 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012ec:	2410      	movs	r4, #16
 80012ee:	193b      	adds	r3, r7, r4
 80012f0:	0018      	movs	r0, r3
 80012f2:	234c      	movs	r3, #76	@ 0x4c
 80012f4:	001a      	movs	r2, r3
 80012f6:	2100      	movs	r1, #0
 80012f8:	f00b fe14 	bl	800cf24 <memset>
  if(hi2c->Instance==I2C2)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4a22      	ldr	r2, [pc, #136]	@ (800138c <HAL_I2C_MspInit+0xb8>)
 8001302:	4293      	cmp	r3, r2
 8001304:	d13e      	bne.n	8001384 <HAL_I2C_MspInit+0xb0>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001306:	193b      	adds	r3, r7, r4
 8001308:	2240      	movs	r2, #64	@ 0x40
 800130a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800130c:	193b      	adds	r3, r7, r4
 800130e:	2200      	movs	r2, #0
 8001310:	61da      	str	r2, [r3, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001312:	193b      	adds	r3, r7, r4
 8001314:	0018      	movs	r0, r3
 8001316:	f003 ff5b 	bl	80051d0 <HAL_RCCEx_PeriphCLKConfig>
 800131a:	1e03      	subs	r3, r0, #0
 800131c:	d001      	beq.n	8001322 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800131e:	f7ff ff49 	bl	80011b4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001322:	4b1b      	ldr	r3, [pc, #108]	@ (8001390 <HAL_I2C_MspInit+0xbc>)
 8001324:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001326:	4b1a      	ldr	r3, [pc, #104]	@ (8001390 <HAL_I2C_MspInit+0xbc>)
 8001328:	2101      	movs	r1, #1
 800132a:	430a      	orrs	r2, r1
 800132c:	635a      	str	r2, [r3, #52]	@ 0x34
 800132e:	4b18      	ldr	r3, [pc, #96]	@ (8001390 <HAL_I2C_MspInit+0xbc>)
 8001330:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001332:	2201      	movs	r2, #1
 8001334:	4013      	ands	r3, r2
 8001336:	60fb      	str	r3, [r7, #12]
 8001338:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PA6     ------> I2C2_SDA
    PA7     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800133a:	215c      	movs	r1, #92	@ 0x5c
 800133c:	187b      	adds	r3, r7, r1
 800133e:	22c0      	movs	r2, #192	@ 0xc0
 8001340:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001342:	187b      	adds	r3, r7, r1
 8001344:	2212      	movs	r2, #18
 8001346:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001348:	187b      	adds	r3, r7, r1
 800134a:	2200      	movs	r2, #0
 800134c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800134e:	187b      	adds	r3, r7, r1
 8001350:	2200      	movs	r2, #0
 8001352:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C2;
 8001354:	187b      	adds	r3, r7, r1
 8001356:	2208      	movs	r2, #8
 8001358:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800135a:	187a      	adds	r2, r7, r1
 800135c:	23a0      	movs	r3, #160	@ 0xa0
 800135e:	05db      	lsls	r3, r3, #23
 8001360:	0011      	movs	r1, r2
 8001362:	0018      	movs	r0, r3
 8001364:	f001 f93a 	bl	80025dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001368:	4b09      	ldr	r3, [pc, #36]	@ (8001390 <HAL_I2C_MspInit+0xbc>)
 800136a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800136c:	4b08      	ldr	r3, [pc, #32]	@ (8001390 <HAL_I2C_MspInit+0xbc>)
 800136e:	2180      	movs	r1, #128	@ 0x80
 8001370:	03c9      	lsls	r1, r1, #15
 8001372:	430a      	orrs	r2, r1
 8001374:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001376:	4b06      	ldr	r3, [pc, #24]	@ (8001390 <HAL_I2C_MspInit+0xbc>)
 8001378:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800137a:	2380      	movs	r3, #128	@ 0x80
 800137c:	03db      	lsls	r3, r3, #15
 800137e:	4013      	ands	r3, r2
 8001380:	60bb      	str	r3, [r7, #8]
 8001382:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001384:	46c0      	nop			@ (mov r8, r8)
 8001386:	46bd      	mov	sp, r7
 8001388:	b01d      	add	sp, #116	@ 0x74
 800138a:	bd90      	pop	{r4, r7, pc}
 800138c:	40005800 	.word	0x40005800
 8001390:	40021000 	.word	0x40021000

08001394 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001394:	b590      	push	{r4, r7, lr}
 8001396:	b08b      	sub	sp, #44	@ 0x2c
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800139c:	2414      	movs	r4, #20
 800139e:	193b      	adds	r3, r7, r4
 80013a0:	0018      	movs	r0, r3
 80013a2:	2314      	movs	r3, #20
 80013a4:	001a      	movs	r2, r3
 80013a6:	2100      	movs	r1, #0
 80013a8:	f00b fdbc 	bl	800cf24 <memset>
  if(hspi->Instance==SPI2)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a32      	ldr	r2, [pc, #200]	@ (800147c <HAL_SPI_MspInit+0xe8>)
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d15d      	bne.n	8001472 <HAL_SPI_MspInit+0xde>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80013b6:	4b32      	ldr	r3, [pc, #200]	@ (8001480 <HAL_SPI_MspInit+0xec>)
 80013b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80013ba:	4b31      	ldr	r3, [pc, #196]	@ (8001480 <HAL_SPI_MspInit+0xec>)
 80013bc:	2180      	movs	r1, #128	@ 0x80
 80013be:	01c9      	lsls	r1, r1, #7
 80013c0:	430a      	orrs	r2, r1
 80013c2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80013c4:	4b2e      	ldr	r3, [pc, #184]	@ (8001480 <HAL_SPI_MspInit+0xec>)
 80013c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80013c8:	2380      	movs	r3, #128	@ 0x80
 80013ca:	01db      	lsls	r3, r3, #7
 80013cc:	4013      	ands	r3, r2
 80013ce:	613b      	str	r3, [r7, #16]
 80013d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013d2:	4b2b      	ldr	r3, [pc, #172]	@ (8001480 <HAL_SPI_MspInit+0xec>)
 80013d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80013d6:	4b2a      	ldr	r3, [pc, #168]	@ (8001480 <HAL_SPI_MspInit+0xec>)
 80013d8:	2102      	movs	r1, #2
 80013da:	430a      	orrs	r2, r1
 80013dc:	635a      	str	r2, [r3, #52]	@ 0x34
 80013de:	4b28      	ldr	r3, [pc, #160]	@ (8001480 <HAL_SPI_MspInit+0xec>)
 80013e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013e2:	2202      	movs	r2, #2
 80013e4:	4013      	ands	r3, r2
 80013e6:	60fb      	str	r3, [r7, #12]
 80013e8:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> SPI2_MISO
    PB10     ------> SPI2_SCK
    PB11     ------> SPI2_MOSI
    PB12     ------> SPI2_NSS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80013ea:	193b      	adds	r3, r7, r4
 80013ec:	2204      	movs	r2, #4
 80013ee:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f0:	193b      	adds	r3, r7, r4
 80013f2:	2202      	movs	r2, #2
 80013f4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f6:	193b      	adds	r3, r7, r4
 80013f8:	2200      	movs	r2, #0
 80013fa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013fc:	193b      	adds	r3, r7, r4
 80013fe:	2200      	movs	r2, #0
 8001400:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8001402:	193b      	adds	r3, r7, r4
 8001404:	2201      	movs	r2, #1
 8001406:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001408:	193b      	adds	r3, r7, r4
 800140a:	4a1e      	ldr	r2, [pc, #120]	@ (8001484 <HAL_SPI_MspInit+0xf0>)
 800140c:	0019      	movs	r1, r3
 800140e:	0010      	movs	r0, r2
 8001410:	f001 f8e4 	bl	80025dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001414:	0021      	movs	r1, r4
 8001416:	187b      	adds	r3, r7, r1
 8001418:	2280      	movs	r2, #128	@ 0x80
 800141a:	00d2      	lsls	r2, r2, #3
 800141c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800141e:	000c      	movs	r4, r1
 8001420:	193b      	adds	r3, r7, r4
 8001422:	2202      	movs	r2, #2
 8001424:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001426:	193b      	adds	r3, r7, r4
 8001428:	2200      	movs	r2, #0
 800142a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800142c:	193b      	adds	r3, r7, r4
 800142e:	2200      	movs	r2, #0
 8001430:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001432:	193b      	adds	r3, r7, r4
 8001434:	2205      	movs	r2, #5
 8001436:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001438:	193b      	adds	r3, r7, r4
 800143a:	4a12      	ldr	r2, [pc, #72]	@ (8001484 <HAL_SPI_MspInit+0xf0>)
 800143c:	0019      	movs	r1, r3
 800143e:	0010      	movs	r0, r2
 8001440:	f001 f8cc 	bl	80025dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001444:	0021      	movs	r1, r4
 8001446:	187b      	adds	r3, r7, r1
 8001448:	22c0      	movs	r2, #192	@ 0xc0
 800144a:	0152      	lsls	r2, r2, #5
 800144c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800144e:	187b      	adds	r3, r7, r1
 8001450:	2202      	movs	r2, #2
 8001452:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001454:	187b      	adds	r3, r7, r1
 8001456:	2200      	movs	r2, #0
 8001458:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800145a:	187b      	adds	r3, r7, r1
 800145c:	2200      	movs	r2, #0
 800145e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8001460:	187b      	adds	r3, r7, r1
 8001462:	2200      	movs	r2, #0
 8001464:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001466:	187b      	adds	r3, r7, r1
 8001468:	4a06      	ldr	r2, [pc, #24]	@ (8001484 <HAL_SPI_MspInit+0xf0>)
 800146a:	0019      	movs	r1, r3
 800146c:	0010      	movs	r0, r2
 800146e:	f001 f8b5 	bl	80025dc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001472:	46c0      	nop			@ (mov r8, r8)
 8001474:	46bd      	mov	sp, r7
 8001476:	b00b      	add	sp, #44	@ 0x2c
 8001478:	bd90      	pop	{r4, r7, pc}
 800147a:	46c0      	nop			@ (mov r8, r8)
 800147c:	40003800 	.word	0x40003800
 8001480:	40021000 	.word	0x40021000
 8001484:	50000400 	.word	0x50000400

08001488 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b084      	sub	sp, #16
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681a      	ldr	r2, [r3, #0]
 8001494:	2380      	movs	r3, #128	@ 0x80
 8001496:	05db      	lsls	r3, r3, #23
 8001498:	429a      	cmp	r2, r3
 800149a:	d10c      	bne.n	80014b6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800149c:	4b10      	ldr	r3, [pc, #64]	@ (80014e0 <HAL_TIM_Base_MspInit+0x58>)
 800149e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80014a0:	4b0f      	ldr	r3, [pc, #60]	@ (80014e0 <HAL_TIM_Base_MspInit+0x58>)
 80014a2:	2101      	movs	r1, #1
 80014a4:	430a      	orrs	r2, r1
 80014a6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80014a8:	4b0d      	ldr	r3, [pc, #52]	@ (80014e0 <HAL_TIM_Base_MspInit+0x58>)
 80014aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014ac:	2201      	movs	r2, #1
 80014ae:	4013      	ands	r3, r2
 80014b0:	60fb      	str	r3, [r7, #12]
 80014b2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80014b4:	e010      	b.n	80014d8 <HAL_TIM_Base_MspInit+0x50>
  else if(htim_base->Instance==TIM4)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4a0a      	ldr	r2, [pc, #40]	@ (80014e4 <HAL_TIM_Base_MspInit+0x5c>)
 80014bc:	4293      	cmp	r3, r2
 80014be:	d10b      	bne.n	80014d8 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80014c0:	4b07      	ldr	r3, [pc, #28]	@ (80014e0 <HAL_TIM_Base_MspInit+0x58>)
 80014c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80014c4:	4b06      	ldr	r3, [pc, #24]	@ (80014e0 <HAL_TIM_Base_MspInit+0x58>)
 80014c6:	2104      	movs	r1, #4
 80014c8:	430a      	orrs	r2, r1
 80014ca:	63da      	str	r2, [r3, #60]	@ 0x3c
 80014cc:	4b04      	ldr	r3, [pc, #16]	@ (80014e0 <HAL_TIM_Base_MspInit+0x58>)
 80014ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014d0:	2204      	movs	r2, #4
 80014d2:	4013      	ands	r3, r2
 80014d4:	60bb      	str	r3, [r7, #8]
 80014d6:	68bb      	ldr	r3, [r7, #8]
}
 80014d8:	46c0      	nop			@ (mov r8, r8)
 80014da:	46bd      	mov	sp, r7
 80014dc:	b004      	add	sp, #16
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	40021000 	.word	0x40021000
 80014e4:	40000800 	.word	0x40000800

080014e8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80014e8:	b590      	push	{r4, r7, lr}
 80014ea:	b08b      	sub	sp, #44	@ 0x2c
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f0:	2414      	movs	r4, #20
 80014f2:	193b      	adds	r3, r7, r4
 80014f4:	0018      	movs	r0, r3
 80014f6:	2314      	movs	r3, #20
 80014f8:	001a      	movs	r2, r3
 80014fa:	2100      	movs	r1, #0
 80014fc:	f00b fd12 	bl	800cf24 <memset>
  if(htim->Instance==TIM2)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681a      	ldr	r2, [r3, #0]
 8001504:	2380      	movs	r3, #128	@ 0x80
 8001506:	05db      	lsls	r3, r3, #23
 8001508:	429a      	cmp	r2, r3
 800150a:	d122      	bne.n	8001552 <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800150c:	4b27      	ldr	r3, [pc, #156]	@ (80015ac <HAL_TIM_MspPostInit+0xc4>)
 800150e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001510:	4b26      	ldr	r3, [pc, #152]	@ (80015ac <HAL_TIM_MspPostInit+0xc4>)
 8001512:	2102      	movs	r1, #2
 8001514:	430a      	orrs	r2, r1
 8001516:	635a      	str	r2, [r3, #52]	@ 0x34
 8001518:	4b24      	ldr	r3, [pc, #144]	@ (80015ac <HAL_TIM_MspPostInit+0xc4>)
 800151a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800151c:	2202      	movs	r2, #2
 800151e:	4013      	ands	r3, r2
 8001520:	613b      	str	r3, [r7, #16]
 8001522:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = CAN_PWR_CLK_Pin;
 8001524:	0021      	movs	r1, r4
 8001526:	187b      	adds	r3, r7, r1
 8001528:	2208      	movs	r2, #8
 800152a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800152c:	187b      	adds	r3, r7, r1
 800152e:	2202      	movs	r2, #2
 8001530:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001532:	187b      	adds	r3, r7, r1
 8001534:	2200      	movs	r2, #0
 8001536:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001538:	187b      	adds	r3, r7, r1
 800153a:	2200      	movs	r2, #0
 800153c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 800153e:	187b      	adds	r3, r7, r1
 8001540:	2202      	movs	r2, #2
 8001542:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(CAN_PWR_CLK_GPIO_Port, &GPIO_InitStruct);
 8001544:	187b      	adds	r3, r7, r1
 8001546:	4a1a      	ldr	r2, [pc, #104]	@ (80015b0 <HAL_TIM_MspPostInit+0xc8>)
 8001548:	0019      	movs	r1, r3
 800154a:	0010      	movs	r0, r2
 800154c:	f001 f846 	bl	80025dc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001550:	e027      	b.n	80015a2 <HAL_TIM_MspPostInit+0xba>
  else if(htim->Instance==TIM4)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4a17      	ldr	r2, [pc, #92]	@ (80015b4 <HAL_TIM_MspPostInit+0xcc>)
 8001558:	4293      	cmp	r3, r2
 800155a:	d122      	bne.n	80015a2 <HAL_TIM_MspPostInit+0xba>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800155c:	4b13      	ldr	r3, [pc, #76]	@ (80015ac <HAL_TIM_MspPostInit+0xc4>)
 800155e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001560:	4b12      	ldr	r3, [pc, #72]	@ (80015ac <HAL_TIM_MspPostInit+0xc4>)
 8001562:	2102      	movs	r1, #2
 8001564:	430a      	orrs	r2, r1
 8001566:	635a      	str	r2, [r3, #52]	@ 0x34
 8001568:	4b10      	ldr	r3, [pc, #64]	@ (80015ac <HAL_TIM_MspPostInit+0xc4>)
 800156a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800156c:	2202      	movs	r2, #2
 800156e:	4013      	ands	r3, r2
 8001570:	60fb      	str	r3, [r7, #12]
 8001572:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED3_Pin|LED2_Pin|LED1_Pin;
 8001574:	2114      	movs	r1, #20
 8001576:	187b      	adds	r3, r7, r1
 8001578:	22e0      	movs	r2, #224	@ 0xe0
 800157a:	0092      	lsls	r2, r2, #2
 800157c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800157e:	187b      	adds	r3, r7, r1
 8001580:	2202      	movs	r2, #2
 8001582:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001584:	187b      	adds	r3, r7, r1
 8001586:	2200      	movs	r2, #0
 8001588:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800158a:	187b      	adds	r3, r7, r1
 800158c:	2200      	movs	r2, #0
 800158e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM4;
 8001590:	187b      	adds	r3, r7, r1
 8001592:	2209      	movs	r2, #9
 8001594:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001596:	187b      	adds	r3, r7, r1
 8001598:	4a05      	ldr	r2, [pc, #20]	@ (80015b0 <HAL_TIM_MspPostInit+0xc8>)
 800159a:	0019      	movs	r1, r3
 800159c:	0010      	movs	r0, r2
 800159e:	f001 f81d 	bl	80025dc <HAL_GPIO_Init>
}
 80015a2:	46c0      	nop			@ (mov r8, r8)
 80015a4:	46bd      	mov	sp, r7
 80015a6:	b00b      	add	sp, #44	@ 0x2c
 80015a8:	bd90      	pop	{r4, r7, pc}
 80015aa:	46c0      	nop			@ (mov r8, r8)
 80015ac:	40021000 	.word	0x40021000
 80015b0:	50000400 	.word	0x50000400
 80015b4:	40000800 	.word	0x40000800

080015b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015b8:	b590      	push	{r4, r7, lr}
 80015ba:	b09f      	sub	sp, #124	@ 0x7c
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c0:	2364      	movs	r3, #100	@ 0x64
 80015c2:	18fb      	adds	r3, r7, r3
 80015c4:	0018      	movs	r0, r3
 80015c6:	2314      	movs	r3, #20
 80015c8:	001a      	movs	r2, r3
 80015ca:	2100      	movs	r1, #0
 80015cc:	f00b fcaa 	bl	800cf24 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015d0:	2418      	movs	r4, #24
 80015d2:	193b      	adds	r3, r7, r4
 80015d4:	0018      	movs	r0, r3
 80015d6:	234c      	movs	r3, #76	@ 0x4c
 80015d8:	001a      	movs	r2, r3
 80015da:	2100      	movs	r1, #0
 80015dc:	f00b fca2 	bl	800cf24 <memset>
  if(huart->Instance==USART2)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a56      	ldr	r2, [pc, #344]	@ (8001740 <HAL_UART_MspInit+0x188>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d170      	bne.n	80016cc <HAL_UART_MspInit+0x114>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80015ea:	193b      	adds	r3, r7, r4
 80015ec:	2202      	movs	r2, #2
 80015ee:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80015f0:	193b      	adds	r3, r7, r4
 80015f2:	2200      	movs	r2, #0
 80015f4:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015f6:	193b      	adds	r3, r7, r4
 80015f8:	0018      	movs	r0, r3
 80015fa:	f003 fde9 	bl	80051d0 <HAL_RCCEx_PeriphCLKConfig>
 80015fe:	1e03      	subs	r3, r0, #0
 8001600:	d001      	beq.n	8001606 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001602:	f7ff fdd7 	bl	80011b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001606:	4b4f      	ldr	r3, [pc, #316]	@ (8001744 <HAL_UART_MspInit+0x18c>)
 8001608:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800160a:	4b4e      	ldr	r3, [pc, #312]	@ (8001744 <HAL_UART_MspInit+0x18c>)
 800160c:	2180      	movs	r1, #128	@ 0x80
 800160e:	0289      	lsls	r1, r1, #10
 8001610:	430a      	orrs	r2, r1
 8001612:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001614:	4b4b      	ldr	r3, [pc, #300]	@ (8001744 <HAL_UART_MspInit+0x18c>)
 8001616:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001618:	2380      	movs	r3, #128	@ 0x80
 800161a:	029b      	lsls	r3, r3, #10
 800161c:	4013      	ands	r3, r2
 800161e:	617b      	str	r3, [r7, #20]
 8001620:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001622:	4b48      	ldr	r3, [pc, #288]	@ (8001744 <HAL_UART_MspInit+0x18c>)
 8001624:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001626:	4b47      	ldr	r3, [pc, #284]	@ (8001744 <HAL_UART_MspInit+0x18c>)
 8001628:	2101      	movs	r1, #1
 800162a:	430a      	orrs	r2, r1
 800162c:	635a      	str	r2, [r3, #52]	@ 0x34
 800162e:	4b45      	ldr	r3, [pc, #276]	@ (8001744 <HAL_UART_MspInit+0x18c>)
 8001630:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001632:	2201      	movs	r2, #1
 8001634:	4013      	ands	r3, r2
 8001636:	613b      	str	r3, [r7, #16]
 8001638:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800163a:	2164      	movs	r1, #100	@ 0x64
 800163c:	187b      	adds	r3, r7, r1
 800163e:	220c      	movs	r2, #12
 8001640:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001642:	187b      	adds	r3, r7, r1
 8001644:	2202      	movs	r2, #2
 8001646:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001648:	187b      	adds	r3, r7, r1
 800164a:	2200      	movs	r2, #0
 800164c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800164e:	187b      	adds	r3, r7, r1
 8001650:	2200      	movs	r2, #0
 8001652:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001654:	187b      	adds	r3, r7, r1
 8001656:	2201      	movs	r2, #1
 8001658:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800165a:	187a      	adds	r2, r7, r1
 800165c:	23a0      	movs	r3, #160	@ 0xa0
 800165e:	05db      	lsls	r3, r3, #23
 8001660:	0011      	movs	r1, r2
 8001662:	0018      	movs	r0, r3
 8001664:	f000 ffba 	bl	80025dc <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel3;
 8001668:	4b37      	ldr	r3, [pc, #220]	@ (8001748 <HAL_UART_MspInit+0x190>)
 800166a:	4a38      	ldr	r2, [pc, #224]	@ (800174c <HAL_UART_MspInit+0x194>)
 800166c:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800166e:	4b36      	ldr	r3, [pc, #216]	@ (8001748 <HAL_UART_MspInit+0x190>)
 8001670:	2235      	movs	r2, #53	@ 0x35
 8001672:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001674:	4b34      	ldr	r3, [pc, #208]	@ (8001748 <HAL_UART_MspInit+0x190>)
 8001676:	2210      	movs	r2, #16
 8001678:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800167a:	4b33      	ldr	r3, [pc, #204]	@ (8001748 <HAL_UART_MspInit+0x190>)
 800167c:	2200      	movs	r2, #0
 800167e:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001680:	4b31      	ldr	r3, [pc, #196]	@ (8001748 <HAL_UART_MspInit+0x190>)
 8001682:	2280      	movs	r2, #128	@ 0x80
 8001684:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001686:	4b30      	ldr	r3, [pc, #192]	@ (8001748 <HAL_UART_MspInit+0x190>)
 8001688:	2200      	movs	r2, #0
 800168a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800168c:	4b2e      	ldr	r3, [pc, #184]	@ (8001748 <HAL_UART_MspInit+0x190>)
 800168e:	2200      	movs	r2, #0
 8001690:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001692:	4b2d      	ldr	r3, [pc, #180]	@ (8001748 <HAL_UART_MspInit+0x190>)
 8001694:	2200      	movs	r2, #0
 8001696:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001698:	4b2b      	ldr	r3, [pc, #172]	@ (8001748 <HAL_UART_MspInit+0x190>)
 800169a:	2200      	movs	r2, #0
 800169c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800169e:	4b2a      	ldr	r3, [pc, #168]	@ (8001748 <HAL_UART_MspInit+0x190>)
 80016a0:	0018      	movs	r0, r3
 80016a2:	f000 fb23 	bl	8001cec <HAL_DMA_Init>
 80016a6:	1e03      	subs	r3, r0, #0
 80016a8:	d001      	beq.n	80016ae <HAL_UART_MspInit+0xf6>
    {
      Error_Handler();
 80016aa:	f7ff fd83 	bl	80011b4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	4a25      	ldr	r2, [pc, #148]	@ (8001748 <HAL_UART_MspInit+0x190>)
 80016b2:	67da      	str	r2, [r3, #124]	@ 0x7c
 80016b4:	4b24      	ldr	r3, [pc, #144]	@ (8001748 <HAL_UART_MspInit+0x190>)
 80016b6:	687a      	ldr	r2, [r7, #4]
 80016b8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_LPUART2_IRQn, 0, 0);
 80016ba:	2200      	movs	r2, #0
 80016bc:	2100      	movs	r1, #0
 80016be:	201c      	movs	r0, #28
 80016c0:	f000 fae2 	bl	8001c88 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_LPUART2_IRQn);
 80016c4:	201c      	movs	r0, #28
 80016c6:	f000 faf4 	bl	8001cb2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART4_MspInit 1 */

  /* USER CODE END USART4_MspInit 1 */
  }

}
 80016ca:	e035      	b.n	8001738 <HAL_UART_MspInit+0x180>
  else if(huart->Instance==USART4)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a1f      	ldr	r2, [pc, #124]	@ (8001750 <HAL_UART_MspInit+0x198>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d130      	bne.n	8001738 <HAL_UART_MspInit+0x180>
    __HAL_RCC_USART4_CLK_ENABLE();
 80016d6:	4b1b      	ldr	r3, [pc, #108]	@ (8001744 <HAL_UART_MspInit+0x18c>)
 80016d8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80016da:	4b1a      	ldr	r3, [pc, #104]	@ (8001744 <HAL_UART_MspInit+0x18c>)
 80016dc:	2180      	movs	r1, #128	@ 0x80
 80016de:	0309      	lsls	r1, r1, #12
 80016e0:	430a      	orrs	r2, r1
 80016e2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80016e4:	4b17      	ldr	r3, [pc, #92]	@ (8001744 <HAL_UART_MspInit+0x18c>)
 80016e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80016e8:	2380      	movs	r3, #128	@ 0x80
 80016ea:	031b      	lsls	r3, r3, #12
 80016ec:	4013      	ands	r3, r2
 80016ee:	60fb      	str	r3, [r7, #12]
 80016f0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016f2:	4b14      	ldr	r3, [pc, #80]	@ (8001744 <HAL_UART_MspInit+0x18c>)
 80016f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80016f6:	4b13      	ldr	r3, [pc, #76]	@ (8001744 <HAL_UART_MspInit+0x18c>)
 80016f8:	2101      	movs	r1, #1
 80016fa:	430a      	orrs	r2, r1
 80016fc:	635a      	str	r2, [r3, #52]	@ 0x34
 80016fe:	4b11      	ldr	r3, [pc, #68]	@ (8001744 <HAL_UART_MspInit+0x18c>)
 8001700:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001702:	2201      	movs	r2, #1
 8001704:	4013      	ands	r3, r2
 8001706:	60bb      	str	r3, [r7, #8]
 8001708:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800170a:	2164      	movs	r1, #100	@ 0x64
 800170c:	187b      	adds	r3, r7, r1
 800170e:	2203      	movs	r2, #3
 8001710:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001712:	187b      	adds	r3, r7, r1
 8001714:	2202      	movs	r2, #2
 8001716:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001718:	187b      	adds	r3, r7, r1
 800171a:	2200      	movs	r2, #0
 800171c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800171e:	187b      	adds	r3, r7, r1
 8001720:	2200      	movs	r2, #0
 8001722:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART4;
 8001724:	187b      	adds	r3, r7, r1
 8001726:	2204      	movs	r2, #4
 8001728:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800172a:	187a      	adds	r2, r7, r1
 800172c:	23a0      	movs	r3, #160	@ 0xa0
 800172e:	05db      	lsls	r3, r3, #23
 8001730:	0011      	movs	r1, r2
 8001732:	0018      	movs	r0, r3
 8001734:	f000 ff52 	bl	80025dc <HAL_GPIO_Init>
}
 8001738:	46c0      	nop			@ (mov r8, r8)
 800173a:	46bd      	mov	sp, r7
 800173c:	b01f      	add	sp, #124	@ 0x7c
 800173e:	bd90      	pop	{r4, r7, pc}
 8001740:	40004400 	.word	0x40004400
 8001744:	40021000 	.word	0x40021000
 8001748:	20000580 	.word	0x20000580
 800174c:	40020030 	.word	0x40020030
 8001750:	40004c00 	.word	0x40004c00

08001754 <NMI_Handler>:
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN NonMaskableInt_IRQn 0 */

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 8001758:	46c0      	nop			@ (mov r8, r8)
 800175a:	e7fd      	b.n	8001758 <NMI_Handler+0x4>

0800175c <HardFault_Handler>:

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1)
 8001760:	46c0      	nop			@ (mov r8, r8)
 8001762:	e7fd      	b.n	8001760 <HardFault_Handler+0x4>

08001764 <SVC_Handler>:

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0

	/* USER CODE END SVC_IRQn 0 */
	/* USER CODE BEGIN SVC_IRQn 1 */

	/* USER CODE END SVC_IRQn 1 */
}
 8001768:	46c0      	nop			@ (mov r8, r8)
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}

0800176e <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void)
{
 800176e:	b580      	push	{r7, lr}
 8001770:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 8001772:	46c0      	nop			@ (mov r8, r8)
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}

08001778 <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN SysTick_IRQn 0 */
	breathe_LED();
 800177c:	f7ff f922 	bl	80009c4 <breathe_LED>
	/* USER CODE END SysTick_IRQn 0 */
	HAL_IncTick();
 8001780:	f000 f980 	bl	8001a84 <HAL_IncTick>
	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 8001784:	46c0      	nop			@ (mov r8, r8)
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
	...

0800178c <USB_UCPD1_2_IRQHandler>:

/**
 * @brief This function handles USB, UCPD1 and UCPD2 global interrupts.
 */
void USB_UCPD1_2_IRQHandler(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USB_UCPD1_2_IRQn 0 */

	/* USER CODE END USB_UCPD1_2_IRQn 0 */
	HAL_PCD_IRQHandler(&hpcd_USB_DRD_FS);
 8001790:	4b03      	ldr	r3, [pc, #12]	@ (80017a0 <USB_UCPD1_2_IRQHandler+0x14>)
 8001792:	0018      	movs	r0, r3
 8001794:	f001 fbd2 	bl	8002f3c <HAL_PCD_IRQHandler>
	/* USER CODE BEGIN USB_UCPD1_2_IRQn 1 */

	/* USER CODE END USB_UCPD1_2_IRQn 1 */
}
 8001798:	46c0      	nop			@ (mov r8, r8)
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	46c0      	nop			@ (mov r8, r8)
 80017a0:	20001adc 	.word	0x20001adc

080017a4 <DMA1_Channel2_3_IRQHandler>:

/**
 * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
 */
void DMA1_Channel2_3_IRQHandler(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

	/* USER CODE END DMA1_Channel2_3_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80017a8:	4b03      	ldr	r3, [pc, #12]	@ (80017b8 <DMA1_Channel2_3_IRQHandler+0x14>)
 80017aa:	0018      	movs	r0, r3
 80017ac:	f000 fc12 	bl	8001fd4 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

	/* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80017b0:	46c0      	nop			@ (mov r8, r8)
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	46c0      	nop			@ (mov r8, r8)
 80017b8:	20000580 	.word	0x20000580

080017bc <USART2_LPUART2_IRQHandler>:

/**
 * @brief This function handles USART2 + LPUART2 Interrupt.
 */
void USART2_LPUART2_IRQHandler(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART2_LPUART2_IRQn 0 */

	/* USER CODE END USART2_LPUART2_IRQn 0 */
	HAL_UART_IRQHandler(&huart2);
 80017c0:	4b03      	ldr	r3, [pc, #12]	@ (80017d0 <USART2_LPUART2_IRQHandler+0x14>)
 80017c2:	0018      	movs	r0, r3
 80017c4:	f005 f8ea 	bl	800699c <HAL_UART_IRQHandler>
	/* USER CODE BEGIN USART2_LPUART2_IRQn 1 */

	/* USER CODE END USART2_LPUART2_IRQn 1 */
}
 80017c8:	46c0      	nop			@ (mov r8, r8)
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	46c0      	nop			@ (mov r8, r8)
 80017d0:	20000458 	.word	0x20000458

080017d4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  return 1;
 80017d8:	2301      	movs	r3, #1
}
 80017da:	0018      	movs	r0, r3
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}

080017e0 <_kill>:

int _kill(int pid, int sig)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
 80017e8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80017ea:	f00b fc51 	bl	800d090 <__errno>
 80017ee:	0003      	movs	r3, r0
 80017f0:	2216      	movs	r2, #22
 80017f2:	601a      	str	r2, [r3, #0]
  return -1;
 80017f4:	2301      	movs	r3, #1
 80017f6:	425b      	negs	r3, r3
}
 80017f8:	0018      	movs	r0, r3
 80017fa:	46bd      	mov	sp, r7
 80017fc:	b002      	add	sp, #8
 80017fe:	bd80      	pop	{r7, pc}

08001800 <_exit>:

void _exit (int status)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001808:	2301      	movs	r3, #1
 800180a:	425a      	negs	r2, r3
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	0011      	movs	r1, r2
 8001810:	0018      	movs	r0, r3
 8001812:	f7ff ffe5 	bl	80017e0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001816:	46c0      	nop			@ (mov r8, r8)
 8001818:	e7fd      	b.n	8001816 <_exit+0x16>

0800181a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800181a:	b580      	push	{r7, lr}
 800181c:	b086      	sub	sp, #24
 800181e:	af00      	add	r7, sp, #0
 8001820:	60f8      	str	r0, [r7, #12]
 8001822:	60b9      	str	r1, [r7, #8]
 8001824:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001826:	2300      	movs	r3, #0
 8001828:	617b      	str	r3, [r7, #20]
 800182a:	e00a      	b.n	8001842 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800182c:	e000      	b.n	8001830 <_read+0x16>
 800182e:	bf00      	nop
 8001830:	0001      	movs	r1, r0
 8001832:	68bb      	ldr	r3, [r7, #8]
 8001834:	1c5a      	adds	r2, r3, #1
 8001836:	60ba      	str	r2, [r7, #8]
 8001838:	b2ca      	uxtb	r2, r1
 800183a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	3301      	adds	r3, #1
 8001840:	617b      	str	r3, [r7, #20]
 8001842:	697a      	ldr	r2, [r7, #20]
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	429a      	cmp	r2, r3
 8001848:	dbf0      	blt.n	800182c <_read+0x12>
  }

  return len;
 800184a:	687b      	ldr	r3, [r7, #4]
}
 800184c:	0018      	movs	r0, r3
 800184e:	46bd      	mov	sp, r7
 8001850:	b006      	add	sp, #24
 8001852:	bd80      	pop	{r7, pc}

08001854 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b086      	sub	sp, #24
 8001858:	af00      	add	r7, sp, #0
 800185a:	60f8      	str	r0, [r7, #12]
 800185c:	60b9      	str	r1, [r7, #8]
 800185e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001860:	2300      	movs	r3, #0
 8001862:	617b      	str	r3, [r7, #20]
 8001864:	e009      	b.n	800187a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001866:	68bb      	ldr	r3, [r7, #8]
 8001868:	1c5a      	adds	r2, r3, #1
 800186a:	60ba      	str	r2, [r7, #8]
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	0018      	movs	r0, r3
 8001870:	e000      	b.n	8001874 <_write+0x20>
 8001872:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	3301      	adds	r3, #1
 8001878:	617b      	str	r3, [r7, #20]
 800187a:	697a      	ldr	r2, [r7, #20]
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	429a      	cmp	r2, r3
 8001880:	dbf1      	blt.n	8001866 <_write+0x12>
  }
  return len;
 8001882:	687b      	ldr	r3, [r7, #4]
}
 8001884:	0018      	movs	r0, r3
 8001886:	46bd      	mov	sp, r7
 8001888:	b006      	add	sp, #24
 800188a:	bd80      	pop	{r7, pc}

0800188c <_close>:

int _close(int file)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001894:	2301      	movs	r3, #1
 8001896:	425b      	negs	r3, r3
}
 8001898:	0018      	movs	r0, r3
 800189a:	46bd      	mov	sp, r7
 800189c:	b002      	add	sp, #8
 800189e:	bd80      	pop	{r7, pc}

080018a0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
 80018a8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	2280      	movs	r2, #128	@ 0x80
 80018ae:	0192      	lsls	r2, r2, #6
 80018b0:	605a      	str	r2, [r3, #4]
  return 0;
 80018b2:	2300      	movs	r3, #0
}
 80018b4:	0018      	movs	r0, r3
 80018b6:	46bd      	mov	sp, r7
 80018b8:	b002      	add	sp, #8
 80018ba:	bd80      	pop	{r7, pc}

080018bc <_isatty>:

int _isatty(int file)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018c4:	2301      	movs	r3, #1
}
 80018c6:	0018      	movs	r0, r3
 80018c8:	46bd      	mov	sp, r7
 80018ca:	b002      	add	sp, #8
 80018cc:	bd80      	pop	{r7, pc}

080018ce <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018ce:	b580      	push	{r7, lr}
 80018d0:	b084      	sub	sp, #16
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	60f8      	str	r0, [r7, #12]
 80018d6:	60b9      	str	r1, [r7, #8]
 80018d8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018da:	2300      	movs	r3, #0
}
 80018dc:	0018      	movs	r0, r3
 80018de:	46bd      	mov	sp, r7
 80018e0:	b004      	add	sp, #16
 80018e2:	bd80      	pop	{r7, pc}

080018e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b086      	sub	sp, #24
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018ec:	4a14      	ldr	r2, [pc, #80]	@ (8001940 <_sbrk+0x5c>)
 80018ee:	4b15      	ldr	r3, [pc, #84]	@ (8001944 <_sbrk+0x60>)
 80018f0:	1ad3      	subs	r3, r2, r3
 80018f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018f4:	697b      	ldr	r3, [r7, #20]
 80018f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018f8:	4b13      	ldr	r3, [pc, #76]	@ (8001948 <_sbrk+0x64>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d102      	bne.n	8001906 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001900:	4b11      	ldr	r3, [pc, #68]	@ (8001948 <_sbrk+0x64>)
 8001902:	4a12      	ldr	r2, [pc, #72]	@ (800194c <_sbrk+0x68>)
 8001904:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001906:	4b10      	ldr	r3, [pc, #64]	@ (8001948 <_sbrk+0x64>)
 8001908:	681a      	ldr	r2, [r3, #0]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	18d3      	adds	r3, r2, r3
 800190e:	693a      	ldr	r2, [r7, #16]
 8001910:	429a      	cmp	r2, r3
 8001912:	d207      	bcs.n	8001924 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001914:	f00b fbbc 	bl	800d090 <__errno>
 8001918:	0003      	movs	r3, r0
 800191a:	220c      	movs	r2, #12
 800191c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800191e:	2301      	movs	r3, #1
 8001920:	425b      	negs	r3, r3
 8001922:	e009      	b.n	8001938 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001924:	4b08      	ldr	r3, [pc, #32]	@ (8001948 <_sbrk+0x64>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800192a:	4b07      	ldr	r3, [pc, #28]	@ (8001948 <_sbrk+0x64>)
 800192c:	681a      	ldr	r2, [r3, #0]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	18d2      	adds	r2, r2, r3
 8001932:	4b05      	ldr	r3, [pc, #20]	@ (8001948 <_sbrk+0x64>)
 8001934:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001936:	68fb      	ldr	r3, [r7, #12]
}
 8001938:	0018      	movs	r0, r3
 800193a:	46bd      	mov	sp, r7
 800193c:	b006      	add	sp, #24
 800193e:	bd80      	pop	{r7, pc}
 8001940:	20024000 	.word	0x20024000
 8001944:	00000400 	.word	0x00000400
 8001948:	200005f0 	.word	0x200005f0
 800194c:	20002128 	.word	0x20002128

08001950 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001954:	46c0      	nop			@ (mov r8, r8)
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
	...

0800195c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800195c:	480d      	ldr	r0, [pc, #52]	@ (8001994 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800195e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001960:	f7ff fff6 	bl	8001950 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001964:	480c      	ldr	r0, [pc, #48]	@ (8001998 <LoopForever+0x6>)
  ldr r1, =_edata
 8001966:	490d      	ldr	r1, [pc, #52]	@ (800199c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001968:	4a0d      	ldr	r2, [pc, #52]	@ (80019a0 <LoopForever+0xe>)
  movs r3, #0
 800196a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800196c:	e002      	b.n	8001974 <LoopCopyDataInit>

0800196e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800196e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001970:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001972:	3304      	adds	r3, #4

08001974 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001974:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001976:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001978:	d3f9      	bcc.n	800196e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800197a:	4a0a      	ldr	r2, [pc, #40]	@ (80019a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800197c:	4c0a      	ldr	r4, [pc, #40]	@ (80019a8 <LoopForever+0x16>)
  movs r3, #0
 800197e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001980:	e001      	b.n	8001986 <LoopFillZerobss>

08001982 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001982:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001984:	3204      	adds	r2, #4

08001986 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001986:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001988:	d3fb      	bcc.n	8001982 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800198a:	f00b fb87 	bl	800d09c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800198e:	f7ff f859 	bl	8000a44 <main>

08001992 <LoopForever>:

LoopForever:
  b LoopForever
 8001992:	e7fe      	b.n	8001992 <LoopForever>
  ldr   r0, =_estack
 8001994:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8001998:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800199c:	20000170 	.word	0x20000170
  ldr r2, =_sidata
 80019a0:	0800e220 	.word	0x0800e220
  ldr r2, =_sbss
 80019a4:	20000170 	.word	0x20000170
  ldr r4, =_ebss
 80019a8:	20002128 	.word	0x20002128

080019ac <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019ac:	e7fe      	b.n	80019ac <ADC1_COMP_IRQHandler>
	...

080019b0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80019b6:	1dfb      	adds	r3, r7, #7
 80019b8:	2200      	movs	r2, #0
 80019ba:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019bc:	4b0b      	ldr	r3, [pc, #44]	@ (80019ec <HAL_Init+0x3c>)
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	4b0a      	ldr	r3, [pc, #40]	@ (80019ec <HAL_Init+0x3c>)
 80019c2:	2180      	movs	r1, #128	@ 0x80
 80019c4:	0049      	lsls	r1, r1, #1
 80019c6:	430a      	orrs	r2, r1
 80019c8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80019ca:	2003      	movs	r0, #3
 80019cc:	f000 f810 	bl	80019f0 <HAL_InitTick>
 80019d0:	1e03      	subs	r3, r0, #0
 80019d2:	d003      	beq.n	80019dc <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80019d4:	1dfb      	adds	r3, r7, #7
 80019d6:	2201      	movs	r2, #1
 80019d8:	701a      	strb	r2, [r3, #0]
 80019da:	e001      	b.n	80019e0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80019dc:	f7ff fbf0 	bl	80011c0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80019e0:	1dfb      	adds	r3, r7, #7
 80019e2:	781b      	ldrb	r3, [r3, #0]
}
 80019e4:	0018      	movs	r0, r3
 80019e6:	46bd      	mov	sp, r7
 80019e8:	b002      	add	sp, #8
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	40022000 	.word	0x40022000

080019f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019f0:	b590      	push	{r4, r7, lr}
 80019f2:	b085      	sub	sp, #20
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80019f8:	230f      	movs	r3, #15
 80019fa:	18fb      	adds	r3, r7, r3
 80019fc:	2200      	movs	r2, #0
 80019fe:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001a00:	4b1d      	ldr	r3, [pc, #116]	@ (8001a78 <HAL_InitTick+0x88>)
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d02b      	beq.n	8001a60 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001a08:	4b1c      	ldr	r3, [pc, #112]	@ (8001a7c <HAL_InitTick+0x8c>)
 8001a0a:	681c      	ldr	r4, [r3, #0]
 8001a0c:	4b1a      	ldr	r3, [pc, #104]	@ (8001a78 <HAL_InitTick+0x88>)
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	0019      	movs	r1, r3
 8001a12:	23fa      	movs	r3, #250	@ 0xfa
 8001a14:	0098      	lsls	r0, r3, #2
 8001a16:	f7fe fb91 	bl	800013c <__udivsi3>
 8001a1a:	0003      	movs	r3, r0
 8001a1c:	0019      	movs	r1, r3
 8001a1e:	0020      	movs	r0, r4
 8001a20:	f7fe fb8c 	bl	800013c <__udivsi3>
 8001a24:	0003      	movs	r3, r0
 8001a26:	0018      	movs	r0, r3
 8001a28:	f000 f953 	bl	8001cd2 <HAL_SYSTICK_Config>
 8001a2c:	1e03      	subs	r3, r0, #0
 8001a2e:	d112      	bne.n	8001a56 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2b03      	cmp	r3, #3
 8001a34:	d80a      	bhi.n	8001a4c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a36:	6879      	ldr	r1, [r7, #4]
 8001a38:	2301      	movs	r3, #1
 8001a3a:	425b      	negs	r3, r3
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	0018      	movs	r0, r3
 8001a40:	f000 f922 	bl	8001c88 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a44:	4b0e      	ldr	r3, [pc, #56]	@ (8001a80 <HAL_InitTick+0x90>)
 8001a46:	687a      	ldr	r2, [r7, #4]
 8001a48:	601a      	str	r2, [r3, #0]
 8001a4a:	e00d      	b.n	8001a68 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001a4c:	230f      	movs	r3, #15
 8001a4e:	18fb      	adds	r3, r7, r3
 8001a50:	2201      	movs	r2, #1
 8001a52:	701a      	strb	r2, [r3, #0]
 8001a54:	e008      	b.n	8001a68 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a56:	230f      	movs	r3, #15
 8001a58:	18fb      	adds	r3, r7, r3
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	701a      	strb	r2, [r3, #0]
 8001a5e:	e003      	b.n	8001a68 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a60:	230f      	movs	r3, #15
 8001a62:	18fb      	adds	r3, r7, r3
 8001a64:	2201      	movs	r2, #1
 8001a66:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001a68:	230f      	movs	r3, #15
 8001a6a:	18fb      	adds	r3, r7, r3
 8001a6c:	781b      	ldrb	r3, [r3, #0]
}
 8001a6e:	0018      	movs	r0, r3
 8001a70:	46bd      	mov	sp, r7
 8001a72:	b005      	add	sp, #20
 8001a74:	bd90      	pop	{r4, r7, pc}
 8001a76:	46c0      	nop			@ (mov r8, r8)
 8001a78:	2000001c 	.word	0x2000001c
 8001a7c:	20000014 	.word	0x20000014
 8001a80:	20000018 	.word	0x20000018

08001a84 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a88:	4b05      	ldr	r3, [pc, #20]	@ (8001aa0 <HAL_IncTick+0x1c>)
 8001a8a:	781b      	ldrb	r3, [r3, #0]
 8001a8c:	001a      	movs	r2, r3
 8001a8e:	4b05      	ldr	r3, [pc, #20]	@ (8001aa4 <HAL_IncTick+0x20>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	18d2      	adds	r2, r2, r3
 8001a94:	4b03      	ldr	r3, [pc, #12]	@ (8001aa4 <HAL_IncTick+0x20>)
 8001a96:	601a      	str	r2, [r3, #0]
}
 8001a98:	46c0      	nop			@ (mov r8, r8)
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	46c0      	nop			@ (mov r8, r8)
 8001aa0:	2000001c 	.word	0x2000001c
 8001aa4:	200005f4 	.word	0x200005f4

08001aa8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
  return uwTick;
 8001aac:	4b02      	ldr	r3, [pc, #8]	@ (8001ab8 <HAL_GetTick+0x10>)
 8001aae:	681b      	ldr	r3, [r3, #0]
}
 8001ab0:	0018      	movs	r0, r3
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	46c0      	nop			@ (mov r8, r8)
 8001ab8:	200005f4 	.word	0x200005f4

08001abc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b084      	sub	sp, #16
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ac4:	f7ff fff0 	bl	8001aa8 <HAL_GetTick>
 8001ac8:	0003      	movs	r3, r0
 8001aca:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	3301      	adds	r3, #1
 8001ad4:	d005      	beq.n	8001ae2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ad6:	4b0a      	ldr	r3, [pc, #40]	@ (8001b00 <HAL_Delay+0x44>)
 8001ad8:	781b      	ldrb	r3, [r3, #0]
 8001ada:	001a      	movs	r2, r3
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	189b      	adds	r3, r3, r2
 8001ae0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ae2:	46c0      	nop			@ (mov r8, r8)
 8001ae4:	f7ff ffe0 	bl	8001aa8 <HAL_GetTick>
 8001ae8:	0002      	movs	r2, r0
 8001aea:	68bb      	ldr	r3, [r7, #8]
 8001aec:	1ad3      	subs	r3, r2, r3
 8001aee:	68fa      	ldr	r2, [r7, #12]
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d8f7      	bhi.n	8001ae4 <HAL_Delay+0x28>
  {
  }
}
 8001af4:	46c0      	nop			@ (mov r8, r8)
 8001af6:	46c0      	nop			@ (mov r8, r8)
 8001af8:	46bd      	mov	sp, r7
 8001afa:	b004      	add	sp, #16
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	46c0      	nop			@ (mov r8, r8)
 8001b00:	2000001c 	.word	0x2000001c

08001b04 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8001b0c:	4b06      	ldr	r3, [pc, #24]	@ (8001b28 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a06      	ldr	r2, [pc, #24]	@ (8001b2c <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8001b12:	4013      	ands	r3, r2
 8001b14:	0019      	movs	r1, r3
 8001b16:	4b04      	ldr	r3, [pc, #16]	@ (8001b28 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001b18:	687a      	ldr	r2, [r7, #4]
 8001b1a:	430a      	orrs	r2, r1
 8001b1c:	601a      	str	r2, [r3, #0]
}
 8001b1e:	46c0      	nop			@ (mov r8, r8)
 8001b20:	46bd      	mov	sp, r7
 8001b22:	b002      	add	sp, #8
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	46c0      	nop			@ (mov r8, r8)
 8001b28:	40010000 	.word	0x40010000
 8001b2c:	fffff9ff 	.word	0xfffff9ff

08001b30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	0002      	movs	r2, r0
 8001b38:	1dfb      	adds	r3, r7, #7
 8001b3a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001b3c:	1dfb      	adds	r3, r7, #7
 8001b3e:	781b      	ldrb	r3, [r3, #0]
 8001b40:	2b7f      	cmp	r3, #127	@ 0x7f
 8001b42:	d809      	bhi.n	8001b58 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b44:	1dfb      	adds	r3, r7, #7
 8001b46:	781b      	ldrb	r3, [r3, #0]
 8001b48:	001a      	movs	r2, r3
 8001b4a:	231f      	movs	r3, #31
 8001b4c:	401a      	ands	r2, r3
 8001b4e:	4b04      	ldr	r3, [pc, #16]	@ (8001b60 <__NVIC_EnableIRQ+0x30>)
 8001b50:	2101      	movs	r1, #1
 8001b52:	4091      	lsls	r1, r2
 8001b54:	000a      	movs	r2, r1
 8001b56:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001b58:	46c0      	nop			@ (mov r8, r8)
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	b002      	add	sp, #8
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	e000e100 	.word	0xe000e100

08001b64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b64:	b590      	push	{r4, r7, lr}
 8001b66:	b083      	sub	sp, #12
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	0002      	movs	r2, r0
 8001b6c:	6039      	str	r1, [r7, #0]
 8001b6e:	1dfb      	adds	r3, r7, #7
 8001b70:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001b72:	1dfb      	adds	r3, r7, #7
 8001b74:	781b      	ldrb	r3, [r3, #0]
 8001b76:	2b7f      	cmp	r3, #127	@ 0x7f
 8001b78:	d828      	bhi.n	8001bcc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b7a:	4a2f      	ldr	r2, [pc, #188]	@ (8001c38 <__NVIC_SetPriority+0xd4>)
 8001b7c:	1dfb      	adds	r3, r7, #7
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	b25b      	sxtb	r3, r3
 8001b82:	089b      	lsrs	r3, r3, #2
 8001b84:	33c0      	adds	r3, #192	@ 0xc0
 8001b86:	009b      	lsls	r3, r3, #2
 8001b88:	589b      	ldr	r3, [r3, r2]
 8001b8a:	1dfa      	adds	r2, r7, #7
 8001b8c:	7812      	ldrb	r2, [r2, #0]
 8001b8e:	0011      	movs	r1, r2
 8001b90:	2203      	movs	r2, #3
 8001b92:	400a      	ands	r2, r1
 8001b94:	00d2      	lsls	r2, r2, #3
 8001b96:	21ff      	movs	r1, #255	@ 0xff
 8001b98:	4091      	lsls	r1, r2
 8001b9a:	000a      	movs	r2, r1
 8001b9c:	43d2      	mvns	r2, r2
 8001b9e:	401a      	ands	r2, r3
 8001ba0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	019b      	lsls	r3, r3, #6
 8001ba6:	22ff      	movs	r2, #255	@ 0xff
 8001ba8:	401a      	ands	r2, r3
 8001baa:	1dfb      	adds	r3, r7, #7
 8001bac:	781b      	ldrb	r3, [r3, #0]
 8001bae:	0018      	movs	r0, r3
 8001bb0:	2303      	movs	r3, #3
 8001bb2:	4003      	ands	r3, r0
 8001bb4:	00db      	lsls	r3, r3, #3
 8001bb6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001bb8:	481f      	ldr	r0, [pc, #124]	@ (8001c38 <__NVIC_SetPriority+0xd4>)
 8001bba:	1dfb      	adds	r3, r7, #7
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	b25b      	sxtb	r3, r3
 8001bc0:	089b      	lsrs	r3, r3, #2
 8001bc2:	430a      	orrs	r2, r1
 8001bc4:	33c0      	adds	r3, #192	@ 0xc0
 8001bc6:	009b      	lsls	r3, r3, #2
 8001bc8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001bca:	e031      	b.n	8001c30 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001bcc:	4a1b      	ldr	r2, [pc, #108]	@ (8001c3c <__NVIC_SetPriority+0xd8>)
 8001bce:	1dfb      	adds	r3, r7, #7
 8001bd0:	781b      	ldrb	r3, [r3, #0]
 8001bd2:	0019      	movs	r1, r3
 8001bd4:	230f      	movs	r3, #15
 8001bd6:	400b      	ands	r3, r1
 8001bd8:	3b08      	subs	r3, #8
 8001bda:	089b      	lsrs	r3, r3, #2
 8001bdc:	3306      	adds	r3, #6
 8001bde:	009b      	lsls	r3, r3, #2
 8001be0:	18d3      	adds	r3, r2, r3
 8001be2:	3304      	adds	r3, #4
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	1dfa      	adds	r2, r7, #7
 8001be8:	7812      	ldrb	r2, [r2, #0]
 8001bea:	0011      	movs	r1, r2
 8001bec:	2203      	movs	r2, #3
 8001bee:	400a      	ands	r2, r1
 8001bf0:	00d2      	lsls	r2, r2, #3
 8001bf2:	21ff      	movs	r1, #255	@ 0xff
 8001bf4:	4091      	lsls	r1, r2
 8001bf6:	000a      	movs	r2, r1
 8001bf8:	43d2      	mvns	r2, r2
 8001bfa:	401a      	ands	r2, r3
 8001bfc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	019b      	lsls	r3, r3, #6
 8001c02:	22ff      	movs	r2, #255	@ 0xff
 8001c04:	401a      	ands	r2, r3
 8001c06:	1dfb      	adds	r3, r7, #7
 8001c08:	781b      	ldrb	r3, [r3, #0]
 8001c0a:	0018      	movs	r0, r3
 8001c0c:	2303      	movs	r3, #3
 8001c0e:	4003      	ands	r3, r0
 8001c10:	00db      	lsls	r3, r3, #3
 8001c12:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c14:	4809      	ldr	r0, [pc, #36]	@ (8001c3c <__NVIC_SetPriority+0xd8>)
 8001c16:	1dfb      	adds	r3, r7, #7
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	001c      	movs	r4, r3
 8001c1c:	230f      	movs	r3, #15
 8001c1e:	4023      	ands	r3, r4
 8001c20:	3b08      	subs	r3, #8
 8001c22:	089b      	lsrs	r3, r3, #2
 8001c24:	430a      	orrs	r2, r1
 8001c26:	3306      	adds	r3, #6
 8001c28:	009b      	lsls	r3, r3, #2
 8001c2a:	18c3      	adds	r3, r0, r3
 8001c2c:	3304      	adds	r3, #4
 8001c2e:	601a      	str	r2, [r3, #0]
}
 8001c30:	46c0      	nop			@ (mov r8, r8)
 8001c32:	46bd      	mov	sp, r7
 8001c34:	b003      	add	sp, #12
 8001c36:	bd90      	pop	{r4, r7, pc}
 8001c38:	e000e100 	.word	0xe000e100
 8001c3c:	e000ed00 	.word	0xe000ed00

08001c40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b082      	sub	sp, #8
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	1e5a      	subs	r2, r3, #1
 8001c4c:	2380      	movs	r3, #128	@ 0x80
 8001c4e:	045b      	lsls	r3, r3, #17
 8001c50:	429a      	cmp	r2, r3
 8001c52:	d301      	bcc.n	8001c58 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c54:	2301      	movs	r3, #1
 8001c56:	e010      	b.n	8001c7a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c58:	4b0a      	ldr	r3, [pc, #40]	@ (8001c84 <SysTick_Config+0x44>)
 8001c5a:	687a      	ldr	r2, [r7, #4]
 8001c5c:	3a01      	subs	r2, #1
 8001c5e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c60:	2301      	movs	r3, #1
 8001c62:	425b      	negs	r3, r3
 8001c64:	2103      	movs	r1, #3
 8001c66:	0018      	movs	r0, r3
 8001c68:	f7ff ff7c 	bl	8001b64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c6c:	4b05      	ldr	r3, [pc, #20]	@ (8001c84 <SysTick_Config+0x44>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c72:	4b04      	ldr	r3, [pc, #16]	@ (8001c84 <SysTick_Config+0x44>)
 8001c74:	2207      	movs	r2, #7
 8001c76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c78:	2300      	movs	r3, #0
}
 8001c7a:	0018      	movs	r0, r3
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	b002      	add	sp, #8
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	46c0      	nop			@ (mov r8, r8)
 8001c84:	e000e010 	.word	0xe000e010

08001c88 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b084      	sub	sp, #16
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	60b9      	str	r1, [r7, #8]
 8001c90:	607a      	str	r2, [r7, #4]
 8001c92:	210f      	movs	r1, #15
 8001c94:	187b      	adds	r3, r7, r1
 8001c96:	1c02      	adds	r2, r0, #0
 8001c98:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001c9a:	68ba      	ldr	r2, [r7, #8]
 8001c9c:	187b      	adds	r3, r7, r1
 8001c9e:	781b      	ldrb	r3, [r3, #0]
 8001ca0:	b25b      	sxtb	r3, r3
 8001ca2:	0011      	movs	r1, r2
 8001ca4:	0018      	movs	r0, r3
 8001ca6:	f7ff ff5d 	bl	8001b64 <__NVIC_SetPriority>
}
 8001caa:	46c0      	nop			@ (mov r8, r8)
 8001cac:	46bd      	mov	sp, r7
 8001cae:	b004      	add	sp, #16
 8001cb0:	bd80      	pop	{r7, pc}

08001cb2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cb2:	b580      	push	{r7, lr}
 8001cb4:	b082      	sub	sp, #8
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	0002      	movs	r2, r0
 8001cba:	1dfb      	adds	r3, r7, #7
 8001cbc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cbe:	1dfb      	adds	r3, r7, #7
 8001cc0:	781b      	ldrb	r3, [r3, #0]
 8001cc2:	b25b      	sxtb	r3, r3
 8001cc4:	0018      	movs	r0, r3
 8001cc6:	f7ff ff33 	bl	8001b30 <__NVIC_EnableIRQ>
}
 8001cca:	46c0      	nop			@ (mov r8, r8)
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	b002      	add	sp, #8
 8001cd0:	bd80      	pop	{r7, pc}

08001cd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cd2:	b580      	push	{r7, lr}
 8001cd4:	b082      	sub	sp, #8
 8001cd6:	af00      	add	r7, sp, #0
 8001cd8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	0018      	movs	r0, r3
 8001cde:	f7ff ffaf 	bl	8001c40 <SysTick_Config>
 8001ce2:	0003      	movs	r3, r0
}
 8001ce4:	0018      	movs	r0, r3
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	b002      	add	sp, #8
 8001cea:	bd80      	pop	{r7, pc}

08001cec <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b082      	sub	sp, #8
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d101      	bne.n	8001cfe <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e091      	b.n	8001e22 <HAL_DMA_Init+0x136>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
#if defined(DMA2)
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	001a      	movs	r2, r3
 8001d04:	4b49      	ldr	r3, [pc, #292]	@ (8001e2c <HAL_DMA_Init+0x140>)
 8001d06:	429a      	cmp	r2, r3
 8001d08:	d810      	bhi.n	8001d2c <HAL_DMA_Init+0x40>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4a48      	ldr	r2, [pc, #288]	@ (8001e30 <HAL_DMA_Init+0x144>)
 8001d10:	4694      	mov	ip, r2
 8001d12:	4463      	add	r3, ip
 8001d14:	2114      	movs	r1, #20
 8001d16:	0018      	movs	r0, r3
 8001d18:	f7fe fa10 	bl	800013c <__udivsi3>
 8001d1c:	0003      	movs	r3, r0
 8001d1e:	009a      	lsls	r2, r3, #2
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	4a43      	ldr	r2, [pc, #268]	@ (8001e34 <HAL_DMA_Init+0x148>)
 8001d28:	641a      	str	r2, [r3, #64]	@ 0x40
 8001d2a:	e00f      	b.n	8001d4c <HAL_DMA_Init+0x60>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a41      	ldr	r2, [pc, #260]	@ (8001e38 <HAL_DMA_Init+0x14c>)
 8001d32:	4694      	mov	ip, r2
 8001d34:	4463      	add	r3, ip
 8001d36:	2114      	movs	r1, #20
 8001d38:	0018      	movs	r0, r3
 8001d3a:	f7fe f9ff 	bl	800013c <__udivsi3>
 8001d3e:	0003      	movs	r3, r0
 8001d40:	009a      	lsls	r2, r3, #2
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	4a3c      	ldr	r2, [pc, #240]	@ (8001e3c <HAL_DMA_Init+0x150>)
 8001d4a:	641a      	str	r2, [r3, #64]	@ 0x40
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2225      	movs	r2, #37	@ 0x25
 8001d50:	2102      	movs	r1, #2
 8001d52:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	681a      	ldr	r2, [r3, #0]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4938      	ldr	r1, [pc, #224]	@ (8001e40 <HAL_DMA_Init+0x154>)
 8001d60:	400a      	ands	r2, r1
 8001d62:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	6819      	ldr	r1, [r3, #0]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	689a      	ldr	r2, [r3, #8]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	68db      	ldr	r3, [r3, #12]
 8001d72:	431a      	orrs	r2, r3
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	691b      	ldr	r3, [r3, #16]
 8001d78:	431a      	orrs	r2, r3
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	695b      	ldr	r3, [r3, #20]
 8001d7e:	431a      	orrs	r2, r3
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	699b      	ldr	r3, [r3, #24]
 8001d84:	431a      	orrs	r2, r3
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	69db      	ldr	r3, [r3, #28]
 8001d8a:	431a      	orrs	r2, r3
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6a1b      	ldr	r3, [r3, #32]
 8001d90:	431a      	orrs	r2, r3
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	430a      	orrs	r2, r1
 8001d98:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	0018      	movs	r0, r3
 8001d9e:	f000 f9dd 	bl	800215c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	689a      	ldr	r2, [r3, #8]
 8001da6:	2380      	movs	r3, #128	@ 0x80
 8001da8:	01db      	lsls	r3, r3, #7
 8001daa:	429a      	cmp	r2, r3
 8001dac:	d102      	bne.n	8001db4 <HAL_DMA_Init+0xc8>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2200      	movs	r2, #0
 8001db2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	685a      	ldr	r2, [r3, #4]
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dbc:	217f      	movs	r1, #127	@ 0x7f
 8001dbe:	400a      	ands	r2, r1
 8001dc0:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dc6:	687a      	ldr	r2, [r7, #4]
 8001dc8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001dca:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d011      	beq.n	8001df8 <HAL_DMA_Init+0x10c>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	2b04      	cmp	r3, #4
 8001dda:	d80d      	bhi.n	8001df8 <HAL_DMA_Init+0x10c>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	0018      	movs	r0, r3
 8001de0:	f000 fa06 	bl	80021f0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001de8:	2200      	movs	r2, #0
 8001dea:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001df0:	687a      	ldr	r2, [r7, #4]
 8001df2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001df4:	605a      	str	r2, [r3, #4]
 8001df6:	e008      	b.n	8001e0a <HAL_DMA_Init+0x11e>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2200      	movs	r2, #0
 8001e02:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2200      	movs	r2, #0
 8001e08:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2225      	movs	r2, #37	@ 0x25
 8001e14:	2101      	movs	r1, #1
 8001e16:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2224      	movs	r2, #36	@ 0x24
 8001e1c:	2100      	movs	r1, #0
 8001e1e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001e20:	2300      	movs	r3, #0
}
 8001e22:	0018      	movs	r0, r3
 8001e24:	46bd      	mov	sp, r7
 8001e26:	b002      	add	sp, #8
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	46c0      	nop			@ (mov r8, r8)
 8001e2c:	40020407 	.word	0x40020407
 8001e30:	bffdfff8 	.word	0xbffdfff8
 8001e34:	40020000 	.word	0x40020000
 8001e38:	bffdfbf8 	.word	0xbffdfbf8
 8001e3c:	40020400 	.word	0x40020400
 8001e40:	ffff800f 	.word	0xffff800f

08001e44 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d101      	bne.n	8001e56 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	e04f      	b.n	8001ef6 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2225      	movs	r2, #37	@ 0x25
 8001e5a:	5c9b      	ldrb	r3, [r3, r2]
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	2b02      	cmp	r3, #2
 8001e60:	d008      	beq.n	8001e74 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2204      	movs	r2, #4
 8001e66:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2224      	movs	r2, #36	@ 0x24
 8001e6c:	2100      	movs	r1, #0
 8001e6e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001e70:	2301      	movs	r3, #1
 8001e72:	e040      	b.n	8001ef6 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	681a      	ldr	r2, [r3, #0]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	210e      	movs	r1, #14
 8001e80:	438a      	bics	r2, r1
 8001e82:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e88:	681a      	ldr	r2, [r3, #0]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e8e:	491c      	ldr	r1, [pc, #112]	@ (8001f00 <HAL_DMA_Abort+0xbc>)
 8001e90:	400a      	ands	r2, r1
 8001e92:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	2101      	movs	r1, #1
 8001ea0:	438a      	bics	r2, r1
 8001ea2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ea8:	221c      	movs	r2, #28
 8001eaa:	401a      	ands	r2, r3
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb0:	2101      	movs	r1, #1
 8001eb2:	4091      	lsls	r1, r2
 8001eb4:	000a      	movs	r2, r1
 8001eb6:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ebc:	687a      	ldr	r2, [r7, #4]
 8001ebe:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001ec0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d00c      	beq.n	8001ee4 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ed4:	490a      	ldr	r1, [pc, #40]	@ (8001f00 <HAL_DMA_Abort+0xbc>)
 8001ed6:	400a      	ands	r2, r1
 8001ed8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ede:	687a      	ldr	r2, [r7, #4]
 8001ee0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001ee2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2225      	movs	r2, #37	@ 0x25
 8001ee8:	2101      	movs	r1, #1
 8001eea:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2224      	movs	r2, #36	@ 0x24
 8001ef0:	2100      	movs	r1, #0
 8001ef2:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8001ef4:	2300      	movs	r3, #0
}
 8001ef6:	0018      	movs	r0, r3
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	b002      	add	sp, #8
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	46c0      	nop			@ (mov r8, r8)
 8001f00:	fffffeff 	.word	0xfffffeff

08001f04 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b084      	sub	sp, #16
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f0c:	210f      	movs	r1, #15
 8001f0e:	187b      	adds	r3, r7, r1
 8001f10:	2200      	movs	r2, #0
 8001f12:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2225      	movs	r2, #37	@ 0x25
 8001f18:	5c9b      	ldrb	r3, [r3, r2]
 8001f1a:	b2db      	uxtb	r3, r3
 8001f1c:	2b02      	cmp	r3, #2
 8001f1e:	d006      	beq.n	8001f2e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2204      	movs	r2, #4
 8001f24:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001f26:	187b      	adds	r3, r7, r1
 8001f28:	2201      	movs	r2, #1
 8001f2a:	701a      	strb	r2, [r3, #0]
 8001f2c:	e048      	b.n	8001fc0 <HAL_DMA_Abort_IT+0xbc>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	681a      	ldr	r2, [r3, #0]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	210e      	movs	r1, #14
 8001f3a:	438a      	bics	r2, r1
 8001f3c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	2101      	movs	r1, #1
 8001f4a:	438a      	bics	r2, r1
 8001f4c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f58:	491d      	ldr	r1, [pc, #116]	@ (8001fd0 <HAL_DMA_Abort_IT+0xcc>)
 8001f5a:	400a      	ands	r2, r1
 8001f5c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f62:	221c      	movs	r2, #28
 8001f64:	401a      	ands	r2, r3
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f6a:	2101      	movs	r1, #1
 8001f6c:	4091      	lsls	r1, r2
 8001f6e:	000a      	movs	r2, r1
 8001f70:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f76:	687a      	ldr	r2, [r7, #4]
 8001f78:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001f7a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d00c      	beq.n	8001f9e <HAL_DMA_Abort_IT+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f8e:	4910      	ldr	r1, [pc, #64]	@ (8001fd0 <HAL_DMA_Abort_IT+0xcc>)
 8001f90:	400a      	ands	r2, r1
 8001f92:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f98:	687a      	ldr	r2, [r7, #4]
 8001f9a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001f9c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2225      	movs	r2, #37	@ 0x25
 8001fa2:	2101      	movs	r1, #1
 8001fa4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2224      	movs	r2, #36	@ 0x24
 8001faa:	2100      	movs	r1, #0
 8001fac:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d004      	beq.n	8001fc0 <HAL_DMA_Abort_IT+0xbc>
    {
      hdma->XferAbortCallback(hdma);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fba:	687a      	ldr	r2, [r7, #4]
 8001fbc:	0010      	movs	r0, r2
 8001fbe:	4798      	blx	r3
    }
  }
  return status;
 8001fc0:	230f      	movs	r3, #15
 8001fc2:	18fb      	adds	r3, r7, r3
 8001fc4:	781b      	ldrb	r3, [r3, #0]
}
 8001fc6:	0018      	movs	r0, r3
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	b004      	add	sp, #16
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	46c0      	nop			@ (mov r8, r8)
 8001fd0:	fffffeff 	.word	0xfffffeff

08001fd4 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	60fb      	str	r3, [r7, #12]
#else
  uint32_t flag_it = DMA1->ISR;
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ff0:	221c      	movs	r2, #28
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	2204      	movs	r2, #4
 8001ff6:	409a      	lsls	r2, r3
 8001ff8:	0013      	movs	r3, r2
 8001ffa:	68fa      	ldr	r2, [r7, #12]
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	d026      	beq.n	800204e <HAL_DMA_IRQHandler+0x7a>
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	2204      	movs	r2, #4
 8002004:	4013      	ands	r3, r2
 8002006:	d022      	beq.n	800204e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	2220      	movs	r2, #32
 8002010:	4013      	ands	r3, r2
 8002012:	d107      	bne.n	8002024 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	681a      	ldr	r2, [r3, #0]
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	2104      	movs	r1, #4
 8002020:	438a      	bics	r2, r1
 8002022:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002028:	221c      	movs	r2, #28
 800202a:	401a      	ands	r2, r3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002030:	2104      	movs	r1, #4
 8002032:	4091      	lsls	r1, r2
 8002034:	000a      	movs	r2, r1
 8002036:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800203c:	2b00      	cmp	r3, #0
 800203e:	d100      	bne.n	8002042 <HAL_DMA_IRQHandler+0x6e>
 8002040:	e080      	b.n	8002144 <HAL_DMA_IRQHandler+0x170>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002046:	687a      	ldr	r2, [r7, #4]
 8002048:	0010      	movs	r0, r2
 800204a:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 800204c:	e07a      	b.n	8002144 <HAL_DMA_IRQHandler+0x170>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002052:	221c      	movs	r2, #28
 8002054:	4013      	ands	r3, r2
 8002056:	2202      	movs	r2, #2
 8002058:	409a      	lsls	r2, r3
 800205a:	0013      	movs	r3, r2
 800205c:	68fa      	ldr	r2, [r7, #12]
 800205e:	4013      	ands	r3, r2
 8002060:	d03c      	beq.n	80020dc <HAL_DMA_IRQHandler+0x108>
 8002062:	68bb      	ldr	r3, [r7, #8]
 8002064:	2202      	movs	r2, #2
 8002066:	4013      	ands	r3, r2
 8002068:	d038      	beq.n	80020dc <HAL_DMA_IRQHandler+0x108>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	2220      	movs	r2, #32
 8002072:	4013      	ands	r3, r2
 8002074:	d10b      	bne.n	800208e <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	681a      	ldr	r2, [r3, #0]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	210a      	movs	r1, #10
 8002082:	438a      	bics	r2, r1
 8002084:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2225      	movs	r2, #37	@ 0x25
 800208a:	2101      	movs	r1, #1
 800208c:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	001a      	movs	r2, r3
 8002094:	4b2e      	ldr	r3, [pc, #184]	@ (8002150 <HAL_DMA_IRQHandler+0x17c>)
 8002096:	429a      	cmp	r2, r3
 8002098:	d909      	bls.n	80020ae <HAL_DMA_IRQHandler+0xda>
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800209e:	221c      	movs	r2, #28
 80020a0:	401a      	ands	r2, r3
 80020a2:	4b2c      	ldr	r3, [pc, #176]	@ (8002154 <HAL_DMA_IRQHandler+0x180>)
 80020a4:	2102      	movs	r1, #2
 80020a6:	4091      	lsls	r1, r2
 80020a8:	000a      	movs	r2, r1
 80020aa:	605a      	str	r2, [r3, #4]
 80020ac:	e008      	b.n	80020c0 <HAL_DMA_IRQHandler+0xec>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020b2:	221c      	movs	r2, #28
 80020b4:	401a      	ands	r2, r3
 80020b6:	4b28      	ldr	r3, [pc, #160]	@ (8002158 <HAL_DMA_IRQHandler+0x184>)
 80020b8:	2102      	movs	r1, #2
 80020ba:	4091      	lsls	r1, r2
 80020bc:	000a      	movs	r2, r1
 80020be:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2224      	movs	r2, #36	@ 0x24
 80020c4:	2100      	movs	r1, #0
 80020c6:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d039      	beq.n	8002144 <HAL_DMA_IRQHandler+0x170>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020d4:	687a      	ldr	r2, [r7, #4]
 80020d6:	0010      	movs	r0, r2
 80020d8:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80020da:	e033      	b.n	8002144 <HAL_DMA_IRQHandler+0x170>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020e0:	221c      	movs	r2, #28
 80020e2:	4013      	ands	r3, r2
 80020e4:	2208      	movs	r2, #8
 80020e6:	409a      	lsls	r2, r3
 80020e8:	0013      	movs	r3, r2
 80020ea:	68fa      	ldr	r2, [r7, #12]
 80020ec:	4013      	ands	r3, r2
 80020ee:	d02a      	beq.n	8002146 <HAL_DMA_IRQHandler+0x172>
 80020f0:	68bb      	ldr	r3, [r7, #8]
 80020f2:	2208      	movs	r2, #8
 80020f4:	4013      	ands	r3, r2
 80020f6:	d026      	beq.n	8002146 <HAL_DMA_IRQHandler+0x172>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	210e      	movs	r1, #14
 8002104:	438a      	bics	r2, r1
 8002106:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800210c:	221c      	movs	r2, #28
 800210e:	401a      	ands	r2, r3
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002114:	2101      	movs	r1, #1
 8002116:	4091      	lsls	r1, r2
 8002118:	000a      	movs	r2, r1
 800211a:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2201      	movs	r2, #1
 8002120:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2225      	movs	r2, #37	@ 0x25
 8002126:	2101      	movs	r1, #1
 8002128:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2224      	movs	r2, #36	@ 0x24
 800212e:	2100      	movs	r1, #0
 8002130:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002136:	2b00      	cmp	r3, #0
 8002138:	d005      	beq.n	8002146 <HAL_DMA_IRQHandler+0x172>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800213e:	687a      	ldr	r2, [r7, #4]
 8002140:	0010      	movs	r0, r2
 8002142:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002144:	46c0      	nop			@ (mov r8, r8)
 8002146:	46c0      	nop			@ (mov r8, r8)
}
 8002148:	46bd      	mov	sp, r7
 800214a:	b004      	add	sp, #16
 800214c:	bd80      	pop	{r7, pc}
 800214e:	46c0      	nop			@ (mov r8, r8)
 8002150:	40020080 	.word	0x40020080
 8002154:	40020400 	.word	0x40020400
 8002158:	40020000 	.word	0x40020000

0800215c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b084      	sub	sp, #16
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

#if defined(DMA2)
  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	001a      	movs	r2, r3
 800216a:	4b1d      	ldr	r3, [pc, #116]	@ (80021e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 800216c:	429a      	cmp	r2, r3
 800216e:	d814      	bhi.n	800219a <DMA_CalcDMAMUXChannelBaseAndMask+0x3e>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002174:	089b      	lsrs	r3, r3, #2
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	4a1a      	ldr	r2, [pc, #104]	@ (80021e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 800217a:	189a      	adds	r2, r3, r2
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	001a      	movs	r2, r3
 8002186:	23ff      	movs	r3, #255	@ 0xff
 8002188:	4013      	ands	r3, r2
 800218a:	3b08      	subs	r3, #8
 800218c:	2114      	movs	r1, #20
 800218e:	0018      	movs	r0, r3
 8002190:	f7fd ffd4 	bl	800013c <__udivsi3>
 8002194:	0003      	movs	r3, r0
 8002196:	60fb      	str	r3, [r7, #12]
 8002198:	e014      	b.n	80021c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800219e:	089b      	lsrs	r3, r3, #2
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	4a11      	ldr	r2, [pc, #68]	@ (80021e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 80021a4:	189a      	adds	r2, r3, r2
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	001a      	movs	r2, r3
 80021b0:	23ff      	movs	r3, #255	@ 0xff
 80021b2:	4013      	ands	r3, r2
 80021b4:	3b08      	subs	r3, #8
 80021b6:	2114      	movs	r1, #20
 80021b8:	0018      	movs	r0, r3
 80021ba:	f7fd ffbf 	bl	800013c <__udivsi3>
 80021be:	0003      	movs	r3, r0
 80021c0:	3307      	adds	r3, #7
 80021c2:	60fb      	str	r3, [r7, #12]
  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	4a09      	ldr	r2, [pc, #36]	@ (80021ec <DMA_CalcDMAMUXChannelBaseAndMask+0x90>)
 80021c8:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	221f      	movs	r2, #31
 80021ce:	4013      	ands	r3, r2
 80021d0:	2201      	movs	r2, #1
 80021d2:	409a      	lsls	r2, r3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80021d8:	46c0      	nop			@ (mov r8, r8)
 80021da:	46bd      	mov	sp, r7
 80021dc:	b004      	add	sp, #16
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	40020407 	.word	0x40020407
 80021e4:	40020800 	.word	0x40020800
 80021e8:	4002081c 	.word	0x4002081c
 80021ec:	40020880 	.word	0x40020880

080021f0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b084      	sub	sp, #16
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	227f      	movs	r2, #127	@ 0x7f
 80021fe:	4013      	ands	r3, r2
 8002200:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	4a0a      	ldr	r2, [pc, #40]	@ (8002230 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002206:	4694      	mov	ip, r2
 8002208:	4463      	add	r3, ip
 800220a:	009b      	lsls	r3, r3, #2
 800220c:	001a      	movs	r2, r3
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4a07      	ldr	r2, [pc, #28]	@ (8002234 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002216:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	3b01      	subs	r3, #1
 800221c:	2203      	movs	r2, #3
 800221e:	4013      	ands	r3, r2
 8002220:	2201      	movs	r2, #1
 8002222:	409a      	lsls	r2, r3
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002228:	46c0      	nop			@ (mov r8, r8)
 800222a:	46bd      	mov	sp, r7
 800222c:	b004      	add	sp, #16
 800222e:	bd80      	pop	{r7, pc}
 8002230:	1000823f 	.word	0x1000823f
 8002234:	40020940 	.word	0x40020940

08002238 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b084      	sub	sp, #16
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d101      	bne.n	800224a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e14e      	b.n	80024e8 <HAL_FDCAN_Init+0x2b0>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	225c      	movs	r2, #92	@ 0x5c
 800224e:	5c9b      	ldrb	r3, [r3, r2]
 8002250:	b2db      	uxtb	r3, r3
 8002252:	2b00      	cmp	r3, #0
 8002254:	d107      	bne.n	8002266 <HAL_FDCAN_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	225d      	movs	r2, #93	@ 0x5d
 800225a:	2100      	movs	r1, #0
 800225c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	0018      	movs	r0, r3
 8002262:	f7fe ffd5 	bl	8001210 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	699a      	ldr	r2, [r3, #24]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	2110      	movs	r1, #16
 8002272:	438a      	bics	r2, r1
 8002274:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002276:	f7ff fc17 	bl	8001aa8 <HAL_GetTick>
 800227a:	0003      	movs	r3, r0
 800227c:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800227e:	e012      	b.n	80022a6 <HAL_FDCAN_Init+0x6e>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002280:	f7ff fc12 	bl	8001aa8 <HAL_GetTick>
 8002284:	0002      	movs	r2, r0
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	1ad3      	subs	r3, r2, r3
 800228a:	2b0a      	cmp	r3, #10
 800228c:	d90b      	bls.n	80022a6 <HAL_FDCAN_Init+0x6e>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002292:	2201      	movs	r2, #1
 8002294:	431a      	orrs	r2, r3
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	225c      	movs	r2, #92	@ 0x5c
 800229e:	2103      	movs	r1, #3
 80022a0:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e120      	b.n	80024e8 <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	699b      	ldr	r3, [r3, #24]
 80022ac:	2208      	movs	r2, #8
 80022ae:	4013      	ands	r3, r2
 80022b0:	2b08      	cmp	r3, #8
 80022b2:	d0e5      	beq.n	8002280 <HAL_FDCAN_Init+0x48>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	699a      	ldr	r2, [r3, #24]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	2101      	movs	r1, #1
 80022c0:	430a      	orrs	r2, r1
 80022c2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80022c4:	f7ff fbf0 	bl	8001aa8 <HAL_GetTick>
 80022c8:	0003      	movs	r3, r0
 80022ca:	60fb      	str	r3, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80022cc:	e012      	b.n	80022f4 <HAL_FDCAN_Init+0xbc>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80022ce:	f7ff fbeb 	bl	8001aa8 <HAL_GetTick>
 80022d2:	0002      	movs	r2, r0
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	1ad3      	subs	r3, r2, r3
 80022d8:	2b0a      	cmp	r3, #10
 80022da:	d90b      	bls.n	80022f4 <HAL_FDCAN_Init+0xbc>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022e0:	2201      	movs	r2, #1
 80022e2:	431a      	orrs	r2, r3
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	225c      	movs	r2, #92	@ 0x5c
 80022ec:	2103      	movs	r1, #3
 80022ee:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80022f0:	2301      	movs	r3, #1
 80022f2:	e0f9      	b.n	80024e8 <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	699b      	ldr	r3, [r3, #24]
 80022fa:	2201      	movs	r2, #1
 80022fc:	4013      	ands	r3, r2
 80022fe:	d0e6      	beq.n	80022ce <HAL_FDCAN_Init+0x96>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	699a      	ldr	r2, [r3, #24]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	2102      	movs	r1, #2
 800230c:	430a      	orrs	r2, r1
 800230e:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a76      	ldr	r2, [pc, #472]	@ (80024f0 <HAL_FDCAN_Init+0x2b8>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d103      	bne.n	8002322 <HAL_FDCAN_Init+0xea>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800231a:	4a76      	ldr	r2, [pc, #472]	@ (80024f4 <HAL_FDCAN_Init+0x2bc>)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	7c1b      	ldrb	r3, [r3, #16]
 8002326:	2b01      	cmp	r3, #1
 8002328:	d108      	bne.n	800233c <HAL_FDCAN_Init+0x104>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	699a      	ldr	r2, [r3, #24]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	2140      	movs	r1, #64	@ 0x40
 8002336:	438a      	bics	r2, r1
 8002338:	619a      	str	r2, [r3, #24]
 800233a:	e007      	b.n	800234c <HAL_FDCAN_Init+0x114>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	699a      	ldr	r2, [r3, #24]
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	2140      	movs	r1, #64	@ 0x40
 8002348:	430a      	orrs	r2, r1
 800234a:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	7c5b      	ldrb	r3, [r3, #17]
 8002350:	2b01      	cmp	r3, #1
 8002352:	d109      	bne.n	8002368 <HAL_FDCAN_Init+0x130>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	699a      	ldr	r2, [r3, #24]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	2180      	movs	r1, #128	@ 0x80
 8002360:	01c9      	lsls	r1, r1, #7
 8002362:	430a      	orrs	r2, r1
 8002364:	619a      	str	r2, [r3, #24]
 8002366:	e007      	b.n	8002378 <HAL_FDCAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	699a      	ldr	r2, [r3, #24]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4961      	ldr	r1, [pc, #388]	@ (80024f8 <HAL_FDCAN_Init+0x2c0>)
 8002374:	400a      	ands	r2, r1
 8002376:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	7c9b      	ldrb	r3, [r3, #18]
 800237c:	2b01      	cmp	r3, #1
 800237e:	d108      	bne.n	8002392 <HAL_FDCAN_Init+0x15a>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	699a      	ldr	r2, [r3, #24]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	495c      	ldr	r1, [pc, #368]	@ (80024fc <HAL_FDCAN_Init+0x2c4>)
 800238c:	400a      	ands	r2, r1
 800238e:	619a      	str	r2, [r3, #24]
 8002390:	e008      	b.n	80023a4 <HAL_FDCAN_Init+0x16c>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	699a      	ldr	r2, [r3, #24]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	2180      	movs	r1, #128	@ 0x80
 800239e:	0149      	lsls	r1, r1, #5
 80023a0:	430a      	orrs	r2, r1
 80023a2:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	699b      	ldr	r3, [r3, #24]
 80023aa:	4a55      	ldr	r2, [pc, #340]	@ (8002500 <HAL_FDCAN_Init+0x2c8>)
 80023ac:	4013      	ands	r3, r2
 80023ae:	0019      	movs	r1, r3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	689a      	ldr	r2, [r3, #8]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	430a      	orrs	r2, r1
 80023ba:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	699a      	ldr	r2, [r3, #24]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	21a4      	movs	r1, #164	@ 0xa4
 80023c8:	438a      	bics	r2, r1
 80023ca:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	691a      	ldr	r2, [r3, #16]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	2110      	movs	r1, #16
 80023d8:	438a      	bics	r2, r1
 80023da:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	68db      	ldr	r3, [r3, #12]
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d108      	bne.n	80023f6 <HAL_FDCAN_Init+0x1be>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	699a      	ldr	r2, [r3, #24]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	2104      	movs	r1, #4
 80023f0:	430a      	orrs	r2, r1
 80023f2:	619a      	str	r2, [r3, #24]
 80023f4:	e02c      	b.n	8002450 <HAL_FDCAN_Init+0x218>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	68db      	ldr	r3, [r3, #12]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d028      	beq.n	8002450 <HAL_FDCAN_Init+0x218>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	68db      	ldr	r3, [r3, #12]
 8002402:	2b02      	cmp	r3, #2
 8002404:	d01c      	beq.n	8002440 <HAL_FDCAN_Init+0x208>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	699a      	ldr	r2, [r3, #24]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2180      	movs	r1, #128	@ 0x80
 8002412:	430a      	orrs	r2, r1
 8002414:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	691a      	ldr	r2, [r3, #16]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	2110      	movs	r1, #16
 8002422:	430a      	orrs	r2, r1
 8002424:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	68db      	ldr	r3, [r3, #12]
 800242a:	2b03      	cmp	r3, #3
 800242c:	d110      	bne.n	8002450 <HAL_FDCAN_Init+0x218>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	699a      	ldr	r2, [r3, #24]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	2120      	movs	r1, #32
 800243a:	430a      	orrs	r2, r1
 800243c:	619a      	str	r2, [r3, #24]
 800243e:	e007      	b.n	8002450 <HAL_FDCAN_Init+0x218>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	699a      	ldr	r2, [r3, #24]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	2120      	movs	r1, #32
 800244c:	430a      	orrs	r2, r1
 800244e:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	699b      	ldr	r3, [r3, #24]
 8002454:	3b01      	subs	r3, #1
 8002456:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	69db      	ldr	r3, [r3, #28]
 800245c:	3b01      	subs	r3, #1
 800245e:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002460:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6a1b      	ldr	r3, [r3, #32]
 8002466:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002468:	431a      	orrs	r2, r3
 800246a:	0011      	movs	r1, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	695b      	ldr	r3, [r3, #20]
 8002470:	3b01      	subs	r3, #1
 8002472:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002478:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800247a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	689a      	ldr	r2, [r3, #8]
 8002480:	23c0      	movs	r3, #192	@ 0xc0
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	429a      	cmp	r2, r3
 8002486:	d115      	bne.n	80024b4 <HAL_FDCAN_Init+0x27c>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800248c:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002492:	3b01      	subs	r3, #1
 8002494:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002496:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800249c:	3b01      	subs	r3, #1
 800249e:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80024a0:	431a      	orrs	r2, r3
 80024a2:	0011      	movs	r1, r2
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024a8:	3b01      	subs	r3, #1
 80024aa:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80024b0:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80024b2:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	22c0      	movs	r2, #192	@ 0xc0
 80024ba:	5899      	ldr	r1, [r3, r2]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	430a      	orrs	r2, r1
 80024c6:	21c0      	movs	r1, #192	@ 0xc0
 80024c8:	505a      	str	r2, [r3, r1]

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	0018      	movs	r0, r3
 80024ce:	f000 f819 	bl	8002504 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2200      	movs	r2, #0
 80024d6:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2200      	movs	r2, #0
 80024dc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	225c      	movs	r2, #92	@ 0x5c
 80024e2:	2101      	movs	r1, #1
 80024e4:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80024e6:	2300      	movs	r3, #0
}
 80024e8:	0018      	movs	r0, r3
 80024ea:	46bd      	mov	sp, r7
 80024ec:	b004      	add	sp, #16
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	40006400 	.word	0x40006400
 80024f4:	40006500 	.word	0x40006500
 80024f8:	ffffbfff 	.word	0xffffbfff
 80024fc:	ffffefff 	.word	0xffffefff
 8002500:	fffffcff 	.word	0xfffffcff

08002504 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b084      	sub	sp, #16
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 800250c:	4b2f      	ldr	r3, [pc, #188]	@ (80025cc <FDCAN_CalcultateRamBlockAddresses+0xc8>)
 800250e:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a2e      	ldr	r2, [pc, #184]	@ (80025d0 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d105      	bne.n	8002526 <FDCAN_CalcultateRamBlockAddresses+0x22>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	22d4      	movs	r2, #212	@ 0xd4
 800251e:	0092      	lsls	r2, r2, #2
 8002520:	4694      	mov	ip, r2
 8002522:	4463      	add	r3, ip
 8002524:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	68ba      	ldr	r2, [r7, #8]
 800252a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	2280      	movs	r2, #128	@ 0x80
 8002532:	589b      	ldr	r3, [r3, r2]
 8002534:	4a27      	ldr	r2, [pc, #156]	@ (80025d4 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8002536:	4013      	ands	r3, r2
 8002538:	0019      	movs	r1, r3
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800253e:	041a      	lsls	r2, r3, #16
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	430a      	orrs	r2, r1
 8002546:	2180      	movs	r1, #128	@ 0x80
 8002548:	505a      	str	r2, [r3, r1]

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800254a:	68bb      	ldr	r3, [r7, #8]
 800254c:	3370      	adds	r3, #112	@ 0x70
 800254e:	001a      	movs	r2, r3
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	2280      	movs	r2, #128	@ 0x80
 800255a:	589b      	ldr	r3, [r3, r2]
 800255c:	4a1e      	ldr	r2, [pc, #120]	@ (80025d8 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 800255e:	4013      	ands	r3, r2
 8002560:	0019      	movs	r1, r3
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002566:	061a      	lsls	r2, r3, #24
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	430a      	orrs	r2, r1
 800256e:	2180      	movs	r1, #128	@ 0x80
 8002570:	505a      	str	r2, [r3, r1]

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	33b0      	adds	r3, #176	@ 0xb0
 8002576:	001a      	movs	r2, r3
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	3389      	adds	r3, #137	@ 0x89
 8002580:	33ff      	adds	r3, #255	@ 0xff
 8002582:	001a      	movs	r2, r3
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8002588:	68bb      	ldr	r3, [r7, #8]
 800258a:	2298      	movs	r2, #152	@ 0x98
 800258c:	0092      	lsls	r2, r2, #2
 800258e:	189a      	adds	r2, r3, r2
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	229e      	movs	r2, #158	@ 0x9e
 8002598:	0092      	lsls	r2, r2, #2
 800259a:	189a      	adds	r2, r3, r2
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	60fb      	str	r3, [r7, #12]
 80025a4:	e005      	b.n	80025b2 <FDCAN_CalcultateRamBlockAddresses+0xae>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	2200      	movs	r2, #0
 80025aa:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	3304      	adds	r3, #4
 80025b0:	60fb      	str	r3, [r7, #12]
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	22d4      	movs	r2, #212	@ 0xd4
 80025b6:	0092      	lsls	r2, r2, #2
 80025b8:	4694      	mov	ip, r2
 80025ba:	4463      	add	r3, ip
 80025bc:	68fa      	ldr	r2, [r7, #12]
 80025be:	429a      	cmp	r2, r3
 80025c0:	d3f1      	bcc.n	80025a6 <FDCAN_CalcultateRamBlockAddresses+0xa2>
  }
}
 80025c2:	46c0      	nop			@ (mov r8, r8)
 80025c4:	46c0      	nop			@ (mov r8, r8)
 80025c6:	46bd      	mov	sp, r7
 80025c8:	b004      	add	sp, #16
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	4000b400 	.word	0x4000b400
 80025d0:	40006800 	.word	0x40006800
 80025d4:	ffe0ffff 	.word	0xffe0ffff
 80025d8:	f0ffffff 	.word	0xf0ffffff

080025dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b086      	sub	sp, #24
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
 80025e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80025e6:	2300      	movs	r3, #0
 80025e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025ea:	e14d      	b.n	8002888 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	2101      	movs	r1, #1
 80025f2:	697a      	ldr	r2, [r7, #20]
 80025f4:	4091      	lsls	r1, r2
 80025f6:	000a      	movs	r2, r1
 80025f8:	4013      	ands	r3, r2
 80025fa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d100      	bne.n	8002604 <HAL_GPIO_Init+0x28>
 8002602:	e13e      	b.n	8002882 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	2203      	movs	r2, #3
 800260a:	4013      	ands	r3, r2
 800260c:	2b01      	cmp	r3, #1
 800260e:	d005      	beq.n	800261c <HAL_GPIO_Init+0x40>
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	2203      	movs	r2, #3
 8002616:	4013      	ands	r3, r2
 8002618:	2b02      	cmp	r3, #2
 800261a:	d130      	bne.n	800267e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	005b      	lsls	r3, r3, #1
 8002626:	2203      	movs	r2, #3
 8002628:	409a      	lsls	r2, r3
 800262a:	0013      	movs	r3, r2
 800262c:	43da      	mvns	r2, r3
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	4013      	ands	r3, r2
 8002632:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	68da      	ldr	r2, [r3, #12]
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	005b      	lsls	r3, r3, #1
 800263c:	409a      	lsls	r2, r3
 800263e:	0013      	movs	r3, r2
 8002640:	693a      	ldr	r2, [r7, #16]
 8002642:	4313      	orrs	r3, r2
 8002644:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	693a      	ldr	r2, [r7, #16]
 800264a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002652:	2201      	movs	r2, #1
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	409a      	lsls	r2, r3
 8002658:	0013      	movs	r3, r2
 800265a:	43da      	mvns	r2, r3
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	4013      	ands	r3, r2
 8002660:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	091b      	lsrs	r3, r3, #4
 8002668:	2201      	movs	r2, #1
 800266a:	401a      	ands	r2, r3
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	409a      	lsls	r2, r3
 8002670:	0013      	movs	r3, r2
 8002672:	693a      	ldr	r2, [r7, #16]
 8002674:	4313      	orrs	r3, r2
 8002676:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	693a      	ldr	r2, [r7, #16]
 800267c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	2203      	movs	r2, #3
 8002684:	4013      	ands	r3, r2
 8002686:	2b03      	cmp	r3, #3
 8002688:	d017      	beq.n	80026ba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	68db      	ldr	r3, [r3, #12]
 800268e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	005b      	lsls	r3, r3, #1
 8002694:	2203      	movs	r2, #3
 8002696:	409a      	lsls	r2, r3
 8002698:	0013      	movs	r3, r2
 800269a:	43da      	mvns	r2, r3
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	4013      	ands	r3, r2
 80026a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	689a      	ldr	r2, [r3, #8]
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	005b      	lsls	r3, r3, #1
 80026aa:	409a      	lsls	r2, r3
 80026ac:	0013      	movs	r3, r2
 80026ae:	693a      	ldr	r2, [r7, #16]
 80026b0:	4313      	orrs	r3, r2
 80026b2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	693a      	ldr	r2, [r7, #16]
 80026b8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	2203      	movs	r2, #3
 80026c0:	4013      	ands	r3, r2
 80026c2:	2b02      	cmp	r3, #2
 80026c4:	d123      	bne.n	800270e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80026c6:	697b      	ldr	r3, [r7, #20]
 80026c8:	08da      	lsrs	r2, r3, #3
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	3208      	adds	r2, #8
 80026ce:	0092      	lsls	r2, r2, #2
 80026d0:	58d3      	ldr	r3, [r2, r3]
 80026d2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	2207      	movs	r2, #7
 80026d8:	4013      	ands	r3, r2
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	220f      	movs	r2, #15
 80026de:	409a      	lsls	r2, r3
 80026e0:	0013      	movs	r3, r2
 80026e2:	43da      	mvns	r2, r3
 80026e4:	693b      	ldr	r3, [r7, #16]
 80026e6:	4013      	ands	r3, r2
 80026e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	691a      	ldr	r2, [r3, #16]
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	2107      	movs	r1, #7
 80026f2:	400b      	ands	r3, r1
 80026f4:	009b      	lsls	r3, r3, #2
 80026f6:	409a      	lsls	r2, r3
 80026f8:	0013      	movs	r3, r2
 80026fa:	693a      	ldr	r2, [r7, #16]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	08da      	lsrs	r2, r3, #3
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	3208      	adds	r2, #8
 8002708:	0092      	lsls	r2, r2, #2
 800270a:	6939      	ldr	r1, [r7, #16]
 800270c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	005b      	lsls	r3, r3, #1
 8002718:	2203      	movs	r2, #3
 800271a:	409a      	lsls	r2, r3
 800271c:	0013      	movs	r3, r2
 800271e:	43da      	mvns	r2, r3
 8002720:	693b      	ldr	r3, [r7, #16]
 8002722:	4013      	ands	r3, r2
 8002724:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	2203      	movs	r2, #3
 800272c:	401a      	ands	r2, r3
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	005b      	lsls	r3, r3, #1
 8002732:	409a      	lsls	r2, r3
 8002734:	0013      	movs	r3, r2
 8002736:	693a      	ldr	r2, [r7, #16]
 8002738:	4313      	orrs	r3, r2
 800273a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	693a      	ldr	r2, [r7, #16]
 8002740:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	685a      	ldr	r2, [r3, #4]
 8002746:	23c0      	movs	r3, #192	@ 0xc0
 8002748:	029b      	lsls	r3, r3, #10
 800274a:	4013      	ands	r3, r2
 800274c:	d100      	bne.n	8002750 <HAL_GPIO_Init+0x174>
 800274e:	e098      	b.n	8002882 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002750:	4a53      	ldr	r2, [pc, #332]	@ (80028a0 <HAL_GPIO_Init+0x2c4>)
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	089b      	lsrs	r3, r3, #2
 8002756:	3318      	adds	r3, #24
 8002758:	009b      	lsls	r3, r3, #2
 800275a:	589b      	ldr	r3, [r3, r2]
 800275c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	2203      	movs	r2, #3
 8002762:	4013      	ands	r3, r2
 8002764:	00db      	lsls	r3, r3, #3
 8002766:	220f      	movs	r2, #15
 8002768:	409a      	lsls	r2, r3
 800276a:	0013      	movs	r3, r2
 800276c:	43da      	mvns	r2, r3
 800276e:	693b      	ldr	r3, [r7, #16]
 8002770:	4013      	ands	r3, r2
 8002772:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002774:	687a      	ldr	r2, [r7, #4]
 8002776:	23a0      	movs	r3, #160	@ 0xa0
 8002778:	05db      	lsls	r3, r3, #23
 800277a:	429a      	cmp	r2, r3
 800277c:	d019      	beq.n	80027b2 <HAL_GPIO_Init+0x1d6>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	4a48      	ldr	r2, [pc, #288]	@ (80028a4 <HAL_GPIO_Init+0x2c8>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d013      	beq.n	80027ae <HAL_GPIO_Init+0x1d2>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	4a47      	ldr	r2, [pc, #284]	@ (80028a8 <HAL_GPIO_Init+0x2cc>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d00d      	beq.n	80027aa <HAL_GPIO_Init+0x1ce>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	4a46      	ldr	r2, [pc, #280]	@ (80028ac <HAL_GPIO_Init+0x2d0>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d007      	beq.n	80027a6 <HAL_GPIO_Init+0x1ca>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	4a45      	ldr	r2, [pc, #276]	@ (80028b0 <HAL_GPIO_Init+0x2d4>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d101      	bne.n	80027a2 <HAL_GPIO_Init+0x1c6>
 800279e:	2304      	movs	r3, #4
 80027a0:	e008      	b.n	80027b4 <HAL_GPIO_Init+0x1d8>
 80027a2:	2305      	movs	r3, #5
 80027a4:	e006      	b.n	80027b4 <HAL_GPIO_Init+0x1d8>
 80027a6:	2303      	movs	r3, #3
 80027a8:	e004      	b.n	80027b4 <HAL_GPIO_Init+0x1d8>
 80027aa:	2302      	movs	r3, #2
 80027ac:	e002      	b.n	80027b4 <HAL_GPIO_Init+0x1d8>
 80027ae:	2301      	movs	r3, #1
 80027b0:	e000      	b.n	80027b4 <HAL_GPIO_Init+0x1d8>
 80027b2:	2300      	movs	r3, #0
 80027b4:	697a      	ldr	r2, [r7, #20]
 80027b6:	2103      	movs	r1, #3
 80027b8:	400a      	ands	r2, r1
 80027ba:	00d2      	lsls	r2, r2, #3
 80027bc:	4093      	lsls	r3, r2
 80027be:	693a      	ldr	r2, [r7, #16]
 80027c0:	4313      	orrs	r3, r2
 80027c2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80027c4:	4936      	ldr	r1, [pc, #216]	@ (80028a0 <HAL_GPIO_Init+0x2c4>)
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	089b      	lsrs	r3, r3, #2
 80027ca:	3318      	adds	r3, #24
 80027cc:	009b      	lsls	r3, r3, #2
 80027ce:	693a      	ldr	r2, [r7, #16]
 80027d0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80027d2:	4b33      	ldr	r3, [pc, #204]	@ (80028a0 <HAL_GPIO_Init+0x2c4>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	43da      	mvns	r2, r3
 80027dc:	693b      	ldr	r3, [r7, #16]
 80027de:	4013      	ands	r3, r2
 80027e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	685a      	ldr	r2, [r3, #4]
 80027e6:	2380      	movs	r3, #128	@ 0x80
 80027e8:	035b      	lsls	r3, r3, #13
 80027ea:	4013      	ands	r3, r2
 80027ec:	d003      	beq.n	80027f6 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 80027ee:	693a      	ldr	r2, [r7, #16]
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	4313      	orrs	r3, r2
 80027f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80027f6:	4b2a      	ldr	r3, [pc, #168]	@ (80028a0 <HAL_GPIO_Init+0x2c4>)
 80027f8:	693a      	ldr	r2, [r7, #16]
 80027fa:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80027fc:	4b28      	ldr	r3, [pc, #160]	@ (80028a0 <HAL_GPIO_Init+0x2c4>)
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	43da      	mvns	r2, r3
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	4013      	ands	r3, r2
 800280a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	685a      	ldr	r2, [r3, #4]
 8002810:	2380      	movs	r3, #128	@ 0x80
 8002812:	039b      	lsls	r3, r3, #14
 8002814:	4013      	ands	r3, r2
 8002816:	d003      	beq.n	8002820 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8002818:	693a      	ldr	r2, [r7, #16]
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	4313      	orrs	r3, r2
 800281e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002820:	4b1f      	ldr	r3, [pc, #124]	@ (80028a0 <HAL_GPIO_Init+0x2c4>)
 8002822:	693a      	ldr	r2, [r7, #16]
 8002824:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002826:	4a1e      	ldr	r2, [pc, #120]	@ (80028a0 <HAL_GPIO_Init+0x2c4>)
 8002828:	2384      	movs	r3, #132	@ 0x84
 800282a:	58d3      	ldr	r3, [r2, r3]
 800282c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	43da      	mvns	r2, r3
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	4013      	ands	r3, r2
 8002836:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	685a      	ldr	r2, [r3, #4]
 800283c:	2380      	movs	r3, #128	@ 0x80
 800283e:	029b      	lsls	r3, r3, #10
 8002840:	4013      	ands	r3, r2
 8002842:	d003      	beq.n	800284c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002844:	693a      	ldr	r2, [r7, #16]
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	4313      	orrs	r3, r2
 800284a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800284c:	4914      	ldr	r1, [pc, #80]	@ (80028a0 <HAL_GPIO_Init+0x2c4>)
 800284e:	2284      	movs	r2, #132	@ 0x84
 8002850:	693b      	ldr	r3, [r7, #16]
 8002852:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002854:	4a12      	ldr	r2, [pc, #72]	@ (80028a0 <HAL_GPIO_Init+0x2c4>)
 8002856:	2380      	movs	r3, #128	@ 0x80
 8002858:	58d3      	ldr	r3, [r2, r3]
 800285a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	43da      	mvns	r2, r3
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	4013      	ands	r3, r2
 8002864:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	685a      	ldr	r2, [r3, #4]
 800286a:	2380      	movs	r3, #128	@ 0x80
 800286c:	025b      	lsls	r3, r3, #9
 800286e:	4013      	ands	r3, r2
 8002870:	d003      	beq.n	800287a <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8002872:	693a      	ldr	r2, [r7, #16]
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	4313      	orrs	r3, r2
 8002878:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800287a:	4909      	ldr	r1, [pc, #36]	@ (80028a0 <HAL_GPIO_Init+0x2c4>)
 800287c:	2280      	movs	r2, #128	@ 0x80
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	3301      	adds	r3, #1
 8002886:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	40da      	lsrs	r2, r3
 8002890:	1e13      	subs	r3, r2, #0
 8002892:	d000      	beq.n	8002896 <HAL_GPIO_Init+0x2ba>
 8002894:	e6aa      	b.n	80025ec <HAL_GPIO_Init+0x10>
  }
}
 8002896:	46c0      	nop			@ (mov r8, r8)
 8002898:	46c0      	nop			@ (mov r8, r8)
 800289a:	46bd      	mov	sp, r7
 800289c:	b006      	add	sp, #24
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	40021800 	.word	0x40021800
 80028a4:	50000400 	.word	0x50000400
 80028a8:	50000800 	.word	0x50000800
 80028ac:	50000c00 	.word	0x50000c00
 80028b0:	50001000 	.word	0x50001000

080028b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b082      	sub	sp, #8
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
 80028bc:	0008      	movs	r0, r1
 80028be:	0011      	movs	r1, r2
 80028c0:	1cbb      	adds	r3, r7, #2
 80028c2:	1c02      	adds	r2, r0, #0
 80028c4:	801a      	strh	r2, [r3, #0]
 80028c6:	1c7b      	adds	r3, r7, #1
 80028c8:	1c0a      	adds	r2, r1, #0
 80028ca:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80028cc:	1c7b      	adds	r3, r7, #1
 80028ce:	781b      	ldrb	r3, [r3, #0]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d004      	beq.n	80028de <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80028d4:	1cbb      	adds	r3, r7, #2
 80028d6:	881a      	ldrh	r2, [r3, #0]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80028dc:	e003      	b.n	80028e6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80028de:	1cbb      	adds	r3, r7, #2
 80028e0:	881a      	ldrh	r2, [r3, #0]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80028e6:	46c0      	nop			@ (mov r8, r8)
 80028e8:	46bd      	mov	sp, r7
 80028ea:	b002      	add	sp, #8
 80028ec:	bd80      	pop	{r7, pc}
	...

080028f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d101      	bne.n	8002902 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e08f      	b.n	8002a22 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2241      	movs	r2, #65	@ 0x41
 8002906:	5c9b      	ldrb	r3, [r3, r2]
 8002908:	b2db      	uxtb	r3, r3
 800290a:	2b00      	cmp	r3, #0
 800290c:	d107      	bne.n	800291e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2240      	movs	r2, #64	@ 0x40
 8002912:	2100      	movs	r1, #0
 8002914:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	0018      	movs	r0, r3
 800291a:	f7fe fcdb 	bl	80012d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2241      	movs	r2, #65	@ 0x41
 8002922:	2124      	movs	r1, #36	@ 0x24
 8002924:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	2101      	movs	r1, #1
 8002932:	438a      	bics	r2, r1
 8002934:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	685a      	ldr	r2, [r3, #4]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	493b      	ldr	r1, [pc, #236]	@ (8002a2c <HAL_I2C_Init+0x13c>)
 8002940:	400a      	ands	r2, r1
 8002942:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	689a      	ldr	r2, [r3, #8]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4938      	ldr	r1, [pc, #224]	@ (8002a30 <HAL_I2C_Init+0x140>)
 8002950:	400a      	ands	r2, r1
 8002952:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	68db      	ldr	r3, [r3, #12]
 8002958:	2b01      	cmp	r3, #1
 800295a:	d108      	bne.n	800296e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	689a      	ldr	r2, [r3, #8]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	2180      	movs	r1, #128	@ 0x80
 8002966:	0209      	lsls	r1, r1, #8
 8002968:	430a      	orrs	r2, r1
 800296a:	609a      	str	r2, [r3, #8]
 800296c:	e007      	b.n	800297e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	689a      	ldr	r2, [r3, #8]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	2184      	movs	r1, #132	@ 0x84
 8002978:	0209      	lsls	r1, r1, #8
 800297a:	430a      	orrs	r2, r1
 800297c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	68db      	ldr	r3, [r3, #12]
 8002982:	2b02      	cmp	r3, #2
 8002984:	d109      	bne.n	800299a <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	685a      	ldr	r2, [r3, #4]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	2180      	movs	r1, #128	@ 0x80
 8002992:	0109      	lsls	r1, r1, #4
 8002994:	430a      	orrs	r2, r1
 8002996:	605a      	str	r2, [r3, #4]
 8002998:	e007      	b.n	80029aa <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	685a      	ldr	r2, [r3, #4]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4923      	ldr	r1, [pc, #140]	@ (8002a34 <HAL_I2C_Init+0x144>)
 80029a6:	400a      	ands	r2, r1
 80029a8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	685a      	ldr	r2, [r3, #4]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4920      	ldr	r1, [pc, #128]	@ (8002a38 <HAL_I2C_Init+0x148>)
 80029b6:	430a      	orrs	r2, r1
 80029b8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	68da      	ldr	r2, [r3, #12]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	491a      	ldr	r1, [pc, #104]	@ (8002a30 <HAL_I2C_Init+0x140>)
 80029c6:	400a      	ands	r2, r1
 80029c8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	691a      	ldr	r2, [r3, #16]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	695b      	ldr	r3, [r3, #20]
 80029d2:	431a      	orrs	r2, r3
 80029d4:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	699b      	ldr	r3, [r3, #24]
 80029da:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	430a      	orrs	r2, r1
 80029e2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	69d9      	ldr	r1, [r3, #28]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6a1a      	ldr	r2, [r3, #32]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	430a      	orrs	r2, r1
 80029f2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	681a      	ldr	r2, [r3, #0]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	2101      	movs	r1, #1
 8002a00:	430a      	orrs	r2, r1
 8002a02:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2200      	movs	r2, #0
 8002a08:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2241      	movs	r2, #65	@ 0x41
 8002a0e:	2120      	movs	r1, #32
 8002a10:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2200      	movs	r2, #0
 8002a16:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2242      	movs	r2, #66	@ 0x42
 8002a1c:	2100      	movs	r1, #0
 8002a1e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a20:	2300      	movs	r3, #0
}
 8002a22:	0018      	movs	r0, r3
 8002a24:	46bd      	mov	sp, r7
 8002a26:	b002      	add	sp, #8
 8002a28:	bd80      	pop	{r7, pc}
 8002a2a:	46c0      	nop			@ (mov r8, r8)
 8002a2c:	f0ffffff 	.word	0xf0ffffff
 8002a30:	ffff7fff 	.word	0xffff7fff
 8002a34:	fffff7ff 	.word	0xfffff7ff
 8002a38:	02008000 	.word	0x02008000

08002a3c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b082      	sub	sp, #8
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
 8002a44:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2241      	movs	r2, #65	@ 0x41
 8002a4a:	5c9b      	ldrb	r3, [r3, r2]
 8002a4c:	b2db      	uxtb	r3, r3
 8002a4e:	2b20      	cmp	r3, #32
 8002a50:	d138      	bne.n	8002ac4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2240      	movs	r2, #64	@ 0x40
 8002a56:	5c9b      	ldrb	r3, [r3, r2]
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d101      	bne.n	8002a60 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002a5c:	2302      	movs	r3, #2
 8002a5e:	e032      	b.n	8002ac6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2240      	movs	r2, #64	@ 0x40
 8002a64:	2101      	movs	r1, #1
 8002a66:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2241      	movs	r2, #65	@ 0x41
 8002a6c:	2124      	movs	r1, #36	@ 0x24
 8002a6e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	2101      	movs	r1, #1
 8002a7c:	438a      	bics	r2, r1
 8002a7e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4911      	ldr	r1, [pc, #68]	@ (8002ad0 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002a8c:	400a      	ands	r2, r1
 8002a8e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	6819      	ldr	r1, [r3, #0]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	683a      	ldr	r2, [r7, #0]
 8002a9c:	430a      	orrs	r2, r1
 8002a9e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	681a      	ldr	r2, [r3, #0]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	2101      	movs	r1, #1
 8002aac:	430a      	orrs	r2, r1
 8002aae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2241      	movs	r2, #65	@ 0x41
 8002ab4:	2120      	movs	r1, #32
 8002ab6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2240      	movs	r2, #64	@ 0x40
 8002abc:	2100      	movs	r1, #0
 8002abe:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	e000      	b.n	8002ac6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002ac4:	2302      	movs	r3, #2
  }
}
 8002ac6:	0018      	movs	r0, r3
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	b002      	add	sp, #8
 8002acc:	bd80      	pop	{r7, pc}
 8002ace:	46c0      	nop			@ (mov r8, r8)
 8002ad0:	ffffefff 	.word	0xffffefff

08002ad4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b084      	sub	sp, #16
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
 8002adc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2241      	movs	r2, #65	@ 0x41
 8002ae2:	5c9b      	ldrb	r3, [r3, r2]
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	2b20      	cmp	r3, #32
 8002ae8:	d139      	bne.n	8002b5e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2240      	movs	r2, #64	@ 0x40
 8002aee:	5c9b      	ldrb	r3, [r3, r2]
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d101      	bne.n	8002af8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002af4:	2302      	movs	r3, #2
 8002af6:	e033      	b.n	8002b60 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2240      	movs	r2, #64	@ 0x40
 8002afc:	2101      	movs	r1, #1
 8002afe:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2241      	movs	r2, #65	@ 0x41
 8002b04:	2124      	movs	r1, #36	@ 0x24
 8002b06:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	681a      	ldr	r2, [r3, #0]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	2101      	movs	r1, #1
 8002b14:	438a      	bics	r2, r1
 8002b16:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	4a11      	ldr	r2, [pc, #68]	@ (8002b68 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002b24:	4013      	ands	r3, r2
 8002b26:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	021b      	lsls	r3, r3, #8
 8002b2c:	68fa      	ldr	r2, [r7, #12]
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	68fa      	ldr	r2, [r7, #12]
 8002b38:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	2101      	movs	r1, #1
 8002b46:	430a      	orrs	r2, r1
 8002b48:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2241      	movs	r2, #65	@ 0x41
 8002b4e:	2120      	movs	r1, #32
 8002b50:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2240      	movs	r2, #64	@ 0x40
 8002b56:	2100      	movs	r1, #0
 8002b58:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	e000      	b.n	8002b60 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002b5e:	2302      	movs	r3, #2
  }
}
 8002b60:	0018      	movs	r0, r3
 8002b62:	46bd      	mov	sp, r7
 8002b64:	b004      	add	sp, #16
 8002b66:	bd80      	pop	{r7, pc}
 8002b68:	fffff0ff 	.word	0xfffff0ff

08002b6c <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b084      	sub	sp, #16
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d101      	bne.n	8002b7e <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e03d      	b.n	8002bfa <HAL_IWDG_Init+0x8e>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a20      	ldr	r2, [pc, #128]	@ (8002c04 <HAL_IWDG_Init+0x98>)
 8002b84:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a1f      	ldr	r2, [pc, #124]	@ (8002c08 <HAL_IWDG_Init+0x9c>)
 8002b8c:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	687a      	ldr	r2, [r7, #4]
 8002b94:	6852      	ldr	r2, [r2, #4]
 8002b96:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	687a      	ldr	r2, [r7, #4]
 8002b9e:	6892      	ldr	r2, [r2, #8]
 8002ba0:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8002ba2:	f7fe ff81 	bl	8001aa8 <HAL_GetTick>
 8002ba6:	0003      	movs	r3, r0
 8002ba8:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002baa:	e00e      	b.n	8002bca <HAL_IWDG_Init+0x5e>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8002bac:	f7fe ff7c 	bl	8001aa8 <HAL_GetTick>
 8002bb0:	0002      	movs	r2, r0
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	2b31      	cmp	r3, #49	@ 0x31
 8002bb8:	d907      	bls.n	8002bca <HAL_IWDG_Init+0x5e>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	2207      	movs	r2, #7
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	d001      	beq.n	8002bca <HAL_IWDG_Init+0x5e>
      {
        return HAL_TIMEOUT;
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	e017      	b.n	8002bfa <HAL_IWDG_Init+0x8e>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	68db      	ldr	r3, [r3, #12]
 8002bd0:	2207      	movs	r2, #7
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	d1ea      	bne.n	8002bac <HAL_IWDG_Init+0x40>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	691a      	ldr	r2, [r3, #16]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	68db      	ldr	r3, [r3, #12]
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d005      	beq.n	8002bf0 <HAL_IWDG_Init+0x84>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	687a      	ldr	r2, [r7, #4]
 8002bea:	68d2      	ldr	r2, [r2, #12]
 8002bec:	611a      	str	r2, [r3, #16]
 8002bee:	e003      	b.n	8002bf8 <HAL_IWDG_Init+0x8c>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a05      	ldr	r2, [pc, #20]	@ (8002c0c <HAL_IWDG_Init+0xa0>)
 8002bf6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002bf8:	2300      	movs	r3, #0
}
 8002bfa:	0018      	movs	r0, r3
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	b004      	add	sp, #16
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	46c0      	nop			@ (mov r8, r8)
 8002c04:	0000cccc 	.word	0x0000cccc
 8002c08:	00005555 	.word	0x00005555
 8002c0c:	0000aaaa 	.word	0x0000aaaa

08002c10 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b082      	sub	sp, #8
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a03      	ldr	r2, [pc, #12]	@ (8002c2c <HAL_IWDG_Refresh+0x1c>)
 8002c1e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002c20:	2300      	movs	r3, #0
}
 8002c22:	0018      	movs	r0, r3
 8002c24:	46bd      	mov	sp, r7
 8002c26:	b002      	add	sp, #8
 8002c28:	bd80      	pop	{r7, pc}
 8002c2a:	46c0      	nop			@ (mov r8, r8)
 8002c2c:	0000aaaa 	.word	0x0000aaaa

08002c30 <PCD_GET_EP_RX_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_RX_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b084      	sub	sp, #16
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
 8002c38:	000a      	movs	r2, r1
 8002c3a:	1cbb      	adds	r3, r7, #2
 8002c3c:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8002c3e:	230a      	movs	r3, #10
 8002c40:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 8002c42:	e002      	b.n	8002c4a <PCD_GET_EP_RX_CNT+0x1a>
  {
    count--;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	3b01      	subs	r3, #1
 8002c48:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d1f9      	bne.n	8002c44 <PCD_GET_EP_RX_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum));
 8002c50:	1cbb      	adds	r3, r7, #2
 8002c52:	881b      	ldrh	r3, [r3, #0]
 8002c54:	00db      	lsls	r3, r3, #3
 8002c56:	4a06      	ldr	r2, [pc, #24]	@ (8002c70 <PCD_GET_EP_RX_CNT+0x40>)
 8002c58:	4694      	mov	ip, r2
 8002c5a:	4463      	add	r3, ip
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	0c1b      	lsrs	r3, r3, #16
 8002c60:	b29b      	uxth	r3, r3
 8002c62:	059b      	lsls	r3, r3, #22
 8002c64:	0d9b      	lsrs	r3, r3, #22
 8002c66:	b29b      	uxth	r3, r3
}
 8002c68:	0018      	movs	r0, r3
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	b004      	add	sp, #16
 8002c6e:	bd80      	pop	{r7, pc}
 8002c70:	40009800 	.word	0x40009800

08002c74 <PCD_GET_EP_DBUF0_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF0_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b084      	sub	sp, #16
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
 8002c7c:	000a      	movs	r2, r1
 8002c7e:	1cbb      	adds	r3, r7, #2
 8002c80:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8002c82:	230a      	movs	r3, #10
 8002c84:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 8002c86:	e002      	b.n	8002c8e <PCD_GET_EP_DBUF0_CNT+0x1a>
  {
    count--;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	3b01      	subs	r3, #1
 8002c8c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d1f9      	bne.n	8002c88 <PCD_GET_EP_DBUF0_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF0_CNT((Instance), (bEpNum));
 8002c94:	1cbb      	adds	r3, r7, #2
 8002c96:	881b      	ldrh	r3, [r3, #0]
 8002c98:	00db      	lsls	r3, r3, #3
 8002c9a:	4a06      	ldr	r2, [pc, #24]	@ (8002cb4 <PCD_GET_EP_DBUF0_CNT+0x40>)
 8002c9c:	4694      	mov	ip, r2
 8002c9e:	4463      	add	r3, ip
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	0c1b      	lsrs	r3, r3, #16
 8002ca4:	b29b      	uxth	r3, r3
 8002ca6:	059b      	lsls	r3, r3, #22
 8002ca8:	0d9b      	lsrs	r3, r3, #22
 8002caa:	b29b      	uxth	r3, r3
}
 8002cac:	0018      	movs	r0, r3
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	b004      	add	sp, #16
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	40009800 	.word	0x40009800

08002cb8 <PCD_GET_EP_DBUF1_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF1_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b084      	sub	sp, #16
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
 8002cc0:	000a      	movs	r2, r1
 8002cc2:	1cbb      	adds	r3, r7, #2
 8002cc4:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8002cc6:	230a      	movs	r3, #10
 8002cc8:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 8002cca:	e002      	b.n	8002cd2 <PCD_GET_EP_DBUF1_CNT+0x1a>
  {
    count--;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	3b01      	subs	r3, #1
 8002cd0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d1f9      	bne.n	8002ccc <PCD_GET_EP_DBUF1_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF1_CNT((Instance), (bEpNum));
 8002cd8:	1cbb      	adds	r3, r7, #2
 8002cda:	881b      	ldrh	r3, [r3, #0]
 8002cdc:	00db      	lsls	r3, r3, #3
 8002cde:	4a06      	ldr	r2, [pc, #24]	@ (8002cf8 <PCD_GET_EP_DBUF1_CNT+0x40>)
 8002ce0:	4694      	mov	ip, r2
 8002ce2:	4463      	add	r3, ip
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	0c1b      	lsrs	r3, r3, #16
 8002ce8:	b29b      	uxth	r3, r3
 8002cea:	059b      	lsls	r3, r3, #22
 8002cec:	0d9b      	lsrs	r3, r3, #22
 8002cee:	b29b      	uxth	r3, r3
}
 8002cf0:	0018      	movs	r0, r3
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	b004      	add	sp, #16
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	40009800 	.word	0x40009800

08002cfc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002cfc:	b590      	push	{r4, r7, lr}
 8002cfe:	b087      	sub	sp, #28
 8002d00:	af02      	add	r7, sp, #8
 8002d02:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d101      	bne.n	8002d0e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e0ea      	b.n	8002ee4 <HAL_PCD_Init+0x1e8>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	4a76      	ldr	r2, [pc, #472]	@ (8002eec <HAL_PCD_Init+0x1f0>)
 8002d12:	5c9b      	ldrb	r3, [r3, r2]
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d108      	bne.n	8002d2c <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002d1a:	687a      	ldr	r2, [r7, #4]
 8002d1c:	23a5      	movs	r3, #165	@ 0xa5
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	2100      	movs	r1, #0
 8002d22:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	0018      	movs	r0, r3
 8002d28:	f009 fc04 	bl	800c534 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	4a6f      	ldr	r2, [pc, #444]	@ (8002eec <HAL_PCD_Init+0x1f0>)
 8002d30:	2103      	movs	r1, #3
 8002d32:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	0018      	movs	r0, r3
 8002d3a:	f005 f885 	bl	8007e48 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d3e:	230f      	movs	r3, #15
 8002d40:	18fb      	adds	r3, r7, r3
 8002d42:	2200      	movs	r2, #0
 8002d44:	701a      	strb	r2, [r3, #0]
 8002d46:	e049      	b.n	8002ddc <HAL_PCD_Init+0xe0>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002d48:	200f      	movs	r0, #15
 8002d4a:	183b      	adds	r3, r7, r0
 8002d4c:	781a      	ldrb	r2, [r3, #0]
 8002d4e:	6879      	ldr	r1, [r7, #4]
 8002d50:	0013      	movs	r3, r2
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	189b      	adds	r3, r3, r2
 8002d56:	00db      	lsls	r3, r3, #3
 8002d58:	18cb      	adds	r3, r1, r3
 8002d5a:	3315      	adds	r3, #21
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002d60:	183b      	adds	r3, r7, r0
 8002d62:	781a      	ldrb	r2, [r3, #0]
 8002d64:	6879      	ldr	r1, [r7, #4]
 8002d66:	0013      	movs	r3, r2
 8002d68:	009b      	lsls	r3, r3, #2
 8002d6a:	189b      	adds	r3, r3, r2
 8002d6c:	00db      	lsls	r3, r3, #3
 8002d6e:	18cb      	adds	r3, r1, r3
 8002d70:	3314      	adds	r3, #20
 8002d72:	183a      	adds	r2, r7, r0
 8002d74:	7812      	ldrb	r2, [r2, #0]
 8002d76:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002d78:	183b      	adds	r3, r7, r0
 8002d7a:	781a      	ldrb	r2, [r3, #0]
 8002d7c:	6879      	ldr	r1, [r7, #4]
 8002d7e:	0013      	movs	r3, r2
 8002d80:	009b      	lsls	r3, r3, #2
 8002d82:	189b      	adds	r3, r3, r2
 8002d84:	00db      	lsls	r3, r3, #3
 8002d86:	18cb      	adds	r3, r1, r3
 8002d88:	3317      	adds	r3, #23
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002d8e:	183b      	adds	r3, r7, r0
 8002d90:	781a      	ldrb	r2, [r3, #0]
 8002d92:	6879      	ldr	r1, [r7, #4]
 8002d94:	0013      	movs	r3, r2
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	189b      	adds	r3, r3, r2
 8002d9a:	00db      	lsls	r3, r3, #3
 8002d9c:	18cb      	adds	r3, r1, r3
 8002d9e:	3324      	adds	r3, #36	@ 0x24
 8002da0:	2200      	movs	r2, #0
 8002da2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002da4:	183b      	adds	r3, r7, r0
 8002da6:	781a      	ldrb	r2, [r3, #0]
 8002da8:	6879      	ldr	r1, [r7, #4]
 8002daa:	0013      	movs	r3, r2
 8002dac:	009b      	lsls	r3, r3, #2
 8002dae:	189b      	adds	r3, r3, r2
 8002db0:	00db      	lsls	r3, r3, #3
 8002db2:	18cb      	adds	r3, r1, r3
 8002db4:	3328      	adds	r3, #40	@ 0x28
 8002db6:	2200      	movs	r2, #0
 8002db8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002dba:	183b      	adds	r3, r7, r0
 8002dbc:	781b      	ldrb	r3, [r3, #0]
 8002dbe:	6879      	ldr	r1, [r7, #4]
 8002dc0:	1c5a      	adds	r2, r3, #1
 8002dc2:	0013      	movs	r3, r2
 8002dc4:	009b      	lsls	r3, r3, #2
 8002dc6:	189b      	adds	r3, r3, r2
 8002dc8:	00db      	lsls	r3, r3, #3
 8002dca:	18cb      	adds	r3, r1, r3
 8002dcc:	3304      	adds	r3, #4
 8002dce:	2200      	movs	r2, #0
 8002dd0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002dd2:	183b      	adds	r3, r7, r0
 8002dd4:	781a      	ldrb	r2, [r3, #0]
 8002dd6:	183b      	adds	r3, r7, r0
 8002dd8:	3201      	adds	r2, #1
 8002dda:	701a      	strb	r2, [r3, #0]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	791b      	ldrb	r3, [r3, #4]
 8002de0:	210f      	movs	r1, #15
 8002de2:	187a      	adds	r2, r7, r1
 8002de4:	7812      	ldrb	r2, [r2, #0]
 8002de6:	429a      	cmp	r2, r3
 8002de8:	d3ae      	bcc.n	8002d48 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002dea:	187b      	adds	r3, r7, r1
 8002dec:	2200      	movs	r2, #0
 8002dee:	701a      	strb	r2, [r3, #0]
 8002df0:	e056      	b.n	8002ea0 <HAL_PCD_Init+0x1a4>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002df2:	240f      	movs	r4, #15
 8002df4:	193b      	adds	r3, r7, r4
 8002df6:	781a      	ldrb	r2, [r3, #0]
 8002df8:	6878      	ldr	r0, [r7, #4]
 8002dfa:	2356      	movs	r3, #86	@ 0x56
 8002dfc:	33ff      	adds	r3, #255	@ 0xff
 8002dfe:	0019      	movs	r1, r3
 8002e00:	0013      	movs	r3, r2
 8002e02:	009b      	lsls	r3, r3, #2
 8002e04:	189b      	adds	r3, r3, r2
 8002e06:	00db      	lsls	r3, r3, #3
 8002e08:	18c3      	adds	r3, r0, r3
 8002e0a:	185b      	adds	r3, r3, r1
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002e10:	193b      	adds	r3, r7, r4
 8002e12:	781a      	ldrb	r2, [r3, #0]
 8002e14:	6878      	ldr	r0, [r7, #4]
 8002e16:	23aa      	movs	r3, #170	@ 0xaa
 8002e18:	0059      	lsls	r1, r3, #1
 8002e1a:	0013      	movs	r3, r2
 8002e1c:	009b      	lsls	r3, r3, #2
 8002e1e:	189b      	adds	r3, r3, r2
 8002e20:	00db      	lsls	r3, r3, #3
 8002e22:	18c3      	adds	r3, r0, r3
 8002e24:	185b      	adds	r3, r3, r1
 8002e26:	193a      	adds	r2, r7, r4
 8002e28:	7812      	ldrb	r2, [r2, #0]
 8002e2a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002e2c:	193b      	adds	r3, r7, r4
 8002e2e:	781a      	ldrb	r2, [r3, #0]
 8002e30:	6878      	ldr	r0, [r7, #4]
 8002e32:	2358      	movs	r3, #88	@ 0x58
 8002e34:	33ff      	adds	r3, #255	@ 0xff
 8002e36:	0019      	movs	r1, r3
 8002e38:	0013      	movs	r3, r2
 8002e3a:	009b      	lsls	r3, r3, #2
 8002e3c:	189b      	adds	r3, r3, r2
 8002e3e:	00db      	lsls	r3, r3, #3
 8002e40:	18c3      	adds	r3, r0, r3
 8002e42:	185b      	adds	r3, r3, r1
 8002e44:	2200      	movs	r2, #0
 8002e46:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002e48:	193b      	adds	r3, r7, r4
 8002e4a:	781a      	ldrb	r2, [r3, #0]
 8002e4c:	6878      	ldr	r0, [r7, #4]
 8002e4e:	23b2      	movs	r3, #178	@ 0xb2
 8002e50:	0059      	lsls	r1, r3, #1
 8002e52:	0013      	movs	r3, r2
 8002e54:	009b      	lsls	r3, r3, #2
 8002e56:	189b      	adds	r3, r3, r2
 8002e58:	00db      	lsls	r3, r3, #3
 8002e5a:	18c3      	adds	r3, r0, r3
 8002e5c:	185b      	adds	r3, r3, r1
 8002e5e:	2200      	movs	r2, #0
 8002e60:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002e62:	193b      	adds	r3, r7, r4
 8002e64:	781a      	ldrb	r2, [r3, #0]
 8002e66:	6878      	ldr	r0, [r7, #4]
 8002e68:	23b4      	movs	r3, #180	@ 0xb4
 8002e6a:	0059      	lsls	r1, r3, #1
 8002e6c:	0013      	movs	r3, r2
 8002e6e:	009b      	lsls	r3, r3, #2
 8002e70:	189b      	adds	r3, r3, r2
 8002e72:	00db      	lsls	r3, r3, #3
 8002e74:	18c3      	adds	r3, r0, r3
 8002e76:	185b      	adds	r3, r3, r1
 8002e78:	2200      	movs	r2, #0
 8002e7a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002e7c:	193b      	adds	r3, r7, r4
 8002e7e:	781a      	ldrb	r2, [r3, #0]
 8002e80:	6878      	ldr	r0, [r7, #4]
 8002e82:	23b6      	movs	r3, #182	@ 0xb6
 8002e84:	0059      	lsls	r1, r3, #1
 8002e86:	0013      	movs	r3, r2
 8002e88:	009b      	lsls	r3, r3, #2
 8002e8a:	189b      	adds	r3, r3, r2
 8002e8c:	00db      	lsls	r3, r3, #3
 8002e8e:	18c3      	adds	r3, r0, r3
 8002e90:	185b      	adds	r3, r3, r1
 8002e92:	2200      	movs	r2, #0
 8002e94:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e96:	193b      	adds	r3, r7, r4
 8002e98:	781a      	ldrb	r2, [r3, #0]
 8002e9a:	193b      	adds	r3, r7, r4
 8002e9c:	3201      	adds	r2, #1
 8002e9e:	701a      	strb	r2, [r3, #0]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	791b      	ldrb	r3, [r3, #4]
 8002ea4:	220f      	movs	r2, #15
 8002ea6:	18ba      	adds	r2, r7, r2
 8002ea8:	7812      	ldrb	r2, [r2, #0]
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	d3a1      	bcc.n	8002df2 <HAL_PCD_Init+0xf6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6818      	ldr	r0, [r3, #0]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	466a      	mov	r2, sp
 8002eb6:	7c19      	ldrb	r1, [r3, #16]
 8002eb8:	7011      	strb	r1, [r2, #0]
 8002eba:	6859      	ldr	r1, [r3, #4]
 8002ebc:	689a      	ldr	r2, [r3, #8]
 8002ebe:	68db      	ldr	r3, [r3, #12]
 8002ec0:	f004 fffb 	bl	8007eba <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	4a07      	ldr	r2, [pc, #28]	@ (8002eec <HAL_PCD_Init+0x1f0>)
 8002ece:	2101      	movs	r1, #1
 8002ed0:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	7b1b      	ldrb	r3, [r3, #12]
 8002ed6:	2b01      	cmp	r3, #1
 8002ed8:	d103      	bne.n	8002ee2 <HAL_PCD_Init+0x1e6>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	0018      	movs	r0, r3
 8002ede:	f001 fbf1 	bl	80046c4 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8002ee2:	2300      	movs	r3, #0
}
 8002ee4:	0018      	movs	r0, r3
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	b005      	add	sp, #20
 8002eea:	bd90      	pop	{r4, r7, pc}
 8002eec:	00000295 	.word	0x00000295

08002ef0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b082      	sub	sp, #8
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002ef8:	687a      	ldr	r2, [r7, #4]
 8002efa:	23a5      	movs	r3, #165	@ 0xa5
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	5cd3      	ldrb	r3, [r2, r3]
 8002f00:	2b01      	cmp	r3, #1
 8002f02:	d101      	bne.n	8002f08 <HAL_PCD_Start+0x18>
 8002f04:	2302      	movs	r3, #2
 8002f06:	e014      	b.n	8002f32 <HAL_PCD_Start+0x42>
 8002f08:	687a      	ldr	r2, [r7, #4]
 8002f0a:	23a5      	movs	r3, #165	@ 0xa5
 8002f0c:	009b      	lsls	r3, r3, #2
 8002f0e:	2101      	movs	r1, #1
 8002f10:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_ENABLE(hpcd);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	0018      	movs	r0, r3
 8002f18:	f004 ff82 	bl	8007e20 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	0018      	movs	r0, r3
 8002f22:	f006 fd8c 	bl	8009a3e <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002f26:	687a      	ldr	r2, [r7, #4]
 8002f28:	23a5      	movs	r3, #165	@ 0xa5
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	2100      	movs	r1, #0
 8002f2e:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8002f30:	2300      	movs	r3, #0
}
 8002f32:	0018      	movs	r0, r3
 8002f34:	46bd      	mov	sp, r7
 8002f36:	b002      	add	sp, #8
 8002f38:	bd80      	pop	{r7, pc}
	...

08002f3c <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b084      	sub	sp, #16
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	0018      	movs	r0, r3
 8002f4a:	f006 fd88 	bl	8009a5e <USB_ReadInterrupts>
 8002f4e:	0003      	movs	r3, r0
 8002f50:	60fb      	str	r3, [r7, #12]

  /* check if this is an USB pending IT */
  if ((SYSCFG->IT_LINE_SR[8] & (0x1U << 2)) == 0U)
 8002f52:	4a7c      	ldr	r2, [pc, #496]	@ (8003144 <HAL_PCD_IRQHandler+0x208>)
 8002f54:	23a0      	movs	r3, #160	@ 0xa0
 8002f56:	58d3      	ldr	r3, [r2, r3]
 8002f58:	2204      	movs	r2, #4
 8002f5a:	4013      	ands	r3, r2
 8002f5c:	d100      	bne.n	8002f60 <HAL_PCD_IRQHandler+0x24>
 8002f5e:	e0ed      	b.n	800313c <HAL_PCD_IRQHandler+0x200>
  {
    return;
  }

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8002f60:	68fa      	ldr	r2, [r7, #12]
 8002f62:	2380      	movs	r3, #128	@ 0x80
 8002f64:	021b      	lsls	r3, r3, #8
 8002f66:	4013      	ands	r3, r2
 8002f68:	d004      	beq.n	8002f74 <HAL_PCD_IRQHandler+0x38>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	0018      	movs	r0, r3
 8002f6e:	f000 fb35 	bl	80035dc <PCD_EP_ISR_Handler>

    return;
 8002f72:	e0e4      	b.n	800313e <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8002f74:	68fa      	ldr	r2, [r7, #12]
 8002f76:	2380      	movs	r3, #128	@ 0x80
 8002f78:	00db      	lsls	r3, r3, #3
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	d011      	beq.n	8002fa2 <HAL_PCD_IRQHandler+0x66>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	496f      	ldr	r1, [pc, #444]	@ (8003148 <HAL_PCD_IRQHandler+0x20c>)
 8002f8a:	400a      	ands	r2, r1
 8002f8c:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	0018      	movs	r0, r3
 8002f92:	f009 fb92 	bl	800c6ba <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2100      	movs	r1, #0
 8002f9a:	0018      	movs	r0, r3
 8002f9c:	f000 f8e4 	bl	8003168 <HAL_PCD_SetAddress>

    return;
 8002fa0:	e0cd      	b.n	800313e <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8002fa2:	68fa      	ldr	r2, [r7, #12]
 8002fa4:	2380      	movs	r3, #128	@ 0x80
 8002fa6:	01db      	lsls	r3, r3, #7
 8002fa8:	4013      	ands	r3, r2
 8002faa:	d008      	beq.n	8002fbe <HAL_PCD_IRQHandler+0x82>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4965      	ldr	r1, [pc, #404]	@ (800314c <HAL_PCD_IRQHandler+0x210>)
 8002fb8:	400a      	ands	r2, r1
 8002fba:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8002fbc:	e0bf      	b.n	800313e <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8002fbe:	68fa      	ldr	r2, [r7, #12]
 8002fc0:	2380      	movs	r3, #128	@ 0x80
 8002fc2:	019b      	lsls	r3, r3, #6
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	d008      	beq.n	8002fda <HAL_PCD_IRQHandler+0x9e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	495f      	ldr	r1, [pc, #380]	@ (8003150 <HAL_PCD_IRQHandler+0x214>)
 8002fd4:	400a      	ands	r2, r1
 8002fd6:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8002fd8:	e0b1      	b.n	800313e <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8002fda:	68fa      	ldr	r2, [r7, #12]
 8002fdc:	2380      	movs	r3, #128	@ 0x80
 8002fde:	015b      	lsls	r3, r3, #5
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	d02c      	beq.n	800303e <HAL_PCD_IRQHandler+0x102>
  {
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPRDY);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	2104      	movs	r1, #4
 8002ff0:	438a      	bics	r2, r1
 8002ff2:	641a      	str	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPEN);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	2108      	movs	r1, #8
 8003000:	438a      	bics	r2, r1
 8003002:	641a      	str	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8003004:	687a      	ldr	r2, [r7, #4]
 8003006:	23b3      	movs	r3, #179	@ 0xb3
 8003008:	009b      	lsls	r3, r3, #2
 800300a:	5cd3      	ldrb	r3, [r2, r3]
 800300c:	2b01      	cmp	r3, #1
 800300e:	d109      	bne.n	8003024 <HAL_PCD_IRQHandler+0xe8>
    {
      hpcd->LPM_State = LPM_L0;
 8003010:	687a      	ldr	r2, [r7, #4]
 8003012:	23b3      	movs	r3, #179	@ 0xb3
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	2100      	movs	r1, #0
 8003018:	54d1      	strb	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2100      	movs	r1, #0
 800301e:	0018      	movs	r0, r3
 8003020:	f009 fdca 	bl	800cbb8 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	0018      	movs	r0, r3
 8003028:	f009 fb88 	bl	800c73c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4947      	ldr	r1, [pc, #284]	@ (8003154 <HAL_PCD_IRQHandler+0x218>)
 8003038:	400a      	ands	r2, r1
 800303a:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 800303c:	e07f      	b.n	800313e <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800303e:	68fa      	ldr	r2, [r7, #12]
 8003040:	2380      	movs	r3, #128	@ 0x80
 8003042:	011b      	lsls	r3, r3, #4
 8003044:	4013      	ands	r3, r2
 8003046:	d01c      	beq.n	8003082 <HAL_PCD_IRQHandler+0x146>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	2108      	movs	r1, #8
 8003054:	430a      	orrs	r2, r1
 8003056:	641a      	str	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	493d      	ldr	r1, [pc, #244]	@ (8003158 <HAL_PCD_IRQHandler+0x21c>)
 8003064:	400a      	ands	r2, r1
 8003066:	645a      	str	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	2104      	movs	r1, #4
 8003074:	430a      	orrs	r2, r1
 8003076:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	0018      	movs	r0, r3
 800307c:	f009 fb42 	bl	800c704 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003080:	e05d      	b.n	800313e <HAL_PCD_IRQHandler+0x202>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	2280      	movs	r2, #128	@ 0x80
 8003086:	4013      	ands	r3, r2
 8003088:	d038      	beq.n	80030fc <HAL_PCD_IRQHandler+0x1c0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4931      	ldr	r1, [pc, #196]	@ (800315c <HAL_PCD_IRQHandler+0x220>)
 8003096:	400a      	ands	r2, r1
 8003098:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800309a:	687a      	ldr	r2, [r7, #4]
 800309c:	23b3      	movs	r3, #179	@ 0xb3
 800309e:	009b      	lsls	r3, r3, #2
 80030a0:	5cd3      	ldrb	r3, [r2, r3]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d125      	bne.n	80030f2 <HAL_PCD_IRQHandler+0x1b6>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	2104      	movs	r1, #4
 80030b2:	430a      	orrs	r2, r1
 80030b4:	641a      	str	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	2108      	movs	r1, #8
 80030c2:	430a      	orrs	r2, r1
 80030c4:	641a      	str	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 80030c6:	687a      	ldr	r2, [r7, #4]
 80030c8:	23b3      	movs	r3, #179	@ 0xb3
 80030ca:	009b      	lsls	r3, r3, #2
 80030cc:	2101      	movs	r1, #1
 80030ce:	54d1      	strb	r1, [r2, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030d6:	089b      	lsrs	r3, r3, #2
 80030d8:	223c      	movs	r2, #60	@ 0x3c
 80030da:	4013      	ands	r3, r2
 80030dc:	0019      	movs	r1, r3
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	23b4      	movs	r3, #180	@ 0xb4
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2101      	movs	r1, #1
 80030ea:	0018      	movs	r0, r3
 80030ec:	f009 fd64 	bl	800cbb8 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 80030f0:	e025      	b.n	800313e <HAL_PCD_IRQHandler+0x202>
      HAL_PCD_SuspendCallback(hpcd);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	0018      	movs	r0, r3
 80030f6:	f009 fb05 	bl	800c704 <HAL_PCD_SuspendCallback>
    return;
 80030fa:	e020      	b.n	800313e <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80030fc:	68fa      	ldr	r2, [r7, #12]
 80030fe:	2380      	movs	r3, #128	@ 0x80
 8003100:	009b      	lsls	r3, r3, #2
 8003102:	4013      	ands	r3, r2
 8003104:	d00c      	beq.n	8003120 <HAL_PCD_IRQHandler+0x1e4>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4913      	ldr	r1, [pc, #76]	@ (8003160 <HAL_PCD_IRQHandler+0x224>)
 8003112:	400a      	ands	r2, r1
 8003114:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	0018      	movs	r0, r3
 800311a:	f009 fabf 	bl	800c69c <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800311e:	e00e      	b.n	800313e <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8003120:	68fa      	ldr	r2, [r7, #12]
 8003122:	2380      	movs	r3, #128	@ 0x80
 8003124:	005b      	lsls	r3, r3, #1
 8003126:	4013      	ands	r3, r2
 8003128:	d009      	beq.n	800313e <HAL_PCD_IRQHandler+0x202>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	490b      	ldr	r1, [pc, #44]	@ (8003164 <HAL_PCD_IRQHandler+0x228>)
 8003136:	400a      	ands	r2, r1
 8003138:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 800313a:	e000      	b.n	800313e <HAL_PCD_IRQHandler+0x202>
    return;
 800313c:	46c0      	nop			@ (mov r8, r8)
  }
}
 800313e:	46bd      	mov	sp, r7
 8003140:	b004      	add	sp, #16
 8003142:	bd80      	pop	{r7, pc}
 8003144:	40010000 	.word	0x40010000
 8003148:	0000fbff 	.word	0x0000fbff
 800314c:	0000bfff 	.word	0x0000bfff
 8003150:	0000dfff 	.word	0x0000dfff
 8003154:	0000efff 	.word	0x0000efff
 8003158:	0000f7ff 	.word	0x0000f7ff
 800315c:	0000ff7f 	.word	0x0000ff7f
 8003160:	0000fdff 	.word	0x0000fdff
 8003164:	0000feff 	.word	0x0000feff

08003168 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b082      	sub	sp, #8
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	000a      	movs	r2, r1
 8003172:	1cfb      	adds	r3, r7, #3
 8003174:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 8003176:	687a      	ldr	r2, [r7, #4]
 8003178:	23a5      	movs	r3, #165	@ 0xa5
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	5cd3      	ldrb	r3, [r2, r3]
 800317e:	2b01      	cmp	r3, #1
 8003180:	d101      	bne.n	8003186 <HAL_PCD_SetAddress+0x1e>
 8003182:	2302      	movs	r3, #2
 8003184:	e016      	b.n	80031b4 <HAL_PCD_SetAddress+0x4c>
 8003186:	687a      	ldr	r2, [r7, #4]
 8003188:	23a5      	movs	r3, #165	@ 0xa5
 800318a:	009b      	lsls	r3, r3, #2
 800318c:	2101      	movs	r1, #1
 800318e:	54d1      	strb	r1, [r2, r3]
  hpcd->USB_Address = address;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	1cfa      	adds	r2, r7, #3
 8003194:	7812      	ldrb	r2, [r2, #0]
 8003196:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	1cfb      	adds	r3, r7, #3
 800319e:	781b      	ldrb	r3, [r3, #0]
 80031a0:	0019      	movs	r1, r3
 80031a2:	0010      	movs	r0, r2
 80031a4:	f006 fc38 	bl	8009a18 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80031a8:	687a      	ldr	r2, [r7, #4]
 80031aa:	23a5      	movs	r3, #165	@ 0xa5
 80031ac:	009b      	lsls	r3, r3, #2
 80031ae:	2100      	movs	r1, #0
 80031b0:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80031b2:	2300      	movs	r3, #0
}
 80031b4:	0018      	movs	r0, r3
 80031b6:	46bd      	mov	sp, r7
 80031b8:	b002      	add	sp, #8
 80031ba:	bd80      	pop	{r7, pc}

080031bc <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80031bc:	b590      	push	{r4, r7, lr}
 80031be:	b085      	sub	sp, #20
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	000c      	movs	r4, r1
 80031c6:	0010      	movs	r0, r2
 80031c8:	0019      	movs	r1, r3
 80031ca:	1cfb      	adds	r3, r7, #3
 80031cc:	1c22      	adds	r2, r4, #0
 80031ce:	701a      	strb	r2, [r3, #0]
 80031d0:	003b      	movs	r3, r7
 80031d2:	1c02      	adds	r2, r0, #0
 80031d4:	801a      	strh	r2, [r3, #0]
 80031d6:	1cbb      	adds	r3, r7, #2
 80031d8:	1c0a      	adds	r2, r1, #0
 80031da:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef  ret = HAL_OK;
 80031dc:	230b      	movs	r3, #11
 80031de:	18fb      	adds	r3, r7, r3
 80031e0:	2200      	movs	r2, #0
 80031e2:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80031e4:	1cfb      	adds	r3, r7, #3
 80031e6:	781b      	ldrb	r3, [r3, #0]
 80031e8:	b25b      	sxtb	r3, r3
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	da10      	bge.n	8003210 <HAL_PCD_EP_Open+0x54>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80031ee:	1cfb      	adds	r3, r7, #3
 80031f0:	781b      	ldrb	r3, [r3, #0]
 80031f2:	2207      	movs	r2, #7
 80031f4:	401a      	ands	r2, r3
 80031f6:	0013      	movs	r3, r2
 80031f8:	009b      	lsls	r3, r3, #2
 80031fa:	189b      	adds	r3, r3, r2
 80031fc:	00db      	lsls	r3, r3, #3
 80031fe:	3310      	adds	r3, #16
 8003200:	687a      	ldr	r2, [r7, #4]
 8003202:	18d3      	adds	r3, r2, r3
 8003204:	3304      	adds	r3, #4
 8003206:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2201      	movs	r2, #1
 800320c:	705a      	strb	r2, [r3, #1]
 800320e:	e010      	b.n	8003232 <HAL_PCD_EP_Open+0x76>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003210:	1cfb      	adds	r3, r7, #3
 8003212:	781b      	ldrb	r3, [r3, #0]
 8003214:	2207      	movs	r2, #7
 8003216:	401a      	ands	r2, r3
 8003218:	0013      	movs	r3, r2
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	189b      	adds	r3, r3, r2
 800321e:	00db      	lsls	r3, r3, #3
 8003220:	3351      	adds	r3, #81	@ 0x51
 8003222:	33ff      	adds	r3, #255	@ 0xff
 8003224:	687a      	ldr	r2, [r7, #4]
 8003226:	18d3      	adds	r3, r2, r3
 8003228:	3304      	adds	r3, #4
 800322a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	2200      	movs	r2, #0
 8003230:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003232:	1cfb      	adds	r3, r7, #3
 8003234:	781b      	ldrb	r3, [r3, #0]
 8003236:	2207      	movs	r2, #7
 8003238:	4013      	ands	r3, r2
 800323a:	b2da      	uxtb	r2, r3
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003240:	003b      	movs	r3, r7
 8003242:	881a      	ldrh	r2, [r3, #0]
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	1cba      	adds	r2, r7, #2
 800324c:	7812      	ldrb	r2, [r2, #0]
 800324e:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003250:	1cbb      	adds	r3, r7, #2
 8003252:	781b      	ldrb	r3, [r3, #0]
 8003254:	2b02      	cmp	r3, #2
 8003256:	d102      	bne.n	800325e <HAL_PCD_EP_Open+0xa2>
  {
    ep->data_pid_start = 0U;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2200      	movs	r2, #0
 800325c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800325e:	687a      	ldr	r2, [r7, #4]
 8003260:	23a5      	movs	r3, #165	@ 0xa5
 8003262:	009b      	lsls	r3, r3, #2
 8003264:	5cd3      	ldrb	r3, [r2, r3]
 8003266:	2b01      	cmp	r3, #1
 8003268:	d101      	bne.n	800326e <HAL_PCD_EP_Open+0xb2>
 800326a:	2302      	movs	r3, #2
 800326c:	e013      	b.n	8003296 <HAL_PCD_EP_Open+0xda>
 800326e:	687a      	ldr	r2, [r7, #4]
 8003270:	23a5      	movs	r3, #165	@ 0xa5
 8003272:	009b      	lsls	r3, r3, #2
 8003274:	2101      	movs	r1, #1
 8003276:	54d1      	strb	r1, [r2, r3]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	68fa      	ldr	r2, [r7, #12]
 800327e:	0011      	movs	r1, r2
 8003280:	0018      	movs	r0, r3
 8003282:	f004 fe45 	bl	8007f10 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003286:	687a      	ldr	r2, [r7, #4]
 8003288:	23a5      	movs	r3, #165	@ 0xa5
 800328a:	009b      	lsls	r3, r3, #2
 800328c:	2100      	movs	r1, #0
 800328e:	54d1      	strb	r1, [r2, r3]

  return ret;
 8003290:	230b      	movs	r3, #11
 8003292:	18fb      	adds	r3, r7, r3
 8003294:	781b      	ldrb	r3, [r3, #0]
}
 8003296:	0018      	movs	r0, r3
 8003298:	46bd      	mov	sp, r7
 800329a:	b005      	add	sp, #20
 800329c:	bd90      	pop	{r4, r7, pc}

0800329e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800329e:	b580      	push	{r7, lr}
 80032a0:	b084      	sub	sp, #16
 80032a2:	af00      	add	r7, sp, #0
 80032a4:	6078      	str	r0, [r7, #4]
 80032a6:	000a      	movs	r2, r1
 80032a8:	1cfb      	adds	r3, r7, #3
 80032aa:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80032ac:	1cfb      	adds	r3, r7, #3
 80032ae:	781b      	ldrb	r3, [r3, #0]
 80032b0:	b25b      	sxtb	r3, r3
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	da10      	bge.n	80032d8 <HAL_PCD_EP_Close+0x3a>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80032b6:	1cfb      	adds	r3, r7, #3
 80032b8:	781b      	ldrb	r3, [r3, #0]
 80032ba:	2207      	movs	r2, #7
 80032bc:	401a      	ands	r2, r3
 80032be:	0013      	movs	r3, r2
 80032c0:	009b      	lsls	r3, r3, #2
 80032c2:	189b      	adds	r3, r3, r2
 80032c4:	00db      	lsls	r3, r3, #3
 80032c6:	3310      	adds	r3, #16
 80032c8:	687a      	ldr	r2, [r7, #4]
 80032ca:	18d3      	adds	r3, r2, r3
 80032cc:	3304      	adds	r3, #4
 80032ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	2201      	movs	r2, #1
 80032d4:	705a      	strb	r2, [r3, #1]
 80032d6:	e010      	b.n	80032fa <HAL_PCD_EP_Close+0x5c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80032d8:	1cfb      	adds	r3, r7, #3
 80032da:	781b      	ldrb	r3, [r3, #0]
 80032dc:	2207      	movs	r2, #7
 80032de:	401a      	ands	r2, r3
 80032e0:	0013      	movs	r3, r2
 80032e2:	009b      	lsls	r3, r3, #2
 80032e4:	189b      	adds	r3, r3, r2
 80032e6:	00db      	lsls	r3, r3, #3
 80032e8:	3351      	adds	r3, #81	@ 0x51
 80032ea:	33ff      	adds	r3, #255	@ 0xff
 80032ec:	687a      	ldr	r2, [r7, #4]
 80032ee:	18d3      	adds	r3, r2, r3
 80032f0:	3304      	adds	r3, #4
 80032f2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2200      	movs	r2, #0
 80032f8:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80032fa:	1cfb      	adds	r3, r7, #3
 80032fc:	781b      	ldrb	r3, [r3, #0]
 80032fe:	2207      	movs	r2, #7
 8003300:	4013      	ands	r3, r2
 8003302:	b2da      	uxtb	r2, r3
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003308:	687a      	ldr	r2, [r7, #4]
 800330a:	23a5      	movs	r3, #165	@ 0xa5
 800330c:	009b      	lsls	r3, r3, #2
 800330e:	5cd3      	ldrb	r3, [r2, r3]
 8003310:	2b01      	cmp	r3, #1
 8003312:	d101      	bne.n	8003318 <HAL_PCD_EP_Close+0x7a>
 8003314:	2302      	movs	r3, #2
 8003316:	e011      	b.n	800333c <HAL_PCD_EP_Close+0x9e>
 8003318:	687a      	ldr	r2, [r7, #4]
 800331a:	23a5      	movs	r3, #165	@ 0xa5
 800331c:	009b      	lsls	r3, r3, #2
 800331e:	2101      	movs	r1, #1
 8003320:	54d1      	strb	r1, [r2, r3]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	68fa      	ldr	r2, [r7, #12]
 8003328:	0011      	movs	r1, r2
 800332a:	0018      	movs	r0, r3
 800332c:	f005 f924 	bl	8008578 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003330:	687a      	ldr	r2, [r7, #4]
 8003332:	23a5      	movs	r3, #165	@ 0xa5
 8003334:	009b      	lsls	r3, r3, #2
 8003336:	2100      	movs	r1, #0
 8003338:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 800333a:	2300      	movs	r3, #0
}
 800333c:	0018      	movs	r0, r3
 800333e:	46bd      	mov	sp, r7
 8003340:	b004      	add	sp, #16
 8003342:	bd80      	pop	{r7, pc}

08003344 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b086      	sub	sp, #24
 8003348:	af00      	add	r7, sp, #0
 800334a:	60f8      	str	r0, [r7, #12]
 800334c:	607a      	str	r2, [r7, #4]
 800334e:	603b      	str	r3, [r7, #0]
 8003350:	200b      	movs	r0, #11
 8003352:	183b      	adds	r3, r7, r0
 8003354:	1c0a      	adds	r2, r1, #0
 8003356:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003358:	0001      	movs	r1, r0
 800335a:	187b      	adds	r3, r7, r1
 800335c:	781b      	ldrb	r3, [r3, #0]
 800335e:	2207      	movs	r2, #7
 8003360:	401a      	ands	r2, r3
 8003362:	0013      	movs	r3, r2
 8003364:	009b      	lsls	r3, r3, #2
 8003366:	189b      	adds	r3, r3, r2
 8003368:	00db      	lsls	r3, r3, #3
 800336a:	3351      	adds	r3, #81	@ 0x51
 800336c:	33ff      	adds	r3, #255	@ 0xff
 800336e:	68fa      	ldr	r2, [r7, #12]
 8003370:	18d3      	adds	r3, r2, r3
 8003372:	3304      	adds	r3, #4
 8003374:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	687a      	ldr	r2, [r7, #4]
 800337a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	683a      	ldr	r2, [r7, #0]
 8003380:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	2200      	movs	r2, #0
 8003386:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	2200      	movs	r2, #0
 800338c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800338e:	187b      	adds	r3, r7, r1
 8003390:	781b      	ldrb	r3, [r3, #0]
 8003392:	2207      	movs	r2, #7
 8003394:	4013      	ands	r3, r2
 8003396:	b2da      	uxtb	r2, r3
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	697a      	ldr	r2, [r7, #20]
 80033a2:	0011      	movs	r1, r2
 80033a4:	0018      	movs	r0, r3
 80033a6:	f005 fa4d 	bl	8008844 <USB_EPStartXfer>

  return HAL_OK;
 80033aa:	2300      	movs	r3, #0
}
 80033ac:	0018      	movs	r0, r3
 80033ae:	46bd      	mov	sp, r7
 80033b0:	b006      	add	sp, #24
 80033b2:	bd80      	pop	{r7, pc}

080033b4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b082      	sub	sp, #8
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
 80033bc:	000a      	movs	r2, r1
 80033be:	1cfb      	adds	r3, r7, #3
 80033c0:	701a      	strb	r2, [r3, #0]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80033c2:	1cfb      	adds	r3, r7, #3
 80033c4:	781b      	ldrb	r3, [r3, #0]
 80033c6:	2207      	movs	r2, #7
 80033c8:	401a      	ands	r2, r3
 80033ca:	6878      	ldr	r0, [r7, #4]
 80033cc:	23b8      	movs	r3, #184	@ 0xb8
 80033ce:	0059      	lsls	r1, r3, #1
 80033d0:	0013      	movs	r3, r2
 80033d2:	009b      	lsls	r3, r3, #2
 80033d4:	189b      	adds	r3, r3, r2
 80033d6:	00db      	lsls	r3, r3, #3
 80033d8:	18c3      	adds	r3, r0, r3
 80033da:	185b      	adds	r3, r3, r1
 80033dc:	681b      	ldr	r3, [r3, #0]
}
 80033de:	0018      	movs	r0, r3
 80033e0:	46bd      	mov	sp, r7
 80033e2:	b002      	add	sp, #8
 80033e4:	bd80      	pop	{r7, pc}

080033e6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80033e6:	b580      	push	{r7, lr}
 80033e8:	b086      	sub	sp, #24
 80033ea:	af00      	add	r7, sp, #0
 80033ec:	60f8      	str	r0, [r7, #12]
 80033ee:	607a      	str	r2, [r7, #4]
 80033f0:	603b      	str	r3, [r7, #0]
 80033f2:	200b      	movs	r0, #11
 80033f4:	183b      	adds	r3, r7, r0
 80033f6:	1c0a      	adds	r2, r1, #0
 80033f8:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80033fa:	183b      	adds	r3, r7, r0
 80033fc:	781b      	ldrb	r3, [r3, #0]
 80033fe:	2207      	movs	r2, #7
 8003400:	401a      	ands	r2, r3
 8003402:	0013      	movs	r3, r2
 8003404:	009b      	lsls	r3, r3, #2
 8003406:	189b      	adds	r3, r3, r2
 8003408:	00db      	lsls	r3, r3, #3
 800340a:	3310      	adds	r3, #16
 800340c:	68fa      	ldr	r2, [r7, #12]
 800340e:	18d3      	adds	r3, r2, r3
 8003410:	3304      	adds	r3, #4
 8003412:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	687a      	ldr	r2, [r7, #4]
 8003418:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	683a      	ldr	r2, [r7, #0]
 800341e:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	2224      	movs	r2, #36	@ 0x24
 8003424:	2101      	movs	r1, #1
 8003426:	5499      	strb	r1, [r3, r2]
  ep->xfer_len_db = len;
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	683a      	ldr	r2, [r7, #0]
 800342c:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	2200      	movs	r2, #0
 8003432:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	2201      	movs	r2, #1
 8003438:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800343a:	183b      	adds	r3, r7, r0
 800343c:	781b      	ldrb	r3, [r3, #0]
 800343e:	2207      	movs	r2, #7
 8003440:	4013      	ands	r3, r2
 8003442:	b2da      	uxtb	r2, r3
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	697a      	ldr	r2, [r7, #20]
 800344e:	0011      	movs	r1, r2
 8003450:	0018      	movs	r0, r3
 8003452:	f005 f9f7 	bl	8008844 <USB_EPStartXfer>

  return HAL_OK;
 8003456:	2300      	movs	r3, #0
}
 8003458:	0018      	movs	r0, r3
 800345a:	46bd      	mov	sp, r7
 800345c:	b006      	add	sp, #24
 800345e:	bd80      	pop	{r7, pc}

08003460 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b084      	sub	sp, #16
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
 8003468:	000a      	movs	r2, r1
 800346a:	1cfb      	adds	r3, r7, #3
 800346c:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800346e:	1cfb      	adds	r3, r7, #3
 8003470:	781b      	ldrb	r3, [r3, #0]
 8003472:	2207      	movs	r2, #7
 8003474:	4013      	ands	r3, r2
 8003476:	687a      	ldr	r2, [r7, #4]
 8003478:	7912      	ldrb	r2, [r2, #4]
 800347a:	4293      	cmp	r3, r2
 800347c:	d901      	bls.n	8003482 <HAL_PCD_EP_SetStall+0x22>
  {
    return HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	e048      	b.n	8003514 <HAL_PCD_EP_SetStall+0xb4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003482:	1cfb      	adds	r3, r7, #3
 8003484:	781b      	ldrb	r3, [r3, #0]
 8003486:	b25b      	sxtb	r3, r3
 8003488:	2b00      	cmp	r3, #0
 800348a:	da10      	bge.n	80034ae <HAL_PCD_EP_SetStall+0x4e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800348c:	1cfb      	adds	r3, r7, #3
 800348e:	781b      	ldrb	r3, [r3, #0]
 8003490:	2207      	movs	r2, #7
 8003492:	401a      	ands	r2, r3
 8003494:	0013      	movs	r3, r2
 8003496:	009b      	lsls	r3, r3, #2
 8003498:	189b      	adds	r3, r3, r2
 800349a:	00db      	lsls	r3, r3, #3
 800349c:	3310      	adds	r3, #16
 800349e:	687a      	ldr	r2, [r7, #4]
 80034a0:	18d3      	adds	r3, r2, r3
 80034a2:	3304      	adds	r3, #4
 80034a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2201      	movs	r2, #1
 80034aa:	705a      	strb	r2, [r3, #1]
 80034ac:	e00e      	b.n	80034cc <HAL_PCD_EP_SetStall+0x6c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80034ae:	1cfb      	adds	r3, r7, #3
 80034b0:	781a      	ldrb	r2, [r3, #0]
 80034b2:	0013      	movs	r3, r2
 80034b4:	009b      	lsls	r3, r3, #2
 80034b6:	189b      	adds	r3, r3, r2
 80034b8:	00db      	lsls	r3, r3, #3
 80034ba:	3351      	adds	r3, #81	@ 0x51
 80034bc:	33ff      	adds	r3, #255	@ 0xff
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	18d3      	adds	r3, r2, r3
 80034c2:	3304      	adds	r3, #4
 80034c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2200      	movs	r2, #0
 80034ca:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2201      	movs	r2, #1
 80034d0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80034d2:	1cfb      	adds	r3, r7, #3
 80034d4:	781b      	ldrb	r3, [r3, #0]
 80034d6:	2207      	movs	r2, #7
 80034d8:	4013      	ands	r3, r2
 80034da:	b2da      	uxtb	r2, r3
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80034e0:	687a      	ldr	r2, [r7, #4]
 80034e2:	23a5      	movs	r3, #165	@ 0xa5
 80034e4:	009b      	lsls	r3, r3, #2
 80034e6:	5cd3      	ldrb	r3, [r2, r3]
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d101      	bne.n	80034f0 <HAL_PCD_EP_SetStall+0x90>
 80034ec:	2302      	movs	r3, #2
 80034ee:	e011      	b.n	8003514 <HAL_PCD_EP_SetStall+0xb4>
 80034f0:	687a      	ldr	r2, [r7, #4]
 80034f2:	23a5      	movs	r3, #165	@ 0xa5
 80034f4:	009b      	lsls	r3, r3, #2
 80034f6:	2101      	movs	r1, #1
 80034f8:	54d1      	strb	r1, [r2, r3]

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	68fa      	ldr	r2, [r7, #12]
 8003500:	0011      	movs	r1, r2
 8003502:	0018      	movs	r0, r3
 8003504:	f006 f9b4 	bl	8009870 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8003508:	687a      	ldr	r2, [r7, #4]
 800350a:	23a5      	movs	r3, #165	@ 0xa5
 800350c:	009b      	lsls	r3, r3, #2
 800350e:	2100      	movs	r1, #0
 8003510:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8003512:	2300      	movs	r3, #0
}
 8003514:	0018      	movs	r0, r3
 8003516:	46bd      	mov	sp, r7
 8003518:	b004      	add	sp, #16
 800351a:	bd80      	pop	{r7, pc}

0800351c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b084      	sub	sp, #16
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
 8003524:	000a      	movs	r2, r1
 8003526:	1cfb      	adds	r3, r7, #3
 8003528:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800352a:	1cfb      	adds	r3, r7, #3
 800352c:	781b      	ldrb	r3, [r3, #0]
 800352e:	220f      	movs	r2, #15
 8003530:	4013      	ands	r3, r2
 8003532:	687a      	ldr	r2, [r7, #4]
 8003534:	7912      	ldrb	r2, [r2, #4]
 8003536:	4293      	cmp	r3, r2
 8003538:	d901      	bls.n	800353e <HAL_PCD_EP_ClrStall+0x22>
  {
    return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e04a      	b.n	80035d4 <HAL_PCD_EP_ClrStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800353e:	1cfb      	adds	r3, r7, #3
 8003540:	781b      	ldrb	r3, [r3, #0]
 8003542:	b25b      	sxtb	r3, r3
 8003544:	2b00      	cmp	r3, #0
 8003546:	da10      	bge.n	800356a <HAL_PCD_EP_ClrStall+0x4e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003548:	1cfb      	adds	r3, r7, #3
 800354a:	781b      	ldrb	r3, [r3, #0]
 800354c:	2207      	movs	r2, #7
 800354e:	401a      	ands	r2, r3
 8003550:	0013      	movs	r3, r2
 8003552:	009b      	lsls	r3, r3, #2
 8003554:	189b      	adds	r3, r3, r2
 8003556:	00db      	lsls	r3, r3, #3
 8003558:	3310      	adds	r3, #16
 800355a:	687a      	ldr	r2, [r7, #4]
 800355c:	18d3      	adds	r3, r2, r3
 800355e:	3304      	adds	r3, #4
 8003560:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	2201      	movs	r2, #1
 8003566:	705a      	strb	r2, [r3, #1]
 8003568:	e010      	b.n	800358c <HAL_PCD_EP_ClrStall+0x70>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800356a:	1cfb      	adds	r3, r7, #3
 800356c:	781b      	ldrb	r3, [r3, #0]
 800356e:	2207      	movs	r2, #7
 8003570:	401a      	ands	r2, r3
 8003572:	0013      	movs	r3, r2
 8003574:	009b      	lsls	r3, r3, #2
 8003576:	189b      	adds	r3, r3, r2
 8003578:	00db      	lsls	r3, r3, #3
 800357a:	3351      	adds	r3, #81	@ 0x51
 800357c:	33ff      	adds	r3, #255	@ 0xff
 800357e:	687a      	ldr	r2, [r7, #4]
 8003580:	18d3      	adds	r3, r2, r3
 8003582:	3304      	adds	r3, #4
 8003584:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2200      	movs	r2, #0
 800358a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2200      	movs	r2, #0
 8003590:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003592:	1cfb      	adds	r3, r7, #3
 8003594:	781b      	ldrb	r3, [r3, #0]
 8003596:	2207      	movs	r2, #7
 8003598:	4013      	ands	r3, r2
 800359a:	b2da      	uxtb	r2, r3
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80035a0:	687a      	ldr	r2, [r7, #4]
 80035a2:	23a5      	movs	r3, #165	@ 0xa5
 80035a4:	009b      	lsls	r3, r3, #2
 80035a6:	5cd3      	ldrb	r3, [r2, r3]
 80035a8:	2b01      	cmp	r3, #1
 80035aa:	d101      	bne.n	80035b0 <HAL_PCD_EP_ClrStall+0x94>
 80035ac:	2302      	movs	r3, #2
 80035ae:	e011      	b.n	80035d4 <HAL_PCD_EP_ClrStall+0xb8>
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	23a5      	movs	r3, #165	@ 0xa5
 80035b4:	009b      	lsls	r3, r3, #2
 80035b6:	2101      	movs	r1, #1
 80035b8:	54d1      	strb	r1, [r2, r3]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	68fa      	ldr	r2, [r7, #12]
 80035c0:	0011      	movs	r1, r2
 80035c2:	0018      	movs	r0, r3
 80035c4:	f006 f996 	bl	80098f4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80035c8:	687a      	ldr	r2, [r7, #4]
 80035ca:	23a5      	movs	r3, #165	@ 0xa5
 80035cc:	009b      	lsls	r3, r3, #2
 80035ce:	2100      	movs	r1, #0
 80035d0:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80035d2:	2300      	movs	r3, #0
}
 80035d4:	0018      	movs	r0, r3
 80035d6:	46bd      	mov	sp, r7
 80035d8:	b004      	add	sp, #16
 80035da:	bd80      	pop	{r7, pc}

080035dc <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80035dc:	b5b0      	push	{r4, r5, r7, lr}
 80035de:	b08e      	sub	sp, #56	@ 0x38
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80035e4:	e355      	b.n	8003c92 <PCD_EP_ISR_Handler+0x6b6>
  {
    wIstr = (uint16_t)hpcd->Instance->ISTR;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80035ec:	2022      	movs	r0, #34	@ 0x22
 80035ee:	183b      	adds	r3, r7, r0
 80035f0:	801a      	strh	r2, [r3, #0]

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_IDN);
 80035f2:	183b      	adds	r3, r7, r0
 80035f4:	881b      	ldrh	r3, [r3, #0]
 80035f6:	b2da      	uxtb	r2, r3
 80035f8:	2421      	movs	r4, #33	@ 0x21
 80035fa:	193b      	adds	r3, r7, r4
 80035fc:	210f      	movs	r1, #15
 80035fe:	400a      	ands	r2, r1
 8003600:	701a      	strb	r2, [r3, #0]

    if (epindex == 0U)
 8003602:	193b      	adds	r3, r7, r4
 8003604:	781b      	ldrb	r3, [r3, #0]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d000      	beq.n	800360c <PCD_EP_ISR_Handler+0x30>
 800360a:	e12b      	b.n	8003864 <PCD_EP_ISR_Handler+0x288>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800360c:	183b      	adds	r3, r7, r0
 800360e:	881b      	ldrh	r3, [r3, #0]
 8003610:	2210      	movs	r2, #16
 8003612:	4013      	ands	r3, r2
 8003614:	d140      	bne.n	8003698 <PCD_EP_ISR_Handler+0xbc>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4ac5      	ldr	r2, [pc, #788]	@ (8003934 <PCD_EP_ISR_Handler+0x358>)
 800361e:	4013      	ands	r3, r2
 8003620:	60bb      	str	r3, [r7, #8]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	68ba      	ldr	r2, [r7, #8]
 8003628:	2180      	movs	r1, #128	@ 0x80
 800362a:	0209      	lsls	r1, r1, #8
 800362c:	430a      	orrs	r2, r1
 800362e:	601a      	str	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	3314      	adds	r3, #20
 8003634:	637b      	str	r3, [r7, #52]	@ 0x34

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003636:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003638:	781b      	ldrb	r3, [r3, #0]
 800363a:	00db      	lsls	r3, r3, #3
 800363c:	4abe      	ldr	r2, [pc, #760]	@ (8003938 <PCD_EP_ISR_Handler+0x35c>)
 800363e:	4694      	mov	ip, r2
 8003640:	4463      	add	r3, ip
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	0c1b      	lsrs	r3, r3, #16
 8003646:	059b      	lsls	r3, r3, #22
 8003648:	0d9a      	lsrs	r2, r3, #22
 800364a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800364c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800364e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003650:	695a      	ldr	r2, [r3, #20]
 8003652:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003654:	69db      	ldr	r3, [r3, #28]
 8003656:	18d2      	adds	r2, r2, r3
 8003658:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800365a:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2100      	movs	r1, #0
 8003660:	0018      	movs	r0, r3
 8003662:	f008 fffd 	bl	800c660 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	7c5b      	ldrb	r3, [r3, #17]
 800366a:	b2db      	uxtb	r3, r3
 800366c:	2b00      	cmp	r3, #0
 800366e:	d100      	bne.n	8003672 <PCD_EP_ISR_Handler+0x96>
 8003670:	e30f      	b.n	8003c92 <PCD_EP_ISR_Handler+0x6b6>
 8003672:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003674:	699b      	ldr	r3, [r3, #24]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d000      	beq.n	800367c <PCD_EP_ISR_Handler+0xa0>
 800367a:	e30a      	b.n	8003c92 <PCD_EP_ISR_Handler+0x6b6>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	7c5b      	ldrb	r3, [r3, #17]
 8003680:	b2db      	uxtb	r3, r3
 8003682:	2280      	movs	r2, #128	@ 0x80
 8003684:	4252      	negs	r2, r2
 8003686:	4313      	orrs	r3, r2
 8003688:	b2da      	uxtb	r2, r3
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	64da      	str	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2200      	movs	r2, #0
 8003694:	745a      	strb	r2, [r3, #17]
 8003696:	e2fc      	b.n	8003c92 <PCD_EP_ISR_Handler+0x6b6>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	3355      	adds	r3, #85	@ 0x55
 800369c:	33ff      	adds	r3, #255	@ 0xff
 800369e:	637b      	str	r3, [r7, #52]	@ 0x34
        wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	2132      	movs	r1, #50	@ 0x32
 80036a8:	187b      	adds	r3, r7, r1
 80036aa:	801a      	strh	r2, [r3, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80036ac:	187b      	adds	r3, r7, r1
 80036ae:	881a      	ldrh	r2, [r3, #0]
 80036b0:	2380      	movs	r3, #128	@ 0x80
 80036b2:	011b      	lsls	r3, r3, #4
 80036b4:	4013      	ands	r3, r2
 80036b6:	d029      	beq.n	800370c <PCD_EP_ISR_Handler+0x130>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036be:	781b      	ldrb	r3, [r3, #0]
 80036c0:	0019      	movs	r1, r3
 80036c2:	0010      	movs	r0, r2
 80036c4:	f7ff fab4 	bl	8002c30 <PCD_GET_EP_RX_CNT>
 80036c8:	0003      	movs	r3, r0
 80036ca:	001a      	movs	r2, r3
 80036cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036ce:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6818      	ldr	r0, [r3, #0]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	22a7      	movs	r2, #167	@ 0xa7
 80036d8:	0092      	lsls	r2, r2, #2
 80036da:	1899      	adds	r1, r3, r2
 80036dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036de:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80036e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036e2:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80036e4:	b29b      	uxth	r3, r3
 80036e6:	f006 fa3d 	bl	8009b64 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a92      	ldr	r2, [pc, #584]	@ (800393c <PCD_EP_ISR_Handler+0x360>)
 80036f2:	4013      	ands	r3, r2
 80036f4:	60fb      	str	r3, [r7, #12]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	68fa      	ldr	r2, [r7, #12]
 80036fc:	2180      	movs	r1, #128	@ 0x80
 80036fe:	430a      	orrs	r2, r1
 8003700:	601a      	str	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	0018      	movs	r0, r3
 8003706:	f008 ff75 	bl	800c5f4 <HAL_PCD_SetupStageCallback>
 800370a:	e2c2      	b.n	8003c92 <PCD_EP_ISR_Handler+0x6b6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_VTRX) != 0U)
 800370c:	2332      	movs	r3, #50	@ 0x32
 800370e:	18fb      	adds	r3, r7, r3
 8003710:	2200      	movs	r2, #0
 8003712:	5e9b      	ldrsh	r3, [r3, r2]
 8003714:	2b00      	cmp	r3, #0
 8003716:	db00      	blt.n	800371a <PCD_EP_ISR_Handler+0x13e>
 8003718:	e2bb      	b.n	8003c92 <PCD_EP_ISR_Handler+0x6b6>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4a86      	ldr	r2, [pc, #536]	@ (800393c <PCD_EP_ISR_Handler+0x360>)
 8003722:	4013      	ands	r3, r2
 8003724:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800372c:	2180      	movs	r1, #128	@ 0x80
 800372e:	430a      	orrs	r2, r1
 8003730:	601a      	str	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681a      	ldr	r2, [r3, #0]
 8003736:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003738:	781b      	ldrb	r3, [r3, #0]
 800373a:	0019      	movs	r1, r3
 800373c:	0010      	movs	r0, r2
 800373e:	f7ff fa77 	bl	8002c30 <PCD_GET_EP_RX_CNT>
 8003742:	0003      	movs	r3, r0
 8003744:	001a      	movs	r2, r3
 8003746:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003748:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800374a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800374c:	69db      	ldr	r3, [r3, #28]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d01a      	beq.n	8003788 <PCD_EP_ISR_Handler+0x1ac>
 8003752:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003754:	695b      	ldr	r3, [r3, #20]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d016      	beq.n	8003788 <PCD_EP_ISR_Handler+0x1ac>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6818      	ldr	r0, [r3, #0]
 800375e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003760:	6959      	ldr	r1, [r3, #20]
 8003762:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003764:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8003766:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003768:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800376a:	b29b      	uxth	r3, r3
 800376c:	f006 f9fa 	bl	8009b64 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8003770:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003772:	695a      	ldr	r2, [r3, #20]
 8003774:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003776:	69db      	ldr	r3, [r3, #28]
 8003778:	18d2      	adds	r2, r2, r3
 800377a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800377c:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2100      	movs	r1, #0
 8003782:	0018      	movs	r0, r3
 8003784:	f008 ff4b 	bl	800c61e <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	2132      	movs	r1, #50	@ 0x32
 8003790:	187b      	adds	r3, r7, r1
 8003792:	801a      	strh	r2, [r3, #0]

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8003794:	187b      	adds	r3, r7, r1
 8003796:	881a      	ldrh	r2, [r3, #0]
 8003798:	2380      	movs	r3, #128	@ 0x80
 800379a:	011b      	lsls	r3, r3, #4
 800379c:	4013      	ands	r3, r2
 800379e:	d000      	beq.n	80037a2 <PCD_EP_ISR_Handler+0x1c6>
 80037a0:	e277      	b.n	8003c92 <PCD_EP_ISR_Handler+0x6b6>
 80037a2:	187b      	adds	r3, r7, r1
 80037a4:	881a      	ldrh	r2, [r3, #0]
 80037a6:	23c0      	movs	r3, #192	@ 0xc0
 80037a8:	019b      	lsls	r3, r3, #6
 80037aa:	401a      	ands	r2, r3
 80037ac:	23c0      	movs	r3, #192	@ 0xc0
 80037ae:	019b      	lsls	r3, r3, #6
 80037b0:	429a      	cmp	r2, r3
 80037b2:	d100      	bne.n	80037b6 <PCD_EP_ISR_Handler+0x1da>
 80037b4:	e26d      	b.n	8003c92 <PCD_EP_ISR_Handler+0x6b6>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80037b6:	4b60      	ldr	r3, [pc, #384]	@ (8003938 <PCD_EP_ISR_Handler+0x35c>)
 80037b8:	685a      	ldr	r2, [r3, #4]
 80037ba:	4b5f      	ldr	r3, [pc, #380]	@ (8003938 <PCD_EP_ISR_Handler+0x35c>)
 80037bc:	0192      	lsls	r2, r2, #6
 80037be:	0992      	lsrs	r2, r2, #6
 80037c0:	605a      	str	r2, [r3, #4]
 80037c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037c4:	691b      	ldr	r3, [r3, #16]
 80037c6:	2b3e      	cmp	r3, #62	@ 0x3e
 80037c8:	d916      	bls.n	80037f8 <PCD_EP_ISR_Handler+0x21c>
 80037ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037cc:	691b      	ldr	r3, [r3, #16]
 80037ce:	095b      	lsrs	r3, r3, #5
 80037d0:	617b      	str	r3, [r7, #20]
 80037d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037d4:	691b      	ldr	r3, [r3, #16]
 80037d6:	221f      	movs	r2, #31
 80037d8:	4013      	ands	r3, r2
 80037da:	d102      	bne.n	80037e2 <PCD_EP_ISR_Handler+0x206>
 80037dc:	697b      	ldr	r3, [r7, #20]
 80037de:	3b01      	subs	r3, #1
 80037e0:	617b      	str	r3, [r7, #20]
 80037e2:	4b55      	ldr	r3, [pc, #340]	@ (8003938 <PCD_EP_ISR_Handler+0x35c>)
 80037e4:	685a      	ldr	r2, [r3, #4]
 80037e6:	697b      	ldr	r3, [r7, #20]
 80037e8:	069b      	lsls	r3, r3, #26
 80037ea:	431a      	orrs	r2, r3
 80037ec:	4b52      	ldr	r3, [pc, #328]	@ (8003938 <PCD_EP_ISR_Handler+0x35c>)
 80037ee:	2180      	movs	r1, #128	@ 0x80
 80037f0:	0609      	lsls	r1, r1, #24
 80037f2:	430a      	orrs	r2, r1
 80037f4:	605a      	str	r2, [r3, #4]
 80037f6:	e01e      	b.n	8003836 <PCD_EP_ISR_Handler+0x25a>
 80037f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037fa:	691b      	ldr	r3, [r3, #16]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d107      	bne.n	8003810 <PCD_EP_ISR_Handler+0x234>
 8003800:	4b4d      	ldr	r3, [pc, #308]	@ (8003938 <PCD_EP_ISR_Handler+0x35c>)
 8003802:	685a      	ldr	r2, [r3, #4]
 8003804:	4b4c      	ldr	r3, [pc, #304]	@ (8003938 <PCD_EP_ISR_Handler+0x35c>)
 8003806:	2180      	movs	r1, #128	@ 0x80
 8003808:	0609      	lsls	r1, r1, #24
 800380a:	430a      	orrs	r2, r1
 800380c:	605a      	str	r2, [r3, #4]
 800380e:	e012      	b.n	8003836 <PCD_EP_ISR_Handler+0x25a>
 8003810:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003812:	691b      	ldr	r3, [r3, #16]
 8003814:	085b      	lsrs	r3, r3, #1
 8003816:	617b      	str	r3, [r7, #20]
 8003818:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800381a:	691b      	ldr	r3, [r3, #16]
 800381c:	2201      	movs	r2, #1
 800381e:	4013      	ands	r3, r2
 8003820:	d002      	beq.n	8003828 <PCD_EP_ISR_Handler+0x24c>
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	3301      	adds	r3, #1
 8003826:	617b      	str	r3, [r7, #20]
 8003828:	4b43      	ldr	r3, [pc, #268]	@ (8003938 <PCD_EP_ISR_Handler+0x35c>)
 800382a:	6859      	ldr	r1, [r3, #4]
 800382c:	697b      	ldr	r3, [r7, #20]
 800382e:	069a      	lsls	r2, r3, #26
 8003830:	4b41      	ldr	r3, [pc, #260]	@ (8003938 <PCD_EP_ISR_Handler+0x35c>)
 8003832:	430a      	orrs	r2, r1
 8003834:	605a      	str	r2, [r3, #4]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a40      	ldr	r2, [pc, #256]	@ (8003940 <PCD_EP_ISR_Handler+0x364>)
 800383e:	4013      	ands	r3, r2
 8003840:	613b      	str	r3, [r7, #16]
 8003842:	693b      	ldr	r3, [r7, #16]
 8003844:	2280      	movs	r2, #128	@ 0x80
 8003846:	0152      	lsls	r2, r2, #5
 8003848:	4053      	eors	r3, r2
 800384a:	613b      	str	r3, [r7, #16]
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	2280      	movs	r2, #128	@ 0x80
 8003850:	0192      	lsls	r2, r2, #6
 8003852:	4053      	eors	r3, r2
 8003854:	613b      	str	r3, [r7, #16]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	693a      	ldr	r2, [r7, #16]
 800385c:	4939      	ldr	r1, [pc, #228]	@ (8003944 <PCD_EP_ISR_Handler+0x368>)
 800385e:	430a      	orrs	r2, r1
 8003860:	601a      	str	r2, [r3, #0]
 8003862:	e216      	b.n	8003c92 <PCD_EP_ISR_Handler+0x6b6>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	001a      	movs	r2, r3
 800386a:	2121      	movs	r1, #33	@ 0x21
 800386c:	187b      	adds	r3, r7, r1
 800386e:	781b      	ldrb	r3, [r3, #0]
 8003870:	009b      	lsls	r3, r3, #2
 8003872:	18d3      	adds	r3, r2, r3
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	2032      	movs	r0, #50	@ 0x32
 8003878:	183b      	adds	r3, r7, r0
 800387a:	801a      	strh	r2, [r3, #0]

      if ((wEPVal & USB_EP_VTRX) != 0U)
 800387c:	183b      	adds	r3, r7, r0
 800387e:	2200      	movs	r2, #0
 8003880:	5e9b      	ldrsh	r3, [r3, r2]
 8003882:	2b00      	cmp	r3, #0
 8003884:	db00      	blt.n	8003888 <PCD_EP_ISR_Handler+0x2ac>
 8003886:	e0e0      	b.n	8003a4a <PCD_EP_ISR_Handler+0x46e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	001a      	movs	r2, r3
 800388e:	187b      	adds	r3, r7, r1
 8003890:	781b      	ldrb	r3, [r3, #0]
 8003892:	009b      	lsls	r3, r3, #2
 8003894:	18d3      	adds	r3, r2, r3
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a28      	ldr	r2, [pc, #160]	@ (800393c <PCD_EP_ISR_Handler+0x360>)
 800389a:	4013      	ands	r3, r2
 800389c:	61fb      	str	r3, [r7, #28]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	001a      	movs	r2, r3
 80038a4:	0008      	movs	r0, r1
 80038a6:	187b      	adds	r3, r7, r1
 80038a8:	781b      	ldrb	r3, [r3, #0]
 80038aa:	009b      	lsls	r3, r3, #2
 80038ac:	18d3      	adds	r3, r2, r3
 80038ae:	69fa      	ldr	r2, [r7, #28]
 80038b0:	2180      	movs	r1, #128	@ 0x80
 80038b2:	430a      	orrs	r2, r1
 80038b4:	601a      	str	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80038b6:	183b      	adds	r3, r7, r0
 80038b8:	781a      	ldrb	r2, [r3, #0]
 80038ba:	0013      	movs	r3, r2
 80038bc:	009b      	lsls	r3, r3, #2
 80038be:	189b      	adds	r3, r3, r2
 80038c0:	00db      	lsls	r3, r3, #3
 80038c2:	3351      	adds	r3, #81	@ 0x51
 80038c4:	33ff      	adds	r3, #255	@ 0xff
 80038c6:	687a      	ldr	r2, [r7, #4]
 80038c8:	18d3      	adds	r3, r2, r3
 80038ca:	3304      	adds	r3, #4
 80038cc:	637b      	str	r3, [r7, #52]	@ 0x34

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80038ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038d0:	7b1b      	ldrb	r3, [r3, #12]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d11c      	bne.n	8003910 <PCD_EP_ISR_Handler+0x334>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038dc:	781b      	ldrb	r3, [r3, #0]
 80038de:	2524      	movs	r5, #36	@ 0x24
 80038e0:	197c      	adds	r4, r7, r5
 80038e2:	0019      	movs	r1, r3
 80038e4:	0010      	movs	r0, r2
 80038e6:	f7ff f9a3 	bl	8002c30 <PCD_GET_EP_RX_CNT>
 80038ea:	0003      	movs	r3, r0
 80038ec:	8023      	strh	r3, [r4, #0]

          if (count != 0U)
 80038ee:	002c      	movs	r4, r5
 80038f0:	193b      	adds	r3, r7, r4
 80038f2:	881b      	ldrh	r3, [r3, #0]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d100      	bne.n	80038fa <PCD_EP_ISR_Handler+0x31e>
 80038f8:	e07f      	b.n	80039fa <PCD_EP_ISR_Handler+0x41e>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6818      	ldr	r0, [r3, #0]
 80038fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003900:	6959      	ldr	r1, [r3, #20]
 8003902:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003904:	88da      	ldrh	r2, [r3, #6]
 8003906:	193b      	adds	r3, r7, r4
 8003908:	881b      	ldrh	r3, [r3, #0]
 800390a:	f006 f92b 	bl	8009b64 <USB_ReadPMA>
 800390e:	e074      	b.n	80039fa <PCD_EP_ISR_Handler+0x41e>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8003910:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003912:	78db      	ldrb	r3, [r3, #3]
 8003914:	2b02      	cmp	r3, #2
 8003916:	d117      	bne.n	8003948 <PCD_EP_ISR_Handler+0x36c>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8003918:	2324      	movs	r3, #36	@ 0x24
 800391a:	18fc      	adds	r4, r7, r3
 800391c:	2332      	movs	r3, #50	@ 0x32
 800391e:	18fb      	adds	r3, r7, r3
 8003920:	881a      	ldrh	r2, [r3, #0]
 8003922:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	0018      	movs	r0, r3
 8003928:	f000 f9c8 	bl	8003cbc <HAL_PCD_EP_DB_Receive>
 800392c:	0003      	movs	r3, r0
 800392e:	8023      	strh	r3, [r4, #0]
 8003930:	e063      	b.n	80039fa <PCD_EP_ISR_Handler+0x41e>
 8003932:	46c0      	nop			@ (mov r8, r8)
 8003934:	07ff8f0f 	.word	0x07ff8f0f
 8003938:	40009800 	.word	0x40009800
 800393c:	07ff0f8f 	.word	0x07ff0f8f
 8003940:	07ffbf8f 	.word	0x07ffbf8f
 8003944:	00008080 	.word	0x00008080
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	001a      	movs	r2, r3
 800394e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003950:	781b      	ldrb	r3, [r3, #0]
 8003952:	009b      	lsls	r3, r3, #2
 8003954:	18d3      	adds	r3, r2, r3
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4ad4      	ldr	r2, [pc, #848]	@ (8003cac <PCD_EP_ISR_Handler+0x6d0>)
 800395a:	4013      	ands	r3, r2
 800395c:	61bb      	str	r3, [r7, #24]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	001a      	movs	r2, r3
 8003964:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003966:	781b      	ldrb	r3, [r3, #0]
 8003968:	009b      	lsls	r3, r3, #2
 800396a:	18d3      	adds	r3, r2, r3
 800396c:	69ba      	ldr	r2, [r7, #24]
 800396e:	49d0      	ldr	r1, [pc, #832]	@ (8003cb0 <PCD_EP_ISR_Handler+0x6d4>)
 8003970:	430a      	orrs	r2, r1
 8003972:	601a      	str	r2, [r3, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	001a      	movs	r2, r3
 800397a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800397c:	781b      	ldrb	r3, [r3, #0]
 800397e:	009b      	lsls	r3, r3, #2
 8003980:	18d3      	adds	r3, r2, r3
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	2380      	movs	r3, #128	@ 0x80
 8003986:	01db      	lsls	r3, r3, #7
 8003988:	4013      	ands	r3, r2
 800398a:	d01b      	beq.n	80039c4 <PCD_EP_ISR_Handler+0x3e8>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003992:	781b      	ldrb	r3, [r3, #0]
 8003994:	2524      	movs	r5, #36	@ 0x24
 8003996:	197c      	adds	r4, r7, r5
 8003998:	0019      	movs	r1, r3
 800399a:	0010      	movs	r0, r2
 800399c:	f7ff f96a 	bl	8002c74 <PCD_GET_EP_DBUF0_CNT>
 80039a0:	0003      	movs	r3, r0
 80039a2:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 80039a4:	002c      	movs	r4, r5
 80039a6:	193b      	adds	r3, r7, r4
 80039a8:	881b      	ldrh	r3, [r3, #0]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d025      	beq.n	80039fa <PCD_EP_ISR_Handler+0x41e>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6818      	ldr	r0, [r3, #0]
 80039b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039b4:	6959      	ldr	r1, [r3, #20]
 80039b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039b8:	891a      	ldrh	r2, [r3, #8]
 80039ba:	193b      	adds	r3, r7, r4
 80039bc:	881b      	ldrh	r3, [r3, #0]
 80039be:	f006 f8d1 	bl	8009b64 <USB_ReadPMA>
 80039c2:	e01a      	b.n	80039fa <PCD_EP_ISR_Handler+0x41e>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039ca:	781b      	ldrb	r3, [r3, #0]
 80039cc:	2524      	movs	r5, #36	@ 0x24
 80039ce:	197c      	adds	r4, r7, r5
 80039d0:	0019      	movs	r1, r3
 80039d2:	0010      	movs	r0, r2
 80039d4:	f7ff f970 	bl	8002cb8 <PCD_GET_EP_DBUF1_CNT>
 80039d8:	0003      	movs	r3, r0
 80039da:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 80039dc:	002c      	movs	r4, r5
 80039de:	193b      	adds	r3, r7, r4
 80039e0:	881b      	ldrh	r3, [r3, #0]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d009      	beq.n	80039fa <PCD_EP_ISR_Handler+0x41e>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6818      	ldr	r0, [r3, #0]
 80039ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039ec:	6959      	ldr	r1, [r3, #20]
 80039ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039f0:	895a      	ldrh	r2, [r3, #10]
 80039f2:	193b      	adds	r3, r7, r4
 80039f4:	881b      	ldrh	r3, [r3, #0]
 80039f6:	f006 f8b5 	bl	8009b64 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80039fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039fc:	69da      	ldr	r2, [r3, #28]
 80039fe:	2124      	movs	r1, #36	@ 0x24
 8003a00:	187b      	adds	r3, r7, r1
 8003a02:	881b      	ldrh	r3, [r3, #0]
 8003a04:	18d2      	adds	r2, r2, r3
 8003a06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a08:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8003a0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a0c:	695a      	ldr	r2, [r3, #20]
 8003a0e:	187b      	adds	r3, r7, r1
 8003a10:	881b      	ldrh	r3, [r3, #0]
 8003a12:	18d2      	adds	r2, r2, r3
 8003a14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a16:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8003a18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a1a:	699b      	ldr	r3, [r3, #24]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d005      	beq.n	8003a2c <PCD_EP_ISR_Handler+0x450>
 8003a20:	187b      	adds	r3, r7, r1
 8003a22:	881a      	ldrh	r2, [r3, #0]
 8003a24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a26:	691b      	ldr	r3, [r3, #16]
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d207      	bcs.n	8003a3c <PCD_EP_ISR_Handler+0x460>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8003a2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a2e:	781a      	ldrb	r2, [r3, #0]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	0011      	movs	r1, r2
 8003a34:	0018      	movs	r0, r3
 8003a36:	f008 fdf2 	bl	800c61e <HAL_PCD_DataOutStageCallback>
 8003a3a:	e006      	b.n	8003a4a <PCD_EP_ISR_Handler+0x46e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003a42:	0011      	movs	r1, r2
 8003a44:	0018      	movs	r0, r3
 8003a46:	f004 fefd 	bl	8008844 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_VTTX) != 0U)
 8003a4a:	2032      	movs	r0, #50	@ 0x32
 8003a4c:	183b      	adds	r3, r7, r0
 8003a4e:	881b      	ldrh	r3, [r3, #0]
 8003a50:	2280      	movs	r2, #128	@ 0x80
 8003a52:	4013      	ands	r3, r2
 8003a54:	d100      	bne.n	8003a58 <PCD_EP_ISR_Handler+0x47c>
 8003a56:	e11c      	b.n	8003c92 <PCD_EP_ISR_Handler+0x6b6>
      {
        ep = &hpcd->IN_ep[epindex];
 8003a58:	2121      	movs	r1, #33	@ 0x21
 8003a5a:	187b      	adds	r3, r7, r1
 8003a5c:	781a      	ldrb	r2, [r3, #0]
 8003a5e:	0013      	movs	r3, r2
 8003a60:	009b      	lsls	r3, r3, #2
 8003a62:	189b      	adds	r3, r3, r2
 8003a64:	00db      	lsls	r3, r3, #3
 8003a66:	3310      	adds	r3, #16
 8003a68:	687a      	ldr	r2, [r7, #4]
 8003a6a:	18d3      	adds	r3, r2, r3
 8003a6c:	3304      	adds	r3, #4
 8003a6e:	637b      	str	r3, [r7, #52]	@ 0x34

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	001a      	movs	r2, r3
 8003a76:	187b      	adds	r3, r7, r1
 8003a78:	781b      	ldrb	r3, [r3, #0]
 8003a7a:	009b      	lsls	r3, r3, #2
 8003a7c:	18d3      	adds	r3, r2, r3
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a8c      	ldr	r2, [pc, #560]	@ (8003cb4 <PCD_EP_ISR_Handler+0x6d8>)
 8003a82:	4013      	ands	r3, r2
 8003a84:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	001a      	movs	r2, r3
 8003a8c:	187b      	adds	r3, r7, r1
 8003a8e:	781b      	ldrb	r3, [r3, #0]
 8003a90:	009b      	lsls	r3, r3, #2
 8003a92:	18d3      	adds	r3, r2, r3
 8003a94:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003a96:	2180      	movs	r1, #128	@ 0x80
 8003a98:	0209      	lsls	r1, r1, #8
 8003a9a:	430a      	orrs	r2, r1
 8003a9c:	601a      	str	r2, [r3, #0]

        if (ep->type == EP_TYPE_ISOC)
 8003a9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003aa0:	78db      	ldrb	r3, [r3, #3]
 8003aa2:	2b01      	cmp	r3, #1
 8003aa4:	d000      	beq.n	8003aa8 <PCD_EP_ISR_Handler+0x4cc>
 8003aa6:	e0a3      	b.n	8003bf0 <PCD_EP_ISR_Handler+0x614>
        {
          ep->xfer_len = 0U;
 8003aa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003aaa:	2200      	movs	r2, #0
 8003aac:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8003aae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ab0:	7b1b      	ldrb	r3, [r3, #12]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d100      	bne.n	8003ab8 <PCD_EP_ISR_Handler+0x4dc>
 8003ab6:	e093      	b.n	8003be0 <PCD_EP_ISR_Handler+0x604>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003ab8:	183b      	adds	r3, r7, r0
 8003aba:	881b      	ldrh	r3, [r3, #0]
 8003abc:	2240      	movs	r2, #64	@ 0x40
 8003abe:	4013      	ands	r3, r2
 8003ac0:	d047      	beq.n	8003b52 <PCD_EP_ISR_Handler+0x576>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003ac2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ac4:	785b      	ldrb	r3, [r3, #1]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d121      	bne.n	8003b0e <PCD_EP_ISR_Handler+0x532>
 8003aca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003acc:	781b      	ldrb	r3, [r3, #0]
 8003ace:	00db      	lsls	r3, r3, #3
 8003ad0:	4a79      	ldr	r2, [pc, #484]	@ (8003cb8 <PCD_EP_ISR_Handler+0x6dc>)
 8003ad2:	4694      	mov	ip, r2
 8003ad4:	4463      	add	r3, ip
 8003ad6:	681a      	ldr	r2, [r3, #0]
 8003ad8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ada:	781b      	ldrb	r3, [r3, #0]
 8003adc:	00db      	lsls	r3, r3, #3
 8003ade:	4976      	ldr	r1, [pc, #472]	@ (8003cb8 <PCD_EP_ISR_Handler+0x6dc>)
 8003ae0:	468c      	mov	ip, r1
 8003ae2:	4463      	add	r3, ip
 8003ae4:	0192      	lsls	r2, r2, #6
 8003ae6:	0992      	lsrs	r2, r2, #6
 8003ae8:	601a      	str	r2, [r3, #0]
 8003aea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003aec:	781b      	ldrb	r3, [r3, #0]
 8003aee:	00db      	lsls	r3, r3, #3
 8003af0:	4a71      	ldr	r2, [pc, #452]	@ (8003cb8 <PCD_EP_ISR_Handler+0x6dc>)
 8003af2:	4694      	mov	ip, r2
 8003af4:	4463      	add	r3, ip
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003afa:	781b      	ldrb	r3, [r3, #0]
 8003afc:	00db      	lsls	r3, r3, #3
 8003afe:	496e      	ldr	r1, [pc, #440]	@ (8003cb8 <PCD_EP_ISR_Handler+0x6dc>)
 8003b00:	468c      	mov	ip, r1
 8003b02:	4463      	add	r3, ip
 8003b04:	2180      	movs	r1, #128	@ 0x80
 8003b06:	0609      	lsls	r1, r1, #24
 8003b08:	430a      	orrs	r2, r1
 8003b0a:	601a      	str	r2, [r3, #0]
 8003b0c:	e068      	b.n	8003be0 <PCD_EP_ISR_Handler+0x604>
 8003b0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b10:	785b      	ldrb	r3, [r3, #1]
 8003b12:	2b01      	cmp	r3, #1
 8003b14:	d164      	bne.n	8003be0 <PCD_EP_ISR_Handler+0x604>
 8003b16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b18:	781b      	ldrb	r3, [r3, #0]
 8003b1a:	00db      	lsls	r3, r3, #3
 8003b1c:	4a66      	ldr	r2, [pc, #408]	@ (8003cb8 <PCD_EP_ISR_Handler+0x6dc>)
 8003b1e:	4694      	mov	ip, r2
 8003b20:	4463      	add	r3, ip
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b26:	781b      	ldrb	r3, [r3, #0]
 8003b28:	00db      	lsls	r3, r3, #3
 8003b2a:	4963      	ldr	r1, [pc, #396]	@ (8003cb8 <PCD_EP_ISR_Handler+0x6dc>)
 8003b2c:	468c      	mov	ip, r1
 8003b2e:	4463      	add	r3, ip
 8003b30:	0412      	lsls	r2, r2, #16
 8003b32:	0c12      	lsrs	r2, r2, #16
 8003b34:	601a      	str	r2, [r3, #0]
 8003b36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b38:	781b      	ldrb	r3, [r3, #0]
 8003b3a:	00db      	lsls	r3, r3, #3
 8003b3c:	4a5e      	ldr	r2, [pc, #376]	@ (8003cb8 <PCD_EP_ISR_Handler+0x6dc>)
 8003b3e:	189a      	adds	r2, r3, r2
 8003b40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b42:	781b      	ldrb	r3, [r3, #0]
 8003b44:	00db      	lsls	r3, r3, #3
 8003b46:	495c      	ldr	r1, [pc, #368]	@ (8003cb8 <PCD_EP_ISR_Handler+0x6dc>)
 8003b48:	468c      	mov	ip, r1
 8003b4a:	4463      	add	r3, ip
 8003b4c:	6812      	ldr	r2, [r2, #0]
 8003b4e:	601a      	str	r2, [r3, #0]
 8003b50:	e046      	b.n	8003be0 <PCD_EP_ISR_Handler+0x604>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003b52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b54:	785b      	ldrb	r3, [r3, #1]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d121      	bne.n	8003b9e <PCD_EP_ISR_Handler+0x5c2>
 8003b5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b5c:	781b      	ldrb	r3, [r3, #0]
 8003b5e:	00db      	lsls	r3, r3, #3
 8003b60:	4a55      	ldr	r2, [pc, #340]	@ (8003cb8 <PCD_EP_ISR_Handler+0x6dc>)
 8003b62:	4694      	mov	ip, r2
 8003b64:	4463      	add	r3, ip
 8003b66:	685a      	ldr	r2, [r3, #4]
 8003b68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b6a:	781b      	ldrb	r3, [r3, #0]
 8003b6c:	00db      	lsls	r3, r3, #3
 8003b6e:	4952      	ldr	r1, [pc, #328]	@ (8003cb8 <PCD_EP_ISR_Handler+0x6dc>)
 8003b70:	468c      	mov	ip, r1
 8003b72:	4463      	add	r3, ip
 8003b74:	0192      	lsls	r2, r2, #6
 8003b76:	0992      	lsrs	r2, r2, #6
 8003b78:	605a      	str	r2, [r3, #4]
 8003b7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b7c:	781b      	ldrb	r3, [r3, #0]
 8003b7e:	00db      	lsls	r3, r3, #3
 8003b80:	4a4d      	ldr	r2, [pc, #308]	@ (8003cb8 <PCD_EP_ISR_Handler+0x6dc>)
 8003b82:	4694      	mov	ip, r2
 8003b84:	4463      	add	r3, ip
 8003b86:	685a      	ldr	r2, [r3, #4]
 8003b88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b8a:	781b      	ldrb	r3, [r3, #0]
 8003b8c:	00db      	lsls	r3, r3, #3
 8003b8e:	494a      	ldr	r1, [pc, #296]	@ (8003cb8 <PCD_EP_ISR_Handler+0x6dc>)
 8003b90:	468c      	mov	ip, r1
 8003b92:	4463      	add	r3, ip
 8003b94:	2180      	movs	r1, #128	@ 0x80
 8003b96:	0609      	lsls	r1, r1, #24
 8003b98:	430a      	orrs	r2, r1
 8003b9a:	605a      	str	r2, [r3, #4]
 8003b9c:	e020      	b.n	8003be0 <PCD_EP_ISR_Handler+0x604>
 8003b9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ba0:	785b      	ldrb	r3, [r3, #1]
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d11c      	bne.n	8003be0 <PCD_EP_ISR_Handler+0x604>
 8003ba6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ba8:	781b      	ldrb	r3, [r3, #0]
 8003baa:	00db      	lsls	r3, r3, #3
 8003bac:	4a42      	ldr	r2, [pc, #264]	@ (8003cb8 <PCD_EP_ISR_Handler+0x6dc>)
 8003bae:	4694      	mov	ip, r2
 8003bb0:	4463      	add	r3, ip
 8003bb2:	685a      	ldr	r2, [r3, #4]
 8003bb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bb6:	781b      	ldrb	r3, [r3, #0]
 8003bb8:	00db      	lsls	r3, r3, #3
 8003bba:	493f      	ldr	r1, [pc, #252]	@ (8003cb8 <PCD_EP_ISR_Handler+0x6dc>)
 8003bbc:	468c      	mov	ip, r1
 8003bbe:	4463      	add	r3, ip
 8003bc0:	0412      	lsls	r2, r2, #16
 8003bc2:	0c12      	lsrs	r2, r2, #16
 8003bc4:	605a      	str	r2, [r3, #4]
 8003bc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bc8:	781b      	ldrb	r3, [r3, #0]
 8003bca:	00db      	lsls	r3, r3, #3
 8003bcc:	4a3a      	ldr	r2, [pc, #232]	@ (8003cb8 <PCD_EP_ISR_Handler+0x6dc>)
 8003bce:	189a      	adds	r2, r3, r2
 8003bd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bd2:	781b      	ldrb	r3, [r3, #0]
 8003bd4:	00db      	lsls	r3, r3, #3
 8003bd6:	4938      	ldr	r1, [pc, #224]	@ (8003cb8 <PCD_EP_ISR_Handler+0x6dc>)
 8003bd8:	468c      	mov	ip, r1
 8003bda:	4463      	add	r3, ip
 8003bdc:	6852      	ldr	r2, [r2, #4]
 8003bde:	605a      	str	r2, [r3, #4]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003be0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003be2:	781a      	ldrb	r2, [r3, #0]
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	0011      	movs	r1, r2
 8003be8:	0018      	movs	r0, r3
 8003bea:	f008 fd39 	bl	800c660 <HAL_PCD_DataInStageCallback>
 8003bee:	e050      	b.n	8003c92 <PCD_EP_ISR_Handler+0x6b6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8003bf0:	2332      	movs	r3, #50	@ 0x32
 8003bf2:	18fb      	adds	r3, r7, r3
 8003bf4:	881a      	ldrh	r2, [r3, #0]
 8003bf6:	2380      	movs	r3, #128	@ 0x80
 8003bf8:	005b      	lsls	r3, r3, #1
 8003bfa:	4013      	ands	r3, r2
 8003bfc:	d141      	bne.n	8003c82 <PCD_EP_ISR_Handler+0x6a6>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003bfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c00:	781b      	ldrb	r3, [r3, #0]
 8003c02:	00db      	lsls	r3, r3, #3
 8003c04:	4a2c      	ldr	r2, [pc, #176]	@ (8003cb8 <PCD_EP_ISR_Handler+0x6dc>)
 8003c06:	4694      	mov	ip, r2
 8003c08:	4463      	add	r3, ip
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	0c1b      	lsrs	r3, r3, #16
 8003c0e:	b29a      	uxth	r2, r3
 8003c10:	2126      	movs	r1, #38	@ 0x26
 8003c12:	187b      	adds	r3, r7, r1
 8003c14:	0592      	lsls	r2, r2, #22
 8003c16:	0d92      	lsrs	r2, r2, #22
 8003c18:	801a      	strh	r2, [r3, #0]

            if (ep->xfer_len > TxPctSize)
 8003c1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c1c:	699a      	ldr	r2, [r3, #24]
 8003c1e:	187b      	adds	r3, r7, r1
 8003c20:	881b      	ldrh	r3, [r3, #0]
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d907      	bls.n	8003c36 <PCD_EP_ISR_Handler+0x65a>
            {
              ep->xfer_len -= TxPctSize;
 8003c26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c28:	699a      	ldr	r2, [r3, #24]
 8003c2a:	187b      	adds	r3, r7, r1
 8003c2c:	881b      	ldrh	r3, [r3, #0]
 8003c2e:	1ad2      	subs	r2, r2, r3
 8003c30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c32:	619a      	str	r2, [r3, #24]
 8003c34:	e002      	b.n	8003c3c <PCD_EP_ISR_Handler+0x660>
            }
            else
            {
              ep->xfer_len = 0U;
 8003c36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c38:	2200      	movs	r2, #0
 8003c3a:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8003c3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c3e:	699b      	ldr	r3, [r3, #24]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d107      	bne.n	8003c54 <PCD_EP_ISR_Handler+0x678>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003c44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c46:	781a      	ldrb	r2, [r3, #0]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	0011      	movs	r1, r2
 8003c4c:	0018      	movs	r0, r3
 8003c4e:	f008 fd07 	bl	800c660 <HAL_PCD_DataInStageCallback>
 8003c52:	e01e      	b.n	8003c92 <PCD_EP_ISR_Handler+0x6b6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8003c54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c56:	695a      	ldr	r2, [r3, #20]
 8003c58:	2126      	movs	r1, #38	@ 0x26
 8003c5a:	187b      	adds	r3, r7, r1
 8003c5c:	881b      	ldrh	r3, [r3, #0]
 8003c5e:	18d2      	adds	r2, r2, r3
 8003c60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c62:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8003c64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c66:	69da      	ldr	r2, [r3, #28]
 8003c68:	187b      	adds	r3, r7, r1
 8003c6a:	881b      	ldrh	r3, [r3, #0]
 8003c6c:	18d2      	adds	r2, r2, r3
 8003c6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c70:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003c78:	0011      	movs	r1, r2
 8003c7a:	0018      	movs	r0, r3
 8003c7c:	f004 fde2 	bl	8008844 <USB_EPStartXfer>
 8003c80:	e007      	b.n	8003c92 <PCD_EP_ISR_Handler+0x6b6>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8003c82:	2332      	movs	r3, #50	@ 0x32
 8003c84:	18fb      	adds	r3, r7, r3
 8003c86:	881a      	ldrh	r2, [r3, #0]
 8003c88:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	0018      	movs	r0, r3
 8003c8e:	f000 f8ff 	bl	8003e90 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003c98:	2380      	movs	r3, #128	@ 0x80
 8003c9a:	021b      	lsls	r3, r3, #8
 8003c9c:	4013      	ands	r3, r2
 8003c9e:	d000      	beq.n	8003ca2 <PCD_EP_ISR_Handler+0x6c6>
 8003ca0:	e4a1      	b.n	80035e6 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8003ca2:	2300      	movs	r3, #0
}
 8003ca4:	0018      	movs	r0, r3
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	b00e      	add	sp, #56	@ 0x38
 8003caa:	bdb0      	pop	{r4, r5, r7, pc}
 8003cac:	07ff8f8f 	.word	0x07ff8f8f
 8003cb0:	000080c0 	.word	0x000080c0
 8003cb4:	07ff8f0f 	.word	0x07ff8f0f
 8003cb8:	40009800 	.word	0x40009800

08003cbc <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003cbc:	b5b0      	push	{r4, r5, r7, lr}
 8003cbe:	b08a      	sub	sp, #40	@ 0x28
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	60f8      	str	r0, [r7, #12]
 8003cc4:	60b9      	str	r1, [r7, #8]
 8003cc6:	1dbb      	adds	r3, r7, #6
 8003cc8:	801a      	strh	r2, [r3, #0]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003cca:	1dbb      	adds	r3, r7, #6
 8003ccc:	881a      	ldrh	r2, [r3, #0]
 8003cce:	2380      	movs	r3, #128	@ 0x80
 8003cd0:	01db      	lsls	r3, r3, #7
 8003cd2:	4013      	ands	r3, r2
 8003cd4:	d067      	beq.n	8003da6 <HAL_PCD_EP_DB_Receive+0xea>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	781b      	ldrb	r3, [r3, #0]
 8003cde:	251e      	movs	r5, #30
 8003ce0:	197c      	adds	r4, r7, r5
 8003ce2:	0019      	movs	r1, r3
 8003ce4:	0010      	movs	r0, r2
 8003ce6:	f7fe ffc5 	bl	8002c74 <PCD_GET_EP_DBUF0_CNT>
 8003cea:	0003      	movs	r3, r0
 8003cec:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 8003cee:	68bb      	ldr	r3, [r7, #8]
 8003cf0:	699a      	ldr	r2, [r3, #24]
 8003cf2:	197b      	adds	r3, r7, r5
 8003cf4:	881b      	ldrh	r3, [r3, #0]
 8003cf6:	429a      	cmp	r2, r3
 8003cf8:	d307      	bcc.n	8003d0a <HAL_PCD_EP_DB_Receive+0x4e>
    {
      ep->xfer_len -= count;
 8003cfa:	68bb      	ldr	r3, [r7, #8]
 8003cfc:	699a      	ldr	r2, [r3, #24]
 8003cfe:	197b      	adds	r3, r7, r5
 8003d00:	881b      	ldrh	r3, [r3, #0]
 8003d02:	1ad2      	subs	r2, r2, r3
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	619a      	str	r2, [r3, #24]
 8003d08:	e002      	b.n	8003d10 <HAL_PCD_EP_DB_Receive+0x54>
    }
    else
    {
      ep->xfer_len = 0U;
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	699b      	ldr	r3, [r3, #24]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d11a      	bne.n	8003d4e <HAL_PCD_EP_DB_Receive+0x92>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	001a      	movs	r2, r3
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	781b      	ldrb	r3, [r3, #0]
 8003d22:	009b      	lsls	r3, r3, #2
 8003d24:	18d3      	adds	r3, r2, r3
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a55      	ldr	r2, [pc, #340]	@ (8003e80 <HAL_PCD_EP_DB_Receive+0x1c4>)
 8003d2a:	4013      	ands	r3, r2
 8003d2c:	61bb      	str	r3, [r7, #24]
 8003d2e:	69bb      	ldr	r3, [r7, #24]
 8003d30:	2280      	movs	r2, #128	@ 0x80
 8003d32:	0192      	lsls	r2, r2, #6
 8003d34:	4053      	eors	r3, r2
 8003d36:	61bb      	str	r3, [r7, #24]
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	001a      	movs	r2, r3
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	781b      	ldrb	r3, [r3, #0]
 8003d42:	009b      	lsls	r3, r3, #2
 8003d44:	18d3      	adds	r3, r2, r3
 8003d46:	69ba      	ldr	r2, [r7, #24]
 8003d48:	494e      	ldr	r1, [pc, #312]	@ (8003e84 <HAL_PCD_EP_DB_Receive+0x1c8>)
 8003d4a:	430a      	orrs	r2, r1
 8003d4c:	601a      	str	r2, [r3, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003d4e:	1dbb      	adds	r3, r7, #6
 8003d50:	881b      	ldrh	r3, [r3, #0]
 8003d52:	2240      	movs	r2, #64	@ 0x40
 8003d54:	4013      	ands	r3, r2
 8003d56:	d015      	beq.n	8003d84 <HAL_PCD_EP_DB_Receive+0xc8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	001a      	movs	r2, r3
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	781b      	ldrb	r3, [r3, #0]
 8003d62:	009b      	lsls	r3, r3, #2
 8003d64:	18d3      	adds	r3, r2, r3
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4a47      	ldr	r2, [pc, #284]	@ (8003e88 <HAL_PCD_EP_DB_Receive+0x1cc>)
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	617b      	str	r3, [r7, #20]
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	001a      	movs	r2, r3
 8003d74:	68bb      	ldr	r3, [r7, #8]
 8003d76:	781b      	ldrb	r3, [r3, #0]
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	18d3      	adds	r3, r2, r3
 8003d7c:	697a      	ldr	r2, [r7, #20]
 8003d7e:	4943      	ldr	r1, [pc, #268]	@ (8003e8c <HAL_PCD_EP_DB_Receive+0x1d0>)
 8003d80:	430a      	orrs	r2, r1
 8003d82:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 8003d84:	241e      	movs	r4, #30
 8003d86:	193b      	adds	r3, r7, r4
 8003d88:	881b      	ldrh	r3, [r3, #0]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d100      	bne.n	8003d90 <HAL_PCD_EP_DB_Receive+0xd4>
 8003d8e:	e070      	b.n	8003e72 <HAL_PCD_EP_DB_Receive+0x1b6>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	6818      	ldr	r0, [r3, #0]
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	6959      	ldr	r1, [r3, #20]
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	891a      	ldrh	r2, [r3, #8]
 8003d9c:	193b      	adds	r3, r7, r4
 8003d9e:	881b      	ldrh	r3, [r3, #0]
 8003da0:	f005 fee0 	bl	8009b64 <USB_ReadPMA>
 8003da4:	e065      	b.n	8003e72 <HAL_PCD_EP_DB_Receive+0x1b6>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	781b      	ldrb	r3, [r3, #0]
 8003dae:	251e      	movs	r5, #30
 8003db0:	197c      	adds	r4, r7, r5
 8003db2:	0019      	movs	r1, r3
 8003db4:	0010      	movs	r0, r2
 8003db6:	f7fe ff7f 	bl	8002cb8 <PCD_GET_EP_DBUF1_CNT>
 8003dba:	0003      	movs	r3, r0
 8003dbc:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	699a      	ldr	r2, [r3, #24]
 8003dc2:	197b      	adds	r3, r7, r5
 8003dc4:	881b      	ldrh	r3, [r3, #0]
 8003dc6:	429a      	cmp	r2, r3
 8003dc8:	d307      	bcc.n	8003dda <HAL_PCD_EP_DB_Receive+0x11e>
    {
      ep->xfer_len -= count;
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	699a      	ldr	r2, [r3, #24]
 8003dce:	197b      	adds	r3, r7, r5
 8003dd0:	881b      	ldrh	r3, [r3, #0]
 8003dd2:	1ad2      	subs	r2, r2, r3
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	619a      	str	r2, [r3, #24]
 8003dd8:	e002      	b.n	8003de0 <HAL_PCD_EP_DB_Receive+0x124>
    }
    else
    {
      ep->xfer_len = 0U;
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	699b      	ldr	r3, [r3, #24]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d11a      	bne.n	8003e1e <HAL_PCD_EP_DB_Receive+0x162>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	001a      	movs	r2, r3
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	781b      	ldrb	r3, [r3, #0]
 8003df2:	009b      	lsls	r3, r3, #2
 8003df4:	18d3      	adds	r3, r2, r3
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a21      	ldr	r2, [pc, #132]	@ (8003e80 <HAL_PCD_EP_DB_Receive+0x1c4>)
 8003dfa:	4013      	ands	r3, r2
 8003dfc:	627b      	str	r3, [r7, #36]	@ 0x24
 8003dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e00:	2280      	movs	r2, #128	@ 0x80
 8003e02:	0192      	lsls	r2, r2, #6
 8003e04:	4053      	eors	r3, r2
 8003e06:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	001a      	movs	r2, r3
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	781b      	ldrb	r3, [r3, #0]
 8003e12:	009b      	lsls	r3, r3, #2
 8003e14:	18d3      	adds	r3, r2, r3
 8003e16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e18:	491a      	ldr	r1, [pc, #104]	@ (8003e84 <HAL_PCD_EP_DB_Receive+0x1c8>)
 8003e1a:	430a      	orrs	r2, r1
 8003e1c:	601a      	str	r2, [r3, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003e1e:	1dbb      	adds	r3, r7, #6
 8003e20:	881b      	ldrh	r3, [r3, #0]
 8003e22:	2240      	movs	r2, #64	@ 0x40
 8003e24:	4013      	ands	r3, r2
 8003e26:	d115      	bne.n	8003e54 <HAL_PCD_EP_DB_Receive+0x198>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	001a      	movs	r2, r3
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	781b      	ldrb	r3, [r3, #0]
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	18d3      	adds	r3, r2, r3
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a13      	ldr	r2, [pc, #76]	@ (8003e88 <HAL_PCD_EP_DB_Receive+0x1cc>)
 8003e3a:	4013      	ands	r3, r2
 8003e3c:	623b      	str	r3, [r7, #32]
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	001a      	movs	r2, r3
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	781b      	ldrb	r3, [r3, #0]
 8003e48:	009b      	lsls	r3, r3, #2
 8003e4a:	18d3      	adds	r3, r2, r3
 8003e4c:	6a3a      	ldr	r2, [r7, #32]
 8003e4e:	490f      	ldr	r1, [pc, #60]	@ (8003e8c <HAL_PCD_EP_DB_Receive+0x1d0>)
 8003e50:	430a      	orrs	r2, r1
 8003e52:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 8003e54:	241e      	movs	r4, #30
 8003e56:	193b      	adds	r3, r7, r4
 8003e58:	881b      	ldrh	r3, [r3, #0]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d009      	beq.n	8003e72 <HAL_PCD_EP_DB_Receive+0x1b6>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	6818      	ldr	r0, [r3, #0]
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	6959      	ldr	r1, [r3, #20]
 8003e66:	68bb      	ldr	r3, [r7, #8]
 8003e68:	895a      	ldrh	r2, [r3, #10]
 8003e6a:	193b      	adds	r3, r7, r4
 8003e6c:	881b      	ldrh	r3, [r3, #0]
 8003e6e:	f005 fe79 	bl	8009b64 <USB_ReadPMA>
    }
  }

  return count;
 8003e72:	231e      	movs	r3, #30
 8003e74:	18fb      	adds	r3, r7, r3
 8003e76:	881b      	ldrh	r3, [r3, #0]
}
 8003e78:	0018      	movs	r0, r3
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	b00a      	add	sp, #40	@ 0x28
 8003e7e:	bdb0      	pop	{r4, r5, r7, pc}
 8003e80:	07ffbf8f 	.word	0x07ffbf8f
 8003e84:	00008080 	.word	0x00008080
 8003e88:	07ff8f8f 	.word	0x07ff8f8f
 8003e8c:	000080c0 	.word	0x000080c0

08003e90 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003e90:	b5b0      	push	{r4, r5, r7, lr}
 8003e92:	b08e      	sub	sp, #56	@ 0x38
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	60f8      	str	r0, [r7, #12]
 8003e98:	60b9      	str	r1, [r7, #8]
 8003e9a:	1dbb      	adds	r3, r7, #6
 8003e9c:	801a      	strh	r2, [r3, #0]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003e9e:	1dbb      	adds	r3, r7, #6
 8003ea0:	881b      	ldrh	r3, [r3, #0]
 8003ea2:	2240      	movs	r2, #64	@ 0x40
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	d100      	bne.n	8003eaa <HAL_PCD_EP_DB_Transmit+0x1a>
 8003ea8:	e1c3      	b.n	8004232 <HAL_PCD_EP_DB_Transmit+0x3a2>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681a      	ldr	r2, [r3, #0]
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	781b      	ldrb	r3, [r3, #0]
 8003eb2:	251e      	movs	r5, #30
 8003eb4:	197c      	adds	r4, r7, r5
 8003eb6:	0019      	movs	r1, r3
 8003eb8:	0010      	movs	r0, r2
 8003eba:	f7fe fedb 	bl	8002c74 <PCD_GET_EP_DBUF0_CNT>
 8003ebe:	0003      	movs	r3, r0
 8003ec0:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len > TxPctSize)
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	699a      	ldr	r2, [r3, #24]
 8003ec6:	197b      	adds	r3, r7, r5
 8003ec8:	881b      	ldrh	r3, [r3, #0]
 8003eca:	429a      	cmp	r2, r3
 8003ecc:	d907      	bls.n	8003ede <HAL_PCD_EP_DB_Transmit+0x4e>
    {
      ep->xfer_len -= TxPctSize;
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	699a      	ldr	r2, [r3, #24]
 8003ed2:	197b      	adds	r3, r7, r5
 8003ed4:	881b      	ldrh	r3, [r3, #0]
 8003ed6:	1ad2      	subs	r2, r2, r3
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	619a      	str	r2, [r3, #24]
 8003edc:	e002      	b.n	8003ee4 <HAL_PCD_EP_DB_Transmit+0x54>
    }
    else
    {
      ep->xfer_len = 0U;
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	699b      	ldr	r3, [r3, #24]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d000      	beq.n	8003eee <HAL_PCD_EP_DB_Transmit+0x5e>
 8003eec:	e0b2      	b.n	8004054 <HAL_PCD_EP_DB_Transmit+0x1c4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003eee:	68bb      	ldr	r3, [r7, #8]
 8003ef0:	785b      	ldrb	r3, [r3, #1]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d121      	bne.n	8003f3a <HAL_PCD_EP_DB_Transmit+0xaa>
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	781b      	ldrb	r3, [r3, #0]
 8003efa:	00db      	lsls	r3, r3, #3
 8003efc:	4ada      	ldr	r2, [pc, #872]	@ (8004268 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003efe:	4694      	mov	ip, r2
 8003f00:	4463      	add	r3, ip
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	781b      	ldrb	r3, [r3, #0]
 8003f08:	00db      	lsls	r3, r3, #3
 8003f0a:	49d7      	ldr	r1, [pc, #860]	@ (8004268 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003f0c:	468c      	mov	ip, r1
 8003f0e:	4463      	add	r3, ip
 8003f10:	0192      	lsls	r2, r2, #6
 8003f12:	0992      	lsrs	r2, r2, #6
 8003f14:	601a      	str	r2, [r3, #0]
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	781b      	ldrb	r3, [r3, #0]
 8003f1a:	00db      	lsls	r3, r3, #3
 8003f1c:	4ad2      	ldr	r2, [pc, #840]	@ (8004268 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003f1e:	4694      	mov	ip, r2
 8003f20:	4463      	add	r3, ip
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	781b      	ldrb	r3, [r3, #0]
 8003f28:	00db      	lsls	r3, r3, #3
 8003f2a:	49cf      	ldr	r1, [pc, #828]	@ (8004268 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003f2c:	468c      	mov	ip, r1
 8003f2e:	4463      	add	r3, ip
 8003f30:	2180      	movs	r1, #128	@ 0x80
 8003f32:	0609      	lsls	r1, r1, #24
 8003f34:	430a      	orrs	r2, r1
 8003f36:	601a      	str	r2, [r3, #0]
 8003f38:	e020      	b.n	8003f7c <HAL_PCD_EP_DB_Transmit+0xec>
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	785b      	ldrb	r3, [r3, #1]
 8003f3e:	2b01      	cmp	r3, #1
 8003f40:	d11c      	bne.n	8003f7c <HAL_PCD_EP_DB_Transmit+0xec>
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	781b      	ldrb	r3, [r3, #0]
 8003f46:	00db      	lsls	r3, r3, #3
 8003f48:	4ac7      	ldr	r2, [pc, #796]	@ (8004268 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003f4a:	4694      	mov	ip, r2
 8003f4c:	4463      	add	r3, ip
 8003f4e:	681a      	ldr	r2, [r3, #0]
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	781b      	ldrb	r3, [r3, #0]
 8003f54:	00db      	lsls	r3, r3, #3
 8003f56:	49c4      	ldr	r1, [pc, #784]	@ (8004268 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003f58:	468c      	mov	ip, r1
 8003f5a:	4463      	add	r3, ip
 8003f5c:	0412      	lsls	r2, r2, #16
 8003f5e:	0c12      	lsrs	r2, r2, #16
 8003f60:	601a      	str	r2, [r3, #0]
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	781b      	ldrb	r3, [r3, #0]
 8003f66:	00db      	lsls	r3, r3, #3
 8003f68:	4abf      	ldr	r2, [pc, #764]	@ (8004268 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003f6a:	189a      	adds	r2, r3, r2
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	781b      	ldrb	r3, [r3, #0]
 8003f70:	00db      	lsls	r3, r3, #3
 8003f72:	49bd      	ldr	r1, [pc, #756]	@ (8004268 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003f74:	468c      	mov	ip, r1
 8003f76:	4463      	add	r3, ip
 8003f78:	6812      	ldr	r2, [r2, #0]
 8003f7a:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	785b      	ldrb	r3, [r3, #1]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d121      	bne.n	8003fc8 <HAL_PCD_EP_DB_Transmit+0x138>
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	781b      	ldrb	r3, [r3, #0]
 8003f88:	00db      	lsls	r3, r3, #3
 8003f8a:	4ab7      	ldr	r2, [pc, #732]	@ (8004268 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003f8c:	4694      	mov	ip, r2
 8003f8e:	4463      	add	r3, ip
 8003f90:	685a      	ldr	r2, [r3, #4]
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	781b      	ldrb	r3, [r3, #0]
 8003f96:	00db      	lsls	r3, r3, #3
 8003f98:	49b3      	ldr	r1, [pc, #716]	@ (8004268 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003f9a:	468c      	mov	ip, r1
 8003f9c:	4463      	add	r3, ip
 8003f9e:	0192      	lsls	r2, r2, #6
 8003fa0:	0992      	lsrs	r2, r2, #6
 8003fa2:	605a      	str	r2, [r3, #4]
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	781b      	ldrb	r3, [r3, #0]
 8003fa8:	00db      	lsls	r3, r3, #3
 8003faa:	4aaf      	ldr	r2, [pc, #700]	@ (8004268 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003fac:	4694      	mov	ip, r2
 8003fae:	4463      	add	r3, ip
 8003fb0:	685a      	ldr	r2, [r3, #4]
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	781b      	ldrb	r3, [r3, #0]
 8003fb6:	00db      	lsls	r3, r3, #3
 8003fb8:	49ab      	ldr	r1, [pc, #684]	@ (8004268 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003fba:	468c      	mov	ip, r1
 8003fbc:	4463      	add	r3, ip
 8003fbe:	2180      	movs	r1, #128	@ 0x80
 8003fc0:	0609      	lsls	r1, r1, #24
 8003fc2:	430a      	orrs	r2, r1
 8003fc4:	605a      	str	r2, [r3, #4]
 8003fc6:	e020      	b.n	800400a <HAL_PCD_EP_DB_Transmit+0x17a>
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	785b      	ldrb	r3, [r3, #1]
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	d11c      	bne.n	800400a <HAL_PCD_EP_DB_Transmit+0x17a>
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	781b      	ldrb	r3, [r3, #0]
 8003fd4:	00db      	lsls	r3, r3, #3
 8003fd6:	4aa4      	ldr	r2, [pc, #656]	@ (8004268 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003fd8:	4694      	mov	ip, r2
 8003fda:	4463      	add	r3, ip
 8003fdc:	685a      	ldr	r2, [r3, #4]
 8003fde:	68bb      	ldr	r3, [r7, #8]
 8003fe0:	781b      	ldrb	r3, [r3, #0]
 8003fe2:	00db      	lsls	r3, r3, #3
 8003fe4:	49a0      	ldr	r1, [pc, #640]	@ (8004268 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003fe6:	468c      	mov	ip, r1
 8003fe8:	4463      	add	r3, ip
 8003fea:	0412      	lsls	r2, r2, #16
 8003fec:	0c12      	lsrs	r2, r2, #16
 8003fee:	605a      	str	r2, [r3, #4]
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	781b      	ldrb	r3, [r3, #0]
 8003ff4:	00db      	lsls	r3, r3, #3
 8003ff6:	4a9c      	ldr	r2, [pc, #624]	@ (8004268 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003ff8:	189a      	adds	r2, r3, r2
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	781b      	ldrb	r3, [r3, #0]
 8003ffe:	00db      	lsls	r3, r3, #3
 8004000:	4999      	ldr	r1, [pc, #612]	@ (8004268 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8004002:	468c      	mov	ip, r1
 8004004:	4463      	add	r3, ip
 8004006:	6852      	ldr	r2, [r2, #4]
 8004008:	605a      	str	r2, [r3, #4]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	781a      	ldrb	r2, [r3, #0]
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	0011      	movs	r1, r2
 8004012:	0018      	movs	r0, r3
 8004014:	f008 fb24 	bl	800c660 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004018:	1dbb      	adds	r3, r7, #6
 800401a:	881a      	ldrh	r2, [r3, #0]
 800401c:	2380      	movs	r3, #128	@ 0x80
 800401e:	01db      	lsls	r3, r3, #7
 8004020:	4013      	ands	r3, r2
 8004022:	d100      	bne.n	8004026 <HAL_PCD_EP_DB_Transmit+0x196>
 8004024:	e2d5      	b.n	80045d2 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	001a      	movs	r2, r3
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	781b      	ldrb	r3, [r3, #0]
 8004030:	009b      	lsls	r3, r3, #2
 8004032:	18d3      	adds	r3, r2, r3
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a8d      	ldr	r2, [pc, #564]	@ (800426c <HAL_PCD_EP_DB_Transmit+0x3dc>)
 8004038:	4013      	ands	r3, r2
 800403a:	637b      	str	r3, [r7, #52]	@ 0x34
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	001a      	movs	r2, r3
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	781b      	ldrb	r3, [r3, #0]
 8004046:	009b      	lsls	r3, r3, #2
 8004048:	18d3      	adds	r3, r2, r3
 800404a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800404c:	4988      	ldr	r1, [pc, #544]	@ (8004270 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800404e:	430a      	orrs	r2, r1
 8004050:	601a      	str	r2, [r3, #0]
 8004052:	e2be      	b.n	80045d2 <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004054:	1dbb      	adds	r3, r7, #6
 8004056:	881a      	ldrh	r2, [r3, #0]
 8004058:	2380      	movs	r3, #128	@ 0x80
 800405a:	01db      	lsls	r3, r3, #7
 800405c:	4013      	ands	r3, r2
 800405e:	d015      	beq.n	800408c <HAL_PCD_EP_DB_Transmit+0x1fc>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	001a      	movs	r2, r3
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	781b      	ldrb	r3, [r3, #0]
 800406a:	009b      	lsls	r3, r3, #2
 800406c:	18d3      	adds	r3, r2, r3
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a7e      	ldr	r2, [pc, #504]	@ (800426c <HAL_PCD_EP_DB_Transmit+0x3dc>)
 8004072:	4013      	ands	r3, r2
 8004074:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	001a      	movs	r2, r3
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	781b      	ldrb	r3, [r3, #0]
 8004080:	009b      	lsls	r3, r3, #2
 8004082:	18d3      	adds	r3, r2, r3
 8004084:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004086:	497a      	ldr	r1, [pc, #488]	@ (8004270 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8004088:	430a      	orrs	r2, r1
 800408a:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	2224      	movs	r2, #36	@ 0x24
 8004090:	5c9b      	ldrb	r3, [r3, r2]
 8004092:	2b01      	cmp	r3, #1
 8004094:	d000      	beq.n	8004098 <HAL_PCD_EP_DB_Transmit+0x208>
 8004096:	e29c      	b.n	80045d2 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 8004098:	68bb      	ldr	r3, [r7, #8]
 800409a:	695a      	ldr	r2, [r3, #20]
 800409c:	211e      	movs	r1, #30
 800409e:	187b      	adds	r3, r7, r1
 80040a0:	881b      	ldrh	r3, [r3, #0]
 80040a2:	18d2      	adds	r2, r2, r3
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80040a8:	68bb      	ldr	r3, [r7, #8]
 80040aa:	69da      	ldr	r2, [r3, #28]
 80040ac:	187b      	adds	r3, r7, r1
 80040ae:	881b      	ldrh	r3, [r3, #0]
 80040b0:	18d2      	adds	r2, r2, r3
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80040b6:	68bb      	ldr	r3, [r7, #8]
 80040b8:	6a1a      	ldr	r2, [r3, #32]
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	691b      	ldr	r3, [r3, #16]
 80040be:	429a      	cmp	r2, r3
 80040c0:	d309      	bcc.n	80040d6 <HAL_PCD_EP_DB_Transmit+0x246>
        {
          len = ep->maxpacket;
 80040c2:	68bb      	ldr	r3, [r7, #8]
 80040c4:	691b      	ldr	r3, [r3, #16]
 80040c6:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db -= len;
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	6a1a      	ldr	r2, [r3, #32]
 80040cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ce:	1ad2      	subs	r2, r2, r3
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	621a      	str	r2, [r3, #32]
 80040d4:	e016      	b.n	8004104 <HAL_PCD_EP_DB_Transmit+0x274>
        }
        else if (ep->xfer_len_db == 0U)
 80040d6:	68bb      	ldr	r3, [r7, #8]
 80040d8:	6a1b      	ldr	r3, [r3, #32]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d108      	bne.n	80040f0 <HAL_PCD_EP_DB_Transmit+0x260>
        {
          len = TxPctSize;
 80040de:	231e      	movs	r3, #30
 80040e0:	18fb      	adds	r3, r7, r3
 80040e2:	881b      	ldrh	r3, [r3, #0]
 80040e4:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_fill_db = 0U;
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	2224      	movs	r2, #36	@ 0x24
 80040ea:	2100      	movs	r1, #0
 80040ec:	5499      	strb	r1, [r3, r2]
 80040ee:	e009      	b.n	8004104 <HAL_PCD_EP_DB_Transmit+0x274>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	2224      	movs	r2, #36	@ 0x24
 80040f4:	2100      	movs	r1, #0
 80040f6:	5499      	strb	r1, [r3, r2]
          len = ep->xfer_len_db;
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	6a1b      	ldr	r3, [r3, #32]
 80040fc:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db = 0U;
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	2200      	movs	r2, #0
 8004102:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	785b      	ldrb	r3, [r3, #1]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d162      	bne.n	80041d2 <HAL_PCD_EP_DB_Transmit+0x342>
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	781b      	ldrb	r3, [r3, #0]
 8004110:	00db      	lsls	r3, r3, #3
 8004112:	4a55      	ldr	r2, [pc, #340]	@ (8004268 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8004114:	4694      	mov	ip, r2
 8004116:	4463      	add	r3, ip
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	781b      	ldrb	r3, [r3, #0]
 800411e:	00db      	lsls	r3, r3, #3
 8004120:	4951      	ldr	r1, [pc, #324]	@ (8004268 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8004122:	468c      	mov	ip, r1
 8004124:	4463      	add	r3, ip
 8004126:	0192      	lsls	r2, r2, #6
 8004128:	0992      	lsrs	r2, r2, #6
 800412a:	601a      	str	r2, [r3, #0]
 800412c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800412e:	2b3e      	cmp	r3, #62	@ 0x3e
 8004130:	d91e      	bls.n	8004170 <HAL_PCD_EP_DB_Transmit+0x2e0>
 8004132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004134:	095b      	lsrs	r3, r3, #5
 8004136:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800413a:	221f      	movs	r2, #31
 800413c:	4013      	ands	r3, r2
 800413e:	d102      	bne.n	8004146 <HAL_PCD_EP_DB_Transmit+0x2b6>
 8004140:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004142:	3b01      	subs	r3, #1
 8004144:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	781b      	ldrb	r3, [r3, #0]
 800414a:	00db      	lsls	r3, r3, #3
 800414c:	4a46      	ldr	r2, [pc, #280]	@ (8004268 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800414e:	4694      	mov	ip, r2
 8004150:	4463      	add	r3, ip
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004156:	069b      	lsls	r3, r3, #26
 8004158:	431a      	orrs	r2, r3
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	781b      	ldrb	r3, [r3, #0]
 800415e:	00db      	lsls	r3, r3, #3
 8004160:	4941      	ldr	r1, [pc, #260]	@ (8004268 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8004162:	468c      	mov	ip, r1
 8004164:	4463      	add	r3, ip
 8004166:	2180      	movs	r1, #128	@ 0x80
 8004168:	0609      	lsls	r1, r1, #24
 800416a:	430a      	orrs	r2, r1
 800416c:	601a      	str	r2, [r3, #0]
 800416e:	e055      	b.n	800421c <HAL_PCD_EP_DB_Transmit+0x38c>
 8004170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004172:	2b00      	cmp	r3, #0
 8004174:	d111      	bne.n	800419a <HAL_PCD_EP_DB_Transmit+0x30a>
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	781b      	ldrb	r3, [r3, #0]
 800417a:	00db      	lsls	r3, r3, #3
 800417c:	4a3a      	ldr	r2, [pc, #232]	@ (8004268 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800417e:	4694      	mov	ip, r2
 8004180:	4463      	add	r3, ip
 8004182:	681a      	ldr	r2, [r3, #0]
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	781b      	ldrb	r3, [r3, #0]
 8004188:	00db      	lsls	r3, r3, #3
 800418a:	4937      	ldr	r1, [pc, #220]	@ (8004268 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800418c:	468c      	mov	ip, r1
 800418e:	4463      	add	r3, ip
 8004190:	2180      	movs	r1, #128	@ 0x80
 8004192:	0609      	lsls	r1, r1, #24
 8004194:	430a      	orrs	r2, r1
 8004196:	601a      	str	r2, [r3, #0]
 8004198:	e040      	b.n	800421c <HAL_PCD_EP_DB_Transmit+0x38c>
 800419a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800419c:	085b      	lsrs	r3, r3, #1
 800419e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80041a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a2:	2201      	movs	r2, #1
 80041a4:	4013      	ands	r3, r2
 80041a6:	d002      	beq.n	80041ae <HAL_PCD_EP_DB_Transmit+0x31e>
 80041a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041aa:	3301      	adds	r3, #1
 80041ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80041ae:	68bb      	ldr	r3, [r7, #8]
 80041b0:	781b      	ldrb	r3, [r3, #0]
 80041b2:	00db      	lsls	r3, r3, #3
 80041b4:	4a2c      	ldr	r2, [pc, #176]	@ (8004268 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80041b6:	4694      	mov	ip, r2
 80041b8:	4463      	add	r3, ip
 80041ba:	6819      	ldr	r1, [r3, #0]
 80041bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041be:	069a      	lsls	r2, r3, #26
 80041c0:	68bb      	ldr	r3, [r7, #8]
 80041c2:	781b      	ldrb	r3, [r3, #0]
 80041c4:	00db      	lsls	r3, r3, #3
 80041c6:	4828      	ldr	r0, [pc, #160]	@ (8004268 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80041c8:	4684      	mov	ip, r0
 80041ca:	4463      	add	r3, ip
 80041cc:	430a      	orrs	r2, r1
 80041ce:	601a      	str	r2, [r3, #0]
 80041d0:	e024      	b.n	800421c <HAL_PCD_EP_DB_Transmit+0x38c>
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	785b      	ldrb	r3, [r3, #1]
 80041d6:	2b01      	cmp	r3, #1
 80041d8:	d120      	bne.n	800421c <HAL_PCD_EP_DB_Transmit+0x38c>
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	781b      	ldrb	r3, [r3, #0]
 80041de:	00db      	lsls	r3, r3, #3
 80041e0:	4a21      	ldr	r2, [pc, #132]	@ (8004268 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80041e2:	4694      	mov	ip, r2
 80041e4:	4463      	add	r3, ip
 80041e6:	681a      	ldr	r2, [r3, #0]
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	781b      	ldrb	r3, [r3, #0]
 80041ec:	00db      	lsls	r3, r3, #3
 80041ee:	491e      	ldr	r1, [pc, #120]	@ (8004268 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80041f0:	468c      	mov	ip, r1
 80041f2:	4463      	add	r3, ip
 80041f4:	0412      	lsls	r2, r2, #16
 80041f6:	0c12      	lsrs	r2, r2, #16
 80041f8:	601a      	str	r2, [r3, #0]
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	781b      	ldrb	r3, [r3, #0]
 80041fe:	00db      	lsls	r3, r3, #3
 8004200:	4a19      	ldr	r2, [pc, #100]	@ (8004268 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8004202:	4694      	mov	ip, r2
 8004204:	4463      	add	r3, ip
 8004206:	6819      	ldr	r1, [r3, #0]
 8004208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800420a:	041a      	lsls	r2, r3, #16
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	781b      	ldrb	r3, [r3, #0]
 8004210:	00db      	lsls	r3, r3, #3
 8004212:	4815      	ldr	r0, [pc, #84]	@ (8004268 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8004214:	4684      	mov	ip, r0
 8004216:	4463      	add	r3, ip
 8004218:	430a      	orrs	r2, r1
 800421a:	601a      	str	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	6818      	ldr	r0, [r3, #0]
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	6959      	ldr	r1, [r3, #20]
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	891a      	ldrh	r2, [r3, #8]
 8004228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800422a:	b29b      	uxth	r3, r3
 800422c:	f005 fc24 	bl	8009a78 <USB_WritePMA>
 8004230:	e1cf      	b.n	80045d2 <HAL_PCD_EP_DB_Transmit+0x742>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681a      	ldr	r2, [r3, #0]
 8004236:	68bb      	ldr	r3, [r7, #8]
 8004238:	781b      	ldrb	r3, [r3, #0]
 800423a:	251e      	movs	r5, #30
 800423c:	197c      	adds	r4, r7, r5
 800423e:	0019      	movs	r1, r3
 8004240:	0010      	movs	r0, r2
 8004242:	f7fe fd39 	bl	8002cb8 <PCD_GET_EP_DBUF1_CNT>
 8004246:	0003      	movs	r3, r0
 8004248:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= TxPctSize)
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	699a      	ldr	r2, [r3, #24]
 800424e:	197b      	adds	r3, r7, r5
 8004250:	881b      	ldrh	r3, [r3, #0]
 8004252:	429a      	cmp	r2, r3
 8004254:	d30e      	bcc.n	8004274 <HAL_PCD_EP_DB_Transmit+0x3e4>
    {
      ep->xfer_len -= TxPctSize;
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	699a      	ldr	r2, [r3, #24]
 800425a:	197b      	adds	r3, r7, r5
 800425c:	881b      	ldrh	r3, [r3, #0]
 800425e:	1ad2      	subs	r2, r2, r3
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	619a      	str	r2, [r3, #24]
 8004264:	e009      	b.n	800427a <HAL_PCD_EP_DB_Transmit+0x3ea>
 8004266:	46c0      	nop			@ (mov r8, r8)
 8004268:	40009800 	.word	0x40009800
 800426c:	07ff8f8f 	.word	0x07ff8f8f
 8004270:	0000c080 	.word	0x0000c080
    }
    else
    {
      ep->xfer_len = 0U;
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	2200      	movs	r2, #0
 8004278:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800427a:	68bb      	ldr	r3, [r7, #8]
 800427c:	699b      	ldr	r3, [r3, #24]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d000      	beq.n	8004284 <HAL_PCD_EP_DB_Transmit+0x3f4>
 8004282:	e0b2      	b.n	80043ea <HAL_PCD_EP_DB_Transmit+0x55a>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	785b      	ldrb	r3, [r3, #1]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d121      	bne.n	80042d0 <HAL_PCD_EP_DB_Transmit+0x440>
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	781b      	ldrb	r3, [r3, #0]
 8004290:	00db      	lsls	r3, r3, #3
 8004292:	4ab5      	ldr	r2, [pc, #724]	@ (8004568 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004294:	4694      	mov	ip, r2
 8004296:	4463      	add	r3, ip
 8004298:	681a      	ldr	r2, [r3, #0]
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	781b      	ldrb	r3, [r3, #0]
 800429e:	00db      	lsls	r3, r3, #3
 80042a0:	49b1      	ldr	r1, [pc, #708]	@ (8004568 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80042a2:	468c      	mov	ip, r1
 80042a4:	4463      	add	r3, ip
 80042a6:	0192      	lsls	r2, r2, #6
 80042a8:	0992      	lsrs	r2, r2, #6
 80042aa:	601a      	str	r2, [r3, #0]
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	781b      	ldrb	r3, [r3, #0]
 80042b0:	00db      	lsls	r3, r3, #3
 80042b2:	4aad      	ldr	r2, [pc, #692]	@ (8004568 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80042b4:	4694      	mov	ip, r2
 80042b6:	4463      	add	r3, ip
 80042b8:	681a      	ldr	r2, [r3, #0]
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	781b      	ldrb	r3, [r3, #0]
 80042be:	00db      	lsls	r3, r3, #3
 80042c0:	49a9      	ldr	r1, [pc, #676]	@ (8004568 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80042c2:	468c      	mov	ip, r1
 80042c4:	4463      	add	r3, ip
 80042c6:	2180      	movs	r1, #128	@ 0x80
 80042c8:	0609      	lsls	r1, r1, #24
 80042ca:	430a      	orrs	r2, r1
 80042cc:	601a      	str	r2, [r3, #0]
 80042ce:	e020      	b.n	8004312 <HAL_PCD_EP_DB_Transmit+0x482>
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	785b      	ldrb	r3, [r3, #1]
 80042d4:	2b01      	cmp	r3, #1
 80042d6:	d11c      	bne.n	8004312 <HAL_PCD_EP_DB_Transmit+0x482>
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	781b      	ldrb	r3, [r3, #0]
 80042dc:	00db      	lsls	r3, r3, #3
 80042de:	4aa2      	ldr	r2, [pc, #648]	@ (8004568 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80042e0:	4694      	mov	ip, r2
 80042e2:	4463      	add	r3, ip
 80042e4:	681a      	ldr	r2, [r3, #0]
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	781b      	ldrb	r3, [r3, #0]
 80042ea:	00db      	lsls	r3, r3, #3
 80042ec:	499e      	ldr	r1, [pc, #632]	@ (8004568 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80042ee:	468c      	mov	ip, r1
 80042f0:	4463      	add	r3, ip
 80042f2:	0412      	lsls	r2, r2, #16
 80042f4:	0c12      	lsrs	r2, r2, #16
 80042f6:	601a      	str	r2, [r3, #0]
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	781b      	ldrb	r3, [r3, #0]
 80042fc:	00db      	lsls	r3, r3, #3
 80042fe:	4a9a      	ldr	r2, [pc, #616]	@ (8004568 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004300:	189a      	adds	r2, r3, r2
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	781b      	ldrb	r3, [r3, #0]
 8004306:	00db      	lsls	r3, r3, #3
 8004308:	4997      	ldr	r1, [pc, #604]	@ (8004568 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800430a:	468c      	mov	ip, r1
 800430c:	4463      	add	r3, ip
 800430e:	6812      	ldr	r2, [r2, #0]
 8004310:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	785b      	ldrb	r3, [r3, #1]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d121      	bne.n	800435e <HAL_PCD_EP_DB_Transmit+0x4ce>
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	781b      	ldrb	r3, [r3, #0]
 800431e:	00db      	lsls	r3, r3, #3
 8004320:	4a91      	ldr	r2, [pc, #580]	@ (8004568 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004322:	4694      	mov	ip, r2
 8004324:	4463      	add	r3, ip
 8004326:	685a      	ldr	r2, [r3, #4]
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	781b      	ldrb	r3, [r3, #0]
 800432c:	00db      	lsls	r3, r3, #3
 800432e:	498e      	ldr	r1, [pc, #568]	@ (8004568 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004330:	468c      	mov	ip, r1
 8004332:	4463      	add	r3, ip
 8004334:	0192      	lsls	r2, r2, #6
 8004336:	0992      	lsrs	r2, r2, #6
 8004338:	605a      	str	r2, [r3, #4]
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	781b      	ldrb	r3, [r3, #0]
 800433e:	00db      	lsls	r3, r3, #3
 8004340:	4a89      	ldr	r2, [pc, #548]	@ (8004568 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004342:	4694      	mov	ip, r2
 8004344:	4463      	add	r3, ip
 8004346:	685a      	ldr	r2, [r3, #4]
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	781b      	ldrb	r3, [r3, #0]
 800434c:	00db      	lsls	r3, r3, #3
 800434e:	4986      	ldr	r1, [pc, #536]	@ (8004568 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004350:	468c      	mov	ip, r1
 8004352:	4463      	add	r3, ip
 8004354:	2180      	movs	r1, #128	@ 0x80
 8004356:	0609      	lsls	r1, r1, #24
 8004358:	430a      	orrs	r2, r1
 800435a:	605a      	str	r2, [r3, #4]
 800435c:	e020      	b.n	80043a0 <HAL_PCD_EP_DB_Transmit+0x510>
 800435e:	68bb      	ldr	r3, [r7, #8]
 8004360:	785b      	ldrb	r3, [r3, #1]
 8004362:	2b01      	cmp	r3, #1
 8004364:	d11c      	bne.n	80043a0 <HAL_PCD_EP_DB_Transmit+0x510>
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	781b      	ldrb	r3, [r3, #0]
 800436a:	00db      	lsls	r3, r3, #3
 800436c:	4a7e      	ldr	r2, [pc, #504]	@ (8004568 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800436e:	4694      	mov	ip, r2
 8004370:	4463      	add	r3, ip
 8004372:	685a      	ldr	r2, [r3, #4]
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	781b      	ldrb	r3, [r3, #0]
 8004378:	00db      	lsls	r3, r3, #3
 800437a:	497b      	ldr	r1, [pc, #492]	@ (8004568 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800437c:	468c      	mov	ip, r1
 800437e:	4463      	add	r3, ip
 8004380:	0412      	lsls	r2, r2, #16
 8004382:	0c12      	lsrs	r2, r2, #16
 8004384:	605a      	str	r2, [r3, #4]
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	781b      	ldrb	r3, [r3, #0]
 800438a:	00db      	lsls	r3, r3, #3
 800438c:	4a76      	ldr	r2, [pc, #472]	@ (8004568 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800438e:	189a      	adds	r2, r3, r2
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	781b      	ldrb	r3, [r3, #0]
 8004394:	00db      	lsls	r3, r3, #3
 8004396:	4974      	ldr	r1, [pc, #464]	@ (8004568 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004398:	468c      	mov	ip, r1
 800439a:	4463      	add	r3, ip
 800439c:	6852      	ldr	r2, [r2, #4]
 800439e:	605a      	str	r2, [r3, #4]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	781a      	ldrb	r2, [r3, #0]
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	0011      	movs	r1, r2
 80043a8:	0018      	movs	r0, r3
 80043aa:	f008 f959 	bl	800c660 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80043ae:	1dbb      	adds	r3, r7, #6
 80043b0:	881a      	ldrh	r2, [r3, #0]
 80043b2:	2380      	movs	r3, #128	@ 0x80
 80043b4:	01db      	lsls	r3, r3, #7
 80043b6:	4013      	ands	r3, r2
 80043b8:	d000      	beq.n	80043bc <HAL_PCD_EP_DB_Transmit+0x52c>
 80043ba:	e10a      	b.n	80045d2 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	001a      	movs	r2, r3
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	781b      	ldrb	r3, [r3, #0]
 80043c6:	009b      	lsls	r3, r3, #2
 80043c8:	18d3      	adds	r3, r2, r3
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a67      	ldr	r2, [pc, #412]	@ (800456c <HAL_PCD_EP_DB_Transmit+0x6dc>)
 80043ce:	4013      	ands	r3, r2
 80043d0:	623b      	str	r3, [r7, #32]
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	001a      	movs	r2, r3
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	781b      	ldrb	r3, [r3, #0]
 80043dc:	009b      	lsls	r3, r3, #2
 80043de:	18d3      	adds	r3, r2, r3
 80043e0:	6a3a      	ldr	r2, [r7, #32]
 80043e2:	4963      	ldr	r1, [pc, #396]	@ (8004570 <HAL_PCD_EP_DB_Transmit+0x6e0>)
 80043e4:	430a      	orrs	r2, r1
 80043e6:	601a      	str	r2, [r3, #0]
 80043e8:	e0f3      	b.n	80045d2 <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80043ea:	1dbb      	adds	r3, r7, #6
 80043ec:	881a      	ldrh	r2, [r3, #0]
 80043ee:	2380      	movs	r3, #128	@ 0x80
 80043f0:	01db      	lsls	r3, r3, #7
 80043f2:	4013      	ands	r3, r2
 80043f4:	d115      	bne.n	8004422 <HAL_PCD_EP_DB_Transmit+0x592>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	001a      	movs	r2, r3
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	781b      	ldrb	r3, [r3, #0]
 8004400:	009b      	lsls	r3, r3, #2
 8004402:	18d3      	adds	r3, r2, r3
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4a59      	ldr	r2, [pc, #356]	@ (800456c <HAL_PCD_EP_DB_Transmit+0x6dc>)
 8004408:	4013      	ands	r3, r2
 800440a:	617b      	str	r3, [r7, #20]
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	001a      	movs	r2, r3
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	781b      	ldrb	r3, [r3, #0]
 8004416:	009b      	lsls	r3, r3, #2
 8004418:	18d3      	adds	r3, r2, r3
 800441a:	697a      	ldr	r2, [r7, #20]
 800441c:	4954      	ldr	r1, [pc, #336]	@ (8004570 <HAL_PCD_EP_DB_Transmit+0x6e0>)
 800441e:	430a      	orrs	r2, r1
 8004420:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	2224      	movs	r2, #36	@ 0x24
 8004426:	5c9b      	ldrb	r3, [r3, r2]
 8004428:	2b01      	cmp	r3, #1
 800442a:	d000      	beq.n	800442e <HAL_PCD_EP_DB_Transmit+0x59e>
 800442c:	e0d1      	b.n	80045d2 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 800442e:	68bb      	ldr	r3, [r7, #8]
 8004430:	695a      	ldr	r2, [r3, #20]
 8004432:	211e      	movs	r1, #30
 8004434:	187b      	adds	r3, r7, r1
 8004436:	881b      	ldrh	r3, [r3, #0]
 8004438:	18d2      	adds	r2, r2, r3
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	69da      	ldr	r2, [r3, #28]
 8004442:	187b      	adds	r3, r7, r1
 8004444:	881b      	ldrh	r3, [r3, #0]
 8004446:	18d2      	adds	r2, r2, r3
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	6a1a      	ldr	r2, [r3, #32]
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	691b      	ldr	r3, [r3, #16]
 8004454:	429a      	cmp	r2, r3
 8004456:	d309      	bcc.n	800446c <HAL_PCD_EP_DB_Transmit+0x5dc>
        {
          len = ep->maxpacket;
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	691b      	ldr	r3, [r3, #16]
 800445c:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db -= len;
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	6a1a      	ldr	r2, [r3, #32]
 8004462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004464:	1ad2      	subs	r2, r2, r3
 8004466:	68bb      	ldr	r3, [r7, #8]
 8004468:	621a      	str	r2, [r3, #32]
 800446a:	e016      	b.n	800449a <HAL_PCD_EP_DB_Transmit+0x60a>
        }
        else if (ep->xfer_len_db == 0U)
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	6a1b      	ldr	r3, [r3, #32]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d108      	bne.n	8004486 <HAL_PCD_EP_DB_Transmit+0x5f6>
        {
          len = TxPctSize;
 8004474:	231e      	movs	r3, #30
 8004476:	18fb      	adds	r3, r7, r3
 8004478:	881b      	ldrh	r3, [r3, #0]
 800447a:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_fill_db = 0U;
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	2224      	movs	r2, #36	@ 0x24
 8004480:	2100      	movs	r1, #0
 8004482:	5499      	strb	r1, [r3, r2]
 8004484:	e009      	b.n	800449a <HAL_PCD_EP_DB_Transmit+0x60a>
        }
        else
        {
          len = ep->xfer_len_db;
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	6a1b      	ldr	r3, [r3, #32]
 800448a:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db = 0U;
 800448c:	68bb      	ldr	r3, [r7, #8]
 800448e:	2200      	movs	r2, #0
 8004490:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	2224      	movs	r2, #36	@ 0x24
 8004496:	2100      	movs	r1, #0
 8004498:	5499      	strb	r1, [r3, r2]
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	785b      	ldrb	r3, [r3, #1]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d168      	bne.n	8004574 <HAL_PCD_EP_DB_Transmit+0x6e4>
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	781b      	ldrb	r3, [r3, #0]
 80044a6:	00db      	lsls	r3, r3, #3
 80044a8:	4a2f      	ldr	r2, [pc, #188]	@ (8004568 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80044aa:	4694      	mov	ip, r2
 80044ac:	4463      	add	r3, ip
 80044ae:	685a      	ldr	r2, [r3, #4]
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	781b      	ldrb	r3, [r3, #0]
 80044b4:	00db      	lsls	r3, r3, #3
 80044b6:	492c      	ldr	r1, [pc, #176]	@ (8004568 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80044b8:	468c      	mov	ip, r1
 80044ba:	4463      	add	r3, ip
 80044bc:	0192      	lsls	r2, r2, #6
 80044be:	0992      	lsrs	r2, r2, #6
 80044c0:	605a      	str	r2, [r3, #4]
 80044c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c4:	2b3e      	cmp	r3, #62	@ 0x3e
 80044c6:	d91e      	bls.n	8004506 <HAL_PCD_EP_DB_Transmit+0x676>
 80044c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ca:	095b      	lsrs	r3, r3, #5
 80044cc:	61bb      	str	r3, [r7, #24]
 80044ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d0:	221f      	movs	r2, #31
 80044d2:	4013      	ands	r3, r2
 80044d4:	d102      	bne.n	80044dc <HAL_PCD_EP_DB_Transmit+0x64c>
 80044d6:	69bb      	ldr	r3, [r7, #24]
 80044d8:	3b01      	subs	r3, #1
 80044da:	61bb      	str	r3, [r7, #24]
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	781b      	ldrb	r3, [r3, #0]
 80044e0:	00db      	lsls	r3, r3, #3
 80044e2:	4a21      	ldr	r2, [pc, #132]	@ (8004568 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80044e4:	4694      	mov	ip, r2
 80044e6:	4463      	add	r3, ip
 80044e8:	685a      	ldr	r2, [r3, #4]
 80044ea:	69bb      	ldr	r3, [r7, #24]
 80044ec:	069b      	lsls	r3, r3, #26
 80044ee:	431a      	orrs	r2, r3
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	781b      	ldrb	r3, [r3, #0]
 80044f4:	00db      	lsls	r3, r3, #3
 80044f6:	491c      	ldr	r1, [pc, #112]	@ (8004568 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80044f8:	468c      	mov	ip, r1
 80044fa:	4463      	add	r3, ip
 80044fc:	2180      	movs	r1, #128	@ 0x80
 80044fe:	0609      	lsls	r1, r1, #24
 8004500:	430a      	orrs	r2, r1
 8004502:	605a      	str	r2, [r3, #4]
 8004504:	e05b      	b.n	80045be <HAL_PCD_EP_DB_Transmit+0x72e>
 8004506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004508:	2b00      	cmp	r3, #0
 800450a:	d111      	bne.n	8004530 <HAL_PCD_EP_DB_Transmit+0x6a0>
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	781b      	ldrb	r3, [r3, #0]
 8004510:	00db      	lsls	r3, r3, #3
 8004512:	4a15      	ldr	r2, [pc, #84]	@ (8004568 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004514:	4694      	mov	ip, r2
 8004516:	4463      	add	r3, ip
 8004518:	685a      	ldr	r2, [r3, #4]
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	781b      	ldrb	r3, [r3, #0]
 800451e:	00db      	lsls	r3, r3, #3
 8004520:	4911      	ldr	r1, [pc, #68]	@ (8004568 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004522:	468c      	mov	ip, r1
 8004524:	4463      	add	r3, ip
 8004526:	2180      	movs	r1, #128	@ 0x80
 8004528:	0609      	lsls	r1, r1, #24
 800452a:	430a      	orrs	r2, r1
 800452c:	605a      	str	r2, [r3, #4]
 800452e:	e046      	b.n	80045be <HAL_PCD_EP_DB_Transmit+0x72e>
 8004530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004532:	085b      	lsrs	r3, r3, #1
 8004534:	61bb      	str	r3, [r7, #24]
 8004536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004538:	2201      	movs	r2, #1
 800453a:	4013      	ands	r3, r2
 800453c:	d002      	beq.n	8004544 <HAL_PCD_EP_DB_Transmit+0x6b4>
 800453e:	69bb      	ldr	r3, [r7, #24]
 8004540:	3301      	adds	r3, #1
 8004542:	61bb      	str	r3, [r7, #24]
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	781b      	ldrb	r3, [r3, #0]
 8004548:	00db      	lsls	r3, r3, #3
 800454a:	4a07      	ldr	r2, [pc, #28]	@ (8004568 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800454c:	4694      	mov	ip, r2
 800454e:	4463      	add	r3, ip
 8004550:	6859      	ldr	r1, [r3, #4]
 8004552:	69bb      	ldr	r3, [r7, #24]
 8004554:	069a      	lsls	r2, r3, #26
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	781b      	ldrb	r3, [r3, #0]
 800455a:	00db      	lsls	r3, r3, #3
 800455c:	4802      	ldr	r0, [pc, #8]	@ (8004568 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800455e:	4684      	mov	ip, r0
 8004560:	4463      	add	r3, ip
 8004562:	430a      	orrs	r2, r1
 8004564:	605a      	str	r2, [r3, #4]
 8004566:	e02a      	b.n	80045be <HAL_PCD_EP_DB_Transmit+0x72e>
 8004568:	40009800 	.word	0x40009800
 800456c:	07ff8f8f 	.word	0x07ff8f8f
 8004570:	0000c080 	.word	0x0000c080
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	785b      	ldrb	r3, [r3, #1]
 8004578:	2b01      	cmp	r3, #1
 800457a:	d120      	bne.n	80045be <HAL_PCD_EP_DB_Transmit+0x72e>
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	781b      	ldrb	r3, [r3, #0]
 8004580:	00db      	lsls	r3, r3, #3
 8004582:	4a25      	ldr	r2, [pc, #148]	@ (8004618 <HAL_PCD_EP_DB_Transmit+0x788>)
 8004584:	4694      	mov	ip, r2
 8004586:	4463      	add	r3, ip
 8004588:	685a      	ldr	r2, [r3, #4]
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	781b      	ldrb	r3, [r3, #0]
 800458e:	00db      	lsls	r3, r3, #3
 8004590:	4921      	ldr	r1, [pc, #132]	@ (8004618 <HAL_PCD_EP_DB_Transmit+0x788>)
 8004592:	468c      	mov	ip, r1
 8004594:	4463      	add	r3, ip
 8004596:	0412      	lsls	r2, r2, #16
 8004598:	0c12      	lsrs	r2, r2, #16
 800459a:	605a      	str	r2, [r3, #4]
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	781b      	ldrb	r3, [r3, #0]
 80045a0:	00db      	lsls	r3, r3, #3
 80045a2:	4a1d      	ldr	r2, [pc, #116]	@ (8004618 <HAL_PCD_EP_DB_Transmit+0x788>)
 80045a4:	4694      	mov	ip, r2
 80045a6:	4463      	add	r3, ip
 80045a8:	6859      	ldr	r1, [r3, #4]
 80045aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ac:	041a      	lsls	r2, r3, #16
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	781b      	ldrb	r3, [r3, #0]
 80045b2:	00db      	lsls	r3, r3, #3
 80045b4:	4818      	ldr	r0, [pc, #96]	@ (8004618 <HAL_PCD_EP_DB_Transmit+0x788>)
 80045b6:	4684      	mov	ip, r0
 80045b8:	4463      	add	r3, ip
 80045ba:	430a      	orrs	r2, r1
 80045bc:	605a      	str	r2, [r3, #4]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	6818      	ldr	r0, [r3, #0]
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	6959      	ldr	r1, [r3, #20]
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	895a      	ldrh	r2, [r3, #10]
 80045ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045cc:	b29b      	uxth	r3, r3
 80045ce:	f005 fa53 	bl	8009a78 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	001a      	movs	r2, r3
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	781b      	ldrb	r3, [r3, #0]
 80045dc:	009b      	lsls	r3, r3, #2
 80045de:	18d3      	adds	r3, r2, r3
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4a0e      	ldr	r2, [pc, #56]	@ (800461c <HAL_PCD_EP_DB_Transmit+0x78c>)
 80045e4:	4013      	ands	r3, r2
 80045e6:	633b      	str	r3, [r7, #48]	@ 0x30
 80045e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045ea:	2210      	movs	r2, #16
 80045ec:	4053      	eors	r3, r2
 80045ee:	633b      	str	r3, [r7, #48]	@ 0x30
 80045f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045f2:	2220      	movs	r2, #32
 80045f4:	4053      	eors	r3, r2
 80045f6:	633b      	str	r3, [r7, #48]	@ 0x30
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	001a      	movs	r2, r3
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	781b      	ldrb	r3, [r3, #0]
 8004602:	009b      	lsls	r3, r3, #2
 8004604:	18d3      	adds	r3, r2, r3
 8004606:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004608:	4905      	ldr	r1, [pc, #20]	@ (8004620 <HAL_PCD_EP_DB_Transmit+0x790>)
 800460a:	430a      	orrs	r2, r1
 800460c:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800460e:	2300      	movs	r3, #0
}
 8004610:	0018      	movs	r0, r3
 8004612:	46bd      	mov	sp, r7
 8004614:	b00e      	add	sp, #56	@ 0x38
 8004616:	bdb0      	pop	{r4, r5, r7, pc}
 8004618:	40009800 	.word	0x40009800
 800461c:	07ff8fbf 	.word	0x07ff8fbf
 8004620:	00008080 	.word	0x00008080

08004624 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8004624:	b590      	push	{r4, r7, lr}
 8004626:	b087      	sub	sp, #28
 8004628:	af00      	add	r7, sp, #0
 800462a:	60f8      	str	r0, [r7, #12]
 800462c:	0008      	movs	r0, r1
 800462e:	0011      	movs	r1, r2
 8004630:	607b      	str	r3, [r7, #4]
 8004632:	240a      	movs	r4, #10
 8004634:	193b      	adds	r3, r7, r4
 8004636:	1c02      	adds	r2, r0, #0
 8004638:	801a      	strh	r2, [r3, #0]
 800463a:	2308      	movs	r3, #8
 800463c:	18fb      	adds	r3, r7, r3
 800463e:	1c0a      	adds	r2, r1, #0
 8004640:	801a      	strh	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8004642:	0021      	movs	r1, r4
 8004644:	187b      	adds	r3, r7, r1
 8004646:	881b      	ldrh	r3, [r3, #0]
 8004648:	2280      	movs	r2, #128	@ 0x80
 800464a:	4013      	ands	r3, r2
 800464c:	b29b      	uxth	r3, r3
 800464e:	2b00      	cmp	r3, #0
 8004650:	d00d      	beq.n	800466e <HAL_PCDEx_PMAConfig+0x4a>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004652:	187b      	adds	r3, r7, r1
 8004654:	881b      	ldrh	r3, [r3, #0]
 8004656:	2207      	movs	r2, #7
 8004658:	401a      	ands	r2, r3
 800465a:	0013      	movs	r3, r2
 800465c:	009b      	lsls	r3, r3, #2
 800465e:	189b      	adds	r3, r3, r2
 8004660:	00db      	lsls	r3, r3, #3
 8004662:	3310      	adds	r3, #16
 8004664:	68fa      	ldr	r2, [r7, #12]
 8004666:	18d3      	adds	r3, r2, r3
 8004668:	3304      	adds	r3, #4
 800466a:	617b      	str	r3, [r7, #20]
 800466c:	e00c      	b.n	8004688 <HAL_PCDEx_PMAConfig+0x64>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800466e:	230a      	movs	r3, #10
 8004670:	18fb      	adds	r3, r7, r3
 8004672:	881a      	ldrh	r2, [r3, #0]
 8004674:	0013      	movs	r3, r2
 8004676:	009b      	lsls	r3, r3, #2
 8004678:	189b      	adds	r3, r3, r2
 800467a:	00db      	lsls	r3, r3, #3
 800467c:	3351      	adds	r3, #81	@ 0x51
 800467e:	33ff      	adds	r3, #255	@ 0xff
 8004680:	68fa      	ldr	r2, [r7, #12]
 8004682:	18d3      	adds	r3, r2, r3
 8004684:	3304      	adds	r3, #4
 8004686:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004688:	2308      	movs	r3, #8
 800468a:	18fb      	adds	r3, r7, r3
 800468c:	881b      	ldrh	r3, [r3, #0]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d107      	bne.n	80046a2 <HAL_PCDEx_PMAConfig+0x7e>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	2200      	movs	r2, #0
 8004696:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	b29a      	uxth	r2, r3
 800469c:	697b      	ldr	r3, [r7, #20]
 800469e:	80da      	strh	r2, [r3, #6]
 80046a0:	e00b      	b.n	80046ba <HAL_PCDEx_PMAConfig+0x96>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80046a2:	697b      	ldr	r3, [r7, #20]
 80046a4:	2201      	movs	r2, #1
 80046a6:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	b29a      	uxth	r2, r3
 80046ac:	697b      	ldr	r3, [r7, #20]
 80046ae:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	0c1b      	lsrs	r3, r3, #16
 80046b4:	b29a      	uxth	r2, r3
 80046b6:	697b      	ldr	r3, [r7, #20]
 80046b8:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80046ba:	2300      	movs	r3, #0
}
 80046bc:	0018      	movs	r0, r3
 80046be:	46bd      	mov	sp, r7
 80046c0:	b007      	add	sp, #28
 80046c2:	bd90      	pop	{r4, r7, pc}

080046c4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b084      	sub	sp, #16
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]

  USB_DRD_TypeDef *USBx = hpcd->Instance;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	23b5      	movs	r3, #181	@ 0xb5
 80046d6:	009b      	lsls	r3, r3, #2
 80046d8:	2101      	movs	r1, #1
 80046da:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 80046dc:	687a      	ldr	r2, [r7, #4]
 80046de:	23b3      	movs	r3, #179	@ 0xb3
 80046e0:	009b      	lsls	r3, r3, #2
 80046e2:	2100      	movs	r1, #0
 80046e4:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046ea:	2201      	movs	r2, #1
 80046ec:	431a      	orrs	r2, r3
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	655a      	str	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046f6:	2202      	movs	r2, #2
 80046f8:	431a      	orrs	r2, r3
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	655a      	str	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80046fe:	2300      	movs	r3, #0
}
 8004700:	0018      	movs	r0, r3
 8004702:	46bd      	mov	sp, r7
 8004704:	b004      	add	sp, #16
 8004706:	bd80      	pop	{r7, pc}

08004708 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800470c:	4b04      	ldr	r3, [pc, #16]	@ (8004720 <HAL_PWREx_EnableVddUSB+0x18>)
 800470e:	685a      	ldr	r2, [r3, #4]
 8004710:	4b03      	ldr	r3, [pc, #12]	@ (8004720 <HAL_PWREx_EnableVddUSB+0x18>)
 8004712:	2180      	movs	r1, #128	@ 0x80
 8004714:	00c9      	lsls	r1, r1, #3
 8004716:	430a      	orrs	r2, r1
 8004718:	605a      	str	r2, [r3, #4]
}
 800471a:	46c0      	nop			@ (mov r8, r8)
 800471c:	46bd      	mov	sp, r7
 800471e:	bd80      	pop	{r7, pc}
 8004720:	40007000 	.word	0x40007000

08004724 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b084      	sub	sp, #16
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800472c:	4b19      	ldr	r3, [pc, #100]	@ (8004794 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4a19      	ldr	r2, [pc, #100]	@ (8004798 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8004732:	4013      	ands	r3, r2
 8004734:	0019      	movs	r1, r3
 8004736:	4b17      	ldr	r3, [pc, #92]	@ (8004794 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004738:	687a      	ldr	r2, [r7, #4]
 800473a:	430a      	orrs	r2, r1
 800473c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800473e:	687a      	ldr	r2, [r7, #4]
 8004740:	2380      	movs	r3, #128	@ 0x80
 8004742:	009b      	lsls	r3, r3, #2
 8004744:	429a      	cmp	r2, r3
 8004746:	d11f      	bne.n	8004788 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8004748:	4b14      	ldr	r3, [pc, #80]	@ (800479c <HAL_PWREx_ControlVoltageScaling+0x78>)
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	0013      	movs	r3, r2
 800474e:	005b      	lsls	r3, r3, #1
 8004750:	189b      	adds	r3, r3, r2
 8004752:	005b      	lsls	r3, r3, #1
 8004754:	4912      	ldr	r1, [pc, #72]	@ (80047a0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8004756:	0018      	movs	r0, r3
 8004758:	f7fb fcf0 	bl	800013c <__udivsi3>
 800475c:	0003      	movs	r3, r0
 800475e:	3301      	adds	r3, #1
 8004760:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004762:	e008      	b.n	8004776 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d003      	beq.n	8004772 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	3b01      	subs	r3, #1
 800476e:	60fb      	str	r3, [r7, #12]
 8004770:	e001      	b.n	8004776 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8004772:	2303      	movs	r3, #3
 8004774:	e009      	b.n	800478a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004776:	4b07      	ldr	r3, [pc, #28]	@ (8004794 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004778:	695a      	ldr	r2, [r3, #20]
 800477a:	2380      	movs	r3, #128	@ 0x80
 800477c:	00db      	lsls	r3, r3, #3
 800477e:	401a      	ands	r2, r3
 8004780:	2380      	movs	r3, #128	@ 0x80
 8004782:	00db      	lsls	r3, r3, #3
 8004784:	429a      	cmp	r2, r3
 8004786:	d0ed      	beq.n	8004764 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8004788:	2300      	movs	r3, #0
}
 800478a:	0018      	movs	r0, r3
 800478c:	46bd      	mov	sp, r7
 800478e:	b004      	add	sp, #16
 8004790:	bd80      	pop	{r7, pc}
 8004792:	46c0      	nop			@ (mov r8, r8)
 8004794:	40007000 	.word	0x40007000
 8004798:	fffff9ff 	.word	0xfffff9ff
 800479c:	20000014 	.word	0x20000014
 80047a0:	000f4240 	.word	0x000f4240

080047a4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80047a8:	4b03      	ldr	r3, [pc, #12]	@ (80047b8 <LL_RCC_GetAPB1Prescaler+0x14>)
 80047aa:	689a      	ldr	r2, [r3, #8]
 80047ac:	23e0      	movs	r3, #224	@ 0xe0
 80047ae:	01db      	lsls	r3, r3, #7
 80047b0:	4013      	ands	r3, r2
}
 80047b2:	0018      	movs	r0, r3
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd80      	pop	{r7, pc}
 80047b8:	40021000 	.word	0x40021000

080047bc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b088      	sub	sp, #32
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d102      	bne.n	80047d0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80047ca:	2301      	movs	r3, #1
 80047cc:	f000 fb50 	bl	8004e70 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	2201      	movs	r2, #1
 80047d6:	4013      	ands	r3, r2
 80047d8:	d100      	bne.n	80047dc <HAL_RCC_OscConfig+0x20>
 80047da:	e07c      	b.n	80048d6 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80047dc:	4bc3      	ldr	r3, [pc, #780]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	2238      	movs	r2, #56	@ 0x38
 80047e2:	4013      	ands	r3, r2
 80047e4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80047e6:	4bc1      	ldr	r3, [pc, #772]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 80047e8:	68db      	ldr	r3, [r3, #12]
 80047ea:	2203      	movs	r2, #3
 80047ec:	4013      	ands	r3, r2
 80047ee:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80047f0:	69bb      	ldr	r3, [r7, #24]
 80047f2:	2b10      	cmp	r3, #16
 80047f4:	d102      	bne.n	80047fc <HAL_RCC_OscConfig+0x40>
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	2b03      	cmp	r3, #3
 80047fa:	d002      	beq.n	8004802 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80047fc:	69bb      	ldr	r3, [r7, #24]
 80047fe:	2b08      	cmp	r3, #8
 8004800:	d10b      	bne.n	800481a <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004802:	4bba      	ldr	r3, [pc, #744]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	2380      	movs	r3, #128	@ 0x80
 8004808:	029b      	lsls	r3, r3, #10
 800480a:	4013      	ands	r3, r2
 800480c:	d062      	beq.n	80048d4 <HAL_RCC_OscConfig+0x118>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d15e      	bne.n	80048d4 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	e32a      	b.n	8004e70 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	685a      	ldr	r2, [r3, #4]
 800481e:	2380      	movs	r3, #128	@ 0x80
 8004820:	025b      	lsls	r3, r3, #9
 8004822:	429a      	cmp	r2, r3
 8004824:	d107      	bne.n	8004836 <HAL_RCC_OscConfig+0x7a>
 8004826:	4bb1      	ldr	r3, [pc, #708]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	4bb0      	ldr	r3, [pc, #704]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 800482c:	2180      	movs	r1, #128	@ 0x80
 800482e:	0249      	lsls	r1, r1, #9
 8004830:	430a      	orrs	r2, r1
 8004832:	601a      	str	r2, [r3, #0]
 8004834:	e020      	b.n	8004878 <HAL_RCC_OscConfig+0xbc>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	685a      	ldr	r2, [r3, #4]
 800483a:	23a0      	movs	r3, #160	@ 0xa0
 800483c:	02db      	lsls	r3, r3, #11
 800483e:	429a      	cmp	r2, r3
 8004840:	d10e      	bne.n	8004860 <HAL_RCC_OscConfig+0xa4>
 8004842:	4baa      	ldr	r3, [pc, #680]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 8004844:	681a      	ldr	r2, [r3, #0]
 8004846:	4ba9      	ldr	r3, [pc, #676]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 8004848:	2180      	movs	r1, #128	@ 0x80
 800484a:	02c9      	lsls	r1, r1, #11
 800484c:	430a      	orrs	r2, r1
 800484e:	601a      	str	r2, [r3, #0]
 8004850:	4ba6      	ldr	r3, [pc, #664]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 8004852:	681a      	ldr	r2, [r3, #0]
 8004854:	4ba5      	ldr	r3, [pc, #660]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 8004856:	2180      	movs	r1, #128	@ 0x80
 8004858:	0249      	lsls	r1, r1, #9
 800485a:	430a      	orrs	r2, r1
 800485c:	601a      	str	r2, [r3, #0]
 800485e:	e00b      	b.n	8004878 <HAL_RCC_OscConfig+0xbc>
 8004860:	4ba2      	ldr	r3, [pc, #648]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	4ba1      	ldr	r3, [pc, #644]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 8004866:	49a2      	ldr	r1, [pc, #648]	@ (8004af0 <HAL_RCC_OscConfig+0x334>)
 8004868:	400a      	ands	r2, r1
 800486a:	601a      	str	r2, [r3, #0]
 800486c:	4b9f      	ldr	r3, [pc, #636]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 800486e:	681a      	ldr	r2, [r3, #0]
 8004870:	4b9e      	ldr	r3, [pc, #632]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 8004872:	49a0      	ldr	r1, [pc, #640]	@ (8004af4 <HAL_RCC_OscConfig+0x338>)
 8004874:	400a      	ands	r2, r1
 8004876:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d014      	beq.n	80048aa <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004880:	f7fd f912 	bl	8001aa8 <HAL_GetTick>
 8004884:	0003      	movs	r3, r0
 8004886:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004888:	e008      	b.n	800489c <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800488a:	f7fd f90d 	bl	8001aa8 <HAL_GetTick>
 800488e:	0002      	movs	r2, r0
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	1ad3      	subs	r3, r2, r3
 8004894:	2b64      	cmp	r3, #100	@ 0x64
 8004896:	d901      	bls.n	800489c <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8004898:	2303      	movs	r3, #3
 800489a:	e2e9      	b.n	8004e70 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800489c:	4b93      	ldr	r3, [pc, #588]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 800489e:	681a      	ldr	r2, [r3, #0]
 80048a0:	2380      	movs	r3, #128	@ 0x80
 80048a2:	029b      	lsls	r3, r3, #10
 80048a4:	4013      	ands	r3, r2
 80048a6:	d0f0      	beq.n	800488a <HAL_RCC_OscConfig+0xce>
 80048a8:	e015      	b.n	80048d6 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048aa:	f7fd f8fd 	bl	8001aa8 <HAL_GetTick>
 80048ae:	0003      	movs	r3, r0
 80048b0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80048b2:	e008      	b.n	80048c6 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048b4:	f7fd f8f8 	bl	8001aa8 <HAL_GetTick>
 80048b8:	0002      	movs	r2, r0
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	1ad3      	subs	r3, r2, r3
 80048be:	2b64      	cmp	r3, #100	@ 0x64
 80048c0:	d901      	bls.n	80048c6 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80048c2:	2303      	movs	r3, #3
 80048c4:	e2d4      	b.n	8004e70 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80048c6:	4b89      	ldr	r3, [pc, #548]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	2380      	movs	r3, #128	@ 0x80
 80048cc:	029b      	lsls	r3, r3, #10
 80048ce:	4013      	ands	r3, r2
 80048d0:	d1f0      	bne.n	80048b4 <HAL_RCC_OscConfig+0xf8>
 80048d2:	e000      	b.n	80048d6 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048d4:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	2202      	movs	r2, #2
 80048dc:	4013      	ands	r3, r2
 80048de:	d100      	bne.n	80048e2 <HAL_RCC_OscConfig+0x126>
 80048e0:	e099      	b.n	8004a16 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80048e2:	4b82      	ldr	r3, [pc, #520]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	2238      	movs	r2, #56	@ 0x38
 80048e8:	4013      	ands	r3, r2
 80048ea:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80048ec:	4b7f      	ldr	r3, [pc, #508]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 80048ee:	68db      	ldr	r3, [r3, #12]
 80048f0:	2203      	movs	r2, #3
 80048f2:	4013      	ands	r3, r2
 80048f4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80048f6:	69bb      	ldr	r3, [r7, #24]
 80048f8:	2b10      	cmp	r3, #16
 80048fa:	d102      	bne.n	8004902 <HAL_RCC_OscConfig+0x146>
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	2b02      	cmp	r3, #2
 8004900:	d002      	beq.n	8004908 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8004902:	69bb      	ldr	r3, [r7, #24]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d135      	bne.n	8004974 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004908:	4b78      	ldr	r3, [pc, #480]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	2380      	movs	r3, #128	@ 0x80
 800490e:	00db      	lsls	r3, r3, #3
 8004910:	4013      	ands	r3, r2
 8004912:	d005      	beq.n	8004920 <HAL_RCC_OscConfig+0x164>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	68db      	ldr	r3, [r3, #12]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d101      	bne.n	8004920 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 800491c:	2301      	movs	r3, #1
 800491e:	e2a7      	b.n	8004e70 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004920:	4b72      	ldr	r3, [pc, #456]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	4a74      	ldr	r2, [pc, #464]	@ (8004af8 <HAL_RCC_OscConfig+0x33c>)
 8004926:	4013      	ands	r3, r2
 8004928:	0019      	movs	r1, r3
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	695b      	ldr	r3, [r3, #20]
 800492e:	021a      	lsls	r2, r3, #8
 8004930:	4b6e      	ldr	r3, [pc, #440]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 8004932:	430a      	orrs	r2, r1
 8004934:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004936:	69bb      	ldr	r3, [r7, #24]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d112      	bne.n	8004962 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800493c:	4b6b      	ldr	r3, [pc, #428]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a6e      	ldr	r2, [pc, #440]	@ (8004afc <HAL_RCC_OscConfig+0x340>)
 8004942:	4013      	ands	r3, r2
 8004944:	0019      	movs	r1, r3
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	691a      	ldr	r2, [r3, #16]
 800494a:	4b68      	ldr	r3, [pc, #416]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 800494c:	430a      	orrs	r2, r1
 800494e:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8004950:	4b66      	ldr	r3, [pc, #408]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	0adb      	lsrs	r3, r3, #11
 8004956:	2207      	movs	r2, #7
 8004958:	4013      	ands	r3, r2
 800495a:	4a69      	ldr	r2, [pc, #420]	@ (8004b00 <HAL_RCC_OscConfig+0x344>)
 800495c:	40da      	lsrs	r2, r3
 800495e:	4b69      	ldr	r3, [pc, #420]	@ (8004b04 <HAL_RCC_OscConfig+0x348>)
 8004960:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004962:	4b69      	ldr	r3, [pc, #420]	@ (8004b08 <HAL_RCC_OscConfig+0x34c>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	0018      	movs	r0, r3
 8004968:	f7fd f842 	bl	80019f0 <HAL_InitTick>
 800496c:	1e03      	subs	r3, r0, #0
 800496e:	d051      	beq.n	8004a14 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8004970:	2301      	movs	r3, #1
 8004972:	e27d      	b.n	8004e70 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	68db      	ldr	r3, [r3, #12]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d030      	beq.n	80049de <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800497c:	4b5b      	ldr	r3, [pc, #364]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a5e      	ldr	r2, [pc, #376]	@ (8004afc <HAL_RCC_OscConfig+0x340>)
 8004982:	4013      	ands	r3, r2
 8004984:	0019      	movs	r1, r3
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	691a      	ldr	r2, [r3, #16]
 800498a:	4b58      	ldr	r3, [pc, #352]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 800498c:	430a      	orrs	r2, r1
 800498e:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8004990:	4b56      	ldr	r3, [pc, #344]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 8004992:	681a      	ldr	r2, [r3, #0]
 8004994:	4b55      	ldr	r3, [pc, #340]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 8004996:	2180      	movs	r1, #128	@ 0x80
 8004998:	0049      	lsls	r1, r1, #1
 800499a:	430a      	orrs	r2, r1
 800499c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800499e:	f7fd f883 	bl	8001aa8 <HAL_GetTick>
 80049a2:	0003      	movs	r3, r0
 80049a4:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049a6:	e008      	b.n	80049ba <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049a8:	f7fd f87e 	bl	8001aa8 <HAL_GetTick>
 80049ac:	0002      	movs	r2, r0
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	1ad3      	subs	r3, r2, r3
 80049b2:	2b02      	cmp	r3, #2
 80049b4:	d901      	bls.n	80049ba <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80049b6:	2303      	movs	r3, #3
 80049b8:	e25a      	b.n	8004e70 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049ba:	4b4c      	ldr	r3, [pc, #304]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 80049bc:	681a      	ldr	r2, [r3, #0]
 80049be:	2380      	movs	r3, #128	@ 0x80
 80049c0:	00db      	lsls	r3, r3, #3
 80049c2:	4013      	ands	r3, r2
 80049c4:	d0f0      	beq.n	80049a8 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049c6:	4b49      	ldr	r3, [pc, #292]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	4a4b      	ldr	r2, [pc, #300]	@ (8004af8 <HAL_RCC_OscConfig+0x33c>)
 80049cc:	4013      	ands	r3, r2
 80049ce:	0019      	movs	r1, r3
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	695b      	ldr	r3, [r3, #20]
 80049d4:	021a      	lsls	r2, r3, #8
 80049d6:	4b45      	ldr	r3, [pc, #276]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 80049d8:	430a      	orrs	r2, r1
 80049da:	605a      	str	r2, [r3, #4]
 80049dc:	e01b      	b.n	8004a16 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80049de:	4b43      	ldr	r3, [pc, #268]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 80049e0:	681a      	ldr	r2, [r3, #0]
 80049e2:	4b42      	ldr	r3, [pc, #264]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 80049e4:	4949      	ldr	r1, [pc, #292]	@ (8004b0c <HAL_RCC_OscConfig+0x350>)
 80049e6:	400a      	ands	r2, r1
 80049e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049ea:	f7fd f85d 	bl	8001aa8 <HAL_GetTick>
 80049ee:	0003      	movs	r3, r0
 80049f0:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80049f2:	e008      	b.n	8004a06 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049f4:	f7fd f858 	bl	8001aa8 <HAL_GetTick>
 80049f8:	0002      	movs	r2, r0
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	1ad3      	subs	r3, r2, r3
 80049fe:	2b02      	cmp	r3, #2
 8004a00:	d901      	bls.n	8004a06 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8004a02:	2303      	movs	r3, #3
 8004a04:	e234      	b.n	8004e70 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a06:	4b39      	ldr	r3, [pc, #228]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	2380      	movs	r3, #128	@ 0x80
 8004a0c:	00db      	lsls	r3, r3, #3
 8004a0e:	4013      	ands	r3, r2
 8004a10:	d1f0      	bne.n	80049f4 <HAL_RCC_OscConfig+0x238>
 8004a12:	e000      	b.n	8004a16 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a14:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	2208      	movs	r2, #8
 8004a1c:	4013      	ands	r3, r2
 8004a1e:	d047      	beq.n	8004ab0 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004a20:	4b32      	ldr	r3, [pc, #200]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 8004a22:	689b      	ldr	r3, [r3, #8]
 8004a24:	2238      	movs	r2, #56	@ 0x38
 8004a26:	4013      	ands	r3, r2
 8004a28:	2b18      	cmp	r3, #24
 8004a2a:	d10a      	bne.n	8004a42 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8004a2c:	4b2f      	ldr	r3, [pc, #188]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 8004a2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a30:	2202      	movs	r2, #2
 8004a32:	4013      	ands	r3, r2
 8004a34:	d03c      	beq.n	8004ab0 <HAL_RCC_OscConfig+0x2f4>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	699b      	ldr	r3, [r3, #24]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d138      	bne.n	8004ab0 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8004a3e:	2301      	movs	r3, #1
 8004a40:	e216      	b.n	8004e70 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	699b      	ldr	r3, [r3, #24]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d019      	beq.n	8004a7e <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8004a4a:	4b28      	ldr	r3, [pc, #160]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 8004a4c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004a4e:	4b27      	ldr	r3, [pc, #156]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 8004a50:	2101      	movs	r1, #1
 8004a52:	430a      	orrs	r2, r1
 8004a54:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a56:	f7fd f827 	bl	8001aa8 <HAL_GetTick>
 8004a5a:	0003      	movs	r3, r0
 8004a5c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004a5e:	e008      	b.n	8004a72 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a60:	f7fd f822 	bl	8001aa8 <HAL_GetTick>
 8004a64:	0002      	movs	r2, r0
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	1ad3      	subs	r3, r2, r3
 8004a6a:	2b02      	cmp	r3, #2
 8004a6c:	d901      	bls.n	8004a72 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8004a6e:	2303      	movs	r3, #3
 8004a70:	e1fe      	b.n	8004e70 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004a72:	4b1e      	ldr	r3, [pc, #120]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 8004a74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a76:	2202      	movs	r2, #2
 8004a78:	4013      	ands	r3, r2
 8004a7a:	d0f1      	beq.n	8004a60 <HAL_RCC_OscConfig+0x2a4>
 8004a7c:	e018      	b.n	8004ab0 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8004a7e:	4b1b      	ldr	r3, [pc, #108]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 8004a80:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004a82:	4b1a      	ldr	r3, [pc, #104]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 8004a84:	2101      	movs	r1, #1
 8004a86:	438a      	bics	r2, r1
 8004a88:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a8a:	f7fd f80d 	bl	8001aa8 <HAL_GetTick>
 8004a8e:	0003      	movs	r3, r0
 8004a90:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004a92:	e008      	b.n	8004aa6 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a94:	f7fd f808 	bl	8001aa8 <HAL_GetTick>
 8004a98:	0002      	movs	r2, r0
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	2b02      	cmp	r3, #2
 8004aa0:	d901      	bls.n	8004aa6 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	e1e4      	b.n	8004e70 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004aa6:	4b11      	ldr	r3, [pc, #68]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 8004aa8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004aaa:	2202      	movs	r2, #2
 8004aac:	4013      	ands	r3, r2
 8004aae:	d1f1      	bne.n	8004a94 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	2204      	movs	r2, #4
 8004ab6:	4013      	ands	r3, r2
 8004ab8:	d100      	bne.n	8004abc <HAL_RCC_OscConfig+0x300>
 8004aba:	e0c7      	b.n	8004c4c <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004abc:	231f      	movs	r3, #31
 8004abe:	18fb      	adds	r3, r7, r3
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004ac4:	4b09      	ldr	r3, [pc, #36]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 8004ac6:	689b      	ldr	r3, [r3, #8]
 8004ac8:	2238      	movs	r2, #56	@ 0x38
 8004aca:	4013      	ands	r3, r2
 8004acc:	2b20      	cmp	r3, #32
 8004ace:	d11f      	bne.n	8004b10 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8004ad0:	4b06      	ldr	r3, [pc, #24]	@ (8004aec <HAL_RCC_OscConfig+0x330>)
 8004ad2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ad4:	2202      	movs	r2, #2
 8004ad6:	4013      	ands	r3, r2
 8004ad8:	d100      	bne.n	8004adc <HAL_RCC_OscConfig+0x320>
 8004ada:	e0b7      	b.n	8004c4c <HAL_RCC_OscConfig+0x490>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	689b      	ldr	r3, [r3, #8]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d000      	beq.n	8004ae6 <HAL_RCC_OscConfig+0x32a>
 8004ae4:	e0b2      	b.n	8004c4c <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	e1c2      	b.n	8004e70 <HAL_RCC_OscConfig+0x6b4>
 8004aea:	46c0      	nop			@ (mov r8, r8)
 8004aec:	40021000 	.word	0x40021000
 8004af0:	fffeffff 	.word	0xfffeffff
 8004af4:	fffbffff 	.word	0xfffbffff
 8004af8:	ffff80ff 	.word	0xffff80ff
 8004afc:	ffffc7ff 	.word	0xffffc7ff
 8004b00:	00f42400 	.word	0x00f42400
 8004b04:	20000014 	.word	0x20000014
 8004b08:	20000018 	.word	0x20000018
 8004b0c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004b10:	4bb5      	ldr	r3, [pc, #724]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004b12:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004b14:	2380      	movs	r3, #128	@ 0x80
 8004b16:	055b      	lsls	r3, r3, #21
 8004b18:	4013      	ands	r3, r2
 8004b1a:	d101      	bne.n	8004b20 <HAL_RCC_OscConfig+0x364>
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	e000      	b.n	8004b22 <HAL_RCC_OscConfig+0x366>
 8004b20:	2300      	movs	r3, #0
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d011      	beq.n	8004b4a <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004b26:	4bb0      	ldr	r3, [pc, #704]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004b28:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004b2a:	4baf      	ldr	r3, [pc, #700]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004b2c:	2180      	movs	r1, #128	@ 0x80
 8004b2e:	0549      	lsls	r1, r1, #21
 8004b30:	430a      	orrs	r2, r1
 8004b32:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004b34:	4bac      	ldr	r3, [pc, #688]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004b36:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004b38:	2380      	movs	r3, #128	@ 0x80
 8004b3a:	055b      	lsls	r3, r3, #21
 8004b3c:	4013      	ands	r3, r2
 8004b3e:	60fb      	str	r3, [r7, #12]
 8004b40:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8004b42:	231f      	movs	r3, #31
 8004b44:	18fb      	adds	r3, r7, r3
 8004b46:	2201      	movs	r2, #1
 8004b48:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b4a:	4ba8      	ldr	r3, [pc, #672]	@ (8004dec <HAL_RCC_OscConfig+0x630>)
 8004b4c:	681a      	ldr	r2, [r3, #0]
 8004b4e:	2380      	movs	r3, #128	@ 0x80
 8004b50:	005b      	lsls	r3, r3, #1
 8004b52:	4013      	ands	r3, r2
 8004b54:	d11a      	bne.n	8004b8c <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b56:	4ba5      	ldr	r3, [pc, #660]	@ (8004dec <HAL_RCC_OscConfig+0x630>)
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	4ba4      	ldr	r3, [pc, #656]	@ (8004dec <HAL_RCC_OscConfig+0x630>)
 8004b5c:	2180      	movs	r1, #128	@ 0x80
 8004b5e:	0049      	lsls	r1, r1, #1
 8004b60:	430a      	orrs	r2, r1
 8004b62:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8004b64:	f7fc ffa0 	bl	8001aa8 <HAL_GetTick>
 8004b68:	0003      	movs	r3, r0
 8004b6a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b6c:	e008      	b.n	8004b80 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b6e:	f7fc ff9b 	bl	8001aa8 <HAL_GetTick>
 8004b72:	0002      	movs	r2, r0
 8004b74:	693b      	ldr	r3, [r7, #16]
 8004b76:	1ad3      	subs	r3, r2, r3
 8004b78:	2b02      	cmp	r3, #2
 8004b7a:	d901      	bls.n	8004b80 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8004b7c:	2303      	movs	r3, #3
 8004b7e:	e177      	b.n	8004e70 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b80:	4b9a      	ldr	r3, [pc, #616]	@ (8004dec <HAL_RCC_OscConfig+0x630>)
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	2380      	movs	r3, #128	@ 0x80
 8004b86:	005b      	lsls	r3, r3, #1
 8004b88:	4013      	ands	r3, r2
 8004b8a:	d0f0      	beq.n	8004b6e <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	689b      	ldr	r3, [r3, #8]
 8004b90:	2b01      	cmp	r3, #1
 8004b92:	d106      	bne.n	8004ba2 <HAL_RCC_OscConfig+0x3e6>
 8004b94:	4b94      	ldr	r3, [pc, #592]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004b96:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004b98:	4b93      	ldr	r3, [pc, #588]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004b9a:	2101      	movs	r1, #1
 8004b9c:	430a      	orrs	r2, r1
 8004b9e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004ba0:	e01c      	b.n	8004bdc <HAL_RCC_OscConfig+0x420>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	689b      	ldr	r3, [r3, #8]
 8004ba6:	2b05      	cmp	r3, #5
 8004ba8:	d10c      	bne.n	8004bc4 <HAL_RCC_OscConfig+0x408>
 8004baa:	4b8f      	ldr	r3, [pc, #572]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004bac:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004bae:	4b8e      	ldr	r3, [pc, #568]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004bb0:	2104      	movs	r1, #4
 8004bb2:	430a      	orrs	r2, r1
 8004bb4:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004bb6:	4b8c      	ldr	r3, [pc, #560]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004bb8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004bba:	4b8b      	ldr	r3, [pc, #556]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004bbc:	2101      	movs	r1, #1
 8004bbe:	430a      	orrs	r2, r1
 8004bc0:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004bc2:	e00b      	b.n	8004bdc <HAL_RCC_OscConfig+0x420>
 8004bc4:	4b88      	ldr	r3, [pc, #544]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004bc6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004bc8:	4b87      	ldr	r3, [pc, #540]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004bca:	2101      	movs	r1, #1
 8004bcc:	438a      	bics	r2, r1
 8004bce:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004bd0:	4b85      	ldr	r3, [pc, #532]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004bd2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004bd4:	4b84      	ldr	r3, [pc, #528]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004bd6:	2104      	movs	r1, #4
 8004bd8:	438a      	bics	r2, r1
 8004bda:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	689b      	ldr	r3, [r3, #8]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d014      	beq.n	8004c0e <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004be4:	f7fc ff60 	bl	8001aa8 <HAL_GetTick>
 8004be8:	0003      	movs	r3, r0
 8004bea:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004bec:	e009      	b.n	8004c02 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bee:	f7fc ff5b 	bl	8001aa8 <HAL_GetTick>
 8004bf2:	0002      	movs	r2, r0
 8004bf4:	693b      	ldr	r3, [r7, #16]
 8004bf6:	1ad3      	subs	r3, r2, r3
 8004bf8:	4a7d      	ldr	r2, [pc, #500]	@ (8004df0 <HAL_RCC_OscConfig+0x634>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d901      	bls.n	8004c02 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8004bfe:	2303      	movs	r3, #3
 8004c00:	e136      	b.n	8004e70 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c02:	4b79      	ldr	r3, [pc, #484]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004c04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c06:	2202      	movs	r2, #2
 8004c08:	4013      	ands	r3, r2
 8004c0a:	d0f0      	beq.n	8004bee <HAL_RCC_OscConfig+0x432>
 8004c0c:	e013      	b.n	8004c36 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c0e:	f7fc ff4b 	bl	8001aa8 <HAL_GetTick>
 8004c12:	0003      	movs	r3, r0
 8004c14:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004c16:	e009      	b.n	8004c2c <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c18:	f7fc ff46 	bl	8001aa8 <HAL_GetTick>
 8004c1c:	0002      	movs	r2, r0
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	1ad3      	subs	r3, r2, r3
 8004c22:	4a73      	ldr	r2, [pc, #460]	@ (8004df0 <HAL_RCC_OscConfig+0x634>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d901      	bls.n	8004c2c <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8004c28:	2303      	movs	r3, #3
 8004c2a:	e121      	b.n	8004e70 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004c2c:	4b6e      	ldr	r3, [pc, #440]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004c2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c30:	2202      	movs	r2, #2
 8004c32:	4013      	ands	r3, r2
 8004c34:	d1f0      	bne.n	8004c18 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004c36:	231f      	movs	r3, #31
 8004c38:	18fb      	adds	r3, r7, r3
 8004c3a:	781b      	ldrb	r3, [r3, #0]
 8004c3c:	2b01      	cmp	r3, #1
 8004c3e:	d105      	bne.n	8004c4c <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004c40:	4b69      	ldr	r3, [pc, #420]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004c42:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004c44:	4b68      	ldr	r3, [pc, #416]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004c46:	496b      	ldr	r1, [pc, #428]	@ (8004df4 <HAL_RCC_OscConfig+0x638>)
 8004c48:	400a      	ands	r2, r1
 8004c4a:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	2220      	movs	r2, #32
 8004c52:	4013      	ands	r3, r2
 8004c54:	d039      	beq.n	8004cca <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	69db      	ldr	r3, [r3, #28]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d01b      	beq.n	8004c96 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004c5e:	4b62      	ldr	r3, [pc, #392]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	4b61      	ldr	r3, [pc, #388]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004c64:	2180      	movs	r1, #128	@ 0x80
 8004c66:	03c9      	lsls	r1, r1, #15
 8004c68:	430a      	orrs	r2, r1
 8004c6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c6c:	f7fc ff1c 	bl	8001aa8 <HAL_GetTick>
 8004c70:	0003      	movs	r3, r0
 8004c72:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004c74:	e008      	b.n	8004c88 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004c76:	f7fc ff17 	bl	8001aa8 <HAL_GetTick>
 8004c7a:	0002      	movs	r2, r0
 8004c7c:	693b      	ldr	r3, [r7, #16]
 8004c7e:	1ad3      	subs	r3, r2, r3
 8004c80:	2b02      	cmp	r3, #2
 8004c82:	d901      	bls.n	8004c88 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8004c84:	2303      	movs	r3, #3
 8004c86:	e0f3      	b.n	8004e70 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004c88:	4b57      	ldr	r3, [pc, #348]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004c8a:	681a      	ldr	r2, [r3, #0]
 8004c8c:	2380      	movs	r3, #128	@ 0x80
 8004c8e:	041b      	lsls	r3, r3, #16
 8004c90:	4013      	ands	r3, r2
 8004c92:	d0f0      	beq.n	8004c76 <HAL_RCC_OscConfig+0x4ba>
 8004c94:	e019      	b.n	8004cca <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004c96:	4b54      	ldr	r3, [pc, #336]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004c98:	681a      	ldr	r2, [r3, #0]
 8004c9a:	4b53      	ldr	r3, [pc, #332]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004c9c:	4956      	ldr	r1, [pc, #344]	@ (8004df8 <HAL_RCC_OscConfig+0x63c>)
 8004c9e:	400a      	ands	r2, r1
 8004ca0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ca2:	f7fc ff01 	bl	8001aa8 <HAL_GetTick>
 8004ca6:	0003      	movs	r3, r0
 8004ca8:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004caa:	e008      	b.n	8004cbe <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004cac:	f7fc fefc 	bl	8001aa8 <HAL_GetTick>
 8004cb0:	0002      	movs	r2, r0
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	1ad3      	subs	r3, r2, r3
 8004cb6:	2b02      	cmp	r3, #2
 8004cb8:	d901      	bls.n	8004cbe <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8004cba:	2303      	movs	r3, #3
 8004cbc:	e0d8      	b.n	8004e70 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004cbe:	4b4a      	ldr	r3, [pc, #296]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004cc0:	681a      	ldr	r2, [r3, #0]
 8004cc2:	2380      	movs	r3, #128	@ 0x80
 8004cc4:	041b      	lsls	r3, r3, #16
 8004cc6:	4013      	ands	r3, r2
 8004cc8:	d1f0      	bne.n	8004cac <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6a1b      	ldr	r3, [r3, #32]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d100      	bne.n	8004cd4 <HAL_RCC_OscConfig+0x518>
 8004cd2:	e0cc      	b.n	8004e6e <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004cd4:	4b44      	ldr	r3, [pc, #272]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004cd6:	689b      	ldr	r3, [r3, #8]
 8004cd8:	2238      	movs	r2, #56	@ 0x38
 8004cda:	4013      	ands	r3, r2
 8004cdc:	2b10      	cmp	r3, #16
 8004cde:	d100      	bne.n	8004ce2 <HAL_RCC_OscConfig+0x526>
 8004ce0:	e07b      	b.n	8004dda <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6a1b      	ldr	r3, [r3, #32]
 8004ce6:	2b02      	cmp	r3, #2
 8004ce8:	d156      	bne.n	8004d98 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cea:	4b3f      	ldr	r3, [pc, #252]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004cec:	681a      	ldr	r2, [r3, #0]
 8004cee:	4b3e      	ldr	r3, [pc, #248]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004cf0:	4942      	ldr	r1, [pc, #264]	@ (8004dfc <HAL_RCC_OscConfig+0x640>)
 8004cf2:	400a      	ands	r2, r1
 8004cf4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cf6:	f7fc fed7 	bl	8001aa8 <HAL_GetTick>
 8004cfa:	0003      	movs	r3, r0
 8004cfc:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004cfe:	e008      	b.n	8004d12 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d00:	f7fc fed2 	bl	8001aa8 <HAL_GetTick>
 8004d04:	0002      	movs	r2, r0
 8004d06:	693b      	ldr	r3, [r7, #16]
 8004d08:	1ad3      	subs	r3, r2, r3
 8004d0a:	2b02      	cmp	r3, #2
 8004d0c:	d901      	bls.n	8004d12 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8004d0e:	2303      	movs	r3, #3
 8004d10:	e0ae      	b.n	8004e70 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d12:	4b35      	ldr	r3, [pc, #212]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004d14:	681a      	ldr	r2, [r3, #0]
 8004d16:	2380      	movs	r3, #128	@ 0x80
 8004d18:	049b      	lsls	r3, r3, #18
 8004d1a:	4013      	ands	r3, r2
 8004d1c:	d1f0      	bne.n	8004d00 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d1e:	4b32      	ldr	r3, [pc, #200]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004d20:	68db      	ldr	r3, [r3, #12]
 8004d22:	4a37      	ldr	r2, [pc, #220]	@ (8004e00 <HAL_RCC_OscConfig+0x644>)
 8004d24:	4013      	ands	r3, r2
 8004d26:	0019      	movs	r1, r3
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d30:	431a      	orrs	r2, r3
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d36:	021b      	lsls	r3, r3, #8
 8004d38:	431a      	orrs	r2, r3
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d3e:	431a      	orrs	r2, r3
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d44:	431a      	orrs	r2, r3
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d4a:	431a      	orrs	r2, r3
 8004d4c:	4b26      	ldr	r3, [pc, #152]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004d4e:	430a      	orrs	r2, r1
 8004d50:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d52:	4b25      	ldr	r3, [pc, #148]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004d54:	681a      	ldr	r2, [r3, #0]
 8004d56:	4b24      	ldr	r3, [pc, #144]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004d58:	2180      	movs	r1, #128	@ 0x80
 8004d5a:	0449      	lsls	r1, r1, #17
 8004d5c:	430a      	orrs	r2, r1
 8004d5e:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8004d60:	4b21      	ldr	r3, [pc, #132]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004d62:	68da      	ldr	r2, [r3, #12]
 8004d64:	4b20      	ldr	r3, [pc, #128]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004d66:	2180      	movs	r1, #128	@ 0x80
 8004d68:	0549      	lsls	r1, r1, #21
 8004d6a:	430a      	orrs	r2, r1
 8004d6c:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d6e:	f7fc fe9b 	bl	8001aa8 <HAL_GetTick>
 8004d72:	0003      	movs	r3, r0
 8004d74:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d76:	e008      	b.n	8004d8a <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d78:	f7fc fe96 	bl	8001aa8 <HAL_GetTick>
 8004d7c:	0002      	movs	r2, r0
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	1ad3      	subs	r3, r2, r3
 8004d82:	2b02      	cmp	r3, #2
 8004d84:	d901      	bls.n	8004d8a <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8004d86:	2303      	movs	r3, #3
 8004d88:	e072      	b.n	8004e70 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d8a:	4b17      	ldr	r3, [pc, #92]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004d8c:	681a      	ldr	r2, [r3, #0]
 8004d8e:	2380      	movs	r3, #128	@ 0x80
 8004d90:	049b      	lsls	r3, r3, #18
 8004d92:	4013      	ands	r3, r2
 8004d94:	d0f0      	beq.n	8004d78 <HAL_RCC_OscConfig+0x5bc>
 8004d96:	e06a      	b.n	8004e6e <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d98:	4b13      	ldr	r3, [pc, #76]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	4b12      	ldr	r3, [pc, #72]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004d9e:	4917      	ldr	r1, [pc, #92]	@ (8004dfc <HAL_RCC_OscConfig+0x640>)
 8004da0:	400a      	ands	r2, r1
 8004da2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004da4:	f7fc fe80 	bl	8001aa8 <HAL_GetTick>
 8004da8:	0003      	movs	r3, r0
 8004daa:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004dac:	e008      	b.n	8004dc0 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dae:	f7fc fe7b 	bl	8001aa8 <HAL_GetTick>
 8004db2:	0002      	movs	r2, r0
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	1ad3      	subs	r3, r2, r3
 8004db8:	2b02      	cmp	r3, #2
 8004dba:	d901      	bls.n	8004dc0 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8004dbc:	2303      	movs	r3, #3
 8004dbe:	e057      	b.n	8004e70 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004dc0:	4b09      	ldr	r3, [pc, #36]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004dc2:	681a      	ldr	r2, [r3, #0]
 8004dc4:	2380      	movs	r3, #128	@ 0x80
 8004dc6:	049b      	lsls	r3, r3, #18
 8004dc8:	4013      	ands	r3, r2
 8004dca:	d1f0      	bne.n	8004dae <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8004dcc:	4b06      	ldr	r3, [pc, #24]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004dce:	68da      	ldr	r2, [r3, #12]
 8004dd0:	4b05      	ldr	r3, [pc, #20]	@ (8004de8 <HAL_RCC_OscConfig+0x62c>)
 8004dd2:	490c      	ldr	r1, [pc, #48]	@ (8004e04 <HAL_RCC_OscConfig+0x648>)
 8004dd4:	400a      	ands	r2, r1
 8004dd6:	60da      	str	r2, [r3, #12]
 8004dd8:	e049      	b.n	8004e6e <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6a1b      	ldr	r3, [r3, #32]
 8004dde:	2b01      	cmp	r3, #1
 8004de0:	d112      	bne.n	8004e08 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8004de2:	2301      	movs	r3, #1
 8004de4:	e044      	b.n	8004e70 <HAL_RCC_OscConfig+0x6b4>
 8004de6:	46c0      	nop			@ (mov r8, r8)
 8004de8:	40021000 	.word	0x40021000
 8004dec:	40007000 	.word	0x40007000
 8004df0:	00001388 	.word	0x00001388
 8004df4:	efffffff 	.word	0xefffffff
 8004df8:	ffbfffff 	.word	0xffbfffff
 8004dfc:	feffffff 	.word	0xfeffffff
 8004e00:	11c1808c 	.word	0x11c1808c
 8004e04:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8004e08:	4b1b      	ldr	r3, [pc, #108]	@ (8004e78 <HAL_RCC_OscConfig+0x6bc>)
 8004e0a:	68db      	ldr	r3, [r3, #12]
 8004e0c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	2203      	movs	r2, #3
 8004e12:	401a      	ands	r2, r3
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e18:	429a      	cmp	r2, r3
 8004e1a:	d126      	bne.n	8004e6a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	2270      	movs	r2, #112	@ 0x70
 8004e20:	401a      	ands	r2, r3
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e26:	429a      	cmp	r2, r3
 8004e28:	d11f      	bne.n	8004e6a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e2a:	697a      	ldr	r2, [r7, #20]
 8004e2c:	23fe      	movs	r3, #254	@ 0xfe
 8004e2e:	01db      	lsls	r3, r3, #7
 8004e30:	401a      	ands	r2, r3
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e36:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004e38:	429a      	cmp	r2, r3
 8004e3a:	d116      	bne.n	8004e6a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004e3c:	697a      	ldr	r2, [r7, #20]
 8004e3e:	23f8      	movs	r3, #248	@ 0xf8
 8004e40:	039b      	lsls	r3, r3, #14
 8004e42:	401a      	ands	r2, r3
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e48:	429a      	cmp	r2, r3
 8004e4a:	d10e      	bne.n	8004e6a <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004e4c:	697a      	ldr	r2, [r7, #20]
 8004e4e:	23e0      	movs	r3, #224	@ 0xe0
 8004e50:	051b      	lsls	r3, r3, #20
 8004e52:	401a      	ands	r2, r3
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004e58:	429a      	cmp	r2, r3
 8004e5a:	d106      	bne.n	8004e6a <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	0f5b      	lsrs	r3, r3, #29
 8004e60:	075a      	lsls	r2, r3, #29
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004e66:	429a      	cmp	r2, r3
 8004e68:	d001      	beq.n	8004e6e <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	e000      	b.n	8004e70 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8004e6e:	2300      	movs	r3, #0
}
 8004e70:	0018      	movs	r0, r3
 8004e72:	46bd      	mov	sp, r7
 8004e74:	b008      	add	sp, #32
 8004e76:	bd80      	pop	{r7, pc}
 8004e78:	40021000 	.word	0x40021000

08004e7c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b084      	sub	sp, #16
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
 8004e84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d101      	bne.n	8004e90 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	e0e9      	b.n	8005064 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004e90:	4b76      	ldr	r3, [pc, #472]	@ (800506c <HAL_RCC_ClockConfig+0x1f0>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	2207      	movs	r2, #7
 8004e96:	4013      	ands	r3, r2
 8004e98:	683a      	ldr	r2, [r7, #0]
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	d91e      	bls.n	8004edc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e9e:	4b73      	ldr	r3, [pc, #460]	@ (800506c <HAL_RCC_ClockConfig+0x1f0>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	2207      	movs	r2, #7
 8004ea4:	4393      	bics	r3, r2
 8004ea6:	0019      	movs	r1, r3
 8004ea8:	4b70      	ldr	r3, [pc, #448]	@ (800506c <HAL_RCC_ClockConfig+0x1f0>)
 8004eaa:	683a      	ldr	r2, [r7, #0]
 8004eac:	430a      	orrs	r2, r1
 8004eae:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004eb0:	f7fc fdfa 	bl	8001aa8 <HAL_GetTick>
 8004eb4:	0003      	movs	r3, r0
 8004eb6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004eb8:	e009      	b.n	8004ece <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004eba:	f7fc fdf5 	bl	8001aa8 <HAL_GetTick>
 8004ebe:	0002      	movs	r2, r0
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	1ad3      	subs	r3, r2, r3
 8004ec4:	4a6a      	ldr	r2, [pc, #424]	@ (8005070 <HAL_RCC_ClockConfig+0x1f4>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d901      	bls.n	8004ece <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004eca:	2303      	movs	r3, #3
 8004ecc:	e0ca      	b.n	8005064 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004ece:	4b67      	ldr	r3, [pc, #412]	@ (800506c <HAL_RCC_ClockConfig+0x1f0>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	2207      	movs	r2, #7
 8004ed4:	4013      	ands	r3, r2
 8004ed6:	683a      	ldr	r2, [r7, #0]
 8004ed8:	429a      	cmp	r2, r3
 8004eda:	d1ee      	bne.n	8004eba <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	2202      	movs	r2, #2
 8004ee2:	4013      	ands	r3, r2
 8004ee4:	d015      	beq.n	8004f12 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	2204      	movs	r2, #4
 8004eec:	4013      	ands	r3, r2
 8004eee:	d006      	beq.n	8004efe <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004ef0:	4b60      	ldr	r3, [pc, #384]	@ (8005074 <HAL_RCC_ClockConfig+0x1f8>)
 8004ef2:	689a      	ldr	r2, [r3, #8]
 8004ef4:	4b5f      	ldr	r3, [pc, #380]	@ (8005074 <HAL_RCC_ClockConfig+0x1f8>)
 8004ef6:	21e0      	movs	r1, #224	@ 0xe0
 8004ef8:	01c9      	lsls	r1, r1, #7
 8004efa:	430a      	orrs	r2, r1
 8004efc:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004efe:	4b5d      	ldr	r3, [pc, #372]	@ (8005074 <HAL_RCC_ClockConfig+0x1f8>)
 8004f00:	689b      	ldr	r3, [r3, #8]
 8004f02:	4a5d      	ldr	r2, [pc, #372]	@ (8005078 <HAL_RCC_ClockConfig+0x1fc>)
 8004f04:	4013      	ands	r3, r2
 8004f06:	0019      	movs	r1, r3
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	689a      	ldr	r2, [r3, #8]
 8004f0c:	4b59      	ldr	r3, [pc, #356]	@ (8005074 <HAL_RCC_ClockConfig+0x1f8>)
 8004f0e:	430a      	orrs	r2, r1
 8004f10:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	2201      	movs	r2, #1
 8004f18:	4013      	ands	r3, r2
 8004f1a:	d057      	beq.n	8004fcc <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	2b01      	cmp	r3, #1
 8004f22:	d107      	bne.n	8004f34 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f24:	4b53      	ldr	r3, [pc, #332]	@ (8005074 <HAL_RCC_ClockConfig+0x1f8>)
 8004f26:	681a      	ldr	r2, [r3, #0]
 8004f28:	2380      	movs	r3, #128	@ 0x80
 8004f2a:	029b      	lsls	r3, r3, #10
 8004f2c:	4013      	ands	r3, r2
 8004f2e:	d12b      	bne.n	8004f88 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004f30:	2301      	movs	r3, #1
 8004f32:	e097      	b.n	8005064 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	2b02      	cmp	r3, #2
 8004f3a:	d107      	bne.n	8004f4c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f3c:	4b4d      	ldr	r3, [pc, #308]	@ (8005074 <HAL_RCC_ClockConfig+0x1f8>)
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	2380      	movs	r3, #128	@ 0x80
 8004f42:	049b      	lsls	r3, r3, #18
 8004f44:	4013      	ands	r3, r2
 8004f46:	d11f      	bne.n	8004f88 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004f48:	2301      	movs	r3, #1
 8004f4a:	e08b      	b.n	8005064 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d107      	bne.n	8004f64 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f54:	4b47      	ldr	r3, [pc, #284]	@ (8005074 <HAL_RCC_ClockConfig+0x1f8>)
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	2380      	movs	r3, #128	@ 0x80
 8004f5a:	00db      	lsls	r3, r3, #3
 8004f5c:	4013      	ands	r3, r2
 8004f5e:	d113      	bne.n	8004f88 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004f60:	2301      	movs	r3, #1
 8004f62:	e07f      	b.n	8005064 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	2b03      	cmp	r3, #3
 8004f6a:	d106      	bne.n	8004f7a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004f6c:	4b41      	ldr	r3, [pc, #260]	@ (8005074 <HAL_RCC_ClockConfig+0x1f8>)
 8004f6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f70:	2202      	movs	r2, #2
 8004f72:	4013      	ands	r3, r2
 8004f74:	d108      	bne.n	8004f88 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	e074      	b.n	8005064 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f7a:	4b3e      	ldr	r3, [pc, #248]	@ (8005074 <HAL_RCC_ClockConfig+0x1f8>)
 8004f7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f7e:	2202      	movs	r2, #2
 8004f80:	4013      	ands	r3, r2
 8004f82:	d101      	bne.n	8004f88 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004f84:	2301      	movs	r3, #1
 8004f86:	e06d      	b.n	8005064 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004f88:	4b3a      	ldr	r3, [pc, #232]	@ (8005074 <HAL_RCC_ClockConfig+0x1f8>)
 8004f8a:	689b      	ldr	r3, [r3, #8]
 8004f8c:	2207      	movs	r2, #7
 8004f8e:	4393      	bics	r3, r2
 8004f90:	0019      	movs	r1, r3
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	685a      	ldr	r2, [r3, #4]
 8004f96:	4b37      	ldr	r3, [pc, #220]	@ (8005074 <HAL_RCC_ClockConfig+0x1f8>)
 8004f98:	430a      	orrs	r2, r1
 8004f9a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f9c:	f7fc fd84 	bl	8001aa8 <HAL_GetTick>
 8004fa0:	0003      	movs	r3, r0
 8004fa2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fa4:	e009      	b.n	8004fba <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fa6:	f7fc fd7f 	bl	8001aa8 <HAL_GetTick>
 8004faa:	0002      	movs	r2, r0
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	1ad3      	subs	r3, r2, r3
 8004fb0:	4a2f      	ldr	r2, [pc, #188]	@ (8005070 <HAL_RCC_ClockConfig+0x1f4>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d901      	bls.n	8004fba <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8004fb6:	2303      	movs	r3, #3
 8004fb8:	e054      	b.n	8005064 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fba:	4b2e      	ldr	r3, [pc, #184]	@ (8005074 <HAL_RCC_ClockConfig+0x1f8>)
 8004fbc:	689b      	ldr	r3, [r3, #8]
 8004fbe:	2238      	movs	r2, #56	@ 0x38
 8004fc0:	401a      	ands	r2, r3
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	00db      	lsls	r3, r3, #3
 8004fc8:	429a      	cmp	r2, r3
 8004fca:	d1ec      	bne.n	8004fa6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004fcc:	4b27      	ldr	r3, [pc, #156]	@ (800506c <HAL_RCC_ClockConfig+0x1f0>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	2207      	movs	r2, #7
 8004fd2:	4013      	ands	r3, r2
 8004fd4:	683a      	ldr	r2, [r7, #0]
 8004fd6:	429a      	cmp	r2, r3
 8004fd8:	d21e      	bcs.n	8005018 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fda:	4b24      	ldr	r3, [pc, #144]	@ (800506c <HAL_RCC_ClockConfig+0x1f0>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	2207      	movs	r2, #7
 8004fe0:	4393      	bics	r3, r2
 8004fe2:	0019      	movs	r1, r3
 8004fe4:	4b21      	ldr	r3, [pc, #132]	@ (800506c <HAL_RCC_ClockConfig+0x1f0>)
 8004fe6:	683a      	ldr	r2, [r7, #0]
 8004fe8:	430a      	orrs	r2, r1
 8004fea:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004fec:	f7fc fd5c 	bl	8001aa8 <HAL_GetTick>
 8004ff0:	0003      	movs	r3, r0
 8004ff2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004ff4:	e009      	b.n	800500a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ff6:	f7fc fd57 	bl	8001aa8 <HAL_GetTick>
 8004ffa:	0002      	movs	r2, r0
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	1ad3      	subs	r3, r2, r3
 8005000:	4a1b      	ldr	r2, [pc, #108]	@ (8005070 <HAL_RCC_ClockConfig+0x1f4>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d901      	bls.n	800500a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8005006:	2303      	movs	r3, #3
 8005008:	e02c      	b.n	8005064 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800500a:	4b18      	ldr	r3, [pc, #96]	@ (800506c <HAL_RCC_ClockConfig+0x1f0>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	2207      	movs	r2, #7
 8005010:	4013      	ands	r3, r2
 8005012:	683a      	ldr	r2, [r7, #0]
 8005014:	429a      	cmp	r2, r3
 8005016:	d1ee      	bne.n	8004ff6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	2204      	movs	r2, #4
 800501e:	4013      	ands	r3, r2
 8005020:	d009      	beq.n	8005036 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005022:	4b14      	ldr	r3, [pc, #80]	@ (8005074 <HAL_RCC_ClockConfig+0x1f8>)
 8005024:	689b      	ldr	r3, [r3, #8]
 8005026:	4a15      	ldr	r2, [pc, #84]	@ (800507c <HAL_RCC_ClockConfig+0x200>)
 8005028:	4013      	ands	r3, r2
 800502a:	0019      	movs	r1, r3
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	68da      	ldr	r2, [r3, #12]
 8005030:	4b10      	ldr	r3, [pc, #64]	@ (8005074 <HAL_RCC_ClockConfig+0x1f8>)
 8005032:	430a      	orrs	r2, r1
 8005034:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8005036:	f000 f829 	bl	800508c <HAL_RCC_GetSysClockFreq>
 800503a:	0001      	movs	r1, r0
 800503c:	4b0d      	ldr	r3, [pc, #52]	@ (8005074 <HAL_RCC_ClockConfig+0x1f8>)
 800503e:	689b      	ldr	r3, [r3, #8]
 8005040:	0a1b      	lsrs	r3, r3, #8
 8005042:	220f      	movs	r2, #15
 8005044:	401a      	ands	r2, r3
 8005046:	4b0e      	ldr	r3, [pc, #56]	@ (8005080 <HAL_RCC_ClockConfig+0x204>)
 8005048:	0092      	lsls	r2, r2, #2
 800504a:	58d3      	ldr	r3, [r2, r3]
 800504c:	221f      	movs	r2, #31
 800504e:	4013      	ands	r3, r2
 8005050:	000a      	movs	r2, r1
 8005052:	40da      	lsrs	r2, r3
 8005054:	4b0b      	ldr	r3, [pc, #44]	@ (8005084 <HAL_RCC_ClockConfig+0x208>)
 8005056:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005058:	4b0b      	ldr	r3, [pc, #44]	@ (8005088 <HAL_RCC_ClockConfig+0x20c>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	0018      	movs	r0, r3
 800505e:	f7fc fcc7 	bl	80019f0 <HAL_InitTick>
 8005062:	0003      	movs	r3, r0
}
 8005064:	0018      	movs	r0, r3
 8005066:	46bd      	mov	sp, r7
 8005068:	b004      	add	sp, #16
 800506a:	bd80      	pop	{r7, pc}
 800506c:	40022000 	.word	0x40022000
 8005070:	00001388 	.word	0x00001388
 8005074:	40021000 	.word	0x40021000
 8005078:	fffff0ff 	.word	0xfffff0ff
 800507c:	ffff8fff 	.word	0xffff8fff
 8005080:	0800df44 	.word	0x0800df44
 8005084:	20000014 	.word	0x20000014
 8005088:	20000018 	.word	0x20000018

0800508c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b086      	sub	sp, #24
 8005090:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005092:	4b3c      	ldr	r3, [pc, #240]	@ (8005184 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005094:	689b      	ldr	r3, [r3, #8]
 8005096:	2238      	movs	r2, #56	@ 0x38
 8005098:	4013      	ands	r3, r2
 800509a:	d10f      	bne.n	80050bc <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800509c:	4b39      	ldr	r3, [pc, #228]	@ (8005184 <HAL_RCC_GetSysClockFreq+0xf8>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	0adb      	lsrs	r3, r3, #11
 80050a2:	2207      	movs	r2, #7
 80050a4:	4013      	ands	r3, r2
 80050a6:	2201      	movs	r2, #1
 80050a8:	409a      	lsls	r2, r3
 80050aa:	0013      	movs	r3, r2
 80050ac:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80050ae:	6839      	ldr	r1, [r7, #0]
 80050b0:	4835      	ldr	r0, [pc, #212]	@ (8005188 <HAL_RCC_GetSysClockFreq+0xfc>)
 80050b2:	f7fb f843 	bl	800013c <__udivsi3>
 80050b6:	0003      	movs	r3, r0
 80050b8:	613b      	str	r3, [r7, #16]
 80050ba:	e05d      	b.n	8005178 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80050bc:	4b31      	ldr	r3, [pc, #196]	@ (8005184 <HAL_RCC_GetSysClockFreq+0xf8>)
 80050be:	689b      	ldr	r3, [r3, #8]
 80050c0:	2238      	movs	r2, #56	@ 0x38
 80050c2:	4013      	ands	r3, r2
 80050c4:	2b08      	cmp	r3, #8
 80050c6:	d102      	bne.n	80050ce <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80050c8:	4b30      	ldr	r3, [pc, #192]	@ (800518c <HAL_RCC_GetSysClockFreq+0x100>)
 80050ca:	613b      	str	r3, [r7, #16]
 80050cc:	e054      	b.n	8005178 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80050ce:	4b2d      	ldr	r3, [pc, #180]	@ (8005184 <HAL_RCC_GetSysClockFreq+0xf8>)
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	2238      	movs	r2, #56	@ 0x38
 80050d4:	4013      	ands	r3, r2
 80050d6:	2b10      	cmp	r3, #16
 80050d8:	d138      	bne.n	800514c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80050da:	4b2a      	ldr	r3, [pc, #168]	@ (8005184 <HAL_RCC_GetSysClockFreq+0xf8>)
 80050dc:	68db      	ldr	r3, [r3, #12]
 80050de:	2203      	movs	r2, #3
 80050e0:	4013      	ands	r3, r2
 80050e2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80050e4:	4b27      	ldr	r3, [pc, #156]	@ (8005184 <HAL_RCC_GetSysClockFreq+0xf8>)
 80050e6:	68db      	ldr	r3, [r3, #12]
 80050e8:	091b      	lsrs	r3, r3, #4
 80050ea:	2207      	movs	r2, #7
 80050ec:	4013      	ands	r3, r2
 80050ee:	3301      	adds	r3, #1
 80050f0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	2b03      	cmp	r3, #3
 80050f6:	d10d      	bne.n	8005114 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80050f8:	68b9      	ldr	r1, [r7, #8]
 80050fa:	4824      	ldr	r0, [pc, #144]	@ (800518c <HAL_RCC_GetSysClockFreq+0x100>)
 80050fc:	f7fb f81e 	bl	800013c <__udivsi3>
 8005100:	0003      	movs	r3, r0
 8005102:	0019      	movs	r1, r3
 8005104:	4b1f      	ldr	r3, [pc, #124]	@ (8005184 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005106:	68db      	ldr	r3, [r3, #12]
 8005108:	0a1b      	lsrs	r3, r3, #8
 800510a:	227f      	movs	r2, #127	@ 0x7f
 800510c:	4013      	ands	r3, r2
 800510e:	434b      	muls	r3, r1
 8005110:	617b      	str	r3, [r7, #20]
        break;
 8005112:	e00d      	b.n	8005130 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005114:	68b9      	ldr	r1, [r7, #8]
 8005116:	481c      	ldr	r0, [pc, #112]	@ (8005188 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005118:	f7fb f810 	bl	800013c <__udivsi3>
 800511c:	0003      	movs	r3, r0
 800511e:	0019      	movs	r1, r3
 8005120:	4b18      	ldr	r3, [pc, #96]	@ (8005184 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005122:	68db      	ldr	r3, [r3, #12]
 8005124:	0a1b      	lsrs	r3, r3, #8
 8005126:	227f      	movs	r2, #127	@ 0x7f
 8005128:	4013      	ands	r3, r2
 800512a:	434b      	muls	r3, r1
 800512c:	617b      	str	r3, [r7, #20]
        break;
 800512e:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8005130:	4b14      	ldr	r3, [pc, #80]	@ (8005184 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005132:	68db      	ldr	r3, [r3, #12]
 8005134:	0f5b      	lsrs	r3, r3, #29
 8005136:	2207      	movs	r2, #7
 8005138:	4013      	ands	r3, r2
 800513a:	3301      	adds	r3, #1
 800513c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800513e:	6879      	ldr	r1, [r7, #4]
 8005140:	6978      	ldr	r0, [r7, #20]
 8005142:	f7fa fffb 	bl	800013c <__udivsi3>
 8005146:	0003      	movs	r3, r0
 8005148:	613b      	str	r3, [r7, #16]
 800514a:	e015      	b.n	8005178 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800514c:	4b0d      	ldr	r3, [pc, #52]	@ (8005184 <HAL_RCC_GetSysClockFreq+0xf8>)
 800514e:	689b      	ldr	r3, [r3, #8]
 8005150:	2238      	movs	r2, #56	@ 0x38
 8005152:	4013      	ands	r3, r2
 8005154:	2b20      	cmp	r3, #32
 8005156:	d103      	bne.n	8005160 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8005158:	2380      	movs	r3, #128	@ 0x80
 800515a:	021b      	lsls	r3, r3, #8
 800515c:	613b      	str	r3, [r7, #16]
 800515e:	e00b      	b.n	8005178 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005160:	4b08      	ldr	r3, [pc, #32]	@ (8005184 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005162:	689b      	ldr	r3, [r3, #8]
 8005164:	2238      	movs	r2, #56	@ 0x38
 8005166:	4013      	ands	r3, r2
 8005168:	2b18      	cmp	r3, #24
 800516a:	d103      	bne.n	8005174 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800516c:	23fa      	movs	r3, #250	@ 0xfa
 800516e:	01db      	lsls	r3, r3, #7
 8005170:	613b      	str	r3, [r7, #16]
 8005172:	e001      	b.n	8005178 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8005174:	2300      	movs	r3, #0
 8005176:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005178:	693b      	ldr	r3, [r7, #16]
}
 800517a:	0018      	movs	r0, r3
 800517c:	46bd      	mov	sp, r7
 800517e:	b006      	add	sp, #24
 8005180:	bd80      	pop	{r7, pc}
 8005182:	46c0      	nop			@ (mov r8, r8)
 8005184:	40021000 	.word	0x40021000
 8005188:	00f42400 	.word	0x00f42400
 800518c:	007a1200 	.word	0x007a1200

08005190 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005194:	4b02      	ldr	r3, [pc, #8]	@ (80051a0 <HAL_RCC_GetHCLKFreq+0x10>)
 8005196:	681b      	ldr	r3, [r3, #0]
}
 8005198:	0018      	movs	r0, r3
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}
 800519e:	46c0      	nop			@ (mov r8, r8)
 80051a0:	20000014 	.word	0x20000014

080051a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80051a4:	b5b0      	push	{r4, r5, r7, lr}
 80051a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80051a8:	f7ff fff2 	bl	8005190 <HAL_RCC_GetHCLKFreq>
 80051ac:	0004      	movs	r4, r0
 80051ae:	f7ff faf9 	bl	80047a4 <LL_RCC_GetAPB1Prescaler>
 80051b2:	0003      	movs	r3, r0
 80051b4:	0b1a      	lsrs	r2, r3, #12
 80051b6:	4b05      	ldr	r3, [pc, #20]	@ (80051cc <HAL_RCC_GetPCLK1Freq+0x28>)
 80051b8:	0092      	lsls	r2, r2, #2
 80051ba:	58d3      	ldr	r3, [r2, r3]
 80051bc:	221f      	movs	r2, #31
 80051be:	4013      	ands	r3, r2
 80051c0:	40dc      	lsrs	r4, r3
 80051c2:	0023      	movs	r3, r4
}
 80051c4:	0018      	movs	r0, r3
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bdb0      	pop	{r4, r5, r7, pc}
 80051ca:	46c0      	nop			@ (mov r8, r8)
 80051cc:	0800df84 	.word	0x0800df84

080051d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b086      	sub	sp, #24
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80051d8:	2313      	movs	r3, #19
 80051da:	18fb      	adds	r3, r7, r3
 80051dc:	2200      	movs	r2, #0
 80051de:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80051e0:	2312      	movs	r3, #18
 80051e2:	18fb      	adds	r3, r7, r3
 80051e4:	2200      	movs	r2, #0
 80051e6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681a      	ldr	r2, [r3, #0]
 80051ec:	2380      	movs	r3, #128	@ 0x80
 80051ee:	029b      	lsls	r3, r3, #10
 80051f0:	4013      	ands	r3, r2
 80051f2:	d100      	bne.n	80051f6 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80051f4:	e0ad      	b.n	8005352 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051f6:	2011      	movs	r0, #17
 80051f8:	183b      	adds	r3, r7, r0
 80051fa:	2200      	movs	r2, #0
 80051fc:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051fe:	4b47      	ldr	r3, [pc, #284]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005200:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005202:	2380      	movs	r3, #128	@ 0x80
 8005204:	055b      	lsls	r3, r3, #21
 8005206:	4013      	ands	r3, r2
 8005208:	d110      	bne.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800520a:	4b44      	ldr	r3, [pc, #272]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800520c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800520e:	4b43      	ldr	r3, [pc, #268]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005210:	2180      	movs	r1, #128	@ 0x80
 8005212:	0549      	lsls	r1, r1, #21
 8005214:	430a      	orrs	r2, r1
 8005216:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005218:	4b40      	ldr	r3, [pc, #256]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800521a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800521c:	2380      	movs	r3, #128	@ 0x80
 800521e:	055b      	lsls	r3, r3, #21
 8005220:	4013      	ands	r3, r2
 8005222:	60bb      	str	r3, [r7, #8]
 8005224:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005226:	183b      	adds	r3, r7, r0
 8005228:	2201      	movs	r2, #1
 800522a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800522c:	4b3c      	ldr	r3, [pc, #240]	@ (8005320 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800522e:	681a      	ldr	r2, [r3, #0]
 8005230:	4b3b      	ldr	r3, [pc, #236]	@ (8005320 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8005232:	2180      	movs	r1, #128	@ 0x80
 8005234:	0049      	lsls	r1, r1, #1
 8005236:	430a      	orrs	r2, r1
 8005238:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800523a:	f7fc fc35 	bl	8001aa8 <HAL_GetTick>
 800523e:	0003      	movs	r3, r0
 8005240:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005242:	e00b      	b.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005244:	f7fc fc30 	bl	8001aa8 <HAL_GetTick>
 8005248:	0002      	movs	r2, r0
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	1ad3      	subs	r3, r2, r3
 800524e:	2b02      	cmp	r3, #2
 8005250:	d904      	bls.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8005252:	2313      	movs	r3, #19
 8005254:	18fb      	adds	r3, r7, r3
 8005256:	2203      	movs	r2, #3
 8005258:	701a      	strb	r2, [r3, #0]
        break;
 800525a:	e005      	b.n	8005268 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800525c:	4b30      	ldr	r3, [pc, #192]	@ (8005320 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800525e:	681a      	ldr	r2, [r3, #0]
 8005260:	2380      	movs	r3, #128	@ 0x80
 8005262:	005b      	lsls	r3, r3, #1
 8005264:	4013      	ands	r3, r2
 8005266:	d0ed      	beq.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8005268:	2313      	movs	r3, #19
 800526a:	18fb      	adds	r3, r7, r3
 800526c:	781b      	ldrb	r3, [r3, #0]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d15e      	bne.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005272:	4b2a      	ldr	r3, [pc, #168]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005274:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005276:	23c0      	movs	r3, #192	@ 0xc0
 8005278:	009b      	lsls	r3, r3, #2
 800527a:	4013      	ands	r3, r2
 800527c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800527e:	697b      	ldr	r3, [r7, #20]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d019      	beq.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005288:	697a      	ldr	r2, [r7, #20]
 800528a:	429a      	cmp	r2, r3
 800528c:	d014      	beq.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800528e:	4b23      	ldr	r3, [pc, #140]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005290:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005292:	4a24      	ldr	r2, [pc, #144]	@ (8005324 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8005294:	4013      	ands	r3, r2
 8005296:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005298:	4b20      	ldr	r3, [pc, #128]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800529a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800529c:	4b1f      	ldr	r3, [pc, #124]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800529e:	2180      	movs	r1, #128	@ 0x80
 80052a0:	0249      	lsls	r1, r1, #9
 80052a2:	430a      	orrs	r2, r1
 80052a4:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80052a6:	4b1d      	ldr	r3, [pc, #116]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80052a8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80052aa:	4b1c      	ldr	r3, [pc, #112]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80052ac:	491e      	ldr	r1, [pc, #120]	@ (8005328 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 80052ae:	400a      	ands	r2, r1
 80052b0:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80052b2:	4b1a      	ldr	r3, [pc, #104]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80052b4:	697a      	ldr	r2, [r7, #20]
 80052b6:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80052b8:	697b      	ldr	r3, [r7, #20]
 80052ba:	2201      	movs	r2, #1
 80052bc:	4013      	ands	r3, r2
 80052be:	d016      	beq.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052c0:	f7fc fbf2 	bl	8001aa8 <HAL_GetTick>
 80052c4:	0003      	movs	r3, r0
 80052c6:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052c8:	e00c      	b.n	80052e4 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052ca:	f7fc fbed 	bl	8001aa8 <HAL_GetTick>
 80052ce:	0002      	movs	r2, r0
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	1ad3      	subs	r3, r2, r3
 80052d4:	4a15      	ldr	r2, [pc, #84]	@ (800532c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d904      	bls.n	80052e4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80052da:	2313      	movs	r3, #19
 80052dc:	18fb      	adds	r3, r7, r3
 80052de:	2203      	movs	r2, #3
 80052e0:	701a      	strb	r2, [r3, #0]
            break;
 80052e2:	e004      	b.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052e4:	4b0d      	ldr	r3, [pc, #52]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80052e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052e8:	2202      	movs	r2, #2
 80052ea:	4013      	ands	r3, r2
 80052ec:	d0ed      	beq.n	80052ca <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80052ee:	2313      	movs	r3, #19
 80052f0:	18fb      	adds	r3, r7, r3
 80052f2:	781b      	ldrb	r3, [r3, #0]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d10a      	bne.n	800530e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80052f8:	4b08      	ldr	r3, [pc, #32]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80052fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052fc:	4a09      	ldr	r2, [pc, #36]	@ (8005324 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80052fe:	4013      	ands	r3, r2
 8005300:	0019      	movs	r1, r3
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005306:	4b05      	ldr	r3, [pc, #20]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005308:	430a      	orrs	r2, r1
 800530a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800530c:	e016      	b.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800530e:	2312      	movs	r3, #18
 8005310:	18fb      	adds	r3, r7, r3
 8005312:	2213      	movs	r2, #19
 8005314:	18ba      	adds	r2, r7, r2
 8005316:	7812      	ldrb	r2, [r2, #0]
 8005318:	701a      	strb	r2, [r3, #0]
 800531a:	e00f      	b.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800531c:	40021000 	.word	0x40021000
 8005320:	40007000 	.word	0x40007000
 8005324:	fffffcff 	.word	0xfffffcff
 8005328:	fffeffff 	.word	0xfffeffff
 800532c:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005330:	2312      	movs	r3, #18
 8005332:	18fb      	adds	r3, r7, r3
 8005334:	2213      	movs	r2, #19
 8005336:	18ba      	adds	r2, r7, r2
 8005338:	7812      	ldrb	r2, [r2, #0]
 800533a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800533c:	2311      	movs	r3, #17
 800533e:	18fb      	adds	r3, r7, r3
 8005340:	781b      	ldrb	r3, [r3, #0]
 8005342:	2b01      	cmp	r3, #1
 8005344:	d105      	bne.n	8005352 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005346:	4bb6      	ldr	r3, [pc, #728]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005348:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800534a:	4bb5      	ldr	r3, [pc, #724]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800534c:	49b5      	ldr	r1, [pc, #724]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 800534e:	400a      	ands	r2, r1
 8005350:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	2201      	movs	r2, #1
 8005358:	4013      	ands	r3, r2
 800535a:	d009      	beq.n	8005370 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800535c:	4bb0      	ldr	r3, [pc, #704]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800535e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005360:	2203      	movs	r2, #3
 8005362:	4393      	bics	r3, r2
 8005364:	0019      	movs	r1, r3
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	685a      	ldr	r2, [r3, #4]
 800536a:	4bad      	ldr	r3, [pc, #692]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800536c:	430a      	orrs	r2, r1
 800536e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	2202      	movs	r2, #2
 8005376:	4013      	ands	r3, r2
 8005378:	d009      	beq.n	800538e <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800537a:	4ba9      	ldr	r3, [pc, #676]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800537c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800537e:	220c      	movs	r2, #12
 8005380:	4393      	bics	r3, r2
 8005382:	0019      	movs	r1, r3
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	689a      	ldr	r2, [r3, #8]
 8005388:	4ba5      	ldr	r3, [pc, #660]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800538a:	430a      	orrs	r2, r1
 800538c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	2204      	movs	r2, #4
 8005394:	4013      	ands	r3, r2
 8005396:	d009      	beq.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005398:	4ba1      	ldr	r3, [pc, #644]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800539a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800539c:	2230      	movs	r2, #48	@ 0x30
 800539e:	4393      	bics	r3, r2
 80053a0:	0019      	movs	r1, r3
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	68da      	ldr	r2, [r3, #12]
 80053a6:	4b9e      	ldr	r3, [pc, #632]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053a8:	430a      	orrs	r2, r1
 80053aa:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	2210      	movs	r2, #16
 80053b2:	4013      	ands	r3, r2
 80053b4:	d009      	beq.n	80053ca <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80053b6:	4b9a      	ldr	r3, [pc, #616]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053ba:	4a9b      	ldr	r2, [pc, #620]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80053bc:	4013      	ands	r3, r2
 80053be:	0019      	movs	r1, r3
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	691a      	ldr	r2, [r3, #16]
 80053c4:	4b96      	ldr	r3, [pc, #600]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053c6:	430a      	orrs	r2, r1
 80053c8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681a      	ldr	r2, [r3, #0]
 80053ce:	2380      	movs	r3, #128	@ 0x80
 80053d0:	015b      	lsls	r3, r3, #5
 80053d2:	4013      	ands	r3, r2
 80053d4:	d009      	beq.n	80053ea <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 80053d6:	4b92      	ldr	r3, [pc, #584]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053da:	4a94      	ldr	r2, [pc, #592]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80053dc:	4013      	ands	r3, r2
 80053de:	0019      	movs	r1, r3
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	695a      	ldr	r2, [r3, #20]
 80053e4:	4b8e      	ldr	r3, [pc, #568]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053e6:	430a      	orrs	r2, r1
 80053e8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681a      	ldr	r2, [r3, #0]
 80053ee:	2380      	movs	r3, #128	@ 0x80
 80053f0:	009b      	lsls	r3, r3, #2
 80053f2:	4013      	ands	r3, r2
 80053f4:	d009      	beq.n	800540a <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80053f6:	4b8a      	ldr	r3, [pc, #552]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053fa:	4a8d      	ldr	r2, [pc, #564]	@ (8005630 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 80053fc:	4013      	ands	r3, r2
 80053fe:	0019      	movs	r1, r3
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005404:	4b86      	ldr	r3, [pc, #536]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005406:	430a      	orrs	r2, r1
 8005408:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681a      	ldr	r2, [r3, #0]
 800540e:	2380      	movs	r3, #128	@ 0x80
 8005410:	00db      	lsls	r3, r3, #3
 8005412:	4013      	ands	r3, r2
 8005414:	d009      	beq.n	800542a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005416:	4b82      	ldr	r3, [pc, #520]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005418:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800541a:	4a86      	ldr	r2, [pc, #536]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 800541c:	4013      	ands	r3, r2
 800541e:	0019      	movs	r1, r3
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005424:	4b7e      	ldr	r3, [pc, #504]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005426:	430a      	orrs	r2, r1
 8005428:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	2220      	movs	r2, #32
 8005430:	4013      	ands	r3, r2
 8005432:	d009      	beq.n	8005448 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005434:	4b7a      	ldr	r3, [pc, #488]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005436:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005438:	4a7f      	ldr	r2, [pc, #508]	@ (8005638 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800543a:	4013      	ands	r3, r2
 800543c:	0019      	movs	r1, r3
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	699a      	ldr	r2, [r3, #24]
 8005442:	4b77      	ldr	r3, [pc, #476]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005444:	430a      	orrs	r2, r1
 8005446:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	2240      	movs	r2, #64	@ 0x40
 800544e:	4013      	ands	r3, r2
 8005450:	d009      	beq.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005452:	4b73      	ldr	r3, [pc, #460]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005454:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005456:	4a79      	ldr	r2, [pc, #484]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8005458:	4013      	ands	r3, r2
 800545a:	0019      	movs	r1, r3
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	69da      	ldr	r2, [r3, #28]
 8005460:	4b6f      	ldr	r3, [pc, #444]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005462:	430a      	orrs	r2, r1
 8005464:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681a      	ldr	r2, [r3, #0]
 800546a:	2380      	movs	r3, #128	@ 0x80
 800546c:	01db      	lsls	r3, r3, #7
 800546e:	4013      	ands	r3, r2
 8005470:	d015      	beq.n	800549e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005472:	4b6b      	ldr	r3, [pc, #428]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005474:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005476:	009b      	lsls	r3, r3, #2
 8005478:	0899      	lsrs	r1, r3, #2
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800547e:	4b68      	ldr	r3, [pc, #416]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005480:	430a      	orrs	r2, r1
 8005482:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005488:	2380      	movs	r3, #128	@ 0x80
 800548a:	05db      	lsls	r3, r3, #23
 800548c:	429a      	cmp	r2, r3
 800548e:	d106      	bne.n	800549e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005490:	4b63      	ldr	r3, [pc, #396]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005492:	68da      	ldr	r2, [r3, #12]
 8005494:	4b62      	ldr	r3, [pc, #392]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005496:	2180      	movs	r1, #128	@ 0x80
 8005498:	0249      	lsls	r1, r1, #9
 800549a:	430a      	orrs	r2, r1
 800549c:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681a      	ldr	r2, [r3, #0]
 80054a2:	2380      	movs	r3, #128	@ 0x80
 80054a4:	031b      	lsls	r3, r3, #12
 80054a6:	4013      	ands	r3, r2
 80054a8:	d009      	beq.n	80054be <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80054aa:	4b5d      	ldr	r3, [pc, #372]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ae:	2240      	movs	r2, #64	@ 0x40
 80054b0:	4393      	bics	r3, r2
 80054b2:	0019      	movs	r1, r3
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80054b8:	4b59      	ldr	r3, [pc, #356]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054ba:	430a      	orrs	r2, r1
 80054bc:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681a      	ldr	r2, [r3, #0]
 80054c2:	2380      	movs	r3, #128	@ 0x80
 80054c4:	039b      	lsls	r3, r3, #14
 80054c6:	4013      	ands	r3, r2
 80054c8:	d016      	beq.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80054ca:	4b55      	ldr	r3, [pc, #340]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ce:	4a5c      	ldr	r2, [pc, #368]	@ (8005640 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80054d0:	4013      	ands	r3, r2
 80054d2:	0019      	movs	r1, r3
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80054d8:	4b51      	ldr	r3, [pc, #324]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054da:	430a      	orrs	r2, r1
 80054dc:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80054e2:	2380      	movs	r3, #128	@ 0x80
 80054e4:	03db      	lsls	r3, r3, #15
 80054e6:	429a      	cmp	r2, r3
 80054e8:	d106      	bne.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80054ea:	4b4d      	ldr	r3, [pc, #308]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054ec:	68da      	ldr	r2, [r3, #12]
 80054ee:	4b4c      	ldr	r3, [pc, #304]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054f0:	2180      	movs	r1, #128	@ 0x80
 80054f2:	0449      	lsls	r1, r1, #17
 80054f4:	430a      	orrs	r2, r1
 80054f6:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681a      	ldr	r2, [r3, #0]
 80054fc:	2380      	movs	r3, #128	@ 0x80
 80054fe:	03db      	lsls	r3, r3, #15
 8005500:	4013      	ands	r3, r2
 8005502:	d016      	beq.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8005504:	4b46      	ldr	r3, [pc, #280]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005506:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005508:	4a4e      	ldr	r2, [pc, #312]	@ (8005644 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800550a:	4013      	ands	r3, r2
 800550c:	0019      	movs	r1, r3
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005512:	4b43      	ldr	r3, [pc, #268]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005514:	430a      	orrs	r2, r1
 8005516:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800551c:	2380      	movs	r3, #128	@ 0x80
 800551e:	045b      	lsls	r3, r3, #17
 8005520:	429a      	cmp	r2, r3
 8005522:	d106      	bne.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005524:	4b3e      	ldr	r3, [pc, #248]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005526:	68da      	ldr	r2, [r3, #12]
 8005528:	4b3d      	ldr	r3, [pc, #244]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800552a:	2180      	movs	r1, #128	@ 0x80
 800552c:	0449      	lsls	r1, r1, #17
 800552e:	430a      	orrs	r2, r1
 8005530:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681a      	ldr	r2, [r3, #0]
 8005536:	2380      	movs	r3, #128	@ 0x80
 8005538:	011b      	lsls	r3, r3, #4
 800553a:	4013      	ands	r3, r2
 800553c:	d014      	beq.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800553e:	4b38      	ldr	r3, [pc, #224]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005540:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005542:	2203      	movs	r2, #3
 8005544:	4393      	bics	r3, r2
 8005546:	0019      	movs	r1, r3
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6a1a      	ldr	r2, [r3, #32]
 800554c:	4b34      	ldr	r3, [pc, #208]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800554e:	430a      	orrs	r2, r1
 8005550:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6a1b      	ldr	r3, [r3, #32]
 8005556:	2b01      	cmp	r3, #1
 8005558:	d106      	bne.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800555a:	4b31      	ldr	r3, [pc, #196]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800555c:	68da      	ldr	r2, [r3, #12]
 800555e:	4b30      	ldr	r3, [pc, #192]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005560:	2180      	movs	r1, #128	@ 0x80
 8005562:	0249      	lsls	r1, r1, #9
 8005564:	430a      	orrs	r2, r1
 8005566:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681a      	ldr	r2, [r3, #0]
 800556c:	2380      	movs	r3, #128	@ 0x80
 800556e:	019b      	lsls	r3, r3, #6
 8005570:	4013      	ands	r3, r2
 8005572:	d014      	beq.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8005574:	4b2a      	ldr	r3, [pc, #168]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005576:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005578:	220c      	movs	r2, #12
 800557a:	4393      	bics	r3, r2
 800557c:	0019      	movs	r1, r3
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005582:	4b27      	ldr	r3, [pc, #156]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005584:	430a      	orrs	r2, r1
 8005586:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800558c:	2b04      	cmp	r3, #4
 800558e:	d106      	bne.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005590:	4b23      	ldr	r3, [pc, #140]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005592:	68da      	ldr	r2, [r3, #12]
 8005594:	4b22      	ldr	r3, [pc, #136]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005596:	2180      	movs	r1, #128	@ 0x80
 8005598:	0249      	lsls	r1, r1, #9
 800559a:	430a      	orrs	r2, r1
 800559c:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681a      	ldr	r2, [r3, #0]
 80055a2:	2380      	movs	r3, #128	@ 0x80
 80055a4:	045b      	lsls	r3, r3, #17
 80055a6:	4013      	ands	r3, r2
 80055a8:	d016      	beq.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80055aa:	4b1d      	ldr	r3, [pc, #116]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80055ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055ae:	4a22      	ldr	r2, [pc, #136]	@ (8005638 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80055b0:	4013      	ands	r3, r2
 80055b2:	0019      	movs	r1, r3
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80055b8:	4b19      	ldr	r3, [pc, #100]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80055ba:	430a      	orrs	r2, r1
 80055bc:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80055c2:	2380      	movs	r3, #128	@ 0x80
 80055c4:	019b      	lsls	r3, r3, #6
 80055c6:	429a      	cmp	r2, r3
 80055c8:	d106      	bne.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80055ca:	4b15      	ldr	r3, [pc, #84]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80055cc:	68da      	ldr	r2, [r3, #12]
 80055ce:	4b14      	ldr	r3, [pc, #80]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80055d0:	2180      	movs	r1, #128	@ 0x80
 80055d2:	0449      	lsls	r1, r1, #17
 80055d4:	430a      	orrs	r2, r1
 80055d6:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681a      	ldr	r2, [r3, #0]
 80055dc:	2380      	movs	r3, #128	@ 0x80
 80055de:	049b      	lsls	r3, r3, #18
 80055e0:	4013      	ands	r3, r2
 80055e2:	d016      	beq.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80055e4:	4b0e      	ldr	r3, [pc, #56]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80055e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055e8:	4a10      	ldr	r2, [pc, #64]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80055ea:	4013      	ands	r3, r2
 80055ec:	0019      	movs	r1, r3
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80055f2:	4b0b      	ldr	r3, [pc, #44]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80055f4:	430a      	orrs	r2, r1
 80055f6:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80055fc:	2380      	movs	r3, #128	@ 0x80
 80055fe:	005b      	lsls	r3, r3, #1
 8005600:	429a      	cmp	r2, r3
 8005602:	d106      	bne.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005604:	4b06      	ldr	r3, [pc, #24]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005606:	68da      	ldr	r2, [r3, #12]
 8005608:	4b05      	ldr	r3, [pc, #20]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800560a:	2180      	movs	r1, #128	@ 0x80
 800560c:	0449      	lsls	r1, r1, #17
 800560e:	430a      	orrs	r2, r1
 8005610:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8005612:	2312      	movs	r3, #18
 8005614:	18fb      	adds	r3, r7, r3
 8005616:	781b      	ldrb	r3, [r3, #0]
}
 8005618:	0018      	movs	r0, r3
 800561a:	46bd      	mov	sp, r7
 800561c:	b006      	add	sp, #24
 800561e:	bd80      	pop	{r7, pc}
 8005620:	40021000 	.word	0x40021000
 8005624:	efffffff 	.word	0xefffffff
 8005628:	fffff3ff 	.word	0xfffff3ff
 800562c:	fffffcff 	.word	0xfffffcff
 8005630:	fff3ffff 	.word	0xfff3ffff
 8005634:	ffcfffff 	.word	0xffcfffff
 8005638:	ffffcfff 	.word	0xffffcfff
 800563c:	ffff3fff 	.word	0xffff3fff
 8005640:	ffbfffff 	.word	0xffbfffff
 8005644:	feffffff 	.word	0xfeffffff

08005648 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b084      	sub	sp, #16
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d101      	bne.n	800565a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	e0a8      	b.n	80057ac <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800565e:	2b00      	cmp	r3, #0
 8005660:	d109      	bne.n	8005676 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	685a      	ldr	r2, [r3, #4]
 8005666:	2382      	movs	r3, #130	@ 0x82
 8005668:	005b      	lsls	r3, r3, #1
 800566a:	429a      	cmp	r2, r3
 800566c:	d009      	beq.n	8005682 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	2200      	movs	r2, #0
 8005672:	61da      	str	r2, [r3, #28]
 8005674:	e005      	b.n	8005682 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2200      	movs	r2, #0
 800567a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2200      	movs	r2, #0
 8005680:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2200      	movs	r2, #0
 8005686:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	225d      	movs	r2, #93	@ 0x5d
 800568c:	5c9b      	ldrb	r3, [r3, r2]
 800568e:	b2db      	uxtb	r3, r3
 8005690:	2b00      	cmp	r3, #0
 8005692:	d107      	bne.n	80056a4 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	225c      	movs	r2, #92	@ 0x5c
 8005698:	2100      	movs	r1, #0
 800569a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	0018      	movs	r0, r3
 80056a0:	f7fb fe78 	bl	8001394 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	225d      	movs	r2, #93	@ 0x5d
 80056a8:	2102      	movs	r1, #2
 80056aa:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	681a      	ldr	r2, [r3, #0]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	2140      	movs	r1, #64	@ 0x40
 80056b8:	438a      	bics	r2, r1
 80056ba:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	68da      	ldr	r2, [r3, #12]
 80056c0:	23e0      	movs	r3, #224	@ 0xe0
 80056c2:	00db      	lsls	r3, r3, #3
 80056c4:	429a      	cmp	r2, r3
 80056c6:	d902      	bls.n	80056ce <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80056c8:	2300      	movs	r3, #0
 80056ca:	60fb      	str	r3, [r7, #12]
 80056cc:	e002      	b.n	80056d4 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80056ce:	2380      	movs	r3, #128	@ 0x80
 80056d0:	015b      	lsls	r3, r3, #5
 80056d2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	68da      	ldr	r2, [r3, #12]
 80056d8:	23f0      	movs	r3, #240	@ 0xf0
 80056da:	011b      	lsls	r3, r3, #4
 80056dc:	429a      	cmp	r2, r3
 80056de:	d008      	beq.n	80056f2 <HAL_SPI_Init+0xaa>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	68da      	ldr	r2, [r3, #12]
 80056e4:	23e0      	movs	r3, #224	@ 0xe0
 80056e6:	00db      	lsls	r3, r3, #3
 80056e8:	429a      	cmp	r2, r3
 80056ea:	d002      	beq.n	80056f2 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2200      	movs	r2, #0
 80056f0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	685a      	ldr	r2, [r3, #4]
 80056f6:	2382      	movs	r3, #130	@ 0x82
 80056f8:	005b      	lsls	r3, r3, #1
 80056fa:	401a      	ands	r2, r3
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6899      	ldr	r1, [r3, #8]
 8005700:	2384      	movs	r3, #132	@ 0x84
 8005702:	021b      	lsls	r3, r3, #8
 8005704:	400b      	ands	r3, r1
 8005706:	431a      	orrs	r2, r3
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	691b      	ldr	r3, [r3, #16]
 800570c:	2102      	movs	r1, #2
 800570e:	400b      	ands	r3, r1
 8005710:	431a      	orrs	r2, r3
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	695b      	ldr	r3, [r3, #20]
 8005716:	2101      	movs	r1, #1
 8005718:	400b      	ands	r3, r1
 800571a:	431a      	orrs	r2, r3
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6999      	ldr	r1, [r3, #24]
 8005720:	2380      	movs	r3, #128	@ 0x80
 8005722:	009b      	lsls	r3, r3, #2
 8005724:	400b      	ands	r3, r1
 8005726:	431a      	orrs	r2, r3
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	69db      	ldr	r3, [r3, #28]
 800572c:	2138      	movs	r1, #56	@ 0x38
 800572e:	400b      	ands	r3, r1
 8005730:	431a      	orrs	r2, r3
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6a1b      	ldr	r3, [r3, #32]
 8005736:	2180      	movs	r1, #128	@ 0x80
 8005738:	400b      	ands	r3, r1
 800573a:	431a      	orrs	r2, r3
 800573c:	0011      	movs	r1, r2
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005742:	2380      	movs	r3, #128	@ 0x80
 8005744:	019b      	lsls	r3, r3, #6
 8005746:	401a      	ands	r2, r3
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	430a      	orrs	r2, r1
 800574e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	699b      	ldr	r3, [r3, #24]
 8005754:	0c1b      	lsrs	r3, r3, #16
 8005756:	2204      	movs	r2, #4
 8005758:	401a      	ands	r2, r3
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800575e:	2110      	movs	r1, #16
 8005760:	400b      	ands	r3, r1
 8005762:	431a      	orrs	r2, r3
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005768:	2108      	movs	r1, #8
 800576a:	400b      	ands	r3, r1
 800576c:	431a      	orrs	r2, r3
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	68d9      	ldr	r1, [r3, #12]
 8005772:	23f0      	movs	r3, #240	@ 0xf0
 8005774:	011b      	lsls	r3, r3, #4
 8005776:	400b      	ands	r3, r1
 8005778:	431a      	orrs	r2, r3
 800577a:	0011      	movs	r1, r2
 800577c:	68fa      	ldr	r2, [r7, #12]
 800577e:	2380      	movs	r3, #128	@ 0x80
 8005780:	015b      	lsls	r3, r3, #5
 8005782:	401a      	ands	r2, r3
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	430a      	orrs	r2, r1
 800578a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	69da      	ldr	r2, [r3, #28]
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4907      	ldr	r1, [pc, #28]	@ (80057b4 <HAL_SPI_Init+0x16c>)
 8005798:	400a      	ands	r2, r1
 800579a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2200      	movs	r2, #0
 80057a0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	225d      	movs	r2, #93	@ 0x5d
 80057a6:	2101      	movs	r1, #1
 80057a8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80057aa:	2300      	movs	r3, #0
}
 80057ac:	0018      	movs	r0, r3
 80057ae:	46bd      	mov	sp, r7
 80057b0:	b004      	add	sp, #16
 80057b2:	bd80      	pop	{r7, pc}
 80057b4:	fffff7ff 	.word	0xfffff7ff

080057b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b082      	sub	sp, #8
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d101      	bne.n	80057ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	e04a      	b.n	8005860 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	223d      	movs	r2, #61	@ 0x3d
 80057ce:	5c9b      	ldrb	r3, [r3, r2]
 80057d0:	b2db      	uxtb	r3, r3
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d107      	bne.n	80057e6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	223c      	movs	r2, #60	@ 0x3c
 80057da:	2100      	movs	r1, #0
 80057dc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	0018      	movs	r0, r3
 80057e2:	f7fb fe51 	bl	8001488 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	223d      	movs	r2, #61	@ 0x3d
 80057ea:	2102      	movs	r1, #2
 80057ec:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681a      	ldr	r2, [r3, #0]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	3304      	adds	r3, #4
 80057f6:	0019      	movs	r1, r3
 80057f8:	0010      	movs	r0, r2
 80057fa:	f000 fbe7 	bl	8005fcc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2248      	movs	r2, #72	@ 0x48
 8005802:	2101      	movs	r1, #1
 8005804:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	223e      	movs	r2, #62	@ 0x3e
 800580a:	2101      	movs	r1, #1
 800580c:	5499      	strb	r1, [r3, r2]
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	223f      	movs	r2, #63	@ 0x3f
 8005812:	2101      	movs	r1, #1
 8005814:	5499      	strb	r1, [r3, r2]
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2240      	movs	r2, #64	@ 0x40
 800581a:	2101      	movs	r1, #1
 800581c:	5499      	strb	r1, [r3, r2]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2241      	movs	r2, #65	@ 0x41
 8005822:	2101      	movs	r1, #1
 8005824:	5499      	strb	r1, [r3, r2]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2242      	movs	r2, #66	@ 0x42
 800582a:	2101      	movs	r1, #1
 800582c:	5499      	strb	r1, [r3, r2]
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2243      	movs	r2, #67	@ 0x43
 8005832:	2101      	movs	r1, #1
 8005834:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2244      	movs	r2, #68	@ 0x44
 800583a:	2101      	movs	r1, #1
 800583c:	5499      	strb	r1, [r3, r2]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2245      	movs	r2, #69	@ 0x45
 8005842:	2101      	movs	r1, #1
 8005844:	5499      	strb	r1, [r3, r2]
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2246      	movs	r2, #70	@ 0x46
 800584a:	2101      	movs	r1, #1
 800584c:	5499      	strb	r1, [r3, r2]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2247      	movs	r2, #71	@ 0x47
 8005852:	2101      	movs	r1, #1
 8005854:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	223d      	movs	r2, #61	@ 0x3d
 800585a:	2101      	movs	r1, #1
 800585c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800585e:	2300      	movs	r3, #0
}
 8005860:	0018      	movs	r0, r3
 8005862:	46bd      	mov	sp, r7
 8005864:	b002      	add	sp, #8
 8005866:	bd80      	pop	{r7, pc}

08005868 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b082      	sub	sp, #8
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d101      	bne.n	800587a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005876:	2301      	movs	r3, #1
 8005878:	e04a      	b.n	8005910 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	223d      	movs	r2, #61	@ 0x3d
 800587e:	5c9b      	ldrb	r3, [r3, r2]
 8005880:	b2db      	uxtb	r3, r3
 8005882:	2b00      	cmp	r3, #0
 8005884:	d107      	bne.n	8005896 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	223c      	movs	r2, #60	@ 0x3c
 800588a:	2100      	movs	r1, #0
 800588c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	0018      	movs	r0, r3
 8005892:	f000 f841 	bl	8005918 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	223d      	movs	r2, #61	@ 0x3d
 800589a:	2102      	movs	r1, #2
 800589c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681a      	ldr	r2, [r3, #0]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	3304      	adds	r3, #4
 80058a6:	0019      	movs	r1, r3
 80058a8:	0010      	movs	r0, r2
 80058aa:	f000 fb8f 	bl	8005fcc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2248      	movs	r2, #72	@ 0x48
 80058b2:	2101      	movs	r1, #1
 80058b4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	223e      	movs	r2, #62	@ 0x3e
 80058ba:	2101      	movs	r1, #1
 80058bc:	5499      	strb	r1, [r3, r2]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	223f      	movs	r2, #63	@ 0x3f
 80058c2:	2101      	movs	r1, #1
 80058c4:	5499      	strb	r1, [r3, r2]
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2240      	movs	r2, #64	@ 0x40
 80058ca:	2101      	movs	r1, #1
 80058cc:	5499      	strb	r1, [r3, r2]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2241      	movs	r2, #65	@ 0x41
 80058d2:	2101      	movs	r1, #1
 80058d4:	5499      	strb	r1, [r3, r2]
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2242      	movs	r2, #66	@ 0x42
 80058da:	2101      	movs	r1, #1
 80058dc:	5499      	strb	r1, [r3, r2]
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2243      	movs	r2, #67	@ 0x43
 80058e2:	2101      	movs	r1, #1
 80058e4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2244      	movs	r2, #68	@ 0x44
 80058ea:	2101      	movs	r1, #1
 80058ec:	5499      	strb	r1, [r3, r2]
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2245      	movs	r2, #69	@ 0x45
 80058f2:	2101      	movs	r1, #1
 80058f4:	5499      	strb	r1, [r3, r2]
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2246      	movs	r2, #70	@ 0x46
 80058fa:	2101      	movs	r1, #1
 80058fc:	5499      	strb	r1, [r3, r2]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2247      	movs	r2, #71	@ 0x47
 8005902:	2101      	movs	r1, #1
 8005904:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	223d      	movs	r2, #61	@ 0x3d
 800590a:	2101      	movs	r1, #1
 800590c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800590e:	2300      	movs	r3, #0
}
 8005910:	0018      	movs	r0, r3
 8005912:	46bd      	mov	sp, r7
 8005914:	b002      	add	sp, #8
 8005916:	bd80      	pop	{r7, pc}

08005918 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b082      	sub	sp, #8
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005920:	46c0      	nop			@ (mov r8, r8)
 8005922:	46bd      	mov	sp, r7
 8005924:	b002      	add	sp, #8
 8005926:	bd80      	pop	{r7, pc}

08005928 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b084      	sub	sp, #16
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
 8005930:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d108      	bne.n	800594a <HAL_TIM_PWM_Start+0x22>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	223e      	movs	r2, #62	@ 0x3e
 800593c:	5c9b      	ldrb	r3, [r3, r2]
 800593e:	b2db      	uxtb	r3, r3
 8005940:	3b01      	subs	r3, #1
 8005942:	1e5a      	subs	r2, r3, #1
 8005944:	4193      	sbcs	r3, r2
 8005946:	b2db      	uxtb	r3, r3
 8005948:	e037      	b.n	80059ba <HAL_TIM_PWM_Start+0x92>
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	2b04      	cmp	r3, #4
 800594e:	d108      	bne.n	8005962 <HAL_TIM_PWM_Start+0x3a>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	223f      	movs	r2, #63	@ 0x3f
 8005954:	5c9b      	ldrb	r3, [r3, r2]
 8005956:	b2db      	uxtb	r3, r3
 8005958:	3b01      	subs	r3, #1
 800595a:	1e5a      	subs	r2, r3, #1
 800595c:	4193      	sbcs	r3, r2
 800595e:	b2db      	uxtb	r3, r3
 8005960:	e02b      	b.n	80059ba <HAL_TIM_PWM_Start+0x92>
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	2b08      	cmp	r3, #8
 8005966:	d108      	bne.n	800597a <HAL_TIM_PWM_Start+0x52>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2240      	movs	r2, #64	@ 0x40
 800596c:	5c9b      	ldrb	r3, [r3, r2]
 800596e:	b2db      	uxtb	r3, r3
 8005970:	3b01      	subs	r3, #1
 8005972:	1e5a      	subs	r2, r3, #1
 8005974:	4193      	sbcs	r3, r2
 8005976:	b2db      	uxtb	r3, r3
 8005978:	e01f      	b.n	80059ba <HAL_TIM_PWM_Start+0x92>
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	2b0c      	cmp	r3, #12
 800597e:	d108      	bne.n	8005992 <HAL_TIM_PWM_Start+0x6a>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2241      	movs	r2, #65	@ 0x41
 8005984:	5c9b      	ldrb	r3, [r3, r2]
 8005986:	b2db      	uxtb	r3, r3
 8005988:	3b01      	subs	r3, #1
 800598a:	1e5a      	subs	r2, r3, #1
 800598c:	4193      	sbcs	r3, r2
 800598e:	b2db      	uxtb	r3, r3
 8005990:	e013      	b.n	80059ba <HAL_TIM_PWM_Start+0x92>
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	2b10      	cmp	r3, #16
 8005996:	d108      	bne.n	80059aa <HAL_TIM_PWM_Start+0x82>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2242      	movs	r2, #66	@ 0x42
 800599c:	5c9b      	ldrb	r3, [r3, r2]
 800599e:	b2db      	uxtb	r3, r3
 80059a0:	3b01      	subs	r3, #1
 80059a2:	1e5a      	subs	r2, r3, #1
 80059a4:	4193      	sbcs	r3, r2
 80059a6:	b2db      	uxtb	r3, r3
 80059a8:	e007      	b.n	80059ba <HAL_TIM_PWM_Start+0x92>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2243      	movs	r2, #67	@ 0x43
 80059ae:	5c9b      	ldrb	r3, [r3, r2]
 80059b0:	b2db      	uxtb	r3, r3
 80059b2:	3b01      	subs	r3, #1
 80059b4:	1e5a      	subs	r2, r3, #1
 80059b6:	4193      	sbcs	r3, r2
 80059b8:	b2db      	uxtb	r3, r3
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d001      	beq.n	80059c2 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 80059be:	2301      	movs	r3, #1
 80059c0:	e090      	b.n	8005ae4 <HAL_TIM_PWM_Start+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d104      	bne.n	80059d2 <HAL_TIM_PWM_Start+0xaa>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	223e      	movs	r2, #62	@ 0x3e
 80059cc:	2102      	movs	r1, #2
 80059ce:	5499      	strb	r1, [r3, r2]
 80059d0:	e023      	b.n	8005a1a <HAL_TIM_PWM_Start+0xf2>
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	2b04      	cmp	r3, #4
 80059d6:	d104      	bne.n	80059e2 <HAL_TIM_PWM_Start+0xba>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	223f      	movs	r2, #63	@ 0x3f
 80059dc:	2102      	movs	r1, #2
 80059de:	5499      	strb	r1, [r3, r2]
 80059e0:	e01b      	b.n	8005a1a <HAL_TIM_PWM_Start+0xf2>
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	2b08      	cmp	r3, #8
 80059e6:	d104      	bne.n	80059f2 <HAL_TIM_PWM_Start+0xca>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2240      	movs	r2, #64	@ 0x40
 80059ec:	2102      	movs	r1, #2
 80059ee:	5499      	strb	r1, [r3, r2]
 80059f0:	e013      	b.n	8005a1a <HAL_TIM_PWM_Start+0xf2>
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	2b0c      	cmp	r3, #12
 80059f6:	d104      	bne.n	8005a02 <HAL_TIM_PWM_Start+0xda>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2241      	movs	r2, #65	@ 0x41
 80059fc:	2102      	movs	r1, #2
 80059fe:	5499      	strb	r1, [r3, r2]
 8005a00:	e00b      	b.n	8005a1a <HAL_TIM_PWM_Start+0xf2>
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	2b10      	cmp	r3, #16
 8005a06:	d104      	bne.n	8005a12 <HAL_TIM_PWM_Start+0xea>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2242      	movs	r2, #66	@ 0x42
 8005a0c:	2102      	movs	r1, #2
 8005a0e:	5499      	strb	r1, [r3, r2]
 8005a10:	e003      	b.n	8005a1a <HAL_TIM_PWM_Start+0xf2>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2243      	movs	r2, #67	@ 0x43
 8005a16:	2102      	movs	r1, #2
 8005a18:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	6839      	ldr	r1, [r7, #0]
 8005a20:	2201      	movs	r2, #1
 8005a22:	0018      	movs	r0, r3
 8005a24:	f000 feca 	bl	80067bc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4a2f      	ldr	r2, [pc, #188]	@ (8005aec <HAL_TIM_PWM_Start+0x1c4>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d00e      	beq.n	8005a50 <HAL_TIM_PWM_Start+0x128>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4a2e      	ldr	r2, [pc, #184]	@ (8005af0 <HAL_TIM_PWM_Start+0x1c8>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d009      	beq.n	8005a50 <HAL_TIM_PWM_Start+0x128>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a2c      	ldr	r2, [pc, #176]	@ (8005af4 <HAL_TIM_PWM_Start+0x1cc>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d004      	beq.n	8005a50 <HAL_TIM_PWM_Start+0x128>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a2b      	ldr	r2, [pc, #172]	@ (8005af8 <HAL_TIM_PWM_Start+0x1d0>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d101      	bne.n	8005a54 <HAL_TIM_PWM_Start+0x12c>
 8005a50:	2301      	movs	r3, #1
 8005a52:	e000      	b.n	8005a56 <HAL_TIM_PWM_Start+0x12e>
 8005a54:	2300      	movs	r3, #0
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d008      	beq.n	8005a6c <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	2180      	movs	r1, #128	@ 0x80
 8005a66:	0209      	lsls	r1, r1, #8
 8005a68:	430a      	orrs	r2, r1
 8005a6a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4a1e      	ldr	r2, [pc, #120]	@ (8005aec <HAL_TIM_PWM_Start+0x1c4>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d014      	beq.n	8005aa0 <HAL_TIM_PWM_Start+0x178>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681a      	ldr	r2, [r3, #0]
 8005a7a:	2380      	movs	r3, #128	@ 0x80
 8005a7c:	05db      	lsls	r3, r3, #23
 8005a7e:	429a      	cmp	r2, r3
 8005a80:	d00e      	beq.n	8005aa0 <HAL_TIM_PWM_Start+0x178>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	4a1d      	ldr	r2, [pc, #116]	@ (8005afc <HAL_TIM_PWM_Start+0x1d4>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d009      	beq.n	8005aa0 <HAL_TIM_PWM_Start+0x178>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4a1b      	ldr	r2, [pc, #108]	@ (8005b00 <HAL_TIM_PWM_Start+0x1d8>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d004      	beq.n	8005aa0 <HAL_TIM_PWM_Start+0x178>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4a15      	ldr	r2, [pc, #84]	@ (8005af0 <HAL_TIM_PWM_Start+0x1c8>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d116      	bne.n	8005ace <HAL_TIM_PWM_Start+0x1a6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	689b      	ldr	r3, [r3, #8]
 8005aa6:	4a17      	ldr	r2, [pc, #92]	@ (8005b04 <HAL_TIM_PWM_Start+0x1dc>)
 8005aa8:	4013      	ands	r3, r2
 8005aaa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	2b06      	cmp	r3, #6
 8005ab0:	d016      	beq.n	8005ae0 <HAL_TIM_PWM_Start+0x1b8>
 8005ab2:	68fa      	ldr	r2, [r7, #12]
 8005ab4:	2380      	movs	r3, #128	@ 0x80
 8005ab6:	025b      	lsls	r3, r3, #9
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	d011      	beq.n	8005ae0 <HAL_TIM_PWM_Start+0x1b8>
    {
      __HAL_TIM_ENABLE(htim);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	2101      	movs	r1, #1
 8005ac8:	430a      	orrs	r2, r1
 8005aca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005acc:	e008      	b.n	8005ae0 <HAL_TIM_PWM_Start+0x1b8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	681a      	ldr	r2, [r3, #0]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	2101      	movs	r1, #1
 8005ada:	430a      	orrs	r2, r1
 8005adc:	601a      	str	r2, [r3, #0]
 8005ade:	e000      	b.n	8005ae2 <HAL_TIM_PWM_Start+0x1ba>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ae0:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8005ae2:	2300      	movs	r3, #0
}
 8005ae4:	0018      	movs	r0, r3
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	b004      	add	sp, #16
 8005aea:	bd80      	pop	{r7, pc}
 8005aec:	40012c00 	.word	0x40012c00
 8005af0:	40014000 	.word	0x40014000
 8005af4:	40014400 	.word	0x40014400
 8005af8:	40014800 	.word	0x40014800
 8005afc:	40000400 	.word	0x40000400
 8005b00:	40000800 	.word	0x40000800
 8005b04:	00010007 	.word	0x00010007

08005b08 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b082      	sub	sp, #8
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
 8005b10:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	6839      	ldr	r1, [r7, #0]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	0018      	movs	r0, r3
 8005b1c:	f000 fe4e 	bl	80067bc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4a37      	ldr	r2, [pc, #220]	@ (8005c04 <HAL_TIM_PWM_Stop+0xfc>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d00e      	beq.n	8005b48 <HAL_TIM_PWM_Stop+0x40>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4a36      	ldr	r2, [pc, #216]	@ (8005c08 <HAL_TIM_PWM_Stop+0x100>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d009      	beq.n	8005b48 <HAL_TIM_PWM_Stop+0x40>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a34      	ldr	r2, [pc, #208]	@ (8005c0c <HAL_TIM_PWM_Stop+0x104>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d004      	beq.n	8005b48 <HAL_TIM_PWM_Stop+0x40>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4a33      	ldr	r2, [pc, #204]	@ (8005c10 <HAL_TIM_PWM_Stop+0x108>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d101      	bne.n	8005b4c <HAL_TIM_PWM_Stop+0x44>
 8005b48:	2301      	movs	r3, #1
 8005b4a:	e000      	b.n	8005b4e <HAL_TIM_PWM_Stop+0x46>
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d013      	beq.n	8005b7a <HAL_TIM_PWM_Stop+0x72>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	6a1b      	ldr	r3, [r3, #32]
 8005b58:	4a2e      	ldr	r2, [pc, #184]	@ (8005c14 <HAL_TIM_PWM_Stop+0x10c>)
 8005b5a:	4013      	ands	r3, r2
 8005b5c:	d10d      	bne.n	8005b7a <HAL_TIM_PWM_Stop+0x72>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	6a1b      	ldr	r3, [r3, #32]
 8005b64:	4a2c      	ldr	r2, [pc, #176]	@ (8005c18 <HAL_TIM_PWM_Stop+0x110>)
 8005b66:	4013      	ands	r3, r2
 8005b68:	d107      	bne.n	8005b7a <HAL_TIM_PWM_Stop+0x72>
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4929      	ldr	r1, [pc, #164]	@ (8005c1c <HAL_TIM_PWM_Stop+0x114>)
 8005b76:	400a      	ands	r2, r1
 8005b78:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	6a1b      	ldr	r3, [r3, #32]
 8005b80:	4a24      	ldr	r2, [pc, #144]	@ (8005c14 <HAL_TIM_PWM_Stop+0x10c>)
 8005b82:	4013      	ands	r3, r2
 8005b84:	d10d      	bne.n	8005ba2 <HAL_TIM_PWM_Stop+0x9a>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	6a1b      	ldr	r3, [r3, #32]
 8005b8c:	4a22      	ldr	r2, [pc, #136]	@ (8005c18 <HAL_TIM_PWM_Stop+0x110>)
 8005b8e:	4013      	ands	r3, r2
 8005b90:	d107      	bne.n	8005ba2 <HAL_TIM_PWM_Stop+0x9a>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	681a      	ldr	r2, [r3, #0]
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	2101      	movs	r1, #1
 8005b9e:	438a      	bics	r2, r1
 8005ba0:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d104      	bne.n	8005bb2 <HAL_TIM_PWM_Stop+0xaa>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	223e      	movs	r2, #62	@ 0x3e
 8005bac:	2101      	movs	r1, #1
 8005bae:	5499      	strb	r1, [r3, r2]
 8005bb0:	e023      	b.n	8005bfa <HAL_TIM_PWM_Stop+0xf2>
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	2b04      	cmp	r3, #4
 8005bb6:	d104      	bne.n	8005bc2 <HAL_TIM_PWM_Stop+0xba>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	223f      	movs	r2, #63	@ 0x3f
 8005bbc:	2101      	movs	r1, #1
 8005bbe:	5499      	strb	r1, [r3, r2]
 8005bc0:	e01b      	b.n	8005bfa <HAL_TIM_PWM_Stop+0xf2>
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	2b08      	cmp	r3, #8
 8005bc6:	d104      	bne.n	8005bd2 <HAL_TIM_PWM_Stop+0xca>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2240      	movs	r2, #64	@ 0x40
 8005bcc:	2101      	movs	r1, #1
 8005bce:	5499      	strb	r1, [r3, r2]
 8005bd0:	e013      	b.n	8005bfa <HAL_TIM_PWM_Stop+0xf2>
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	2b0c      	cmp	r3, #12
 8005bd6:	d104      	bne.n	8005be2 <HAL_TIM_PWM_Stop+0xda>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2241      	movs	r2, #65	@ 0x41
 8005bdc:	2101      	movs	r1, #1
 8005bde:	5499      	strb	r1, [r3, r2]
 8005be0:	e00b      	b.n	8005bfa <HAL_TIM_PWM_Stop+0xf2>
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	2b10      	cmp	r3, #16
 8005be6:	d104      	bne.n	8005bf2 <HAL_TIM_PWM_Stop+0xea>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2242      	movs	r2, #66	@ 0x42
 8005bec:	2101      	movs	r1, #1
 8005bee:	5499      	strb	r1, [r3, r2]
 8005bf0:	e003      	b.n	8005bfa <HAL_TIM_PWM_Stop+0xf2>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2243      	movs	r2, #67	@ 0x43
 8005bf6:	2101      	movs	r1, #1
 8005bf8:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8005bfa:	2300      	movs	r3, #0
}
 8005bfc:	0018      	movs	r0, r3
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	b002      	add	sp, #8
 8005c02:	bd80      	pop	{r7, pc}
 8005c04:	40012c00 	.word	0x40012c00
 8005c08:	40014000 	.word	0x40014000
 8005c0c:	40014400 	.word	0x40014400
 8005c10:	40014800 	.word	0x40014800
 8005c14:	00001111 	.word	0x00001111
 8005c18:	00000444 	.word	0x00000444
 8005c1c:	ffff7fff 	.word	0xffff7fff

08005c20 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	b086      	sub	sp, #24
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	60f8      	str	r0, [r7, #12]
 8005c28:	60b9      	str	r1, [r7, #8]
 8005c2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c2c:	2317      	movs	r3, #23
 8005c2e:	18fb      	adds	r3, r7, r3
 8005c30:	2200      	movs	r2, #0
 8005c32:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	223c      	movs	r2, #60	@ 0x3c
 8005c38:	5c9b      	ldrb	r3, [r3, r2]
 8005c3a:	2b01      	cmp	r3, #1
 8005c3c:	d101      	bne.n	8005c42 <HAL_TIM_PWM_ConfigChannel+0x22>
 8005c3e:	2302      	movs	r3, #2
 8005c40:	e0e5      	b.n	8005e0e <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	223c      	movs	r2, #60	@ 0x3c
 8005c46:	2101      	movs	r1, #1
 8005c48:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2b14      	cmp	r3, #20
 8005c4e:	d900      	bls.n	8005c52 <HAL_TIM_PWM_ConfigChannel+0x32>
 8005c50:	e0d1      	b.n	8005df6 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	009a      	lsls	r2, r3, #2
 8005c56:	4b70      	ldr	r3, [pc, #448]	@ (8005e18 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8005c58:	18d3      	adds	r3, r2, r3
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	68ba      	ldr	r2, [r7, #8]
 8005c64:	0011      	movs	r1, r2
 8005c66:	0018      	movs	r0, r3
 8005c68:	f000 fa48 	bl	80060fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	699a      	ldr	r2, [r3, #24]
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	2108      	movs	r1, #8
 8005c78:	430a      	orrs	r2, r1
 8005c7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	699a      	ldr	r2, [r3, #24]
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	2104      	movs	r1, #4
 8005c88:	438a      	bics	r2, r1
 8005c8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	6999      	ldr	r1, [r3, #24]
 8005c92:	68bb      	ldr	r3, [r7, #8]
 8005c94:	691a      	ldr	r2, [r3, #16]
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	430a      	orrs	r2, r1
 8005c9c:	619a      	str	r2, [r3, #24]
      break;
 8005c9e:	e0af      	b.n	8005e00 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	68ba      	ldr	r2, [r7, #8]
 8005ca6:	0011      	movs	r1, r2
 8005ca8:	0018      	movs	r0, r3
 8005caa:	f000 fab1 	bl	8006210 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	699a      	ldr	r2, [r3, #24]
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	2180      	movs	r1, #128	@ 0x80
 8005cba:	0109      	lsls	r1, r1, #4
 8005cbc:	430a      	orrs	r2, r1
 8005cbe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	699a      	ldr	r2, [r3, #24]
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	4954      	ldr	r1, [pc, #336]	@ (8005e1c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005ccc:	400a      	ands	r2, r1
 8005cce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	6999      	ldr	r1, [r3, #24]
 8005cd6:	68bb      	ldr	r3, [r7, #8]
 8005cd8:	691b      	ldr	r3, [r3, #16]
 8005cda:	021a      	lsls	r2, r3, #8
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	430a      	orrs	r2, r1
 8005ce2:	619a      	str	r2, [r3, #24]
      break;
 8005ce4:	e08c      	b.n	8005e00 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	68ba      	ldr	r2, [r7, #8]
 8005cec:	0011      	movs	r1, r2
 8005cee:	0018      	movs	r0, r3
 8005cf0:	f000 fb12 	bl	8006318 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	69da      	ldr	r2, [r3, #28]
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	2108      	movs	r1, #8
 8005d00:	430a      	orrs	r2, r1
 8005d02:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	69da      	ldr	r2, [r3, #28]
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	2104      	movs	r1, #4
 8005d10:	438a      	bics	r2, r1
 8005d12:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	69d9      	ldr	r1, [r3, #28]
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	691a      	ldr	r2, [r3, #16]
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	430a      	orrs	r2, r1
 8005d24:	61da      	str	r2, [r3, #28]
      break;
 8005d26:	e06b      	b.n	8005e00 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	68ba      	ldr	r2, [r7, #8]
 8005d2e:	0011      	movs	r1, r2
 8005d30:	0018      	movs	r0, r3
 8005d32:	f000 fb79 	bl	8006428 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	69da      	ldr	r2, [r3, #28]
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	2180      	movs	r1, #128	@ 0x80
 8005d42:	0109      	lsls	r1, r1, #4
 8005d44:	430a      	orrs	r2, r1
 8005d46:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	69da      	ldr	r2, [r3, #28]
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	4932      	ldr	r1, [pc, #200]	@ (8005e1c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005d54:	400a      	ands	r2, r1
 8005d56:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	69d9      	ldr	r1, [r3, #28]
 8005d5e:	68bb      	ldr	r3, [r7, #8]
 8005d60:	691b      	ldr	r3, [r3, #16]
 8005d62:	021a      	lsls	r2, r3, #8
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	430a      	orrs	r2, r1
 8005d6a:	61da      	str	r2, [r3, #28]
      break;
 8005d6c:	e048      	b.n	8005e00 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	68ba      	ldr	r2, [r7, #8]
 8005d74:	0011      	movs	r1, r2
 8005d76:	0018      	movs	r0, r3
 8005d78:	f000 fbc0 	bl	80064fc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	2108      	movs	r1, #8
 8005d88:	430a      	orrs	r2, r1
 8005d8a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	2104      	movs	r1, #4
 8005d98:	438a      	bics	r2, r1
 8005d9a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	691a      	ldr	r2, [r3, #16]
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	430a      	orrs	r2, r1
 8005dac:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005dae:	e027      	b.n	8005e00 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	68ba      	ldr	r2, [r7, #8]
 8005db6:	0011      	movs	r1, r2
 8005db8:	0018      	movs	r0, r3
 8005dba:	f000 fbff 	bl	80065bc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	2180      	movs	r1, #128	@ 0x80
 8005dca:	0109      	lsls	r1, r1, #4
 8005dcc:	430a      	orrs	r2, r1
 8005dce:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	4910      	ldr	r1, [pc, #64]	@ (8005e1c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005ddc:	400a      	ands	r2, r1
 8005dde:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	691b      	ldr	r3, [r3, #16]
 8005dea:	021a      	lsls	r2, r3, #8
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	430a      	orrs	r2, r1
 8005df2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005df4:	e004      	b.n	8005e00 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8005df6:	2317      	movs	r3, #23
 8005df8:	18fb      	adds	r3, r7, r3
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	701a      	strb	r2, [r3, #0]
      break;
 8005dfe:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	223c      	movs	r2, #60	@ 0x3c
 8005e04:	2100      	movs	r1, #0
 8005e06:	5499      	strb	r1, [r3, r2]

  return status;
 8005e08:	2317      	movs	r3, #23
 8005e0a:	18fb      	adds	r3, r7, r3
 8005e0c:	781b      	ldrb	r3, [r3, #0]
}
 8005e0e:	0018      	movs	r0, r3
 8005e10:	46bd      	mov	sp, r7
 8005e12:	b006      	add	sp, #24
 8005e14:	bd80      	pop	{r7, pc}
 8005e16:	46c0      	nop			@ (mov r8, r8)
 8005e18:	0800dfa4 	.word	0x0800dfa4
 8005e1c:	fffffbff 	.word	0xfffffbff

08005e20 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b084      	sub	sp, #16
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
 8005e28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e2a:	230f      	movs	r3, #15
 8005e2c:	18fb      	adds	r3, r7, r3
 8005e2e:	2200      	movs	r2, #0
 8005e30:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	223c      	movs	r2, #60	@ 0x3c
 8005e36:	5c9b      	ldrb	r3, [r3, r2]
 8005e38:	2b01      	cmp	r3, #1
 8005e3a:	d101      	bne.n	8005e40 <HAL_TIM_ConfigClockSource+0x20>
 8005e3c:	2302      	movs	r3, #2
 8005e3e:	e0bc      	b.n	8005fba <HAL_TIM_ConfigClockSource+0x19a>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	223c      	movs	r2, #60	@ 0x3c
 8005e44:	2101      	movs	r1, #1
 8005e46:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	223d      	movs	r2, #61	@ 0x3d
 8005e4c:	2102      	movs	r1, #2
 8005e4e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	689b      	ldr	r3, [r3, #8]
 8005e56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	4a5a      	ldr	r2, [pc, #360]	@ (8005fc4 <HAL_TIM_ConfigClockSource+0x1a4>)
 8005e5c:	4013      	ands	r3, r2
 8005e5e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	4a59      	ldr	r2, [pc, #356]	@ (8005fc8 <HAL_TIM_ConfigClockSource+0x1a8>)
 8005e64:	4013      	ands	r3, r2
 8005e66:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	68ba      	ldr	r2, [r7, #8]
 8005e6e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	2280      	movs	r2, #128	@ 0x80
 8005e76:	0192      	lsls	r2, r2, #6
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d040      	beq.n	8005efe <HAL_TIM_ConfigClockSource+0xde>
 8005e7c:	2280      	movs	r2, #128	@ 0x80
 8005e7e:	0192      	lsls	r2, r2, #6
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d900      	bls.n	8005e86 <HAL_TIM_ConfigClockSource+0x66>
 8005e84:	e088      	b.n	8005f98 <HAL_TIM_ConfigClockSource+0x178>
 8005e86:	2280      	movs	r2, #128	@ 0x80
 8005e88:	0152      	lsls	r2, r2, #5
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d100      	bne.n	8005e90 <HAL_TIM_ConfigClockSource+0x70>
 8005e8e:	e088      	b.n	8005fa2 <HAL_TIM_ConfigClockSource+0x182>
 8005e90:	2280      	movs	r2, #128	@ 0x80
 8005e92:	0152      	lsls	r2, r2, #5
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d900      	bls.n	8005e9a <HAL_TIM_ConfigClockSource+0x7a>
 8005e98:	e07e      	b.n	8005f98 <HAL_TIM_ConfigClockSource+0x178>
 8005e9a:	2b70      	cmp	r3, #112	@ 0x70
 8005e9c:	d018      	beq.n	8005ed0 <HAL_TIM_ConfigClockSource+0xb0>
 8005e9e:	d900      	bls.n	8005ea2 <HAL_TIM_ConfigClockSource+0x82>
 8005ea0:	e07a      	b.n	8005f98 <HAL_TIM_ConfigClockSource+0x178>
 8005ea2:	2b60      	cmp	r3, #96	@ 0x60
 8005ea4:	d04f      	beq.n	8005f46 <HAL_TIM_ConfigClockSource+0x126>
 8005ea6:	d900      	bls.n	8005eaa <HAL_TIM_ConfigClockSource+0x8a>
 8005ea8:	e076      	b.n	8005f98 <HAL_TIM_ConfigClockSource+0x178>
 8005eaa:	2b50      	cmp	r3, #80	@ 0x50
 8005eac:	d03b      	beq.n	8005f26 <HAL_TIM_ConfigClockSource+0x106>
 8005eae:	d900      	bls.n	8005eb2 <HAL_TIM_ConfigClockSource+0x92>
 8005eb0:	e072      	b.n	8005f98 <HAL_TIM_ConfigClockSource+0x178>
 8005eb2:	2b40      	cmp	r3, #64	@ 0x40
 8005eb4:	d057      	beq.n	8005f66 <HAL_TIM_ConfigClockSource+0x146>
 8005eb6:	d900      	bls.n	8005eba <HAL_TIM_ConfigClockSource+0x9a>
 8005eb8:	e06e      	b.n	8005f98 <HAL_TIM_ConfigClockSource+0x178>
 8005eba:	2b30      	cmp	r3, #48	@ 0x30
 8005ebc:	d063      	beq.n	8005f86 <HAL_TIM_ConfigClockSource+0x166>
 8005ebe:	d86b      	bhi.n	8005f98 <HAL_TIM_ConfigClockSource+0x178>
 8005ec0:	2b20      	cmp	r3, #32
 8005ec2:	d060      	beq.n	8005f86 <HAL_TIM_ConfigClockSource+0x166>
 8005ec4:	d868      	bhi.n	8005f98 <HAL_TIM_ConfigClockSource+0x178>
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d05d      	beq.n	8005f86 <HAL_TIM_ConfigClockSource+0x166>
 8005eca:	2b10      	cmp	r3, #16
 8005ecc:	d05b      	beq.n	8005f86 <HAL_TIM_ConfigClockSource+0x166>
 8005ece:	e063      	b.n	8005f98 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005ee0:	f000 fc4c 	bl	800677c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	689b      	ldr	r3, [r3, #8]
 8005eea:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	2277      	movs	r2, #119	@ 0x77
 8005ef0:	4313      	orrs	r3, r2
 8005ef2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	68ba      	ldr	r2, [r7, #8]
 8005efa:	609a      	str	r2, [r3, #8]
      break;
 8005efc:	e052      	b.n	8005fa4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005f0e:	f000 fc35 	bl	800677c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	689a      	ldr	r2, [r3, #8]
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	2180      	movs	r1, #128	@ 0x80
 8005f1e:	01c9      	lsls	r1, r1, #7
 8005f20:	430a      	orrs	r2, r1
 8005f22:	609a      	str	r2, [r3, #8]
      break;
 8005f24:	e03e      	b.n	8005fa4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f32:	001a      	movs	r2, r3
 8005f34:	f000 fba6 	bl	8006684 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	2150      	movs	r1, #80	@ 0x50
 8005f3e:	0018      	movs	r0, r3
 8005f40:	f000 fc00 	bl	8006744 <TIM_ITRx_SetConfig>
      break;
 8005f44:	e02e      	b.n	8005fa4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005f52:	001a      	movs	r2, r3
 8005f54:	f000 fbc4 	bl	80066e0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	2160      	movs	r1, #96	@ 0x60
 8005f5e:	0018      	movs	r0, r3
 8005f60:	f000 fbf0 	bl	8006744 <TIM_ITRx_SetConfig>
      break;
 8005f64:	e01e      	b.n	8005fa4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f72:	001a      	movs	r2, r3
 8005f74:	f000 fb86 	bl	8006684 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	2140      	movs	r1, #64	@ 0x40
 8005f7e:	0018      	movs	r0, r3
 8005f80:	f000 fbe0 	bl	8006744 <TIM_ITRx_SetConfig>
      break;
 8005f84:	e00e      	b.n	8005fa4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681a      	ldr	r2, [r3, #0]
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	0019      	movs	r1, r3
 8005f90:	0010      	movs	r0, r2
 8005f92:	f000 fbd7 	bl	8006744 <TIM_ITRx_SetConfig>
      break;
 8005f96:	e005      	b.n	8005fa4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8005f98:	230f      	movs	r3, #15
 8005f9a:	18fb      	adds	r3, r7, r3
 8005f9c:	2201      	movs	r2, #1
 8005f9e:	701a      	strb	r2, [r3, #0]
      break;
 8005fa0:	e000      	b.n	8005fa4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8005fa2:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	223d      	movs	r2, #61	@ 0x3d
 8005fa8:	2101      	movs	r1, #1
 8005faa:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	223c      	movs	r2, #60	@ 0x3c
 8005fb0:	2100      	movs	r1, #0
 8005fb2:	5499      	strb	r1, [r3, r2]

  return status;
 8005fb4:	230f      	movs	r3, #15
 8005fb6:	18fb      	adds	r3, r7, r3
 8005fb8:	781b      	ldrb	r3, [r3, #0]
}
 8005fba:	0018      	movs	r0, r3
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	b004      	add	sp, #16
 8005fc0:	bd80      	pop	{r7, pc}
 8005fc2:	46c0      	nop			@ (mov r8, r8)
 8005fc4:	ffceff88 	.word	0xffceff88
 8005fc8:	ffff00ff 	.word	0xffff00ff

08005fcc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b084      	sub	sp, #16
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
 8005fd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	4a3f      	ldr	r2, [pc, #252]	@ (80060dc <TIM_Base_SetConfig+0x110>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d00c      	beq.n	8005ffe <TIM_Base_SetConfig+0x32>
 8005fe4:	687a      	ldr	r2, [r7, #4]
 8005fe6:	2380      	movs	r3, #128	@ 0x80
 8005fe8:	05db      	lsls	r3, r3, #23
 8005fea:	429a      	cmp	r2, r3
 8005fec:	d007      	beq.n	8005ffe <TIM_Base_SetConfig+0x32>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	4a3b      	ldr	r2, [pc, #236]	@ (80060e0 <TIM_Base_SetConfig+0x114>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d003      	beq.n	8005ffe <TIM_Base_SetConfig+0x32>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	4a3a      	ldr	r2, [pc, #232]	@ (80060e4 <TIM_Base_SetConfig+0x118>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d108      	bne.n	8006010 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	2270      	movs	r2, #112	@ 0x70
 8006002:	4393      	bics	r3, r2
 8006004:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	685b      	ldr	r3, [r3, #4]
 800600a:	68fa      	ldr	r2, [r7, #12]
 800600c:	4313      	orrs	r3, r2
 800600e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	4a32      	ldr	r2, [pc, #200]	@ (80060dc <TIM_Base_SetConfig+0x110>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d01c      	beq.n	8006052 <TIM_Base_SetConfig+0x86>
 8006018:	687a      	ldr	r2, [r7, #4]
 800601a:	2380      	movs	r3, #128	@ 0x80
 800601c:	05db      	lsls	r3, r3, #23
 800601e:	429a      	cmp	r2, r3
 8006020:	d017      	beq.n	8006052 <TIM_Base_SetConfig+0x86>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	4a2e      	ldr	r2, [pc, #184]	@ (80060e0 <TIM_Base_SetConfig+0x114>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d013      	beq.n	8006052 <TIM_Base_SetConfig+0x86>
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	4a2d      	ldr	r2, [pc, #180]	@ (80060e4 <TIM_Base_SetConfig+0x118>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d00f      	beq.n	8006052 <TIM_Base_SetConfig+0x86>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	4a2c      	ldr	r2, [pc, #176]	@ (80060e8 <TIM_Base_SetConfig+0x11c>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d00b      	beq.n	8006052 <TIM_Base_SetConfig+0x86>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	4a2b      	ldr	r2, [pc, #172]	@ (80060ec <TIM_Base_SetConfig+0x120>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d007      	beq.n	8006052 <TIM_Base_SetConfig+0x86>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	4a2a      	ldr	r2, [pc, #168]	@ (80060f0 <TIM_Base_SetConfig+0x124>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d003      	beq.n	8006052 <TIM_Base_SetConfig+0x86>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	4a29      	ldr	r2, [pc, #164]	@ (80060f4 <TIM_Base_SetConfig+0x128>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d108      	bne.n	8006064 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	4a28      	ldr	r2, [pc, #160]	@ (80060f8 <TIM_Base_SetConfig+0x12c>)
 8006056:	4013      	ands	r3, r2
 8006058:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	68db      	ldr	r3, [r3, #12]
 800605e:	68fa      	ldr	r2, [r7, #12]
 8006060:	4313      	orrs	r3, r2
 8006062:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	2280      	movs	r2, #128	@ 0x80
 8006068:	4393      	bics	r3, r2
 800606a:	001a      	movs	r2, r3
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	695b      	ldr	r3, [r3, #20]
 8006070:	4313      	orrs	r3, r2
 8006072:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	68fa      	ldr	r2, [r7, #12]
 8006078:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	689a      	ldr	r2, [r3, #8]
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	681a      	ldr	r2, [r3, #0]
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	4a13      	ldr	r2, [pc, #76]	@ (80060dc <TIM_Base_SetConfig+0x110>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d00b      	beq.n	80060aa <TIM_Base_SetConfig+0xde>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	4a15      	ldr	r2, [pc, #84]	@ (80060ec <TIM_Base_SetConfig+0x120>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d007      	beq.n	80060aa <TIM_Base_SetConfig+0xde>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	4a14      	ldr	r2, [pc, #80]	@ (80060f0 <TIM_Base_SetConfig+0x124>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d003      	beq.n	80060aa <TIM_Base_SetConfig+0xde>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	4a13      	ldr	r2, [pc, #76]	@ (80060f4 <TIM_Base_SetConfig+0x128>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d103      	bne.n	80060b2 <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	691a      	ldr	r2, [r3, #16]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2201      	movs	r2, #1
 80060b6:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	691b      	ldr	r3, [r3, #16]
 80060bc:	2201      	movs	r2, #1
 80060be:	4013      	ands	r3, r2
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	d106      	bne.n	80060d2 <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	691b      	ldr	r3, [r3, #16]
 80060c8:	2201      	movs	r2, #1
 80060ca:	4393      	bics	r3, r2
 80060cc:	001a      	movs	r2, r3
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	611a      	str	r2, [r3, #16]
  }
}
 80060d2:	46c0      	nop			@ (mov r8, r8)
 80060d4:	46bd      	mov	sp, r7
 80060d6:	b004      	add	sp, #16
 80060d8:	bd80      	pop	{r7, pc}
 80060da:	46c0      	nop			@ (mov r8, r8)
 80060dc:	40012c00 	.word	0x40012c00
 80060e0:	40000400 	.word	0x40000400
 80060e4:	40000800 	.word	0x40000800
 80060e8:	40002000 	.word	0x40002000
 80060ec:	40014000 	.word	0x40014000
 80060f0:	40014400 	.word	0x40014400
 80060f4:	40014800 	.word	0x40014800
 80060f8:	fffffcff 	.word	0xfffffcff

080060fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b086      	sub	sp, #24
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
 8006104:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6a1b      	ldr	r3, [r3, #32]
 800610a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6a1b      	ldr	r3, [r3, #32]
 8006110:	2201      	movs	r2, #1
 8006112:	4393      	bics	r3, r2
 8006114:	001a      	movs	r2, r3
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	685b      	ldr	r3, [r3, #4]
 800611e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	699b      	ldr	r3, [r3, #24]
 8006124:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	4a32      	ldr	r2, [pc, #200]	@ (80061f4 <TIM_OC1_SetConfig+0xf8>)
 800612a:	4013      	ands	r3, r2
 800612c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	2203      	movs	r2, #3
 8006132:	4393      	bics	r3, r2
 8006134:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	68fa      	ldr	r2, [r7, #12]
 800613c:	4313      	orrs	r3, r2
 800613e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006140:	697b      	ldr	r3, [r7, #20]
 8006142:	2202      	movs	r2, #2
 8006144:	4393      	bics	r3, r2
 8006146:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	697a      	ldr	r2, [r7, #20]
 800614e:	4313      	orrs	r3, r2
 8006150:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	4a28      	ldr	r2, [pc, #160]	@ (80061f8 <TIM_OC1_SetConfig+0xfc>)
 8006156:	4293      	cmp	r3, r2
 8006158:	d00b      	beq.n	8006172 <TIM_OC1_SetConfig+0x76>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	4a27      	ldr	r2, [pc, #156]	@ (80061fc <TIM_OC1_SetConfig+0x100>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d007      	beq.n	8006172 <TIM_OC1_SetConfig+0x76>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	4a26      	ldr	r2, [pc, #152]	@ (8006200 <TIM_OC1_SetConfig+0x104>)
 8006166:	4293      	cmp	r3, r2
 8006168:	d003      	beq.n	8006172 <TIM_OC1_SetConfig+0x76>
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	4a25      	ldr	r2, [pc, #148]	@ (8006204 <TIM_OC1_SetConfig+0x108>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d10c      	bne.n	800618c <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006172:	697b      	ldr	r3, [r7, #20]
 8006174:	2208      	movs	r2, #8
 8006176:	4393      	bics	r3, r2
 8006178:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	68db      	ldr	r3, [r3, #12]
 800617e:	697a      	ldr	r2, [r7, #20]
 8006180:	4313      	orrs	r3, r2
 8006182:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	2204      	movs	r2, #4
 8006188:	4393      	bics	r3, r2
 800618a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	4a1a      	ldr	r2, [pc, #104]	@ (80061f8 <TIM_OC1_SetConfig+0xfc>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d00b      	beq.n	80061ac <TIM_OC1_SetConfig+0xb0>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	4a19      	ldr	r2, [pc, #100]	@ (80061fc <TIM_OC1_SetConfig+0x100>)
 8006198:	4293      	cmp	r3, r2
 800619a:	d007      	beq.n	80061ac <TIM_OC1_SetConfig+0xb0>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	4a18      	ldr	r2, [pc, #96]	@ (8006200 <TIM_OC1_SetConfig+0x104>)
 80061a0:	4293      	cmp	r3, r2
 80061a2:	d003      	beq.n	80061ac <TIM_OC1_SetConfig+0xb0>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	4a17      	ldr	r2, [pc, #92]	@ (8006204 <TIM_OC1_SetConfig+0x108>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d111      	bne.n	80061d0 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80061ac:	693b      	ldr	r3, [r7, #16]
 80061ae:	4a16      	ldr	r2, [pc, #88]	@ (8006208 <TIM_OC1_SetConfig+0x10c>)
 80061b0:	4013      	ands	r3, r2
 80061b2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80061b4:	693b      	ldr	r3, [r7, #16]
 80061b6:	4a15      	ldr	r2, [pc, #84]	@ (800620c <TIM_OC1_SetConfig+0x110>)
 80061b8:	4013      	ands	r3, r2
 80061ba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	695b      	ldr	r3, [r3, #20]
 80061c0:	693a      	ldr	r2, [r7, #16]
 80061c2:	4313      	orrs	r3, r2
 80061c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	699b      	ldr	r3, [r3, #24]
 80061ca:	693a      	ldr	r2, [r7, #16]
 80061cc:	4313      	orrs	r3, r2
 80061ce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	693a      	ldr	r2, [r7, #16]
 80061d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	68fa      	ldr	r2, [r7, #12]
 80061da:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	685a      	ldr	r2, [r3, #4]
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	697a      	ldr	r2, [r7, #20]
 80061e8:	621a      	str	r2, [r3, #32]
}
 80061ea:	46c0      	nop			@ (mov r8, r8)
 80061ec:	46bd      	mov	sp, r7
 80061ee:	b006      	add	sp, #24
 80061f0:	bd80      	pop	{r7, pc}
 80061f2:	46c0      	nop			@ (mov r8, r8)
 80061f4:	fffeff8f 	.word	0xfffeff8f
 80061f8:	40012c00 	.word	0x40012c00
 80061fc:	40014000 	.word	0x40014000
 8006200:	40014400 	.word	0x40014400
 8006204:	40014800 	.word	0x40014800
 8006208:	fffffeff 	.word	0xfffffeff
 800620c:	fffffdff 	.word	0xfffffdff

08006210 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b086      	sub	sp, #24
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
 8006218:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6a1b      	ldr	r3, [r3, #32]
 800621e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6a1b      	ldr	r3, [r3, #32]
 8006224:	2210      	movs	r2, #16
 8006226:	4393      	bics	r3, r2
 8006228:	001a      	movs	r2, r3
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	685b      	ldr	r3, [r3, #4]
 8006232:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	699b      	ldr	r3, [r3, #24]
 8006238:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	4a2e      	ldr	r2, [pc, #184]	@ (80062f8 <TIM_OC2_SetConfig+0xe8>)
 800623e:	4013      	ands	r3, r2
 8006240:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	4a2d      	ldr	r2, [pc, #180]	@ (80062fc <TIM_OC2_SetConfig+0xec>)
 8006246:	4013      	ands	r3, r2
 8006248:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	021b      	lsls	r3, r3, #8
 8006250:	68fa      	ldr	r2, [r7, #12]
 8006252:	4313      	orrs	r3, r2
 8006254:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006256:	697b      	ldr	r3, [r7, #20]
 8006258:	2220      	movs	r2, #32
 800625a:	4393      	bics	r3, r2
 800625c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	689b      	ldr	r3, [r3, #8]
 8006262:	011b      	lsls	r3, r3, #4
 8006264:	697a      	ldr	r2, [r7, #20]
 8006266:	4313      	orrs	r3, r2
 8006268:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	4a24      	ldr	r2, [pc, #144]	@ (8006300 <TIM_OC2_SetConfig+0xf0>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d10d      	bne.n	800628e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006272:	697b      	ldr	r3, [r7, #20]
 8006274:	2280      	movs	r2, #128	@ 0x80
 8006276:	4393      	bics	r3, r2
 8006278:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	68db      	ldr	r3, [r3, #12]
 800627e:	011b      	lsls	r3, r3, #4
 8006280:	697a      	ldr	r2, [r7, #20]
 8006282:	4313      	orrs	r3, r2
 8006284:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006286:	697b      	ldr	r3, [r7, #20]
 8006288:	2240      	movs	r2, #64	@ 0x40
 800628a:	4393      	bics	r3, r2
 800628c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	4a1b      	ldr	r2, [pc, #108]	@ (8006300 <TIM_OC2_SetConfig+0xf0>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d00b      	beq.n	80062ae <TIM_OC2_SetConfig+0x9e>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	4a1a      	ldr	r2, [pc, #104]	@ (8006304 <TIM_OC2_SetConfig+0xf4>)
 800629a:	4293      	cmp	r3, r2
 800629c:	d007      	beq.n	80062ae <TIM_OC2_SetConfig+0x9e>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	4a19      	ldr	r2, [pc, #100]	@ (8006308 <TIM_OC2_SetConfig+0xf8>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d003      	beq.n	80062ae <TIM_OC2_SetConfig+0x9e>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	4a18      	ldr	r2, [pc, #96]	@ (800630c <TIM_OC2_SetConfig+0xfc>)
 80062aa:	4293      	cmp	r3, r2
 80062ac:	d113      	bne.n	80062d6 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80062ae:	693b      	ldr	r3, [r7, #16]
 80062b0:	4a17      	ldr	r2, [pc, #92]	@ (8006310 <TIM_OC2_SetConfig+0x100>)
 80062b2:	4013      	ands	r3, r2
 80062b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	4a16      	ldr	r2, [pc, #88]	@ (8006314 <TIM_OC2_SetConfig+0x104>)
 80062ba:	4013      	ands	r3, r2
 80062bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	695b      	ldr	r3, [r3, #20]
 80062c2:	009b      	lsls	r3, r3, #2
 80062c4:	693a      	ldr	r2, [r7, #16]
 80062c6:	4313      	orrs	r3, r2
 80062c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	699b      	ldr	r3, [r3, #24]
 80062ce:	009b      	lsls	r3, r3, #2
 80062d0:	693a      	ldr	r2, [r7, #16]
 80062d2:	4313      	orrs	r3, r2
 80062d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	693a      	ldr	r2, [r7, #16]
 80062da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	68fa      	ldr	r2, [r7, #12]
 80062e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	685a      	ldr	r2, [r3, #4]
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	697a      	ldr	r2, [r7, #20]
 80062ee:	621a      	str	r2, [r3, #32]
}
 80062f0:	46c0      	nop			@ (mov r8, r8)
 80062f2:	46bd      	mov	sp, r7
 80062f4:	b006      	add	sp, #24
 80062f6:	bd80      	pop	{r7, pc}
 80062f8:	feff8fff 	.word	0xfeff8fff
 80062fc:	fffffcff 	.word	0xfffffcff
 8006300:	40012c00 	.word	0x40012c00
 8006304:	40014000 	.word	0x40014000
 8006308:	40014400 	.word	0x40014400
 800630c:	40014800 	.word	0x40014800
 8006310:	fffffbff 	.word	0xfffffbff
 8006314:	fffff7ff 	.word	0xfffff7ff

08006318 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b086      	sub	sp, #24
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
 8006320:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6a1b      	ldr	r3, [r3, #32]
 8006326:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6a1b      	ldr	r3, [r3, #32]
 800632c:	4a33      	ldr	r2, [pc, #204]	@ (80063fc <TIM_OC3_SetConfig+0xe4>)
 800632e:	401a      	ands	r2, r3
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	69db      	ldr	r3, [r3, #28]
 800633e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	4a2f      	ldr	r2, [pc, #188]	@ (8006400 <TIM_OC3_SetConfig+0xe8>)
 8006344:	4013      	ands	r3, r2
 8006346:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	2203      	movs	r2, #3
 800634c:	4393      	bics	r3, r2
 800634e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	68fa      	ldr	r2, [r7, #12]
 8006356:	4313      	orrs	r3, r2
 8006358:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800635a:	697b      	ldr	r3, [r7, #20]
 800635c:	4a29      	ldr	r2, [pc, #164]	@ (8006404 <TIM_OC3_SetConfig+0xec>)
 800635e:	4013      	ands	r3, r2
 8006360:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	689b      	ldr	r3, [r3, #8]
 8006366:	021b      	lsls	r3, r3, #8
 8006368:	697a      	ldr	r2, [r7, #20]
 800636a:	4313      	orrs	r3, r2
 800636c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	4a25      	ldr	r2, [pc, #148]	@ (8006408 <TIM_OC3_SetConfig+0xf0>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d10d      	bne.n	8006392 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006376:	697b      	ldr	r3, [r7, #20]
 8006378:	4a24      	ldr	r2, [pc, #144]	@ (800640c <TIM_OC3_SetConfig+0xf4>)
 800637a:	4013      	ands	r3, r2
 800637c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	68db      	ldr	r3, [r3, #12]
 8006382:	021b      	lsls	r3, r3, #8
 8006384:	697a      	ldr	r2, [r7, #20]
 8006386:	4313      	orrs	r3, r2
 8006388:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800638a:	697b      	ldr	r3, [r7, #20]
 800638c:	4a20      	ldr	r2, [pc, #128]	@ (8006410 <TIM_OC3_SetConfig+0xf8>)
 800638e:	4013      	ands	r3, r2
 8006390:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	4a1c      	ldr	r2, [pc, #112]	@ (8006408 <TIM_OC3_SetConfig+0xf0>)
 8006396:	4293      	cmp	r3, r2
 8006398:	d00b      	beq.n	80063b2 <TIM_OC3_SetConfig+0x9a>
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	4a1d      	ldr	r2, [pc, #116]	@ (8006414 <TIM_OC3_SetConfig+0xfc>)
 800639e:	4293      	cmp	r3, r2
 80063a0:	d007      	beq.n	80063b2 <TIM_OC3_SetConfig+0x9a>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	4a1c      	ldr	r2, [pc, #112]	@ (8006418 <TIM_OC3_SetConfig+0x100>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d003      	beq.n	80063b2 <TIM_OC3_SetConfig+0x9a>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	4a1b      	ldr	r2, [pc, #108]	@ (800641c <TIM_OC3_SetConfig+0x104>)
 80063ae:	4293      	cmp	r3, r2
 80063b0:	d113      	bne.n	80063da <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80063b2:	693b      	ldr	r3, [r7, #16]
 80063b4:	4a1a      	ldr	r2, [pc, #104]	@ (8006420 <TIM_OC3_SetConfig+0x108>)
 80063b6:	4013      	ands	r3, r2
 80063b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80063ba:	693b      	ldr	r3, [r7, #16]
 80063bc:	4a19      	ldr	r2, [pc, #100]	@ (8006424 <TIM_OC3_SetConfig+0x10c>)
 80063be:	4013      	ands	r3, r2
 80063c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	695b      	ldr	r3, [r3, #20]
 80063c6:	011b      	lsls	r3, r3, #4
 80063c8:	693a      	ldr	r2, [r7, #16]
 80063ca:	4313      	orrs	r3, r2
 80063cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	699b      	ldr	r3, [r3, #24]
 80063d2:	011b      	lsls	r3, r3, #4
 80063d4:	693a      	ldr	r2, [r7, #16]
 80063d6:	4313      	orrs	r3, r2
 80063d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	693a      	ldr	r2, [r7, #16]
 80063de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	68fa      	ldr	r2, [r7, #12]
 80063e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	685a      	ldr	r2, [r3, #4]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	697a      	ldr	r2, [r7, #20]
 80063f2:	621a      	str	r2, [r3, #32]
}
 80063f4:	46c0      	nop			@ (mov r8, r8)
 80063f6:	46bd      	mov	sp, r7
 80063f8:	b006      	add	sp, #24
 80063fa:	bd80      	pop	{r7, pc}
 80063fc:	fffffeff 	.word	0xfffffeff
 8006400:	fffeff8f 	.word	0xfffeff8f
 8006404:	fffffdff 	.word	0xfffffdff
 8006408:	40012c00 	.word	0x40012c00
 800640c:	fffff7ff 	.word	0xfffff7ff
 8006410:	fffffbff 	.word	0xfffffbff
 8006414:	40014000 	.word	0x40014000
 8006418:	40014400 	.word	0x40014400
 800641c:	40014800 	.word	0x40014800
 8006420:	ffffefff 	.word	0xffffefff
 8006424:	ffffdfff 	.word	0xffffdfff

08006428 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006428:	b580      	push	{r7, lr}
 800642a:	b086      	sub	sp, #24
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
 8006430:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6a1b      	ldr	r3, [r3, #32]
 8006436:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6a1b      	ldr	r3, [r3, #32]
 800643c:	4a26      	ldr	r2, [pc, #152]	@ (80064d8 <TIM_OC4_SetConfig+0xb0>)
 800643e:	401a      	ands	r2, r3
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	685b      	ldr	r3, [r3, #4]
 8006448:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	69db      	ldr	r3, [r3, #28]
 800644e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	4a22      	ldr	r2, [pc, #136]	@ (80064dc <TIM_OC4_SetConfig+0xb4>)
 8006454:	4013      	ands	r3, r2
 8006456:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	4a21      	ldr	r2, [pc, #132]	@ (80064e0 <TIM_OC4_SetConfig+0xb8>)
 800645c:	4013      	ands	r3, r2
 800645e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	021b      	lsls	r3, r3, #8
 8006466:	68fa      	ldr	r2, [r7, #12]
 8006468:	4313      	orrs	r3, r2
 800646a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800646c:	693b      	ldr	r3, [r7, #16]
 800646e:	4a1d      	ldr	r2, [pc, #116]	@ (80064e4 <TIM_OC4_SetConfig+0xbc>)
 8006470:	4013      	ands	r3, r2
 8006472:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	689b      	ldr	r3, [r3, #8]
 8006478:	031b      	lsls	r3, r3, #12
 800647a:	693a      	ldr	r2, [r7, #16]
 800647c:	4313      	orrs	r3, r2
 800647e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	4a19      	ldr	r2, [pc, #100]	@ (80064e8 <TIM_OC4_SetConfig+0xc0>)
 8006484:	4293      	cmp	r3, r2
 8006486:	d00b      	beq.n	80064a0 <TIM_OC4_SetConfig+0x78>
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	4a18      	ldr	r2, [pc, #96]	@ (80064ec <TIM_OC4_SetConfig+0xc4>)
 800648c:	4293      	cmp	r3, r2
 800648e:	d007      	beq.n	80064a0 <TIM_OC4_SetConfig+0x78>
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	4a17      	ldr	r2, [pc, #92]	@ (80064f0 <TIM_OC4_SetConfig+0xc8>)
 8006494:	4293      	cmp	r3, r2
 8006496:	d003      	beq.n	80064a0 <TIM_OC4_SetConfig+0x78>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	4a16      	ldr	r2, [pc, #88]	@ (80064f4 <TIM_OC4_SetConfig+0xcc>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d109      	bne.n	80064b4 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	4a15      	ldr	r2, [pc, #84]	@ (80064f8 <TIM_OC4_SetConfig+0xd0>)
 80064a4:	4013      	ands	r3, r2
 80064a6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	695b      	ldr	r3, [r3, #20]
 80064ac:	019b      	lsls	r3, r3, #6
 80064ae:	697a      	ldr	r2, [r7, #20]
 80064b0:	4313      	orrs	r3, r2
 80064b2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	697a      	ldr	r2, [r7, #20]
 80064b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	68fa      	ldr	r2, [r7, #12]
 80064be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	685a      	ldr	r2, [r3, #4]
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	693a      	ldr	r2, [r7, #16]
 80064cc:	621a      	str	r2, [r3, #32]
}
 80064ce:	46c0      	nop			@ (mov r8, r8)
 80064d0:	46bd      	mov	sp, r7
 80064d2:	b006      	add	sp, #24
 80064d4:	bd80      	pop	{r7, pc}
 80064d6:	46c0      	nop			@ (mov r8, r8)
 80064d8:	ffffefff 	.word	0xffffefff
 80064dc:	feff8fff 	.word	0xfeff8fff
 80064e0:	fffffcff 	.word	0xfffffcff
 80064e4:	ffffdfff 	.word	0xffffdfff
 80064e8:	40012c00 	.word	0x40012c00
 80064ec:	40014000 	.word	0x40014000
 80064f0:	40014400 	.word	0x40014400
 80064f4:	40014800 	.word	0x40014800
 80064f8:	ffffbfff 	.word	0xffffbfff

080064fc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b086      	sub	sp, #24
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
 8006504:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6a1b      	ldr	r3, [r3, #32]
 800650a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6a1b      	ldr	r3, [r3, #32]
 8006510:	4a23      	ldr	r2, [pc, #140]	@ (80065a0 <TIM_OC5_SetConfig+0xa4>)
 8006512:	401a      	ands	r2, r3
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	685b      	ldr	r3, [r3, #4]
 800651c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006522:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	4a1f      	ldr	r2, [pc, #124]	@ (80065a4 <TIM_OC5_SetConfig+0xa8>)
 8006528:	4013      	ands	r3, r2
 800652a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	68fa      	ldr	r2, [r7, #12]
 8006532:	4313      	orrs	r3, r2
 8006534:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006536:	693b      	ldr	r3, [r7, #16]
 8006538:	4a1b      	ldr	r2, [pc, #108]	@ (80065a8 <TIM_OC5_SetConfig+0xac>)
 800653a:	4013      	ands	r3, r2
 800653c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	689b      	ldr	r3, [r3, #8]
 8006542:	041b      	lsls	r3, r3, #16
 8006544:	693a      	ldr	r2, [r7, #16]
 8006546:	4313      	orrs	r3, r2
 8006548:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	4a17      	ldr	r2, [pc, #92]	@ (80065ac <TIM_OC5_SetConfig+0xb0>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d00b      	beq.n	800656a <TIM_OC5_SetConfig+0x6e>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	4a16      	ldr	r2, [pc, #88]	@ (80065b0 <TIM_OC5_SetConfig+0xb4>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d007      	beq.n	800656a <TIM_OC5_SetConfig+0x6e>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	4a15      	ldr	r2, [pc, #84]	@ (80065b4 <TIM_OC5_SetConfig+0xb8>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d003      	beq.n	800656a <TIM_OC5_SetConfig+0x6e>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	4a14      	ldr	r2, [pc, #80]	@ (80065b8 <TIM_OC5_SetConfig+0xbc>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d109      	bne.n	800657e <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800656a:	697b      	ldr	r3, [r7, #20]
 800656c:	4a0c      	ldr	r2, [pc, #48]	@ (80065a0 <TIM_OC5_SetConfig+0xa4>)
 800656e:	4013      	ands	r3, r2
 8006570:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	695b      	ldr	r3, [r3, #20]
 8006576:	021b      	lsls	r3, r3, #8
 8006578:	697a      	ldr	r2, [r7, #20]
 800657a:	4313      	orrs	r3, r2
 800657c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	697a      	ldr	r2, [r7, #20]
 8006582:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	68fa      	ldr	r2, [r7, #12]
 8006588:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	685a      	ldr	r2, [r3, #4]
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	693a      	ldr	r2, [r7, #16]
 8006596:	621a      	str	r2, [r3, #32]
}
 8006598:	46c0      	nop			@ (mov r8, r8)
 800659a:	46bd      	mov	sp, r7
 800659c:	b006      	add	sp, #24
 800659e:	bd80      	pop	{r7, pc}
 80065a0:	fffeffff 	.word	0xfffeffff
 80065a4:	fffeff8f 	.word	0xfffeff8f
 80065a8:	fffdffff 	.word	0xfffdffff
 80065ac:	40012c00 	.word	0x40012c00
 80065b0:	40014000 	.word	0x40014000
 80065b4:	40014400 	.word	0x40014400
 80065b8:	40014800 	.word	0x40014800

080065bc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80065bc:	b580      	push	{r7, lr}
 80065be:	b086      	sub	sp, #24
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
 80065c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6a1b      	ldr	r3, [r3, #32]
 80065ca:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6a1b      	ldr	r3, [r3, #32]
 80065d0:	4a24      	ldr	r2, [pc, #144]	@ (8006664 <TIM_OC6_SetConfig+0xa8>)
 80065d2:	401a      	ands	r2, r3
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	685b      	ldr	r3, [r3, #4]
 80065dc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	4a20      	ldr	r2, [pc, #128]	@ (8006668 <TIM_OC6_SetConfig+0xac>)
 80065e8:	4013      	ands	r3, r2
 80065ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	021b      	lsls	r3, r3, #8
 80065f2:	68fa      	ldr	r2, [r7, #12]
 80065f4:	4313      	orrs	r3, r2
 80065f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	4a1c      	ldr	r2, [pc, #112]	@ (800666c <TIM_OC6_SetConfig+0xb0>)
 80065fc:	4013      	ands	r3, r2
 80065fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	689b      	ldr	r3, [r3, #8]
 8006604:	051b      	lsls	r3, r3, #20
 8006606:	693a      	ldr	r2, [r7, #16]
 8006608:	4313      	orrs	r3, r2
 800660a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	4a18      	ldr	r2, [pc, #96]	@ (8006670 <TIM_OC6_SetConfig+0xb4>)
 8006610:	4293      	cmp	r3, r2
 8006612:	d00b      	beq.n	800662c <TIM_OC6_SetConfig+0x70>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	4a17      	ldr	r2, [pc, #92]	@ (8006674 <TIM_OC6_SetConfig+0xb8>)
 8006618:	4293      	cmp	r3, r2
 800661a:	d007      	beq.n	800662c <TIM_OC6_SetConfig+0x70>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	4a16      	ldr	r2, [pc, #88]	@ (8006678 <TIM_OC6_SetConfig+0xbc>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d003      	beq.n	800662c <TIM_OC6_SetConfig+0x70>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	4a15      	ldr	r2, [pc, #84]	@ (800667c <TIM_OC6_SetConfig+0xc0>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d109      	bne.n	8006640 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800662c:	697b      	ldr	r3, [r7, #20]
 800662e:	4a14      	ldr	r2, [pc, #80]	@ (8006680 <TIM_OC6_SetConfig+0xc4>)
 8006630:	4013      	ands	r3, r2
 8006632:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	695b      	ldr	r3, [r3, #20]
 8006638:	029b      	lsls	r3, r3, #10
 800663a:	697a      	ldr	r2, [r7, #20]
 800663c:	4313      	orrs	r3, r2
 800663e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	697a      	ldr	r2, [r7, #20]
 8006644:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	68fa      	ldr	r2, [r7, #12]
 800664a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	685a      	ldr	r2, [r3, #4]
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	693a      	ldr	r2, [r7, #16]
 8006658:	621a      	str	r2, [r3, #32]
}
 800665a:	46c0      	nop			@ (mov r8, r8)
 800665c:	46bd      	mov	sp, r7
 800665e:	b006      	add	sp, #24
 8006660:	bd80      	pop	{r7, pc}
 8006662:	46c0      	nop			@ (mov r8, r8)
 8006664:	ffefffff 	.word	0xffefffff
 8006668:	feff8fff 	.word	0xfeff8fff
 800666c:	ffdfffff 	.word	0xffdfffff
 8006670:	40012c00 	.word	0x40012c00
 8006674:	40014000 	.word	0x40014000
 8006678:	40014400 	.word	0x40014400
 800667c:	40014800 	.word	0x40014800
 8006680:	fffbffff 	.word	0xfffbffff

08006684 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b086      	sub	sp, #24
 8006688:	af00      	add	r7, sp, #0
 800668a:	60f8      	str	r0, [r7, #12]
 800668c:	60b9      	str	r1, [r7, #8]
 800668e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	6a1b      	ldr	r3, [r3, #32]
 8006694:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	6a1b      	ldr	r3, [r3, #32]
 800669a:	2201      	movs	r2, #1
 800669c:	4393      	bics	r3, r2
 800669e:	001a      	movs	r2, r3
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	699b      	ldr	r3, [r3, #24]
 80066a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80066aa:	693b      	ldr	r3, [r7, #16]
 80066ac:	22f0      	movs	r2, #240	@ 0xf0
 80066ae:	4393      	bics	r3, r2
 80066b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	011b      	lsls	r3, r3, #4
 80066b6:	693a      	ldr	r2, [r7, #16]
 80066b8:	4313      	orrs	r3, r2
 80066ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80066bc:	697b      	ldr	r3, [r7, #20]
 80066be:	220a      	movs	r2, #10
 80066c0:	4393      	bics	r3, r2
 80066c2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80066c4:	697a      	ldr	r2, [r7, #20]
 80066c6:	68bb      	ldr	r3, [r7, #8]
 80066c8:	4313      	orrs	r3, r2
 80066ca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	693a      	ldr	r2, [r7, #16]
 80066d0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	697a      	ldr	r2, [r7, #20]
 80066d6:	621a      	str	r2, [r3, #32]
}
 80066d8:	46c0      	nop			@ (mov r8, r8)
 80066da:	46bd      	mov	sp, r7
 80066dc:	b006      	add	sp, #24
 80066de:	bd80      	pop	{r7, pc}

080066e0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b086      	sub	sp, #24
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	60f8      	str	r0, [r7, #12]
 80066e8:	60b9      	str	r1, [r7, #8]
 80066ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	6a1b      	ldr	r3, [r3, #32]
 80066f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	6a1b      	ldr	r3, [r3, #32]
 80066f6:	2210      	movs	r2, #16
 80066f8:	4393      	bics	r3, r2
 80066fa:	001a      	movs	r2, r3
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	699b      	ldr	r3, [r3, #24]
 8006704:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006706:	693b      	ldr	r3, [r7, #16]
 8006708:	4a0d      	ldr	r2, [pc, #52]	@ (8006740 <TIM_TI2_ConfigInputStage+0x60>)
 800670a:	4013      	ands	r3, r2
 800670c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	031b      	lsls	r3, r3, #12
 8006712:	693a      	ldr	r2, [r7, #16]
 8006714:	4313      	orrs	r3, r2
 8006716:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006718:	697b      	ldr	r3, [r7, #20]
 800671a:	22a0      	movs	r2, #160	@ 0xa0
 800671c:	4393      	bics	r3, r2
 800671e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	011b      	lsls	r3, r3, #4
 8006724:	697a      	ldr	r2, [r7, #20]
 8006726:	4313      	orrs	r3, r2
 8006728:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	693a      	ldr	r2, [r7, #16]
 800672e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	697a      	ldr	r2, [r7, #20]
 8006734:	621a      	str	r2, [r3, #32]
}
 8006736:	46c0      	nop			@ (mov r8, r8)
 8006738:	46bd      	mov	sp, r7
 800673a:	b006      	add	sp, #24
 800673c:	bd80      	pop	{r7, pc}
 800673e:	46c0      	nop			@ (mov r8, r8)
 8006740:	ffff0fff 	.word	0xffff0fff

08006744 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b084      	sub	sp, #16
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
 800674c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	689b      	ldr	r3, [r3, #8]
 8006752:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	4a08      	ldr	r2, [pc, #32]	@ (8006778 <TIM_ITRx_SetConfig+0x34>)
 8006758:	4013      	ands	r3, r2
 800675a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800675c:	683a      	ldr	r2, [r7, #0]
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	4313      	orrs	r3, r2
 8006762:	2207      	movs	r2, #7
 8006764:	4313      	orrs	r3, r2
 8006766:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	68fa      	ldr	r2, [r7, #12]
 800676c:	609a      	str	r2, [r3, #8]
}
 800676e:	46c0      	nop			@ (mov r8, r8)
 8006770:	46bd      	mov	sp, r7
 8006772:	b004      	add	sp, #16
 8006774:	bd80      	pop	{r7, pc}
 8006776:	46c0      	nop			@ (mov r8, r8)
 8006778:	ffcfff8f 	.word	0xffcfff8f

0800677c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b086      	sub	sp, #24
 8006780:	af00      	add	r7, sp, #0
 8006782:	60f8      	str	r0, [r7, #12]
 8006784:	60b9      	str	r1, [r7, #8]
 8006786:	607a      	str	r2, [r7, #4]
 8006788:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	689b      	ldr	r3, [r3, #8]
 800678e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006790:	697b      	ldr	r3, [r7, #20]
 8006792:	4a09      	ldr	r2, [pc, #36]	@ (80067b8 <TIM_ETR_SetConfig+0x3c>)
 8006794:	4013      	ands	r3, r2
 8006796:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	021a      	lsls	r2, r3, #8
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	431a      	orrs	r2, r3
 80067a0:	68bb      	ldr	r3, [r7, #8]
 80067a2:	4313      	orrs	r3, r2
 80067a4:	697a      	ldr	r2, [r7, #20]
 80067a6:	4313      	orrs	r3, r2
 80067a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	697a      	ldr	r2, [r7, #20]
 80067ae:	609a      	str	r2, [r3, #8]
}
 80067b0:	46c0      	nop			@ (mov r8, r8)
 80067b2:	46bd      	mov	sp, r7
 80067b4:	b006      	add	sp, #24
 80067b6:	bd80      	pop	{r7, pc}
 80067b8:	ffff00ff 	.word	0xffff00ff

080067bc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	b086      	sub	sp, #24
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	60f8      	str	r0, [r7, #12]
 80067c4:	60b9      	str	r1, [r7, #8]
 80067c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	221f      	movs	r2, #31
 80067cc:	4013      	ands	r3, r2
 80067ce:	2201      	movs	r2, #1
 80067d0:	409a      	lsls	r2, r3
 80067d2:	0013      	movs	r3, r2
 80067d4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	6a1b      	ldr	r3, [r3, #32]
 80067da:	697a      	ldr	r2, [r7, #20]
 80067dc:	43d2      	mvns	r2, r2
 80067de:	401a      	ands	r2, r3
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	6a1a      	ldr	r2, [r3, #32]
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	211f      	movs	r1, #31
 80067ec:	400b      	ands	r3, r1
 80067ee:	6879      	ldr	r1, [r7, #4]
 80067f0:	4099      	lsls	r1, r3
 80067f2:	000b      	movs	r3, r1
 80067f4:	431a      	orrs	r2, r3
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	621a      	str	r2, [r3, #32]
}
 80067fa:	46c0      	nop			@ (mov r8, r8)
 80067fc:	46bd      	mov	sp, r7
 80067fe:	b006      	add	sp, #24
 8006800:	bd80      	pop	{r7, pc}
	...

08006804 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b084      	sub	sp, #16
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
 800680c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	223c      	movs	r2, #60	@ 0x3c
 8006812:	5c9b      	ldrb	r3, [r3, r2]
 8006814:	2b01      	cmp	r3, #1
 8006816:	d101      	bne.n	800681c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006818:	2302      	movs	r3, #2
 800681a:	e05a      	b.n	80068d2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	223c      	movs	r2, #60	@ 0x3c
 8006820:	2101      	movs	r1, #1
 8006822:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	223d      	movs	r2, #61	@ 0x3d
 8006828:	2102      	movs	r1, #2
 800682a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	685b      	ldr	r3, [r3, #4]
 8006832:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	689b      	ldr	r3, [r3, #8]
 800683a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	4a26      	ldr	r2, [pc, #152]	@ (80068dc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006842:	4293      	cmp	r3, r2
 8006844:	d108      	bne.n	8006858 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	4a25      	ldr	r2, [pc, #148]	@ (80068e0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800684a:	4013      	ands	r3, r2
 800684c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	685b      	ldr	r3, [r3, #4]
 8006852:	68fa      	ldr	r2, [r7, #12]
 8006854:	4313      	orrs	r3, r2
 8006856:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	2270      	movs	r2, #112	@ 0x70
 800685c:	4393      	bics	r3, r2
 800685e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	68fa      	ldr	r2, [r7, #12]
 8006866:	4313      	orrs	r3, r2
 8006868:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	68fa      	ldr	r2, [r7, #12]
 8006870:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4a19      	ldr	r2, [pc, #100]	@ (80068dc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d014      	beq.n	80068a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681a      	ldr	r2, [r3, #0]
 8006880:	2380      	movs	r3, #128	@ 0x80
 8006882:	05db      	lsls	r3, r3, #23
 8006884:	429a      	cmp	r2, r3
 8006886:	d00e      	beq.n	80068a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	4a15      	ldr	r2, [pc, #84]	@ (80068e4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d009      	beq.n	80068a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	4a14      	ldr	r2, [pc, #80]	@ (80068e8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006898:	4293      	cmp	r3, r2
 800689a:	d004      	beq.n	80068a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	4a12      	ldr	r2, [pc, #72]	@ (80068ec <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d10c      	bne.n	80068c0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80068a6:	68bb      	ldr	r3, [r7, #8]
 80068a8:	2280      	movs	r2, #128	@ 0x80
 80068aa:	4393      	bics	r3, r2
 80068ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	689b      	ldr	r3, [r3, #8]
 80068b2:	68ba      	ldr	r2, [r7, #8]
 80068b4:	4313      	orrs	r3, r2
 80068b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	68ba      	ldr	r2, [r7, #8]
 80068be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	223d      	movs	r2, #61	@ 0x3d
 80068c4:	2101      	movs	r1, #1
 80068c6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	223c      	movs	r2, #60	@ 0x3c
 80068cc:	2100      	movs	r1, #0
 80068ce:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80068d0:	2300      	movs	r3, #0
}
 80068d2:	0018      	movs	r0, r3
 80068d4:	46bd      	mov	sp, r7
 80068d6:	b004      	add	sp, #16
 80068d8:	bd80      	pop	{r7, pc}
 80068da:	46c0      	nop			@ (mov r8, r8)
 80068dc:	40012c00 	.word	0x40012c00
 80068e0:	ff0fffff 	.word	0xff0fffff
 80068e4:	40000400 	.word	0x40000400
 80068e8:	40000800 	.word	0x40000800
 80068ec:	40014000 	.word	0x40014000

080068f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b082      	sub	sp, #8
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d101      	bne.n	8006902 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80068fe:	2301      	movs	r3, #1
 8006900:	e046      	b.n	8006990 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2288      	movs	r2, #136	@ 0x88
 8006906:	589b      	ldr	r3, [r3, r2]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d107      	bne.n	800691c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2284      	movs	r2, #132	@ 0x84
 8006910:	2100      	movs	r1, #0
 8006912:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	0018      	movs	r0, r3
 8006918:	f7fa fe4e 	bl	80015b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2288      	movs	r2, #136	@ 0x88
 8006920:	2124      	movs	r1, #36	@ 0x24
 8006922:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	681a      	ldr	r2, [r3, #0]
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	2101      	movs	r1, #1
 8006930:	438a      	bics	r2, r1
 8006932:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006938:	2b00      	cmp	r3, #0
 800693a:	d003      	beq.n	8006944 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	0018      	movs	r0, r3
 8006940:	f000 fec4 	bl	80076cc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	0018      	movs	r0, r3
 8006948:	f000 fb6a 	bl	8007020 <UART_SetConfig>
 800694c:	0003      	movs	r3, r0
 800694e:	2b01      	cmp	r3, #1
 8006950:	d101      	bne.n	8006956 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8006952:	2301      	movs	r3, #1
 8006954:	e01c      	b.n	8006990 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	685a      	ldr	r2, [r3, #4]
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	490d      	ldr	r1, [pc, #52]	@ (8006998 <HAL_UART_Init+0xa8>)
 8006962:	400a      	ands	r2, r1
 8006964:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	689a      	ldr	r2, [r3, #8]
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	212a      	movs	r1, #42	@ 0x2a
 8006972:	438a      	bics	r2, r1
 8006974:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	681a      	ldr	r2, [r3, #0]
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	2101      	movs	r1, #1
 8006982:	430a      	orrs	r2, r1
 8006984:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	0018      	movs	r0, r3
 800698a:	f000 ff53 	bl	8007834 <UART_CheckIdleState>
 800698e:	0003      	movs	r3, r0
}
 8006990:	0018      	movs	r0, r3
 8006992:	46bd      	mov	sp, r7
 8006994:	b002      	add	sp, #8
 8006996:	bd80      	pop	{r7, pc}
 8006998:	ffffb7ff 	.word	0xffffb7ff

0800699c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800699c:	b5b0      	push	{r4, r5, r7, lr}
 800699e:	b0aa      	sub	sp, #168	@ 0xa8
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	69db      	ldr	r3, [r3, #28]
 80069aa:	22a4      	movs	r2, #164	@ 0xa4
 80069ac:	18b9      	adds	r1, r7, r2
 80069ae:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	20a0      	movs	r0, #160	@ 0xa0
 80069b8:	1839      	adds	r1, r7, r0
 80069ba:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	689b      	ldr	r3, [r3, #8]
 80069c2:	249c      	movs	r4, #156	@ 0x9c
 80069c4:	1939      	adds	r1, r7, r4
 80069c6:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80069c8:	0011      	movs	r1, r2
 80069ca:	18bb      	adds	r3, r7, r2
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	4aa2      	ldr	r2, [pc, #648]	@ (8006c58 <HAL_UART_IRQHandler+0x2bc>)
 80069d0:	4013      	ands	r3, r2
 80069d2:	2298      	movs	r2, #152	@ 0x98
 80069d4:	18bd      	adds	r5, r7, r2
 80069d6:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 80069d8:	18bb      	adds	r3, r7, r2
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d11a      	bne.n	8006a16 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80069e0:	187b      	adds	r3, r7, r1
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	2220      	movs	r2, #32
 80069e6:	4013      	ands	r3, r2
 80069e8:	d015      	beq.n	8006a16 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80069ea:	183b      	adds	r3, r7, r0
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	2220      	movs	r2, #32
 80069f0:	4013      	ands	r3, r2
 80069f2:	d105      	bne.n	8006a00 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80069f4:	193b      	adds	r3, r7, r4
 80069f6:	681a      	ldr	r2, [r3, #0]
 80069f8:	2380      	movs	r3, #128	@ 0x80
 80069fa:	055b      	lsls	r3, r3, #21
 80069fc:	4013      	ands	r3, r2
 80069fe:	d00a      	beq.n	8006a16 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d100      	bne.n	8006a0a <HAL_UART_IRQHandler+0x6e>
 8006a08:	e2dc      	b.n	8006fc4 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a0e:	687a      	ldr	r2, [r7, #4]
 8006a10:	0010      	movs	r0, r2
 8006a12:	4798      	blx	r3
      }
      return;
 8006a14:	e2d6      	b.n	8006fc4 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006a16:	2398      	movs	r3, #152	@ 0x98
 8006a18:	18fb      	adds	r3, r7, r3
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d100      	bne.n	8006a22 <HAL_UART_IRQHandler+0x86>
 8006a20:	e122      	b.n	8006c68 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006a22:	239c      	movs	r3, #156	@ 0x9c
 8006a24:	18fb      	adds	r3, r7, r3
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	4a8c      	ldr	r2, [pc, #560]	@ (8006c5c <HAL_UART_IRQHandler+0x2c0>)
 8006a2a:	4013      	ands	r3, r2
 8006a2c:	d106      	bne.n	8006a3c <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006a2e:	23a0      	movs	r3, #160	@ 0xa0
 8006a30:	18fb      	adds	r3, r7, r3
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	4a8a      	ldr	r2, [pc, #552]	@ (8006c60 <HAL_UART_IRQHandler+0x2c4>)
 8006a36:	4013      	ands	r3, r2
 8006a38:	d100      	bne.n	8006a3c <HAL_UART_IRQHandler+0xa0>
 8006a3a:	e115      	b.n	8006c68 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006a3c:	23a4      	movs	r3, #164	@ 0xa4
 8006a3e:	18fb      	adds	r3, r7, r3
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	2201      	movs	r2, #1
 8006a44:	4013      	ands	r3, r2
 8006a46:	d012      	beq.n	8006a6e <HAL_UART_IRQHandler+0xd2>
 8006a48:	23a0      	movs	r3, #160	@ 0xa0
 8006a4a:	18fb      	adds	r3, r7, r3
 8006a4c:	681a      	ldr	r2, [r3, #0]
 8006a4e:	2380      	movs	r3, #128	@ 0x80
 8006a50:	005b      	lsls	r3, r3, #1
 8006a52:	4013      	ands	r3, r2
 8006a54:	d00b      	beq.n	8006a6e <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	2201      	movs	r2, #1
 8006a5c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2290      	movs	r2, #144	@ 0x90
 8006a62:	589b      	ldr	r3, [r3, r2]
 8006a64:	2201      	movs	r2, #1
 8006a66:	431a      	orrs	r2, r3
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2190      	movs	r1, #144	@ 0x90
 8006a6c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a6e:	23a4      	movs	r3, #164	@ 0xa4
 8006a70:	18fb      	adds	r3, r7, r3
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	2202      	movs	r2, #2
 8006a76:	4013      	ands	r3, r2
 8006a78:	d011      	beq.n	8006a9e <HAL_UART_IRQHandler+0x102>
 8006a7a:	239c      	movs	r3, #156	@ 0x9c
 8006a7c:	18fb      	adds	r3, r7, r3
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	2201      	movs	r2, #1
 8006a82:	4013      	ands	r3, r2
 8006a84:	d00b      	beq.n	8006a9e <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	2202      	movs	r2, #2
 8006a8c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2290      	movs	r2, #144	@ 0x90
 8006a92:	589b      	ldr	r3, [r3, r2]
 8006a94:	2204      	movs	r2, #4
 8006a96:	431a      	orrs	r2, r3
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2190      	movs	r1, #144	@ 0x90
 8006a9c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a9e:	23a4      	movs	r3, #164	@ 0xa4
 8006aa0:	18fb      	adds	r3, r7, r3
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	2204      	movs	r2, #4
 8006aa6:	4013      	ands	r3, r2
 8006aa8:	d011      	beq.n	8006ace <HAL_UART_IRQHandler+0x132>
 8006aaa:	239c      	movs	r3, #156	@ 0x9c
 8006aac:	18fb      	adds	r3, r7, r3
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	2201      	movs	r2, #1
 8006ab2:	4013      	ands	r3, r2
 8006ab4:	d00b      	beq.n	8006ace <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	2204      	movs	r2, #4
 8006abc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2290      	movs	r2, #144	@ 0x90
 8006ac2:	589b      	ldr	r3, [r3, r2]
 8006ac4:	2202      	movs	r2, #2
 8006ac6:	431a      	orrs	r2, r3
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2190      	movs	r1, #144	@ 0x90
 8006acc:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006ace:	23a4      	movs	r3, #164	@ 0xa4
 8006ad0:	18fb      	adds	r3, r7, r3
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	2208      	movs	r2, #8
 8006ad6:	4013      	ands	r3, r2
 8006ad8:	d017      	beq.n	8006b0a <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006ada:	23a0      	movs	r3, #160	@ 0xa0
 8006adc:	18fb      	adds	r3, r7, r3
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	2220      	movs	r2, #32
 8006ae2:	4013      	ands	r3, r2
 8006ae4:	d105      	bne.n	8006af2 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006ae6:	239c      	movs	r3, #156	@ 0x9c
 8006ae8:	18fb      	adds	r3, r7, r3
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	4a5b      	ldr	r2, [pc, #364]	@ (8006c5c <HAL_UART_IRQHandler+0x2c0>)
 8006aee:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006af0:	d00b      	beq.n	8006b0a <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	2208      	movs	r2, #8
 8006af8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2290      	movs	r2, #144	@ 0x90
 8006afe:	589b      	ldr	r3, [r3, r2]
 8006b00:	2208      	movs	r2, #8
 8006b02:	431a      	orrs	r2, r3
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2190      	movs	r1, #144	@ 0x90
 8006b08:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006b0a:	23a4      	movs	r3, #164	@ 0xa4
 8006b0c:	18fb      	adds	r3, r7, r3
 8006b0e:	681a      	ldr	r2, [r3, #0]
 8006b10:	2380      	movs	r3, #128	@ 0x80
 8006b12:	011b      	lsls	r3, r3, #4
 8006b14:	4013      	ands	r3, r2
 8006b16:	d013      	beq.n	8006b40 <HAL_UART_IRQHandler+0x1a4>
 8006b18:	23a0      	movs	r3, #160	@ 0xa0
 8006b1a:	18fb      	adds	r3, r7, r3
 8006b1c:	681a      	ldr	r2, [r3, #0]
 8006b1e:	2380      	movs	r3, #128	@ 0x80
 8006b20:	04db      	lsls	r3, r3, #19
 8006b22:	4013      	ands	r3, r2
 8006b24:	d00c      	beq.n	8006b40 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	2280      	movs	r2, #128	@ 0x80
 8006b2c:	0112      	lsls	r2, r2, #4
 8006b2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2290      	movs	r2, #144	@ 0x90
 8006b34:	589b      	ldr	r3, [r3, r2]
 8006b36:	2220      	movs	r2, #32
 8006b38:	431a      	orrs	r2, r3
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2190      	movs	r1, #144	@ 0x90
 8006b3e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2290      	movs	r2, #144	@ 0x90
 8006b44:	589b      	ldr	r3, [r3, r2]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d100      	bne.n	8006b4c <HAL_UART_IRQHandler+0x1b0>
 8006b4a:	e23d      	b.n	8006fc8 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006b4c:	23a4      	movs	r3, #164	@ 0xa4
 8006b4e:	18fb      	adds	r3, r7, r3
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	2220      	movs	r2, #32
 8006b54:	4013      	ands	r3, r2
 8006b56:	d015      	beq.n	8006b84 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006b58:	23a0      	movs	r3, #160	@ 0xa0
 8006b5a:	18fb      	adds	r3, r7, r3
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	2220      	movs	r2, #32
 8006b60:	4013      	ands	r3, r2
 8006b62:	d106      	bne.n	8006b72 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006b64:	239c      	movs	r3, #156	@ 0x9c
 8006b66:	18fb      	adds	r3, r7, r3
 8006b68:	681a      	ldr	r2, [r3, #0]
 8006b6a:	2380      	movs	r3, #128	@ 0x80
 8006b6c:	055b      	lsls	r3, r3, #21
 8006b6e:	4013      	ands	r3, r2
 8006b70:	d008      	beq.n	8006b84 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d004      	beq.n	8006b84 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b7e:	687a      	ldr	r2, [r7, #4]
 8006b80:	0010      	movs	r0, r2
 8006b82:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2290      	movs	r2, #144	@ 0x90
 8006b88:	589b      	ldr	r3, [r3, r2]
 8006b8a:	2194      	movs	r1, #148	@ 0x94
 8006b8c:	187a      	adds	r2, r7, r1
 8006b8e:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	689b      	ldr	r3, [r3, #8]
 8006b96:	2240      	movs	r2, #64	@ 0x40
 8006b98:	4013      	ands	r3, r2
 8006b9a:	2b40      	cmp	r3, #64	@ 0x40
 8006b9c:	d004      	beq.n	8006ba8 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006b9e:	187b      	adds	r3, r7, r1
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	2228      	movs	r2, #40	@ 0x28
 8006ba4:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006ba6:	d04c      	beq.n	8006c42 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	0018      	movs	r0, r3
 8006bac:	f000 ff5c 	bl	8007a68 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	689b      	ldr	r3, [r3, #8]
 8006bb6:	2240      	movs	r2, #64	@ 0x40
 8006bb8:	4013      	ands	r3, r2
 8006bba:	2b40      	cmp	r3, #64	@ 0x40
 8006bbc:	d13c      	bne.n	8006c38 <HAL_UART_IRQHandler+0x29c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006bbe:	f3ef 8310 	mrs	r3, PRIMASK
 8006bc2:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8006bc4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006bc6:	2090      	movs	r0, #144	@ 0x90
 8006bc8:	183a      	adds	r2, r7, r0
 8006bca:	6013      	str	r3, [r2, #0]
 8006bcc:	2301      	movs	r3, #1
 8006bce:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006bd0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006bd2:	f383 8810 	msr	PRIMASK, r3
}
 8006bd6:	46c0      	nop			@ (mov r8, r8)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	689a      	ldr	r2, [r3, #8]
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	2140      	movs	r1, #64	@ 0x40
 8006be4:	438a      	bics	r2, r1
 8006be6:	609a      	str	r2, [r3, #8]
 8006be8:	183b      	adds	r3, r7, r0
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006bee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006bf0:	f383 8810 	msr	PRIMASK, r3
}
 8006bf4:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2280      	movs	r2, #128	@ 0x80
 8006bfa:	589b      	ldr	r3, [r3, r2]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d016      	beq.n	8006c2e <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2280      	movs	r2, #128	@ 0x80
 8006c04:	589b      	ldr	r3, [r3, r2]
 8006c06:	4a17      	ldr	r2, [pc, #92]	@ (8006c64 <HAL_UART_IRQHandler+0x2c8>)
 8006c08:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	2280      	movs	r2, #128	@ 0x80
 8006c0e:	589b      	ldr	r3, [r3, r2]
 8006c10:	0018      	movs	r0, r3
 8006c12:	f7fb f977 	bl	8001f04 <HAL_DMA_Abort_IT>
 8006c16:	1e03      	subs	r3, r0, #0
 8006c18:	d01c      	beq.n	8006c54 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2280      	movs	r2, #128	@ 0x80
 8006c1e:	589b      	ldr	r3, [r3, r2]
 8006c20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c22:	687a      	ldr	r2, [r7, #4]
 8006c24:	2180      	movs	r1, #128	@ 0x80
 8006c26:	5852      	ldr	r2, [r2, r1]
 8006c28:	0010      	movs	r0, r2
 8006c2a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c2c:	e012      	b.n	8006c54 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	0018      	movs	r0, r3
 8006c32:	f000 f9e1 	bl	8006ff8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c36:	e00d      	b.n	8006c54 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	0018      	movs	r0, r3
 8006c3c:	f000 f9dc 	bl	8006ff8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c40:	e008      	b.n	8006c54 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	0018      	movs	r0, r3
 8006c46:	f000 f9d7 	bl	8006ff8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2290      	movs	r2, #144	@ 0x90
 8006c4e:	2100      	movs	r1, #0
 8006c50:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8006c52:	e1b9      	b.n	8006fc8 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c54:	46c0      	nop			@ (mov r8, r8)
    return;
 8006c56:	e1b7      	b.n	8006fc8 <HAL_UART_IRQHandler+0x62c>
 8006c58:	0000080f 	.word	0x0000080f
 8006c5c:	10000001 	.word	0x10000001
 8006c60:	04000120 	.word	0x04000120
 8006c64:	08007b35 	.word	0x08007b35

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006c6c:	2b01      	cmp	r3, #1
 8006c6e:	d000      	beq.n	8006c72 <HAL_UART_IRQHandler+0x2d6>
 8006c70:	e13e      	b.n	8006ef0 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006c72:	23a4      	movs	r3, #164	@ 0xa4
 8006c74:	18fb      	adds	r3, r7, r3
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	2210      	movs	r2, #16
 8006c7a:	4013      	ands	r3, r2
 8006c7c:	d100      	bne.n	8006c80 <HAL_UART_IRQHandler+0x2e4>
 8006c7e:	e137      	b.n	8006ef0 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006c80:	23a0      	movs	r3, #160	@ 0xa0
 8006c82:	18fb      	adds	r3, r7, r3
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	2210      	movs	r2, #16
 8006c88:	4013      	ands	r3, r2
 8006c8a:	d100      	bne.n	8006c8e <HAL_UART_IRQHandler+0x2f2>
 8006c8c:	e130      	b.n	8006ef0 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	2210      	movs	r2, #16
 8006c94:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	689b      	ldr	r3, [r3, #8]
 8006c9c:	2240      	movs	r2, #64	@ 0x40
 8006c9e:	4013      	ands	r3, r2
 8006ca0:	2b40      	cmp	r3, #64	@ 0x40
 8006ca2:	d000      	beq.n	8006ca6 <HAL_UART_IRQHandler+0x30a>
 8006ca4:	e0a4      	b.n	8006df0 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2280      	movs	r2, #128	@ 0x80
 8006caa:	589b      	ldr	r3, [r3, r2]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	685a      	ldr	r2, [r3, #4]
 8006cb0:	217e      	movs	r1, #126	@ 0x7e
 8006cb2:	187b      	adds	r3, r7, r1
 8006cb4:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8006cb6:	187b      	adds	r3, r7, r1
 8006cb8:	881b      	ldrh	r3, [r3, #0]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d100      	bne.n	8006cc0 <HAL_UART_IRQHandler+0x324>
 8006cbe:	e185      	b.n	8006fcc <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	225c      	movs	r2, #92	@ 0x5c
 8006cc4:	5a9b      	ldrh	r3, [r3, r2]
 8006cc6:	187a      	adds	r2, r7, r1
 8006cc8:	8812      	ldrh	r2, [r2, #0]
 8006cca:	429a      	cmp	r2, r3
 8006ccc:	d300      	bcc.n	8006cd0 <HAL_UART_IRQHandler+0x334>
 8006cce:	e17d      	b.n	8006fcc <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	187a      	adds	r2, r7, r1
 8006cd4:	215e      	movs	r1, #94	@ 0x5e
 8006cd6:	8812      	ldrh	r2, [r2, #0]
 8006cd8:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2280      	movs	r2, #128	@ 0x80
 8006cde:	589b      	ldr	r3, [r3, r2]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	2220      	movs	r2, #32
 8006ce6:	4013      	ands	r3, r2
 8006ce8:	d170      	bne.n	8006dcc <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006cea:	f3ef 8310 	mrs	r3, PRIMASK
 8006cee:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8006cf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006cf2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006cf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cfa:	f383 8810 	msr	PRIMASK, r3
}
 8006cfe:	46c0      	nop			@ (mov r8, r8)
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	681a      	ldr	r2, [r3, #0]
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	49b4      	ldr	r1, [pc, #720]	@ (8006fdc <HAL_UART_IRQHandler+0x640>)
 8006d0c:	400a      	ands	r2, r1
 8006d0e:	601a      	str	r2, [r3, #0]
 8006d10:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006d12:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d16:	f383 8810 	msr	PRIMASK, r3
}
 8006d1a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006d1c:	f3ef 8310 	mrs	r3, PRIMASK
 8006d20:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8006d22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d24:	677b      	str	r3, [r7, #116]	@ 0x74
 8006d26:	2301      	movs	r3, #1
 8006d28:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d2c:	f383 8810 	msr	PRIMASK, r3
}
 8006d30:	46c0      	nop			@ (mov r8, r8)
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	689a      	ldr	r2, [r3, #8]
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	2101      	movs	r1, #1
 8006d3e:	438a      	bics	r2, r1
 8006d40:	609a      	str	r2, [r3, #8]
 8006d42:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006d44:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006d48:	f383 8810 	msr	PRIMASK, r3
}
 8006d4c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006d4e:	f3ef 8310 	mrs	r3, PRIMASK
 8006d52:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8006d54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d56:	673b      	str	r3, [r7, #112]	@ 0x70
 8006d58:	2301      	movs	r3, #1
 8006d5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d5e:	f383 8810 	msr	PRIMASK, r3
}
 8006d62:	46c0      	nop			@ (mov r8, r8)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	689a      	ldr	r2, [r3, #8]
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	2140      	movs	r1, #64	@ 0x40
 8006d70:	438a      	bics	r2, r1
 8006d72:	609a      	str	r2, [r3, #8]
 8006d74:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006d76:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006d7a:	f383 8810 	msr	PRIMASK, r3
}
 8006d7e:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	228c      	movs	r2, #140	@ 0x8c
 8006d84:	2120      	movs	r1, #32
 8006d86:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006d8e:	f3ef 8310 	mrs	r3, PRIMASK
 8006d92:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8006d94:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d96:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006d98:	2301      	movs	r3, #1
 8006d9a:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d9c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d9e:	f383 8810 	msr	PRIMASK, r3
}
 8006da2:	46c0      	nop			@ (mov r8, r8)
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	681a      	ldr	r2, [r3, #0]
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	2110      	movs	r1, #16
 8006db0:	438a      	bics	r2, r1
 8006db2:	601a      	str	r2, [r3, #0]
 8006db4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006db6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006db8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006dba:	f383 8810 	msr	PRIMASK, r3
}
 8006dbe:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2280      	movs	r2, #128	@ 0x80
 8006dc4:	589b      	ldr	r3, [r3, r2]
 8006dc6:	0018      	movs	r0, r3
 8006dc8:	f7fb f83c 	bl	8001e44 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2202      	movs	r2, #2
 8006dd0:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	225c      	movs	r2, #92	@ 0x5c
 8006dd6:	5a9a      	ldrh	r2, [r3, r2]
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	215e      	movs	r1, #94	@ 0x5e
 8006ddc:	5a5b      	ldrh	r3, [r3, r1]
 8006dde:	b29b      	uxth	r3, r3
 8006de0:	1ad3      	subs	r3, r2, r3
 8006de2:	b29a      	uxth	r2, r3
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	0011      	movs	r1, r2
 8006de8:	0018      	movs	r0, r3
 8006dea:	f000 f90d 	bl	8007008 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006dee:	e0ed      	b.n	8006fcc <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	225c      	movs	r2, #92	@ 0x5c
 8006df4:	5a99      	ldrh	r1, [r3, r2]
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	225e      	movs	r2, #94	@ 0x5e
 8006dfa:	5a9b      	ldrh	r3, [r3, r2]
 8006dfc:	b29a      	uxth	r2, r3
 8006dfe:	208e      	movs	r0, #142	@ 0x8e
 8006e00:	183b      	adds	r3, r7, r0
 8006e02:	1a8a      	subs	r2, r1, r2
 8006e04:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	225e      	movs	r2, #94	@ 0x5e
 8006e0a:	5a9b      	ldrh	r3, [r3, r2]
 8006e0c:	b29b      	uxth	r3, r3
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d100      	bne.n	8006e14 <HAL_UART_IRQHandler+0x478>
 8006e12:	e0dd      	b.n	8006fd0 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8006e14:	183b      	adds	r3, r7, r0
 8006e16:	881b      	ldrh	r3, [r3, #0]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d100      	bne.n	8006e1e <HAL_UART_IRQHandler+0x482>
 8006e1c:	e0d8      	b.n	8006fd0 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006e1e:	f3ef 8310 	mrs	r3, PRIMASK
 8006e22:	60fb      	str	r3, [r7, #12]
  return(result);
 8006e24:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006e26:	2488      	movs	r4, #136	@ 0x88
 8006e28:	193a      	adds	r2, r7, r4
 8006e2a:	6013      	str	r3, [r2, #0]
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e30:	693b      	ldr	r3, [r7, #16]
 8006e32:	f383 8810 	msr	PRIMASK, r3
}
 8006e36:	46c0      	nop			@ (mov r8, r8)
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	681a      	ldr	r2, [r3, #0]
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	4967      	ldr	r1, [pc, #412]	@ (8006fe0 <HAL_UART_IRQHandler+0x644>)
 8006e44:	400a      	ands	r2, r1
 8006e46:	601a      	str	r2, [r3, #0]
 8006e48:	193b      	adds	r3, r7, r4
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e4e:	697b      	ldr	r3, [r7, #20]
 8006e50:	f383 8810 	msr	PRIMASK, r3
}
 8006e54:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006e56:	f3ef 8310 	mrs	r3, PRIMASK
 8006e5a:	61bb      	str	r3, [r7, #24]
  return(result);
 8006e5c:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006e5e:	2484      	movs	r4, #132	@ 0x84
 8006e60:	193a      	adds	r2, r7, r4
 8006e62:	6013      	str	r3, [r2, #0]
 8006e64:	2301      	movs	r3, #1
 8006e66:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e68:	69fb      	ldr	r3, [r7, #28]
 8006e6a:	f383 8810 	msr	PRIMASK, r3
}
 8006e6e:	46c0      	nop			@ (mov r8, r8)
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	689a      	ldr	r2, [r3, #8]
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	495a      	ldr	r1, [pc, #360]	@ (8006fe4 <HAL_UART_IRQHandler+0x648>)
 8006e7c:	400a      	ands	r2, r1
 8006e7e:	609a      	str	r2, [r3, #8]
 8006e80:	193b      	adds	r3, r7, r4
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e86:	6a3b      	ldr	r3, [r7, #32]
 8006e88:	f383 8810 	msr	PRIMASK, r3
}
 8006e8c:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	228c      	movs	r2, #140	@ 0x8c
 8006e92:	2120      	movs	r1, #32
 8006e94:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2200      	movs	r2, #0
 8006e9a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ea2:	f3ef 8310 	mrs	r3, PRIMASK
 8006ea6:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8006ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006eaa:	2480      	movs	r4, #128	@ 0x80
 8006eac:	193a      	adds	r2, r7, r4
 8006eae:	6013      	str	r3, [r2, #0]
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006eb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eb6:	f383 8810 	msr	PRIMASK, r3
}
 8006eba:	46c0      	nop			@ (mov r8, r8)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	681a      	ldr	r2, [r3, #0]
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	2110      	movs	r1, #16
 8006ec8:	438a      	bics	r2, r1
 8006eca:	601a      	str	r2, [r3, #0]
 8006ecc:	193b      	adds	r3, r7, r4
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ed2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ed4:	f383 8810 	msr	PRIMASK, r3
}
 8006ed8:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2202      	movs	r2, #2
 8006ede:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006ee0:	183b      	adds	r3, r7, r0
 8006ee2:	881a      	ldrh	r2, [r3, #0]
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	0011      	movs	r1, r2
 8006ee8:	0018      	movs	r0, r3
 8006eea:	f000 f88d 	bl	8007008 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006eee:	e06f      	b.n	8006fd0 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006ef0:	23a4      	movs	r3, #164	@ 0xa4
 8006ef2:	18fb      	adds	r3, r7, r3
 8006ef4:	681a      	ldr	r2, [r3, #0]
 8006ef6:	2380      	movs	r3, #128	@ 0x80
 8006ef8:	035b      	lsls	r3, r3, #13
 8006efa:	4013      	ands	r3, r2
 8006efc:	d010      	beq.n	8006f20 <HAL_UART_IRQHandler+0x584>
 8006efe:	239c      	movs	r3, #156	@ 0x9c
 8006f00:	18fb      	adds	r3, r7, r3
 8006f02:	681a      	ldr	r2, [r3, #0]
 8006f04:	2380      	movs	r3, #128	@ 0x80
 8006f06:	03db      	lsls	r3, r3, #15
 8006f08:	4013      	ands	r3, r2
 8006f0a:	d009      	beq.n	8006f20 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	2280      	movs	r2, #128	@ 0x80
 8006f12:	0352      	lsls	r2, r2, #13
 8006f14:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	0018      	movs	r0, r3
 8006f1a:	f000 fe4e 	bl	8007bba <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006f1e:	e05a      	b.n	8006fd6 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006f20:	23a4      	movs	r3, #164	@ 0xa4
 8006f22:	18fb      	adds	r3, r7, r3
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	2280      	movs	r2, #128	@ 0x80
 8006f28:	4013      	ands	r3, r2
 8006f2a:	d016      	beq.n	8006f5a <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006f2c:	23a0      	movs	r3, #160	@ 0xa0
 8006f2e:	18fb      	adds	r3, r7, r3
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	2280      	movs	r2, #128	@ 0x80
 8006f34:	4013      	ands	r3, r2
 8006f36:	d106      	bne.n	8006f46 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006f38:	239c      	movs	r3, #156	@ 0x9c
 8006f3a:	18fb      	adds	r3, r7, r3
 8006f3c:	681a      	ldr	r2, [r3, #0]
 8006f3e:	2380      	movs	r3, #128	@ 0x80
 8006f40:	041b      	lsls	r3, r3, #16
 8006f42:	4013      	ands	r3, r2
 8006f44:	d009      	beq.n	8006f5a <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d042      	beq.n	8006fd4 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006f52:	687a      	ldr	r2, [r7, #4]
 8006f54:	0010      	movs	r0, r2
 8006f56:	4798      	blx	r3
    }
    return;
 8006f58:	e03c      	b.n	8006fd4 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006f5a:	23a4      	movs	r3, #164	@ 0xa4
 8006f5c:	18fb      	adds	r3, r7, r3
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	2240      	movs	r2, #64	@ 0x40
 8006f62:	4013      	ands	r3, r2
 8006f64:	d00a      	beq.n	8006f7c <HAL_UART_IRQHandler+0x5e0>
 8006f66:	23a0      	movs	r3, #160	@ 0xa0
 8006f68:	18fb      	adds	r3, r7, r3
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	2240      	movs	r2, #64	@ 0x40
 8006f6e:	4013      	ands	r3, r2
 8006f70:	d004      	beq.n	8006f7c <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	0018      	movs	r0, r3
 8006f76:	f000 fdf4 	bl	8007b62 <UART_EndTransmit_IT>
    return;
 8006f7a:	e02c      	b.n	8006fd6 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006f7c:	23a4      	movs	r3, #164	@ 0xa4
 8006f7e:	18fb      	adds	r3, r7, r3
 8006f80:	681a      	ldr	r2, [r3, #0]
 8006f82:	2380      	movs	r3, #128	@ 0x80
 8006f84:	041b      	lsls	r3, r3, #16
 8006f86:	4013      	ands	r3, r2
 8006f88:	d00b      	beq.n	8006fa2 <HAL_UART_IRQHandler+0x606>
 8006f8a:	23a0      	movs	r3, #160	@ 0xa0
 8006f8c:	18fb      	adds	r3, r7, r3
 8006f8e:	681a      	ldr	r2, [r3, #0]
 8006f90:	2380      	movs	r3, #128	@ 0x80
 8006f92:	05db      	lsls	r3, r3, #23
 8006f94:	4013      	ands	r3, r2
 8006f96:	d004      	beq.n	8006fa2 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	0018      	movs	r0, r3
 8006f9c:	f000 fe1d 	bl	8007bda <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006fa0:	e019      	b.n	8006fd6 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006fa2:	23a4      	movs	r3, #164	@ 0xa4
 8006fa4:	18fb      	adds	r3, r7, r3
 8006fa6:	681a      	ldr	r2, [r3, #0]
 8006fa8:	2380      	movs	r3, #128	@ 0x80
 8006faa:	045b      	lsls	r3, r3, #17
 8006fac:	4013      	ands	r3, r2
 8006fae:	d012      	beq.n	8006fd6 <HAL_UART_IRQHandler+0x63a>
 8006fb0:	23a0      	movs	r3, #160	@ 0xa0
 8006fb2:	18fb      	adds	r3, r7, r3
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	da0d      	bge.n	8006fd6 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	0018      	movs	r0, r3
 8006fbe:	f000 fe04 	bl	8007bca <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006fc2:	e008      	b.n	8006fd6 <HAL_UART_IRQHandler+0x63a>
      return;
 8006fc4:	46c0      	nop			@ (mov r8, r8)
 8006fc6:	e006      	b.n	8006fd6 <HAL_UART_IRQHandler+0x63a>
    return;
 8006fc8:	46c0      	nop			@ (mov r8, r8)
 8006fca:	e004      	b.n	8006fd6 <HAL_UART_IRQHandler+0x63a>
      return;
 8006fcc:	46c0      	nop			@ (mov r8, r8)
 8006fce:	e002      	b.n	8006fd6 <HAL_UART_IRQHandler+0x63a>
      return;
 8006fd0:	46c0      	nop			@ (mov r8, r8)
 8006fd2:	e000      	b.n	8006fd6 <HAL_UART_IRQHandler+0x63a>
    return;
 8006fd4:	46c0      	nop			@ (mov r8, r8)
  }
}
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	b02a      	add	sp, #168	@ 0xa8
 8006fda:	bdb0      	pop	{r4, r5, r7, pc}
 8006fdc:	fffffeff 	.word	0xfffffeff
 8006fe0:	fffffedf 	.word	0xfffffedf
 8006fe4:	effffffe 	.word	0xeffffffe

08006fe8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b082      	sub	sp, #8
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006ff0:	46c0      	nop			@ (mov r8, r8)
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	b002      	add	sp, #8
 8006ff6:	bd80      	pop	{r7, pc}

08006ff8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b082      	sub	sp, #8
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007000:	46c0      	nop			@ (mov r8, r8)
 8007002:	46bd      	mov	sp, r7
 8007004:	b002      	add	sp, #8
 8007006:	bd80      	pop	{r7, pc}

08007008 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b082      	sub	sp, #8
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
 8007010:	000a      	movs	r2, r1
 8007012:	1cbb      	adds	r3, r7, #2
 8007014:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007016:	46c0      	nop			@ (mov r8, r8)
 8007018:	46bd      	mov	sp, r7
 800701a:	b002      	add	sp, #8
 800701c:	bd80      	pop	{r7, pc}
	...

08007020 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007020:	b5b0      	push	{r4, r5, r7, lr}
 8007022:	b090      	sub	sp, #64	@ 0x40
 8007024:	af00      	add	r7, sp, #0
 8007026:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007028:	231a      	movs	r3, #26
 800702a:	2220      	movs	r2, #32
 800702c:	189b      	adds	r3, r3, r2
 800702e:	19db      	adds	r3, r3, r7
 8007030:	2200      	movs	r2, #0
 8007032:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007036:	689a      	ldr	r2, [r3, #8]
 8007038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800703a:	691b      	ldr	r3, [r3, #16]
 800703c:	431a      	orrs	r2, r3
 800703e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007040:	695b      	ldr	r3, [r3, #20]
 8007042:	431a      	orrs	r2, r3
 8007044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007046:	69db      	ldr	r3, [r3, #28]
 8007048:	4313      	orrs	r3, r2
 800704a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800704c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	4ac1      	ldr	r2, [pc, #772]	@ (8007358 <UART_SetConfig+0x338>)
 8007054:	4013      	ands	r3, r2
 8007056:	0019      	movs	r1, r3
 8007058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800705a:	681a      	ldr	r2, [r3, #0]
 800705c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800705e:	430b      	orrs	r3, r1
 8007060:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	685b      	ldr	r3, [r3, #4]
 8007068:	4abc      	ldr	r2, [pc, #752]	@ (800735c <UART_SetConfig+0x33c>)
 800706a:	4013      	ands	r3, r2
 800706c:	0018      	movs	r0, r3
 800706e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007070:	68d9      	ldr	r1, [r3, #12]
 8007072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007074:	681a      	ldr	r2, [r3, #0]
 8007076:	0003      	movs	r3, r0
 8007078:	430b      	orrs	r3, r1
 800707a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800707c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800707e:	699b      	ldr	r3, [r3, #24]
 8007080:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	4ab6      	ldr	r2, [pc, #728]	@ (8007360 <UART_SetConfig+0x340>)
 8007088:	4293      	cmp	r3, r2
 800708a:	d009      	beq.n	80070a0 <UART_SetConfig+0x80>
 800708c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	4ab4      	ldr	r2, [pc, #720]	@ (8007364 <UART_SetConfig+0x344>)
 8007092:	4293      	cmp	r3, r2
 8007094:	d004      	beq.n	80070a0 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007098:	6a1b      	ldr	r3, [r3, #32]
 800709a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800709c:	4313      	orrs	r3, r2
 800709e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80070a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	689b      	ldr	r3, [r3, #8]
 80070a6:	4ab0      	ldr	r2, [pc, #704]	@ (8007368 <UART_SetConfig+0x348>)
 80070a8:	4013      	ands	r3, r2
 80070aa:	0019      	movs	r1, r3
 80070ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070ae:	681a      	ldr	r2, [r3, #0]
 80070b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070b2:	430b      	orrs	r3, r1
 80070b4:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80070b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070bc:	220f      	movs	r2, #15
 80070be:	4393      	bics	r3, r2
 80070c0:	0018      	movs	r0, r3
 80070c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070c4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80070c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070c8:	681a      	ldr	r2, [r3, #0]
 80070ca:	0003      	movs	r3, r0
 80070cc:	430b      	orrs	r3, r1
 80070ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80070d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	4aa5      	ldr	r2, [pc, #660]	@ (800736c <UART_SetConfig+0x34c>)
 80070d6:	4293      	cmp	r3, r2
 80070d8:	d131      	bne.n	800713e <UART_SetConfig+0x11e>
 80070da:	4ba5      	ldr	r3, [pc, #660]	@ (8007370 <UART_SetConfig+0x350>)
 80070dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070de:	2203      	movs	r2, #3
 80070e0:	4013      	ands	r3, r2
 80070e2:	2b03      	cmp	r3, #3
 80070e4:	d01d      	beq.n	8007122 <UART_SetConfig+0x102>
 80070e6:	d823      	bhi.n	8007130 <UART_SetConfig+0x110>
 80070e8:	2b02      	cmp	r3, #2
 80070ea:	d00c      	beq.n	8007106 <UART_SetConfig+0xe6>
 80070ec:	d820      	bhi.n	8007130 <UART_SetConfig+0x110>
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d002      	beq.n	80070f8 <UART_SetConfig+0xd8>
 80070f2:	2b01      	cmp	r3, #1
 80070f4:	d00e      	beq.n	8007114 <UART_SetConfig+0xf4>
 80070f6:	e01b      	b.n	8007130 <UART_SetConfig+0x110>
 80070f8:	231b      	movs	r3, #27
 80070fa:	2220      	movs	r2, #32
 80070fc:	189b      	adds	r3, r3, r2
 80070fe:	19db      	adds	r3, r3, r7
 8007100:	2200      	movs	r2, #0
 8007102:	701a      	strb	r2, [r3, #0]
 8007104:	e154      	b.n	80073b0 <UART_SetConfig+0x390>
 8007106:	231b      	movs	r3, #27
 8007108:	2220      	movs	r2, #32
 800710a:	189b      	adds	r3, r3, r2
 800710c:	19db      	adds	r3, r3, r7
 800710e:	2202      	movs	r2, #2
 8007110:	701a      	strb	r2, [r3, #0]
 8007112:	e14d      	b.n	80073b0 <UART_SetConfig+0x390>
 8007114:	231b      	movs	r3, #27
 8007116:	2220      	movs	r2, #32
 8007118:	189b      	adds	r3, r3, r2
 800711a:	19db      	adds	r3, r3, r7
 800711c:	2204      	movs	r2, #4
 800711e:	701a      	strb	r2, [r3, #0]
 8007120:	e146      	b.n	80073b0 <UART_SetConfig+0x390>
 8007122:	231b      	movs	r3, #27
 8007124:	2220      	movs	r2, #32
 8007126:	189b      	adds	r3, r3, r2
 8007128:	19db      	adds	r3, r3, r7
 800712a:	2208      	movs	r2, #8
 800712c:	701a      	strb	r2, [r3, #0]
 800712e:	e13f      	b.n	80073b0 <UART_SetConfig+0x390>
 8007130:	231b      	movs	r3, #27
 8007132:	2220      	movs	r2, #32
 8007134:	189b      	adds	r3, r3, r2
 8007136:	19db      	adds	r3, r3, r7
 8007138:	2210      	movs	r2, #16
 800713a:	701a      	strb	r2, [r3, #0]
 800713c:	e138      	b.n	80073b0 <UART_SetConfig+0x390>
 800713e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	4a8c      	ldr	r2, [pc, #560]	@ (8007374 <UART_SetConfig+0x354>)
 8007144:	4293      	cmp	r3, r2
 8007146:	d131      	bne.n	80071ac <UART_SetConfig+0x18c>
 8007148:	4b89      	ldr	r3, [pc, #548]	@ (8007370 <UART_SetConfig+0x350>)
 800714a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800714c:	220c      	movs	r2, #12
 800714e:	4013      	ands	r3, r2
 8007150:	2b0c      	cmp	r3, #12
 8007152:	d01d      	beq.n	8007190 <UART_SetConfig+0x170>
 8007154:	d823      	bhi.n	800719e <UART_SetConfig+0x17e>
 8007156:	2b08      	cmp	r3, #8
 8007158:	d00c      	beq.n	8007174 <UART_SetConfig+0x154>
 800715a:	d820      	bhi.n	800719e <UART_SetConfig+0x17e>
 800715c:	2b00      	cmp	r3, #0
 800715e:	d002      	beq.n	8007166 <UART_SetConfig+0x146>
 8007160:	2b04      	cmp	r3, #4
 8007162:	d00e      	beq.n	8007182 <UART_SetConfig+0x162>
 8007164:	e01b      	b.n	800719e <UART_SetConfig+0x17e>
 8007166:	231b      	movs	r3, #27
 8007168:	2220      	movs	r2, #32
 800716a:	189b      	adds	r3, r3, r2
 800716c:	19db      	adds	r3, r3, r7
 800716e:	2200      	movs	r2, #0
 8007170:	701a      	strb	r2, [r3, #0]
 8007172:	e11d      	b.n	80073b0 <UART_SetConfig+0x390>
 8007174:	231b      	movs	r3, #27
 8007176:	2220      	movs	r2, #32
 8007178:	189b      	adds	r3, r3, r2
 800717a:	19db      	adds	r3, r3, r7
 800717c:	2202      	movs	r2, #2
 800717e:	701a      	strb	r2, [r3, #0]
 8007180:	e116      	b.n	80073b0 <UART_SetConfig+0x390>
 8007182:	231b      	movs	r3, #27
 8007184:	2220      	movs	r2, #32
 8007186:	189b      	adds	r3, r3, r2
 8007188:	19db      	adds	r3, r3, r7
 800718a:	2204      	movs	r2, #4
 800718c:	701a      	strb	r2, [r3, #0]
 800718e:	e10f      	b.n	80073b0 <UART_SetConfig+0x390>
 8007190:	231b      	movs	r3, #27
 8007192:	2220      	movs	r2, #32
 8007194:	189b      	adds	r3, r3, r2
 8007196:	19db      	adds	r3, r3, r7
 8007198:	2208      	movs	r2, #8
 800719a:	701a      	strb	r2, [r3, #0]
 800719c:	e108      	b.n	80073b0 <UART_SetConfig+0x390>
 800719e:	231b      	movs	r3, #27
 80071a0:	2220      	movs	r2, #32
 80071a2:	189b      	adds	r3, r3, r2
 80071a4:	19db      	adds	r3, r3, r7
 80071a6:	2210      	movs	r2, #16
 80071a8:	701a      	strb	r2, [r3, #0]
 80071aa:	e101      	b.n	80073b0 <UART_SetConfig+0x390>
 80071ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	4a71      	ldr	r2, [pc, #452]	@ (8007378 <UART_SetConfig+0x358>)
 80071b2:	4293      	cmp	r3, r2
 80071b4:	d131      	bne.n	800721a <UART_SetConfig+0x1fa>
 80071b6:	4b6e      	ldr	r3, [pc, #440]	@ (8007370 <UART_SetConfig+0x350>)
 80071b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071ba:	2230      	movs	r2, #48	@ 0x30
 80071bc:	4013      	ands	r3, r2
 80071be:	2b30      	cmp	r3, #48	@ 0x30
 80071c0:	d01d      	beq.n	80071fe <UART_SetConfig+0x1de>
 80071c2:	d823      	bhi.n	800720c <UART_SetConfig+0x1ec>
 80071c4:	2b20      	cmp	r3, #32
 80071c6:	d00c      	beq.n	80071e2 <UART_SetConfig+0x1c2>
 80071c8:	d820      	bhi.n	800720c <UART_SetConfig+0x1ec>
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d002      	beq.n	80071d4 <UART_SetConfig+0x1b4>
 80071ce:	2b10      	cmp	r3, #16
 80071d0:	d00e      	beq.n	80071f0 <UART_SetConfig+0x1d0>
 80071d2:	e01b      	b.n	800720c <UART_SetConfig+0x1ec>
 80071d4:	231b      	movs	r3, #27
 80071d6:	2220      	movs	r2, #32
 80071d8:	189b      	adds	r3, r3, r2
 80071da:	19db      	adds	r3, r3, r7
 80071dc:	2200      	movs	r2, #0
 80071de:	701a      	strb	r2, [r3, #0]
 80071e0:	e0e6      	b.n	80073b0 <UART_SetConfig+0x390>
 80071e2:	231b      	movs	r3, #27
 80071e4:	2220      	movs	r2, #32
 80071e6:	189b      	adds	r3, r3, r2
 80071e8:	19db      	adds	r3, r3, r7
 80071ea:	2202      	movs	r2, #2
 80071ec:	701a      	strb	r2, [r3, #0]
 80071ee:	e0df      	b.n	80073b0 <UART_SetConfig+0x390>
 80071f0:	231b      	movs	r3, #27
 80071f2:	2220      	movs	r2, #32
 80071f4:	189b      	adds	r3, r3, r2
 80071f6:	19db      	adds	r3, r3, r7
 80071f8:	2204      	movs	r2, #4
 80071fa:	701a      	strb	r2, [r3, #0]
 80071fc:	e0d8      	b.n	80073b0 <UART_SetConfig+0x390>
 80071fe:	231b      	movs	r3, #27
 8007200:	2220      	movs	r2, #32
 8007202:	189b      	adds	r3, r3, r2
 8007204:	19db      	adds	r3, r3, r7
 8007206:	2208      	movs	r2, #8
 8007208:	701a      	strb	r2, [r3, #0]
 800720a:	e0d1      	b.n	80073b0 <UART_SetConfig+0x390>
 800720c:	231b      	movs	r3, #27
 800720e:	2220      	movs	r2, #32
 8007210:	189b      	adds	r3, r3, r2
 8007212:	19db      	adds	r3, r3, r7
 8007214:	2210      	movs	r2, #16
 8007216:	701a      	strb	r2, [r3, #0]
 8007218:	e0ca      	b.n	80073b0 <UART_SetConfig+0x390>
 800721a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	4a57      	ldr	r2, [pc, #348]	@ (800737c <UART_SetConfig+0x35c>)
 8007220:	4293      	cmp	r3, r2
 8007222:	d106      	bne.n	8007232 <UART_SetConfig+0x212>
 8007224:	231b      	movs	r3, #27
 8007226:	2220      	movs	r2, #32
 8007228:	189b      	adds	r3, r3, r2
 800722a:	19db      	adds	r3, r3, r7
 800722c:	2200      	movs	r2, #0
 800722e:	701a      	strb	r2, [r3, #0]
 8007230:	e0be      	b.n	80073b0 <UART_SetConfig+0x390>
 8007232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	4a52      	ldr	r2, [pc, #328]	@ (8007380 <UART_SetConfig+0x360>)
 8007238:	4293      	cmp	r3, r2
 800723a:	d106      	bne.n	800724a <UART_SetConfig+0x22a>
 800723c:	231b      	movs	r3, #27
 800723e:	2220      	movs	r2, #32
 8007240:	189b      	adds	r3, r3, r2
 8007242:	19db      	adds	r3, r3, r7
 8007244:	2200      	movs	r2, #0
 8007246:	701a      	strb	r2, [r3, #0]
 8007248:	e0b2      	b.n	80073b0 <UART_SetConfig+0x390>
 800724a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	4a4d      	ldr	r2, [pc, #308]	@ (8007384 <UART_SetConfig+0x364>)
 8007250:	4293      	cmp	r3, r2
 8007252:	d106      	bne.n	8007262 <UART_SetConfig+0x242>
 8007254:	231b      	movs	r3, #27
 8007256:	2220      	movs	r2, #32
 8007258:	189b      	adds	r3, r3, r2
 800725a:	19db      	adds	r3, r3, r7
 800725c:	2200      	movs	r2, #0
 800725e:	701a      	strb	r2, [r3, #0]
 8007260:	e0a6      	b.n	80073b0 <UART_SetConfig+0x390>
 8007262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	4a3e      	ldr	r2, [pc, #248]	@ (8007360 <UART_SetConfig+0x340>)
 8007268:	4293      	cmp	r3, r2
 800726a:	d13e      	bne.n	80072ea <UART_SetConfig+0x2ca>
 800726c:	4b40      	ldr	r3, [pc, #256]	@ (8007370 <UART_SetConfig+0x350>)
 800726e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007270:	23c0      	movs	r3, #192	@ 0xc0
 8007272:	011b      	lsls	r3, r3, #4
 8007274:	4013      	ands	r3, r2
 8007276:	22c0      	movs	r2, #192	@ 0xc0
 8007278:	0112      	lsls	r2, r2, #4
 800727a:	4293      	cmp	r3, r2
 800727c:	d027      	beq.n	80072ce <UART_SetConfig+0x2ae>
 800727e:	22c0      	movs	r2, #192	@ 0xc0
 8007280:	0112      	lsls	r2, r2, #4
 8007282:	4293      	cmp	r3, r2
 8007284:	d82a      	bhi.n	80072dc <UART_SetConfig+0x2bc>
 8007286:	2280      	movs	r2, #128	@ 0x80
 8007288:	0112      	lsls	r2, r2, #4
 800728a:	4293      	cmp	r3, r2
 800728c:	d011      	beq.n	80072b2 <UART_SetConfig+0x292>
 800728e:	2280      	movs	r2, #128	@ 0x80
 8007290:	0112      	lsls	r2, r2, #4
 8007292:	4293      	cmp	r3, r2
 8007294:	d822      	bhi.n	80072dc <UART_SetConfig+0x2bc>
 8007296:	2b00      	cmp	r3, #0
 8007298:	d004      	beq.n	80072a4 <UART_SetConfig+0x284>
 800729a:	2280      	movs	r2, #128	@ 0x80
 800729c:	00d2      	lsls	r2, r2, #3
 800729e:	4293      	cmp	r3, r2
 80072a0:	d00e      	beq.n	80072c0 <UART_SetConfig+0x2a0>
 80072a2:	e01b      	b.n	80072dc <UART_SetConfig+0x2bc>
 80072a4:	231b      	movs	r3, #27
 80072a6:	2220      	movs	r2, #32
 80072a8:	189b      	adds	r3, r3, r2
 80072aa:	19db      	adds	r3, r3, r7
 80072ac:	2200      	movs	r2, #0
 80072ae:	701a      	strb	r2, [r3, #0]
 80072b0:	e07e      	b.n	80073b0 <UART_SetConfig+0x390>
 80072b2:	231b      	movs	r3, #27
 80072b4:	2220      	movs	r2, #32
 80072b6:	189b      	adds	r3, r3, r2
 80072b8:	19db      	adds	r3, r3, r7
 80072ba:	2202      	movs	r2, #2
 80072bc:	701a      	strb	r2, [r3, #0]
 80072be:	e077      	b.n	80073b0 <UART_SetConfig+0x390>
 80072c0:	231b      	movs	r3, #27
 80072c2:	2220      	movs	r2, #32
 80072c4:	189b      	adds	r3, r3, r2
 80072c6:	19db      	adds	r3, r3, r7
 80072c8:	2204      	movs	r2, #4
 80072ca:	701a      	strb	r2, [r3, #0]
 80072cc:	e070      	b.n	80073b0 <UART_SetConfig+0x390>
 80072ce:	231b      	movs	r3, #27
 80072d0:	2220      	movs	r2, #32
 80072d2:	189b      	adds	r3, r3, r2
 80072d4:	19db      	adds	r3, r3, r7
 80072d6:	2208      	movs	r2, #8
 80072d8:	701a      	strb	r2, [r3, #0]
 80072da:	e069      	b.n	80073b0 <UART_SetConfig+0x390>
 80072dc:	231b      	movs	r3, #27
 80072de:	2220      	movs	r2, #32
 80072e0:	189b      	adds	r3, r3, r2
 80072e2:	19db      	adds	r3, r3, r7
 80072e4:	2210      	movs	r2, #16
 80072e6:	701a      	strb	r2, [r3, #0]
 80072e8:	e062      	b.n	80073b0 <UART_SetConfig+0x390>
 80072ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	4a1d      	ldr	r2, [pc, #116]	@ (8007364 <UART_SetConfig+0x344>)
 80072f0:	4293      	cmp	r3, r2
 80072f2:	d157      	bne.n	80073a4 <UART_SetConfig+0x384>
 80072f4:	4b1e      	ldr	r3, [pc, #120]	@ (8007370 <UART_SetConfig+0x350>)
 80072f6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80072f8:	23c0      	movs	r3, #192	@ 0xc0
 80072fa:	009b      	lsls	r3, r3, #2
 80072fc:	4013      	ands	r3, r2
 80072fe:	22c0      	movs	r2, #192	@ 0xc0
 8007300:	0092      	lsls	r2, r2, #2
 8007302:	4293      	cmp	r3, r2
 8007304:	d040      	beq.n	8007388 <UART_SetConfig+0x368>
 8007306:	22c0      	movs	r2, #192	@ 0xc0
 8007308:	0092      	lsls	r2, r2, #2
 800730a:	4293      	cmp	r3, r2
 800730c:	d843      	bhi.n	8007396 <UART_SetConfig+0x376>
 800730e:	2280      	movs	r2, #128	@ 0x80
 8007310:	0092      	lsls	r2, r2, #2
 8007312:	4293      	cmp	r3, r2
 8007314:	d011      	beq.n	800733a <UART_SetConfig+0x31a>
 8007316:	2280      	movs	r2, #128	@ 0x80
 8007318:	0092      	lsls	r2, r2, #2
 800731a:	4293      	cmp	r3, r2
 800731c:	d83b      	bhi.n	8007396 <UART_SetConfig+0x376>
 800731e:	2b00      	cmp	r3, #0
 8007320:	d004      	beq.n	800732c <UART_SetConfig+0x30c>
 8007322:	2280      	movs	r2, #128	@ 0x80
 8007324:	0052      	lsls	r2, r2, #1
 8007326:	4293      	cmp	r3, r2
 8007328:	d00e      	beq.n	8007348 <UART_SetConfig+0x328>
 800732a:	e034      	b.n	8007396 <UART_SetConfig+0x376>
 800732c:	231b      	movs	r3, #27
 800732e:	2220      	movs	r2, #32
 8007330:	189b      	adds	r3, r3, r2
 8007332:	19db      	adds	r3, r3, r7
 8007334:	2200      	movs	r2, #0
 8007336:	701a      	strb	r2, [r3, #0]
 8007338:	e03a      	b.n	80073b0 <UART_SetConfig+0x390>
 800733a:	231b      	movs	r3, #27
 800733c:	2220      	movs	r2, #32
 800733e:	189b      	adds	r3, r3, r2
 8007340:	19db      	adds	r3, r3, r7
 8007342:	2202      	movs	r2, #2
 8007344:	701a      	strb	r2, [r3, #0]
 8007346:	e033      	b.n	80073b0 <UART_SetConfig+0x390>
 8007348:	231b      	movs	r3, #27
 800734a:	2220      	movs	r2, #32
 800734c:	189b      	adds	r3, r3, r2
 800734e:	19db      	adds	r3, r3, r7
 8007350:	2204      	movs	r2, #4
 8007352:	701a      	strb	r2, [r3, #0]
 8007354:	e02c      	b.n	80073b0 <UART_SetConfig+0x390>
 8007356:	46c0      	nop			@ (mov r8, r8)
 8007358:	cfff69f3 	.word	0xcfff69f3
 800735c:	ffffcfff 	.word	0xffffcfff
 8007360:	40008000 	.word	0x40008000
 8007364:	40008400 	.word	0x40008400
 8007368:	11fff4ff 	.word	0x11fff4ff
 800736c:	40013800 	.word	0x40013800
 8007370:	40021000 	.word	0x40021000
 8007374:	40004400 	.word	0x40004400
 8007378:	40004800 	.word	0x40004800
 800737c:	40004c00 	.word	0x40004c00
 8007380:	40005000 	.word	0x40005000
 8007384:	40013c00 	.word	0x40013c00
 8007388:	231b      	movs	r3, #27
 800738a:	2220      	movs	r2, #32
 800738c:	189b      	adds	r3, r3, r2
 800738e:	19db      	adds	r3, r3, r7
 8007390:	2208      	movs	r2, #8
 8007392:	701a      	strb	r2, [r3, #0]
 8007394:	e00c      	b.n	80073b0 <UART_SetConfig+0x390>
 8007396:	231b      	movs	r3, #27
 8007398:	2220      	movs	r2, #32
 800739a:	189b      	adds	r3, r3, r2
 800739c:	19db      	adds	r3, r3, r7
 800739e:	2210      	movs	r2, #16
 80073a0:	701a      	strb	r2, [r3, #0]
 80073a2:	e005      	b.n	80073b0 <UART_SetConfig+0x390>
 80073a4:	231b      	movs	r3, #27
 80073a6:	2220      	movs	r2, #32
 80073a8:	189b      	adds	r3, r3, r2
 80073aa:	19db      	adds	r3, r3, r7
 80073ac:	2210      	movs	r2, #16
 80073ae:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80073b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	4ac1      	ldr	r2, [pc, #772]	@ (80076bc <UART_SetConfig+0x69c>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d005      	beq.n	80073c6 <UART_SetConfig+0x3a6>
 80073ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	4ac0      	ldr	r2, [pc, #768]	@ (80076c0 <UART_SetConfig+0x6a0>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d000      	beq.n	80073c6 <UART_SetConfig+0x3a6>
 80073c4:	e093      	b.n	80074ee <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80073c6:	231b      	movs	r3, #27
 80073c8:	2220      	movs	r2, #32
 80073ca:	189b      	adds	r3, r3, r2
 80073cc:	19db      	adds	r3, r3, r7
 80073ce:	781b      	ldrb	r3, [r3, #0]
 80073d0:	2b08      	cmp	r3, #8
 80073d2:	d015      	beq.n	8007400 <UART_SetConfig+0x3e0>
 80073d4:	dc18      	bgt.n	8007408 <UART_SetConfig+0x3e8>
 80073d6:	2b04      	cmp	r3, #4
 80073d8:	d00d      	beq.n	80073f6 <UART_SetConfig+0x3d6>
 80073da:	dc15      	bgt.n	8007408 <UART_SetConfig+0x3e8>
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d002      	beq.n	80073e6 <UART_SetConfig+0x3c6>
 80073e0:	2b02      	cmp	r3, #2
 80073e2:	d005      	beq.n	80073f0 <UART_SetConfig+0x3d0>
 80073e4:	e010      	b.n	8007408 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80073e6:	f7fd fedd 	bl	80051a4 <HAL_RCC_GetPCLK1Freq>
 80073ea:	0003      	movs	r3, r0
 80073ec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80073ee:	e014      	b.n	800741a <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80073f0:	4bb4      	ldr	r3, [pc, #720]	@ (80076c4 <UART_SetConfig+0x6a4>)
 80073f2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80073f4:	e011      	b.n	800741a <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80073f6:	f7fd fe49 	bl	800508c <HAL_RCC_GetSysClockFreq>
 80073fa:	0003      	movs	r3, r0
 80073fc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80073fe:	e00c      	b.n	800741a <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007400:	2380      	movs	r3, #128	@ 0x80
 8007402:	021b      	lsls	r3, r3, #8
 8007404:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007406:	e008      	b.n	800741a <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 8007408:	2300      	movs	r3, #0
 800740a:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800740c:	231a      	movs	r3, #26
 800740e:	2220      	movs	r2, #32
 8007410:	189b      	adds	r3, r3, r2
 8007412:	19db      	adds	r3, r3, r7
 8007414:	2201      	movs	r2, #1
 8007416:	701a      	strb	r2, [r3, #0]
        break;
 8007418:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800741a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800741c:	2b00      	cmp	r3, #0
 800741e:	d100      	bne.n	8007422 <UART_SetConfig+0x402>
 8007420:	e135      	b.n	800768e <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007424:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007426:	4ba8      	ldr	r3, [pc, #672]	@ (80076c8 <UART_SetConfig+0x6a8>)
 8007428:	0052      	lsls	r2, r2, #1
 800742a:	5ad3      	ldrh	r3, [r2, r3]
 800742c:	0019      	movs	r1, r3
 800742e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8007430:	f7f8 fe84 	bl	800013c <__udivsi3>
 8007434:	0003      	movs	r3, r0
 8007436:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800743a:	685a      	ldr	r2, [r3, #4]
 800743c:	0013      	movs	r3, r2
 800743e:	005b      	lsls	r3, r3, #1
 8007440:	189b      	adds	r3, r3, r2
 8007442:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007444:	429a      	cmp	r2, r3
 8007446:	d305      	bcc.n	8007454 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800744a:	685b      	ldr	r3, [r3, #4]
 800744c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800744e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007450:	429a      	cmp	r2, r3
 8007452:	d906      	bls.n	8007462 <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8007454:	231a      	movs	r3, #26
 8007456:	2220      	movs	r2, #32
 8007458:	189b      	adds	r3, r3, r2
 800745a:	19db      	adds	r3, r3, r7
 800745c:	2201      	movs	r2, #1
 800745e:	701a      	strb	r2, [r3, #0]
 8007460:	e044      	b.n	80074ec <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007462:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007464:	61bb      	str	r3, [r7, #24]
 8007466:	2300      	movs	r3, #0
 8007468:	61fb      	str	r3, [r7, #28]
 800746a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800746c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800746e:	4b96      	ldr	r3, [pc, #600]	@ (80076c8 <UART_SetConfig+0x6a8>)
 8007470:	0052      	lsls	r2, r2, #1
 8007472:	5ad3      	ldrh	r3, [r2, r3]
 8007474:	613b      	str	r3, [r7, #16]
 8007476:	2300      	movs	r3, #0
 8007478:	617b      	str	r3, [r7, #20]
 800747a:	693a      	ldr	r2, [r7, #16]
 800747c:	697b      	ldr	r3, [r7, #20]
 800747e:	69b8      	ldr	r0, [r7, #24]
 8007480:	69f9      	ldr	r1, [r7, #28]
 8007482:	f7f8 ffd1 	bl	8000428 <__aeabi_uldivmod>
 8007486:	0002      	movs	r2, r0
 8007488:	000b      	movs	r3, r1
 800748a:	0e11      	lsrs	r1, r2, #24
 800748c:	021d      	lsls	r5, r3, #8
 800748e:	430d      	orrs	r5, r1
 8007490:	0214      	lsls	r4, r2, #8
 8007492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007494:	685b      	ldr	r3, [r3, #4]
 8007496:	085b      	lsrs	r3, r3, #1
 8007498:	60bb      	str	r3, [r7, #8]
 800749a:	2300      	movs	r3, #0
 800749c:	60fb      	str	r3, [r7, #12]
 800749e:	68b8      	ldr	r0, [r7, #8]
 80074a0:	68f9      	ldr	r1, [r7, #12]
 80074a2:	1900      	adds	r0, r0, r4
 80074a4:	4169      	adcs	r1, r5
 80074a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074a8:	685b      	ldr	r3, [r3, #4]
 80074aa:	603b      	str	r3, [r7, #0]
 80074ac:	2300      	movs	r3, #0
 80074ae:	607b      	str	r3, [r7, #4]
 80074b0:	683a      	ldr	r2, [r7, #0]
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	f7f8 ffb8 	bl	8000428 <__aeabi_uldivmod>
 80074b8:	0002      	movs	r2, r0
 80074ba:	000b      	movs	r3, r1
 80074bc:	0013      	movs	r3, r2
 80074be:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80074c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074c2:	23c0      	movs	r3, #192	@ 0xc0
 80074c4:	009b      	lsls	r3, r3, #2
 80074c6:	429a      	cmp	r2, r3
 80074c8:	d309      	bcc.n	80074de <UART_SetConfig+0x4be>
 80074ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074cc:	2380      	movs	r3, #128	@ 0x80
 80074ce:	035b      	lsls	r3, r3, #13
 80074d0:	429a      	cmp	r2, r3
 80074d2:	d204      	bcs.n	80074de <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 80074d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074da:	60da      	str	r2, [r3, #12]
 80074dc:	e006      	b.n	80074ec <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 80074de:	231a      	movs	r3, #26
 80074e0:	2220      	movs	r2, #32
 80074e2:	189b      	adds	r3, r3, r2
 80074e4:	19db      	adds	r3, r3, r7
 80074e6:	2201      	movs	r2, #1
 80074e8:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 80074ea:	e0d0      	b.n	800768e <UART_SetConfig+0x66e>
 80074ec:	e0cf      	b.n	800768e <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80074ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074f0:	69da      	ldr	r2, [r3, #28]
 80074f2:	2380      	movs	r3, #128	@ 0x80
 80074f4:	021b      	lsls	r3, r3, #8
 80074f6:	429a      	cmp	r2, r3
 80074f8:	d000      	beq.n	80074fc <UART_SetConfig+0x4dc>
 80074fa:	e070      	b.n	80075de <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 80074fc:	231b      	movs	r3, #27
 80074fe:	2220      	movs	r2, #32
 8007500:	189b      	adds	r3, r3, r2
 8007502:	19db      	adds	r3, r3, r7
 8007504:	781b      	ldrb	r3, [r3, #0]
 8007506:	2b08      	cmp	r3, #8
 8007508:	d015      	beq.n	8007536 <UART_SetConfig+0x516>
 800750a:	dc18      	bgt.n	800753e <UART_SetConfig+0x51e>
 800750c:	2b04      	cmp	r3, #4
 800750e:	d00d      	beq.n	800752c <UART_SetConfig+0x50c>
 8007510:	dc15      	bgt.n	800753e <UART_SetConfig+0x51e>
 8007512:	2b00      	cmp	r3, #0
 8007514:	d002      	beq.n	800751c <UART_SetConfig+0x4fc>
 8007516:	2b02      	cmp	r3, #2
 8007518:	d005      	beq.n	8007526 <UART_SetConfig+0x506>
 800751a:	e010      	b.n	800753e <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800751c:	f7fd fe42 	bl	80051a4 <HAL_RCC_GetPCLK1Freq>
 8007520:	0003      	movs	r3, r0
 8007522:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007524:	e014      	b.n	8007550 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007526:	4b67      	ldr	r3, [pc, #412]	@ (80076c4 <UART_SetConfig+0x6a4>)
 8007528:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800752a:	e011      	b.n	8007550 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800752c:	f7fd fdae 	bl	800508c <HAL_RCC_GetSysClockFreq>
 8007530:	0003      	movs	r3, r0
 8007532:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007534:	e00c      	b.n	8007550 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007536:	2380      	movs	r3, #128	@ 0x80
 8007538:	021b      	lsls	r3, r3, #8
 800753a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800753c:	e008      	b.n	8007550 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 800753e:	2300      	movs	r3, #0
 8007540:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8007542:	231a      	movs	r3, #26
 8007544:	2220      	movs	r2, #32
 8007546:	189b      	adds	r3, r3, r2
 8007548:	19db      	adds	r3, r3, r7
 800754a:	2201      	movs	r2, #1
 800754c:	701a      	strb	r2, [r3, #0]
        break;
 800754e:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007550:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007552:	2b00      	cmp	r3, #0
 8007554:	d100      	bne.n	8007558 <UART_SetConfig+0x538>
 8007556:	e09a      	b.n	800768e <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800755a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800755c:	4b5a      	ldr	r3, [pc, #360]	@ (80076c8 <UART_SetConfig+0x6a8>)
 800755e:	0052      	lsls	r2, r2, #1
 8007560:	5ad3      	ldrh	r3, [r2, r3]
 8007562:	0019      	movs	r1, r3
 8007564:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8007566:	f7f8 fde9 	bl	800013c <__udivsi3>
 800756a:	0003      	movs	r3, r0
 800756c:	005a      	lsls	r2, r3, #1
 800756e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007570:	685b      	ldr	r3, [r3, #4]
 8007572:	085b      	lsrs	r3, r3, #1
 8007574:	18d2      	adds	r2, r2, r3
 8007576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007578:	685b      	ldr	r3, [r3, #4]
 800757a:	0019      	movs	r1, r3
 800757c:	0010      	movs	r0, r2
 800757e:	f7f8 fddd 	bl	800013c <__udivsi3>
 8007582:	0003      	movs	r3, r0
 8007584:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007588:	2b0f      	cmp	r3, #15
 800758a:	d921      	bls.n	80075d0 <UART_SetConfig+0x5b0>
 800758c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800758e:	2380      	movs	r3, #128	@ 0x80
 8007590:	025b      	lsls	r3, r3, #9
 8007592:	429a      	cmp	r2, r3
 8007594:	d21c      	bcs.n	80075d0 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007598:	b29a      	uxth	r2, r3
 800759a:	200e      	movs	r0, #14
 800759c:	2420      	movs	r4, #32
 800759e:	1903      	adds	r3, r0, r4
 80075a0:	19db      	adds	r3, r3, r7
 80075a2:	210f      	movs	r1, #15
 80075a4:	438a      	bics	r2, r1
 80075a6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80075a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075aa:	085b      	lsrs	r3, r3, #1
 80075ac:	b29b      	uxth	r3, r3
 80075ae:	2207      	movs	r2, #7
 80075b0:	4013      	ands	r3, r2
 80075b2:	b299      	uxth	r1, r3
 80075b4:	1903      	adds	r3, r0, r4
 80075b6:	19db      	adds	r3, r3, r7
 80075b8:	1902      	adds	r2, r0, r4
 80075ba:	19d2      	adds	r2, r2, r7
 80075bc:	8812      	ldrh	r2, [r2, #0]
 80075be:	430a      	orrs	r2, r1
 80075c0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80075c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	1902      	adds	r2, r0, r4
 80075c8:	19d2      	adds	r2, r2, r7
 80075ca:	8812      	ldrh	r2, [r2, #0]
 80075cc:	60da      	str	r2, [r3, #12]
 80075ce:	e05e      	b.n	800768e <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 80075d0:	231a      	movs	r3, #26
 80075d2:	2220      	movs	r2, #32
 80075d4:	189b      	adds	r3, r3, r2
 80075d6:	19db      	adds	r3, r3, r7
 80075d8:	2201      	movs	r2, #1
 80075da:	701a      	strb	r2, [r3, #0]
 80075dc:	e057      	b.n	800768e <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 80075de:	231b      	movs	r3, #27
 80075e0:	2220      	movs	r2, #32
 80075e2:	189b      	adds	r3, r3, r2
 80075e4:	19db      	adds	r3, r3, r7
 80075e6:	781b      	ldrb	r3, [r3, #0]
 80075e8:	2b08      	cmp	r3, #8
 80075ea:	d015      	beq.n	8007618 <UART_SetConfig+0x5f8>
 80075ec:	dc18      	bgt.n	8007620 <UART_SetConfig+0x600>
 80075ee:	2b04      	cmp	r3, #4
 80075f0:	d00d      	beq.n	800760e <UART_SetConfig+0x5ee>
 80075f2:	dc15      	bgt.n	8007620 <UART_SetConfig+0x600>
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d002      	beq.n	80075fe <UART_SetConfig+0x5de>
 80075f8:	2b02      	cmp	r3, #2
 80075fa:	d005      	beq.n	8007608 <UART_SetConfig+0x5e8>
 80075fc:	e010      	b.n	8007620 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80075fe:	f7fd fdd1 	bl	80051a4 <HAL_RCC_GetPCLK1Freq>
 8007602:	0003      	movs	r3, r0
 8007604:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007606:	e014      	b.n	8007632 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007608:	4b2e      	ldr	r3, [pc, #184]	@ (80076c4 <UART_SetConfig+0x6a4>)
 800760a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800760c:	e011      	b.n	8007632 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800760e:	f7fd fd3d 	bl	800508c <HAL_RCC_GetSysClockFreq>
 8007612:	0003      	movs	r3, r0
 8007614:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007616:	e00c      	b.n	8007632 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007618:	2380      	movs	r3, #128	@ 0x80
 800761a:	021b      	lsls	r3, r3, #8
 800761c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800761e:	e008      	b.n	8007632 <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 8007620:	2300      	movs	r3, #0
 8007622:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8007624:	231a      	movs	r3, #26
 8007626:	2220      	movs	r2, #32
 8007628:	189b      	adds	r3, r3, r2
 800762a:	19db      	adds	r3, r3, r7
 800762c:	2201      	movs	r2, #1
 800762e:	701a      	strb	r2, [r3, #0]
        break;
 8007630:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8007632:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007634:	2b00      	cmp	r3, #0
 8007636:	d02a      	beq.n	800768e <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800763a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800763c:	4b22      	ldr	r3, [pc, #136]	@ (80076c8 <UART_SetConfig+0x6a8>)
 800763e:	0052      	lsls	r2, r2, #1
 8007640:	5ad3      	ldrh	r3, [r2, r3]
 8007642:	0019      	movs	r1, r3
 8007644:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8007646:	f7f8 fd79 	bl	800013c <__udivsi3>
 800764a:	0003      	movs	r3, r0
 800764c:	001a      	movs	r2, r3
 800764e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007650:	685b      	ldr	r3, [r3, #4]
 8007652:	085b      	lsrs	r3, r3, #1
 8007654:	18d2      	adds	r2, r2, r3
 8007656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007658:	685b      	ldr	r3, [r3, #4]
 800765a:	0019      	movs	r1, r3
 800765c:	0010      	movs	r0, r2
 800765e:	f7f8 fd6d 	bl	800013c <__udivsi3>
 8007662:	0003      	movs	r3, r0
 8007664:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007668:	2b0f      	cmp	r3, #15
 800766a:	d90a      	bls.n	8007682 <UART_SetConfig+0x662>
 800766c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800766e:	2380      	movs	r3, #128	@ 0x80
 8007670:	025b      	lsls	r3, r3, #9
 8007672:	429a      	cmp	r2, r3
 8007674:	d205      	bcs.n	8007682 <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007678:	b29a      	uxth	r2, r3
 800767a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	60da      	str	r2, [r3, #12]
 8007680:	e005      	b.n	800768e <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8007682:	231a      	movs	r3, #26
 8007684:	2220      	movs	r2, #32
 8007686:	189b      	adds	r3, r3, r2
 8007688:	19db      	adds	r3, r3, r7
 800768a:	2201      	movs	r2, #1
 800768c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800768e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007690:	226a      	movs	r2, #106	@ 0x6a
 8007692:	2101      	movs	r1, #1
 8007694:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8007696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007698:	2268      	movs	r2, #104	@ 0x68
 800769a:	2101      	movs	r1, #1
 800769c:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800769e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076a0:	2200      	movs	r2, #0
 80076a2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80076a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076a6:	2200      	movs	r2, #0
 80076a8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80076aa:	231a      	movs	r3, #26
 80076ac:	2220      	movs	r2, #32
 80076ae:	189b      	adds	r3, r3, r2
 80076b0:	19db      	adds	r3, r3, r7
 80076b2:	781b      	ldrb	r3, [r3, #0]
}
 80076b4:	0018      	movs	r0, r3
 80076b6:	46bd      	mov	sp, r7
 80076b8:	b010      	add	sp, #64	@ 0x40
 80076ba:	bdb0      	pop	{r4, r5, r7, pc}
 80076bc:	40008000 	.word	0x40008000
 80076c0:	40008400 	.word	0x40008400
 80076c4:	00f42400 	.word	0x00f42400
 80076c8:	0800dff8 	.word	0x0800dff8

080076cc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80076cc:	b580      	push	{r7, lr}
 80076ce:	b082      	sub	sp, #8
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076d8:	2208      	movs	r2, #8
 80076da:	4013      	ands	r3, r2
 80076dc:	d00b      	beq.n	80076f6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	685b      	ldr	r3, [r3, #4]
 80076e4:	4a4a      	ldr	r2, [pc, #296]	@ (8007810 <UART_AdvFeatureConfig+0x144>)
 80076e6:	4013      	ands	r3, r2
 80076e8:	0019      	movs	r1, r3
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	430a      	orrs	r2, r1
 80076f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076fa:	2201      	movs	r2, #1
 80076fc:	4013      	ands	r3, r2
 80076fe:	d00b      	beq.n	8007718 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	685b      	ldr	r3, [r3, #4]
 8007706:	4a43      	ldr	r2, [pc, #268]	@ (8007814 <UART_AdvFeatureConfig+0x148>)
 8007708:	4013      	ands	r3, r2
 800770a:	0019      	movs	r1, r3
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	430a      	orrs	r2, r1
 8007716:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800771c:	2202      	movs	r2, #2
 800771e:	4013      	ands	r3, r2
 8007720:	d00b      	beq.n	800773a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	685b      	ldr	r3, [r3, #4]
 8007728:	4a3b      	ldr	r2, [pc, #236]	@ (8007818 <UART_AdvFeatureConfig+0x14c>)
 800772a:	4013      	ands	r3, r2
 800772c:	0019      	movs	r1, r3
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	430a      	orrs	r2, r1
 8007738:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800773e:	2204      	movs	r2, #4
 8007740:	4013      	ands	r3, r2
 8007742:	d00b      	beq.n	800775c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	685b      	ldr	r3, [r3, #4]
 800774a:	4a34      	ldr	r2, [pc, #208]	@ (800781c <UART_AdvFeatureConfig+0x150>)
 800774c:	4013      	ands	r3, r2
 800774e:	0019      	movs	r1, r3
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	430a      	orrs	r2, r1
 800775a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007760:	2210      	movs	r2, #16
 8007762:	4013      	ands	r3, r2
 8007764:	d00b      	beq.n	800777e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	689b      	ldr	r3, [r3, #8]
 800776c:	4a2c      	ldr	r2, [pc, #176]	@ (8007820 <UART_AdvFeatureConfig+0x154>)
 800776e:	4013      	ands	r3, r2
 8007770:	0019      	movs	r1, r3
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	430a      	orrs	r2, r1
 800777c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007782:	2220      	movs	r2, #32
 8007784:	4013      	ands	r3, r2
 8007786:	d00b      	beq.n	80077a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	689b      	ldr	r3, [r3, #8]
 800778e:	4a25      	ldr	r2, [pc, #148]	@ (8007824 <UART_AdvFeatureConfig+0x158>)
 8007790:	4013      	ands	r3, r2
 8007792:	0019      	movs	r1, r3
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	430a      	orrs	r2, r1
 800779e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077a4:	2240      	movs	r2, #64	@ 0x40
 80077a6:	4013      	ands	r3, r2
 80077a8:	d01d      	beq.n	80077e6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	685b      	ldr	r3, [r3, #4]
 80077b0:	4a1d      	ldr	r2, [pc, #116]	@ (8007828 <UART_AdvFeatureConfig+0x15c>)
 80077b2:	4013      	ands	r3, r2
 80077b4:	0019      	movs	r1, r3
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	430a      	orrs	r2, r1
 80077c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80077c6:	2380      	movs	r3, #128	@ 0x80
 80077c8:	035b      	lsls	r3, r3, #13
 80077ca:	429a      	cmp	r2, r3
 80077cc:	d10b      	bne.n	80077e6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	685b      	ldr	r3, [r3, #4]
 80077d4:	4a15      	ldr	r2, [pc, #84]	@ (800782c <UART_AdvFeatureConfig+0x160>)
 80077d6:	4013      	ands	r3, r2
 80077d8:	0019      	movs	r1, r3
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	430a      	orrs	r2, r1
 80077e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077ea:	2280      	movs	r2, #128	@ 0x80
 80077ec:	4013      	ands	r3, r2
 80077ee:	d00b      	beq.n	8007808 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	685b      	ldr	r3, [r3, #4]
 80077f6:	4a0e      	ldr	r2, [pc, #56]	@ (8007830 <UART_AdvFeatureConfig+0x164>)
 80077f8:	4013      	ands	r3, r2
 80077fa:	0019      	movs	r1, r3
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	430a      	orrs	r2, r1
 8007806:	605a      	str	r2, [r3, #4]
  }
}
 8007808:	46c0      	nop			@ (mov r8, r8)
 800780a:	46bd      	mov	sp, r7
 800780c:	b002      	add	sp, #8
 800780e:	bd80      	pop	{r7, pc}
 8007810:	ffff7fff 	.word	0xffff7fff
 8007814:	fffdffff 	.word	0xfffdffff
 8007818:	fffeffff 	.word	0xfffeffff
 800781c:	fffbffff 	.word	0xfffbffff
 8007820:	ffffefff 	.word	0xffffefff
 8007824:	ffffdfff 	.word	0xffffdfff
 8007828:	ffefffff 	.word	0xffefffff
 800782c:	ff9fffff 	.word	0xff9fffff
 8007830:	fff7ffff 	.word	0xfff7ffff

08007834 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b092      	sub	sp, #72	@ 0x48
 8007838:	af02      	add	r7, sp, #8
 800783a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2290      	movs	r2, #144	@ 0x90
 8007840:	2100      	movs	r1, #0
 8007842:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007844:	f7fa f930 	bl	8001aa8 <HAL_GetTick>
 8007848:	0003      	movs	r3, r0
 800784a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	2208      	movs	r2, #8
 8007854:	4013      	ands	r3, r2
 8007856:	2b08      	cmp	r3, #8
 8007858:	d12d      	bne.n	80078b6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800785a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800785c:	2280      	movs	r2, #128	@ 0x80
 800785e:	0391      	lsls	r1, r2, #14
 8007860:	6878      	ldr	r0, [r7, #4]
 8007862:	4a47      	ldr	r2, [pc, #284]	@ (8007980 <UART_CheckIdleState+0x14c>)
 8007864:	9200      	str	r2, [sp, #0]
 8007866:	2200      	movs	r2, #0
 8007868:	f000 f88e 	bl	8007988 <UART_WaitOnFlagUntilTimeout>
 800786c:	1e03      	subs	r3, r0, #0
 800786e:	d022      	beq.n	80078b6 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007870:	f3ef 8310 	mrs	r3, PRIMASK
 8007874:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8007876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007878:	63bb      	str	r3, [r7, #56]	@ 0x38
 800787a:	2301      	movs	r3, #1
 800787c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800787e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007880:	f383 8810 	msr	PRIMASK, r3
}
 8007884:	46c0      	nop			@ (mov r8, r8)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	681a      	ldr	r2, [r3, #0]
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	2180      	movs	r1, #128	@ 0x80
 8007892:	438a      	bics	r2, r1
 8007894:	601a      	str	r2, [r3, #0]
 8007896:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007898:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800789a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800789c:	f383 8810 	msr	PRIMASK, r3
}
 80078a0:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2288      	movs	r2, #136	@ 0x88
 80078a6:	2120      	movs	r1, #32
 80078a8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2284      	movs	r2, #132	@ 0x84
 80078ae:	2100      	movs	r1, #0
 80078b0:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80078b2:	2303      	movs	r3, #3
 80078b4:	e060      	b.n	8007978 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	2204      	movs	r2, #4
 80078be:	4013      	ands	r3, r2
 80078c0:	2b04      	cmp	r3, #4
 80078c2:	d146      	bne.n	8007952 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80078c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078c6:	2280      	movs	r2, #128	@ 0x80
 80078c8:	03d1      	lsls	r1, r2, #15
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	4a2c      	ldr	r2, [pc, #176]	@ (8007980 <UART_CheckIdleState+0x14c>)
 80078ce:	9200      	str	r2, [sp, #0]
 80078d0:	2200      	movs	r2, #0
 80078d2:	f000 f859 	bl	8007988 <UART_WaitOnFlagUntilTimeout>
 80078d6:	1e03      	subs	r3, r0, #0
 80078d8:	d03b      	beq.n	8007952 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80078da:	f3ef 8310 	mrs	r3, PRIMASK
 80078de:	60fb      	str	r3, [r7, #12]
  return(result);
 80078e0:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80078e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80078e4:	2301      	movs	r3, #1
 80078e6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80078e8:	693b      	ldr	r3, [r7, #16]
 80078ea:	f383 8810 	msr	PRIMASK, r3
}
 80078ee:	46c0      	nop			@ (mov r8, r8)
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	681a      	ldr	r2, [r3, #0]
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	4922      	ldr	r1, [pc, #136]	@ (8007984 <UART_CheckIdleState+0x150>)
 80078fc:	400a      	ands	r2, r1
 80078fe:	601a      	str	r2, [r3, #0]
 8007900:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007902:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007904:	697b      	ldr	r3, [r7, #20]
 8007906:	f383 8810 	msr	PRIMASK, r3
}
 800790a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800790c:	f3ef 8310 	mrs	r3, PRIMASK
 8007910:	61bb      	str	r3, [r7, #24]
  return(result);
 8007912:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007914:	633b      	str	r3, [r7, #48]	@ 0x30
 8007916:	2301      	movs	r3, #1
 8007918:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800791a:	69fb      	ldr	r3, [r7, #28]
 800791c:	f383 8810 	msr	PRIMASK, r3
}
 8007920:	46c0      	nop			@ (mov r8, r8)
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	689a      	ldr	r2, [r3, #8]
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	2101      	movs	r1, #1
 800792e:	438a      	bics	r2, r1
 8007930:	609a      	str	r2, [r3, #8]
 8007932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007934:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007936:	6a3b      	ldr	r3, [r7, #32]
 8007938:	f383 8810 	msr	PRIMASK, r3
}
 800793c:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	228c      	movs	r2, #140	@ 0x8c
 8007942:	2120      	movs	r1, #32
 8007944:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2284      	movs	r2, #132	@ 0x84
 800794a:	2100      	movs	r1, #0
 800794c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800794e:	2303      	movs	r3, #3
 8007950:	e012      	b.n	8007978 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2288      	movs	r2, #136	@ 0x88
 8007956:	2120      	movs	r1, #32
 8007958:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	228c      	movs	r2, #140	@ 0x8c
 800795e:	2120      	movs	r1, #32
 8007960:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	2200      	movs	r2, #0
 8007966:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2200      	movs	r2, #0
 800796c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2284      	movs	r2, #132	@ 0x84
 8007972:	2100      	movs	r1, #0
 8007974:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007976:	2300      	movs	r3, #0
}
 8007978:	0018      	movs	r0, r3
 800797a:	46bd      	mov	sp, r7
 800797c:	b010      	add	sp, #64	@ 0x40
 800797e:	bd80      	pop	{r7, pc}
 8007980:	01ffffff 	.word	0x01ffffff
 8007984:	fffffedf 	.word	0xfffffedf

08007988 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b084      	sub	sp, #16
 800798c:	af00      	add	r7, sp, #0
 800798e:	60f8      	str	r0, [r7, #12]
 8007990:	60b9      	str	r1, [r7, #8]
 8007992:	603b      	str	r3, [r7, #0]
 8007994:	1dfb      	adds	r3, r7, #7
 8007996:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007998:	e051      	b.n	8007a3e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800799a:	69bb      	ldr	r3, [r7, #24]
 800799c:	3301      	adds	r3, #1
 800799e:	d04e      	beq.n	8007a3e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80079a0:	f7fa f882 	bl	8001aa8 <HAL_GetTick>
 80079a4:	0002      	movs	r2, r0
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	1ad3      	subs	r3, r2, r3
 80079aa:	69ba      	ldr	r2, [r7, #24]
 80079ac:	429a      	cmp	r2, r3
 80079ae:	d302      	bcc.n	80079b6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80079b0:	69bb      	ldr	r3, [r7, #24]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d101      	bne.n	80079ba <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80079b6:	2303      	movs	r3, #3
 80079b8:	e051      	b.n	8007a5e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	2204      	movs	r2, #4
 80079c2:	4013      	ands	r3, r2
 80079c4:	d03b      	beq.n	8007a3e <UART_WaitOnFlagUntilTimeout+0xb6>
 80079c6:	68bb      	ldr	r3, [r7, #8]
 80079c8:	2b80      	cmp	r3, #128	@ 0x80
 80079ca:	d038      	beq.n	8007a3e <UART_WaitOnFlagUntilTimeout+0xb6>
 80079cc:	68bb      	ldr	r3, [r7, #8]
 80079ce:	2b40      	cmp	r3, #64	@ 0x40
 80079d0:	d035      	beq.n	8007a3e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	69db      	ldr	r3, [r3, #28]
 80079d8:	2208      	movs	r2, #8
 80079da:	4013      	ands	r3, r2
 80079dc:	2b08      	cmp	r3, #8
 80079de:	d111      	bne.n	8007a04 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	2208      	movs	r2, #8
 80079e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	0018      	movs	r0, r3
 80079ec:	f000 f83c 	bl	8007a68 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	2290      	movs	r2, #144	@ 0x90
 80079f4:	2108      	movs	r1, #8
 80079f6:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	2284      	movs	r2, #132	@ 0x84
 80079fc:	2100      	movs	r1, #0
 80079fe:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8007a00:	2301      	movs	r3, #1
 8007a02:	e02c      	b.n	8007a5e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	69da      	ldr	r2, [r3, #28]
 8007a0a:	2380      	movs	r3, #128	@ 0x80
 8007a0c:	011b      	lsls	r3, r3, #4
 8007a0e:	401a      	ands	r2, r3
 8007a10:	2380      	movs	r3, #128	@ 0x80
 8007a12:	011b      	lsls	r3, r3, #4
 8007a14:	429a      	cmp	r2, r3
 8007a16:	d112      	bne.n	8007a3e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	2280      	movs	r2, #128	@ 0x80
 8007a1e:	0112      	lsls	r2, r2, #4
 8007a20:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	0018      	movs	r0, r3
 8007a26:	f000 f81f 	bl	8007a68 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	2290      	movs	r2, #144	@ 0x90
 8007a2e:	2120      	movs	r1, #32
 8007a30:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	2284      	movs	r2, #132	@ 0x84
 8007a36:	2100      	movs	r1, #0
 8007a38:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8007a3a:	2303      	movs	r3, #3
 8007a3c:	e00f      	b.n	8007a5e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	69db      	ldr	r3, [r3, #28]
 8007a44:	68ba      	ldr	r2, [r7, #8]
 8007a46:	4013      	ands	r3, r2
 8007a48:	68ba      	ldr	r2, [r7, #8]
 8007a4a:	1ad3      	subs	r3, r2, r3
 8007a4c:	425a      	negs	r2, r3
 8007a4e:	4153      	adcs	r3, r2
 8007a50:	b2db      	uxtb	r3, r3
 8007a52:	001a      	movs	r2, r3
 8007a54:	1dfb      	adds	r3, r7, #7
 8007a56:	781b      	ldrb	r3, [r3, #0]
 8007a58:	429a      	cmp	r2, r3
 8007a5a:	d09e      	beq.n	800799a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007a5c:	2300      	movs	r3, #0
}
 8007a5e:	0018      	movs	r0, r3
 8007a60:	46bd      	mov	sp, r7
 8007a62:	b004      	add	sp, #16
 8007a64:	bd80      	pop	{r7, pc}
	...

08007a68 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007a68:	b580      	push	{r7, lr}
 8007a6a:	b08e      	sub	sp, #56	@ 0x38
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007a70:	f3ef 8310 	mrs	r3, PRIMASK
 8007a74:	617b      	str	r3, [r7, #20]
  return(result);
 8007a76:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007a78:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a7a:	2301      	movs	r3, #1
 8007a7c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a7e:	69bb      	ldr	r3, [r7, #24]
 8007a80:	f383 8810 	msr	PRIMASK, r3
}
 8007a84:	46c0      	nop			@ (mov r8, r8)
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	681a      	ldr	r2, [r3, #0]
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	4926      	ldr	r1, [pc, #152]	@ (8007b2c <UART_EndRxTransfer+0xc4>)
 8007a92:	400a      	ands	r2, r1
 8007a94:	601a      	str	r2, [r3, #0]
 8007a96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a98:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a9a:	69fb      	ldr	r3, [r7, #28]
 8007a9c:	f383 8810 	msr	PRIMASK, r3
}
 8007aa0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007aa2:	f3ef 8310 	mrs	r3, PRIMASK
 8007aa6:	623b      	str	r3, [r7, #32]
  return(result);
 8007aa8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007aaa:	633b      	str	r3, [r7, #48]	@ 0x30
 8007aac:	2301      	movs	r3, #1
 8007aae:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ab2:	f383 8810 	msr	PRIMASK, r3
}
 8007ab6:	46c0      	nop			@ (mov r8, r8)
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	689a      	ldr	r2, [r3, #8]
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	491b      	ldr	r1, [pc, #108]	@ (8007b30 <UART_EndRxTransfer+0xc8>)
 8007ac4:	400a      	ands	r2, r1
 8007ac6:	609a      	str	r2, [r3, #8]
 8007ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aca:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ace:	f383 8810 	msr	PRIMASK, r3
}
 8007ad2:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ad8:	2b01      	cmp	r3, #1
 8007ada:	d118      	bne.n	8007b0e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007adc:	f3ef 8310 	mrs	r3, PRIMASK
 8007ae0:	60bb      	str	r3, [r7, #8]
  return(result);
 8007ae2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ae4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007ae6:	2301      	movs	r3, #1
 8007ae8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	f383 8810 	msr	PRIMASK, r3
}
 8007af0:	46c0      	nop			@ (mov r8, r8)
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	681a      	ldr	r2, [r3, #0]
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	2110      	movs	r1, #16
 8007afe:	438a      	bics	r2, r1
 8007b00:	601a      	str	r2, [r3, #0]
 8007b02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b04:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b06:	693b      	ldr	r3, [r7, #16]
 8007b08:	f383 8810 	msr	PRIMASK, r3
}
 8007b0c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	228c      	movs	r2, #140	@ 0x8c
 8007b12:	2120      	movs	r1, #32
 8007b14:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2200      	movs	r2, #0
 8007b1a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2200      	movs	r2, #0
 8007b20:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007b22:	46c0      	nop			@ (mov r8, r8)
 8007b24:	46bd      	mov	sp, r7
 8007b26:	b00e      	add	sp, #56	@ 0x38
 8007b28:	bd80      	pop	{r7, pc}
 8007b2a:	46c0      	nop			@ (mov r8, r8)
 8007b2c:	fffffedf 	.word	0xfffffedf
 8007b30:	effffffe 	.word	0xeffffffe

08007b34 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b084      	sub	sp, #16
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b40:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	225e      	movs	r2, #94	@ 0x5e
 8007b46:	2100      	movs	r1, #0
 8007b48:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	2256      	movs	r2, #86	@ 0x56
 8007b4e:	2100      	movs	r1, #0
 8007b50:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	0018      	movs	r0, r3
 8007b56:	f7ff fa4f 	bl	8006ff8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b5a:	46c0      	nop			@ (mov r8, r8)
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	b004      	add	sp, #16
 8007b60:	bd80      	pop	{r7, pc}

08007b62 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007b62:	b580      	push	{r7, lr}
 8007b64:	b086      	sub	sp, #24
 8007b66:	af00      	add	r7, sp, #0
 8007b68:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b6a:	f3ef 8310 	mrs	r3, PRIMASK
 8007b6e:	60bb      	str	r3, [r7, #8]
  return(result);
 8007b70:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007b72:	617b      	str	r3, [r7, #20]
 8007b74:	2301      	movs	r3, #1
 8007b76:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	f383 8810 	msr	PRIMASK, r3
}
 8007b7e:	46c0      	nop			@ (mov r8, r8)
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	681a      	ldr	r2, [r3, #0]
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	2140      	movs	r1, #64	@ 0x40
 8007b8c:	438a      	bics	r2, r1
 8007b8e:	601a      	str	r2, [r3, #0]
 8007b90:	697b      	ldr	r3, [r7, #20]
 8007b92:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b94:	693b      	ldr	r3, [r7, #16]
 8007b96:	f383 8810 	msr	PRIMASK, r3
}
 8007b9a:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2288      	movs	r2, #136	@ 0x88
 8007ba0:	2120      	movs	r1, #32
 8007ba2:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	0018      	movs	r0, r3
 8007bae:	f7ff fa1b 	bl	8006fe8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007bb2:	46c0      	nop			@ (mov r8, r8)
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	b006      	add	sp, #24
 8007bb8:	bd80      	pop	{r7, pc}

08007bba <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007bba:	b580      	push	{r7, lr}
 8007bbc:	b082      	sub	sp, #8
 8007bbe:	af00      	add	r7, sp, #0
 8007bc0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007bc2:	46c0      	nop			@ (mov r8, r8)
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	b002      	add	sp, #8
 8007bc8:	bd80      	pop	{r7, pc}

08007bca <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007bca:	b580      	push	{r7, lr}
 8007bcc:	b082      	sub	sp, #8
 8007bce:	af00      	add	r7, sp, #0
 8007bd0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007bd2:	46c0      	nop			@ (mov r8, r8)
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	b002      	add	sp, #8
 8007bd8:	bd80      	pop	{r7, pc}

08007bda <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007bda:	b580      	push	{r7, lr}
 8007bdc:	b082      	sub	sp, #8
 8007bde:	af00      	add	r7, sp, #0
 8007be0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007be2:	46c0      	nop			@ (mov r8, r8)
 8007be4:	46bd      	mov	sp, r7
 8007be6:	b002      	add	sp, #8
 8007be8:	bd80      	pop	{r7, pc}
	...

08007bec <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b084      	sub	sp, #16
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2284      	movs	r2, #132	@ 0x84
 8007bf8:	5c9b      	ldrb	r3, [r3, r2]
 8007bfa:	2b01      	cmp	r3, #1
 8007bfc:	d101      	bne.n	8007c02 <HAL_UARTEx_DisableFifoMode+0x16>
 8007bfe:	2302      	movs	r3, #2
 8007c00:	e027      	b.n	8007c52 <HAL_UARTEx_DisableFifoMode+0x66>
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2284      	movs	r2, #132	@ 0x84
 8007c06:	2101      	movs	r1, #1
 8007c08:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	2288      	movs	r2, #136	@ 0x88
 8007c0e:	2124      	movs	r1, #36	@ 0x24
 8007c10:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	681a      	ldr	r2, [r3, #0]
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	2101      	movs	r1, #1
 8007c26:	438a      	bics	r2, r1
 8007c28:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	4a0b      	ldr	r2, [pc, #44]	@ (8007c5c <HAL_UARTEx_DisableFifoMode+0x70>)
 8007c2e:	4013      	ands	r3, r2
 8007c30:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2200      	movs	r2, #0
 8007c36:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	68fa      	ldr	r2, [r7, #12]
 8007c3e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2288      	movs	r2, #136	@ 0x88
 8007c44:	2120      	movs	r1, #32
 8007c46:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2284      	movs	r2, #132	@ 0x84
 8007c4c:	2100      	movs	r1, #0
 8007c4e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007c50:	2300      	movs	r3, #0
}
 8007c52:	0018      	movs	r0, r3
 8007c54:	46bd      	mov	sp, r7
 8007c56:	b004      	add	sp, #16
 8007c58:	bd80      	pop	{r7, pc}
 8007c5a:	46c0      	nop			@ (mov r8, r8)
 8007c5c:	dfffffff 	.word	0xdfffffff

08007c60 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b084      	sub	sp, #16
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
 8007c68:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2284      	movs	r2, #132	@ 0x84
 8007c6e:	5c9b      	ldrb	r3, [r3, r2]
 8007c70:	2b01      	cmp	r3, #1
 8007c72:	d101      	bne.n	8007c78 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007c74:	2302      	movs	r3, #2
 8007c76:	e02e      	b.n	8007cd6 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2284      	movs	r2, #132	@ 0x84
 8007c7c:	2101      	movs	r1, #1
 8007c7e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2288      	movs	r2, #136	@ 0x88
 8007c84:	2124      	movs	r1, #36	@ 0x24
 8007c86:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	681a      	ldr	r2, [r3, #0]
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	2101      	movs	r1, #1
 8007c9c:	438a      	bics	r2, r1
 8007c9e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	689b      	ldr	r3, [r3, #8]
 8007ca6:	00db      	lsls	r3, r3, #3
 8007ca8:	08d9      	lsrs	r1, r3, #3
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	683a      	ldr	r2, [r7, #0]
 8007cb0:	430a      	orrs	r2, r1
 8007cb2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	0018      	movs	r0, r3
 8007cb8:	f000 f854 	bl	8007d64 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	68fa      	ldr	r2, [r7, #12]
 8007cc2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2288      	movs	r2, #136	@ 0x88
 8007cc8:	2120      	movs	r1, #32
 8007cca:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2284      	movs	r2, #132	@ 0x84
 8007cd0:	2100      	movs	r1, #0
 8007cd2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007cd4:	2300      	movs	r3, #0
}
 8007cd6:	0018      	movs	r0, r3
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	b004      	add	sp, #16
 8007cdc:	bd80      	pop	{r7, pc}
	...

08007ce0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b084      	sub	sp, #16
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
 8007ce8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	2284      	movs	r2, #132	@ 0x84
 8007cee:	5c9b      	ldrb	r3, [r3, r2]
 8007cf0:	2b01      	cmp	r3, #1
 8007cf2:	d101      	bne.n	8007cf8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007cf4:	2302      	movs	r3, #2
 8007cf6:	e02f      	b.n	8007d58 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2284      	movs	r2, #132	@ 0x84
 8007cfc:	2101      	movs	r1, #1
 8007cfe:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2288      	movs	r2, #136	@ 0x88
 8007d04:	2124      	movs	r1, #36	@ 0x24
 8007d06:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	681a      	ldr	r2, [r3, #0]
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	2101      	movs	r1, #1
 8007d1c:	438a      	bics	r2, r1
 8007d1e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	689b      	ldr	r3, [r3, #8]
 8007d26:	4a0e      	ldr	r2, [pc, #56]	@ (8007d60 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8007d28:	4013      	ands	r3, r2
 8007d2a:	0019      	movs	r1, r3
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	683a      	ldr	r2, [r7, #0]
 8007d32:	430a      	orrs	r2, r1
 8007d34:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	0018      	movs	r0, r3
 8007d3a:	f000 f813 	bl	8007d64 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	68fa      	ldr	r2, [r7, #12]
 8007d44:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	2288      	movs	r2, #136	@ 0x88
 8007d4a:	2120      	movs	r1, #32
 8007d4c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2284      	movs	r2, #132	@ 0x84
 8007d52:	2100      	movs	r1, #0
 8007d54:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007d56:	2300      	movs	r3, #0
}
 8007d58:	0018      	movs	r0, r3
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	b004      	add	sp, #16
 8007d5e:	bd80      	pop	{r7, pc}
 8007d60:	f1ffffff 	.word	0xf1ffffff

08007d64 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007d64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007d66:	b085      	sub	sp, #20
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d108      	bne.n	8007d86 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	226a      	movs	r2, #106	@ 0x6a
 8007d78:	2101      	movs	r1, #1
 8007d7a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2268      	movs	r2, #104	@ 0x68
 8007d80:	2101      	movs	r1, #1
 8007d82:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007d84:	e043      	b.n	8007e0e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007d86:	260f      	movs	r6, #15
 8007d88:	19bb      	adds	r3, r7, r6
 8007d8a:	2208      	movs	r2, #8
 8007d8c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007d8e:	200e      	movs	r0, #14
 8007d90:	183b      	adds	r3, r7, r0
 8007d92:	2208      	movs	r2, #8
 8007d94:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	689b      	ldr	r3, [r3, #8]
 8007d9c:	0e5b      	lsrs	r3, r3, #25
 8007d9e:	b2da      	uxtb	r2, r3
 8007da0:	240d      	movs	r4, #13
 8007da2:	193b      	adds	r3, r7, r4
 8007da4:	2107      	movs	r1, #7
 8007da6:	400a      	ands	r2, r1
 8007da8:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	689b      	ldr	r3, [r3, #8]
 8007db0:	0f5b      	lsrs	r3, r3, #29
 8007db2:	b2da      	uxtb	r2, r3
 8007db4:	250c      	movs	r5, #12
 8007db6:	197b      	adds	r3, r7, r5
 8007db8:	2107      	movs	r1, #7
 8007dba:	400a      	ands	r2, r1
 8007dbc:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007dbe:	183b      	adds	r3, r7, r0
 8007dc0:	781b      	ldrb	r3, [r3, #0]
 8007dc2:	197a      	adds	r2, r7, r5
 8007dc4:	7812      	ldrb	r2, [r2, #0]
 8007dc6:	4914      	ldr	r1, [pc, #80]	@ (8007e18 <UARTEx_SetNbDataToProcess+0xb4>)
 8007dc8:	5c8a      	ldrb	r2, [r1, r2]
 8007dca:	435a      	muls	r2, r3
 8007dcc:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8007dce:	197b      	adds	r3, r7, r5
 8007dd0:	781b      	ldrb	r3, [r3, #0]
 8007dd2:	4a12      	ldr	r2, [pc, #72]	@ (8007e1c <UARTEx_SetNbDataToProcess+0xb8>)
 8007dd4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007dd6:	0019      	movs	r1, r3
 8007dd8:	f7f8 fa3a 	bl	8000250 <__divsi3>
 8007ddc:	0003      	movs	r3, r0
 8007dde:	b299      	uxth	r1, r3
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	226a      	movs	r2, #106	@ 0x6a
 8007de4:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007de6:	19bb      	adds	r3, r7, r6
 8007de8:	781b      	ldrb	r3, [r3, #0]
 8007dea:	193a      	adds	r2, r7, r4
 8007dec:	7812      	ldrb	r2, [r2, #0]
 8007dee:	490a      	ldr	r1, [pc, #40]	@ (8007e18 <UARTEx_SetNbDataToProcess+0xb4>)
 8007df0:	5c8a      	ldrb	r2, [r1, r2]
 8007df2:	435a      	muls	r2, r3
 8007df4:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8007df6:	193b      	adds	r3, r7, r4
 8007df8:	781b      	ldrb	r3, [r3, #0]
 8007dfa:	4a08      	ldr	r2, [pc, #32]	@ (8007e1c <UARTEx_SetNbDataToProcess+0xb8>)
 8007dfc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007dfe:	0019      	movs	r1, r3
 8007e00:	f7f8 fa26 	bl	8000250 <__divsi3>
 8007e04:	0003      	movs	r3, r0
 8007e06:	b299      	uxth	r1, r3
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2268      	movs	r2, #104	@ 0x68
 8007e0c:	5299      	strh	r1, [r3, r2]
}
 8007e0e:	46c0      	nop			@ (mov r8, r8)
 8007e10:	46bd      	mov	sp, r7
 8007e12:	b005      	add	sp, #20
 8007e14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e16:	46c0      	nop			@ (mov r8, r8)
 8007e18:	0800e010 	.word	0x0800e010
 8007e1c:	0800e018 	.word	0x0800e018

08007e20 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_DRD_TypeDef *USBx)
{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b084      	sub	sp, #16
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007e2e:	4b05      	ldr	r3, [pc, #20]	@ (8007e44 <USB_EnableGlobalInt+0x24>)
 8007e30:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = winterruptmask;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	68fa      	ldr	r2, [r7, #12]
 8007e36:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007e38:	2300      	movs	r3, #0
}
 8007e3a:	0018      	movs	r0, r3
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	b004      	add	sp, #16
 8007e40:	bd80      	pop	{r7, pc}
 8007e42:	46c0      	nop			@ (mov r8, r8)
 8007e44:	0000bf80 	.word	0x0000bf80

08007e48 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_DRD_TypeDef *USBx)
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b084      	sub	sp, #16
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007e50:	4b06      	ldr	r3, [pc, #24]	@ (8007e6c <USB_DisableGlobalInt+0x24>)
 8007e52:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e58:	68fa      	ldr	r2, [r7, #12]
 8007e5a:	43d2      	mvns	r2, r2
 8007e5c:	401a      	ands	r2, r3
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007e62:	2300      	movs	r3, #0
}
 8007e64:	0018      	movs	r0, r3
 8007e66:	46bd      	mov	sp, r7
 8007e68:	b004      	add	sp, #16
 8007e6a:	bd80      	pop	{r7, pc}
 8007e6c:	0000bf80 	.word	0x0000bf80

08007e70 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_DRD_TypeDef *USBx, USB_DRD_ModeTypeDef mode)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b082      	sub	sp, #8
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
 8007e78:	000a      	movs	r2, r1
 8007e7a:	1cfb      	adds	r3, r7, #3
 8007e7c:	701a      	strb	r2, [r3, #0]
  if (mode == USB_DEVICE_MODE)
 8007e7e:	1cfb      	adds	r3, r7, #3
 8007e80:	781b      	ldrb	r3, [r3, #0]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d106      	bne.n	8007e94 <USB_SetCurrentMode+0x24>
  {
    USBx->CNTR &= ~USB_CNTR_HOST;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e8a:	005b      	lsls	r3, r3, #1
 8007e8c:	085a      	lsrs	r2, r3, #1
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	641a      	str	r2, [r3, #64]	@ 0x40
 8007e92:	e00d      	b.n	8007eb0 <USB_SetCurrentMode+0x40>
  }
  else if (mode == USB_HOST_MODE)
 8007e94:	1cfb      	adds	r3, r7, #3
 8007e96:	781b      	ldrb	r3, [r3, #0]
 8007e98:	2b01      	cmp	r3, #1
 8007e9a:	d107      	bne.n	8007eac <USB_SetCurrentMode+0x3c>
  {
    USBx->CNTR |= USB_CNTR_HOST;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ea0:	2280      	movs	r2, #128	@ 0x80
 8007ea2:	0612      	lsls	r2, r2, #24
 8007ea4:	431a      	orrs	r2, r3
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	641a      	str	r2, [r3, #64]	@ 0x40
 8007eaa:	e001      	b.n	8007eb0 <USB_SetCurrentMode+0x40>
  }
  else
  {
    return HAL_ERROR;
 8007eac:	2301      	movs	r3, #1
 8007eae:	e000      	b.n	8007eb2 <USB_SetCurrentMode+0x42>
  }

  return HAL_OK;
 8007eb0:	2300      	movs	r3, #0
}
 8007eb2:	0018      	movs	r0, r3
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	b002      	add	sp, #8
 8007eb8:	bd80      	pop	{r7, pc}

08007eba <USB_DevInit>:
  * @param  cfg  pointer to a USB_DRD_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 8007eba:	b084      	sub	sp, #16
 8007ebc:	b5b0      	push	{r4, r5, r7, lr}
 8007ebe:	b084      	sub	sp, #16
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
 8007ec4:	2004      	movs	r0, #4
 8007ec6:	2420      	movs	r4, #32
 8007ec8:	1900      	adds	r0, r0, r4
 8007eca:	19c0      	adds	r0, r0, r7
 8007ecc:	6001      	str	r1, [r0, #0]
 8007ece:	6042      	str	r2, [r0, #4]
 8007ed0:	6083      	str	r3, [r0, #8]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Force Reset */
  USBx->CNTR = USB_CNTR_USBRST;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2201      	movs	r2, #1
 8007ed6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Release Reset */
  USBx->CNTR &= ~USB_CNTR_USBRST;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007edc:	2201      	movs	r2, #1
 8007ede:	4393      	bics	r3, r2
 8007ee0:	001a      	movs	r2, r3
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the Device Mode */
  ret = USB_SetCurrentMode(USBx, USB_DEVICE_MODE);
 8007ee6:	250f      	movs	r5, #15
 8007ee8:	197c      	adds	r4, r7, r5
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	2100      	movs	r1, #0
 8007eee:	0018      	movs	r0, r3
 8007ef0:	f7ff ffbe 	bl	8007e70 <USB_SetCurrentMode>
 8007ef4:	0003      	movs	r3, r0
 8007ef6:	7023      	strb	r3, [r4, #0]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2200      	movs	r2, #0
 8007efc:	645a      	str	r2, [r3, #68]	@ 0x44

  return ret;
 8007efe:	197b      	adds	r3, r7, r5
 8007f00:	781b      	ldrb	r3, [r3, #0]
}
 8007f02:	0018      	movs	r0, r3
 8007f04:	46bd      	mov	sp, r7
 8007f06:	b004      	add	sp, #16
 8007f08:	bcb0      	pop	{r4, r5, r7}
 8007f0a:	bc08      	pop	{r3}
 8007f0c:	b004      	add	sp, #16
 8007f0e:	4718      	bx	r3

08007f10 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b09e      	sub	sp, #120	@ 0x78
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
 8007f18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8007f1a:	2377      	movs	r3, #119	@ 0x77
 8007f1c:	18fb      	adds	r3, r7, r3
 8007f1e:	2200      	movs	r2, #0
 8007f20:	701a      	strb	r2, [r3, #0]
  uint32_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8007f22:	687a      	ldr	r2, [r7, #4]
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	781b      	ldrb	r3, [r3, #0]
 8007f28:	009b      	lsls	r3, r3, #2
 8007f2a:	18d3      	adds	r3, r2, r3
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	4adc      	ldr	r2, [pc, #880]	@ (80082a0 <USB_ActivateEndpoint+0x390>)
 8007f30:	4013      	ands	r3, r2
 8007f32:	673b      	str	r3, [r7, #112]	@ 0x70

  /* initialize Endpoint */
  switch (ep->type)
 8007f34:	683b      	ldr	r3, [r7, #0]
 8007f36:	78db      	ldrb	r3, [r3, #3]
 8007f38:	2b03      	cmp	r3, #3
 8007f3a:	d00e      	beq.n	8007f5a <USB_ActivateEndpoint+0x4a>
 8007f3c:	dc19      	bgt.n	8007f72 <USB_ActivateEndpoint+0x62>
 8007f3e:	2b02      	cmp	r3, #2
 8007f40:	d01c      	beq.n	8007f7c <USB_ActivateEndpoint+0x6c>
 8007f42:	dc16      	bgt.n	8007f72 <USB_ActivateEndpoint+0x62>
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d002      	beq.n	8007f4e <USB_ActivateEndpoint+0x3e>
 8007f48:	2b01      	cmp	r3, #1
 8007f4a:	d00c      	beq.n	8007f66 <USB_ActivateEndpoint+0x56>
 8007f4c:	e011      	b.n	8007f72 <USB_ActivateEndpoint+0x62>
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8007f4e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007f50:	2280      	movs	r2, #128	@ 0x80
 8007f52:	0092      	lsls	r2, r2, #2
 8007f54:	4313      	orrs	r3, r2
 8007f56:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 8007f58:	e011      	b.n	8007f7e <USB_ActivateEndpoint+0x6e>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8007f5a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007f5c:	22c0      	movs	r2, #192	@ 0xc0
 8007f5e:	00d2      	lsls	r2, r2, #3
 8007f60:	4313      	orrs	r3, r2
 8007f62:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 8007f64:	e00b      	b.n	8007f7e <USB_ActivateEndpoint+0x6e>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8007f66:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007f68:	2280      	movs	r2, #128	@ 0x80
 8007f6a:	00d2      	lsls	r2, r2, #3
 8007f6c:	4313      	orrs	r3, r2
 8007f6e:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 8007f70:	e005      	b.n	8007f7e <USB_ActivateEndpoint+0x6e>

    default:
      ret = HAL_ERROR;
 8007f72:	2377      	movs	r3, #119	@ 0x77
 8007f74:	18fb      	adds	r3, r7, r3
 8007f76:	2201      	movs	r2, #1
 8007f78:	701a      	strb	r2, [r3, #0]
      break;
 8007f7a:	e000      	b.n	8007f7e <USB_ActivateEndpoint+0x6e>
      break;
 8007f7c:	46c0      	nop			@ (mov r8, r8)
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_VTRX | USB_EP_VTTX));
 8007f7e:	687a      	ldr	r2, [r7, #4]
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	781b      	ldrb	r3, [r3, #0]
 8007f84:	009b      	lsls	r3, r3, #2
 8007f86:	18d3      	adds	r3, r2, r3
 8007f88:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007f8a:	49c6      	ldr	r1, [pc, #792]	@ (80082a4 <USB_ActivateEndpoint+0x394>)
 8007f8c:	430a      	orrs	r2, r1
 8007f8e:	601a      	str	r2, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8007f90:	687a      	ldr	r2, [r7, #4]
 8007f92:	683b      	ldr	r3, [r7, #0]
 8007f94:	781b      	ldrb	r3, [r3, #0]
 8007f96:	009b      	lsls	r3, r3, #2
 8007f98:	18d3      	adds	r3, r2, r3
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	4ac2      	ldr	r2, [pc, #776]	@ (80082a8 <USB_ActivateEndpoint+0x398>)
 8007f9e:	4013      	ands	r3, r2
 8007fa0:	683a      	ldr	r2, [r7, #0]
 8007fa2:	7812      	ldrb	r2, [r2, #0]
 8007fa4:	4313      	orrs	r3, r2
 8007fa6:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007fa8:	687a      	ldr	r2, [r7, #4]
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	781b      	ldrb	r3, [r3, #0]
 8007fae:	009b      	lsls	r3, r3, #2
 8007fb0:	18d3      	adds	r3, r2, r3
 8007fb2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007fb4:	49bb      	ldr	r1, [pc, #748]	@ (80082a4 <USB_ActivateEndpoint+0x394>)
 8007fb6:	430a      	orrs	r2, r1
 8007fb8:	601a      	str	r2, [r3, #0]

  if (ep->doublebuffer == 0U)
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	7b1b      	ldrb	r3, [r3, #12]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d000      	beq.n	8007fc4 <USB_ActivateEndpoint+0xb4>
 8007fc2:	e155      	b.n	8008270 <USB_ActivateEndpoint+0x360>
  {
    if (ep->is_in != 0U)
 8007fc4:	683b      	ldr	r3, [r7, #0]
 8007fc6:	785b      	ldrb	r3, [r3, #1]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d06e      	beq.n	80080aa <USB_ActivateEndpoint+0x19a>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	781b      	ldrb	r3, [r3, #0]
 8007fd0:	00db      	lsls	r3, r3, #3
 8007fd2:	4ab6      	ldr	r2, [pc, #728]	@ (80082ac <USB_ActivateEndpoint+0x39c>)
 8007fd4:	4694      	mov	ip, r2
 8007fd6:	4463      	add	r3, ip
 8007fd8:	681a      	ldr	r2, [r3, #0]
 8007fda:	683b      	ldr	r3, [r7, #0]
 8007fdc:	781b      	ldrb	r3, [r3, #0]
 8007fde:	00db      	lsls	r3, r3, #3
 8007fe0:	49b2      	ldr	r1, [pc, #712]	@ (80082ac <USB_ActivateEndpoint+0x39c>)
 8007fe2:	468c      	mov	ip, r1
 8007fe4:	4463      	add	r3, ip
 8007fe6:	0c12      	lsrs	r2, r2, #16
 8007fe8:	0412      	lsls	r2, r2, #16
 8007fea:	601a      	str	r2, [r3, #0]
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	781b      	ldrb	r3, [r3, #0]
 8007ff0:	00db      	lsls	r3, r3, #3
 8007ff2:	4aae      	ldr	r2, [pc, #696]	@ (80082ac <USB_ActivateEndpoint+0x39c>)
 8007ff4:	4694      	mov	ip, r2
 8007ff6:	4463      	add	r3, ip
 8007ff8:	6819      	ldr	r1, [r3, #0]
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	88db      	ldrh	r3, [r3, #6]
 8007ffe:	089b      	lsrs	r3, r3, #2
 8008000:	b29b      	uxth	r3, r3
 8008002:	009a      	lsls	r2, r3, #2
 8008004:	683b      	ldr	r3, [r7, #0]
 8008006:	781b      	ldrb	r3, [r3, #0]
 8008008:	00db      	lsls	r3, r3, #3
 800800a:	48a8      	ldr	r0, [pc, #672]	@ (80082ac <USB_ActivateEndpoint+0x39c>)
 800800c:	4684      	mov	ip, r0
 800800e:	4463      	add	r3, ip
 8008010:	430a      	orrs	r2, r1
 8008012:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008014:	687a      	ldr	r2, [r7, #4]
 8008016:	683b      	ldr	r3, [r7, #0]
 8008018:	781b      	ldrb	r3, [r3, #0]
 800801a:	009b      	lsls	r3, r3, #2
 800801c:	18d3      	adds	r3, r2, r3
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	61bb      	str	r3, [r7, #24]
 8008022:	69bb      	ldr	r3, [r7, #24]
 8008024:	2240      	movs	r2, #64	@ 0x40
 8008026:	4013      	ands	r3, r2
 8008028:	d011      	beq.n	800804e <USB_ActivateEndpoint+0x13e>
 800802a:	687a      	ldr	r2, [r7, #4]
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	781b      	ldrb	r3, [r3, #0]
 8008030:	009b      	lsls	r3, r3, #2
 8008032:	18d3      	adds	r3, r2, r3
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	4a9c      	ldr	r2, [pc, #624]	@ (80082a8 <USB_ActivateEndpoint+0x398>)
 8008038:	4013      	ands	r3, r2
 800803a:	617b      	str	r3, [r7, #20]
 800803c:	687a      	ldr	r2, [r7, #4]
 800803e:	683b      	ldr	r3, [r7, #0]
 8008040:	781b      	ldrb	r3, [r3, #0]
 8008042:	009b      	lsls	r3, r3, #2
 8008044:	18d3      	adds	r3, r2, r3
 8008046:	697a      	ldr	r2, [r7, #20]
 8008048:	4999      	ldr	r1, [pc, #612]	@ (80082b0 <USB_ActivateEndpoint+0x3a0>)
 800804a:	430a      	orrs	r2, r1
 800804c:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800804e:	683b      	ldr	r3, [r7, #0]
 8008050:	78db      	ldrb	r3, [r3, #3]
 8008052:	2b01      	cmp	r3, #1
 8008054:	d016      	beq.n	8008084 <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008056:	687a      	ldr	r2, [r7, #4]
 8008058:	683b      	ldr	r3, [r7, #0]
 800805a:	781b      	ldrb	r3, [r3, #0]
 800805c:	009b      	lsls	r3, r3, #2
 800805e:	18d3      	adds	r3, r2, r3
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	4a94      	ldr	r2, [pc, #592]	@ (80082b4 <USB_ActivateEndpoint+0x3a4>)
 8008064:	4013      	ands	r3, r2
 8008066:	60fb      	str	r3, [r7, #12]
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	2220      	movs	r2, #32
 800806c:	4053      	eors	r3, r2
 800806e:	60fb      	str	r3, [r7, #12]
 8008070:	687a      	ldr	r2, [r7, #4]
 8008072:	683b      	ldr	r3, [r7, #0]
 8008074:	781b      	ldrb	r3, [r3, #0]
 8008076:	009b      	lsls	r3, r3, #2
 8008078:	18d3      	adds	r3, r2, r3
 800807a:	68fa      	ldr	r2, [r7, #12]
 800807c:	4989      	ldr	r1, [pc, #548]	@ (80082a4 <USB_ActivateEndpoint+0x394>)
 800807e:	430a      	orrs	r2, r1
 8008080:	601a      	str	r2, [r3, #0]
 8008082:	e261      	b.n	8008548 <USB_ActivateEndpoint+0x638>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008084:	687a      	ldr	r2, [r7, #4]
 8008086:	683b      	ldr	r3, [r7, #0]
 8008088:	781b      	ldrb	r3, [r3, #0]
 800808a:	009b      	lsls	r3, r3, #2
 800808c:	18d3      	adds	r3, r2, r3
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	4a88      	ldr	r2, [pc, #544]	@ (80082b4 <USB_ActivateEndpoint+0x3a4>)
 8008092:	4013      	ands	r3, r2
 8008094:	613b      	str	r3, [r7, #16]
 8008096:	687a      	ldr	r2, [r7, #4]
 8008098:	683b      	ldr	r3, [r7, #0]
 800809a:	781b      	ldrb	r3, [r3, #0]
 800809c:	009b      	lsls	r3, r3, #2
 800809e:	18d3      	adds	r3, r2, r3
 80080a0:	693a      	ldr	r2, [r7, #16]
 80080a2:	4980      	ldr	r1, [pc, #512]	@ (80082a4 <USB_ActivateEndpoint+0x394>)
 80080a4:	430a      	orrs	r2, r1
 80080a6:	601a      	str	r2, [r3, #0]
 80080a8:	e24e      	b.n	8008548 <USB_ActivateEndpoint+0x638>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80080aa:	683b      	ldr	r3, [r7, #0]
 80080ac:	781b      	ldrb	r3, [r3, #0]
 80080ae:	00db      	lsls	r3, r3, #3
 80080b0:	4a7e      	ldr	r2, [pc, #504]	@ (80082ac <USB_ActivateEndpoint+0x39c>)
 80080b2:	4694      	mov	ip, r2
 80080b4:	4463      	add	r3, ip
 80080b6:	685a      	ldr	r2, [r3, #4]
 80080b8:	683b      	ldr	r3, [r7, #0]
 80080ba:	781b      	ldrb	r3, [r3, #0]
 80080bc:	00db      	lsls	r3, r3, #3
 80080be:	497b      	ldr	r1, [pc, #492]	@ (80082ac <USB_ActivateEndpoint+0x39c>)
 80080c0:	468c      	mov	ip, r1
 80080c2:	4463      	add	r3, ip
 80080c4:	0c12      	lsrs	r2, r2, #16
 80080c6:	0412      	lsls	r2, r2, #16
 80080c8:	605a      	str	r2, [r3, #4]
 80080ca:	683b      	ldr	r3, [r7, #0]
 80080cc:	781b      	ldrb	r3, [r3, #0]
 80080ce:	00db      	lsls	r3, r3, #3
 80080d0:	4a76      	ldr	r2, [pc, #472]	@ (80082ac <USB_ActivateEndpoint+0x39c>)
 80080d2:	4694      	mov	ip, r2
 80080d4:	4463      	add	r3, ip
 80080d6:	6859      	ldr	r1, [r3, #4]
 80080d8:	683b      	ldr	r3, [r7, #0]
 80080da:	88db      	ldrh	r3, [r3, #6]
 80080dc:	089b      	lsrs	r3, r3, #2
 80080de:	b29b      	uxth	r3, r3
 80080e0:	009a      	lsls	r2, r3, #2
 80080e2:	683b      	ldr	r3, [r7, #0]
 80080e4:	781b      	ldrb	r3, [r3, #0]
 80080e6:	00db      	lsls	r3, r3, #3
 80080e8:	4870      	ldr	r0, [pc, #448]	@ (80082ac <USB_ActivateEndpoint+0x39c>)
 80080ea:	4684      	mov	ip, r0
 80080ec:	4463      	add	r3, ip
 80080ee:	430a      	orrs	r2, r1
 80080f0:	605a      	str	r2, [r3, #4]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80080f2:	683b      	ldr	r3, [r7, #0]
 80080f4:	781b      	ldrb	r3, [r3, #0]
 80080f6:	00db      	lsls	r3, r3, #3
 80080f8:	4a6c      	ldr	r2, [pc, #432]	@ (80082ac <USB_ActivateEndpoint+0x39c>)
 80080fa:	4694      	mov	ip, r2
 80080fc:	4463      	add	r3, ip
 80080fe:	685a      	ldr	r2, [r3, #4]
 8008100:	683b      	ldr	r3, [r7, #0]
 8008102:	781b      	ldrb	r3, [r3, #0]
 8008104:	00db      	lsls	r3, r3, #3
 8008106:	4969      	ldr	r1, [pc, #420]	@ (80082ac <USB_ActivateEndpoint+0x39c>)
 8008108:	468c      	mov	ip, r1
 800810a:	4463      	add	r3, ip
 800810c:	0192      	lsls	r2, r2, #6
 800810e:	0992      	lsrs	r2, r2, #6
 8008110:	605a      	str	r2, [r3, #4]
 8008112:	683b      	ldr	r3, [r7, #0]
 8008114:	691b      	ldr	r3, [r3, #16]
 8008116:	2b3e      	cmp	r3, #62	@ 0x3e
 8008118:	d920      	bls.n	800815c <USB_ActivateEndpoint+0x24c>
 800811a:	683b      	ldr	r3, [r7, #0]
 800811c:	691b      	ldr	r3, [r3, #16]
 800811e:	095b      	lsrs	r3, r3, #5
 8008120:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008122:	683b      	ldr	r3, [r7, #0]
 8008124:	691b      	ldr	r3, [r3, #16]
 8008126:	221f      	movs	r2, #31
 8008128:	4013      	ands	r3, r2
 800812a:	d102      	bne.n	8008132 <USB_ActivateEndpoint+0x222>
 800812c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800812e:	3b01      	subs	r3, #1
 8008130:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008132:	683b      	ldr	r3, [r7, #0]
 8008134:	781b      	ldrb	r3, [r3, #0]
 8008136:	00db      	lsls	r3, r3, #3
 8008138:	4a5c      	ldr	r2, [pc, #368]	@ (80082ac <USB_ActivateEndpoint+0x39c>)
 800813a:	4694      	mov	ip, r2
 800813c:	4463      	add	r3, ip
 800813e:	685a      	ldr	r2, [r3, #4]
 8008140:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008142:	069b      	lsls	r3, r3, #26
 8008144:	431a      	orrs	r2, r3
 8008146:	683b      	ldr	r3, [r7, #0]
 8008148:	781b      	ldrb	r3, [r3, #0]
 800814a:	00db      	lsls	r3, r3, #3
 800814c:	4957      	ldr	r1, [pc, #348]	@ (80082ac <USB_ActivateEndpoint+0x39c>)
 800814e:	468c      	mov	ip, r1
 8008150:	4463      	add	r3, ip
 8008152:	2180      	movs	r1, #128	@ 0x80
 8008154:	0609      	lsls	r1, r1, #24
 8008156:	430a      	orrs	r2, r1
 8008158:	605a      	str	r2, [r3, #4]
 800815a:	e032      	b.n	80081c2 <USB_ActivateEndpoint+0x2b2>
 800815c:	683b      	ldr	r3, [r7, #0]
 800815e:	691b      	ldr	r3, [r3, #16]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d111      	bne.n	8008188 <USB_ActivateEndpoint+0x278>
 8008164:	683b      	ldr	r3, [r7, #0]
 8008166:	781b      	ldrb	r3, [r3, #0]
 8008168:	00db      	lsls	r3, r3, #3
 800816a:	4a50      	ldr	r2, [pc, #320]	@ (80082ac <USB_ActivateEndpoint+0x39c>)
 800816c:	4694      	mov	ip, r2
 800816e:	4463      	add	r3, ip
 8008170:	685a      	ldr	r2, [r3, #4]
 8008172:	683b      	ldr	r3, [r7, #0]
 8008174:	781b      	ldrb	r3, [r3, #0]
 8008176:	00db      	lsls	r3, r3, #3
 8008178:	494c      	ldr	r1, [pc, #304]	@ (80082ac <USB_ActivateEndpoint+0x39c>)
 800817a:	468c      	mov	ip, r1
 800817c:	4463      	add	r3, ip
 800817e:	2180      	movs	r1, #128	@ 0x80
 8008180:	0609      	lsls	r1, r1, #24
 8008182:	430a      	orrs	r2, r1
 8008184:	605a      	str	r2, [r3, #4]
 8008186:	e01c      	b.n	80081c2 <USB_ActivateEndpoint+0x2b2>
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	691b      	ldr	r3, [r3, #16]
 800818c:	085b      	lsrs	r3, r3, #1
 800818e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	691b      	ldr	r3, [r3, #16]
 8008194:	2201      	movs	r2, #1
 8008196:	4013      	ands	r3, r2
 8008198:	d002      	beq.n	80081a0 <USB_ActivateEndpoint+0x290>
 800819a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800819c:	3301      	adds	r3, #1
 800819e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80081a0:	683b      	ldr	r3, [r7, #0]
 80081a2:	781b      	ldrb	r3, [r3, #0]
 80081a4:	00db      	lsls	r3, r3, #3
 80081a6:	4a41      	ldr	r2, [pc, #260]	@ (80082ac <USB_ActivateEndpoint+0x39c>)
 80081a8:	4694      	mov	ip, r2
 80081aa:	4463      	add	r3, ip
 80081ac:	6859      	ldr	r1, [r3, #4]
 80081ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80081b0:	069a      	lsls	r2, r3, #26
 80081b2:	683b      	ldr	r3, [r7, #0]
 80081b4:	781b      	ldrb	r3, [r3, #0]
 80081b6:	00db      	lsls	r3, r3, #3
 80081b8:	483c      	ldr	r0, [pc, #240]	@ (80082ac <USB_ActivateEndpoint+0x39c>)
 80081ba:	4684      	mov	ip, r0
 80081bc:	4463      	add	r3, ip
 80081be:	430a      	orrs	r2, r1
 80081c0:	605a      	str	r2, [r3, #4]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80081c2:	687a      	ldr	r2, [r7, #4]
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	781b      	ldrb	r3, [r3, #0]
 80081c8:	009b      	lsls	r3, r3, #2
 80081ca:	18d3      	adds	r3, r2, r3
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 80081d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80081d2:	2380      	movs	r3, #128	@ 0x80
 80081d4:	01db      	lsls	r3, r3, #7
 80081d6:	4013      	ands	r3, r2
 80081d8:	d011      	beq.n	80081fe <USB_ActivateEndpoint+0x2ee>
 80081da:	687a      	ldr	r2, [r7, #4]
 80081dc:	683b      	ldr	r3, [r7, #0]
 80081de:	781b      	ldrb	r3, [r3, #0]
 80081e0:	009b      	lsls	r3, r3, #2
 80081e2:	18d3      	adds	r3, r2, r3
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	4a30      	ldr	r2, [pc, #192]	@ (80082a8 <USB_ActivateEndpoint+0x398>)
 80081e8:	4013      	ands	r3, r2
 80081ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80081ec:	687a      	ldr	r2, [r7, #4]
 80081ee:	683b      	ldr	r3, [r7, #0]
 80081f0:	781b      	ldrb	r3, [r3, #0]
 80081f2:	009b      	lsls	r3, r3, #2
 80081f4:	18d3      	adds	r3, r2, r3
 80081f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081f8:	492f      	ldr	r1, [pc, #188]	@ (80082b8 <USB_ActivateEndpoint+0x3a8>)
 80081fa:	430a      	orrs	r2, r1
 80081fc:	601a      	str	r2, [r3, #0]

      if (ep->num == 0U)
 80081fe:	683b      	ldr	r3, [r7, #0]
 8008200:	781b      	ldrb	r3, [r3, #0]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d11c      	bne.n	8008240 <USB_ActivateEndpoint+0x330>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008206:	687a      	ldr	r2, [r7, #4]
 8008208:	683b      	ldr	r3, [r7, #0]
 800820a:	781b      	ldrb	r3, [r3, #0]
 800820c:	009b      	lsls	r3, r3, #2
 800820e:	18d3      	adds	r3, r2, r3
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	4a2a      	ldr	r2, [pc, #168]	@ (80082bc <USB_ActivateEndpoint+0x3ac>)
 8008214:	4013      	ands	r3, r2
 8008216:	61fb      	str	r3, [r7, #28]
 8008218:	69fb      	ldr	r3, [r7, #28]
 800821a:	2280      	movs	r2, #128	@ 0x80
 800821c:	0152      	lsls	r2, r2, #5
 800821e:	4053      	eors	r3, r2
 8008220:	61fb      	str	r3, [r7, #28]
 8008222:	69fb      	ldr	r3, [r7, #28]
 8008224:	2280      	movs	r2, #128	@ 0x80
 8008226:	0192      	lsls	r2, r2, #6
 8008228:	4053      	eors	r3, r2
 800822a:	61fb      	str	r3, [r7, #28]
 800822c:	687a      	ldr	r2, [r7, #4]
 800822e:	683b      	ldr	r3, [r7, #0]
 8008230:	781b      	ldrb	r3, [r3, #0]
 8008232:	009b      	lsls	r3, r3, #2
 8008234:	18d3      	adds	r3, r2, r3
 8008236:	69fa      	ldr	r2, [r7, #28]
 8008238:	491a      	ldr	r1, [pc, #104]	@ (80082a4 <USB_ActivateEndpoint+0x394>)
 800823a:	430a      	orrs	r2, r1
 800823c:	601a      	str	r2, [r3, #0]
 800823e:	e183      	b.n	8008548 <USB_ActivateEndpoint+0x638>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8008240:	687a      	ldr	r2, [r7, #4]
 8008242:	683b      	ldr	r3, [r7, #0]
 8008244:	781b      	ldrb	r3, [r3, #0]
 8008246:	009b      	lsls	r3, r3, #2
 8008248:	18d3      	adds	r3, r2, r3
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	4a1b      	ldr	r2, [pc, #108]	@ (80082bc <USB_ActivateEndpoint+0x3ac>)
 800824e:	4013      	ands	r3, r2
 8008250:	623b      	str	r3, [r7, #32]
 8008252:	6a3b      	ldr	r3, [r7, #32]
 8008254:	2280      	movs	r2, #128	@ 0x80
 8008256:	0192      	lsls	r2, r2, #6
 8008258:	4053      	eors	r3, r2
 800825a:	623b      	str	r3, [r7, #32]
 800825c:	687a      	ldr	r2, [r7, #4]
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	781b      	ldrb	r3, [r3, #0]
 8008262:	009b      	lsls	r3, r3, #2
 8008264:	18d3      	adds	r3, r2, r3
 8008266:	6a3a      	ldr	r2, [r7, #32]
 8008268:	490e      	ldr	r1, [pc, #56]	@ (80082a4 <USB_ActivateEndpoint+0x394>)
 800826a:	430a      	orrs	r2, r1
 800826c:	601a      	str	r2, [r3, #0]
 800826e:	e16b      	b.n	8008548 <USB_ActivateEndpoint+0x638>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	78db      	ldrb	r3, [r3, #3]
 8008274:	2b02      	cmp	r3, #2
 8008276:	d125      	bne.n	80082c4 <USB_ActivateEndpoint+0x3b4>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8008278:	687a      	ldr	r2, [r7, #4]
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	781b      	ldrb	r3, [r3, #0]
 800827e:	009b      	lsls	r3, r3, #2
 8008280:	18d3      	adds	r3, r2, r3
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	4a08      	ldr	r2, [pc, #32]	@ (80082a8 <USB_ActivateEndpoint+0x398>)
 8008286:	4013      	ands	r3, r2
 8008288:	663b      	str	r3, [r7, #96]	@ 0x60
 800828a:	687a      	ldr	r2, [r7, #4]
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	781b      	ldrb	r3, [r3, #0]
 8008290:	009b      	lsls	r3, r3, #2
 8008292:	18d3      	adds	r3, r2, r3
 8008294:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008296:	490a      	ldr	r1, [pc, #40]	@ (80082c0 <USB_ActivateEndpoint+0x3b0>)
 8008298:	430a      	orrs	r2, r1
 800829a:	601a      	str	r2, [r3, #0]
 800829c:	e024      	b.n	80082e8 <USB_ActivateEndpoint+0x3d8>
 800829e:	46c0      	nop			@ (mov r8, r8)
 80082a0:	07ff898f 	.word	0x07ff898f
 80082a4:	00008080 	.word	0x00008080
 80082a8:	07ff8f8f 	.word	0x07ff8f8f
 80082ac:	40009800 	.word	0x40009800
 80082b0:	000080c0 	.word	0x000080c0
 80082b4:	07ff8fbf 	.word	0x07ff8fbf
 80082b8:	0000c080 	.word	0x0000c080
 80082bc:	07ffbf8f 	.word	0x07ffbf8f
 80082c0:	00008180 	.word	0x00008180
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80082c4:	687a      	ldr	r2, [r7, #4]
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	781b      	ldrb	r3, [r3, #0]
 80082ca:	009b      	lsls	r3, r3, #2
 80082cc:	18d3      	adds	r3, r2, r3
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	4aa1      	ldr	r2, [pc, #644]	@ (8008558 <USB_ActivateEndpoint+0x648>)
 80082d2:	4013      	ands	r3, r2
 80082d4:	667b      	str	r3, [r7, #100]	@ 0x64
 80082d6:	687a      	ldr	r2, [r7, #4]
 80082d8:	683b      	ldr	r3, [r7, #0]
 80082da:	781b      	ldrb	r3, [r3, #0]
 80082dc:	009b      	lsls	r3, r3, #2
 80082de:	18d3      	adds	r3, r2, r3
 80082e0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80082e2:	499e      	ldr	r1, [pc, #632]	@ (800855c <USB_ActivateEndpoint+0x64c>)
 80082e4:	430a      	orrs	r2, r1
 80082e6:	601a      	str	r2, [r3, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	781b      	ldrb	r3, [r3, #0]
 80082ec:	00db      	lsls	r3, r3, #3
 80082ee:	4a9c      	ldr	r2, [pc, #624]	@ (8008560 <USB_ActivateEndpoint+0x650>)
 80082f0:	4694      	mov	ip, r2
 80082f2:	4463      	add	r3, ip
 80082f4:	681a      	ldr	r2, [r3, #0]
 80082f6:	683b      	ldr	r3, [r7, #0]
 80082f8:	781b      	ldrb	r3, [r3, #0]
 80082fa:	00db      	lsls	r3, r3, #3
 80082fc:	4998      	ldr	r1, [pc, #608]	@ (8008560 <USB_ActivateEndpoint+0x650>)
 80082fe:	468c      	mov	ip, r1
 8008300:	4463      	add	r3, ip
 8008302:	0c12      	lsrs	r2, r2, #16
 8008304:	0412      	lsls	r2, r2, #16
 8008306:	601a      	str	r2, [r3, #0]
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	781b      	ldrb	r3, [r3, #0]
 800830c:	00db      	lsls	r3, r3, #3
 800830e:	4a94      	ldr	r2, [pc, #592]	@ (8008560 <USB_ActivateEndpoint+0x650>)
 8008310:	4694      	mov	ip, r2
 8008312:	4463      	add	r3, ip
 8008314:	6819      	ldr	r1, [r3, #0]
 8008316:	683b      	ldr	r3, [r7, #0]
 8008318:	891b      	ldrh	r3, [r3, #8]
 800831a:	089b      	lsrs	r3, r3, #2
 800831c:	b29b      	uxth	r3, r3
 800831e:	009a      	lsls	r2, r3, #2
 8008320:	683b      	ldr	r3, [r7, #0]
 8008322:	781b      	ldrb	r3, [r3, #0]
 8008324:	00db      	lsls	r3, r3, #3
 8008326:	488e      	ldr	r0, [pc, #568]	@ (8008560 <USB_ActivateEndpoint+0x650>)
 8008328:	4684      	mov	ip, r0
 800832a:	4463      	add	r3, ip
 800832c:	430a      	orrs	r2, r1
 800832e:	601a      	str	r2, [r3, #0]
 8008330:	683b      	ldr	r3, [r7, #0]
 8008332:	781b      	ldrb	r3, [r3, #0]
 8008334:	00db      	lsls	r3, r3, #3
 8008336:	4a8a      	ldr	r2, [pc, #552]	@ (8008560 <USB_ActivateEndpoint+0x650>)
 8008338:	4694      	mov	ip, r2
 800833a:	4463      	add	r3, ip
 800833c:	685a      	ldr	r2, [r3, #4]
 800833e:	683b      	ldr	r3, [r7, #0]
 8008340:	781b      	ldrb	r3, [r3, #0]
 8008342:	00db      	lsls	r3, r3, #3
 8008344:	4986      	ldr	r1, [pc, #536]	@ (8008560 <USB_ActivateEndpoint+0x650>)
 8008346:	468c      	mov	ip, r1
 8008348:	4463      	add	r3, ip
 800834a:	0c12      	lsrs	r2, r2, #16
 800834c:	0412      	lsls	r2, r2, #16
 800834e:	605a      	str	r2, [r3, #4]
 8008350:	683b      	ldr	r3, [r7, #0]
 8008352:	781b      	ldrb	r3, [r3, #0]
 8008354:	00db      	lsls	r3, r3, #3
 8008356:	4a82      	ldr	r2, [pc, #520]	@ (8008560 <USB_ActivateEndpoint+0x650>)
 8008358:	4694      	mov	ip, r2
 800835a:	4463      	add	r3, ip
 800835c:	6859      	ldr	r1, [r3, #4]
 800835e:	683b      	ldr	r3, [r7, #0]
 8008360:	895b      	ldrh	r3, [r3, #10]
 8008362:	089b      	lsrs	r3, r3, #2
 8008364:	b29b      	uxth	r3, r3
 8008366:	009a      	lsls	r2, r3, #2
 8008368:	683b      	ldr	r3, [r7, #0]
 800836a:	781b      	ldrb	r3, [r3, #0]
 800836c:	00db      	lsls	r3, r3, #3
 800836e:	487c      	ldr	r0, [pc, #496]	@ (8008560 <USB_ActivateEndpoint+0x650>)
 8008370:	4684      	mov	ip, r0
 8008372:	4463      	add	r3, ip
 8008374:	430a      	orrs	r2, r1
 8008376:	605a      	str	r2, [r3, #4]

    if (ep->is_in == 0U)
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	785b      	ldrb	r3, [r3, #1]
 800837c:	2b00      	cmp	r3, #0
 800837e:	d169      	bne.n	8008454 <USB_ActivateEndpoint+0x544>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008380:	687a      	ldr	r2, [r7, #4]
 8008382:	683b      	ldr	r3, [r7, #0]
 8008384:	781b      	ldrb	r3, [r3, #0]
 8008386:	009b      	lsls	r3, r3, #2
 8008388:	18d3      	adds	r3, r2, r3
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	643b      	str	r3, [r7, #64]	@ 0x40
 800838e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008390:	2380      	movs	r3, #128	@ 0x80
 8008392:	01db      	lsls	r3, r3, #7
 8008394:	4013      	ands	r3, r2
 8008396:	d011      	beq.n	80083bc <USB_ActivateEndpoint+0x4ac>
 8008398:	687a      	ldr	r2, [r7, #4]
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	781b      	ldrb	r3, [r3, #0]
 800839e:	009b      	lsls	r3, r3, #2
 80083a0:	18d3      	adds	r3, r2, r3
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	4a6f      	ldr	r2, [pc, #444]	@ (8008564 <USB_ActivateEndpoint+0x654>)
 80083a6:	4013      	ands	r3, r2
 80083a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80083aa:	687a      	ldr	r2, [r7, #4]
 80083ac:	683b      	ldr	r3, [r7, #0]
 80083ae:	781b      	ldrb	r3, [r3, #0]
 80083b0:	009b      	lsls	r3, r3, #2
 80083b2:	18d3      	adds	r3, r2, r3
 80083b4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80083b6:	496c      	ldr	r1, [pc, #432]	@ (8008568 <USB_ActivateEndpoint+0x658>)
 80083b8:	430a      	orrs	r2, r1
 80083ba:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80083bc:	687a      	ldr	r2, [r7, #4]
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	781b      	ldrb	r3, [r3, #0]
 80083c2:	009b      	lsls	r3, r3, #2
 80083c4:	18d3      	adds	r3, r2, r3
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80083ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083cc:	2240      	movs	r2, #64	@ 0x40
 80083ce:	4013      	ands	r3, r2
 80083d0:	d011      	beq.n	80083f6 <USB_ActivateEndpoint+0x4e6>
 80083d2:	687a      	ldr	r2, [r7, #4]
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	781b      	ldrb	r3, [r3, #0]
 80083d8:	009b      	lsls	r3, r3, #2
 80083da:	18d3      	adds	r3, r2, r3
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	4a61      	ldr	r2, [pc, #388]	@ (8008564 <USB_ActivateEndpoint+0x654>)
 80083e0:	4013      	ands	r3, r2
 80083e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80083e4:	687a      	ldr	r2, [r7, #4]
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	781b      	ldrb	r3, [r3, #0]
 80083ea:	009b      	lsls	r3, r3, #2
 80083ec:	18d3      	adds	r3, r2, r3
 80083ee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80083f0:	495e      	ldr	r1, [pc, #376]	@ (800856c <USB_ActivateEndpoint+0x65c>)
 80083f2:	430a      	orrs	r2, r1
 80083f4:	601a      	str	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80083f6:	687a      	ldr	r2, [r7, #4]
 80083f8:	683b      	ldr	r3, [r7, #0]
 80083fa:	781b      	ldrb	r3, [r3, #0]
 80083fc:	009b      	lsls	r3, r3, #2
 80083fe:	18d3      	adds	r3, r2, r3
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	4a5b      	ldr	r2, [pc, #364]	@ (8008570 <USB_ActivateEndpoint+0x660>)
 8008404:	4013      	ands	r3, r2
 8008406:	633b      	str	r3, [r7, #48]	@ 0x30
 8008408:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800840a:	2280      	movs	r2, #128	@ 0x80
 800840c:	0152      	lsls	r2, r2, #5
 800840e:	4053      	eors	r3, r2
 8008410:	633b      	str	r3, [r7, #48]	@ 0x30
 8008412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008414:	2280      	movs	r2, #128	@ 0x80
 8008416:	0192      	lsls	r2, r2, #6
 8008418:	4053      	eors	r3, r2
 800841a:	633b      	str	r3, [r7, #48]	@ 0x30
 800841c:	687a      	ldr	r2, [r7, #4]
 800841e:	683b      	ldr	r3, [r7, #0]
 8008420:	781b      	ldrb	r3, [r3, #0]
 8008422:	009b      	lsls	r3, r3, #2
 8008424:	18d3      	adds	r3, r2, r3
 8008426:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008428:	494c      	ldr	r1, [pc, #304]	@ (800855c <USB_ActivateEndpoint+0x64c>)
 800842a:	430a      	orrs	r2, r1
 800842c:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800842e:	687a      	ldr	r2, [r7, #4]
 8008430:	683b      	ldr	r3, [r7, #0]
 8008432:	781b      	ldrb	r3, [r3, #0]
 8008434:	009b      	lsls	r3, r3, #2
 8008436:	18d3      	adds	r3, r2, r3
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	4a4e      	ldr	r2, [pc, #312]	@ (8008574 <USB_ActivateEndpoint+0x664>)
 800843c:	4013      	ands	r3, r2
 800843e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008440:	687a      	ldr	r2, [r7, #4]
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	781b      	ldrb	r3, [r3, #0]
 8008446:	009b      	lsls	r3, r3, #2
 8008448:	18d3      	adds	r3, r2, r3
 800844a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800844c:	4943      	ldr	r1, [pc, #268]	@ (800855c <USB_ActivateEndpoint+0x64c>)
 800844e:	430a      	orrs	r2, r1
 8008450:	601a      	str	r2, [r3, #0]
 8008452:	e079      	b.n	8008548 <USB_ActivateEndpoint+0x638>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008454:	687a      	ldr	r2, [r7, #4]
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	781b      	ldrb	r3, [r3, #0]
 800845a:	009b      	lsls	r3, r3, #2
 800845c:	18d3      	adds	r3, r2, r3
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008462:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008464:	2380      	movs	r3, #128	@ 0x80
 8008466:	01db      	lsls	r3, r3, #7
 8008468:	4013      	ands	r3, r2
 800846a:	d011      	beq.n	8008490 <USB_ActivateEndpoint+0x580>
 800846c:	687a      	ldr	r2, [r7, #4]
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	781b      	ldrb	r3, [r3, #0]
 8008472:	009b      	lsls	r3, r3, #2
 8008474:	18d3      	adds	r3, r2, r3
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	4a3a      	ldr	r2, [pc, #232]	@ (8008564 <USB_ActivateEndpoint+0x654>)
 800847a:	4013      	ands	r3, r2
 800847c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800847e:	687a      	ldr	r2, [r7, #4]
 8008480:	683b      	ldr	r3, [r7, #0]
 8008482:	781b      	ldrb	r3, [r3, #0]
 8008484:	009b      	lsls	r3, r3, #2
 8008486:	18d3      	adds	r3, r2, r3
 8008488:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800848a:	4937      	ldr	r1, [pc, #220]	@ (8008568 <USB_ActivateEndpoint+0x658>)
 800848c:	430a      	orrs	r2, r1
 800848e:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008490:	687a      	ldr	r2, [r7, #4]
 8008492:	683b      	ldr	r3, [r7, #0]
 8008494:	781b      	ldrb	r3, [r3, #0]
 8008496:	009b      	lsls	r3, r3, #2
 8008498:	18d3      	adds	r3, r2, r3
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	657b      	str	r3, [r7, #84]	@ 0x54
 800849e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80084a0:	2240      	movs	r2, #64	@ 0x40
 80084a2:	4013      	ands	r3, r2
 80084a4:	d011      	beq.n	80084ca <USB_ActivateEndpoint+0x5ba>
 80084a6:	687a      	ldr	r2, [r7, #4]
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	781b      	ldrb	r3, [r3, #0]
 80084ac:	009b      	lsls	r3, r3, #2
 80084ae:	18d3      	adds	r3, r2, r3
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	4a2c      	ldr	r2, [pc, #176]	@ (8008564 <USB_ActivateEndpoint+0x654>)
 80084b4:	4013      	ands	r3, r2
 80084b6:	653b      	str	r3, [r7, #80]	@ 0x50
 80084b8:	687a      	ldr	r2, [r7, #4]
 80084ba:	683b      	ldr	r3, [r7, #0]
 80084bc:	781b      	ldrb	r3, [r3, #0]
 80084be:	009b      	lsls	r3, r3, #2
 80084c0:	18d3      	adds	r3, r2, r3
 80084c2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80084c4:	4929      	ldr	r1, [pc, #164]	@ (800856c <USB_ActivateEndpoint+0x65c>)
 80084c6:	430a      	orrs	r2, r1
 80084c8:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 80084ca:	683b      	ldr	r3, [r7, #0]
 80084cc:	78db      	ldrb	r3, [r3, #3]
 80084ce:	2b01      	cmp	r3, #1
 80084d0:	d016      	beq.n	8008500 <USB_ActivateEndpoint+0x5f0>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80084d2:	687a      	ldr	r2, [r7, #4]
 80084d4:	683b      	ldr	r3, [r7, #0]
 80084d6:	781b      	ldrb	r3, [r3, #0]
 80084d8:	009b      	lsls	r3, r3, #2
 80084da:	18d3      	adds	r3, r2, r3
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	4a25      	ldr	r2, [pc, #148]	@ (8008574 <USB_ActivateEndpoint+0x664>)
 80084e0:	4013      	ands	r3, r2
 80084e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80084e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80084e6:	2220      	movs	r2, #32
 80084e8:	4053      	eors	r3, r2
 80084ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 80084ec:	687a      	ldr	r2, [r7, #4]
 80084ee:	683b      	ldr	r3, [r7, #0]
 80084f0:	781b      	ldrb	r3, [r3, #0]
 80084f2:	009b      	lsls	r3, r3, #2
 80084f4:	18d3      	adds	r3, r2, r3
 80084f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80084f8:	4918      	ldr	r1, [pc, #96]	@ (800855c <USB_ActivateEndpoint+0x64c>)
 80084fa:	430a      	orrs	r2, r1
 80084fc:	601a      	str	r2, [r3, #0]
 80084fe:	e011      	b.n	8008524 <USB_ActivateEndpoint+0x614>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008500:	687a      	ldr	r2, [r7, #4]
 8008502:	683b      	ldr	r3, [r7, #0]
 8008504:	781b      	ldrb	r3, [r3, #0]
 8008506:	009b      	lsls	r3, r3, #2
 8008508:	18d3      	adds	r3, r2, r3
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	4a19      	ldr	r2, [pc, #100]	@ (8008574 <USB_ActivateEndpoint+0x664>)
 800850e:	4013      	ands	r3, r2
 8008510:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008512:	687a      	ldr	r2, [r7, #4]
 8008514:	683b      	ldr	r3, [r7, #0]
 8008516:	781b      	ldrb	r3, [r3, #0]
 8008518:	009b      	lsls	r3, r3, #2
 800851a:	18d3      	adds	r3, r2, r3
 800851c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800851e:	490f      	ldr	r1, [pc, #60]	@ (800855c <USB_ActivateEndpoint+0x64c>)
 8008520:	430a      	orrs	r2, r1
 8008522:	601a      	str	r2, [r3, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008524:	687a      	ldr	r2, [r7, #4]
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	781b      	ldrb	r3, [r3, #0]
 800852a:	009b      	lsls	r3, r3, #2
 800852c:	18d3      	adds	r3, r2, r3
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	4a0f      	ldr	r2, [pc, #60]	@ (8008570 <USB_ActivateEndpoint+0x660>)
 8008532:	4013      	ands	r3, r2
 8008534:	647b      	str	r3, [r7, #68]	@ 0x44
 8008536:	687a      	ldr	r2, [r7, #4]
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	781b      	ldrb	r3, [r3, #0]
 800853c:	009b      	lsls	r3, r3, #2
 800853e:	18d3      	adds	r3, r2, r3
 8008540:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008542:	4906      	ldr	r1, [pc, #24]	@ (800855c <USB_ActivateEndpoint+0x64c>)
 8008544:	430a      	orrs	r2, r1
 8008546:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8008548:	2377      	movs	r3, #119	@ 0x77
 800854a:	18fb      	adds	r3, r7, r3
 800854c:	781b      	ldrb	r3, [r3, #0]
}
 800854e:	0018      	movs	r0, r3
 8008550:	46bd      	mov	sp, r7
 8008552:	b01e      	add	sp, #120	@ 0x78
 8008554:	bd80      	pop	{r7, pc}
 8008556:	46c0      	nop			@ (mov r8, r8)
 8008558:	07ff8e8f 	.word	0x07ff8e8f
 800855c:	00008080 	.word	0x00008080
 8008560:	40009800 	.word	0x40009800
 8008564:	07ff8f8f 	.word	0x07ff8f8f
 8008568:	0000c080 	.word	0x0000c080
 800856c:	000080c0 	.word	0x000080c0
 8008570:	07ffbf8f 	.word	0x07ffbf8f
 8008574:	07ff8fbf 	.word	0x07ff8fbf

08008578 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8008578:	b580      	push	{r7, lr}
 800857a:	b096      	sub	sp, #88	@ 0x58
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
 8008580:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8008582:	683b      	ldr	r3, [r7, #0]
 8008584:	7b1b      	ldrb	r3, [r3, #12]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d164      	bne.n	8008654 <USB_DeactivateEndpoint+0xdc>
  {
    if (ep->is_in != 0U)
 800858a:	683b      	ldr	r3, [r7, #0]
 800858c:	785b      	ldrb	r3, [r3, #1]
 800858e:	2b00      	cmp	r3, #0
 8008590:	d02f      	beq.n	80085f2 <USB_DeactivateEndpoint+0x7a>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008592:	687a      	ldr	r2, [r7, #4]
 8008594:	683b      	ldr	r3, [r7, #0]
 8008596:	781b      	ldrb	r3, [r3, #0]
 8008598:	009b      	lsls	r3, r3, #2
 800859a:	18d3      	adds	r3, r2, r3
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	613b      	str	r3, [r7, #16]
 80085a0:	693b      	ldr	r3, [r7, #16]
 80085a2:	2240      	movs	r2, #64	@ 0x40
 80085a4:	4013      	ands	r3, r2
 80085a6:	d011      	beq.n	80085cc <USB_DeactivateEndpoint+0x54>
 80085a8:	687a      	ldr	r2, [r7, #4]
 80085aa:	683b      	ldr	r3, [r7, #0]
 80085ac:	781b      	ldrb	r3, [r3, #0]
 80085ae:	009b      	lsls	r3, r3, #2
 80085b0:	18d3      	adds	r3, r2, r3
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	4a9d      	ldr	r2, [pc, #628]	@ (800882c <USB_DeactivateEndpoint+0x2b4>)
 80085b6:	4013      	ands	r3, r2
 80085b8:	60fb      	str	r3, [r7, #12]
 80085ba:	687a      	ldr	r2, [r7, #4]
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	781b      	ldrb	r3, [r3, #0]
 80085c0:	009b      	lsls	r3, r3, #2
 80085c2:	18d3      	adds	r3, r2, r3
 80085c4:	68fa      	ldr	r2, [r7, #12]
 80085c6:	499a      	ldr	r1, [pc, #616]	@ (8008830 <USB_DeactivateEndpoint+0x2b8>)
 80085c8:	430a      	orrs	r2, r1
 80085ca:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80085cc:	687a      	ldr	r2, [r7, #4]
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	781b      	ldrb	r3, [r3, #0]
 80085d2:	009b      	lsls	r3, r3, #2
 80085d4:	18d3      	adds	r3, r2, r3
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	4a96      	ldr	r2, [pc, #600]	@ (8008834 <USB_DeactivateEndpoint+0x2bc>)
 80085da:	4013      	ands	r3, r2
 80085dc:	60bb      	str	r3, [r7, #8]
 80085de:	687a      	ldr	r2, [r7, #4]
 80085e0:	683b      	ldr	r3, [r7, #0]
 80085e2:	781b      	ldrb	r3, [r3, #0]
 80085e4:	009b      	lsls	r3, r3, #2
 80085e6:	18d3      	adds	r3, r2, r3
 80085e8:	68ba      	ldr	r2, [r7, #8]
 80085ea:	4993      	ldr	r1, [pc, #588]	@ (8008838 <USB_DeactivateEndpoint+0x2c0>)
 80085ec:	430a      	orrs	r2, r1
 80085ee:	601a      	str	r2, [r3, #0]
 80085f0:	e117      	b.n	8008822 <USB_DeactivateEndpoint+0x2aa>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80085f2:	687a      	ldr	r2, [r7, #4]
 80085f4:	683b      	ldr	r3, [r7, #0]
 80085f6:	781b      	ldrb	r3, [r3, #0]
 80085f8:	009b      	lsls	r3, r3, #2
 80085fa:	18d3      	adds	r3, r2, r3
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	61fb      	str	r3, [r7, #28]
 8008600:	69fa      	ldr	r2, [r7, #28]
 8008602:	2380      	movs	r3, #128	@ 0x80
 8008604:	01db      	lsls	r3, r3, #7
 8008606:	4013      	ands	r3, r2
 8008608:	d011      	beq.n	800862e <USB_DeactivateEndpoint+0xb6>
 800860a:	687a      	ldr	r2, [r7, #4]
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	781b      	ldrb	r3, [r3, #0]
 8008610:	009b      	lsls	r3, r3, #2
 8008612:	18d3      	adds	r3, r2, r3
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	4a85      	ldr	r2, [pc, #532]	@ (800882c <USB_DeactivateEndpoint+0x2b4>)
 8008618:	4013      	ands	r3, r2
 800861a:	61bb      	str	r3, [r7, #24]
 800861c:	687a      	ldr	r2, [r7, #4]
 800861e:	683b      	ldr	r3, [r7, #0]
 8008620:	781b      	ldrb	r3, [r3, #0]
 8008622:	009b      	lsls	r3, r3, #2
 8008624:	18d3      	adds	r3, r2, r3
 8008626:	69ba      	ldr	r2, [r7, #24]
 8008628:	4984      	ldr	r1, [pc, #528]	@ (800883c <USB_DeactivateEndpoint+0x2c4>)
 800862a:	430a      	orrs	r2, r1
 800862c:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800862e:	687a      	ldr	r2, [r7, #4]
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	781b      	ldrb	r3, [r3, #0]
 8008634:	009b      	lsls	r3, r3, #2
 8008636:	18d3      	adds	r3, r2, r3
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	4a81      	ldr	r2, [pc, #516]	@ (8008840 <USB_DeactivateEndpoint+0x2c8>)
 800863c:	4013      	ands	r3, r2
 800863e:	617b      	str	r3, [r7, #20]
 8008640:	687a      	ldr	r2, [r7, #4]
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	781b      	ldrb	r3, [r3, #0]
 8008646:	009b      	lsls	r3, r3, #2
 8008648:	18d3      	adds	r3, r2, r3
 800864a:	697a      	ldr	r2, [r7, #20]
 800864c:	497a      	ldr	r1, [pc, #488]	@ (8008838 <USB_DeactivateEndpoint+0x2c0>)
 800864e:	430a      	orrs	r2, r1
 8008650:	601a      	str	r2, [r3, #0]
 8008652:	e0e6      	b.n	8008822 <USB_DeactivateEndpoint+0x2aa>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8008654:	683b      	ldr	r3, [r7, #0]
 8008656:	785b      	ldrb	r3, [r3, #1]
 8008658:	2b00      	cmp	r3, #0
 800865a:	d171      	bne.n	8008740 <USB_DeactivateEndpoint+0x1c8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800865c:	687a      	ldr	r2, [r7, #4]
 800865e:	683b      	ldr	r3, [r7, #0]
 8008660:	781b      	ldrb	r3, [r3, #0]
 8008662:	009b      	lsls	r3, r3, #2
 8008664:	18d3      	adds	r3, r2, r3
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	63bb      	str	r3, [r7, #56]	@ 0x38
 800866a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800866c:	2380      	movs	r3, #128	@ 0x80
 800866e:	01db      	lsls	r3, r3, #7
 8008670:	4013      	ands	r3, r2
 8008672:	d011      	beq.n	8008698 <USB_DeactivateEndpoint+0x120>
 8008674:	687a      	ldr	r2, [r7, #4]
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	781b      	ldrb	r3, [r3, #0]
 800867a:	009b      	lsls	r3, r3, #2
 800867c:	18d3      	adds	r3, r2, r3
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	4a6a      	ldr	r2, [pc, #424]	@ (800882c <USB_DeactivateEndpoint+0x2b4>)
 8008682:	4013      	ands	r3, r2
 8008684:	637b      	str	r3, [r7, #52]	@ 0x34
 8008686:	687a      	ldr	r2, [r7, #4]
 8008688:	683b      	ldr	r3, [r7, #0]
 800868a:	781b      	ldrb	r3, [r3, #0]
 800868c:	009b      	lsls	r3, r3, #2
 800868e:	18d3      	adds	r3, r2, r3
 8008690:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008692:	496a      	ldr	r1, [pc, #424]	@ (800883c <USB_DeactivateEndpoint+0x2c4>)
 8008694:	430a      	orrs	r2, r1
 8008696:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008698:	687a      	ldr	r2, [r7, #4]
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	781b      	ldrb	r3, [r3, #0]
 800869e:	009b      	lsls	r3, r3, #2
 80086a0:	18d3      	adds	r3, r2, r3
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80086a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086a8:	2240      	movs	r2, #64	@ 0x40
 80086aa:	4013      	ands	r3, r2
 80086ac:	d011      	beq.n	80086d2 <USB_DeactivateEndpoint+0x15a>
 80086ae:	687a      	ldr	r2, [r7, #4]
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	781b      	ldrb	r3, [r3, #0]
 80086b4:	009b      	lsls	r3, r3, #2
 80086b6:	18d3      	adds	r3, r2, r3
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	4a5c      	ldr	r2, [pc, #368]	@ (800882c <USB_DeactivateEndpoint+0x2b4>)
 80086bc:	4013      	ands	r3, r2
 80086be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80086c0:	687a      	ldr	r2, [r7, #4]
 80086c2:	683b      	ldr	r3, [r7, #0]
 80086c4:	781b      	ldrb	r3, [r3, #0]
 80086c6:	009b      	lsls	r3, r3, #2
 80086c8:	18d3      	adds	r3, r2, r3
 80086ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80086cc:	4958      	ldr	r1, [pc, #352]	@ (8008830 <USB_DeactivateEndpoint+0x2b8>)
 80086ce:	430a      	orrs	r2, r1
 80086d0:	601a      	str	r2, [r3, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80086d2:	687a      	ldr	r2, [r7, #4]
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	781b      	ldrb	r3, [r3, #0]
 80086d8:	009b      	lsls	r3, r3, #2
 80086da:	18d3      	adds	r3, r2, r3
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	4a53      	ldr	r2, [pc, #332]	@ (800882c <USB_DeactivateEndpoint+0x2b4>)
 80086e0:	4013      	ands	r3, r2
 80086e2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80086e4:	687a      	ldr	r2, [r7, #4]
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	781b      	ldrb	r3, [r3, #0]
 80086ea:	009b      	lsls	r3, r3, #2
 80086ec:	18d3      	adds	r3, r2, r3
 80086ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80086f0:	494f      	ldr	r1, [pc, #316]	@ (8008830 <USB_DeactivateEndpoint+0x2b8>)
 80086f2:	430a      	orrs	r2, r1
 80086f4:	601a      	str	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80086f6:	687a      	ldr	r2, [r7, #4]
 80086f8:	683b      	ldr	r3, [r7, #0]
 80086fa:	781b      	ldrb	r3, [r3, #0]
 80086fc:	009b      	lsls	r3, r3, #2
 80086fe:	18d3      	adds	r3, r2, r3
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	4a4f      	ldr	r2, [pc, #316]	@ (8008840 <USB_DeactivateEndpoint+0x2c8>)
 8008704:	4013      	ands	r3, r2
 8008706:	627b      	str	r3, [r7, #36]	@ 0x24
 8008708:	687a      	ldr	r2, [r7, #4]
 800870a:	683b      	ldr	r3, [r7, #0]
 800870c:	781b      	ldrb	r3, [r3, #0]
 800870e:	009b      	lsls	r3, r3, #2
 8008710:	18d3      	adds	r3, r2, r3
 8008712:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008714:	4948      	ldr	r1, [pc, #288]	@ (8008838 <USB_DeactivateEndpoint+0x2c0>)
 8008716:	430a      	orrs	r2, r1
 8008718:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800871a:	687a      	ldr	r2, [r7, #4]
 800871c:	683b      	ldr	r3, [r7, #0]
 800871e:	781b      	ldrb	r3, [r3, #0]
 8008720:	009b      	lsls	r3, r3, #2
 8008722:	18d3      	adds	r3, r2, r3
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	4a43      	ldr	r2, [pc, #268]	@ (8008834 <USB_DeactivateEndpoint+0x2bc>)
 8008728:	4013      	ands	r3, r2
 800872a:	623b      	str	r3, [r7, #32]
 800872c:	687a      	ldr	r2, [r7, #4]
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	781b      	ldrb	r3, [r3, #0]
 8008732:	009b      	lsls	r3, r3, #2
 8008734:	18d3      	adds	r3, r2, r3
 8008736:	6a3a      	ldr	r2, [r7, #32]
 8008738:	493f      	ldr	r1, [pc, #252]	@ (8008838 <USB_DeactivateEndpoint+0x2c0>)
 800873a:	430a      	orrs	r2, r1
 800873c:	601a      	str	r2, [r3, #0]
 800873e:	e070      	b.n	8008822 <USB_DeactivateEndpoint+0x2aa>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008740:	687a      	ldr	r2, [r7, #4]
 8008742:	683b      	ldr	r3, [r7, #0]
 8008744:	781b      	ldrb	r3, [r3, #0]
 8008746:	009b      	lsls	r3, r3, #2
 8008748:	18d3      	adds	r3, r2, r3
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	657b      	str	r3, [r7, #84]	@ 0x54
 800874e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008750:	2380      	movs	r3, #128	@ 0x80
 8008752:	01db      	lsls	r3, r3, #7
 8008754:	4013      	ands	r3, r2
 8008756:	d011      	beq.n	800877c <USB_DeactivateEndpoint+0x204>
 8008758:	687a      	ldr	r2, [r7, #4]
 800875a:	683b      	ldr	r3, [r7, #0]
 800875c:	781b      	ldrb	r3, [r3, #0]
 800875e:	009b      	lsls	r3, r3, #2
 8008760:	18d3      	adds	r3, r2, r3
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	4a31      	ldr	r2, [pc, #196]	@ (800882c <USB_DeactivateEndpoint+0x2b4>)
 8008766:	4013      	ands	r3, r2
 8008768:	653b      	str	r3, [r7, #80]	@ 0x50
 800876a:	687a      	ldr	r2, [r7, #4]
 800876c:	683b      	ldr	r3, [r7, #0]
 800876e:	781b      	ldrb	r3, [r3, #0]
 8008770:	009b      	lsls	r3, r3, #2
 8008772:	18d3      	adds	r3, r2, r3
 8008774:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008776:	4931      	ldr	r1, [pc, #196]	@ (800883c <USB_DeactivateEndpoint+0x2c4>)
 8008778:	430a      	orrs	r2, r1
 800877a:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800877c:	687a      	ldr	r2, [r7, #4]
 800877e:	683b      	ldr	r3, [r7, #0]
 8008780:	781b      	ldrb	r3, [r3, #0]
 8008782:	009b      	lsls	r3, r3, #2
 8008784:	18d3      	adds	r3, r2, r3
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800878a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800878c:	2240      	movs	r2, #64	@ 0x40
 800878e:	4013      	ands	r3, r2
 8008790:	d011      	beq.n	80087b6 <USB_DeactivateEndpoint+0x23e>
 8008792:	687a      	ldr	r2, [r7, #4]
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	781b      	ldrb	r3, [r3, #0]
 8008798:	009b      	lsls	r3, r3, #2
 800879a:	18d3      	adds	r3, r2, r3
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	4a23      	ldr	r2, [pc, #140]	@ (800882c <USB_DeactivateEndpoint+0x2b4>)
 80087a0:	4013      	ands	r3, r2
 80087a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80087a4:	687a      	ldr	r2, [r7, #4]
 80087a6:	683b      	ldr	r3, [r7, #0]
 80087a8:	781b      	ldrb	r3, [r3, #0]
 80087aa:	009b      	lsls	r3, r3, #2
 80087ac:	18d3      	adds	r3, r2, r3
 80087ae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80087b0:	491f      	ldr	r1, [pc, #124]	@ (8008830 <USB_DeactivateEndpoint+0x2b8>)
 80087b2:	430a      	orrs	r2, r1
 80087b4:	601a      	str	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80087b6:	687a      	ldr	r2, [r7, #4]
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	781b      	ldrb	r3, [r3, #0]
 80087bc:	009b      	lsls	r3, r3, #2
 80087be:	18d3      	adds	r3, r2, r3
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	4a1a      	ldr	r2, [pc, #104]	@ (800882c <USB_DeactivateEndpoint+0x2b4>)
 80087c4:	4013      	ands	r3, r2
 80087c6:	647b      	str	r3, [r7, #68]	@ 0x44
 80087c8:	687a      	ldr	r2, [r7, #4]
 80087ca:	683b      	ldr	r3, [r7, #0]
 80087cc:	781b      	ldrb	r3, [r3, #0]
 80087ce:	009b      	lsls	r3, r3, #2
 80087d0:	18d3      	adds	r3, r2, r3
 80087d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80087d4:	4919      	ldr	r1, [pc, #100]	@ (800883c <USB_DeactivateEndpoint+0x2c4>)
 80087d6:	430a      	orrs	r2, r1
 80087d8:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80087da:	687a      	ldr	r2, [r7, #4]
 80087dc:	683b      	ldr	r3, [r7, #0]
 80087de:	781b      	ldrb	r3, [r3, #0]
 80087e0:	009b      	lsls	r3, r3, #2
 80087e2:	18d3      	adds	r3, r2, r3
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	4a13      	ldr	r2, [pc, #76]	@ (8008834 <USB_DeactivateEndpoint+0x2bc>)
 80087e8:	4013      	ands	r3, r2
 80087ea:	643b      	str	r3, [r7, #64]	@ 0x40
 80087ec:	687a      	ldr	r2, [r7, #4]
 80087ee:	683b      	ldr	r3, [r7, #0]
 80087f0:	781b      	ldrb	r3, [r3, #0]
 80087f2:	009b      	lsls	r3, r3, #2
 80087f4:	18d3      	adds	r3, r2, r3
 80087f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80087f8:	490f      	ldr	r1, [pc, #60]	@ (8008838 <USB_DeactivateEndpoint+0x2c0>)
 80087fa:	430a      	orrs	r2, r1
 80087fc:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80087fe:	687a      	ldr	r2, [r7, #4]
 8008800:	683b      	ldr	r3, [r7, #0]
 8008802:	781b      	ldrb	r3, [r3, #0]
 8008804:	009b      	lsls	r3, r3, #2
 8008806:	18d3      	adds	r3, r2, r3
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	4a0d      	ldr	r2, [pc, #52]	@ (8008840 <USB_DeactivateEndpoint+0x2c8>)
 800880c:	4013      	ands	r3, r2
 800880e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008810:	687a      	ldr	r2, [r7, #4]
 8008812:	683b      	ldr	r3, [r7, #0]
 8008814:	781b      	ldrb	r3, [r3, #0]
 8008816:	009b      	lsls	r3, r3, #2
 8008818:	18d3      	adds	r3, r2, r3
 800881a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800881c:	4906      	ldr	r1, [pc, #24]	@ (8008838 <USB_DeactivateEndpoint+0x2c0>)
 800881e:	430a      	orrs	r2, r1
 8008820:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8008822:	2300      	movs	r3, #0
}
 8008824:	0018      	movs	r0, r3
 8008826:	46bd      	mov	sp, r7
 8008828:	b016      	add	sp, #88	@ 0x58
 800882a:	bd80      	pop	{r7, pc}
 800882c:	07ff8f8f 	.word	0x07ff8f8f
 8008830:	000080c0 	.word	0x000080c0
 8008834:	07ff8fbf 	.word	0x07ff8fbf
 8008838:	00008080 	.word	0x00008080
 800883c:	0000c080 	.word	0x0000c080
 8008840:	07ffbf8f 	.word	0x07ffbf8f

08008844 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8008844:	b590      	push	{r4, r7, lr}
 8008846:	b097      	sub	sp, #92	@ 0x5c
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
 800884c:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800884e:	683b      	ldr	r3, [r7, #0]
 8008850:	785b      	ldrb	r3, [r3, #1]
 8008852:	2b01      	cmp	r3, #1
 8008854:	d001      	beq.n	800885a <USB_EPStartXfer+0x16>
 8008856:	f000 fcbf 	bl	80091d8 <USB_EPStartXfer+0x994>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800885a:	683b      	ldr	r3, [r7, #0]
 800885c:	699a      	ldr	r2, [r3, #24]
 800885e:	683b      	ldr	r3, [r7, #0]
 8008860:	691b      	ldr	r3, [r3, #16]
 8008862:	429a      	cmp	r2, r3
 8008864:	d903      	bls.n	800886e <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	691b      	ldr	r3, [r3, #16]
 800886a:	657b      	str	r3, [r7, #84]	@ 0x54
 800886c:	e002      	b.n	8008874 <USB_EPStartXfer+0x30>
    }
    else
    {
      len = ep->xfer_len;
 800886e:	683b      	ldr	r3, [r7, #0]
 8008870:	699b      	ldr	r3, [r3, #24]
 8008872:	657b      	str	r3, [r7, #84]	@ 0x54
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	7b1b      	ldrb	r3, [r3, #12]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d12b      	bne.n	80088d4 <USB_EPStartXfer+0x90>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800887c:	683b      	ldr	r3, [r7, #0]
 800887e:	6959      	ldr	r1, [r3, #20]
 8008880:	683b      	ldr	r3, [r7, #0]
 8008882:	88da      	ldrh	r2, [r3, #6]
 8008884:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008886:	b29b      	uxth	r3, r3
 8008888:	6878      	ldr	r0, [r7, #4]
 800888a:	f001 f8f5 	bl	8009a78 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	781b      	ldrb	r3, [r3, #0]
 8008892:	00db      	lsls	r3, r3, #3
 8008894:	4ace      	ldr	r2, [pc, #824]	@ (8008bd0 <USB_EPStartXfer+0x38c>)
 8008896:	4694      	mov	ip, r2
 8008898:	4463      	add	r3, ip
 800889a:	681a      	ldr	r2, [r3, #0]
 800889c:	683b      	ldr	r3, [r7, #0]
 800889e:	781b      	ldrb	r3, [r3, #0]
 80088a0:	00db      	lsls	r3, r3, #3
 80088a2:	49cb      	ldr	r1, [pc, #812]	@ (8008bd0 <USB_EPStartXfer+0x38c>)
 80088a4:	468c      	mov	ip, r1
 80088a6:	4463      	add	r3, ip
 80088a8:	0412      	lsls	r2, r2, #16
 80088aa:	0c12      	lsrs	r2, r2, #16
 80088ac:	601a      	str	r2, [r3, #0]
 80088ae:	683b      	ldr	r3, [r7, #0]
 80088b0:	781b      	ldrb	r3, [r3, #0]
 80088b2:	00db      	lsls	r3, r3, #3
 80088b4:	4ac6      	ldr	r2, [pc, #792]	@ (8008bd0 <USB_EPStartXfer+0x38c>)
 80088b6:	4694      	mov	ip, r2
 80088b8:	4463      	add	r3, ip
 80088ba:	6819      	ldr	r1, [r3, #0]
 80088bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80088be:	041a      	lsls	r2, r3, #16
 80088c0:	683b      	ldr	r3, [r7, #0]
 80088c2:	781b      	ldrb	r3, [r3, #0]
 80088c4:	00db      	lsls	r3, r3, #3
 80088c6:	48c2      	ldr	r0, [pc, #776]	@ (8008bd0 <USB_EPStartXfer+0x38c>)
 80088c8:	4684      	mov	ip, r0
 80088ca:	4463      	add	r3, ip
 80088cc:	430a      	orrs	r2, r1
 80088ce:	601a      	str	r2, [r3, #0]
 80088d0:	f000 fc67 	bl	80091a2 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	78db      	ldrb	r3, [r3, #3]
 80088d8:	2b02      	cmp	r3, #2
 80088da:	d000      	beq.n	80088de <USB_EPStartXfer+0x9a>
 80088dc:	e31a      	b.n	8008f14 <USB_EPStartXfer+0x6d0>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80088de:	683b      	ldr	r3, [r7, #0]
 80088e0:	6a1a      	ldr	r2, [r3, #32]
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	691b      	ldr	r3, [r3, #16]
 80088e6:	429a      	cmp	r2, r3
 80088e8:	d800      	bhi.n	80088ec <USB_EPStartXfer+0xa8>
 80088ea:	e2c7      	b.n	8008e7c <USB_EPStartXfer+0x638>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80088ec:	687a      	ldr	r2, [r7, #4]
 80088ee:	683b      	ldr	r3, [r7, #0]
 80088f0:	781b      	ldrb	r3, [r3, #0]
 80088f2:	009b      	lsls	r3, r3, #2
 80088f4:	18d3      	adds	r3, r2, r3
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	4ab6      	ldr	r2, [pc, #728]	@ (8008bd4 <USB_EPStartXfer+0x390>)
 80088fa:	4013      	ands	r3, r2
 80088fc:	613b      	str	r3, [r7, #16]
 80088fe:	687a      	ldr	r2, [r7, #4]
 8008900:	683b      	ldr	r3, [r7, #0]
 8008902:	781b      	ldrb	r3, [r3, #0]
 8008904:	009b      	lsls	r3, r3, #2
 8008906:	18d3      	adds	r3, r2, r3
 8008908:	693a      	ldr	r2, [r7, #16]
 800890a:	49b3      	ldr	r1, [pc, #716]	@ (8008bd8 <USB_EPStartXfer+0x394>)
 800890c:	430a      	orrs	r2, r1
 800890e:	601a      	str	r2, [r3, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	6a1a      	ldr	r2, [r3, #32]
 8008914:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008916:	1ad2      	subs	r2, r2, r3
 8008918:	683b      	ldr	r3, [r7, #0]
 800891a:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800891c:	687a      	ldr	r2, [r7, #4]
 800891e:	683b      	ldr	r3, [r7, #0]
 8008920:	781b      	ldrb	r3, [r3, #0]
 8008922:	009b      	lsls	r3, r3, #2
 8008924:	18d3      	adds	r3, r2, r3
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	2240      	movs	r2, #64	@ 0x40
 800892a:	4013      	ands	r3, r2
 800892c:	d100      	bne.n	8008930 <USB_EPStartXfer+0xec>
 800892e:	e155      	b.n	8008bdc <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008930:	683b      	ldr	r3, [r7, #0]
 8008932:	785b      	ldrb	r3, [r3, #1]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d162      	bne.n	80089fe <USB_EPStartXfer+0x1ba>
 8008938:	683b      	ldr	r3, [r7, #0]
 800893a:	781b      	ldrb	r3, [r3, #0]
 800893c:	00db      	lsls	r3, r3, #3
 800893e:	4aa4      	ldr	r2, [pc, #656]	@ (8008bd0 <USB_EPStartXfer+0x38c>)
 8008940:	4694      	mov	ip, r2
 8008942:	4463      	add	r3, ip
 8008944:	685a      	ldr	r2, [r3, #4]
 8008946:	683b      	ldr	r3, [r7, #0]
 8008948:	781b      	ldrb	r3, [r3, #0]
 800894a:	00db      	lsls	r3, r3, #3
 800894c:	49a0      	ldr	r1, [pc, #640]	@ (8008bd0 <USB_EPStartXfer+0x38c>)
 800894e:	468c      	mov	ip, r1
 8008950:	4463      	add	r3, ip
 8008952:	0192      	lsls	r2, r2, #6
 8008954:	0992      	lsrs	r2, r2, #6
 8008956:	605a      	str	r2, [r3, #4]
 8008958:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800895a:	2b3e      	cmp	r3, #62	@ 0x3e
 800895c:	d91e      	bls.n	800899c <USB_EPStartXfer+0x158>
 800895e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008960:	095b      	lsrs	r3, r3, #5
 8008962:	653b      	str	r3, [r7, #80]	@ 0x50
 8008964:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008966:	221f      	movs	r2, #31
 8008968:	4013      	ands	r3, r2
 800896a:	d102      	bne.n	8008972 <USB_EPStartXfer+0x12e>
 800896c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800896e:	3b01      	subs	r3, #1
 8008970:	653b      	str	r3, [r7, #80]	@ 0x50
 8008972:	683b      	ldr	r3, [r7, #0]
 8008974:	781b      	ldrb	r3, [r3, #0]
 8008976:	00db      	lsls	r3, r3, #3
 8008978:	4a95      	ldr	r2, [pc, #596]	@ (8008bd0 <USB_EPStartXfer+0x38c>)
 800897a:	4694      	mov	ip, r2
 800897c:	4463      	add	r3, ip
 800897e:	685a      	ldr	r2, [r3, #4]
 8008980:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008982:	069b      	lsls	r3, r3, #26
 8008984:	431a      	orrs	r2, r3
 8008986:	683b      	ldr	r3, [r7, #0]
 8008988:	781b      	ldrb	r3, [r3, #0]
 800898a:	00db      	lsls	r3, r3, #3
 800898c:	4990      	ldr	r1, [pc, #576]	@ (8008bd0 <USB_EPStartXfer+0x38c>)
 800898e:	468c      	mov	ip, r1
 8008990:	4463      	add	r3, ip
 8008992:	2180      	movs	r1, #128	@ 0x80
 8008994:	0609      	lsls	r1, r1, #24
 8008996:	430a      	orrs	r2, r1
 8008998:	605a      	str	r2, [r3, #4]
 800899a:	e055      	b.n	8008a48 <USB_EPStartXfer+0x204>
 800899c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d111      	bne.n	80089c6 <USB_EPStartXfer+0x182>
 80089a2:	683b      	ldr	r3, [r7, #0]
 80089a4:	781b      	ldrb	r3, [r3, #0]
 80089a6:	00db      	lsls	r3, r3, #3
 80089a8:	4a89      	ldr	r2, [pc, #548]	@ (8008bd0 <USB_EPStartXfer+0x38c>)
 80089aa:	4694      	mov	ip, r2
 80089ac:	4463      	add	r3, ip
 80089ae:	685a      	ldr	r2, [r3, #4]
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	781b      	ldrb	r3, [r3, #0]
 80089b4:	00db      	lsls	r3, r3, #3
 80089b6:	4986      	ldr	r1, [pc, #536]	@ (8008bd0 <USB_EPStartXfer+0x38c>)
 80089b8:	468c      	mov	ip, r1
 80089ba:	4463      	add	r3, ip
 80089bc:	2180      	movs	r1, #128	@ 0x80
 80089be:	0609      	lsls	r1, r1, #24
 80089c0:	430a      	orrs	r2, r1
 80089c2:	605a      	str	r2, [r3, #4]
 80089c4:	e040      	b.n	8008a48 <USB_EPStartXfer+0x204>
 80089c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80089c8:	085b      	lsrs	r3, r3, #1
 80089ca:	653b      	str	r3, [r7, #80]	@ 0x50
 80089cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80089ce:	2201      	movs	r2, #1
 80089d0:	4013      	ands	r3, r2
 80089d2:	d002      	beq.n	80089da <USB_EPStartXfer+0x196>
 80089d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80089d6:	3301      	adds	r3, #1
 80089d8:	653b      	str	r3, [r7, #80]	@ 0x50
 80089da:	683b      	ldr	r3, [r7, #0]
 80089dc:	781b      	ldrb	r3, [r3, #0]
 80089de:	00db      	lsls	r3, r3, #3
 80089e0:	4a7b      	ldr	r2, [pc, #492]	@ (8008bd0 <USB_EPStartXfer+0x38c>)
 80089e2:	4694      	mov	ip, r2
 80089e4:	4463      	add	r3, ip
 80089e6:	6859      	ldr	r1, [r3, #4]
 80089e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80089ea:	069a      	lsls	r2, r3, #26
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	781b      	ldrb	r3, [r3, #0]
 80089f0:	00db      	lsls	r3, r3, #3
 80089f2:	4877      	ldr	r0, [pc, #476]	@ (8008bd0 <USB_EPStartXfer+0x38c>)
 80089f4:	4684      	mov	ip, r0
 80089f6:	4463      	add	r3, ip
 80089f8:	430a      	orrs	r2, r1
 80089fa:	605a      	str	r2, [r3, #4]
 80089fc:	e024      	b.n	8008a48 <USB_EPStartXfer+0x204>
 80089fe:	683b      	ldr	r3, [r7, #0]
 8008a00:	785b      	ldrb	r3, [r3, #1]
 8008a02:	2b01      	cmp	r3, #1
 8008a04:	d120      	bne.n	8008a48 <USB_EPStartXfer+0x204>
 8008a06:	683b      	ldr	r3, [r7, #0]
 8008a08:	781b      	ldrb	r3, [r3, #0]
 8008a0a:	00db      	lsls	r3, r3, #3
 8008a0c:	4a70      	ldr	r2, [pc, #448]	@ (8008bd0 <USB_EPStartXfer+0x38c>)
 8008a0e:	4694      	mov	ip, r2
 8008a10:	4463      	add	r3, ip
 8008a12:	685a      	ldr	r2, [r3, #4]
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	781b      	ldrb	r3, [r3, #0]
 8008a18:	00db      	lsls	r3, r3, #3
 8008a1a:	496d      	ldr	r1, [pc, #436]	@ (8008bd0 <USB_EPStartXfer+0x38c>)
 8008a1c:	468c      	mov	ip, r1
 8008a1e:	4463      	add	r3, ip
 8008a20:	0412      	lsls	r2, r2, #16
 8008a22:	0c12      	lsrs	r2, r2, #16
 8008a24:	605a      	str	r2, [r3, #4]
 8008a26:	683b      	ldr	r3, [r7, #0]
 8008a28:	781b      	ldrb	r3, [r3, #0]
 8008a2a:	00db      	lsls	r3, r3, #3
 8008a2c:	4a68      	ldr	r2, [pc, #416]	@ (8008bd0 <USB_EPStartXfer+0x38c>)
 8008a2e:	4694      	mov	ip, r2
 8008a30:	4463      	add	r3, ip
 8008a32:	6859      	ldr	r1, [r3, #4]
 8008a34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a36:	041a      	lsls	r2, r3, #16
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	781b      	ldrb	r3, [r3, #0]
 8008a3c:	00db      	lsls	r3, r3, #3
 8008a3e:	4864      	ldr	r0, [pc, #400]	@ (8008bd0 <USB_EPStartXfer+0x38c>)
 8008a40:	4684      	mov	ip, r0
 8008a42:	4463      	add	r3, ip
 8008a44:	430a      	orrs	r2, r1
 8008a46:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 8008a48:	201a      	movs	r0, #26
 8008a4a:	183b      	adds	r3, r7, r0
 8008a4c:	683a      	ldr	r2, [r7, #0]
 8008a4e:	8952      	ldrh	r2, [r2, #10]
 8008a50:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	6959      	ldr	r1, [r3, #20]
 8008a56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a58:	b29c      	uxth	r4, r3
 8008a5a:	183b      	adds	r3, r7, r0
 8008a5c:	881a      	ldrh	r2, [r3, #0]
 8008a5e:	6878      	ldr	r0, [r7, #4]
 8008a60:	0023      	movs	r3, r4
 8008a62:	f001 f809 	bl	8009a78 <USB_WritePMA>
            ep->xfer_buff += len;
 8008a66:	683b      	ldr	r3, [r7, #0]
 8008a68:	695a      	ldr	r2, [r3, #20]
 8008a6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a6c:	18d2      	adds	r2, r2, r3
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	6a1a      	ldr	r2, [r3, #32]
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	691b      	ldr	r3, [r3, #16]
 8008a7a:	429a      	cmp	r2, r3
 8008a7c:	d906      	bls.n	8008a8c <USB_EPStartXfer+0x248>
            {
              ep->xfer_len_db -= len;
 8008a7e:	683b      	ldr	r3, [r7, #0]
 8008a80:	6a1a      	ldr	r2, [r3, #32]
 8008a82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a84:	1ad2      	subs	r2, r2, r3
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	621a      	str	r2, [r3, #32]
 8008a8a:	e005      	b.n	8008a98 <USB_EPStartXfer+0x254>
            }
            else
            {
              len = ep->xfer_len_db;
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	6a1b      	ldr	r3, [r3, #32]
 8008a90:	657b      	str	r3, [r7, #84]	@ 0x54
              ep->xfer_len_db = 0U;
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	2200      	movs	r2, #0
 8008a96:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008a98:	683b      	ldr	r3, [r7, #0]
 8008a9a:	785b      	ldrb	r3, [r3, #1]
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d162      	bne.n	8008b66 <USB_EPStartXfer+0x322>
 8008aa0:	683b      	ldr	r3, [r7, #0]
 8008aa2:	781b      	ldrb	r3, [r3, #0]
 8008aa4:	00db      	lsls	r3, r3, #3
 8008aa6:	4a4a      	ldr	r2, [pc, #296]	@ (8008bd0 <USB_EPStartXfer+0x38c>)
 8008aa8:	4694      	mov	ip, r2
 8008aaa:	4463      	add	r3, ip
 8008aac:	681a      	ldr	r2, [r3, #0]
 8008aae:	683b      	ldr	r3, [r7, #0]
 8008ab0:	781b      	ldrb	r3, [r3, #0]
 8008ab2:	00db      	lsls	r3, r3, #3
 8008ab4:	4946      	ldr	r1, [pc, #280]	@ (8008bd0 <USB_EPStartXfer+0x38c>)
 8008ab6:	468c      	mov	ip, r1
 8008ab8:	4463      	add	r3, ip
 8008aba:	0192      	lsls	r2, r2, #6
 8008abc:	0992      	lsrs	r2, r2, #6
 8008abe:	601a      	str	r2, [r3, #0]
 8008ac0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008ac2:	2b3e      	cmp	r3, #62	@ 0x3e
 8008ac4:	d91e      	bls.n	8008b04 <USB_EPStartXfer+0x2c0>
 8008ac6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008ac8:	095b      	lsrs	r3, r3, #5
 8008aca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008acc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008ace:	221f      	movs	r2, #31
 8008ad0:	4013      	ands	r3, r2
 8008ad2:	d102      	bne.n	8008ada <USB_EPStartXfer+0x296>
 8008ad4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ad6:	3b01      	subs	r3, #1
 8008ad8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008ada:	683b      	ldr	r3, [r7, #0]
 8008adc:	781b      	ldrb	r3, [r3, #0]
 8008ade:	00db      	lsls	r3, r3, #3
 8008ae0:	4a3b      	ldr	r2, [pc, #236]	@ (8008bd0 <USB_EPStartXfer+0x38c>)
 8008ae2:	4694      	mov	ip, r2
 8008ae4:	4463      	add	r3, ip
 8008ae6:	681a      	ldr	r2, [r3, #0]
 8008ae8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008aea:	069b      	lsls	r3, r3, #26
 8008aec:	431a      	orrs	r2, r3
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	781b      	ldrb	r3, [r3, #0]
 8008af2:	00db      	lsls	r3, r3, #3
 8008af4:	4936      	ldr	r1, [pc, #216]	@ (8008bd0 <USB_EPStartXfer+0x38c>)
 8008af6:	468c      	mov	ip, r1
 8008af8:	4463      	add	r3, ip
 8008afa:	2180      	movs	r1, #128	@ 0x80
 8008afc:	0609      	lsls	r1, r1, #24
 8008afe:	430a      	orrs	r2, r1
 8008b00:	601a      	str	r2, [r3, #0]
 8008b02:	e055      	b.n	8008bb0 <USB_EPStartXfer+0x36c>
 8008b04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d111      	bne.n	8008b2e <USB_EPStartXfer+0x2ea>
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	781b      	ldrb	r3, [r3, #0]
 8008b0e:	00db      	lsls	r3, r3, #3
 8008b10:	4a2f      	ldr	r2, [pc, #188]	@ (8008bd0 <USB_EPStartXfer+0x38c>)
 8008b12:	4694      	mov	ip, r2
 8008b14:	4463      	add	r3, ip
 8008b16:	681a      	ldr	r2, [r3, #0]
 8008b18:	683b      	ldr	r3, [r7, #0]
 8008b1a:	781b      	ldrb	r3, [r3, #0]
 8008b1c:	00db      	lsls	r3, r3, #3
 8008b1e:	492c      	ldr	r1, [pc, #176]	@ (8008bd0 <USB_EPStartXfer+0x38c>)
 8008b20:	468c      	mov	ip, r1
 8008b22:	4463      	add	r3, ip
 8008b24:	2180      	movs	r1, #128	@ 0x80
 8008b26:	0609      	lsls	r1, r1, #24
 8008b28:	430a      	orrs	r2, r1
 8008b2a:	601a      	str	r2, [r3, #0]
 8008b2c:	e040      	b.n	8008bb0 <USB_EPStartXfer+0x36c>
 8008b2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b30:	085b      	lsrs	r3, r3, #1
 8008b32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008b34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b36:	2201      	movs	r2, #1
 8008b38:	4013      	ands	r3, r2
 8008b3a:	d002      	beq.n	8008b42 <USB_EPStartXfer+0x2fe>
 8008b3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b3e:	3301      	adds	r3, #1
 8008b40:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008b42:	683b      	ldr	r3, [r7, #0]
 8008b44:	781b      	ldrb	r3, [r3, #0]
 8008b46:	00db      	lsls	r3, r3, #3
 8008b48:	4a21      	ldr	r2, [pc, #132]	@ (8008bd0 <USB_EPStartXfer+0x38c>)
 8008b4a:	4694      	mov	ip, r2
 8008b4c:	4463      	add	r3, ip
 8008b4e:	6819      	ldr	r1, [r3, #0]
 8008b50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b52:	069a      	lsls	r2, r3, #26
 8008b54:	683b      	ldr	r3, [r7, #0]
 8008b56:	781b      	ldrb	r3, [r3, #0]
 8008b58:	00db      	lsls	r3, r3, #3
 8008b5a:	481d      	ldr	r0, [pc, #116]	@ (8008bd0 <USB_EPStartXfer+0x38c>)
 8008b5c:	4684      	mov	ip, r0
 8008b5e:	4463      	add	r3, ip
 8008b60:	430a      	orrs	r2, r1
 8008b62:	601a      	str	r2, [r3, #0]
 8008b64:	e024      	b.n	8008bb0 <USB_EPStartXfer+0x36c>
 8008b66:	683b      	ldr	r3, [r7, #0]
 8008b68:	785b      	ldrb	r3, [r3, #1]
 8008b6a:	2b01      	cmp	r3, #1
 8008b6c:	d120      	bne.n	8008bb0 <USB_EPStartXfer+0x36c>
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	781b      	ldrb	r3, [r3, #0]
 8008b72:	00db      	lsls	r3, r3, #3
 8008b74:	4a16      	ldr	r2, [pc, #88]	@ (8008bd0 <USB_EPStartXfer+0x38c>)
 8008b76:	4694      	mov	ip, r2
 8008b78:	4463      	add	r3, ip
 8008b7a:	681a      	ldr	r2, [r3, #0]
 8008b7c:	683b      	ldr	r3, [r7, #0]
 8008b7e:	781b      	ldrb	r3, [r3, #0]
 8008b80:	00db      	lsls	r3, r3, #3
 8008b82:	4913      	ldr	r1, [pc, #76]	@ (8008bd0 <USB_EPStartXfer+0x38c>)
 8008b84:	468c      	mov	ip, r1
 8008b86:	4463      	add	r3, ip
 8008b88:	0412      	lsls	r2, r2, #16
 8008b8a:	0c12      	lsrs	r2, r2, #16
 8008b8c:	601a      	str	r2, [r3, #0]
 8008b8e:	683b      	ldr	r3, [r7, #0]
 8008b90:	781b      	ldrb	r3, [r3, #0]
 8008b92:	00db      	lsls	r3, r3, #3
 8008b94:	4a0e      	ldr	r2, [pc, #56]	@ (8008bd0 <USB_EPStartXfer+0x38c>)
 8008b96:	4694      	mov	ip, r2
 8008b98:	4463      	add	r3, ip
 8008b9a:	6819      	ldr	r1, [r3, #0]
 8008b9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b9e:	041a      	lsls	r2, r3, #16
 8008ba0:	683b      	ldr	r3, [r7, #0]
 8008ba2:	781b      	ldrb	r3, [r3, #0]
 8008ba4:	00db      	lsls	r3, r3, #3
 8008ba6:	480a      	ldr	r0, [pc, #40]	@ (8008bd0 <USB_EPStartXfer+0x38c>)
 8008ba8:	4684      	mov	ip, r0
 8008baa:	4463      	add	r3, ip
 8008bac:	430a      	orrs	r2, r1
 8008bae:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008bb0:	201a      	movs	r0, #26
 8008bb2:	183b      	adds	r3, r7, r0
 8008bb4:	683a      	ldr	r2, [r7, #0]
 8008bb6:	8912      	ldrh	r2, [r2, #8]
 8008bb8:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008bba:	683b      	ldr	r3, [r7, #0]
 8008bbc:	6959      	ldr	r1, [r3, #20]
 8008bbe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008bc0:	b29c      	uxth	r4, r3
 8008bc2:	183b      	adds	r3, r7, r0
 8008bc4:	881a      	ldrh	r2, [r3, #0]
 8008bc6:	6878      	ldr	r0, [r7, #4]
 8008bc8:	0023      	movs	r3, r4
 8008bca:	f000 ff55 	bl	8009a78 <USB_WritePMA>
 8008bce:	e2e8      	b.n	80091a2 <USB_EPStartXfer+0x95e>
 8008bd0:	40009800 	.word	0x40009800
 8008bd4:	07ff8f8f 	.word	0x07ff8f8f
 8008bd8:	00008180 	.word	0x00008180
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008bdc:	683b      	ldr	r3, [r7, #0]
 8008bde:	785b      	ldrb	r3, [r3, #1]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d162      	bne.n	8008caa <USB_EPStartXfer+0x466>
 8008be4:	683b      	ldr	r3, [r7, #0]
 8008be6:	781b      	ldrb	r3, [r3, #0]
 8008be8:	00db      	lsls	r3, r3, #3
 8008bea:	4ac7      	ldr	r2, [pc, #796]	@ (8008f08 <USB_EPStartXfer+0x6c4>)
 8008bec:	4694      	mov	ip, r2
 8008bee:	4463      	add	r3, ip
 8008bf0:	681a      	ldr	r2, [r3, #0]
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	781b      	ldrb	r3, [r3, #0]
 8008bf6:	00db      	lsls	r3, r3, #3
 8008bf8:	49c3      	ldr	r1, [pc, #780]	@ (8008f08 <USB_EPStartXfer+0x6c4>)
 8008bfa:	468c      	mov	ip, r1
 8008bfc:	4463      	add	r3, ip
 8008bfe:	0192      	lsls	r2, r2, #6
 8008c00:	0992      	lsrs	r2, r2, #6
 8008c02:	601a      	str	r2, [r3, #0]
 8008c04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c06:	2b3e      	cmp	r3, #62	@ 0x3e
 8008c08:	d91e      	bls.n	8008c48 <USB_EPStartXfer+0x404>
 8008c0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c0c:	095b      	lsrs	r3, r3, #5
 8008c0e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008c10:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c12:	221f      	movs	r2, #31
 8008c14:	4013      	ands	r3, r2
 8008c16:	d102      	bne.n	8008c1e <USB_EPStartXfer+0x3da>
 8008c18:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c1a:	3b01      	subs	r3, #1
 8008c1c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008c1e:	683b      	ldr	r3, [r7, #0]
 8008c20:	781b      	ldrb	r3, [r3, #0]
 8008c22:	00db      	lsls	r3, r3, #3
 8008c24:	4ab8      	ldr	r2, [pc, #736]	@ (8008f08 <USB_EPStartXfer+0x6c4>)
 8008c26:	4694      	mov	ip, r2
 8008c28:	4463      	add	r3, ip
 8008c2a:	681a      	ldr	r2, [r3, #0]
 8008c2c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c2e:	069b      	lsls	r3, r3, #26
 8008c30:	431a      	orrs	r2, r3
 8008c32:	683b      	ldr	r3, [r7, #0]
 8008c34:	781b      	ldrb	r3, [r3, #0]
 8008c36:	00db      	lsls	r3, r3, #3
 8008c38:	49b3      	ldr	r1, [pc, #716]	@ (8008f08 <USB_EPStartXfer+0x6c4>)
 8008c3a:	468c      	mov	ip, r1
 8008c3c:	4463      	add	r3, ip
 8008c3e:	2180      	movs	r1, #128	@ 0x80
 8008c40:	0609      	lsls	r1, r1, #24
 8008c42:	430a      	orrs	r2, r1
 8008c44:	601a      	str	r2, [r3, #0]
 8008c46:	e055      	b.n	8008cf4 <USB_EPStartXfer+0x4b0>
 8008c48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d111      	bne.n	8008c72 <USB_EPStartXfer+0x42e>
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	781b      	ldrb	r3, [r3, #0]
 8008c52:	00db      	lsls	r3, r3, #3
 8008c54:	4aac      	ldr	r2, [pc, #688]	@ (8008f08 <USB_EPStartXfer+0x6c4>)
 8008c56:	4694      	mov	ip, r2
 8008c58:	4463      	add	r3, ip
 8008c5a:	681a      	ldr	r2, [r3, #0]
 8008c5c:	683b      	ldr	r3, [r7, #0]
 8008c5e:	781b      	ldrb	r3, [r3, #0]
 8008c60:	00db      	lsls	r3, r3, #3
 8008c62:	49a9      	ldr	r1, [pc, #676]	@ (8008f08 <USB_EPStartXfer+0x6c4>)
 8008c64:	468c      	mov	ip, r1
 8008c66:	4463      	add	r3, ip
 8008c68:	2180      	movs	r1, #128	@ 0x80
 8008c6a:	0609      	lsls	r1, r1, #24
 8008c6c:	430a      	orrs	r2, r1
 8008c6e:	601a      	str	r2, [r3, #0]
 8008c70:	e040      	b.n	8008cf4 <USB_EPStartXfer+0x4b0>
 8008c72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c74:	085b      	lsrs	r3, r3, #1
 8008c76:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008c78:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c7a:	2201      	movs	r2, #1
 8008c7c:	4013      	ands	r3, r2
 8008c7e:	d002      	beq.n	8008c86 <USB_EPStartXfer+0x442>
 8008c80:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c82:	3301      	adds	r3, #1
 8008c84:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008c86:	683b      	ldr	r3, [r7, #0]
 8008c88:	781b      	ldrb	r3, [r3, #0]
 8008c8a:	00db      	lsls	r3, r3, #3
 8008c8c:	4a9e      	ldr	r2, [pc, #632]	@ (8008f08 <USB_EPStartXfer+0x6c4>)
 8008c8e:	4694      	mov	ip, r2
 8008c90:	4463      	add	r3, ip
 8008c92:	6819      	ldr	r1, [r3, #0]
 8008c94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c96:	069a      	lsls	r2, r3, #26
 8008c98:	683b      	ldr	r3, [r7, #0]
 8008c9a:	781b      	ldrb	r3, [r3, #0]
 8008c9c:	00db      	lsls	r3, r3, #3
 8008c9e:	489a      	ldr	r0, [pc, #616]	@ (8008f08 <USB_EPStartXfer+0x6c4>)
 8008ca0:	4684      	mov	ip, r0
 8008ca2:	4463      	add	r3, ip
 8008ca4:	430a      	orrs	r2, r1
 8008ca6:	601a      	str	r2, [r3, #0]
 8008ca8:	e024      	b.n	8008cf4 <USB_EPStartXfer+0x4b0>
 8008caa:	683b      	ldr	r3, [r7, #0]
 8008cac:	785b      	ldrb	r3, [r3, #1]
 8008cae:	2b01      	cmp	r3, #1
 8008cb0:	d120      	bne.n	8008cf4 <USB_EPStartXfer+0x4b0>
 8008cb2:	683b      	ldr	r3, [r7, #0]
 8008cb4:	781b      	ldrb	r3, [r3, #0]
 8008cb6:	00db      	lsls	r3, r3, #3
 8008cb8:	4a93      	ldr	r2, [pc, #588]	@ (8008f08 <USB_EPStartXfer+0x6c4>)
 8008cba:	4694      	mov	ip, r2
 8008cbc:	4463      	add	r3, ip
 8008cbe:	681a      	ldr	r2, [r3, #0]
 8008cc0:	683b      	ldr	r3, [r7, #0]
 8008cc2:	781b      	ldrb	r3, [r3, #0]
 8008cc4:	00db      	lsls	r3, r3, #3
 8008cc6:	4990      	ldr	r1, [pc, #576]	@ (8008f08 <USB_EPStartXfer+0x6c4>)
 8008cc8:	468c      	mov	ip, r1
 8008cca:	4463      	add	r3, ip
 8008ccc:	0412      	lsls	r2, r2, #16
 8008cce:	0c12      	lsrs	r2, r2, #16
 8008cd0:	601a      	str	r2, [r3, #0]
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	781b      	ldrb	r3, [r3, #0]
 8008cd6:	00db      	lsls	r3, r3, #3
 8008cd8:	4a8b      	ldr	r2, [pc, #556]	@ (8008f08 <USB_EPStartXfer+0x6c4>)
 8008cda:	4694      	mov	ip, r2
 8008cdc:	4463      	add	r3, ip
 8008cde:	6819      	ldr	r1, [r3, #0]
 8008ce0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008ce2:	041a      	lsls	r2, r3, #16
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	781b      	ldrb	r3, [r3, #0]
 8008ce8:	00db      	lsls	r3, r3, #3
 8008cea:	4887      	ldr	r0, [pc, #540]	@ (8008f08 <USB_EPStartXfer+0x6c4>)
 8008cec:	4684      	mov	ip, r0
 8008cee:	4463      	add	r3, ip
 8008cf0:	430a      	orrs	r2, r1
 8008cf2:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008cf4:	201a      	movs	r0, #26
 8008cf6:	183b      	adds	r3, r7, r0
 8008cf8:	683a      	ldr	r2, [r7, #0]
 8008cfa:	8912      	ldrh	r2, [r2, #8]
 8008cfc:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008cfe:	683b      	ldr	r3, [r7, #0]
 8008d00:	6959      	ldr	r1, [r3, #20]
 8008d02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d04:	b29c      	uxth	r4, r3
 8008d06:	183b      	adds	r3, r7, r0
 8008d08:	881a      	ldrh	r2, [r3, #0]
 8008d0a:	6878      	ldr	r0, [r7, #4]
 8008d0c:	0023      	movs	r3, r4
 8008d0e:	f000 feb3 	bl	8009a78 <USB_WritePMA>
            ep->xfer_buff += len;
 8008d12:	683b      	ldr	r3, [r7, #0]
 8008d14:	695a      	ldr	r2, [r3, #20]
 8008d16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d18:	18d2      	adds	r2, r2, r3
 8008d1a:	683b      	ldr	r3, [r7, #0]
 8008d1c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008d1e:	683b      	ldr	r3, [r7, #0]
 8008d20:	6a1a      	ldr	r2, [r3, #32]
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	691b      	ldr	r3, [r3, #16]
 8008d26:	429a      	cmp	r2, r3
 8008d28:	d906      	bls.n	8008d38 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8008d2a:	683b      	ldr	r3, [r7, #0]
 8008d2c:	6a1a      	ldr	r2, [r3, #32]
 8008d2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d30:	1ad2      	subs	r2, r2, r3
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	621a      	str	r2, [r3, #32]
 8008d36:	e005      	b.n	8008d44 <USB_EPStartXfer+0x500>
            }
            else
            {
              len = ep->xfer_len_db;
 8008d38:	683b      	ldr	r3, [r7, #0]
 8008d3a:	6a1b      	ldr	r3, [r3, #32]
 8008d3c:	657b      	str	r3, [r7, #84]	@ 0x54
              ep->xfer_len_db = 0U;
 8008d3e:	683b      	ldr	r3, [r7, #0]
 8008d40:	2200      	movs	r2, #0
 8008d42:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008d44:	683b      	ldr	r3, [r7, #0]
 8008d46:	785b      	ldrb	r3, [r3, #1]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d162      	bne.n	8008e12 <USB_EPStartXfer+0x5ce>
 8008d4c:	683b      	ldr	r3, [r7, #0]
 8008d4e:	781b      	ldrb	r3, [r3, #0]
 8008d50:	00db      	lsls	r3, r3, #3
 8008d52:	4a6d      	ldr	r2, [pc, #436]	@ (8008f08 <USB_EPStartXfer+0x6c4>)
 8008d54:	4694      	mov	ip, r2
 8008d56:	4463      	add	r3, ip
 8008d58:	685a      	ldr	r2, [r3, #4]
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	781b      	ldrb	r3, [r3, #0]
 8008d5e:	00db      	lsls	r3, r3, #3
 8008d60:	4969      	ldr	r1, [pc, #420]	@ (8008f08 <USB_EPStartXfer+0x6c4>)
 8008d62:	468c      	mov	ip, r1
 8008d64:	4463      	add	r3, ip
 8008d66:	0192      	lsls	r2, r2, #6
 8008d68:	0992      	lsrs	r2, r2, #6
 8008d6a:	605a      	str	r2, [r3, #4]
 8008d6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d6e:	2b3e      	cmp	r3, #62	@ 0x3e
 8008d70:	d91e      	bls.n	8008db0 <USB_EPStartXfer+0x56c>
 8008d72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d74:	095b      	lsrs	r3, r3, #5
 8008d76:	647b      	str	r3, [r7, #68]	@ 0x44
 8008d78:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d7a:	221f      	movs	r2, #31
 8008d7c:	4013      	ands	r3, r2
 8008d7e:	d102      	bne.n	8008d86 <USB_EPStartXfer+0x542>
 8008d80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008d82:	3b01      	subs	r3, #1
 8008d84:	647b      	str	r3, [r7, #68]	@ 0x44
 8008d86:	683b      	ldr	r3, [r7, #0]
 8008d88:	781b      	ldrb	r3, [r3, #0]
 8008d8a:	00db      	lsls	r3, r3, #3
 8008d8c:	4a5e      	ldr	r2, [pc, #376]	@ (8008f08 <USB_EPStartXfer+0x6c4>)
 8008d8e:	4694      	mov	ip, r2
 8008d90:	4463      	add	r3, ip
 8008d92:	685a      	ldr	r2, [r3, #4]
 8008d94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008d96:	069b      	lsls	r3, r3, #26
 8008d98:	431a      	orrs	r2, r3
 8008d9a:	683b      	ldr	r3, [r7, #0]
 8008d9c:	781b      	ldrb	r3, [r3, #0]
 8008d9e:	00db      	lsls	r3, r3, #3
 8008da0:	4959      	ldr	r1, [pc, #356]	@ (8008f08 <USB_EPStartXfer+0x6c4>)
 8008da2:	468c      	mov	ip, r1
 8008da4:	4463      	add	r3, ip
 8008da6:	2180      	movs	r1, #128	@ 0x80
 8008da8:	0609      	lsls	r1, r1, #24
 8008daa:	430a      	orrs	r2, r1
 8008dac:	605a      	str	r2, [r3, #4]
 8008dae:	e055      	b.n	8008e5c <USB_EPStartXfer+0x618>
 8008db0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d111      	bne.n	8008dda <USB_EPStartXfer+0x596>
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	781b      	ldrb	r3, [r3, #0]
 8008dba:	00db      	lsls	r3, r3, #3
 8008dbc:	4a52      	ldr	r2, [pc, #328]	@ (8008f08 <USB_EPStartXfer+0x6c4>)
 8008dbe:	4694      	mov	ip, r2
 8008dc0:	4463      	add	r3, ip
 8008dc2:	685a      	ldr	r2, [r3, #4]
 8008dc4:	683b      	ldr	r3, [r7, #0]
 8008dc6:	781b      	ldrb	r3, [r3, #0]
 8008dc8:	00db      	lsls	r3, r3, #3
 8008dca:	494f      	ldr	r1, [pc, #316]	@ (8008f08 <USB_EPStartXfer+0x6c4>)
 8008dcc:	468c      	mov	ip, r1
 8008dce:	4463      	add	r3, ip
 8008dd0:	2180      	movs	r1, #128	@ 0x80
 8008dd2:	0609      	lsls	r1, r1, #24
 8008dd4:	430a      	orrs	r2, r1
 8008dd6:	605a      	str	r2, [r3, #4]
 8008dd8:	e040      	b.n	8008e5c <USB_EPStartXfer+0x618>
 8008dda:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008ddc:	085b      	lsrs	r3, r3, #1
 8008dde:	647b      	str	r3, [r7, #68]	@ 0x44
 8008de0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008de2:	2201      	movs	r2, #1
 8008de4:	4013      	ands	r3, r2
 8008de6:	d002      	beq.n	8008dee <USB_EPStartXfer+0x5aa>
 8008de8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008dea:	3301      	adds	r3, #1
 8008dec:	647b      	str	r3, [r7, #68]	@ 0x44
 8008dee:	683b      	ldr	r3, [r7, #0]
 8008df0:	781b      	ldrb	r3, [r3, #0]
 8008df2:	00db      	lsls	r3, r3, #3
 8008df4:	4a44      	ldr	r2, [pc, #272]	@ (8008f08 <USB_EPStartXfer+0x6c4>)
 8008df6:	4694      	mov	ip, r2
 8008df8:	4463      	add	r3, ip
 8008dfa:	6859      	ldr	r1, [r3, #4]
 8008dfc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008dfe:	069a      	lsls	r2, r3, #26
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	781b      	ldrb	r3, [r3, #0]
 8008e04:	00db      	lsls	r3, r3, #3
 8008e06:	4840      	ldr	r0, [pc, #256]	@ (8008f08 <USB_EPStartXfer+0x6c4>)
 8008e08:	4684      	mov	ip, r0
 8008e0a:	4463      	add	r3, ip
 8008e0c:	430a      	orrs	r2, r1
 8008e0e:	605a      	str	r2, [r3, #4]
 8008e10:	e024      	b.n	8008e5c <USB_EPStartXfer+0x618>
 8008e12:	683b      	ldr	r3, [r7, #0]
 8008e14:	785b      	ldrb	r3, [r3, #1]
 8008e16:	2b01      	cmp	r3, #1
 8008e18:	d120      	bne.n	8008e5c <USB_EPStartXfer+0x618>
 8008e1a:	683b      	ldr	r3, [r7, #0]
 8008e1c:	781b      	ldrb	r3, [r3, #0]
 8008e1e:	00db      	lsls	r3, r3, #3
 8008e20:	4a39      	ldr	r2, [pc, #228]	@ (8008f08 <USB_EPStartXfer+0x6c4>)
 8008e22:	4694      	mov	ip, r2
 8008e24:	4463      	add	r3, ip
 8008e26:	685a      	ldr	r2, [r3, #4]
 8008e28:	683b      	ldr	r3, [r7, #0]
 8008e2a:	781b      	ldrb	r3, [r3, #0]
 8008e2c:	00db      	lsls	r3, r3, #3
 8008e2e:	4936      	ldr	r1, [pc, #216]	@ (8008f08 <USB_EPStartXfer+0x6c4>)
 8008e30:	468c      	mov	ip, r1
 8008e32:	4463      	add	r3, ip
 8008e34:	0412      	lsls	r2, r2, #16
 8008e36:	0c12      	lsrs	r2, r2, #16
 8008e38:	605a      	str	r2, [r3, #4]
 8008e3a:	683b      	ldr	r3, [r7, #0]
 8008e3c:	781b      	ldrb	r3, [r3, #0]
 8008e3e:	00db      	lsls	r3, r3, #3
 8008e40:	4a31      	ldr	r2, [pc, #196]	@ (8008f08 <USB_EPStartXfer+0x6c4>)
 8008e42:	4694      	mov	ip, r2
 8008e44:	4463      	add	r3, ip
 8008e46:	6859      	ldr	r1, [r3, #4]
 8008e48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008e4a:	041a      	lsls	r2, r3, #16
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	781b      	ldrb	r3, [r3, #0]
 8008e50:	00db      	lsls	r3, r3, #3
 8008e52:	482d      	ldr	r0, [pc, #180]	@ (8008f08 <USB_EPStartXfer+0x6c4>)
 8008e54:	4684      	mov	ip, r0
 8008e56:	4463      	add	r3, ip
 8008e58:	430a      	orrs	r2, r1
 8008e5a:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 8008e5c:	201a      	movs	r0, #26
 8008e5e:	183b      	adds	r3, r7, r0
 8008e60:	683a      	ldr	r2, [r7, #0]
 8008e62:	8952      	ldrh	r2, [r2, #10]
 8008e64:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008e66:	683b      	ldr	r3, [r7, #0]
 8008e68:	6959      	ldr	r1, [r3, #20]
 8008e6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008e6c:	b29c      	uxth	r4, r3
 8008e6e:	183b      	adds	r3, r7, r0
 8008e70:	881a      	ldrh	r2, [r3, #0]
 8008e72:	6878      	ldr	r0, [r7, #4]
 8008e74:	0023      	movs	r3, r4
 8008e76:	f000 fdff 	bl	8009a78 <USB_WritePMA>
 8008e7a:	e192      	b.n	80091a2 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8008e7c:	683b      	ldr	r3, [r7, #0]
 8008e7e:	6a1b      	ldr	r3, [r3, #32]
 8008e80:	657b      	str	r3, [r7, #84]	@ 0x54

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8008e82:	687a      	ldr	r2, [r7, #4]
 8008e84:	683b      	ldr	r3, [r7, #0]
 8008e86:	781b      	ldrb	r3, [r3, #0]
 8008e88:	009b      	lsls	r3, r3, #2
 8008e8a:	18d3      	adds	r3, r2, r3
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	4a1f      	ldr	r2, [pc, #124]	@ (8008f0c <USB_EPStartXfer+0x6c8>)
 8008e90:	4013      	ands	r3, r2
 8008e92:	617b      	str	r3, [r7, #20]
 8008e94:	687a      	ldr	r2, [r7, #4]
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	781b      	ldrb	r3, [r3, #0]
 8008e9a:	009b      	lsls	r3, r3, #2
 8008e9c:	18d3      	adds	r3, r2, r3
 8008e9e:	697a      	ldr	r2, [r7, #20]
 8008ea0:	491b      	ldr	r1, [pc, #108]	@ (8008f10 <USB_EPStartXfer+0x6cc>)
 8008ea2:	430a      	orrs	r2, r1
 8008ea4:	601a      	str	r2, [r3, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008ea6:	683b      	ldr	r3, [r7, #0]
 8008ea8:	781b      	ldrb	r3, [r3, #0]
 8008eaa:	00db      	lsls	r3, r3, #3
 8008eac:	4a16      	ldr	r2, [pc, #88]	@ (8008f08 <USB_EPStartXfer+0x6c4>)
 8008eae:	4694      	mov	ip, r2
 8008eb0:	4463      	add	r3, ip
 8008eb2:	681a      	ldr	r2, [r3, #0]
 8008eb4:	683b      	ldr	r3, [r7, #0]
 8008eb6:	781b      	ldrb	r3, [r3, #0]
 8008eb8:	00db      	lsls	r3, r3, #3
 8008eba:	4913      	ldr	r1, [pc, #76]	@ (8008f08 <USB_EPStartXfer+0x6c4>)
 8008ebc:	468c      	mov	ip, r1
 8008ebe:	4463      	add	r3, ip
 8008ec0:	0412      	lsls	r2, r2, #16
 8008ec2:	0c12      	lsrs	r2, r2, #16
 8008ec4:	601a      	str	r2, [r3, #0]
 8008ec6:	683b      	ldr	r3, [r7, #0]
 8008ec8:	781b      	ldrb	r3, [r3, #0]
 8008eca:	00db      	lsls	r3, r3, #3
 8008ecc:	4a0e      	ldr	r2, [pc, #56]	@ (8008f08 <USB_EPStartXfer+0x6c4>)
 8008ece:	4694      	mov	ip, r2
 8008ed0:	4463      	add	r3, ip
 8008ed2:	6819      	ldr	r1, [r3, #0]
 8008ed4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008ed6:	041a      	lsls	r2, r3, #16
 8008ed8:	683b      	ldr	r3, [r7, #0]
 8008eda:	781b      	ldrb	r3, [r3, #0]
 8008edc:	00db      	lsls	r3, r3, #3
 8008ede:	480a      	ldr	r0, [pc, #40]	@ (8008f08 <USB_EPStartXfer+0x6c4>)
 8008ee0:	4684      	mov	ip, r0
 8008ee2:	4463      	add	r3, ip
 8008ee4:	430a      	orrs	r2, r1
 8008ee6:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008ee8:	201a      	movs	r0, #26
 8008eea:	183b      	adds	r3, r7, r0
 8008eec:	683a      	ldr	r2, [r7, #0]
 8008eee:	8912      	ldrh	r2, [r2, #8]
 8008ef0:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	6959      	ldr	r1, [r3, #20]
 8008ef6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008ef8:	b29c      	uxth	r4, r3
 8008efa:	183b      	adds	r3, r7, r0
 8008efc:	881a      	ldrh	r2, [r3, #0]
 8008efe:	6878      	ldr	r0, [r7, #4]
 8008f00:	0023      	movs	r3, r4
 8008f02:	f000 fdb9 	bl	8009a78 <USB_WritePMA>
 8008f06:	e14c      	b.n	80091a2 <USB_EPStartXfer+0x95e>
 8008f08:	40009800 	.word	0x40009800
 8008f0c:	07ff8e8f 	.word	0x07ff8e8f
 8008f10:	00008080 	.word	0x00008080
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8008f14:	683b      	ldr	r3, [r7, #0]
 8008f16:	6a1a      	ldr	r2, [r3, #32]
 8008f18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008f1a:	1ad2      	subs	r2, r2, r3
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008f20:	687a      	ldr	r2, [r7, #4]
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	781b      	ldrb	r3, [r3, #0]
 8008f26:	009b      	lsls	r3, r3, #2
 8008f28:	18d3      	adds	r3, r2, r3
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	2240      	movs	r2, #64	@ 0x40
 8008f2e:	4013      	ands	r3, r2
 8008f30:	d100      	bne.n	8008f34 <USB_EPStartXfer+0x6f0>
 8008f32:	e09b      	b.n	800906c <USB_EPStartXfer+0x828>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008f34:	683b      	ldr	r3, [r7, #0]
 8008f36:	785b      	ldrb	r3, [r3, #1]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d162      	bne.n	8009002 <USB_EPStartXfer+0x7be>
 8008f3c:	683b      	ldr	r3, [r7, #0]
 8008f3e:	781b      	ldrb	r3, [r3, #0]
 8008f40:	00db      	lsls	r3, r3, #3
 8008f42:	4ad6      	ldr	r2, [pc, #856]	@ (800929c <USB_EPStartXfer+0xa58>)
 8008f44:	4694      	mov	ip, r2
 8008f46:	4463      	add	r3, ip
 8008f48:	685a      	ldr	r2, [r3, #4]
 8008f4a:	683b      	ldr	r3, [r7, #0]
 8008f4c:	781b      	ldrb	r3, [r3, #0]
 8008f4e:	00db      	lsls	r3, r3, #3
 8008f50:	49d2      	ldr	r1, [pc, #840]	@ (800929c <USB_EPStartXfer+0xa58>)
 8008f52:	468c      	mov	ip, r1
 8008f54:	4463      	add	r3, ip
 8008f56:	0192      	lsls	r2, r2, #6
 8008f58:	0992      	lsrs	r2, r2, #6
 8008f5a:	605a      	str	r2, [r3, #4]
 8008f5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008f5e:	2b3e      	cmp	r3, #62	@ 0x3e
 8008f60:	d91e      	bls.n	8008fa0 <USB_EPStartXfer+0x75c>
 8008f62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008f64:	095b      	lsrs	r3, r3, #5
 8008f66:	643b      	str	r3, [r7, #64]	@ 0x40
 8008f68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008f6a:	221f      	movs	r2, #31
 8008f6c:	4013      	ands	r3, r2
 8008f6e:	d102      	bne.n	8008f76 <USB_EPStartXfer+0x732>
 8008f70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f72:	3b01      	subs	r3, #1
 8008f74:	643b      	str	r3, [r7, #64]	@ 0x40
 8008f76:	683b      	ldr	r3, [r7, #0]
 8008f78:	781b      	ldrb	r3, [r3, #0]
 8008f7a:	00db      	lsls	r3, r3, #3
 8008f7c:	4ac7      	ldr	r2, [pc, #796]	@ (800929c <USB_EPStartXfer+0xa58>)
 8008f7e:	4694      	mov	ip, r2
 8008f80:	4463      	add	r3, ip
 8008f82:	685a      	ldr	r2, [r3, #4]
 8008f84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f86:	069b      	lsls	r3, r3, #26
 8008f88:	431a      	orrs	r2, r3
 8008f8a:	683b      	ldr	r3, [r7, #0]
 8008f8c:	781b      	ldrb	r3, [r3, #0]
 8008f8e:	00db      	lsls	r3, r3, #3
 8008f90:	49c2      	ldr	r1, [pc, #776]	@ (800929c <USB_EPStartXfer+0xa58>)
 8008f92:	468c      	mov	ip, r1
 8008f94:	4463      	add	r3, ip
 8008f96:	2180      	movs	r1, #128	@ 0x80
 8008f98:	0609      	lsls	r1, r1, #24
 8008f9a:	430a      	orrs	r2, r1
 8008f9c:	605a      	str	r2, [r3, #4]
 8008f9e:	e055      	b.n	800904c <USB_EPStartXfer+0x808>
 8008fa0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d111      	bne.n	8008fca <USB_EPStartXfer+0x786>
 8008fa6:	683b      	ldr	r3, [r7, #0]
 8008fa8:	781b      	ldrb	r3, [r3, #0]
 8008faa:	00db      	lsls	r3, r3, #3
 8008fac:	4abb      	ldr	r2, [pc, #748]	@ (800929c <USB_EPStartXfer+0xa58>)
 8008fae:	4694      	mov	ip, r2
 8008fb0:	4463      	add	r3, ip
 8008fb2:	685a      	ldr	r2, [r3, #4]
 8008fb4:	683b      	ldr	r3, [r7, #0]
 8008fb6:	781b      	ldrb	r3, [r3, #0]
 8008fb8:	00db      	lsls	r3, r3, #3
 8008fba:	49b8      	ldr	r1, [pc, #736]	@ (800929c <USB_EPStartXfer+0xa58>)
 8008fbc:	468c      	mov	ip, r1
 8008fbe:	4463      	add	r3, ip
 8008fc0:	2180      	movs	r1, #128	@ 0x80
 8008fc2:	0609      	lsls	r1, r1, #24
 8008fc4:	430a      	orrs	r2, r1
 8008fc6:	605a      	str	r2, [r3, #4]
 8008fc8:	e040      	b.n	800904c <USB_EPStartXfer+0x808>
 8008fca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008fcc:	085b      	lsrs	r3, r3, #1
 8008fce:	643b      	str	r3, [r7, #64]	@ 0x40
 8008fd0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008fd2:	2201      	movs	r2, #1
 8008fd4:	4013      	ands	r3, r2
 8008fd6:	d002      	beq.n	8008fde <USB_EPStartXfer+0x79a>
 8008fd8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008fda:	3301      	adds	r3, #1
 8008fdc:	643b      	str	r3, [r7, #64]	@ 0x40
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	781b      	ldrb	r3, [r3, #0]
 8008fe2:	00db      	lsls	r3, r3, #3
 8008fe4:	4aad      	ldr	r2, [pc, #692]	@ (800929c <USB_EPStartXfer+0xa58>)
 8008fe6:	4694      	mov	ip, r2
 8008fe8:	4463      	add	r3, ip
 8008fea:	6859      	ldr	r1, [r3, #4]
 8008fec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008fee:	069a      	lsls	r2, r3, #26
 8008ff0:	683b      	ldr	r3, [r7, #0]
 8008ff2:	781b      	ldrb	r3, [r3, #0]
 8008ff4:	00db      	lsls	r3, r3, #3
 8008ff6:	48a9      	ldr	r0, [pc, #676]	@ (800929c <USB_EPStartXfer+0xa58>)
 8008ff8:	4684      	mov	ip, r0
 8008ffa:	4463      	add	r3, ip
 8008ffc:	430a      	orrs	r2, r1
 8008ffe:	605a      	str	r2, [r3, #4]
 8009000:	e024      	b.n	800904c <USB_EPStartXfer+0x808>
 8009002:	683b      	ldr	r3, [r7, #0]
 8009004:	785b      	ldrb	r3, [r3, #1]
 8009006:	2b01      	cmp	r3, #1
 8009008:	d120      	bne.n	800904c <USB_EPStartXfer+0x808>
 800900a:	683b      	ldr	r3, [r7, #0]
 800900c:	781b      	ldrb	r3, [r3, #0]
 800900e:	00db      	lsls	r3, r3, #3
 8009010:	4aa2      	ldr	r2, [pc, #648]	@ (800929c <USB_EPStartXfer+0xa58>)
 8009012:	4694      	mov	ip, r2
 8009014:	4463      	add	r3, ip
 8009016:	685a      	ldr	r2, [r3, #4]
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	781b      	ldrb	r3, [r3, #0]
 800901c:	00db      	lsls	r3, r3, #3
 800901e:	499f      	ldr	r1, [pc, #636]	@ (800929c <USB_EPStartXfer+0xa58>)
 8009020:	468c      	mov	ip, r1
 8009022:	4463      	add	r3, ip
 8009024:	0412      	lsls	r2, r2, #16
 8009026:	0c12      	lsrs	r2, r2, #16
 8009028:	605a      	str	r2, [r3, #4]
 800902a:	683b      	ldr	r3, [r7, #0]
 800902c:	781b      	ldrb	r3, [r3, #0]
 800902e:	00db      	lsls	r3, r3, #3
 8009030:	4a9a      	ldr	r2, [pc, #616]	@ (800929c <USB_EPStartXfer+0xa58>)
 8009032:	4694      	mov	ip, r2
 8009034:	4463      	add	r3, ip
 8009036:	6859      	ldr	r1, [r3, #4]
 8009038:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800903a:	041a      	lsls	r2, r3, #16
 800903c:	683b      	ldr	r3, [r7, #0]
 800903e:	781b      	ldrb	r3, [r3, #0]
 8009040:	00db      	lsls	r3, r3, #3
 8009042:	4896      	ldr	r0, [pc, #600]	@ (800929c <USB_EPStartXfer+0xa58>)
 8009044:	4684      	mov	ip, r0
 8009046:	4463      	add	r3, ip
 8009048:	430a      	orrs	r2, r1
 800904a:	605a      	str	r2, [r3, #4]
          pmabuffer = ep->pmaaddr1;
 800904c:	201a      	movs	r0, #26
 800904e:	183b      	adds	r3, r7, r0
 8009050:	683a      	ldr	r2, [r7, #0]
 8009052:	8952      	ldrh	r2, [r2, #10]
 8009054:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009056:	683b      	ldr	r3, [r7, #0]
 8009058:	6959      	ldr	r1, [r3, #20]
 800905a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800905c:	b29c      	uxth	r4, r3
 800905e:	183b      	adds	r3, r7, r0
 8009060:	881a      	ldrh	r2, [r3, #0]
 8009062:	6878      	ldr	r0, [r7, #4]
 8009064:	0023      	movs	r3, r4
 8009066:	f000 fd07 	bl	8009a78 <USB_WritePMA>
 800906a:	e09a      	b.n	80091a2 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800906c:	683b      	ldr	r3, [r7, #0]
 800906e:	785b      	ldrb	r3, [r3, #1]
 8009070:	2b00      	cmp	r3, #0
 8009072:	d162      	bne.n	800913a <USB_EPStartXfer+0x8f6>
 8009074:	683b      	ldr	r3, [r7, #0]
 8009076:	781b      	ldrb	r3, [r3, #0]
 8009078:	00db      	lsls	r3, r3, #3
 800907a:	4a88      	ldr	r2, [pc, #544]	@ (800929c <USB_EPStartXfer+0xa58>)
 800907c:	4694      	mov	ip, r2
 800907e:	4463      	add	r3, ip
 8009080:	681a      	ldr	r2, [r3, #0]
 8009082:	683b      	ldr	r3, [r7, #0]
 8009084:	781b      	ldrb	r3, [r3, #0]
 8009086:	00db      	lsls	r3, r3, #3
 8009088:	4984      	ldr	r1, [pc, #528]	@ (800929c <USB_EPStartXfer+0xa58>)
 800908a:	468c      	mov	ip, r1
 800908c:	4463      	add	r3, ip
 800908e:	0192      	lsls	r2, r2, #6
 8009090:	0992      	lsrs	r2, r2, #6
 8009092:	601a      	str	r2, [r3, #0]
 8009094:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009096:	2b3e      	cmp	r3, #62	@ 0x3e
 8009098:	d91e      	bls.n	80090d8 <USB_EPStartXfer+0x894>
 800909a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800909c:	095b      	lsrs	r3, r3, #5
 800909e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80090a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80090a2:	221f      	movs	r2, #31
 80090a4:	4013      	ands	r3, r2
 80090a6:	d102      	bne.n	80090ae <USB_EPStartXfer+0x86a>
 80090a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80090aa:	3b01      	subs	r3, #1
 80090ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80090ae:	683b      	ldr	r3, [r7, #0]
 80090b0:	781b      	ldrb	r3, [r3, #0]
 80090b2:	00db      	lsls	r3, r3, #3
 80090b4:	4a79      	ldr	r2, [pc, #484]	@ (800929c <USB_EPStartXfer+0xa58>)
 80090b6:	4694      	mov	ip, r2
 80090b8:	4463      	add	r3, ip
 80090ba:	681a      	ldr	r2, [r3, #0]
 80090bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80090be:	069b      	lsls	r3, r3, #26
 80090c0:	431a      	orrs	r2, r3
 80090c2:	683b      	ldr	r3, [r7, #0]
 80090c4:	781b      	ldrb	r3, [r3, #0]
 80090c6:	00db      	lsls	r3, r3, #3
 80090c8:	4974      	ldr	r1, [pc, #464]	@ (800929c <USB_EPStartXfer+0xa58>)
 80090ca:	468c      	mov	ip, r1
 80090cc:	4463      	add	r3, ip
 80090ce:	2180      	movs	r1, #128	@ 0x80
 80090d0:	0609      	lsls	r1, r1, #24
 80090d2:	430a      	orrs	r2, r1
 80090d4:	601a      	str	r2, [r3, #0]
 80090d6:	e055      	b.n	8009184 <USB_EPStartXfer+0x940>
 80090d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d111      	bne.n	8009102 <USB_EPStartXfer+0x8be>
 80090de:	683b      	ldr	r3, [r7, #0]
 80090e0:	781b      	ldrb	r3, [r3, #0]
 80090e2:	00db      	lsls	r3, r3, #3
 80090e4:	4a6d      	ldr	r2, [pc, #436]	@ (800929c <USB_EPStartXfer+0xa58>)
 80090e6:	4694      	mov	ip, r2
 80090e8:	4463      	add	r3, ip
 80090ea:	681a      	ldr	r2, [r3, #0]
 80090ec:	683b      	ldr	r3, [r7, #0]
 80090ee:	781b      	ldrb	r3, [r3, #0]
 80090f0:	00db      	lsls	r3, r3, #3
 80090f2:	496a      	ldr	r1, [pc, #424]	@ (800929c <USB_EPStartXfer+0xa58>)
 80090f4:	468c      	mov	ip, r1
 80090f6:	4463      	add	r3, ip
 80090f8:	2180      	movs	r1, #128	@ 0x80
 80090fa:	0609      	lsls	r1, r1, #24
 80090fc:	430a      	orrs	r2, r1
 80090fe:	601a      	str	r2, [r3, #0]
 8009100:	e040      	b.n	8009184 <USB_EPStartXfer+0x940>
 8009102:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009104:	085b      	lsrs	r3, r3, #1
 8009106:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009108:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800910a:	2201      	movs	r2, #1
 800910c:	4013      	ands	r3, r2
 800910e:	d002      	beq.n	8009116 <USB_EPStartXfer+0x8d2>
 8009110:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009112:	3301      	adds	r3, #1
 8009114:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009116:	683b      	ldr	r3, [r7, #0]
 8009118:	781b      	ldrb	r3, [r3, #0]
 800911a:	00db      	lsls	r3, r3, #3
 800911c:	4a5f      	ldr	r2, [pc, #380]	@ (800929c <USB_EPStartXfer+0xa58>)
 800911e:	4694      	mov	ip, r2
 8009120:	4463      	add	r3, ip
 8009122:	6819      	ldr	r1, [r3, #0]
 8009124:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009126:	069a      	lsls	r2, r3, #26
 8009128:	683b      	ldr	r3, [r7, #0]
 800912a:	781b      	ldrb	r3, [r3, #0]
 800912c:	00db      	lsls	r3, r3, #3
 800912e:	485b      	ldr	r0, [pc, #364]	@ (800929c <USB_EPStartXfer+0xa58>)
 8009130:	4684      	mov	ip, r0
 8009132:	4463      	add	r3, ip
 8009134:	430a      	orrs	r2, r1
 8009136:	601a      	str	r2, [r3, #0]
 8009138:	e024      	b.n	8009184 <USB_EPStartXfer+0x940>
 800913a:	683b      	ldr	r3, [r7, #0]
 800913c:	785b      	ldrb	r3, [r3, #1]
 800913e:	2b01      	cmp	r3, #1
 8009140:	d120      	bne.n	8009184 <USB_EPStartXfer+0x940>
 8009142:	683b      	ldr	r3, [r7, #0]
 8009144:	781b      	ldrb	r3, [r3, #0]
 8009146:	00db      	lsls	r3, r3, #3
 8009148:	4a54      	ldr	r2, [pc, #336]	@ (800929c <USB_EPStartXfer+0xa58>)
 800914a:	4694      	mov	ip, r2
 800914c:	4463      	add	r3, ip
 800914e:	681a      	ldr	r2, [r3, #0]
 8009150:	683b      	ldr	r3, [r7, #0]
 8009152:	781b      	ldrb	r3, [r3, #0]
 8009154:	00db      	lsls	r3, r3, #3
 8009156:	4951      	ldr	r1, [pc, #324]	@ (800929c <USB_EPStartXfer+0xa58>)
 8009158:	468c      	mov	ip, r1
 800915a:	4463      	add	r3, ip
 800915c:	0412      	lsls	r2, r2, #16
 800915e:	0c12      	lsrs	r2, r2, #16
 8009160:	601a      	str	r2, [r3, #0]
 8009162:	683b      	ldr	r3, [r7, #0]
 8009164:	781b      	ldrb	r3, [r3, #0]
 8009166:	00db      	lsls	r3, r3, #3
 8009168:	4a4c      	ldr	r2, [pc, #304]	@ (800929c <USB_EPStartXfer+0xa58>)
 800916a:	4694      	mov	ip, r2
 800916c:	4463      	add	r3, ip
 800916e:	6819      	ldr	r1, [r3, #0]
 8009170:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009172:	041a      	lsls	r2, r3, #16
 8009174:	683b      	ldr	r3, [r7, #0]
 8009176:	781b      	ldrb	r3, [r3, #0]
 8009178:	00db      	lsls	r3, r3, #3
 800917a:	4848      	ldr	r0, [pc, #288]	@ (800929c <USB_EPStartXfer+0xa58>)
 800917c:	4684      	mov	ip, r0
 800917e:	4463      	add	r3, ip
 8009180:	430a      	orrs	r2, r1
 8009182:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8009184:	201a      	movs	r0, #26
 8009186:	183b      	adds	r3, r7, r0
 8009188:	683a      	ldr	r2, [r7, #0]
 800918a:	8912      	ldrh	r2, [r2, #8]
 800918c:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800918e:	683b      	ldr	r3, [r7, #0]
 8009190:	6959      	ldr	r1, [r3, #20]
 8009192:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009194:	b29c      	uxth	r4, r3
 8009196:	183b      	adds	r3, r7, r0
 8009198:	881a      	ldrh	r2, [r3, #0]
 800919a:	6878      	ldr	r0, [r7, #4]
 800919c:	0023      	movs	r3, r4
 800919e:	f000 fc6b 	bl	8009a78 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80091a2:	687a      	ldr	r2, [r7, #4]
 80091a4:	683b      	ldr	r3, [r7, #0]
 80091a6:	781b      	ldrb	r3, [r3, #0]
 80091a8:	009b      	lsls	r3, r3, #2
 80091aa:	18d3      	adds	r3, r2, r3
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	4a3c      	ldr	r2, [pc, #240]	@ (80092a0 <USB_EPStartXfer+0xa5c>)
 80091b0:	4013      	ands	r3, r2
 80091b2:	60fb      	str	r3, [r7, #12]
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	2210      	movs	r2, #16
 80091b8:	4053      	eors	r3, r2
 80091ba:	60fb      	str	r3, [r7, #12]
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	2220      	movs	r2, #32
 80091c0:	4053      	eors	r3, r2
 80091c2:	60fb      	str	r3, [r7, #12]
 80091c4:	687a      	ldr	r2, [r7, #4]
 80091c6:	683b      	ldr	r3, [r7, #0]
 80091c8:	781b      	ldrb	r3, [r3, #0]
 80091ca:	009b      	lsls	r3, r3, #2
 80091cc:	18d3      	adds	r3, r2, r3
 80091ce:	68fa      	ldr	r2, [r7, #12]
 80091d0:	4934      	ldr	r1, [pc, #208]	@ (80092a4 <USB_EPStartXfer+0xa60>)
 80091d2:	430a      	orrs	r2, r1
 80091d4:	601a      	str	r2, [r3, #0]
 80091d6:	e340      	b.n	800985a <USB_EPStartXfer+0x1016>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80091d8:	683b      	ldr	r3, [r7, #0]
 80091da:	7b1b      	ldrb	r3, [r3, #12]
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d000      	beq.n	80091e2 <USB_EPStartXfer+0x99e>
 80091e0:	e07e      	b.n	80092e0 <USB_EPStartXfer+0xa9c>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80091e2:	683b      	ldr	r3, [r7, #0]
 80091e4:	699a      	ldr	r2, [r3, #24]
 80091e6:	683b      	ldr	r3, [r7, #0]
 80091e8:	691b      	ldr	r3, [r3, #16]
 80091ea:	429a      	cmp	r2, r3
 80091ec:	d909      	bls.n	8009202 <USB_EPStartXfer+0x9be>
      {
        len = ep->maxpacket;
 80091ee:	683b      	ldr	r3, [r7, #0]
 80091f0:	691b      	ldr	r3, [r3, #16]
 80091f2:	657b      	str	r3, [r7, #84]	@ 0x54
        ep->xfer_len -= len;
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	699a      	ldr	r2, [r3, #24]
 80091f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80091fa:	1ad2      	subs	r2, r2, r3
 80091fc:	683b      	ldr	r3, [r7, #0]
 80091fe:	619a      	str	r2, [r3, #24]
 8009200:	e005      	b.n	800920e <USB_EPStartXfer+0x9ca>
      }
      else
      {
        len = ep->xfer_len;
 8009202:	683b      	ldr	r3, [r7, #0]
 8009204:	699b      	ldr	r3, [r3, #24]
 8009206:	657b      	str	r3, [r7, #84]	@ 0x54
        ep->xfer_len = 0U;
 8009208:	683b      	ldr	r3, [r7, #0]
 800920a:	2200      	movs	r2, #0
 800920c:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	781b      	ldrb	r3, [r3, #0]
 8009212:	00db      	lsls	r3, r3, #3
 8009214:	4a21      	ldr	r2, [pc, #132]	@ (800929c <USB_EPStartXfer+0xa58>)
 8009216:	4694      	mov	ip, r2
 8009218:	4463      	add	r3, ip
 800921a:	685a      	ldr	r2, [r3, #4]
 800921c:	683b      	ldr	r3, [r7, #0]
 800921e:	781b      	ldrb	r3, [r3, #0]
 8009220:	00db      	lsls	r3, r3, #3
 8009222:	491e      	ldr	r1, [pc, #120]	@ (800929c <USB_EPStartXfer+0xa58>)
 8009224:	468c      	mov	ip, r1
 8009226:	4463      	add	r3, ip
 8009228:	0192      	lsls	r2, r2, #6
 800922a:	0992      	lsrs	r2, r2, #6
 800922c:	605a      	str	r2, [r3, #4]
 800922e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009230:	2b3e      	cmp	r3, #62	@ 0x3e
 8009232:	d91e      	bls.n	8009272 <USB_EPStartXfer+0xa2e>
 8009234:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009236:	095b      	lsrs	r3, r3, #5
 8009238:	63bb      	str	r3, [r7, #56]	@ 0x38
 800923a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800923c:	221f      	movs	r2, #31
 800923e:	4013      	ands	r3, r2
 8009240:	d102      	bne.n	8009248 <USB_EPStartXfer+0xa04>
 8009242:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009244:	3b01      	subs	r3, #1
 8009246:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	781b      	ldrb	r3, [r3, #0]
 800924c:	00db      	lsls	r3, r3, #3
 800924e:	4a13      	ldr	r2, [pc, #76]	@ (800929c <USB_EPStartXfer+0xa58>)
 8009250:	4694      	mov	ip, r2
 8009252:	4463      	add	r3, ip
 8009254:	685a      	ldr	r2, [r3, #4]
 8009256:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009258:	069b      	lsls	r3, r3, #26
 800925a:	431a      	orrs	r2, r3
 800925c:	683b      	ldr	r3, [r7, #0]
 800925e:	781b      	ldrb	r3, [r3, #0]
 8009260:	00db      	lsls	r3, r3, #3
 8009262:	490e      	ldr	r1, [pc, #56]	@ (800929c <USB_EPStartXfer+0xa58>)
 8009264:	468c      	mov	ip, r1
 8009266:	4463      	add	r3, ip
 8009268:	2180      	movs	r1, #128	@ 0x80
 800926a:	0609      	lsls	r1, r1, #24
 800926c:	430a      	orrs	r2, r1
 800926e:	605a      	str	r2, [r3, #4]
 8009270:	e2d7      	b.n	8009822 <USB_EPStartXfer+0xfde>
 8009272:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009274:	2b00      	cmp	r3, #0
 8009276:	d117      	bne.n	80092a8 <USB_EPStartXfer+0xa64>
 8009278:	683b      	ldr	r3, [r7, #0]
 800927a:	781b      	ldrb	r3, [r3, #0]
 800927c:	00db      	lsls	r3, r3, #3
 800927e:	4a07      	ldr	r2, [pc, #28]	@ (800929c <USB_EPStartXfer+0xa58>)
 8009280:	4694      	mov	ip, r2
 8009282:	4463      	add	r3, ip
 8009284:	685a      	ldr	r2, [r3, #4]
 8009286:	683b      	ldr	r3, [r7, #0]
 8009288:	781b      	ldrb	r3, [r3, #0]
 800928a:	00db      	lsls	r3, r3, #3
 800928c:	4903      	ldr	r1, [pc, #12]	@ (800929c <USB_EPStartXfer+0xa58>)
 800928e:	468c      	mov	ip, r1
 8009290:	4463      	add	r3, ip
 8009292:	2180      	movs	r1, #128	@ 0x80
 8009294:	0609      	lsls	r1, r1, #24
 8009296:	430a      	orrs	r2, r1
 8009298:	605a      	str	r2, [r3, #4]
 800929a:	e2c2      	b.n	8009822 <USB_EPStartXfer+0xfde>
 800929c:	40009800 	.word	0x40009800
 80092a0:	07ff8fbf 	.word	0x07ff8fbf
 80092a4:	00008080 	.word	0x00008080
 80092a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80092aa:	085b      	lsrs	r3, r3, #1
 80092ac:	63bb      	str	r3, [r7, #56]	@ 0x38
 80092ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80092b0:	2201      	movs	r2, #1
 80092b2:	4013      	ands	r3, r2
 80092b4:	d002      	beq.n	80092bc <USB_EPStartXfer+0xa78>
 80092b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092b8:	3301      	adds	r3, #1
 80092ba:	63bb      	str	r3, [r7, #56]	@ 0x38
 80092bc:	683b      	ldr	r3, [r7, #0]
 80092be:	781b      	ldrb	r3, [r3, #0]
 80092c0:	00db      	lsls	r3, r3, #3
 80092c2:	4ac4      	ldr	r2, [pc, #784]	@ (80095d4 <USB_EPStartXfer+0xd90>)
 80092c4:	4694      	mov	ip, r2
 80092c6:	4463      	add	r3, ip
 80092c8:	6859      	ldr	r1, [r3, #4]
 80092ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092cc:	069a      	lsls	r2, r3, #26
 80092ce:	683b      	ldr	r3, [r7, #0]
 80092d0:	781b      	ldrb	r3, [r3, #0]
 80092d2:	00db      	lsls	r3, r3, #3
 80092d4:	48bf      	ldr	r0, [pc, #764]	@ (80095d4 <USB_EPStartXfer+0xd90>)
 80092d6:	4684      	mov	ip, r0
 80092d8:	4463      	add	r3, ip
 80092da:	430a      	orrs	r2, r1
 80092dc:	605a      	str	r2, [r3, #4]
 80092de:	e2a0      	b.n	8009822 <USB_EPStartXfer+0xfde>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	78db      	ldrb	r3, [r3, #3]
 80092e4:	2b02      	cmp	r3, #2
 80092e6:	d000      	beq.n	80092ea <USB_EPStartXfer+0xaa6>
 80092e8:	e15f      	b.n	80095aa <USB_EPStartXfer+0xd66>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80092ea:	683b      	ldr	r3, [r7, #0]
 80092ec:	785b      	ldrb	r3, [r3, #1]
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d168      	bne.n	80093c4 <USB_EPStartXfer+0xb80>
 80092f2:	683b      	ldr	r3, [r7, #0]
 80092f4:	781b      	ldrb	r3, [r3, #0]
 80092f6:	00db      	lsls	r3, r3, #3
 80092f8:	4ab6      	ldr	r2, [pc, #728]	@ (80095d4 <USB_EPStartXfer+0xd90>)
 80092fa:	4694      	mov	ip, r2
 80092fc:	4463      	add	r3, ip
 80092fe:	681a      	ldr	r2, [r3, #0]
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	781b      	ldrb	r3, [r3, #0]
 8009304:	00db      	lsls	r3, r3, #3
 8009306:	49b3      	ldr	r1, [pc, #716]	@ (80095d4 <USB_EPStartXfer+0xd90>)
 8009308:	468c      	mov	ip, r1
 800930a:	4463      	add	r3, ip
 800930c:	0192      	lsls	r2, r2, #6
 800930e:	0992      	lsrs	r2, r2, #6
 8009310:	601a      	str	r2, [r3, #0]
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	691b      	ldr	r3, [r3, #16]
 8009316:	2b3e      	cmp	r3, #62	@ 0x3e
 8009318:	d920      	bls.n	800935c <USB_EPStartXfer+0xb18>
 800931a:	683b      	ldr	r3, [r7, #0]
 800931c:	691b      	ldr	r3, [r3, #16]
 800931e:	095b      	lsrs	r3, r3, #5
 8009320:	637b      	str	r3, [r7, #52]	@ 0x34
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	691b      	ldr	r3, [r3, #16]
 8009326:	221f      	movs	r2, #31
 8009328:	4013      	ands	r3, r2
 800932a:	d102      	bne.n	8009332 <USB_EPStartXfer+0xaee>
 800932c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800932e:	3b01      	subs	r3, #1
 8009330:	637b      	str	r3, [r7, #52]	@ 0x34
 8009332:	683b      	ldr	r3, [r7, #0]
 8009334:	781b      	ldrb	r3, [r3, #0]
 8009336:	00db      	lsls	r3, r3, #3
 8009338:	4aa6      	ldr	r2, [pc, #664]	@ (80095d4 <USB_EPStartXfer+0xd90>)
 800933a:	4694      	mov	ip, r2
 800933c:	4463      	add	r3, ip
 800933e:	681a      	ldr	r2, [r3, #0]
 8009340:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009342:	069b      	lsls	r3, r3, #26
 8009344:	431a      	orrs	r2, r3
 8009346:	683b      	ldr	r3, [r7, #0]
 8009348:	781b      	ldrb	r3, [r3, #0]
 800934a:	00db      	lsls	r3, r3, #3
 800934c:	49a1      	ldr	r1, [pc, #644]	@ (80095d4 <USB_EPStartXfer+0xd90>)
 800934e:	468c      	mov	ip, r1
 8009350:	4463      	add	r3, ip
 8009352:	2180      	movs	r1, #128	@ 0x80
 8009354:	0609      	lsls	r1, r1, #24
 8009356:	430a      	orrs	r2, r1
 8009358:	601a      	str	r2, [r3, #0]
 800935a:	e059      	b.n	8009410 <USB_EPStartXfer+0xbcc>
 800935c:	683b      	ldr	r3, [r7, #0]
 800935e:	691b      	ldr	r3, [r3, #16]
 8009360:	2b00      	cmp	r3, #0
 8009362:	d111      	bne.n	8009388 <USB_EPStartXfer+0xb44>
 8009364:	683b      	ldr	r3, [r7, #0]
 8009366:	781b      	ldrb	r3, [r3, #0]
 8009368:	00db      	lsls	r3, r3, #3
 800936a:	4a9a      	ldr	r2, [pc, #616]	@ (80095d4 <USB_EPStartXfer+0xd90>)
 800936c:	4694      	mov	ip, r2
 800936e:	4463      	add	r3, ip
 8009370:	681a      	ldr	r2, [r3, #0]
 8009372:	683b      	ldr	r3, [r7, #0]
 8009374:	781b      	ldrb	r3, [r3, #0]
 8009376:	00db      	lsls	r3, r3, #3
 8009378:	4996      	ldr	r1, [pc, #600]	@ (80095d4 <USB_EPStartXfer+0xd90>)
 800937a:	468c      	mov	ip, r1
 800937c:	4463      	add	r3, ip
 800937e:	2180      	movs	r1, #128	@ 0x80
 8009380:	0609      	lsls	r1, r1, #24
 8009382:	430a      	orrs	r2, r1
 8009384:	601a      	str	r2, [r3, #0]
 8009386:	e043      	b.n	8009410 <USB_EPStartXfer+0xbcc>
 8009388:	683b      	ldr	r3, [r7, #0]
 800938a:	691b      	ldr	r3, [r3, #16]
 800938c:	085b      	lsrs	r3, r3, #1
 800938e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009390:	683b      	ldr	r3, [r7, #0]
 8009392:	691b      	ldr	r3, [r3, #16]
 8009394:	2201      	movs	r2, #1
 8009396:	4013      	ands	r3, r2
 8009398:	d002      	beq.n	80093a0 <USB_EPStartXfer+0xb5c>
 800939a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800939c:	3301      	adds	r3, #1
 800939e:	637b      	str	r3, [r7, #52]	@ 0x34
 80093a0:	683b      	ldr	r3, [r7, #0]
 80093a2:	781b      	ldrb	r3, [r3, #0]
 80093a4:	00db      	lsls	r3, r3, #3
 80093a6:	4a8b      	ldr	r2, [pc, #556]	@ (80095d4 <USB_EPStartXfer+0xd90>)
 80093a8:	4694      	mov	ip, r2
 80093aa:	4463      	add	r3, ip
 80093ac:	6819      	ldr	r1, [r3, #0]
 80093ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093b0:	069a      	lsls	r2, r3, #26
 80093b2:	683b      	ldr	r3, [r7, #0]
 80093b4:	781b      	ldrb	r3, [r3, #0]
 80093b6:	00db      	lsls	r3, r3, #3
 80093b8:	4886      	ldr	r0, [pc, #536]	@ (80095d4 <USB_EPStartXfer+0xd90>)
 80093ba:	4684      	mov	ip, r0
 80093bc:	4463      	add	r3, ip
 80093be:	430a      	orrs	r2, r1
 80093c0:	601a      	str	r2, [r3, #0]
 80093c2:	e025      	b.n	8009410 <USB_EPStartXfer+0xbcc>
 80093c4:	683b      	ldr	r3, [r7, #0]
 80093c6:	785b      	ldrb	r3, [r3, #1]
 80093c8:	2b01      	cmp	r3, #1
 80093ca:	d121      	bne.n	8009410 <USB_EPStartXfer+0xbcc>
 80093cc:	683b      	ldr	r3, [r7, #0]
 80093ce:	781b      	ldrb	r3, [r3, #0]
 80093d0:	00db      	lsls	r3, r3, #3
 80093d2:	4a80      	ldr	r2, [pc, #512]	@ (80095d4 <USB_EPStartXfer+0xd90>)
 80093d4:	4694      	mov	ip, r2
 80093d6:	4463      	add	r3, ip
 80093d8:	681a      	ldr	r2, [r3, #0]
 80093da:	683b      	ldr	r3, [r7, #0]
 80093dc:	781b      	ldrb	r3, [r3, #0]
 80093de:	00db      	lsls	r3, r3, #3
 80093e0:	497c      	ldr	r1, [pc, #496]	@ (80095d4 <USB_EPStartXfer+0xd90>)
 80093e2:	468c      	mov	ip, r1
 80093e4:	4463      	add	r3, ip
 80093e6:	0412      	lsls	r2, r2, #16
 80093e8:	0c12      	lsrs	r2, r2, #16
 80093ea:	601a      	str	r2, [r3, #0]
 80093ec:	683b      	ldr	r3, [r7, #0]
 80093ee:	781b      	ldrb	r3, [r3, #0]
 80093f0:	00db      	lsls	r3, r3, #3
 80093f2:	4a78      	ldr	r2, [pc, #480]	@ (80095d4 <USB_EPStartXfer+0xd90>)
 80093f4:	4694      	mov	ip, r2
 80093f6:	4463      	add	r3, ip
 80093f8:	6819      	ldr	r1, [r3, #0]
 80093fa:	683b      	ldr	r3, [r7, #0]
 80093fc:	691b      	ldr	r3, [r3, #16]
 80093fe:	041a      	lsls	r2, r3, #16
 8009400:	683b      	ldr	r3, [r7, #0]
 8009402:	781b      	ldrb	r3, [r3, #0]
 8009404:	00db      	lsls	r3, r3, #3
 8009406:	4873      	ldr	r0, [pc, #460]	@ (80095d4 <USB_EPStartXfer+0xd90>)
 8009408:	4684      	mov	ip, r0
 800940a:	4463      	add	r3, ip
 800940c:	430a      	orrs	r2, r1
 800940e:	601a      	str	r2, [r3, #0]
 8009410:	683b      	ldr	r3, [r7, #0]
 8009412:	785b      	ldrb	r3, [r3, #1]
 8009414:	2b00      	cmp	r3, #0
 8009416:	d168      	bne.n	80094ea <USB_EPStartXfer+0xca6>
 8009418:	683b      	ldr	r3, [r7, #0]
 800941a:	781b      	ldrb	r3, [r3, #0]
 800941c:	00db      	lsls	r3, r3, #3
 800941e:	4a6d      	ldr	r2, [pc, #436]	@ (80095d4 <USB_EPStartXfer+0xd90>)
 8009420:	4694      	mov	ip, r2
 8009422:	4463      	add	r3, ip
 8009424:	685a      	ldr	r2, [r3, #4]
 8009426:	683b      	ldr	r3, [r7, #0]
 8009428:	781b      	ldrb	r3, [r3, #0]
 800942a:	00db      	lsls	r3, r3, #3
 800942c:	4969      	ldr	r1, [pc, #420]	@ (80095d4 <USB_EPStartXfer+0xd90>)
 800942e:	468c      	mov	ip, r1
 8009430:	4463      	add	r3, ip
 8009432:	0192      	lsls	r2, r2, #6
 8009434:	0992      	lsrs	r2, r2, #6
 8009436:	605a      	str	r2, [r3, #4]
 8009438:	683b      	ldr	r3, [r7, #0]
 800943a:	691b      	ldr	r3, [r3, #16]
 800943c:	2b3e      	cmp	r3, #62	@ 0x3e
 800943e:	d920      	bls.n	8009482 <USB_EPStartXfer+0xc3e>
 8009440:	683b      	ldr	r3, [r7, #0]
 8009442:	691b      	ldr	r3, [r3, #16]
 8009444:	095b      	lsrs	r3, r3, #5
 8009446:	633b      	str	r3, [r7, #48]	@ 0x30
 8009448:	683b      	ldr	r3, [r7, #0]
 800944a:	691b      	ldr	r3, [r3, #16]
 800944c:	221f      	movs	r2, #31
 800944e:	4013      	ands	r3, r2
 8009450:	d102      	bne.n	8009458 <USB_EPStartXfer+0xc14>
 8009452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009454:	3b01      	subs	r3, #1
 8009456:	633b      	str	r3, [r7, #48]	@ 0x30
 8009458:	683b      	ldr	r3, [r7, #0]
 800945a:	781b      	ldrb	r3, [r3, #0]
 800945c:	00db      	lsls	r3, r3, #3
 800945e:	4a5d      	ldr	r2, [pc, #372]	@ (80095d4 <USB_EPStartXfer+0xd90>)
 8009460:	4694      	mov	ip, r2
 8009462:	4463      	add	r3, ip
 8009464:	685a      	ldr	r2, [r3, #4]
 8009466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009468:	069b      	lsls	r3, r3, #26
 800946a:	431a      	orrs	r2, r3
 800946c:	683b      	ldr	r3, [r7, #0]
 800946e:	781b      	ldrb	r3, [r3, #0]
 8009470:	00db      	lsls	r3, r3, #3
 8009472:	4958      	ldr	r1, [pc, #352]	@ (80095d4 <USB_EPStartXfer+0xd90>)
 8009474:	468c      	mov	ip, r1
 8009476:	4463      	add	r3, ip
 8009478:	2180      	movs	r1, #128	@ 0x80
 800947a:	0609      	lsls	r1, r1, #24
 800947c:	430a      	orrs	r2, r1
 800947e:	605a      	str	r2, [r3, #4]
 8009480:	e059      	b.n	8009536 <USB_EPStartXfer+0xcf2>
 8009482:	683b      	ldr	r3, [r7, #0]
 8009484:	691b      	ldr	r3, [r3, #16]
 8009486:	2b00      	cmp	r3, #0
 8009488:	d111      	bne.n	80094ae <USB_EPStartXfer+0xc6a>
 800948a:	683b      	ldr	r3, [r7, #0]
 800948c:	781b      	ldrb	r3, [r3, #0]
 800948e:	00db      	lsls	r3, r3, #3
 8009490:	4a50      	ldr	r2, [pc, #320]	@ (80095d4 <USB_EPStartXfer+0xd90>)
 8009492:	4694      	mov	ip, r2
 8009494:	4463      	add	r3, ip
 8009496:	685a      	ldr	r2, [r3, #4]
 8009498:	683b      	ldr	r3, [r7, #0]
 800949a:	781b      	ldrb	r3, [r3, #0]
 800949c:	00db      	lsls	r3, r3, #3
 800949e:	494d      	ldr	r1, [pc, #308]	@ (80095d4 <USB_EPStartXfer+0xd90>)
 80094a0:	468c      	mov	ip, r1
 80094a2:	4463      	add	r3, ip
 80094a4:	2180      	movs	r1, #128	@ 0x80
 80094a6:	0609      	lsls	r1, r1, #24
 80094a8:	430a      	orrs	r2, r1
 80094aa:	605a      	str	r2, [r3, #4]
 80094ac:	e043      	b.n	8009536 <USB_EPStartXfer+0xcf2>
 80094ae:	683b      	ldr	r3, [r7, #0]
 80094b0:	691b      	ldr	r3, [r3, #16]
 80094b2:	085b      	lsrs	r3, r3, #1
 80094b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80094b6:	683b      	ldr	r3, [r7, #0]
 80094b8:	691b      	ldr	r3, [r3, #16]
 80094ba:	2201      	movs	r2, #1
 80094bc:	4013      	ands	r3, r2
 80094be:	d002      	beq.n	80094c6 <USB_EPStartXfer+0xc82>
 80094c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094c2:	3301      	adds	r3, #1
 80094c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80094c6:	683b      	ldr	r3, [r7, #0]
 80094c8:	781b      	ldrb	r3, [r3, #0]
 80094ca:	00db      	lsls	r3, r3, #3
 80094cc:	4a41      	ldr	r2, [pc, #260]	@ (80095d4 <USB_EPStartXfer+0xd90>)
 80094ce:	4694      	mov	ip, r2
 80094d0:	4463      	add	r3, ip
 80094d2:	6859      	ldr	r1, [r3, #4]
 80094d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094d6:	069a      	lsls	r2, r3, #26
 80094d8:	683b      	ldr	r3, [r7, #0]
 80094da:	781b      	ldrb	r3, [r3, #0]
 80094dc:	00db      	lsls	r3, r3, #3
 80094de:	483d      	ldr	r0, [pc, #244]	@ (80095d4 <USB_EPStartXfer+0xd90>)
 80094e0:	4684      	mov	ip, r0
 80094e2:	4463      	add	r3, ip
 80094e4:	430a      	orrs	r2, r1
 80094e6:	605a      	str	r2, [r3, #4]
 80094e8:	e025      	b.n	8009536 <USB_EPStartXfer+0xcf2>
 80094ea:	683b      	ldr	r3, [r7, #0]
 80094ec:	785b      	ldrb	r3, [r3, #1]
 80094ee:	2b01      	cmp	r3, #1
 80094f0:	d121      	bne.n	8009536 <USB_EPStartXfer+0xcf2>
 80094f2:	683b      	ldr	r3, [r7, #0]
 80094f4:	781b      	ldrb	r3, [r3, #0]
 80094f6:	00db      	lsls	r3, r3, #3
 80094f8:	4a36      	ldr	r2, [pc, #216]	@ (80095d4 <USB_EPStartXfer+0xd90>)
 80094fa:	4694      	mov	ip, r2
 80094fc:	4463      	add	r3, ip
 80094fe:	685a      	ldr	r2, [r3, #4]
 8009500:	683b      	ldr	r3, [r7, #0]
 8009502:	781b      	ldrb	r3, [r3, #0]
 8009504:	00db      	lsls	r3, r3, #3
 8009506:	4933      	ldr	r1, [pc, #204]	@ (80095d4 <USB_EPStartXfer+0xd90>)
 8009508:	468c      	mov	ip, r1
 800950a:	4463      	add	r3, ip
 800950c:	0412      	lsls	r2, r2, #16
 800950e:	0c12      	lsrs	r2, r2, #16
 8009510:	605a      	str	r2, [r3, #4]
 8009512:	683b      	ldr	r3, [r7, #0]
 8009514:	781b      	ldrb	r3, [r3, #0]
 8009516:	00db      	lsls	r3, r3, #3
 8009518:	4a2e      	ldr	r2, [pc, #184]	@ (80095d4 <USB_EPStartXfer+0xd90>)
 800951a:	4694      	mov	ip, r2
 800951c:	4463      	add	r3, ip
 800951e:	6859      	ldr	r1, [r3, #4]
 8009520:	683b      	ldr	r3, [r7, #0]
 8009522:	691b      	ldr	r3, [r3, #16]
 8009524:	041a      	lsls	r2, r3, #16
 8009526:	683b      	ldr	r3, [r7, #0]
 8009528:	781b      	ldrb	r3, [r3, #0]
 800952a:	00db      	lsls	r3, r3, #3
 800952c:	4829      	ldr	r0, [pc, #164]	@ (80095d4 <USB_EPStartXfer+0xd90>)
 800952e:	4684      	mov	ip, r0
 8009530:	4463      	add	r3, ip
 8009532:	430a      	orrs	r2, r1
 8009534:	605a      	str	r2, [r3, #4]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8009536:	683b      	ldr	r3, [r7, #0]
 8009538:	69db      	ldr	r3, [r3, #28]
 800953a:	2b00      	cmp	r3, #0
 800953c:	d100      	bne.n	8009540 <USB_EPStartXfer+0xcfc>
 800953e:	e170      	b.n	8009822 <USB_EPStartXfer+0xfde>
        {
          /* update last value to check if there is blocking state */
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(USBx, ep->num);
 8009540:	687a      	ldr	r2, [r7, #4]
 8009542:	683b      	ldr	r3, [r7, #0]
 8009544:	781b      	ldrb	r3, [r3, #0]
 8009546:	009b      	lsls	r3, r3, #2
 8009548:	18d3      	adds	r3, r2, r3
 800954a:	681a      	ldr	r2, [r3, #0]
 800954c:	2126      	movs	r1, #38	@ 0x26
 800954e:	187b      	adds	r3, r7, r1
 8009550:	801a      	strh	r2, [r3, #0]

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009552:	187b      	adds	r3, r7, r1
 8009554:	881a      	ldrh	r2, [r3, #0]
 8009556:	2380      	movs	r3, #128	@ 0x80
 8009558:	01db      	lsls	r3, r3, #7
 800955a:	4013      	ands	r3, r2
 800955c:	d004      	beq.n	8009568 <USB_EPStartXfer+0xd24>
 800955e:	187b      	adds	r3, r7, r1
 8009560:	881b      	ldrh	r3, [r3, #0]
 8009562:	2240      	movs	r2, #64	@ 0x40
 8009564:	4013      	ands	r3, r2
 8009566:	d10d      	bne.n	8009584 <USB_EPStartXfer+0xd40>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009568:	2126      	movs	r1, #38	@ 0x26
 800956a:	187b      	adds	r3, r7, r1
 800956c:	881a      	ldrh	r2, [r3, #0]
 800956e:	2380      	movs	r3, #128	@ 0x80
 8009570:	01db      	lsls	r3, r3, #7
 8009572:	4013      	ands	r3, r2
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009574:	d000      	beq.n	8009578 <USB_EPStartXfer+0xd34>
 8009576:	e154      	b.n	8009822 <USB_EPStartXfer+0xfde>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009578:	187b      	adds	r3, r7, r1
 800957a:	881b      	ldrh	r3, [r3, #0]
 800957c:	2240      	movs	r2, #64	@ 0x40
 800957e:	4013      	ands	r3, r2
 8009580:	d000      	beq.n	8009584 <USB_EPStartXfer+0xd40>
 8009582:	e14e      	b.n	8009822 <USB_EPStartXfer+0xfde>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8009584:	687a      	ldr	r2, [r7, #4]
 8009586:	683b      	ldr	r3, [r7, #0]
 8009588:	781b      	ldrb	r3, [r3, #0]
 800958a:	009b      	lsls	r3, r3, #2
 800958c:	18d3      	adds	r3, r2, r3
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	4a11      	ldr	r2, [pc, #68]	@ (80095d8 <USB_EPStartXfer+0xd94>)
 8009592:	4013      	ands	r3, r2
 8009594:	623b      	str	r3, [r7, #32]
 8009596:	687a      	ldr	r2, [r7, #4]
 8009598:	683b      	ldr	r3, [r7, #0]
 800959a:	781b      	ldrb	r3, [r3, #0]
 800959c:	009b      	lsls	r3, r3, #2
 800959e:	18d3      	adds	r3, r2, r3
 80095a0:	6a3a      	ldr	r2, [r7, #32]
 80095a2:	490e      	ldr	r1, [pc, #56]	@ (80095dc <USB_EPStartXfer+0xd98>)
 80095a4:	430a      	orrs	r2, r1
 80095a6:	601a      	str	r2, [r3, #0]
 80095a8:	e13b      	b.n	8009822 <USB_EPStartXfer+0xfde>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80095aa:	683b      	ldr	r3, [r7, #0]
 80095ac:	78db      	ldrb	r3, [r3, #3]
 80095ae:	2b01      	cmp	r3, #1
 80095b0:	d000      	beq.n	80095b4 <USB_EPStartXfer+0xd70>
 80095b2:	e134      	b.n	800981e <USB_EPStartXfer+0xfda>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 80095b4:	683b      	ldr	r3, [r7, #0]
 80095b6:	699a      	ldr	r2, [r3, #24]
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	691b      	ldr	r3, [r3, #16]
 80095bc:	429a      	cmp	r2, r3
 80095be:	d90f      	bls.n	80095e0 <USB_EPStartXfer+0xd9c>
        {
          len = ep->maxpacket;
 80095c0:	683b      	ldr	r3, [r7, #0]
 80095c2:	691b      	ldr	r3, [r3, #16]
 80095c4:	657b      	str	r3, [r7, #84]	@ 0x54
          ep->xfer_len -= len;
 80095c6:	683b      	ldr	r3, [r7, #0]
 80095c8:	699a      	ldr	r2, [r3, #24]
 80095ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80095cc:	1ad2      	subs	r2, r2, r3
 80095ce:	683b      	ldr	r3, [r7, #0]
 80095d0:	619a      	str	r2, [r3, #24]
 80095d2:	e00b      	b.n	80095ec <USB_EPStartXfer+0xda8>
 80095d4:	40009800 	.word	0x40009800
 80095d8:	07ff8f8f 	.word	0x07ff8f8f
 80095dc:	000080c0 	.word	0x000080c0
        }
        else
        {
          len = ep->xfer_len;
 80095e0:	683b      	ldr	r3, [r7, #0]
 80095e2:	699b      	ldr	r3, [r3, #24]
 80095e4:	657b      	str	r3, [r7, #84]	@ 0x54
          ep->xfer_len = 0U;
 80095e6:	683b      	ldr	r3, [r7, #0]
 80095e8:	2200      	movs	r2, #0
 80095ea:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80095ec:	683b      	ldr	r3, [r7, #0]
 80095ee:	785b      	ldrb	r3, [r3, #1]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d162      	bne.n	80096ba <USB_EPStartXfer+0xe76>
 80095f4:	683b      	ldr	r3, [r7, #0]
 80095f6:	781b      	ldrb	r3, [r3, #0]
 80095f8:	00db      	lsls	r3, r3, #3
 80095fa:	4a9a      	ldr	r2, [pc, #616]	@ (8009864 <USB_EPStartXfer+0x1020>)
 80095fc:	4694      	mov	ip, r2
 80095fe:	4463      	add	r3, ip
 8009600:	681a      	ldr	r2, [r3, #0]
 8009602:	683b      	ldr	r3, [r7, #0]
 8009604:	781b      	ldrb	r3, [r3, #0]
 8009606:	00db      	lsls	r3, r3, #3
 8009608:	4996      	ldr	r1, [pc, #600]	@ (8009864 <USB_EPStartXfer+0x1020>)
 800960a:	468c      	mov	ip, r1
 800960c:	4463      	add	r3, ip
 800960e:	0192      	lsls	r2, r2, #6
 8009610:	0992      	lsrs	r2, r2, #6
 8009612:	601a      	str	r2, [r3, #0]
 8009614:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009616:	2b3e      	cmp	r3, #62	@ 0x3e
 8009618:	d91e      	bls.n	8009658 <USB_EPStartXfer+0xe14>
 800961a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800961c:	095b      	lsrs	r3, r3, #5
 800961e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009620:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009622:	221f      	movs	r2, #31
 8009624:	4013      	ands	r3, r2
 8009626:	d102      	bne.n	800962e <USB_EPStartXfer+0xdea>
 8009628:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800962a:	3b01      	subs	r3, #1
 800962c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800962e:	683b      	ldr	r3, [r7, #0]
 8009630:	781b      	ldrb	r3, [r3, #0]
 8009632:	00db      	lsls	r3, r3, #3
 8009634:	4a8b      	ldr	r2, [pc, #556]	@ (8009864 <USB_EPStartXfer+0x1020>)
 8009636:	4694      	mov	ip, r2
 8009638:	4463      	add	r3, ip
 800963a:	681a      	ldr	r2, [r3, #0]
 800963c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800963e:	069b      	lsls	r3, r3, #26
 8009640:	431a      	orrs	r2, r3
 8009642:	683b      	ldr	r3, [r7, #0]
 8009644:	781b      	ldrb	r3, [r3, #0]
 8009646:	00db      	lsls	r3, r3, #3
 8009648:	4986      	ldr	r1, [pc, #536]	@ (8009864 <USB_EPStartXfer+0x1020>)
 800964a:	468c      	mov	ip, r1
 800964c:	4463      	add	r3, ip
 800964e:	2180      	movs	r1, #128	@ 0x80
 8009650:	0609      	lsls	r1, r1, #24
 8009652:	430a      	orrs	r2, r1
 8009654:	601a      	str	r2, [r3, #0]
 8009656:	e055      	b.n	8009704 <USB_EPStartXfer+0xec0>
 8009658:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800965a:	2b00      	cmp	r3, #0
 800965c:	d111      	bne.n	8009682 <USB_EPStartXfer+0xe3e>
 800965e:	683b      	ldr	r3, [r7, #0]
 8009660:	781b      	ldrb	r3, [r3, #0]
 8009662:	00db      	lsls	r3, r3, #3
 8009664:	4a7f      	ldr	r2, [pc, #508]	@ (8009864 <USB_EPStartXfer+0x1020>)
 8009666:	4694      	mov	ip, r2
 8009668:	4463      	add	r3, ip
 800966a:	681a      	ldr	r2, [r3, #0]
 800966c:	683b      	ldr	r3, [r7, #0]
 800966e:	781b      	ldrb	r3, [r3, #0]
 8009670:	00db      	lsls	r3, r3, #3
 8009672:	497c      	ldr	r1, [pc, #496]	@ (8009864 <USB_EPStartXfer+0x1020>)
 8009674:	468c      	mov	ip, r1
 8009676:	4463      	add	r3, ip
 8009678:	2180      	movs	r1, #128	@ 0x80
 800967a:	0609      	lsls	r1, r1, #24
 800967c:	430a      	orrs	r2, r1
 800967e:	601a      	str	r2, [r3, #0]
 8009680:	e040      	b.n	8009704 <USB_EPStartXfer+0xec0>
 8009682:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009684:	085b      	lsrs	r3, r3, #1
 8009686:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009688:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800968a:	2201      	movs	r2, #1
 800968c:	4013      	ands	r3, r2
 800968e:	d002      	beq.n	8009696 <USB_EPStartXfer+0xe52>
 8009690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009692:	3301      	adds	r3, #1
 8009694:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009696:	683b      	ldr	r3, [r7, #0]
 8009698:	781b      	ldrb	r3, [r3, #0]
 800969a:	00db      	lsls	r3, r3, #3
 800969c:	4a71      	ldr	r2, [pc, #452]	@ (8009864 <USB_EPStartXfer+0x1020>)
 800969e:	4694      	mov	ip, r2
 80096a0:	4463      	add	r3, ip
 80096a2:	6819      	ldr	r1, [r3, #0]
 80096a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096a6:	069a      	lsls	r2, r3, #26
 80096a8:	683b      	ldr	r3, [r7, #0]
 80096aa:	781b      	ldrb	r3, [r3, #0]
 80096ac:	00db      	lsls	r3, r3, #3
 80096ae:	486d      	ldr	r0, [pc, #436]	@ (8009864 <USB_EPStartXfer+0x1020>)
 80096b0:	4684      	mov	ip, r0
 80096b2:	4463      	add	r3, ip
 80096b4:	430a      	orrs	r2, r1
 80096b6:	601a      	str	r2, [r3, #0]
 80096b8:	e024      	b.n	8009704 <USB_EPStartXfer+0xec0>
 80096ba:	683b      	ldr	r3, [r7, #0]
 80096bc:	785b      	ldrb	r3, [r3, #1]
 80096be:	2b01      	cmp	r3, #1
 80096c0:	d120      	bne.n	8009704 <USB_EPStartXfer+0xec0>
 80096c2:	683b      	ldr	r3, [r7, #0]
 80096c4:	781b      	ldrb	r3, [r3, #0]
 80096c6:	00db      	lsls	r3, r3, #3
 80096c8:	4a66      	ldr	r2, [pc, #408]	@ (8009864 <USB_EPStartXfer+0x1020>)
 80096ca:	4694      	mov	ip, r2
 80096cc:	4463      	add	r3, ip
 80096ce:	681a      	ldr	r2, [r3, #0]
 80096d0:	683b      	ldr	r3, [r7, #0]
 80096d2:	781b      	ldrb	r3, [r3, #0]
 80096d4:	00db      	lsls	r3, r3, #3
 80096d6:	4963      	ldr	r1, [pc, #396]	@ (8009864 <USB_EPStartXfer+0x1020>)
 80096d8:	468c      	mov	ip, r1
 80096da:	4463      	add	r3, ip
 80096dc:	0412      	lsls	r2, r2, #16
 80096de:	0c12      	lsrs	r2, r2, #16
 80096e0:	601a      	str	r2, [r3, #0]
 80096e2:	683b      	ldr	r3, [r7, #0]
 80096e4:	781b      	ldrb	r3, [r3, #0]
 80096e6:	00db      	lsls	r3, r3, #3
 80096e8:	4a5e      	ldr	r2, [pc, #376]	@ (8009864 <USB_EPStartXfer+0x1020>)
 80096ea:	4694      	mov	ip, r2
 80096ec:	4463      	add	r3, ip
 80096ee:	6819      	ldr	r1, [r3, #0]
 80096f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80096f2:	041a      	lsls	r2, r3, #16
 80096f4:	683b      	ldr	r3, [r7, #0]
 80096f6:	781b      	ldrb	r3, [r3, #0]
 80096f8:	00db      	lsls	r3, r3, #3
 80096fa:	485a      	ldr	r0, [pc, #360]	@ (8009864 <USB_EPStartXfer+0x1020>)
 80096fc:	4684      	mov	ip, r0
 80096fe:	4463      	add	r3, ip
 8009700:	430a      	orrs	r2, r1
 8009702:	601a      	str	r2, [r3, #0]
 8009704:	683b      	ldr	r3, [r7, #0]
 8009706:	785b      	ldrb	r3, [r3, #1]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d162      	bne.n	80097d2 <USB_EPStartXfer+0xf8e>
 800970c:	683b      	ldr	r3, [r7, #0]
 800970e:	781b      	ldrb	r3, [r3, #0]
 8009710:	00db      	lsls	r3, r3, #3
 8009712:	4a54      	ldr	r2, [pc, #336]	@ (8009864 <USB_EPStartXfer+0x1020>)
 8009714:	4694      	mov	ip, r2
 8009716:	4463      	add	r3, ip
 8009718:	685a      	ldr	r2, [r3, #4]
 800971a:	683b      	ldr	r3, [r7, #0]
 800971c:	781b      	ldrb	r3, [r3, #0]
 800971e:	00db      	lsls	r3, r3, #3
 8009720:	4950      	ldr	r1, [pc, #320]	@ (8009864 <USB_EPStartXfer+0x1020>)
 8009722:	468c      	mov	ip, r1
 8009724:	4463      	add	r3, ip
 8009726:	0192      	lsls	r2, r2, #6
 8009728:	0992      	lsrs	r2, r2, #6
 800972a:	605a      	str	r2, [r3, #4]
 800972c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800972e:	2b3e      	cmp	r3, #62	@ 0x3e
 8009730:	d91e      	bls.n	8009770 <USB_EPStartXfer+0xf2c>
 8009732:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009734:	095b      	lsrs	r3, r3, #5
 8009736:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009738:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800973a:	221f      	movs	r2, #31
 800973c:	4013      	ands	r3, r2
 800973e:	d102      	bne.n	8009746 <USB_EPStartXfer+0xf02>
 8009740:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009742:	3b01      	subs	r3, #1
 8009744:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	781b      	ldrb	r3, [r3, #0]
 800974a:	00db      	lsls	r3, r3, #3
 800974c:	4a45      	ldr	r2, [pc, #276]	@ (8009864 <USB_EPStartXfer+0x1020>)
 800974e:	4694      	mov	ip, r2
 8009750:	4463      	add	r3, ip
 8009752:	685a      	ldr	r2, [r3, #4]
 8009754:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009756:	069b      	lsls	r3, r3, #26
 8009758:	431a      	orrs	r2, r3
 800975a:	683b      	ldr	r3, [r7, #0]
 800975c:	781b      	ldrb	r3, [r3, #0]
 800975e:	00db      	lsls	r3, r3, #3
 8009760:	4940      	ldr	r1, [pc, #256]	@ (8009864 <USB_EPStartXfer+0x1020>)
 8009762:	468c      	mov	ip, r1
 8009764:	4463      	add	r3, ip
 8009766:	2180      	movs	r1, #128	@ 0x80
 8009768:	0609      	lsls	r1, r1, #24
 800976a:	430a      	orrs	r2, r1
 800976c:	605a      	str	r2, [r3, #4]
 800976e:	e058      	b.n	8009822 <USB_EPStartXfer+0xfde>
 8009770:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009772:	2b00      	cmp	r3, #0
 8009774:	d111      	bne.n	800979a <USB_EPStartXfer+0xf56>
 8009776:	683b      	ldr	r3, [r7, #0]
 8009778:	781b      	ldrb	r3, [r3, #0]
 800977a:	00db      	lsls	r3, r3, #3
 800977c:	4a39      	ldr	r2, [pc, #228]	@ (8009864 <USB_EPStartXfer+0x1020>)
 800977e:	4694      	mov	ip, r2
 8009780:	4463      	add	r3, ip
 8009782:	685a      	ldr	r2, [r3, #4]
 8009784:	683b      	ldr	r3, [r7, #0]
 8009786:	781b      	ldrb	r3, [r3, #0]
 8009788:	00db      	lsls	r3, r3, #3
 800978a:	4936      	ldr	r1, [pc, #216]	@ (8009864 <USB_EPStartXfer+0x1020>)
 800978c:	468c      	mov	ip, r1
 800978e:	4463      	add	r3, ip
 8009790:	2180      	movs	r1, #128	@ 0x80
 8009792:	0609      	lsls	r1, r1, #24
 8009794:	430a      	orrs	r2, r1
 8009796:	605a      	str	r2, [r3, #4]
 8009798:	e043      	b.n	8009822 <USB_EPStartXfer+0xfde>
 800979a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800979c:	085b      	lsrs	r3, r3, #1
 800979e:	62bb      	str	r3, [r7, #40]	@ 0x28
 80097a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80097a2:	2201      	movs	r2, #1
 80097a4:	4013      	ands	r3, r2
 80097a6:	d002      	beq.n	80097ae <USB_EPStartXfer+0xf6a>
 80097a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097aa:	3301      	adds	r3, #1
 80097ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80097ae:	683b      	ldr	r3, [r7, #0]
 80097b0:	781b      	ldrb	r3, [r3, #0]
 80097b2:	00db      	lsls	r3, r3, #3
 80097b4:	4a2b      	ldr	r2, [pc, #172]	@ (8009864 <USB_EPStartXfer+0x1020>)
 80097b6:	4694      	mov	ip, r2
 80097b8:	4463      	add	r3, ip
 80097ba:	6859      	ldr	r1, [r3, #4]
 80097bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097be:	069a      	lsls	r2, r3, #26
 80097c0:	683b      	ldr	r3, [r7, #0]
 80097c2:	781b      	ldrb	r3, [r3, #0]
 80097c4:	00db      	lsls	r3, r3, #3
 80097c6:	4827      	ldr	r0, [pc, #156]	@ (8009864 <USB_EPStartXfer+0x1020>)
 80097c8:	4684      	mov	ip, r0
 80097ca:	4463      	add	r3, ip
 80097cc:	430a      	orrs	r2, r1
 80097ce:	605a      	str	r2, [r3, #4]
 80097d0:	e027      	b.n	8009822 <USB_EPStartXfer+0xfde>
 80097d2:	683b      	ldr	r3, [r7, #0]
 80097d4:	785b      	ldrb	r3, [r3, #1]
 80097d6:	2b01      	cmp	r3, #1
 80097d8:	d123      	bne.n	8009822 <USB_EPStartXfer+0xfde>
 80097da:	683b      	ldr	r3, [r7, #0]
 80097dc:	781b      	ldrb	r3, [r3, #0]
 80097de:	00db      	lsls	r3, r3, #3
 80097e0:	4a20      	ldr	r2, [pc, #128]	@ (8009864 <USB_EPStartXfer+0x1020>)
 80097e2:	4694      	mov	ip, r2
 80097e4:	4463      	add	r3, ip
 80097e6:	685a      	ldr	r2, [r3, #4]
 80097e8:	683b      	ldr	r3, [r7, #0]
 80097ea:	781b      	ldrb	r3, [r3, #0]
 80097ec:	00db      	lsls	r3, r3, #3
 80097ee:	491d      	ldr	r1, [pc, #116]	@ (8009864 <USB_EPStartXfer+0x1020>)
 80097f0:	468c      	mov	ip, r1
 80097f2:	4463      	add	r3, ip
 80097f4:	0412      	lsls	r2, r2, #16
 80097f6:	0c12      	lsrs	r2, r2, #16
 80097f8:	605a      	str	r2, [r3, #4]
 80097fa:	683b      	ldr	r3, [r7, #0]
 80097fc:	781b      	ldrb	r3, [r3, #0]
 80097fe:	00db      	lsls	r3, r3, #3
 8009800:	4a18      	ldr	r2, [pc, #96]	@ (8009864 <USB_EPStartXfer+0x1020>)
 8009802:	4694      	mov	ip, r2
 8009804:	4463      	add	r3, ip
 8009806:	6859      	ldr	r1, [r3, #4]
 8009808:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800980a:	041a      	lsls	r2, r3, #16
 800980c:	683b      	ldr	r3, [r7, #0]
 800980e:	781b      	ldrb	r3, [r3, #0]
 8009810:	00db      	lsls	r3, r3, #3
 8009812:	4814      	ldr	r0, [pc, #80]	@ (8009864 <USB_EPStartXfer+0x1020>)
 8009814:	4684      	mov	ip, r0
 8009816:	4463      	add	r3, ip
 8009818:	430a      	orrs	r2, r1
 800981a:	605a      	str	r2, [r3, #4]
 800981c:	e001      	b.n	8009822 <USB_EPStartXfer+0xfde>
      }
      else
      {
        return HAL_ERROR;
 800981e:	2301      	movs	r3, #1
 8009820:	e01c      	b.n	800985c <USB_EPStartXfer+0x1018>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009822:	687a      	ldr	r2, [r7, #4]
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	781b      	ldrb	r3, [r3, #0]
 8009828:	009b      	lsls	r3, r3, #2
 800982a:	18d3      	adds	r3, r2, r3
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	4a0e      	ldr	r2, [pc, #56]	@ (8009868 <USB_EPStartXfer+0x1024>)
 8009830:	4013      	ands	r3, r2
 8009832:	61fb      	str	r3, [r7, #28]
 8009834:	69fb      	ldr	r3, [r7, #28]
 8009836:	2280      	movs	r2, #128	@ 0x80
 8009838:	0152      	lsls	r2, r2, #5
 800983a:	4053      	eors	r3, r2
 800983c:	61fb      	str	r3, [r7, #28]
 800983e:	69fb      	ldr	r3, [r7, #28]
 8009840:	2280      	movs	r2, #128	@ 0x80
 8009842:	0192      	lsls	r2, r2, #6
 8009844:	4053      	eors	r3, r2
 8009846:	61fb      	str	r3, [r7, #28]
 8009848:	687a      	ldr	r2, [r7, #4]
 800984a:	683b      	ldr	r3, [r7, #0]
 800984c:	781b      	ldrb	r3, [r3, #0]
 800984e:	009b      	lsls	r3, r3, #2
 8009850:	18d3      	adds	r3, r2, r3
 8009852:	69fa      	ldr	r2, [r7, #28]
 8009854:	4905      	ldr	r1, [pc, #20]	@ (800986c <USB_EPStartXfer+0x1028>)
 8009856:	430a      	orrs	r2, r1
 8009858:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800985a:	2300      	movs	r3, #0
}
 800985c:	0018      	movs	r0, r3
 800985e:	46bd      	mov	sp, r7
 8009860:	b017      	add	sp, #92	@ 0x5c
 8009862:	bd90      	pop	{r4, r7, pc}
 8009864:	40009800 	.word	0x40009800
 8009868:	07ffbf8f 	.word	0x07ffbf8f
 800986c:	00008080 	.word	0x00008080

08009870 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8009870:	b580      	push	{r7, lr}
 8009872:	b084      	sub	sp, #16
 8009874:	af00      	add	r7, sp, #0
 8009876:	6078      	str	r0, [r7, #4]
 8009878:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800987a:	683b      	ldr	r3, [r7, #0]
 800987c:	785b      	ldrb	r3, [r3, #1]
 800987e:	2b00      	cmp	r3, #0
 8009880:	d016      	beq.n	80098b0 <USB_EPSetStall+0x40>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8009882:	687a      	ldr	r2, [r7, #4]
 8009884:	683b      	ldr	r3, [r7, #0]
 8009886:	781b      	ldrb	r3, [r3, #0]
 8009888:	009b      	lsls	r3, r3, #2
 800988a:	18d3      	adds	r3, r2, r3
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	4a16      	ldr	r2, [pc, #88]	@ (80098e8 <USB_EPSetStall+0x78>)
 8009890:	4013      	ands	r3, r2
 8009892:	60bb      	str	r3, [r7, #8]
 8009894:	68bb      	ldr	r3, [r7, #8]
 8009896:	2210      	movs	r2, #16
 8009898:	4053      	eors	r3, r2
 800989a:	60bb      	str	r3, [r7, #8]
 800989c:	687a      	ldr	r2, [r7, #4]
 800989e:	683b      	ldr	r3, [r7, #0]
 80098a0:	781b      	ldrb	r3, [r3, #0]
 80098a2:	009b      	lsls	r3, r3, #2
 80098a4:	18d3      	adds	r3, r2, r3
 80098a6:	68ba      	ldr	r2, [r7, #8]
 80098a8:	4910      	ldr	r1, [pc, #64]	@ (80098ec <USB_EPSetStall+0x7c>)
 80098aa:	430a      	orrs	r2, r1
 80098ac:	601a      	str	r2, [r3, #0]
 80098ae:	e016      	b.n	80098de <USB_EPSetStall+0x6e>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80098b0:	687a      	ldr	r2, [r7, #4]
 80098b2:	683b      	ldr	r3, [r7, #0]
 80098b4:	781b      	ldrb	r3, [r3, #0]
 80098b6:	009b      	lsls	r3, r3, #2
 80098b8:	18d3      	adds	r3, r2, r3
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	4a0c      	ldr	r2, [pc, #48]	@ (80098f0 <USB_EPSetStall+0x80>)
 80098be:	4013      	ands	r3, r2
 80098c0:	60fb      	str	r3, [r7, #12]
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	2280      	movs	r2, #128	@ 0x80
 80098c6:	0152      	lsls	r2, r2, #5
 80098c8:	4053      	eors	r3, r2
 80098ca:	60fb      	str	r3, [r7, #12]
 80098cc:	687a      	ldr	r2, [r7, #4]
 80098ce:	683b      	ldr	r3, [r7, #0]
 80098d0:	781b      	ldrb	r3, [r3, #0]
 80098d2:	009b      	lsls	r3, r3, #2
 80098d4:	18d3      	adds	r3, r2, r3
 80098d6:	68fa      	ldr	r2, [r7, #12]
 80098d8:	4904      	ldr	r1, [pc, #16]	@ (80098ec <USB_EPSetStall+0x7c>)
 80098da:	430a      	orrs	r2, r1
 80098dc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80098de:	2300      	movs	r3, #0
}
 80098e0:	0018      	movs	r0, r3
 80098e2:	46bd      	mov	sp, r7
 80098e4:	b004      	add	sp, #16
 80098e6:	bd80      	pop	{r7, pc}
 80098e8:	07ff8fbf 	.word	0x07ff8fbf
 80098ec:	00008080 	.word	0x00008080
 80098f0:	07ffbf8f 	.word	0x07ffbf8f

080098f4 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b088      	sub	sp, #32
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	6078      	str	r0, [r7, #4]
 80098fc:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80098fe:	683b      	ldr	r3, [r7, #0]
 8009900:	7b1b      	ldrb	r3, [r3, #12]
 8009902:	2b00      	cmp	r3, #0
 8009904:	d000      	beq.n	8009908 <USB_EPClearStall+0x14>
 8009906:	e075      	b.n	80099f4 <USB_EPClearStall+0x100>
  {
    if (ep->is_in != 0U)
 8009908:	683b      	ldr	r3, [r7, #0]
 800990a:	785b      	ldrb	r3, [r3, #1]
 800990c:	2b00      	cmp	r3, #0
 800990e:	d037      	beq.n	8009980 <USB_EPClearStall+0x8c>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009910:	687a      	ldr	r2, [r7, #4]
 8009912:	683b      	ldr	r3, [r7, #0]
 8009914:	781b      	ldrb	r3, [r3, #0]
 8009916:	009b      	lsls	r3, r3, #2
 8009918:	18d3      	adds	r3, r2, r3
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	613b      	str	r3, [r7, #16]
 800991e:	693b      	ldr	r3, [r7, #16]
 8009920:	2240      	movs	r2, #64	@ 0x40
 8009922:	4013      	ands	r3, r2
 8009924:	d011      	beq.n	800994a <USB_EPClearStall+0x56>
 8009926:	687a      	ldr	r2, [r7, #4]
 8009928:	683b      	ldr	r3, [r7, #0]
 800992a:	781b      	ldrb	r3, [r3, #0]
 800992c:	009b      	lsls	r3, r3, #2
 800992e:	18d3      	adds	r3, r2, r3
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	4a33      	ldr	r2, [pc, #204]	@ (8009a00 <USB_EPClearStall+0x10c>)
 8009934:	4013      	ands	r3, r2
 8009936:	60fb      	str	r3, [r7, #12]
 8009938:	687a      	ldr	r2, [r7, #4]
 800993a:	683b      	ldr	r3, [r7, #0]
 800993c:	781b      	ldrb	r3, [r3, #0]
 800993e:	009b      	lsls	r3, r3, #2
 8009940:	18d3      	adds	r3, r2, r3
 8009942:	68fa      	ldr	r2, [r7, #12]
 8009944:	492f      	ldr	r1, [pc, #188]	@ (8009a04 <USB_EPClearStall+0x110>)
 8009946:	430a      	orrs	r2, r1
 8009948:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800994a:	683b      	ldr	r3, [r7, #0]
 800994c:	78db      	ldrb	r3, [r3, #3]
 800994e:	2b01      	cmp	r3, #1
 8009950:	d050      	beq.n	80099f4 <USB_EPClearStall+0x100>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009952:	687a      	ldr	r2, [r7, #4]
 8009954:	683b      	ldr	r3, [r7, #0]
 8009956:	781b      	ldrb	r3, [r3, #0]
 8009958:	009b      	lsls	r3, r3, #2
 800995a:	18d3      	adds	r3, r2, r3
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	4a2a      	ldr	r2, [pc, #168]	@ (8009a08 <USB_EPClearStall+0x114>)
 8009960:	4013      	ands	r3, r2
 8009962:	60bb      	str	r3, [r7, #8]
 8009964:	68bb      	ldr	r3, [r7, #8]
 8009966:	2220      	movs	r2, #32
 8009968:	4053      	eors	r3, r2
 800996a:	60bb      	str	r3, [r7, #8]
 800996c:	687a      	ldr	r2, [r7, #4]
 800996e:	683b      	ldr	r3, [r7, #0]
 8009970:	781b      	ldrb	r3, [r3, #0]
 8009972:	009b      	lsls	r3, r3, #2
 8009974:	18d3      	adds	r3, r2, r3
 8009976:	68ba      	ldr	r2, [r7, #8]
 8009978:	4924      	ldr	r1, [pc, #144]	@ (8009a0c <USB_EPClearStall+0x118>)
 800997a:	430a      	orrs	r2, r1
 800997c:	601a      	str	r2, [r3, #0]
 800997e:	e039      	b.n	80099f4 <USB_EPClearStall+0x100>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009980:	687a      	ldr	r2, [r7, #4]
 8009982:	683b      	ldr	r3, [r7, #0]
 8009984:	781b      	ldrb	r3, [r3, #0]
 8009986:	009b      	lsls	r3, r3, #2
 8009988:	18d3      	adds	r3, r2, r3
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	61fb      	str	r3, [r7, #28]
 800998e:	69fa      	ldr	r2, [r7, #28]
 8009990:	2380      	movs	r3, #128	@ 0x80
 8009992:	01db      	lsls	r3, r3, #7
 8009994:	4013      	ands	r3, r2
 8009996:	d011      	beq.n	80099bc <USB_EPClearStall+0xc8>
 8009998:	687a      	ldr	r2, [r7, #4]
 800999a:	683b      	ldr	r3, [r7, #0]
 800999c:	781b      	ldrb	r3, [r3, #0]
 800999e:	009b      	lsls	r3, r3, #2
 80099a0:	18d3      	adds	r3, r2, r3
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	4a16      	ldr	r2, [pc, #88]	@ (8009a00 <USB_EPClearStall+0x10c>)
 80099a6:	4013      	ands	r3, r2
 80099a8:	61bb      	str	r3, [r7, #24]
 80099aa:	687a      	ldr	r2, [r7, #4]
 80099ac:	683b      	ldr	r3, [r7, #0]
 80099ae:	781b      	ldrb	r3, [r3, #0]
 80099b0:	009b      	lsls	r3, r3, #2
 80099b2:	18d3      	adds	r3, r2, r3
 80099b4:	69ba      	ldr	r2, [r7, #24]
 80099b6:	4916      	ldr	r1, [pc, #88]	@ (8009a10 <USB_EPClearStall+0x11c>)
 80099b8:	430a      	orrs	r2, r1
 80099ba:	601a      	str	r2, [r3, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80099bc:	687a      	ldr	r2, [r7, #4]
 80099be:	683b      	ldr	r3, [r7, #0]
 80099c0:	781b      	ldrb	r3, [r3, #0]
 80099c2:	009b      	lsls	r3, r3, #2
 80099c4:	18d3      	adds	r3, r2, r3
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	4a12      	ldr	r2, [pc, #72]	@ (8009a14 <USB_EPClearStall+0x120>)
 80099ca:	4013      	ands	r3, r2
 80099cc:	617b      	str	r3, [r7, #20]
 80099ce:	697b      	ldr	r3, [r7, #20]
 80099d0:	2280      	movs	r2, #128	@ 0x80
 80099d2:	0152      	lsls	r2, r2, #5
 80099d4:	4053      	eors	r3, r2
 80099d6:	617b      	str	r3, [r7, #20]
 80099d8:	697b      	ldr	r3, [r7, #20]
 80099da:	2280      	movs	r2, #128	@ 0x80
 80099dc:	0192      	lsls	r2, r2, #6
 80099de:	4053      	eors	r3, r2
 80099e0:	617b      	str	r3, [r7, #20]
 80099e2:	687a      	ldr	r2, [r7, #4]
 80099e4:	683b      	ldr	r3, [r7, #0]
 80099e6:	781b      	ldrb	r3, [r3, #0]
 80099e8:	009b      	lsls	r3, r3, #2
 80099ea:	18d3      	adds	r3, r2, r3
 80099ec:	697a      	ldr	r2, [r7, #20]
 80099ee:	4907      	ldr	r1, [pc, #28]	@ (8009a0c <USB_EPClearStall+0x118>)
 80099f0:	430a      	orrs	r2, r1
 80099f2:	601a      	str	r2, [r3, #0]
    }
  }

  return HAL_OK;
 80099f4:	2300      	movs	r3, #0
}
 80099f6:	0018      	movs	r0, r3
 80099f8:	46bd      	mov	sp, r7
 80099fa:	b008      	add	sp, #32
 80099fc:	bd80      	pop	{r7, pc}
 80099fe:	46c0      	nop			@ (mov r8, r8)
 8009a00:	07ff8f8f 	.word	0x07ff8f8f
 8009a04:	000080c0 	.word	0x000080c0
 8009a08:	07ff8fbf 	.word	0x07ff8fbf
 8009a0c:	00008080 	.word	0x00008080
 8009a10:	0000c080 	.word	0x0000c080
 8009a14:	07ffbf8f 	.word	0x07ffbf8f

08009a18 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_DRD_TypeDef *USBx, uint8_t address)
{
 8009a18:	b580      	push	{r7, lr}
 8009a1a:	b082      	sub	sp, #8
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	6078      	str	r0, [r7, #4]
 8009a20:	000a      	movs	r2, r1
 8009a22:	1cfb      	adds	r3, r7, #3
 8009a24:	701a      	strb	r2, [r3, #0]
  if (address == 0U)
 8009a26:	1cfb      	adds	r3, r7, #3
 8009a28:	781b      	ldrb	r3, [r3, #0]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d102      	bne.n	8009a34 <USB_SetDevAddress+0x1c>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	2280      	movs	r2, #128	@ 0x80
 8009a32:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8009a34:	2300      	movs	r3, #0
}
 8009a36:	0018      	movs	r0, r3
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	b002      	add	sp, #8
 8009a3c:	bd80      	pop	{r7, pc}

08009a3e <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_DRD_TypeDef *USBx)
{
 8009a3e:	b580      	push	{r7, lr}
 8009a40:	b082      	sub	sp, #8
 8009a42:	af00      	add	r7, sp, #0
 8009a44:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= USB_BCDR_DPPU;
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a4a:	2280      	movs	r2, #128	@ 0x80
 8009a4c:	0212      	lsls	r2, r2, #8
 8009a4e:	431a      	orrs	r2, r3
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	659a      	str	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8009a54:	2300      	movs	r3, #0
}
 8009a56:	0018      	movs	r0, r3
 8009a58:	46bd      	mov	sp, r7
 8009a5a:	b002      	add	sp, #8
 8009a5c:	bd80      	pop	{r7, pc}

08009a5e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_DRD_TypeDef const *USBx)
{
 8009a5e:	b580      	push	{r7, lr}
 8009a60:	b084      	sub	sp, #16
 8009a62:	af00      	add	r7, sp, #0
 8009a64:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a6a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8009a6c:	68fb      	ldr	r3, [r7, #12]
}
 8009a6e:	0018      	movs	r0, r3
 8009a70:	46bd      	mov	sp, r7
 8009a72:	b004      	add	sp, #16
 8009a74:	bd80      	pop	{r7, pc}
	...

08009a78 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009a78:	b580      	push	{r7, lr}
 8009a7a:	b08a      	sub	sp, #40	@ 0x28
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	60f8      	str	r0, [r7, #12]
 8009a80:	60b9      	str	r1, [r7, #8]
 8009a82:	0019      	movs	r1, r3
 8009a84:	1dbb      	adds	r3, r7, #6
 8009a86:	801a      	strh	r2, [r3, #0]
 8009a88:	1d3b      	adds	r3, r7, #4
 8009a8a:	1c0a      	adds	r2, r1, #0
 8009a8c:	801a      	strh	r2, [r3, #0]
  UNUSED(USBx);
  uint32_t WrVal;
  uint32_t count;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 8009a8e:	1d3b      	adds	r3, r7, #4
 8009a90:	881b      	ldrh	r3, [r3, #0]
 8009a92:	3303      	adds	r3, #3
 8009a94:	089b      	lsrs	r3, r3, #2
 8009a96:	61bb      	str	r3, [r7, #24]
  /* Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 8009a98:	2016      	movs	r0, #22
 8009a9a:	183b      	adds	r3, r7, r0
 8009a9c:	1d3a      	adds	r2, r7, #4
 8009a9e:	8812      	ldrh	r2, [r2, #0]
 8009aa0:	2103      	movs	r1, #3
 8009aa2:	400a      	ands	r2, r1
 8009aa4:	801a      	strh	r2, [r3, #0]
  uint8_t *pBuf = pbUsrBuf;
 8009aa6:	68bb      	ldr	r3, [r7, #8]
 8009aa8:	613b      	str	r3, [r7, #16]

  /* Check if there is a remaining byte */
  if (remaining_bytes != 0U)
 8009aaa:	183b      	adds	r3, r7, r0
 8009aac:	881b      	ldrh	r3, [r3, #0]
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d002      	beq.n	8009ab8 <USB_WritePMA+0x40>
  {
    NbWords--;
 8009ab2:	69bb      	ldr	r3, [r7, #24]
 8009ab4:	3b01      	subs	r3, #1
 8009ab6:	61bb      	str	r3, [r7, #24]
  }

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 8009ab8:	1dbb      	adds	r3, r7, #6
 8009aba:	881b      	ldrh	r3, [r3, #0]
 8009abc:	4a28      	ldr	r2, [pc, #160]	@ (8009b60 <USB_WritePMA+0xe8>)
 8009abe:	4694      	mov	ip, r2
 8009ac0:	4463      	add	r3, ip
 8009ac2:	61fb      	str	r3, [r7, #28]

  /* Write the Calculated Word into the PMA related Buffer */
  for (count = NbWords; count != 0U; count--)
 8009ac4:	69bb      	ldr	r3, [r7, #24]
 8009ac6:	623b      	str	r3, [r7, #32]
 8009ac8:	e01f      	b.n	8009b0a <USB_WritePMA+0x92>
  {
    *pdwVal = __UNALIGNED_UINT32_READ(pBuf);
 8009aca:	693b      	ldr	r3, [r7, #16]
 8009acc:	781a      	ldrb	r2, [r3, #0]
 8009ace:	7859      	ldrb	r1, [r3, #1]
 8009ad0:	0209      	lsls	r1, r1, #8
 8009ad2:	430a      	orrs	r2, r1
 8009ad4:	7899      	ldrb	r1, [r3, #2]
 8009ad6:	0409      	lsls	r1, r1, #16
 8009ad8:	430a      	orrs	r2, r1
 8009ada:	78db      	ldrb	r3, [r3, #3]
 8009adc:	061b      	lsls	r3, r3, #24
 8009ade:	4313      	orrs	r3, r2
 8009ae0:	001a      	movs	r2, r3
 8009ae2:	69fb      	ldr	r3, [r7, #28]
 8009ae4:	601a      	str	r2, [r3, #0]
    pdwVal++;
 8009ae6:	69fb      	ldr	r3, [r7, #28]
 8009ae8:	3304      	adds	r3, #4
 8009aea:	61fb      	str	r3, [r7, #28]
    /* Increment pBuf 4 Time as Word Increment */
    pBuf++;
 8009aec:	693b      	ldr	r3, [r7, #16]
 8009aee:	3301      	adds	r3, #1
 8009af0:	613b      	str	r3, [r7, #16]
    pBuf++;
 8009af2:	693b      	ldr	r3, [r7, #16]
 8009af4:	3301      	adds	r3, #1
 8009af6:	613b      	str	r3, [r7, #16]
    pBuf++;
 8009af8:	693b      	ldr	r3, [r7, #16]
 8009afa:	3301      	adds	r3, #1
 8009afc:	613b      	str	r3, [r7, #16]
    pBuf++;
 8009afe:	693b      	ldr	r3, [r7, #16]
 8009b00:	3301      	adds	r3, #1
 8009b02:	613b      	str	r3, [r7, #16]
  for (count = NbWords; count != 0U; count--)
 8009b04:	6a3b      	ldr	r3, [r7, #32]
 8009b06:	3b01      	subs	r3, #1
 8009b08:	623b      	str	r3, [r7, #32]
 8009b0a:	6a3b      	ldr	r3, [r7, #32]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d1dc      	bne.n	8009aca <USB_WritePMA+0x52>
  }

  /* When Number of data is not word aligned, write the remaining Byte */
  if (remaining_bytes != 0U)
 8009b10:	2316      	movs	r3, #22
 8009b12:	18fb      	adds	r3, r7, r3
 8009b14:	881b      	ldrh	r3, [r3, #0]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d01e      	beq.n	8009b58 <USB_WritePMA+0xe0>
  {
    WrVal = 0U;
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	627b      	str	r3, [r7, #36]	@ 0x24

    do
    {
      WrVal |= (uint32_t)(*(uint8_t *)pBuf) << (8U * count);
 8009b1e:	693b      	ldr	r3, [r7, #16]
 8009b20:	781b      	ldrb	r3, [r3, #0]
 8009b22:	001a      	movs	r2, r3
 8009b24:	6a3b      	ldr	r3, [r7, #32]
 8009b26:	00db      	lsls	r3, r3, #3
 8009b28:	409a      	lsls	r2, r3
 8009b2a:	0013      	movs	r3, r2
 8009b2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009b2e:	4313      	orrs	r3, r2
 8009b30:	627b      	str	r3, [r7, #36]	@ 0x24
      count++;
 8009b32:	6a3b      	ldr	r3, [r7, #32]
 8009b34:	3301      	adds	r3, #1
 8009b36:	623b      	str	r3, [r7, #32]
      pBuf++;
 8009b38:	693b      	ldr	r3, [r7, #16]
 8009b3a:	3301      	adds	r3, #1
 8009b3c:	613b      	str	r3, [r7, #16]
      remaining_bytes--;
 8009b3e:	2116      	movs	r1, #22
 8009b40:	187b      	adds	r3, r7, r1
 8009b42:	881a      	ldrh	r2, [r3, #0]
 8009b44:	187b      	adds	r3, r7, r1
 8009b46:	3a01      	subs	r2, #1
 8009b48:	801a      	strh	r2, [r3, #0]
    } while (remaining_bytes != 0U);
 8009b4a:	187b      	adds	r3, r7, r1
 8009b4c:	881b      	ldrh	r3, [r3, #0]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d1e5      	bne.n	8009b1e <USB_WritePMA+0xa6>

    *pdwVal = WrVal;
 8009b52:	69fb      	ldr	r3, [r7, #28]
 8009b54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009b56:	601a      	str	r2, [r3, #0]
  }
}
 8009b58:	46c0      	nop			@ (mov r8, r8)
 8009b5a:	46bd      	mov	sp, r7
 8009b5c:	b00a      	add	sp, #40	@ 0x28
 8009b5e:	bd80      	pop	{r7, pc}
 8009b60:	40009800 	.word	0x40009800

08009b64 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009b64:	b590      	push	{r4, r7, lr}
 8009b66:	b08b      	sub	sp, #44	@ 0x2c
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	60f8      	str	r0, [r7, #12]
 8009b6c:	60b9      	str	r1, [r7, #8]
 8009b6e:	0019      	movs	r1, r3
 8009b70:	1dbb      	adds	r3, r7, #6
 8009b72:	801a      	strh	r2, [r3, #0]
 8009b74:	1d3b      	adds	r3, r7, #4
 8009b76:	1c0a      	adds	r2, r1, #0
 8009b78:	801a      	strh	r2, [r3, #0]
  UNUSED(USBx);
  uint32_t count;
  uint32_t RdVal;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 8009b7a:	1d3b      	adds	r3, r7, #4
 8009b7c:	881b      	ldrh	r3, [r3, #0]
 8009b7e:	3303      	adds	r3, #3
 8009b80:	089b      	lsrs	r3, r3, #2
 8009b82:	61fb      	str	r3, [r7, #28]
  /*Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 8009b84:	201a      	movs	r0, #26
 8009b86:	183b      	adds	r3, r7, r0
 8009b88:	1d3a      	adds	r2, r7, #4
 8009b8a:	8812      	ldrh	r2, [r2, #0]
 8009b8c:	2103      	movs	r1, #3
 8009b8e:	400a      	ands	r2, r1
 8009b90:	801a      	strh	r2, [r3, #0]
  uint8_t *pBuf = pbUsrBuf;
 8009b92:	68bb      	ldr	r3, [r7, #8]
 8009b94:	617b      	str	r3, [r7, #20]

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 8009b96:	1dbb      	adds	r3, r7, #6
 8009b98:	881b      	ldrh	r3, [r3, #0]
 8009b9a:	4a39      	ldr	r2, [pc, #228]	@ (8009c80 <USB_ReadPMA+0x11c>)
 8009b9c:	4694      	mov	ip, r2
 8009b9e:	4463      	add	r3, ip
 8009ba0:	623b      	str	r3, [r7, #32]

  /* if nbre of byte is not word aligned decrement the nbre of word*/
  if (remaining_bytes != 0U)
 8009ba2:	183b      	adds	r3, r7, r0
 8009ba4:	881b      	ldrh	r3, [r3, #0]
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d002      	beq.n	8009bb0 <USB_ReadPMA+0x4c>
  {
    NbWords--;
 8009baa:	69fb      	ldr	r3, [r7, #28]
 8009bac:	3b01      	subs	r3, #1
 8009bae:	61fb      	str	r3, [r7, #28]
  }

  /*Read the Calculated Word From the PMA related Buffer*/
  for (count = NbWords; count != 0U; count--)
 8009bb0:	69fb      	ldr	r3, [r7, #28]
 8009bb2:	627b      	str	r3, [r7, #36]	@ 0x24
 8009bb4:	e03c      	b.n	8009c30 <USB_ReadPMA+0xcc>
  {
    __UNALIGNED_UINT32_WRITE(pBuf, *pdwVal);
 8009bb6:	6a3b      	ldr	r3, [r7, #32]
 8009bb8:	681a      	ldr	r2, [r3, #0]
 8009bba:	697b      	ldr	r3, [r7, #20]
 8009bbc:	21ff      	movs	r1, #255	@ 0xff
 8009bbe:	4011      	ands	r1, r2
 8009bc0:	000c      	movs	r4, r1
 8009bc2:	7819      	ldrb	r1, [r3, #0]
 8009bc4:	2000      	movs	r0, #0
 8009bc6:	4001      	ands	r1, r0
 8009bc8:	1c08      	adds	r0, r1, #0
 8009bca:	1c21      	adds	r1, r4, #0
 8009bcc:	4301      	orrs	r1, r0
 8009bce:	7019      	strb	r1, [r3, #0]
 8009bd0:	0a11      	lsrs	r1, r2, #8
 8009bd2:	20ff      	movs	r0, #255	@ 0xff
 8009bd4:	4001      	ands	r1, r0
 8009bd6:	000c      	movs	r4, r1
 8009bd8:	7859      	ldrb	r1, [r3, #1]
 8009bda:	2000      	movs	r0, #0
 8009bdc:	4001      	ands	r1, r0
 8009bde:	1c08      	adds	r0, r1, #0
 8009be0:	1c21      	adds	r1, r4, #0
 8009be2:	4301      	orrs	r1, r0
 8009be4:	7059      	strb	r1, [r3, #1]
 8009be6:	0c11      	lsrs	r1, r2, #16
 8009be8:	20ff      	movs	r0, #255	@ 0xff
 8009bea:	4001      	ands	r1, r0
 8009bec:	000c      	movs	r4, r1
 8009bee:	7899      	ldrb	r1, [r3, #2]
 8009bf0:	2000      	movs	r0, #0
 8009bf2:	4001      	ands	r1, r0
 8009bf4:	1c08      	adds	r0, r1, #0
 8009bf6:	1c21      	adds	r1, r4, #0
 8009bf8:	4301      	orrs	r1, r0
 8009bfa:	7099      	strb	r1, [r3, #2]
 8009bfc:	0e10      	lsrs	r0, r2, #24
 8009bfe:	78da      	ldrb	r2, [r3, #3]
 8009c00:	2100      	movs	r1, #0
 8009c02:	400a      	ands	r2, r1
 8009c04:	1c11      	adds	r1, r2, #0
 8009c06:	1c02      	adds	r2, r0, #0
 8009c08:	430a      	orrs	r2, r1
 8009c0a:	70da      	strb	r2, [r3, #3]

    pdwVal++;
 8009c0c:	6a3b      	ldr	r3, [r7, #32]
 8009c0e:	3304      	adds	r3, #4
 8009c10:	623b      	str	r3, [r7, #32]
    pBuf++;
 8009c12:	697b      	ldr	r3, [r7, #20]
 8009c14:	3301      	adds	r3, #1
 8009c16:	617b      	str	r3, [r7, #20]
    pBuf++;
 8009c18:	697b      	ldr	r3, [r7, #20]
 8009c1a:	3301      	adds	r3, #1
 8009c1c:	617b      	str	r3, [r7, #20]
    pBuf++;
 8009c1e:	697b      	ldr	r3, [r7, #20]
 8009c20:	3301      	adds	r3, #1
 8009c22:	617b      	str	r3, [r7, #20]
    pBuf++;
 8009c24:	697b      	ldr	r3, [r7, #20]
 8009c26:	3301      	adds	r3, #1
 8009c28:	617b      	str	r3, [r7, #20]
  for (count = NbWords; count != 0U; count--)
 8009c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c2c:	3b01      	subs	r3, #1
 8009c2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d1bf      	bne.n	8009bb6 <USB_ReadPMA+0x52>
  }

  /*When Number of data is not word aligned, read the remaining byte*/
  if (remaining_bytes != 0U)
 8009c36:	231a      	movs	r3, #26
 8009c38:	18fb      	adds	r3, r7, r3
 8009c3a:	881b      	ldrh	r3, [r3, #0]
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d01b      	beq.n	8009c78 <USB_ReadPMA+0x114>
  {
    RdVal = *(__IO uint32_t *)pdwVal;
 8009c40:	6a3b      	ldr	r3, [r7, #32]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	613b      	str	r3, [r7, #16]

    do
    {
      *(uint8_t *)pBuf = (uint8_t)(RdVal >> (8U * (uint8_t)(count)));
 8009c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c48:	b2db      	uxtb	r3, r3
 8009c4a:	00db      	lsls	r3, r3, #3
 8009c4c:	693a      	ldr	r2, [r7, #16]
 8009c4e:	40da      	lsrs	r2, r3
 8009c50:	0013      	movs	r3, r2
 8009c52:	b2da      	uxtb	r2, r3
 8009c54:	697b      	ldr	r3, [r7, #20]
 8009c56:	701a      	strb	r2, [r3, #0]
      count++;
 8009c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c5a:	3301      	adds	r3, #1
 8009c5c:	627b      	str	r3, [r7, #36]	@ 0x24
      pBuf++;
 8009c5e:	697b      	ldr	r3, [r7, #20]
 8009c60:	3301      	adds	r3, #1
 8009c62:	617b      	str	r3, [r7, #20]
      remaining_bytes--;
 8009c64:	211a      	movs	r1, #26
 8009c66:	187b      	adds	r3, r7, r1
 8009c68:	881a      	ldrh	r2, [r3, #0]
 8009c6a:	187b      	adds	r3, r7, r1
 8009c6c:	3a01      	subs	r2, #1
 8009c6e:	801a      	strh	r2, [r3, #0]
    } while (remaining_bytes != 0U);
 8009c70:	187b      	adds	r3, r7, r1
 8009c72:	881b      	ldrh	r3, [r3, #0]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d1e6      	bne.n	8009c46 <USB_ReadPMA+0xe2>
  }
}
 8009c78:	46c0      	nop			@ (mov r8, r8)
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	b00b      	add	sp, #44	@ 0x2c
 8009c7e:	bd90      	pop	{r4, r7, pc}
 8009c80:	40009800 	.word	0x40009800

08009c84 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009c84:	b580      	push	{r7, lr}
 8009c86:	b084      	sub	sp, #16
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	6078      	str	r0, [r7, #4]
 8009c8c:	000a      	movs	r2, r1
 8009c8e:	1cfb      	adds	r3, r7, #3
 8009c90:	701a      	strb	r2, [r3, #0]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009c92:	2387      	movs	r3, #135	@ 0x87
 8009c94:	009b      	lsls	r3, r3, #2
 8009c96:	0018      	movs	r0, r3
 8009c98:	f002 ffc8 	bl	800cc2c <USBD_static_malloc>
 8009c9c:	0003      	movs	r3, r0
 8009c9e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d10a      	bne.n	8009cbc <USBD_CDC_Init+0x38>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009ca6:	687a      	ldr	r2, [r7, #4]
 8009ca8:	23b5      	movs	r3, #181	@ 0xb5
 8009caa:	009b      	lsls	r3, r3, #2
 8009cac:	58d2      	ldr	r2, [r2, r3]
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	32b0      	adds	r2, #176	@ 0xb0
 8009cb2:	0092      	lsls	r2, r2, #2
 8009cb4:	2100      	movs	r1, #0
 8009cb6:	50d1      	str	r1, [r2, r3]
    return (uint8_t)USBD_EMEM;
 8009cb8:	2302      	movs	r3, #2
 8009cba:	e0e9      	b.n	8009e90 <USBD_CDC_Init+0x20c>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8009cbc:	2387      	movs	r3, #135	@ 0x87
 8009cbe:	009a      	lsls	r2, r3, #2
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	2100      	movs	r1, #0
 8009cc4:	0018      	movs	r0, r3
 8009cc6:	f003 f92d 	bl	800cf24 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8009cca:	687a      	ldr	r2, [r7, #4]
 8009ccc:	23b5      	movs	r3, #181	@ 0xb5
 8009cce:	009b      	lsls	r3, r3, #2
 8009cd0:	58d2      	ldr	r2, [r2, r3]
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	32b0      	adds	r2, #176	@ 0xb0
 8009cd6:	0092      	lsls	r2, r2, #2
 8009cd8:	68f9      	ldr	r1, [r7, #12]
 8009cda:	50d1      	str	r1, [r2, r3]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8009cdc:	687a      	ldr	r2, [r7, #4]
 8009cde:	23b5      	movs	r3, #181	@ 0xb5
 8009ce0:	009b      	lsls	r3, r3, #2
 8009ce2:	58d2      	ldr	r2, [r2, r3]
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	32b0      	adds	r2, #176	@ 0xb0
 8009ce8:	0092      	lsls	r2, r2, #2
 8009cea:	58d1      	ldr	r1, [r2, r3]
 8009cec:	687a      	ldr	r2, [r7, #4]
 8009cee:	23af      	movs	r3, #175	@ 0xaf
 8009cf0:	009b      	lsls	r3, r3, #2
 8009cf2:	50d1      	str	r1, [r2, r3]
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	7c1b      	ldrb	r3, [r3, #16]
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d13c      	bne.n	8009d76 <USBD_CDC_Init+0xf2>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009cfc:	4b66      	ldr	r3, [pc, #408]	@ (8009e98 <USBD_CDC_Init+0x214>)
 8009cfe:	7819      	ldrb	r1, [r3, #0]
 8009d00:	2380      	movs	r3, #128	@ 0x80
 8009d02:	009b      	lsls	r3, r3, #2
 8009d04:	6878      	ldr	r0, [r7, #4]
 8009d06:	2202      	movs	r2, #2
 8009d08:	f002 fdcd 	bl	800c8a6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009d0c:	4b62      	ldr	r3, [pc, #392]	@ (8009e98 <USBD_CDC_Init+0x214>)
 8009d0e:	781b      	ldrb	r3, [r3, #0]
 8009d10:	001a      	movs	r2, r3
 8009d12:	230f      	movs	r3, #15
 8009d14:	401a      	ands	r2, r3
 8009d16:	6879      	ldr	r1, [r7, #4]
 8009d18:	0013      	movs	r3, r2
 8009d1a:	009b      	lsls	r3, r3, #2
 8009d1c:	189b      	adds	r3, r3, r2
 8009d1e:	009b      	lsls	r3, r3, #2
 8009d20:	18cb      	adds	r3, r1, r3
 8009d22:	3324      	adds	r3, #36	@ 0x24
 8009d24:	2201      	movs	r2, #1
 8009d26:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009d28:	4b5c      	ldr	r3, [pc, #368]	@ (8009e9c <USBD_CDC_Init+0x218>)
 8009d2a:	7819      	ldrb	r1, [r3, #0]
 8009d2c:	2380      	movs	r3, #128	@ 0x80
 8009d2e:	009b      	lsls	r3, r3, #2
 8009d30:	6878      	ldr	r0, [r7, #4]
 8009d32:	2202      	movs	r2, #2
 8009d34:	f002 fdb7 	bl	800c8a6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009d38:	4b58      	ldr	r3, [pc, #352]	@ (8009e9c <USBD_CDC_Init+0x218>)
 8009d3a:	781b      	ldrb	r3, [r3, #0]
 8009d3c:	001a      	movs	r2, r3
 8009d3e:	230f      	movs	r3, #15
 8009d40:	401a      	ands	r2, r3
 8009d42:	6878      	ldr	r0, [r7, #4]
 8009d44:	23b2      	movs	r3, #178	@ 0xb2
 8009d46:	0059      	lsls	r1, r3, #1
 8009d48:	0013      	movs	r3, r2
 8009d4a:	009b      	lsls	r3, r3, #2
 8009d4c:	189b      	adds	r3, r3, r2
 8009d4e:	009b      	lsls	r3, r3, #2
 8009d50:	18c3      	adds	r3, r0, r3
 8009d52:	185b      	adds	r3, r3, r1
 8009d54:	2201      	movs	r2, #1
 8009d56:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8009d58:	4b51      	ldr	r3, [pc, #324]	@ (8009ea0 <USBD_CDC_Init+0x21c>)
 8009d5a:	781b      	ldrb	r3, [r3, #0]
 8009d5c:	001a      	movs	r2, r3
 8009d5e:	230f      	movs	r3, #15
 8009d60:	401a      	ands	r2, r3
 8009d62:	6879      	ldr	r1, [r7, #4]
 8009d64:	0013      	movs	r3, r2
 8009d66:	009b      	lsls	r3, r3, #2
 8009d68:	189b      	adds	r3, r3, r2
 8009d6a:	009b      	lsls	r3, r3, #2
 8009d6c:	18cb      	adds	r3, r1, r3
 8009d6e:	3326      	adds	r3, #38	@ 0x26
 8009d70:	2210      	movs	r2, #16
 8009d72:	801a      	strh	r2, [r3, #0]
 8009d74:	e039      	b.n	8009dea <USBD_CDC_Init+0x166>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009d76:	4b48      	ldr	r3, [pc, #288]	@ (8009e98 <USBD_CDC_Init+0x214>)
 8009d78:	7819      	ldrb	r1, [r3, #0]
 8009d7a:	6878      	ldr	r0, [r7, #4]
 8009d7c:	2340      	movs	r3, #64	@ 0x40
 8009d7e:	2202      	movs	r2, #2
 8009d80:	f002 fd91 	bl	800c8a6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009d84:	4b44      	ldr	r3, [pc, #272]	@ (8009e98 <USBD_CDC_Init+0x214>)
 8009d86:	781b      	ldrb	r3, [r3, #0]
 8009d88:	001a      	movs	r2, r3
 8009d8a:	230f      	movs	r3, #15
 8009d8c:	401a      	ands	r2, r3
 8009d8e:	6879      	ldr	r1, [r7, #4]
 8009d90:	0013      	movs	r3, r2
 8009d92:	009b      	lsls	r3, r3, #2
 8009d94:	189b      	adds	r3, r3, r2
 8009d96:	009b      	lsls	r3, r3, #2
 8009d98:	18cb      	adds	r3, r1, r3
 8009d9a:	3324      	adds	r3, #36	@ 0x24
 8009d9c:	2201      	movs	r2, #1
 8009d9e:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009da0:	4b3e      	ldr	r3, [pc, #248]	@ (8009e9c <USBD_CDC_Init+0x218>)
 8009da2:	7819      	ldrb	r1, [r3, #0]
 8009da4:	6878      	ldr	r0, [r7, #4]
 8009da6:	2340      	movs	r3, #64	@ 0x40
 8009da8:	2202      	movs	r2, #2
 8009daa:	f002 fd7c 	bl	800c8a6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009dae:	4b3b      	ldr	r3, [pc, #236]	@ (8009e9c <USBD_CDC_Init+0x218>)
 8009db0:	781b      	ldrb	r3, [r3, #0]
 8009db2:	001a      	movs	r2, r3
 8009db4:	230f      	movs	r3, #15
 8009db6:	401a      	ands	r2, r3
 8009db8:	6878      	ldr	r0, [r7, #4]
 8009dba:	23b2      	movs	r3, #178	@ 0xb2
 8009dbc:	0059      	lsls	r1, r3, #1
 8009dbe:	0013      	movs	r3, r2
 8009dc0:	009b      	lsls	r3, r3, #2
 8009dc2:	189b      	adds	r3, r3, r2
 8009dc4:	009b      	lsls	r3, r3, #2
 8009dc6:	18c3      	adds	r3, r0, r3
 8009dc8:	185b      	adds	r3, r3, r1
 8009dca:	2201      	movs	r2, #1
 8009dcc:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009dce:	4b34      	ldr	r3, [pc, #208]	@ (8009ea0 <USBD_CDC_Init+0x21c>)
 8009dd0:	781b      	ldrb	r3, [r3, #0]
 8009dd2:	001a      	movs	r2, r3
 8009dd4:	230f      	movs	r3, #15
 8009dd6:	401a      	ands	r2, r3
 8009dd8:	6879      	ldr	r1, [r7, #4]
 8009dda:	0013      	movs	r3, r2
 8009ddc:	009b      	lsls	r3, r3, #2
 8009dde:	189b      	adds	r3, r3, r2
 8009de0:	009b      	lsls	r3, r3, #2
 8009de2:	18cb      	adds	r3, r1, r3
 8009de4:	3326      	adds	r3, #38	@ 0x26
 8009de6:	2210      	movs	r2, #16
 8009de8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009dea:	4b2d      	ldr	r3, [pc, #180]	@ (8009ea0 <USBD_CDC_Init+0x21c>)
 8009dec:	7819      	ldrb	r1, [r3, #0]
 8009dee:	6878      	ldr	r0, [r7, #4]
 8009df0:	2308      	movs	r3, #8
 8009df2:	2203      	movs	r2, #3
 8009df4:	f002 fd57 	bl	800c8a6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8009df8:	4b29      	ldr	r3, [pc, #164]	@ (8009ea0 <USBD_CDC_Init+0x21c>)
 8009dfa:	781b      	ldrb	r3, [r3, #0]
 8009dfc:	001a      	movs	r2, r3
 8009dfe:	230f      	movs	r3, #15
 8009e00:	401a      	ands	r2, r3
 8009e02:	6879      	ldr	r1, [r7, #4]
 8009e04:	0013      	movs	r3, r2
 8009e06:	009b      	lsls	r3, r3, #2
 8009e08:	189b      	adds	r3, r3, r2
 8009e0a:	009b      	lsls	r3, r3, #2
 8009e0c:	18cb      	adds	r3, r1, r3
 8009e0e:	3324      	adds	r3, #36	@ 0x24
 8009e10:	2201      	movs	r2, #1
 8009e12:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8009e14:	68fa      	ldr	r2, [r7, #12]
 8009e16:	2381      	movs	r3, #129	@ 0x81
 8009e18:	009b      	lsls	r3, r3, #2
 8009e1a:	2100      	movs	r1, #0
 8009e1c:	50d1      	str	r1, [r2, r3]

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8009e1e:	687a      	ldr	r2, [r7, #4]
 8009e20:	23b5      	movs	r3, #181	@ 0xb5
 8009e22:	009b      	lsls	r3, r3, #2
 8009e24:	58d3      	ldr	r3, [r2, r3]
 8009e26:	687a      	ldr	r2, [r7, #4]
 8009e28:	33b0      	adds	r3, #176	@ 0xb0
 8009e2a:	009b      	lsls	r3, r3, #2
 8009e2c:	18d3      	adds	r3, r2, r3
 8009e2e:	3304      	adds	r3, #4
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8009e36:	68fa      	ldr	r2, [r7, #12]
 8009e38:	2385      	movs	r3, #133	@ 0x85
 8009e3a:	009b      	lsls	r3, r3, #2
 8009e3c:	2100      	movs	r1, #0
 8009e3e:	50d1      	str	r1, [r2, r3]
  hcdc->RxState = 0U;
 8009e40:	68fa      	ldr	r2, [r7, #12]
 8009e42:	2386      	movs	r3, #134	@ 0x86
 8009e44:	009b      	lsls	r3, r3, #2
 8009e46:	2100      	movs	r1, #0
 8009e48:	50d1      	str	r1, [r2, r3]

  if (hcdc->RxBuffer == NULL)
 8009e4a:	68fa      	ldr	r2, [r7, #12]
 8009e4c:	2381      	movs	r3, #129	@ 0x81
 8009e4e:	009b      	lsls	r3, r3, #2
 8009e50:	58d3      	ldr	r3, [r2, r3]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d101      	bne.n	8009e5a <USBD_CDC_Init+0x1d6>
  {
    return (uint8_t)USBD_EMEM;
 8009e56:	2302      	movs	r3, #2
 8009e58:	e01a      	b.n	8009e90 <USBD_CDC_Init+0x20c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	7c1b      	ldrb	r3, [r3, #16]
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d10b      	bne.n	8009e7a <USBD_CDC_Init+0x1f6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009e62:	4b0e      	ldr	r3, [pc, #56]	@ (8009e9c <USBD_CDC_Init+0x218>)
 8009e64:	7819      	ldrb	r1, [r3, #0]
 8009e66:	68fa      	ldr	r2, [r7, #12]
 8009e68:	2381      	movs	r3, #129	@ 0x81
 8009e6a:	009b      	lsls	r3, r3, #2
 8009e6c:	58d2      	ldr	r2, [r2, r3]
 8009e6e:	2380      	movs	r3, #128	@ 0x80
 8009e70:	009b      	lsls	r3, r3, #2
 8009e72:	6878      	ldr	r0, [r7, #4]
 8009e74:	f002 fe5a 	bl	800cb2c <USBD_LL_PrepareReceive>
 8009e78:	e009      	b.n	8009e8e <USBD_CDC_Init+0x20a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009e7a:	4b08      	ldr	r3, [pc, #32]	@ (8009e9c <USBD_CDC_Init+0x218>)
 8009e7c:	7819      	ldrb	r1, [r3, #0]
 8009e7e:	68fa      	ldr	r2, [r7, #12]
 8009e80:	2381      	movs	r3, #129	@ 0x81
 8009e82:	009b      	lsls	r3, r3, #2
 8009e84:	58d2      	ldr	r2, [r2, r3]
 8009e86:	6878      	ldr	r0, [r7, #4]
 8009e88:	2340      	movs	r3, #64	@ 0x40
 8009e8a:	f002 fe4f 	bl	800cb2c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009e8e:	2300      	movs	r3, #0
}
 8009e90:	0018      	movs	r0, r3
 8009e92:	46bd      	mov	sp, r7
 8009e94:	b004      	add	sp, #16
 8009e96:	bd80      	pop	{r7, pc}
 8009e98:	200000a7 	.word	0x200000a7
 8009e9c:	200000a8 	.word	0x200000a8
 8009ea0:	200000a9 	.word	0x200000a9

08009ea4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009ea4:	b580      	push	{r7, lr}
 8009ea6:	b082      	sub	sp, #8
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	6078      	str	r0, [r7, #4]
 8009eac:	000a      	movs	r2, r1
 8009eae:	1cfb      	adds	r3, r7, #3
 8009eb0:	701a      	strb	r2, [r3, #0]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8009eb2:	4b41      	ldr	r3, [pc, #260]	@ (8009fb8 <USBD_CDC_DeInit+0x114>)
 8009eb4:	781a      	ldrb	r2, [r3, #0]
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	0011      	movs	r1, r2
 8009eba:	0018      	movs	r0, r3
 8009ebc:	f002 fd2a 	bl	800c914 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8009ec0:	4b3d      	ldr	r3, [pc, #244]	@ (8009fb8 <USBD_CDC_DeInit+0x114>)
 8009ec2:	781b      	ldrb	r3, [r3, #0]
 8009ec4:	001a      	movs	r2, r3
 8009ec6:	230f      	movs	r3, #15
 8009ec8:	401a      	ands	r2, r3
 8009eca:	6879      	ldr	r1, [r7, #4]
 8009ecc:	0013      	movs	r3, r2
 8009ece:	009b      	lsls	r3, r3, #2
 8009ed0:	189b      	adds	r3, r3, r2
 8009ed2:	009b      	lsls	r3, r3, #2
 8009ed4:	18cb      	adds	r3, r1, r3
 8009ed6:	3324      	adds	r3, #36	@ 0x24
 8009ed8:	2200      	movs	r2, #0
 8009eda:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8009edc:	4b37      	ldr	r3, [pc, #220]	@ (8009fbc <USBD_CDC_DeInit+0x118>)
 8009ede:	781a      	ldrb	r2, [r3, #0]
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	0011      	movs	r1, r2
 8009ee4:	0018      	movs	r0, r3
 8009ee6:	f002 fd15 	bl	800c914 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8009eea:	4b34      	ldr	r3, [pc, #208]	@ (8009fbc <USBD_CDC_DeInit+0x118>)
 8009eec:	781b      	ldrb	r3, [r3, #0]
 8009eee:	001a      	movs	r2, r3
 8009ef0:	230f      	movs	r3, #15
 8009ef2:	401a      	ands	r2, r3
 8009ef4:	6878      	ldr	r0, [r7, #4]
 8009ef6:	23b2      	movs	r3, #178	@ 0xb2
 8009ef8:	0059      	lsls	r1, r3, #1
 8009efa:	0013      	movs	r3, r2
 8009efc:	009b      	lsls	r3, r3, #2
 8009efe:	189b      	adds	r3, r3, r2
 8009f00:	009b      	lsls	r3, r3, #2
 8009f02:	18c3      	adds	r3, r0, r3
 8009f04:	185b      	adds	r3, r3, r1
 8009f06:	2200      	movs	r2, #0
 8009f08:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8009f0a:	4b2d      	ldr	r3, [pc, #180]	@ (8009fc0 <USBD_CDC_DeInit+0x11c>)
 8009f0c:	781a      	ldrb	r2, [r3, #0]
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	0011      	movs	r1, r2
 8009f12:	0018      	movs	r0, r3
 8009f14:	f002 fcfe 	bl	800c914 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8009f18:	4b29      	ldr	r3, [pc, #164]	@ (8009fc0 <USBD_CDC_DeInit+0x11c>)
 8009f1a:	781b      	ldrb	r3, [r3, #0]
 8009f1c:	001a      	movs	r2, r3
 8009f1e:	230f      	movs	r3, #15
 8009f20:	401a      	ands	r2, r3
 8009f22:	6879      	ldr	r1, [r7, #4]
 8009f24:	0013      	movs	r3, r2
 8009f26:	009b      	lsls	r3, r3, #2
 8009f28:	189b      	adds	r3, r3, r2
 8009f2a:	009b      	lsls	r3, r3, #2
 8009f2c:	18cb      	adds	r3, r1, r3
 8009f2e:	3324      	adds	r3, #36	@ 0x24
 8009f30:	2200      	movs	r2, #0
 8009f32:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8009f34:	4b22      	ldr	r3, [pc, #136]	@ (8009fc0 <USBD_CDC_DeInit+0x11c>)
 8009f36:	781b      	ldrb	r3, [r3, #0]
 8009f38:	001a      	movs	r2, r3
 8009f3a:	230f      	movs	r3, #15
 8009f3c:	401a      	ands	r2, r3
 8009f3e:	6879      	ldr	r1, [r7, #4]
 8009f40:	0013      	movs	r3, r2
 8009f42:	009b      	lsls	r3, r3, #2
 8009f44:	189b      	adds	r3, r3, r2
 8009f46:	009b      	lsls	r3, r3, #2
 8009f48:	18cb      	adds	r3, r1, r3
 8009f4a:	3326      	adds	r3, #38	@ 0x26
 8009f4c:	2200      	movs	r2, #0
 8009f4e:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8009f50:	687a      	ldr	r2, [r7, #4]
 8009f52:	23b5      	movs	r3, #181	@ 0xb5
 8009f54:	009b      	lsls	r3, r3, #2
 8009f56:	58d2      	ldr	r2, [r2, r3]
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	32b0      	adds	r2, #176	@ 0xb0
 8009f5c:	0092      	lsls	r2, r2, #2
 8009f5e:	58d3      	ldr	r3, [r2, r3]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d024      	beq.n	8009fae <USBD_CDC_DeInit+0x10a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8009f64:	687a      	ldr	r2, [r7, #4]
 8009f66:	23b5      	movs	r3, #181	@ 0xb5
 8009f68:	009b      	lsls	r3, r3, #2
 8009f6a:	58d3      	ldr	r3, [r2, r3]
 8009f6c:	687a      	ldr	r2, [r7, #4]
 8009f6e:	33b0      	adds	r3, #176	@ 0xb0
 8009f70:	009b      	lsls	r3, r3, #2
 8009f72:	18d3      	adds	r3, r2, r3
 8009f74:	3304      	adds	r3, #4
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	685b      	ldr	r3, [r3, #4]
 8009f7a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8009f7c:	687a      	ldr	r2, [r7, #4]
 8009f7e:	23b5      	movs	r3, #181	@ 0xb5
 8009f80:	009b      	lsls	r3, r3, #2
 8009f82:	58d2      	ldr	r2, [r2, r3]
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	32b0      	adds	r2, #176	@ 0xb0
 8009f88:	0092      	lsls	r2, r2, #2
 8009f8a:	58d3      	ldr	r3, [r2, r3]
 8009f8c:	0018      	movs	r0, r3
 8009f8e:	f002 fe59 	bl	800cc44 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009f92:	687a      	ldr	r2, [r7, #4]
 8009f94:	23b5      	movs	r3, #181	@ 0xb5
 8009f96:	009b      	lsls	r3, r3, #2
 8009f98:	58d2      	ldr	r2, [r2, r3]
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	32b0      	adds	r2, #176	@ 0xb0
 8009f9e:	0092      	lsls	r2, r2, #2
 8009fa0:	2100      	movs	r1, #0
 8009fa2:	50d1      	str	r1, [r2, r3]
    pdev->pClassData = NULL;
 8009fa4:	687a      	ldr	r2, [r7, #4]
 8009fa6:	23af      	movs	r3, #175	@ 0xaf
 8009fa8:	009b      	lsls	r3, r3, #2
 8009faa:	2100      	movs	r1, #0
 8009fac:	50d1      	str	r1, [r2, r3]
  }

  return (uint8_t)USBD_OK;
 8009fae:	2300      	movs	r3, #0
}
 8009fb0:	0018      	movs	r0, r3
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	b002      	add	sp, #8
 8009fb6:	bd80      	pop	{r7, pc}
 8009fb8:	200000a7 	.word	0x200000a7
 8009fbc:	200000a8 	.word	0x200000a8
 8009fc0:	200000a9 	.word	0x200000a9

08009fc4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009fc4:	b580      	push	{r7, lr}
 8009fc6:	b086      	sub	sp, #24
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
 8009fcc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009fce:	687a      	ldr	r2, [r7, #4]
 8009fd0:	23b5      	movs	r3, #181	@ 0xb5
 8009fd2:	009b      	lsls	r3, r3, #2
 8009fd4:	58d2      	ldr	r2, [r2, r3]
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	32b0      	adds	r2, #176	@ 0xb0
 8009fda:	0092      	lsls	r2, r2, #2
 8009fdc:	58d3      	ldr	r3, [r2, r3]
 8009fde:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8009fe0:	230d      	movs	r3, #13
 8009fe2:	18fb      	adds	r3, r7, r3
 8009fe4:	2200      	movs	r2, #0
 8009fe6:	701a      	strb	r2, [r3, #0]
  uint16_t status_info = 0U;
 8009fe8:	230a      	movs	r3, #10
 8009fea:	18fb      	adds	r3, r7, r3
 8009fec:	2200      	movs	r2, #0
 8009fee:	801a      	strh	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009ff0:	2317      	movs	r3, #23
 8009ff2:	18fb      	adds	r3, r7, r3
 8009ff4:	2200      	movs	r2, #0
 8009ff6:	701a      	strb	r2, [r3, #0]

  if (hcdc == NULL)
 8009ff8:	693b      	ldr	r3, [r7, #16]
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d101      	bne.n	800a002 <USBD_CDC_Setup+0x3e>
  {
    return (uint8_t)USBD_FAIL;
 8009ffe:	2303      	movs	r3, #3
 800a000:	e0d1      	b.n	800a1a6 <USBD_CDC_Setup+0x1e2>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a002:	683b      	ldr	r3, [r7, #0]
 800a004:	781b      	ldrb	r3, [r3, #0]
 800a006:	001a      	movs	r2, r3
 800a008:	2360      	movs	r3, #96	@ 0x60
 800a00a:	4013      	ands	r3, r2
 800a00c:	d05b      	beq.n	800a0c6 <USBD_CDC_Setup+0x102>
 800a00e:	2b20      	cmp	r3, #32
 800a010:	d000      	beq.n	800a014 <USBD_CDC_Setup+0x50>
 800a012:	e0ba      	b.n	800a18a <USBD_CDC_Setup+0x1c6>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800a014:	683b      	ldr	r3, [r7, #0]
 800a016:	88db      	ldrh	r3, [r3, #6]
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d043      	beq.n	800a0a4 <USBD_CDC_Setup+0xe0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800a01c:	683b      	ldr	r3, [r7, #0]
 800a01e:	781b      	ldrb	r3, [r3, #0]
 800a020:	b25b      	sxtb	r3, r3
 800a022:	2b00      	cmp	r3, #0
 800a024:	da22      	bge.n	800a06c <USBD_CDC_Setup+0xa8>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a026:	687a      	ldr	r2, [r7, #4]
 800a028:	23b5      	movs	r3, #181	@ 0xb5
 800a02a:	009b      	lsls	r3, r3, #2
 800a02c:	58d3      	ldr	r3, [r2, r3]
 800a02e:	687a      	ldr	r2, [r7, #4]
 800a030:	33b0      	adds	r3, #176	@ 0xb0
 800a032:	009b      	lsls	r3, r3, #2
 800a034:	18d3      	adds	r3, r2, r3
 800a036:	3304      	adds	r3, #4
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	689b      	ldr	r3, [r3, #8]
 800a03c:	683a      	ldr	r2, [r7, #0]
 800a03e:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800a040:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a042:	683a      	ldr	r2, [r7, #0]
 800a044:	88d2      	ldrh	r2, [r2, #6]
 800a046:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800a048:	683b      	ldr	r3, [r7, #0]
 800a04a:	88db      	ldrh	r3, [r3, #6]
 800a04c:	220e      	movs	r2, #14
 800a04e:	18ba      	adds	r2, r7, r2
 800a050:	b299      	uxth	r1, r3
 800a052:	2907      	cmp	r1, #7
 800a054:	d900      	bls.n	800a058 <USBD_CDC_Setup+0x94>
 800a056:	2307      	movs	r3, #7
 800a058:	8013      	strh	r3, [r2, #0]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800a05a:	6939      	ldr	r1, [r7, #16]
 800a05c:	230e      	movs	r3, #14
 800a05e:	18fb      	adds	r3, r7, r3
 800a060:	881a      	ldrh	r2, [r3, #0]
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	0018      	movs	r0, r3
 800a066:	f001 ffa7 	bl	800bfb8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800a06a:	e099      	b.n	800a1a0 <USBD_CDC_Setup+0x1dc>
          hcdc->CmdOpCode = req->bRequest;
 800a06c:	683b      	ldr	r3, [r7, #0]
 800a06e:	7859      	ldrb	r1, [r3, #1]
 800a070:	693a      	ldr	r2, [r7, #16]
 800a072:	2380      	movs	r3, #128	@ 0x80
 800a074:	009b      	lsls	r3, r3, #2
 800a076:	54d1      	strb	r1, [r2, r3]
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800a078:	683b      	ldr	r3, [r7, #0]
 800a07a:	88db      	ldrh	r3, [r3, #6]
 800a07c:	2b3f      	cmp	r3, #63	@ 0x3f
 800a07e:	d803      	bhi.n	800a088 <USBD_CDC_Setup+0xc4>
 800a080:	683b      	ldr	r3, [r7, #0]
 800a082:	88db      	ldrh	r3, [r3, #6]
 800a084:	b2da      	uxtb	r2, r3
 800a086:	e000      	b.n	800a08a <USBD_CDC_Setup+0xc6>
 800a088:	2240      	movs	r2, #64	@ 0x40
 800a08a:	693b      	ldr	r3, [r7, #16]
 800a08c:	4948      	ldr	r1, [pc, #288]	@ (800a1b0 <USBD_CDC_Setup+0x1ec>)
 800a08e:	545a      	strb	r2, [r3, r1]
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800a090:	6939      	ldr	r1, [r7, #16]
 800a092:	693b      	ldr	r3, [r7, #16]
 800a094:	4a46      	ldr	r2, [pc, #280]	@ (800a1b0 <USBD_CDC_Setup+0x1ec>)
 800a096:	5c9b      	ldrb	r3, [r3, r2]
 800a098:	001a      	movs	r2, r3
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	0018      	movs	r0, r3
 800a09e:	f001 ffb8 	bl	800c012 <USBD_CtlPrepareRx>
      break;
 800a0a2:	e07d      	b.n	800a1a0 <USBD_CDC_Setup+0x1dc>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a0a4:	687a      	ldr	r2, [r7, #4]
 800a0a6:	23b5      	movs	r3, #181	@ 0xb5
 800a0a8:	009b      	lsls	r3, r3, #2
 800a0aa:	58d3      	ldr	r3, [r2, r3]
 800a0ac:	687a      	ldr	r2, [r7, #4]
 800a0ae:	33b0      	adds	r3, #176	@ 0xb0
 800a0b0:	009b      	lsls	r3, r3, #2
 800a0b2:	18d3      	adds	r3, r2, r3
 800a0b4:	3304      	adds	r3, #4
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	689b      	ldr	r3, [r3, #8]
 800a0ba:	683a      	ldr	r2, [r7, #0]
 800a0bc:	7850      	ldrb	r0, [r2, #1]
 800a0be:	6839      	ldr	r1, [r7, #0]
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	4798      	blx	r3
      break;
 800a0c4:	e06c      	b.n	800a1a0 <USBD_CDC_Setup+0x1dc>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a0c6:	683b      	ldr	r3, [r7, #0]
 800a0c8:	785b      	ldrb	r3, [r3, #1]
 800a0ca:	2b0b      	cmp	r3, #11
 800a0cc:	d03c      	beq.n	800a148 <USBD_CDC_Setup+0x184>
 800a0ce:	dc4d      	bgt.n	800a16c <USBD_CDC_Setup+0x1a8>
 800a0d0:	2b0a      	cmp	r3, #10
 800a0d2:	d01f      	beq.n	800a114 <USBD_CDC_Setup+0x150>
 800a0d4:	dc4a      	bgt.n	800a16c <USBD_CDC_Setup+0x1a8>
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d002      	beq.n	800a0e0 <USBD_CDC_Setup+0x11c>
 800a0da:	2b01      	cmp	r3, #1
 800a0dc:	d051      	beq.n	800a182 <USBD_CDC_Setup+0x1be>
 800a0de:	e045      	b.n	800a16c <USBD_CDC_Setup+0x1a8>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0e0:	687a      	ldr	r2, [r7, #4]
 800a0e2:	23a7      	movs	r3, #167	@ 0xa7
 800a0e4:	009b      	lsls	r3, r3, #2
 800a0e6:	5cd3      	ldrb	r3, [r2, r3]
 800a0e8:	b2db      	uxtb	r3, r3
 800a0ea:	2b03      	cmp	r3, #3
 800a0ec:	d107      	bne.n	800a0fe <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a0ee:	230a      	movs	r3, #10
 800a0f0:	18f9      	adds	r1, r7, r3
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	2202      	movs	r2, #2
 800a0f6:	0018      	movs	r0, r3
 800a0f8:	f001 ff5e 	bl	800bfb8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a0fc:	e044      	b.n	800a188 <USBD_CDC_Setup+0x1c4>
            USBD_CtlError(pdev, req);
 800a0fe:	683a      	ldr	r2, [r7, #0]
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	0011      	movs	r1, r2
 800a104:	0018      	movs	r0, r3
 800a106:	f001 fecf 	bl	800bea8 <USBD_CtlError>
            ret = USBD_FAIL;
 800a10a:	2317      	movs	r3, #23
 800a10c:	18fb      	adds	r3, r7, r3
 800a10e:	2203      	movs	r2, #3
 800a110:	701a      	strb	r2, [r3, #0]
          break;
 800a112:	e039      	b.n	800a188 <USBD_CDC_Setup+0x1c4>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a114:	687a      	ldr	r2, [r7, #4]
 800a116:	23a7      	movs	r3, #167	@ 0xa7
 800a118:	009b      	lsls	r3, r3, #2
 800a11a:	5cd3      	ldrb	r3, [r2, r3]
 800a11c:	b2db      	uxtb	r3, r3
 800a11e:	2b03      	cmp	r3, #3
 800a120:	d107      	bne.n	800a132 <USBD_CDC_Setup+0x16e>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a122:	230d      	movs	r3, #13
 800a124:	18f9      	adds	r1, r7, r3
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	2201      	movs	r2, #1
 800a12a:	0018      	movs	r0, r3
 800a12c:	f001 ff44 	bl	800bfb8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a130:	e02a      	b.n	800a188 <USBD_CDC_Setup+0x1c4>
            USBD_CtlError(pdev, req);
 800a132:	683a      	ldr	r2, [r7, #0]
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	0011      	movs	r1, r2
 800a138:	0018      	movs	r0, r3
 800a13a:	f001 feb5 	bl	800bea8 <USBD_CtlError>
            ret = USBD_FAIL;
 800a13e:	2317      	movs	r3, #23
 800a140:	18fb      	adds	r3, r7, r3
 800a142:	2203      	movs	r2, #3
 800a144:	701a      	strb	r2, [r3, #0]
          break;
 800a146:	e01f      	b.n	800a188 <USBD_CDC_Setup+0x1c4>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a148:	687a      	ldr	r2, [r7, #4]
 800a14a:	23a7      	movs	r3, #167	@ 0xa7
 800a14c:	009b      	lsls	r3, r3, #2
 800a14e:	5cd3      	ldrb	r3, [r2, r3]
 800a150:	b2db      	uxtb	r3, r3
 800a152:	2b03      	cmp	r3, #3
 800a154:	d017      	beq.n	800a186 <USBD_CDC_Setup+0x1c2>
          {
            USBD_CtlError(pdev, req);
 800a156:	683a      	ldr	r2, [r7, #0]
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	0011      	movs	r1, r2
 800a15c:	0018      	movs	r0, r3
 800a15e:	f001 fea3 	bl	800bea8 <USBD_CtlError>
            ret = USBD_FAIL;
 800a162:	2317      	movs	r3, #23
 800a164:	18fb      	adds	r3, r7, r3
 800a166:	2203      	movs	r2, #3
 800a168:	701a      	strb	r2, [r3, #0]
          }
          break;
 800a16a:	e00c      	b.n	800a186 <USBD_CDC_Setup+0x1c2>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800a16c:	683a      	ldr	r2, [r7, #0]
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	0011      	movs	r1, r2
 800a172:	0018      	movs	r0, r3
 800a174:	f001 fe98 	bl	800bea8 <USBD_CtlError>
          ret = USBD_FAIL;
 800a178:	2317      	movs	r3, #23
 800a17a:	18fb      	adds	r3, r7, r3
 800a17c:	2203      	movs	r2, #3
 800a17e:	701a      	strb	r2, [r3, #0]
          break;
 800a180:	e002      	b.n	800a188 <USBD_CDC_Setup+0x1c4>
          break;
 800a182:	46c0      	nop			@ (mov r8, r8)
 800a184:	e00c      	b.n	800a1a0 <USBD_CDC_Setup+0x1dc>
          break;
 800a186:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800a188:	e00a      	b.n	800a1a0 <USBD_CDC_Setup+0x1dc>

    default:
      USBD_CtlError(pdev, req);
 800a18a:	683a      	ldr	r2, [r7, #0]
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	0011      	movs	r1, r2
 800a190:	0018      	movs	r0, r3
 800a192:	f001 fe89 	bl	800bea8 <USBD_CtlError>
      ret = USBD_FAIL;
 800a196:	2317      	movs	r3, #23
 800a198:	18fb      	adds	r3, r7, r3
 800a19a:	2203      	movs	r2, #3
 800a19c:	701a      	strb	r2, [r3, #0]
      break;
 800a19e:	46c0      	nop			@ (mov r8, r8)
  }

  return (uint8_t)ret;
 800a1a0:	2317      	movs	r3, #23
 800a1a2:	18fb      	adds	r3, r7, r3
 800a1a4:	781b      	ldrb	r3, [r3, #0]
}
 800a1a6:	0018      	movs	r0, r3
 800a1a8:	46bd      	mov	sp, r7
 800a1aa:	b006      	add	sp, #24
 800a1ac:	bd80      	pop	{r7, pc}
 800a1ae:	46c0      	nop			@ (mov r8, r8)
 800a1b0:	00000201 	.word	0x00000201

0800a1b4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a1b4:	b590      	push	{r4, r7, lr}
 800a1b6:	b085      	sub	sp, #20
 800a1b8:	af00      	add	r7, sp, #0
 800a1ba:	6078      	str	r0, [r7, #4]
 800a1bc:	000a      	movs	r2, r1
 800a1be:	1cfb      	adds	r3, r7, #3
 800a1c0:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800a1c2:	687a      	ldr	r2, [r7, #4]
 800a1c4:	23b2      	movs	r3, #178	@ 0xb2
 800a1c6:	009b      	lsls	r3, r3, #2
 800a1c8:	58d3      	ldr	r3, [r2, r3]
 800a1ca:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a1cc:	687a      	ldr	r2, [r7, #4]
 800a1ce:	23b5      	movs	r3, #181	@ 0xb5
 800a1d0:	009b      	lsls	r3, r3, #2
 800a1d2:	58d2      	ldr	r2, [r2, r3]
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	32b0      	adds	r2, #176	@ 0xb0
 800a1d8:	0092      	lsls	r2, r2, #2
 800a1da:	58d3      	ldr	r3, [r2, r3]
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d101      	bne.n	800a1e4 <USBD_CDC_DataIn+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800a1e0:	2303      	movs	r3, #3
 800a1e2:	e072      	b.n	800a2ca <USBD_CDC_DataIn+0x116>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a1e4:	687a      	ldr	r2, [r7, #4]
 800a1e6:	23b5      	movs	r3, #181	@ 0xb5
 800a1e8:	009b      	lsls	r3, r3, #2
 800a1ea:	58d2      	ldr	r2, [r2, r3]
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	32b0      	adds	r2, #176	@ 0xb0
 800a1f0:	0092      	lsls	r2, r2, #2
 800a1f2:	58d3      	ldr	r3, [r2, r3]
 800a1f4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a1f6:	1cfb      	adds	r3, r7, #3
 800a1f8:	781b      	ldrb	r3, [r3, #0]
 800a1fa:	220f      	movs	r2, #15
 800a1fc:	401a      	ands	r2, r3
 800a1fe:	6879      	ldr	r1, [r7, #4]
 800a200:	0013      	movs	r3, r2
 800a202:	009b      	lsls	r3, r3, #2
 800a204:	189b      	adds	r3, r3, r2
 800a206:	009b      	lsls	r3, r3, #2
 800a208:	18cb      	adds	r3, r1, r3
 800a20a:	3318      	adds	r3, #24
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d031      	beq.n	800a276 <USBD_CDC_DataIn+0xc2>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800a212:	1cfb      	adds	r3, r7, #3
 800a214:	781b      	ldrb	r3, [r3, #0]
 800a216:	220f      	movs	r2, #15
 800a218:	401a      	ands	r2, r3
 800a21a:	6879      	ldr	r1, [r7, #4]
 800a21c:	0013      	movs	r3, r2
 800a21e:	009b      	lsls	r3, r3, #2
 800a220:	189b      	adds	r3, r3, r2
 800a222:	009b      	lsls	r3, r3, #2
 800a224:	18cb      	adds	r3, r1, r3
 800a226:	3318      	adds	r3, #24
 800a228:	6818      	ldr	r0, [r3, #0]
 800a22a:	1cfb      	adds	r3, r7, #3
 800a22c:	781b      	ldrb	r3, [r3, #0]
 800a22e:	220f      	movs	r2, #15
 800a230:	401a      	ands	r2, r3
 800a232:	68f9      	ldr	r1, [r7, #12]
 800a234:	0013      	movs	r3, r2
 800a236:	009b      	lsls	r3, r3, #2
 800a238:	189b      	adds	r3, r3, r2
 800a23a:	00db      	lsls	r3, r3, #3
 800a23c:	18cb      	adds	r3, r1, r3
 800a23e:	3324      	adds	r3, #36	@ 0x24
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	0019      	movs	r1, r3
 800a244:	f7f6 f800 	bl	8000248 <__aeabi_uidivmod>
 800a248:	1e0b      	subs	r3, r1, #0
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a24a:	d114      	bne.n	800a276 <USBD_CDC_DataIn+0xc2>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800a24c:	1cfb      	adds	r3, r7, #3
 800a24e:	781b      	ldrb	r3, [r3, #0]
 800a250:	220f      	movs	r2, #15
 800a252:	401a      	ands	r2, r3
 800a254:	6879      	ldr	r1, [r7, #4]
 800a256:	0013      	movs	r3, r2
 800a258:	009b      	lsls	r3, r3, #2
 800a25a:	189b      	adds	r3, r3, r2
 800a25c:	009b      	lsls	r3, r3, #2
 800a25e:	18cb      	adds	r3, r1, r3
 800a260:	3318      	adds	r3, #24
 800a262:	2200      	movs	r2, #0
 800a264:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a266:	1cfb      	adds	r3, r7, #3
 800a268:	7819      	ldrb	r1, [r3, #0]
 800a26a:	6878      	ldr	r0, [r7, #4]
 800a26c:	2300      	movs	r3, #0
 800a26e:	2200      	movs	r2, #0
 800a270:	f002 fc2c 	bl	800cacc <USBD_LL_Transmit>
 800a274:	e028      	b.n	800a2c8 <USBD_CDC_DataIn+0x114>
  }
  else
  {
    hcdc->TxState = 0U;
 800a276:	68ba      	ldr	r2, [r7, #8]
 800a278:	2385      	movs	r3, #133	@ 0x85
 800a27a:	009b      	lsls	r3, r3, #2
 800a27c:	2100      	movs	r1, #0
 800a27e:	50d1      	str	r1, [r2, r3]

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800a280:	687a      	ldr	r2, [r7, #4]
 800a282:	23b5      	movs	r3, #181	@ 0xb5
 800a284:	009b      	lsls	r3, r3, #2
 800a286:	58d3      	ldr	r3, [r2, r3]
 800a288:	687a      	ldr	r2, [r7, #4]
 800a28a:	33b0      	adds	r3, #176	@ 0xb0
 800a28c:	009b      	lsls	r3, r3, #2
 800a28e:	18d3      	adds	r3, r2, r3
 800a290:	3304      	adds	r3, #4
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	691b      	ldr	r3, [r3, #16]
 800a296:	2b00      	cmp	r3, #0
 800a298:	d016      	beq.n	800a2c8 <USBD_CDC_DataIn+0x114>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a29a:	687a      	ldr	r2, [r7, #4]
 800a29c:	23b5      	movs	r3, #181	@ 0xb5
 800a29e:	009b      	lsls	r3, r3, #2
 800a2a0:	58d3      	ldr	r3, [r2, r3]
 800a2a2:	687a      	ldr	r2, [r7, #4]
 800a2a4:	33b0      	adds	r3, #176	@ 0xb0
 800a2a6:	009b      	lsls	r3, r3, #2
 800a2a8:	18d3      	adds	r3, r2, r3
 800a2aa:	3304      	adds	r3, #4
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	691c      	ldr	r4, [r3, #16]
 800a2b0:	68ba      	ldr	r2, [r7, #8]
 800a2b2:	2382      	movs	r3, #130	@ 0x82
 800a2b4:	009b      	lsls	r3, r3, #2
 800a2b6:	58d0      	ldr	r0, [r2, r3]
 800a2b8:	68bb      	ldr	r3, [r7, #8]
 800a2ba:	2284      	movs	r2, #132	@ 0x84
 800a2bc:	0092      	lsls	r2, r2, #2
 800a2be:	1899      	adds	r1, r3, r2
 800a2c0:	1cfb      	adds	r3, r7, #3
 800a2c2:	781b      	ldrb	r3, [r3, #0]
 800a2c4:	001a      	movs	r2, r3
 800a2c6:	47a0      	blx	r4
    }
  }

  return (uint8_t)USBD_OK;
 800a2c8:	2300      	movs	r3, #0
}
 800a2ca:	0018      	movs	r0, r3
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	b005      	add	sp, #20
 800a2d0:	bd90      	pop	{r4, r7, pc}

0800a2d2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a2d2:	b580      	push	{r7, lr}
 800a2d4:	b084      	sub	sp, #16
 800a2d6:	af00      	add	r7, sp, #0
 800a2d8:	6078      	str	r0, [r7, #4]
 800a2da:	000a      	movs	r2, r1
 800a2dc:	1cfb      	adds	r3, r7, #3
 800a2de:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a2e0:	687a      	ldr	r2, [r7, #4]
 800a2e2:	23b5      	movs	r3, #181	@ 0xb5
 800a2e4:	009b      	lsls	r3, r3, #2
 800a2e6:	58d2      	ldr	r2, [r2, r3]
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	32b0      	adds	r2, #176	@ 0xb0
 800a2ec:	0092      	lsls	r2, r2, #2
 800a2ee:	58d3      	ldr	r3, [r2, r3]
 800a2f0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a2f2:	687a      	ldr	r2, [r7, #4]
 800a2f4:	23b5      	movs	r3, #181	@ 0xb5
 800a2f6:	009b      	lsls	r3, r3, #2
 800a2f8:	58d2      	ldr	r2, [r2, r3]
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	32b0      	adds	r2, #176	@ 0xb0
 800a2fe:	0092      	lsls	r2, r2, #2
 800a300:	58d3      	ldr	r3, [r2, r3]
 800a302:	2b00      	cmp	r3, #0
 800a304:	d101      	bne.n	800a30a <USBD_CDC_DataOut+0x38>
  {
    return (uint8_t)USBD_FAIL;
 800a306:	2303      	movs	r3, #3
 800a308:	e022      	b.n	800a350 <USBD_CDC_DataOut+0x7e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a30a:	1cfb      	adds	r3, r7, #3
 800a30c:	781a      	ldrb	r2, [r3, #0]
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	0011      	movs	r1, r2
 800a312:	0018      	movs	r0, r3
 800a314:	f002 fc3a 	bl	800cb8c <USBD_LL_GetRxDataSize>
 800a318:	0001      	movs	r1, r0
 800a31a:	68fa      	ldr	r2, [r7, #12]
 800a31c:	2383      	movs	r3, #131	@ 0x83
 800a31e:	009b      	lsls	r3, r3, #2
 800a320:	50d1      	str	r1, [r2, r3]

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a322:	687a      	ldr	r2, [r7, #4]
 800a324:	23b5      	movs	r3, #181	@ 0xb5
 800a326:	009b      	lsls	r3, r3, #2
 800a328:	58d3      	ldr	r3, [r2, r3]
 800a32a:	687a      	ldr	r2, [r7, #4]
 800a32c:	33b0      	adds	r3, #176	@ 0xb0
 800a32e:	009b      	lsls	r3, r3, #2
 800a330:	18d3      	adds	r3, r2, r3
 800a332:	3304      	adds	r3, #4
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	68da      	ldr	r2, [r3, #12]
 800a338:	68f9      	ldr	r1, [r7, #12]
 800a33a:	2381      	movs	r3, #129	@ 0x81
 800a33c:	009b      	lsls	r3, r3, #2
 800a33e:	58c8      	ldr	r0, [r1, r3]
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	2183      	movs	r1, #131	@ 0x83
 800a344:	0089      	lsls	r1, r1, #2
 800a346:	468c      	mov	ip, r1
 800a348:	4463      	add	r3, ip
 800a34a:	0019      	movs	r1, r3
 800a34c:	4790      	blx	r2

  return (uint8_t)USBD_OK;
 800a34e:	2300      	movs	r3, #0
}
 800a350:	0018      	movs	r0, r3
 800a352:	46bd      	mov	sp, r7
 800a354:	b004      	add	sp, #16
 800a356:	bd80      	pop	{r7, pc}

0800a358 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a358:	b590      	push	{r4, r7, lr}
 800a35a:	b085      	sub	sp, #20
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a360:	687a      	ldr	r2, [r7, #4]
 800a362:	23b5      	movs	r3, #181	@ 0xb5
 800a364:	009b      	lsls	r3, r3, #2
 800a366:	58d2      	ldr	r2, [r2, r3]
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	32b0      	adds	r2, #176	@ 0xb0
 800a36c:	0092      	lsls	r2, r2, #2
 800a36e:	58d3      	ldr	r3, [r2, r3]
 800a370:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	2b00      	cmp	r3, #0
 800a376:	d101      	bne.n	800a37c <USBD_CDC_EP0_RxReady+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800a378:	2303      	movs	r3, #3
 800a37a:	e02b      	b.n	800a3d4 <USBD_CDC_EP0_RxReady+0x7c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a37c:	687a      	ldr	r2, [r7, #4]
 800a37e:	23b5      	movs	r3, #181	@ 0xb5
 800a380:	009b      	lsls	r3, r3, #2
 800a382:	58d3      	ldr	r3, [r2, r3]
 800a384:	687a      	ldr	r2, [r7, #4]
 800a386:	33b0      	adds	r3, #176	@ 0xb0
 800a388:	009b      	lsls	r3, r3, #2
 800a38a:	18d3      	adds	r3, r2, r3
 800a38c:	3304      	adds	r3, #4
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	2b00      	cmp	r3, #0
 800a392:	d01e      	beq.n	800a3d2 <USBD_CDC_EP0_RxReady+0x7a>
 800a394:	68fa      	ldr	r2, [r7, #12]
 800a396:	2380      	movs	r3, #128	@ 0x80
 800a398:	009b      	lsls	r3, r3, #2
 800a39a:	5cd3      	ldrb	r3, [r2, r3]
 800a39c:	2bff      	cmp	r3, #255	@ 0xff
 800a39e:	d018      	beq.n	800a3d2 <USBD_CDC_EP0_RxReady+0x7a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a3a0:	687a      	ldr	r2, [r7, #4]
 800a3a2:	23b5      	movs	r3, #181	@ 0xb5
 800a3a4:	009b      	lsls	r3, r3, #2
 800a3a6:	58d3      	ldr	r3, [r2, r3]
 800a3a8:	687a      	ldr	r2, [r7, #4]
 800a3aa:	33b0      	adds	r3, #176	@ 0xb0
 800a3ac:	009b      	lsls	r3, r3, #2
 800a3ae:	18d3      	adds	r3, r2, r3
 800a3b0:	3304      	adds	r3, #4
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	689b      	ldr	r3, [r3, #8]
 800a3b6:	68f9      	ldr	r1, [r7, #12]
 800a3b8:	2280      	movs	r2, #128	@ 0x80
 800a3ba:	0092      	lsls	r2, r2, #2
 800a3bc:	5c88      	ldrb	r0, [r1, r2]
                                                                     (uint8_t *)hcdc->data,
 800a3be:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800a3c0:	68fa      	ldr	r2, [r7, #12]
 800a3c2:	4c06      	ldr	r4, [pc, #24]	@ (800a3dc <USBD_CDC_EP0_RxReady+0x84>)
 800a3c4:	5d12      	ldrb	r2, [r2, r4]
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a3c6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a3c8:	68fa      	ldr	r2, [r7, #12]
 800a3ca:	2380      	movs	r3, #128	@ 0x80
 800a3cc:	009b      	lsls	r3, r3, #2
 800a3ce:	21ff      	movs	r1, #255	@ 0xff
 800a3d0:	54d1      	strb	r1, [r2, r3]
  }

  return (uint8_t)USBD_OK;
 800a3d2:	2300      	movs	r3, #0
}
 800a3d4:	0018      	movs	r0, r3
 800a3d6:	46bd      	mov	sp, r7
 800a3d8:	b005      	add	sp, #20
 800a3da:	bd90      	pop	{r4, r7, pc}
 800a3dc:	00000201 	.word	0x00000201

0800a3e0 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a3e0:	b580      	push	{r7, lr}
 800a3e2:	b086      	sub	sp, #24
 800a3e4:	af00      	add	r7, sp, #0
 800a3e6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a3e8:	4b20      	ldr	r3, [pc, #128]	@ (800a46c <USBD_CDC_GetFSCfgDesc+0x8c>)
 800a3ea:	2182      	movs	r1, #130	@ 0x82
 800a3ec:	0018      	movs	r0, r3
 800a3ee:	f000 fdbc 	bl	800af6a <USBD_GetEpDesc>
 800a3f2:	0003      	movs	r3, r0
 800a3f4:	617b      	str	r3, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a3f6:	4b1d      	ldr	r3, [pc, #116]	@ (800a46c <USBD_CDC_GetFSCfgDesc+0x8c>)
 800a3f8:	2101      	movs	r1, #1
 800a3fa:	0018      	movs	r0, r3
 800a3fc:	f000 fdb5 	bl	800af6a <USBD_GetEpDesc>
 800a400:	0003      	movs	r3, r0
 800a402:	613b      	str	r3, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a404:	4b19      	ldr	r3, [pc, #100]	@ (800a46c <USBD_CDC_GetFSCfgDesc+0x8c>)
 800a406:	2181      	movs	r1, #129	@ 0x81
 800a408:	0018      	movs	r0, r3
 800a40a:	f000 fdae 	bl	800af6a <USBD_GetEpDesc>
 800a40e:	0003      	movs	r3, r0
 800a410:	60fb      	str	r3, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a412:	697b      	ldr	r3, [r7, #20]
 800a414:	2b00      	cmp	r3, #0
 800a416:	d002      	beq.n	800a41e <USBD_CDC_GetFSCfgDesc+0x3e>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a418:	697b      	ldr	r3, [r7, #20]
 800a41a:	2210      	movs	r2, #16
 800a41c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a41e:	693b      	ldr	r3, [r7, #16]
 800a420:	2b00      	cmp	r3, #0
 800a422:	d00b      	beq.n	800a43c <USBD_CDC_GetFSCfgDesc+0x5c>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a424:	693b      	ldr	r3, [r7, #16]
 800a426:	791a      	ldrb	r2, [r3, #4]
 800a428:	2100      	movs	r1, #0
 800a42a:	400a      	ands	r2, r1
 800a42c:	1c11      	adds	r1, r2, #0
 800a42e:	2240      	movs	r2, #64	@ 0x40
 800a430:	430a      	orrs	r2, r1
 800a432:	711a      	strb	r2, [r3, #4]
 800a434:	795a      	ldrb	r2, [r3, #5]
 800a436:	2100      	movs	r1, #0
 800a438:	400a      	ands	r2, r1
 800a43a:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d00b      	beq.n	800a45a <USBD_CDC_GetFSCfgDesc+0x7a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	791a      	ldrb	r2, [r3, #4]
 800a446:	2100      	movs	r1, #0
 800a448:	400a      	ands	r2, r1
 800a44a:	1c11      	adds	r1, r2, #0
 800a44c:	2240      	movs	r2, #64	@ 0x40
 800a44e:	430a      	orrs	r2, r1
 800a450:	711a      	strb	r2, [r3, #4]
 800a452:	795a      	ldrb	r2, [r3, #5]
 800a454:	2100      	movs	r1, #0
 800a456:	400a      	ands	r2, r1
 800a458:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	2243      	movs	r2, #67	@ 0x43
 800a45e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a460:	4b02      	ldr	r3, [pc, #8]	@ (800a46c <USBD_CDC_GetFSCfgDesc+0x8c>)
}
 800a462:	0018      	movs	r0, r3
 800a464:	46bd      	mov	sp, r7
 800a466:	b006      	add	sp, #24
 800a468:	bd80      	pop	{r7, pc}
 800a46a:	46c0      	nop			@ (mov r8, r8)
 800a46c:	20000064 	.word	0x20000064

0800a470 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a470:	b580      	push	{r7, lr}
 800a472:	b086      	sub	sp, #24
 800a474:	af00      	add	r7, sp, #0
 800a476:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a478:	4b20      	ldr	r3, [pc, #128]	@ (800a4fc <USBD_CDC_GetHSCfgDesc+0x8c>)
 800a47a:	2182      	movs	r1, #130	@ 0x82
 800a47c:	0018      	movs	r0, r3
 800a47e:	f000 fd74 	bl	800af6a <USBD_GetEpDesc>
 800a482:	0003      	movs	r3, r0
 800a484:	617b      	str	r3, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a486:	4b1d      	ldr	r3, [pc, #116]	@ (800a4fc <USBD_CDC_GetHSCfgDesc+0x8c>)
 800a488:	2101      	movs	r1, #1
 800a48a:	0018      	movs	r0, r3
 800a48c:	f000 fd6d 	bl	800af6a <USBD_GetEpDesc>
 800a490:	0003      	movs	r3, r0
 800a492:	613b      	str	r3, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a494:	4b19      	ldr	r3, [pc, #100]	@ (800a4fc <USBD_CDC_GetHSCfgDesc+0x8c>)
 800a496:	2181      	movs	r1, #129	@ 0x81
 800a498:	0018      	movs	r0, r3
 800a49a:	f000 fd66 	bl	800af6a <USBD_GetEpDesc>
 800a49e:	0003      	movs	r3, r0
 800a4a0:	60fb      	str	r3, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a4a2:	697b      	ldr	r3, [r7, #20]
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d002      	beq.n	800a4ae <USBD_CDC_GetHSCfgDesc+0x3e>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800a4a8:	697b      	ldr	r3, [r7, #20]
 800a4aa:	2210      	movs	r2, #16
 800a4ac:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a4ae:	693b      	ldr	r3, [r7, #16]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d00b      	beq.n	800a4cc <USBD_CDC_GetHSCfgDesc+0x5c>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a4b4:	693b      	ldr	r3, [r7, #16]
 800a4b6:	791a      	ldrb	r2, [r3, #4]
 800a4b8:	2100      	movs	r1, #0
 800a4ba:	400a      	ands	r2, r1
 800a4bc:	711a      	strb	r2, [r3, #4]
 800a4be:	795a      	ldrb	r2, [r3, #5]
 800a4c0:	2100      	movs	r1, #0
 800a4c2:	400a      	ands	r2, r1
 800a4c4:	1c11      	adds	r1, r2, #0
 800a4c6:	2202      	movs	r2, #2
 800a4c8:	430a      	orrs	r2, r1
 800a4ca:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d00b      	beq.n	800a4ea <USBD_CDC_GetHSCfgDesc+0x7a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	791a      	ldrb	r2, [r3, #4]
 800a4d6:	2100      	movs	r1, #0
 800a4d8:	400a      	ands	r2, r1
 800a4da:	711a      	strb	r2, [r3, #4]
 800a4dc:	795a      	ldrb	r2, [r3, #5]
 800a4de:	2100      	movs	r1, #0
 800a4e0:	400a      	ands	r2, r1
 800a4e2:	1c11      	adds	r1, r2, #0
 800a4e4:	2202      	movs	r2, #2
 800a4e6:	430a      	orrs	r2, r1
 800a4e8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	2243      	movs	r2, #67	@ 0x43
 800a4ee:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a4f0:	4b02      	ldr	r3, [pc, #8]	@ (800a4fc <USBD_CDC_GetHSCfgDesc+0x8c>)
}
 800a4f2:	0018      	movs	r0, r3
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	b006      	add	sp, #24
 800a4f8:	bd80      	pop	{r7, pc}
 800a4fa:	46c0      	nop			@ (mov r8, r8)
 800a4fc:	20000064 	.word	0x20000064

0800a500 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a500:	b580      	push	{r7, lr}
 800a502:	b086      	sub	sp, #24
 800a504:	af00      	add	r7, sp, #0
 800a506:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a508:	4b20      	ldr	r3, [pc, #128]	@ (800a58c <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
 800a50a:	2182      	movs	r1, #130	@ 0x82
 800a50c:	0018      	movs	r0, r3
 800a50e:	f000 fd2c 	bl	800af6a <USBD_GetEpDesc>
 800a512:	0003      	movs	r3, r0
 800a514:	617b      	str	r3, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a516:	4b1d      	ldr	r3, [pc, #116]	@ (800a58c <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
 800a518:	2101      	movs	r1, #1
 800a51a:	0018      	movs	r0, r3
 800a51c:	f000 fd25 	bl	800af6a <USBD_GetEpDesc>
 800a520:	0003      	movs	r3, r0
 800a522:	613b      	str	r3, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a524:	4b19      	ldr	r3, [pc, #100]	@ (800a58c <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
 800a526:	2181      	movs	r1, #129	@ 0x81
 800a528:	0018      	movs	r0, r3
 800a52a:	f000 fd1e 	bl	800af6a <USBD_GetEpDesc>
 800a52e:	0003      	movs	r3, r0
 800a530:	60fb      	str	r3, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a532:	697b      	ldr	r3, [r7, #20]
 800a534:	2b00      	cmp	r3, #0
 800a536:	d002      	beq.n	800a53e <USBD_CDC_GetOtherSpeedCfgDesc+0x3e>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a538:	697b      	ldr	r3, [r7, #20]
 800a53a:	2210      	movs	r2, #16
 800a53c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a53e:	693b      	ldr	r3, [r7, #16]
 800a540:	2b00      	cmp	r3, #0
 800a542:	d00b      	beq.n	800a55c <USBD_CDC_GetOtherSpeedCfgDesc+0x5c>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a544:	693b      	ldr	r3, [r7, #16]
 800a546:	791a      	ldrb	r2, [r3, #4]
 800a548:	2100      	movs	r1, #0
 800a54a:	400a      	ands	r2, r1
 800a54c:	1c11      	adds	r1, r2, #0
 800a54e:	2240      	movs	r2, #64	@ 0x40
 800a550:	430a      	orrs	r2, r1
 800a552:	711a      	strb	r2, [r3, #4]
 800a554:	795a      	ldrb	r2, [r3, #5]
 800a556:	2100      	movs	r1, #0
 800a558:	400a      	ands	r2, r1
 800a55a:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d00b      	beq.n	800a57a <USBD_CDC_GetOtherSpeedCfgDesc+0x7a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	791a      	ldrb	r2, [r3, #4]
 800a566:	2100      	movs	r1, #0
 800a568:	400a      	ands	r2, r1
 800a56a:	1c11      	adds	r1, r2, #0
 800a56c:	2240      	movs	r2, #64	@ 0x40
 800a56e:	430a      	orrs	r2, r1
 800a570:	711a      	strb	r2, [r3, #4]
 800a572:	795a      	ldrb	r2, [r3, #5]
 800a574:	2100      	movs	r1, #0
 800a576:	400a      	ands	r2, r1
 800a578:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	2243      	movs	r2, #67	@ 0x43
 800a57e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a580:	4b02      	ldr	r3, [pc, #8]	@ (800a58c <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
}
 800a582:	0018      	movs	r0, r3
 800a584:	46bd      	mov	sp, r7
 800a586:	b006      	add	sp, #24
 800a588:	bd80      	pop	{r7, pc}
 800a58a:	46c0      	nop			@ (mov r8, r8)
 800a58c:	20000064 	.word	0x20000064

0800a590 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a590:	b580      	push	{r7, lr}
 800a592:	b082      	sub	sp, #8
 800a594:	af00      	add	r7, sp, #0
 800a596:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	220a      	movs	r2, #10
 800a59c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800a59e:	4b02      	ldr	r3, [pc, #8]	@ (800a5a8 <USBD_CDC_GetDeviceQualifierDescriptor+0x18>)
}
 800a5a0:	0018      	movs	r0, r3
 800a5a2:	46bd      	mov	sp, r7
 800a5a4:	b002      	add	sp, #8
 800a5a6:	bd80      	pop	{r7, pc}
 800a5a8:	20000020 	.word	0x20000020

0800a5ac <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800a5ac:	b580      	push	{r7, lr}
 800a5ae:	b082      	sub	sp, #8
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	6078      	str	r0, [r7, #4]
 800a5b4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a5b6:	683b      	ldr	r3, [r7, #0]
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d101      	bne.n	800a5c0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a5bc:	2303      	movs	r3, #3
 800a5be:	e00b      	b.n	800a5d8 <USBD_CDC_RegisterInterface+0x2c>
  }

  pdev->pUserData[pdev->classId] = fops;
 800a5c0:	687a      	ldr	r2, [r7, #4]
 800a5c2:	23b5      	movs	r3, #181	@ 0xb5
 800a5c4:	009b      	lsls	r3, r3, #2
 800a5c6:	58d3      	ldr	r3, [r2, r3]
 800a5c8:	687a      	ldr	r2, [r7, #4]
 800a5ca:	33b0      	adds	r3, #176	@ 0xb0
 800a5cc:	009b      	lsls	r3, r3, #2
 800a5ce:	18d3      	adds	r3, r2, r3
 800a5d0:	3304      	adds	r3, #4
 800a5d2:	683a      	ldr	r2, [r7, #0]
 800a5d4:	601a      	str	r2, [r3, #0]

  return (uint8_t)USBD_OK;
 800a5d6:	2300      	movs	r3, #0
}
 800a5d8:	0018      	movs	r0, r3
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	b002      	add	sp, #8
 800a5de:	bd80      	pop	{r7, pc}

0800a5e0 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800a5e0:	b580      	push	{r7, lr}
 800a5e2:	b086      	sub	sp, #24
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	60f8      	str	r0, [r7, #12]
 800a5e8:	60b9      	str	r1, [r7, #8]
 800a5ea:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a5ec:	68fa      	ldr	r2, [r7, #12]
 800a5ee:	23b5      	movs	r3, #181	@ 0xb5
 800a5f0:	009b      	lsls	r3, r3, #2
 800a5f2:	58d2      	ldr	r2, [r2, r3]
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	32b0      	adds	r2, #176	@ 0xb0
 800a5f8:	0092      	lsls	r2, r2, #2
 800a5fa:	58d3      	ldr	r3, [r2, r3]
 800a5fc:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a5fe:	697b      	ldr	r3, [r7, #20]
 800a600:	2b00      	cmp	r3, #0
 800a602:	d101      	bne.n	800a608 <USBD_CDC_SetTxBuffer+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800a604:	2303      	movs	r3, #3
 800a606:	e00a      	b.n	800a61e <USBD_CDC_SetTxBuffer+0x3e>
  }

  hcdc->TxBuffer = pbuff;
 800a608:	697a      	ldr	r2, [r7, #20]
 800a60a:	2382      	movs	r3, #130	@ 0x82
 800a60c:	009b      	lsls	r3, r3, #2
 800a60e:	68b9      	ldr	r1, [r7, #8]
 800a610:	50d1      	str	r1, [r2, r3]
  hcdc->TxLength = length;
 800a612:	697a      	ldr	r2, [r7, #20]
 800a614:	2384      	movs	r3, #132	@ 0x84
 800a616:	009b      	lsls	r3, r3, #2
 800a618:	6879      	ldr	r1, [r7, #4]
 800a61a:	50d1      	str	r1, [r2, r3]

  return (uint8_t)USBD_OK;
 800a61c:	2300      	movs	r3, #0
}
 800a61e:	0018      	movs	r0, r3
 800a620:	46bd      	mov	sp, r7
 800a622:	b006      	add	sp, #24
 800a624:	bd80      	pop	{r7, pc}

0800a626 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800a626:	b580      	push	{r7, lr}
 800a628:	b084      	sub	sp, #16
 800a62a:	af00      	add	r7, sp, #0
 800a62c:	6078      	str	r0, [r7, #4]
 800a62e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a630:	687a      	ldr	r2, [r7, #4]
 800a632:	23b5      	movs	r3, #181	@ 0xb5
 800a634:	009b      	lsls	r3, r3, #2
 800a636:	58d2      	ldr	r2, [r2, r3]
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	32b0      	adds	r2, #176	@ 0xb0
 800a63c:	0092      	lsls	r2, r2, #2
 800a63e:	58d3      	ldr	r3, [r2, r3]
 800a640:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	2b00      	cmp	r3, #0
 800a646:	d101      	bne.n	800a64c <USBD_CDC_SetRxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800a648:	2303      	movs	r3, #3
 800a64a:	e005      	b.n	800a658 <USBD_CDC_SetRxBuffer+0x32>
  }

  hcdc->RxBuffer = pbuff;
 800a64c:	68fa      	ldr	r2, [r7, #12]
 800a64e:	2381      	movs	r3, #129	@ 0x81
 800a650:	009b      	lsls	r3, r3, #2
 800a652:	6839      	ldr	r1, [r7, #0]
 800a654:	50d1      	str	r1, [r2, r3]

  return (uint8_t)USBD_OK;
 800a656:	2300      	movs	r3, #0
}
 800a658:	0018      	movs	r0, r3
 800a65a:	46bd      	mov	sp, r7
 800a65c:	b004      	add	sp, #16
 800a65e:	bd80      	pop	{r7, pc}

0800a660 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a660:	b590      	push	{r4, r7, lr}
 800a662:	b085      	sub	sp, #20
 800a664:	af00      	add	r7, sp, #0
 800a666:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a668:	687a      	ldr	r2, [r7, #4]
 800a66a:	23b5      	movs	r3, #181	@ 0xb5
 800a66c:	009b      	lsls	r3, r3, #2
 800a66e:	58d2      	ldr	r2, [r2, r3]
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	32b0      	adds	r2, #176	@ 0xb0
 800a674:	0092      	lsls	r2, r2, #2
 800a676:	58d3      	ldr	r3, [r2, r3]
 800a678:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800a67a:	230f      	movs	r3, #15
 800a67c:	18fb      	adds	r3, r7, r3
 800a67e:	2201      	movs	r2, #1
 800a680:	701a      	strb	r2, [r3, #0]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a682:	68bb      	ldr	r3, [r7, #8]
 800a684:	2b00      	cmp	r3, #0
 800a686:	d101      	bne.n	800a68c <USBD_CDC_TransmitPacket+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800a688:	2303      	movs	r3, #3
 800a68a:	e030      	b.n	800a6ee <USBD_CDC_TransmitPacket+0x8e>
  }

  if (hcdc->TxState == 0U)
 800a68c:	68ba      	ldr	r2, [r7, #8]
 800a68e:	2385      	movs	r3, #133	@ 0x85
 800a690:	009b      	lsls	r3, r3, #2
 800a692:	58d3      	ldr	r3, [r2, r3]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d127      	bne.n	800a6e8 <USBD_CDC_TransmitPacket+0x88>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800a698:	68ba      	ldr	r2, [r7, #8]
 800a69a:	2385      	movs	r3, #133	@ 0x85
 800a69c:	009b      	lsls	r3, r3, #2
 800a69e:	2101      	movs	r1, #1
 800a6a0:	50d1      	str	r1, [r2, r3]

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800a6a2:	4b15      	ldr	r3, [pc, #84]	@ (800a6f8 <USBD_CDC_TransmitPacket+0x98>)
 800a6a4:	781b      	ldrb	r3, [r3, #0]
 800a6a6:	001a      	movs	r2, r3
 800a6a8:	230f      	movs	r3, #15
 800a6aa:	401a      	ands	r2, r3
 800a6ac:	68b9      	ldr	r1, [r7, #8]
 800a6ae:	2384      	movs	r3, #132	@ 0x84
 800a6b0:	009b      	lsls	r3, r3, #2
 800a6b2:	58c9      	ldr	r1, [r1, r3]
 800a6b4:	6878      	ldr	r0, [r7, #4]
 800a6b6:	0013      	movs	r3, r2
 800a6b8:	009b      	lsls	r3, r3, #2
 800a6ba:	189b      	adds	r3, r3, r2
 800a6bc:	009b      	lsls	r3, r3, #2
 800a6be:	18c3      	adds	r3, r0, r3
 800a6c0:	3318      	adds	r3, #24
 800a6c2:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800a6c4:	4b0c      	ldr	r3, [pc, #48]	@ (800a6f8 <USBD_CDC_TransmitPacket+0x98>)
 800a6c6:	7819      	ldrb	r1, [r3, #0]
 800a6c8:	68ba      	ldr	r2, [r7, #8]
 800a6ca:	2382      	movs	r3, #130	@ 0x82
 800a6cc:	009b      	lsls	r3, r3, #2
 800a6ce:	58d4      	ldr	r4, [r2, r3]
 800a6d0:	68ba      	ldr	r2, [r7, #8]
 800a6d2:	2384      	movs	r3, #132	@ 0x84
 800a6d4:	009b      	lsls	r3, r3, #2
 800a6d6:	58d3      	ldr	r3, [r2, r3]
 800a6d8:	6878      	ldr	r0, [r7, #4]
 800a6da:	0022      	movs	r2, r4
 800a6dc:	f002 f9f6 	bl	800cacc <USBD_LL_Transmit>

    ret = USBD_OK;
 800a6e0:	230f      	movs	r3, #15
 800a6e2:	18fb      	adds	r3, r7, r3
 800a6e4:	2200      	movs	r2, #0
 800a6e6:	701a      	strb	r2, [r3, #0]
  }

  return (uint8_t)ret;
 800a6e8:	230f      	movs	r3, #15
 800a6ea:	18fb      	adds	r3, r7, r3
 800a6ec:	781b      	ldrb	r3, [r3, #0]
}
 800a6ee:	0018      	movs	r0, r3
 800a6f0:	46bd      	mov	sp, r7
 800a6f2:	b005      	add	sp, #20
 800a6f4:	bd90      	pop	{r4, r7, pc}
 800a6f6:	46c0      	nop			@ (mov r8, r8)
 800a6f8:	200000a7 	.word	0x200000a7

0800a6fc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a6fc:	b580      	push	{r7, lr}
 800a6fe:	b084      	sub	sp, #16
 800a700:	af00      	add	r7, sp, #0
 800a702:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a704:	687a      	ldr	r2, [r7, #4]
 800a706:	23b5      	movs	r3, #181	@ 0xb5
 800a708:	009b      	lsls	r3, r3, #2
 800a70a:	58d2      	ldr	r2, [r2, r3]
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	32b0      	adds	r2, #176	@ 0xb0
 800a710:	0092      	lsls	r2, r2, #2
 800a712:	58d3      	ldr	r3, [r2, r3]
 800a714:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a716:	687a      	ldr	r2, [r7, #4]
 800a718:	23b5      	movs	r3, #181	@ 0xb5
 800a71a:	009b      	lsls	r3, r3, #2
 800a71c:	58d2      	ldr	r2, [r2, r3]
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	32b0      	adds	r2, #176	@ 0xb0
 800a722:	0092      	lsls	r2, r2, #2
 800a724:	58d3      	ldr	r3, [r2, r3]
 800a726:	2b00      	cmp	r3, #0
 800a728:	d101      	bne.n	800a72e <USBD_CDC_ReceivePacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800a72a:	2303      	movs	r3, #3
 800a72c:	e01a      	b.n	800a764 <USBD_CDC_ReceivePacket+0x68>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	7c1b      	ldrb	r3, [r3, #16]
 800a732:	2b00      	cmp	r3, #0
 800a734:	d10b      	bne.n	800a74e <USBD_CDC_ReceivePacket+0x52>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a736:	4b0d      	ldr	r3, [pc, #52]	@ (800a76c <USBD_CDC_ReceivePacket+0x70>)
 800a738:	7819      	ldrb	r1, [r3, #0]
 800a73a:	68fa      	ldr	r2, [r7, #12]
 800a73c:	2381      	movs	r3, #129	@ 0x81
 800a73e:	009b      	lsls	r3, r3, #2
 800a740:	58d2      	ldr	r2, [r2, r3]
 800a742:	2380      	movs	r3, #128	@ 0x80
 800a744:	009b      	lsls	r3, r3, #2
 800a746:	6878      	ldr	r0, [r7, #4]
 800a748:	f002 f9f0 	bl	800cb2c <USBD_LL_PrepareReceive>
 800a74c:	e009      	b.n	800a762 <USBD_CDC_ReceivePacket+0x66>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a74e:	4b07      	ldr	r3, [pc, #28]	@ (800a76c <USBD_CDC_ReceivePacket+0x70>)
 800a750:	7819      	ldrb	r1, [r3, #0]
 800a752:	68fa      	ldr	r2, [r7, #12]
 800a754:	2381      	movs	r3, #129	@ 0x81
 800a756:	009b      	lsls	r3, r3, #2
 800a758:	58d2      	ldr	r2, [r2, r3]
 800a75a:	6878      	ldr	r0, [r7, #4]
 800a75c:	2340      	movs	r3, #64	@ 0x40
 800a75e:	f002 f9e5 	bl	800cb2c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a762:	2300      	movs	r3, #0
}
 800a764:	0018      	movs	r0, r3
 800a766:	46bd      	mov	sp, r7
 800a768:	b004      	add	sp, #16
 800a76a:	bd80      	pop	{r7, pc}
 800a76c:	200000a8 	.word	0x200000a8

0800a770 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a770:	b5b0      	push	{r4, r5, r7, lr}
 800a772:	b086      	sub	sp, #24
 800a774:	af00      	add	r7, sp, #0
 800a776:	60f8      	str	r0, [r7, #12]
 800a778:	60b9      	str	r1, [r7, #8]
 800a77a:	1dfb      	adds	r3, r7, #7
 800a77c:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	2b00      	cmp	r3, #0
 800a782:	d10c      	bne.n	800a79e <USBD_Init+0x2e>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
 800a784:	4b1d      	ldr	r3, [pc, #116]	@ (800a7fc <USBD_Init+0x8c>)
 800a786:	0018      	movs	r0, r3
 800a788:	f002 fb66 	bl	800ce58 <iprintf>
 800a78c:	4b1c      	ldr	r3, [pc, #112]	@ (800a800 <USBD_Init+0x90>)
 800a78e:	0018      	movs	r0, r3
 800a790:	f002 fb62 	bl	800ce58 <iprintf>
 800a794:	200a      	movs	r0, #10
 800a796:	f002 fb6f 	bl	800ce78 <putchar>
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a79a:	2303      	movs	r3, #3
 800a79c:	e029      	b.n	800a7f2 <USBD_Init+0x82>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800a79e:	68fa      	ldr	r2, [r7, #12]
 800a7a0:	23ae      	movs	r3, #174	@ 0xae
 800a7a2:	009b      	lsls	r3, r3, #2
 800a7a4:	2100      	movs	r1, #0
 800a7a6:	50d1      	str	r1, [r2, r3]
  pdev->pUserData[0] = NULL;
 800a7a8:	68fa      	ldr	r2, [r7, #12]
 800a7aa:	23b1      	movs	r3, #177	@ 0xb1
 800a7ac:	009b      	lsls	r3, r3, #2
 800a7ae:	2100      	movs	r1, #0
 800a7b0:	50d1      	str	r1, [r2, r3]
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800a7b2:	68fa      	ldr	r2, [r7, #12]
 800a7b4:	23b4      	movs	r3, #180	@ 0xb4
 800a7b6:	009b      	lsls	r3, r3, #2
 800a7b8:	2100      	movs	r1, #0
 800a7ba:	50d1      	str	r1, [r2, r3]

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a7bc:	68bb      	ldr	r3, [r7, #8]
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d004      	beq.n	800a7cc <USBD_Init+0x5c>
  {
    pdev->pDesc = pdesc;
 800a7c2:	68fa      	ldr	r2, [r7, #12]
 800a7c4:	23ad      	movs	r3, #173	@ 0xad
 800a7c6:	009b      	lsls	r3, r3, #2
 800a7c8:	68b9      	ldr	r1, [r7, #8]
 800a7ca:	50d1      	str	r1, [r2, r3]
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a7cc:	68fa      	ldr	r2, [r7, #12]
 800a7ce:	23a7      	movs	r3, #167	@ 0xa7
 800a7d0:	009b      	lsls	r3, r3, #2
 800a7d2:	2101      	movs	r1, #1
 800a7d4:	54d1      	strb	r1, [r2, r3]
  pdev->id = id;
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	1dfa      	adds	r2, r7, #7
 800a7da:	7812      	ldrb	r2, [r2, #0]
 800a7dc:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a7de:	2517      	movs	r5, #23
 800a7e0:	197c      	adds	r4, r7, r5
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	0018      	movs	r0, r3
 800a7e6:	f001 ffc7 	bl	800c778 <USBD_LL_Init>
 800a7ea:	0003      	movs	r3, r0
 800a7ec:	7023      	strb	r3, [r4, #0]

  return ret;
 800a7ee:	197b      	adds	r3, r7, r5
 800a7f0:	781b      	ldrb	r3, [r3, #0]
}
 800a7f2:	0018      	movs	r0, r3
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	b006      	add	sp, #24
 800a7f8:	bdb0      	pop	{r4, r5, r7, pc}
 800a7fa:	46c0      	nop			@ (mov r8, r8)
 800a7fc:	0800de64 	.word	0x0800de64
 800a800:	0800de6c 	.word	0x0800de6c

0800a804 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a804:	b580      	push	{r7, lr}
 800a806:	b084      	sub	sp, #16
 800a808:	af00      	add	r7, sp, #0
 800a80a:	6078      	str	r0, [r7, #4]
 800a80c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a80e:	230e      	movs	r3, #14
 800a810:	18fb      	adds	r3, r7, r3
 800a812:	2200      	movs	r2, #0
 800a814:	801a      	strh	r2, [r3, #0]

  if (pclass == NULL)
 800a816:	683b      	ldr	r3, [r7, #0]
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d10c      	bne.n	800a836 <USBD_RegisterClass+0x32>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
 800a81c:	4b1e      	ldr	r3, [pc, #120]	@ (800a898 <USBD_RegisterClass+0x94>)
 800a81e:	0018      	movs	r0, r3
 800a820:	f002 fb1a 	bl	800ce58 <iprintf>
 800a824:	4b1d      	ldr	r3, [pc, #116]	@ (800a89c <USBD_RegisterClass+0x98>)
 800a826:	0018      	movs	r0, r3
 800a828:	f002 fb16 	bl	800ce58 <iprintf>
 800a82c:	200a      	movs	r0, #10
 800a82e:	f002 fb23 	bl	800ce78 <putchar>
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a832:	2303      	movs	r3, #3
 800a834:	e02b      	b.n	800a88e <USBD_RegisterClass+0x8a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800a836:	687a      	ldr	r2, [r7, #4]
 800a838:	23ae      	movs	r3, #174	@ 0xae
 800a83a:	009b      	lsls	r3, r3, #2
 800a83c:	6839      	ldr	r1, [r7, #0]
 800a83e:	50d1      	str	r1, [r2, r3]
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800a840:	687a      	ldr	r2, [r7, #4]
 800a842:	23b5      	movs	r3, #181	@ 0xb5
 800a844:	009b      	lsls	r3, r3, #2
 800a846:	58d2      	ldr	r2, [r2, r3]
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	32ae      	adds	r2, #174	@ 0xae
 800a84c:	0092      	lsls	r2, r2, #2
 800a84e:	58d3      	ldr	r3, [r2, r3]
 800a850:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a852:	2b00      	cmp	r3, #0
 800a854:	d011      	beq.n	800a87a <USBD_RegisterClass+0x76>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800a856:	687a      	ldr	r2, [r7, #4]
 800a858:	23b5      	movs	r3, #181	@ 0xb5
 800a85a:	009b      	lsls	r3, r3, #2
 800a85c:	58d2      	ldr	r2, [r2, r3]
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	32ae      	adds	r2, #174	@ 0xae
 800a862:	0092      	lsls	r2, r2, #2
 800a864:	58d3      	ldr	r3, [r2, r3]
 800a866:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a868:	220e      	movs	r2, #14
 800a86a:	18ba      	adds	r2, r7, r2
 800a86c:	0010      	movs	r0, r2
 800a86e:	4798      	blx	r3
 800a870:	0001      	movs	r1, r0
 800a872:	687a      	ldr	r2, [r7, #4]
 800a874:	23b4      	movs	r3, #180	@ 0xb4
 800a876:	009b      	lsls	r3, r3, #2
 800a878:	50d1      	str	r1, [r2, r3]
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800a87a:	687a      	ldr	r2, [r7, #4]
 800a87c:	23b6      	movs	r3, #182	@ 0xb6
 800a87e:	009b      	lsls	r3, r3, #2
 800a880:	58d3      	ldr	r3, [r2, r3]
 800a882:	1c59      	adds	r1, r3, #1
 800a884:	687a      	ldr	r2, [r7, #4]
 800a886:	23b6      	movs	r3, #182	@ 0xb6
 800a888:	009b      	lsls	r3, r3, #2
 800a88a:	50d1      	str	r1, [r2, r3]

  return USBD_OK;
 800a88c:	2300      	movs	r3, #0
}
 800a88e:	0018      	movs	r0, r3
 800a890:	46bd      	mov	sp, r7
 800a892:	b004      	add	sp, #16
 800a894:	bd80      	pop	{r7, pc}
 800a896:	46c0      	nop			@ (mov r8, r8)
 800a898:	0800de64 	.word	0x0800de64
 800a89c:	0800de84 	.word	0x0800de84

0800a8a0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a8a0:	b580      	push	{r7, lr}
 800a8a2:	b082      	sub	sp, #8
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	0018      	movs	r0, r3
 800a8ac:	f001 ffd6 	bl	800c85c <USBD_LL_Start>
 800a8b0:	0003      	movs	r3, r0
}
 800a8b2:	0018      	movs	r0, r3
 800a8b4:	46bd      	mov	sp, r7
 800a8b6:	b002      	add	sp, #8
 800a8b8:	bd80      	pop	{r7, pc}

0800a8ba <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800a8ba:	b580      	push	{r7, lr}
 800a8bc:	b082      	sub	sp, #8
 800a8be:	af00      	add	r7, sp, #0
 800a8c0:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a8c2:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800a8c4:	0018      	movs	r0, r3
 800a8c6:	46bd      	mov	sp, r7
 800a8c8:	b002      	add	sp, #8
 800a8ca:	bd80      	pop	{r7, pc}

0800a8cc <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a8cc:	b590      	push	{r4, r7, lr}
 800a8ce:	b085      	sub	sp, #20
 800a8d0:	af00      	add	r7, sp, #0
 800a8d2:	6078      	str	r0, [r7, #4]
 800a8d4:	000a      	movs	r2, r1
 800a8d6:	1cfb      	adds	r3, r7, #3
 800a8d8:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a8da:	210f      	movs	r1, #15
 800a8dc:	187b      	adds	r3, r7, r1
 800a8de:	2200      	movs	r2, #0
 800a8e0:	701a      	strb	r2, [r3, #0]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a8e2:	687a      	ldr	r2, [r7, #4]
 800a8e4:	23ae      	movs	r3, #174	@ 0xae
 800a8e6:	009b      	lsls	r3, r3, #2
 800a8e8:	58d3      	ldr	r3, [r2, r3]
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d00c      	beq.n	800a908 <USBD_SetClassConfig+0x3c>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800a8ee:	687a      	ldr	r2, [r7, #4]
 800a8f0:	23ae      	movs	r3, #174	@ 0xae
 800a8f2:	009b      	lsls	r3, r3, #2
 800a8f4:	58d3      	ldr	r3, [r2, r3]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	187c      	adds	r4, r7, r1
 800a8fa:	1cfa      	adds	r2, r7, #3
 800a8fc:	7811      	ldrb	r1, [r2, #0]
 800a8fe:	687a      	ldr	r2, [r7, #4]
 800a900:	0010      	movs	r0, r2
 800a902:	4798      	blx	r3
 800a904:	0003      	movs	r3, r0
 800a906:	7023      	strb	r3, [r4, #0]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a908:	230f      	movs	r3, #15
 800a90a:	18fb      	adds	r3, r7, r3
 800a90c:	781b      	ldrb	r3, [r3, #0]
}
 800a90e:	0018      	movs	r0, r3
 800a910:	46bd      	mov	sp, r7
 800a912:	b005      	add	sp, #20
 800a914:	bd90      	pop	{r4, r7, pc}

0800a916 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a916:	b590      	push	{r4, r7, lr}
 800a918:	b085      	sub	sp, #20
 800a91a:	af00      	add	r7, sp, #0
 800a91c:	6078      	str	r0, [r7, #4]
 800a91e:	000a      	movs	r2, r1
 800a920:	1cfb      	adds	r3, r7, #3
 800a922:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a924:	240f      	movs	r4, #15
 800a926:	193b      	adds	r3, r7, r4
 800a928:	2200      	movs	r2, #0
 800a92a:	701a      	strb	r2, [r3, #0]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800a92c:	687a      	ldr	r2, [r7, #4]
 800a92e:	23ae      	movs	r3, #174	@ 0xae
 800a930:	009b      	lsls	r3, r3, #2
 800a932:	58d3      	ldr	r3, [r2, r3]
 800a934:	685b      	ldr	r3, [r3, #4]
 800a936:	1cfa      	adds	r2, r7, #3
 800a938:	7811      	ldrb	r1, [r2, #0]
 800a93a:	687a      	ldr	r2, [r7, #4]
 800a93c:	0010      	movs	r0, r2
 800a93e:	4798      	blx	r3
 800a940:	1e03      	subs	r3, r0, #0
 800a942:	d002      	beq.n	800a94a <USBD_ClrClassConfig+0x34>
  {
    ret = USBD_FAIL;
 800a944:	193b      	adds	r3, r7, r4
 800a946:	2203      	movs	r2, #3
 800a948:	701a      	strb	r2, [r3, #0]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a94a:	230f      	movs	r3, #15
 800a94c:	18fb      	adds	r3, r7, r3
 800a94e:	781b      	ldrb	r3, [r3, #0]
}
 800a950:	0018      	movs	r0, r3
 800a952:	46bd      	mov	sp, r7
 800a954:	b005      	add	sp, #20
 800a956:	bd90      	pop	{r4, r7, pc}

0800a958 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a958:	b590      	push	{r4, r7, lr}
 800a95a:	b085      	sub	sp, #20
 800a95c:	af00      	add	r7, sp, #0
 800a95e:	6078      	str	r0, [r7, #4]
 800a960:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	4a30      	ldr	r2, [pc, #192]	@ (800aa28 <USBD_LL_SetupStage+0xd0>)
 800a966:	4694      	mov	ip, r2
 800a968:	4463      	add	r3, ip
 800a96a:	683a      	ldr	r2, [r7, #0]
 800a96c:	0011      	movs	r1, r2
 800a96e:	0018      	movs	r0, r3
 800a970:	f001 fa5d 	bl	800be2e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a974:	687a      	ldr	r2, [r7, #4]
 800a976:	23a5      	movs	r3, #165	@ 0xa5
 800a978:	009b      	lsls	r3, r3, #2
 800a97a:	2101      	movs	r1, #1
 800a97c:	50d1      	str	r1, [r2, r3]

  pdev->ep0_data_len = pdev->request.wLength;
 800a97e:	687a      	ldr	r2, [r7, #4]
 800a980:	23ac      	movs	r3, #172	@ 0xac
 800a982:	009b      	lsls	r3, r3, #2
 800a984:	5ad3      	ldrh	r3, [r2, r3]
 800a986:	0019      	movs	r1, r3
 800a988:	687a      	ldr	r2, [r7, #4]
 800a98a:	23a6      	movs	r3, #166	@ 0xa6
 800a98c:	009b      	lsls	r3, r3, #2
 800a98e:	50d1      	str	r1, [r2, r3]

  switch (pdev->request.bmRequest & 0x1FU)
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	4a25      	ldr	r2, [pc, #148]	@ (800aa28 <USBD_LL_SetupStage+0xd0>)
 800a994:	5c9b      	ldrb	r3, [r3, r2]
 800a996:	001a      	movs	r2, r3
 800a998:	231f      	movs	r3, #31
 800a99a:	4013      	ands	r3, r2
 800a99c:	2b02      	cmp	r3, #2
 800a99e:	d01f      	beq.n	800a9e0 <USBD_LL_SetupStage+0x88>
 800a9a0:	d82b      	bhi.n	800a9fa <USBD_LL_SetupStage+0xa2>
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d002      	beq.n	800a9ac <USBD_LL_SetupStage+0x54>
 800a9a6:	2b01      	cmp	r3, #1
 800a9a8:	d00d      	beq.n	800a9c6 <USBD_LL_SetupStage+0x6e>
 800a9aa:	e026      	b.n	800a9fa <USBD_LL_SetupStage+0xa2>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	4a1e      	ldr	r2, [pc, #120]	@ (800aa28 <USBD_LL_SetupStage+0xd0>)
 800a9b0:	189a      	adds	r2, r3, r2
 800a9b2:	230f      	movs	r3, #15
 800a9b4:	18fc      	adds	r4, r7, r3
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	0011      	movs	r1, r2
 800a9ba:	0018      	movs	r0, r3
 800a9bc:	f000 fb5c 	bl	800b078 <USBD_StdDevReq>
 800a9c0:	0003      	movs	r3, r0
 800a9c2:	7023      	strb	r3, [r4, #0]
      break;
 800a9c4:	e029      	b.n	800aa1a <USBD_LL_SetupStage+0xc2>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	4a17      	ldr	r2, [pc, #92]	@ (800aa28 <USBD_LL_SetupStage+0xd0>)
 800a9ca:	189a      	adds	r2, r3, r2
 800a9cc:	230f      	movs	r3, #15
 800a9ce:	18fc      	adds	r4, r7, r3
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	0011      	movs	r1, r2
 800a9d4:	0018      	movs	r0, r3
 800a9d6:	f000 fbcd 	bl	800b174 <USBD_StdItfReq>
 800a9da:	0003      	movs	r3, r0
 800a9dc:	7023      	strb	r3, [r4, #0]
      break;
 800a9de:	e01c      	b.n	800aa1a <USBD_LL_SetupStage+0xc2>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	4a11      	ldr	r2, [pc, #68]	@ (800aa28 <USBD_LL_SetupStage+0xd0>)
 800a9e4:	189a      	adds	r2, r3, r2
 800a9e6:	230f      	movs	r3, #15
 800a9e8:	18fc      	adds	r4, r7, r3
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	0011      	movs	r1, r2
 800a9ee:	0018      	movs	r0, r3
 800a9f0:	f000 fc4d 	bl	800b28e <USBD_StdEPReq>
 800a9f4:	0003      	movs	r3, r0
 800a9f6:	7023      	strb	r3, [r4, #0]
      break;
 800a9f8:	e00f      	b.n	800aa1a <USBD_LL_SetupStage+0xc2>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	4a0a      	ldr	r2, [pc, #40]	@ (800aa28 <USBD_LL_SetupStage+0xd0>)
 800a9fe:	5c9b      	ldrb	r3, [r3, r2]
 800aa00:	227f      	movs	r2, #127	@ 0x7f
 800aa02:	4393      	bics	r3, r2
 800aa04:	b2da      	uxtb	r2, r3
 800aa06:	230f      	movs	r3, #15
 800aa08:	18fc      	adds	r4, r7, r3
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	0011      	movs	r1, r2
 800aa0e:	0018      	movs	r0, r3
 800aa10:	f001 ffab 	bl	800c96a <USBD_LL_StallEP>
 800aa14:	0003      	movs	r3, r0
 800aa16:	7023      	strb	r3, [r4, #0]
      break;
 800aa18:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800aa1a:	230f      	movs	r3, #15
 800aa1c:	18fb      	adds	r3, r7, r3
 800aa1e:	781b      	ldrb	r3, [r3, #0]
}
 800aa20:	0018      	movs	r0, r3
 800aa22:	46bd      	mov	sp, r7
 800aa24:	b005      	add	sp, #20
 800aa26:	bd90      	pop	{r4, r7, pc}
 800aa28:	000002aa 	.word	0x000002aa

0800aa2c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800aa2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aa2e:	b087      	sub	sp, #28
 800aa30:	af00      	add	r7, sp, #0
 800aa32:	60f8      	str	r0, [r7, #12]
 800aa34:	607a      	str	r2, [r7, #4]
 800aa36:	200b      	movs	r0, #11
 800aa38:	183b      	adds	r3, r7, r0
 800aa3a:	1c0a      	adds	r2, r1, #0
 800aa3c:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800aa3e:	2317      	movs	r3, #23
 800aa40:	18fb      	adds	r3, r7, r3
 800aa42:	2200      	movs	r2, #0
 800aa44:	701a      	strb	r2, [r3, #0]
  uint8_t idx;

  if (epnum == 0U)
 800aa46:	183b      	adds	r3, r7, r0
 800aa48:	781b      	ldrb	r3, [r3, #0]
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d000      	beq.n	800aa50 <USBD_LL_DataOutStage+0x24>
 800aa4e:	e084      	b.n	800ab5a <USBD_LL_DataOutStage+0x12e>
  {
    pep = &pdev->ep_out[0];
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	3355      	adds	r3, #85	@ 0x55
 800aa54:	33ff      	adds	r3, #255	@ 0xff
 800aa56:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800aa58:	68fa      	ldr	r2, [r7, #12]
 800aa5a:	23a5      	movs	r3, #165	@ 0xa5
 800aa5c:	009b      	lsls	r3, r3, #2
 800aa5e:	58d3      	ldr	r3, [r2, r3]
 800aa60:	2b03      	cmp	r3, #3
 800aa62:	d000      	beq.n	800aa66 <USBD_LL_DataOutStage+0x3a>
 800aa64:	e0c0      	b.n	800abe8 <USBD_LL_DataOutStage+0x1bc>
    {
      if (pep->rem_length > pep->maxpacket)
 800aa66:	693b      	ldr	r3, [r7, #16]
 800aa68:	689a      	ldr	r2, [r3, #8]
 800aa6a:	693b      	ldr	r3, [r7, #16]
 800aa6c:	68db      	ldr	r3, [r3, #12]
 800aa6e:	429a      	cmp	r2, r3
 800aa70:	d914      	bls.n	800aa9c <USBD_LL_DataOutStage+0x70>
      {
        pep->rem_length -= pep->maxpacket;
 800aa72:	693b      	ldr	r3, [r7, #16]
 800aa74:	689a      	ldr	r2, [r3, #8]
 800aa76:	693b      	ldr	r3, [r7, #16]
 800aa78:	68db      	ldr	r3, [r3, #12]
 800aa7a:	1ad2      	subs	r2, r2, r3
 800aa7c:	693b      	ldr	r3, [r7, #16]
 800aa7e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800aa80:	693b      	ldr	r3, [r7, #16]
 800aa82:	68d9      	ldr	r1, [r3, #12]
 800aa84:	693b      	ldr	r3, [r7, #16]
 800aa86:	689a      	ldr	r2, [r3, #8]
 800aa88:	000b      	movs	r3, r1
 800aa8a:	4293      	cmp	r3, r2
 800aa8c:	d900      	bls.n	800aa90 <USBD_LL_DataOutStage+0x64>
 800aa8e:	0013      	movs	r3, r2
 800aa90:	6879      	ldr	r1, [r7, #4]
 800aa92:	68f8      	ldr	r0, [r7, #12]
 800aa94:	001a      	movs	r2, r3
 800aa96:	f001 fadc 	bl	800c052 <USBD_CtlContinueRx>
 800aa9a:	e0a5      	b.n	800abe8 <USBD_LL_DataOutStage+0x1bc>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	4a55      	ldr	r2, [pc, #340]	@ (800abf4 <USBD_LL_DataOutStage+0x1c8>)
 800aaa0:	5c9b      	ldrb	r3, [r3, r2]
 800aaa2:	001a      	movs	r2, r3
 800aaa4:	231f      	movs	r3, #31
 800aaa6:	4013      	ands	r3, r2
 800aaa8:	2b02      	cmp	r3, #2
 800aaaa:	d018      	beq.n	800aade <USBD_LL_DataOutStage+0xb2>
 800aaac:	d825      	bhi.n	800aafa <USBD_LL_DataOutStage+0xce>
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d002      	beq.n	800aab8 <USBD_LL_DataOutStage+0x8c>
 800aab2:	2b01      	cmp	r3, #1
 800aab4:	d005      	beq.n	800aac2 <USBD_LL_DataOutStage+0x96>
 800aab6:	e020      	b.n	800aafa <USBD_LL_DataOutStage+0xce>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800aab8:	2316      	movs	r3, #22
 800aaba:	18fb      	adds	r3, r7, r3
 800aabc:	2200      	movs	r2, #0
 800aabe:	701a      	strb	r2, [r3, #0]
            break;
 800aac0:	e020      	b.n	800ab04 <USBD_LL_DataOutStage+0xd8>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	4a4c      	ldr	r2, [pc, #304]	@ (800abf8 <USBD_LL_DataOutStage+0x1cc>)
 800aac6:	5a9b      	ldrh	r3, [r3, r2]
 800aac8:	b2da      	uxtb	r2, r3
 800aaca:	2316      	movs	r3, #22
 800aacc:	18fc      	adds	r4, r7, r3
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	0011      	movs	r1, r2
 800aad2:	0018      	movs	r0, r3
 800aad4:	f000 fa31 	bl	800af3a <USBD_CoreFindIF>
 800aad8:	0003      	movs	r3, r0
 800aada:	7023      	strb	r3, [r4, #0]
            break;
 800aadc:	e012      	b.n	800ab04 <USBD_LL_DataOutStage+0xd8>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	4a45      	ldr	r2, [pc, #276]	@ (800abf8 <USBD_LL_DataOutStage+0x1cc>)
 800aae2:	5a9b      	ldrh	r3, [r3, r2]
 800aae4:	b2da      	uxtb	r2, r3
 800aae6:	2316      	movs	r3, #22
 800aae8:	18fc      	adds	r4, r7, r3
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	0011      	movs	r1, r2
 800aaee:	0018      	movs	r0, r3
 800aaf0:	f000 fa2f 	bl	800af52 <USBD_CoreFindEP>
 800aaf4:	0003      	movs	r3, r0
 800aaf6:	7023      	strb	r3, [r4, #0]
            break;
 800aaf8:	e004      	b.n	800ab04 <USBD_LL_DataOutStage+0xd8>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800aafa:	2316      	movs	r3, #22
 800aafc:	18fb      	adds	r3, r7, r3
 800aafe:	2200      	movs	r2, #0
 800ab00:	701a      	strb	r2, [r3, #0]
            break;
 800ab02:	46c0      	nop			@ (mov r8, r8)
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800ab04:	2116      	movs	r1, #22
 800ab06:	187b      	adds	r3, r7, r1
 800ab08:	781b      	ldrb	r3, [r3, #0]
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d120      	bne.n	800ab50 <USBD_LL_DataOutStage+0x124>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab0e:	68fa      	ldr	r2, [r7, #12]
 800ab10:	23a7      	movs	r3, #167	@ 0xa7
 800ab12:	009b      	lsls	r3, r3, #2
 800ab14:	5cd3      	ldrb	r3, [r2, r3]
 800ab16:	b2db      	uxtb	r3, r3
 800ab18:	2b03      	cmp	r3, #3
 800ab1a:	d119      	bne.n	800ab50 <USBD_LL_DataOutStage+0x124>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800ab1c:	187b      	adds	r3, r7, r1
 800ab1e:	781a      	ldrb	r2, [r3, #0]
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	32ae      	adds	r2, #174	@ 0xae
 800ab24:	0092      	lsls	r2, r2, #2
 800ab26:	58d3      	ldr	r3, [r2, r3]
 800ab28:	691b      	ldr	r3, [r3, #16]
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d010      	beq.n	800ab50 <USBD_LL_DataOutStage+0x124>
            {
              pdev->classId = idx;
 800ab2e:	0008      	movs	r0, r1
 800ab30:	187b      	adds	r3, r7, r1
 800ab32:	7819      	ldrb	r1, [r3, #0]
 800ab34:	68fa      	ldr	r2, [r7, #12]
 800ab36:	23b5      	movs	r3, #181	@ 0xb5
 800ab38:	009b      	lsls	r3, r3, #2
 800ab3a:	50d1      	str	r1, [r2, r3]
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800ab3c:	183b      	adds	r3, r7, r0
 800ab3e:	781a      	ldrb	r2, [r3, #0]
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	32ae      	adds	r2, #174	@ 0xae
 800ab44:	0092      	lsls	r2, r2, #2
 800ab46:	58d3      	ldr	r3, [r2, r3]
 800ab48:	691b      	ldr	r3, [r3, #16]
 800ab4a:	68fa      	ldr	r2, [r7, #12]
 800ab4c:	0010      	movs	r0, r2
 800ab4e:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	0018      	movs	r0, r3
 800ab54:	f001 fa8e 	bl	800c074 <USBD_CtlSendStatus>
 800ab58:	e046      	b.n	800abe8 <USBD_LL_DataOutStage+0x1bc>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800ab5a:	260b      	movs	r6, #11
 800ab5c:	19bb      	adds	r3, r7, r6
 800ab5e:	781b      	ldrb	r3, [r3, #0]
 800ab60:	227f      	movs	r2, #127	@ 0x7f
 800ab62:	4013      	ands	r3, r2
 800ab64:	b2da      	uxtb	r2, r3
 800ab66:	2516      	movs	r5, #22
 800ab68:	197c      	adds	r4, r7, r5
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	0011      	movs	r1, r2
 800ab6e:	0018      	movs	r0, r3
 800ab70:	f000 f9ef 	bl	800af52 <USBD_CoreFindEP>
 800ab74:	0003      	movs	r3, r0
 800ab76:	7023      	strb	r3, [r4, #0]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ab78:	0029      	movs	r1, r5
 800ab7a:	187b      	adds	r3, r7, r1
 800ab7c:	781b      	ldrb	r3, [r3, #0]
 800ab7e:	2bff      	cmp	r3, #255	@ 0xff
 800ab80:	d032      	beq.n	800abe8 <USBD_LL_DataOutStage+0x1bc>
 800ab82:	187b      	adds	r3, r7, r1
 800ab84:	781b      	ldrb	r3, [r3, #0]
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d12e      	bne.n	800abe8 <USBD_LL_DataOutStage+0x1bc>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab8a:	68fa      	ldr	r2, [r7, #12]
 800ab8c:	23a7      	movs	r3, #167	@ 0xa7
 800ab8e:	009b      	lsls	r3, r3, #2
 800ab90:	5cd3      	ldrb	r3, [r2, r3]
 800ab92:	b2db      	uxtb	r3, r3
 800ab94:	2b03      	cmp	r3, #3
 800ab96:	d11f      	bne.n	800abd8 <USBD_LL_DataOutStage+0x1ac>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800ab98:	187b      	adds	r3, r7, r1
 800ab9a:	781a      	ldrb	r2, [r3, #0]
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	32ae      	adds	r2, #174	@ 0xae
 800aba0:	0092      	lsls	r2, r2, #2
 800aba2:	58d3      	ldr	r3, [r2, r3]
 800aba4:	699b      	ldr	r3, [r3, #24]
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d016      	beq.n	800abd8 <USBD_LL_DataOutStage+0x1ac>
        {
          pdev->classId = idx;
 800abaa:	0008      	movs	r0, r1
 800abac:	187b      	adds	r3, r7, r1
 800abae:	7819      	ldrb	r1, [r3, #0]
 800abb0:	68fa      	ldr	r2, [r7, #12]
 800abb2:	23b5      	movs	r3, #181	@ 0xb5
 800abb4:	009b      	lsls	r3, r3, #2
 800abb6:	50d1      	str	r1, [r2, r3]
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800abb8:	183b      	adds	r3, r7, r0
 800abba:	781a      	ldrb	r2, [r3, #0]
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	32ae      	adds	r2, #174	@ 0xae
 800abc0:	0092      	lsls	r2, r2, #2
 800abc2:	58d3      	ldr	r3, [r2, r3]
 800abc4:	699b      	ldr	r3, [r3, #24]
 800abc6:	2217      	movs	r2, #23
 800abc8:	18bc      	adds	r4, r7, r2
 800abca:	19ba      	adds	r2, r7, r6
 800abcc:	7811      	ldrb	r1, [r2, #0]
 800abce:	68fa      	ldr	r2, [r7, #12]
 800abd0:	0010      	movs	r0, r2
 800abd2:	4798      	blx	r3
 800abd4:	0003      	movs	r3, r0
 800abd6:	7023      	strb	r3, [r4, #0]
        }
      }
      if (ret != USBD_OK)
 800abd8:	2217      	movs	r2, #23
 800abda:	18bb      	adds	r3, r7, r2
 800abdc:	781b      	ldrb	r3, [r3, #0]
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d002      	beq.n	800abe8 <USBD_LL_DataOutStage+0x1bc>
      {
        return ret;
 800abe2:	18bb      	adds	r3, r7, r2
 800abe4:	781b      	ldrb	r3, [r3, #0]
 800abe6:	e000      	b.n	800abea <USBD_LL_DataOutStage+0x1be>
      }
    }
  }

  return USBD_OK;
 800abe8:	2300      	movs	r3, #0
}
 800abea:	0018      	movs	r0, r3
 800abec:	46bd      	mov	sp, r7
 800abee:	b007      	add	sp, #28
 800abf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800abf2:	46c0      	nop			@ (mov r8, r8)
 800abf4:	000002aa 	.word	0x000002aa
 800abf8:	000002ae 	.word	0x000002ae

0800abfc <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800abfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800abfe:	b087      	sub	sp, #28
 800ac00:	af00      	add	r7, sp, #0
 800ac02:	60f8      	str	r0, [r7, #12]
 800ac04:	607a      	str	r2, [r7, #4]
 800ac06:	200b      	movs	r0, #11
 800ac08:	183b      	adds	r3, r7, r0
 800ac0a:	1c0a      	adds	r2, r1, #0
 800ac0c:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800ac0e:	183b      	adds	r3, r7, r0
 800ac10:	781b      	ldrb	r3, [r3, #0]
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d000      	beq.n	800ac18 <USBD_LL_DataInStage+0x1c>
 800ac16:	e07d      	b.n	800ad14 <USBD_LL_DataInStage+0x118>
  {
    pep = &pdev->ep_in[0];
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	3314      	adds	r3, #20
 800ac1c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ac1e:	68fa      	ldr	r2, [r7, #12]
 800ac20:	23a5      	movs	r3, #165	@ 0xa5
 800ac22:	009b      	lsls	r3, r3, #2
 800ac24:	58d3      	ldr	r3, [r2, r3]
 800ac26:	2b02      	cmp	r3, #2
 800ac28:	d164      	bne.n	800acf4 <USBD_LL_DataInStage+0xf8>
    {
      if (pep->rem_length > pep->maxpacket)
 800ac2a:	693b      	ldr	r3, [r7, #16]
 800ac2c:	689a      	ldr	r2, [r3, #8]
 800ac2e:	693b      	ldr	r3, [r7, #16]
 800ac30:	68db      	ldr	r3, [r3, #12]
 800ac32:	429a      	cmp	r2, r3
 800ac34:	d914      	bls.n	800ac60 <USBD_LL_DataInStage+0x64>
      {
        pep->rem_length -= pep->maxpacket;
 800ac36:	693b      	ldr	r3, [r7, #16]
 800ac38:	689a      	ldr	r2, [r3, #8]
 800ac3a:	693b      	ldr	r3, [r7, #16]
 800ac3c:	68db      	ldr	r3, [r3, #12]
 800ac3e:	1ad2      	subs	r2, r2, r3
 800ac40:	693b      	ldr	r3, [r7, #16]
 800ac42:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800ac44:	693b      	ldr	r3, [r7, #16]
 800ac46:	689a      	ldr	r2, [r3, #8]
 800ac48:	6879      	ldr	r1, [r7, #4]
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	0018      	movs	r0, r3
 800ac4e:	f001 f9cf 	bl	800bff0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ac52:	68f8      	ldr	r0, [r7, #12]
 800ac54:	2300      	movs	r3, #0
 800ac56:	2200      	movs	r2, #0
 800ac58:	2100      	movs	r1, #0
 800ac5a:	f001 ff67 	bl	800cb2c <USBD_LL_PrepareReceive>
 800ac5e:	e049      	b.n	800acf4 <USBD_LL_DataInStage+0xf8>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800ac60:	693b      	ldr	r3, [r7, #16]
 800ac62:	68da      	ldr	r2, [r3, #12]
 800ac64:	693b      	ldr	r3, [r7, #16]
 800ac66:	689b      	ldr	r3, [r3, #8]
 800ac68:	429a      	cmp	r2, r3
 800ac6a:	d11f      	bne.n	800acac <USBD_LL_DataInStage+0xb0>
            (pep->total_length >= pep->maxpacket) &&
 800ac6c:	693b      	ldr	r3, [r7, #16]
 800ac6e:	685a      	ldr	r2, [r3, #4]
 800ac70:	693b      	ldr	r3, [r7, #16]
 800ac72:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800ac74:	429a      	cmp	r2, r3
 800ac76:	d319      	bcc.n	800acac <USBD_LL_DataInStage+0xb0>
            (pep->total_length < pdev->ep0_data_len))
 800ac78:	693b      	ldr	r3, [r7, #16]
 800ac7a:	685a      	ldr	r2, [r3, #4]
 800ac7c:	68f9      	ldr	r1, [r7, #12]
 800ac7e:	23a6      	movs	r3, #166	@ 0xa6
 800ac80:	009b      	lsls	r3, r3, #2
 800ac82:	58cb      	ldr	r3, [r1, r3]
            (pep->total_length >= pep->maxpacket) &&
 800ac84:	429a      	cmp	r2, r3
 800ac86:	d211      	bcs.n	800acac <USBD_LL_DataInStage+0xb0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	2200      	movs	r2, #0
 800ac8c:	2100      	movs	r1, #0
 800ac8e:	0018      	movs	r0, r3
 800ac90:	f001 f9ae 	bl	800bff0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ac94:	68fa      	ldr	r2, [r7, #12]
 800ac96:	23a6      	movs	r3, #166	@ 0xa6
 800ac98:	009b      	lsls	r3, r3, #2
 800ac9a:	2100      	movs	r1, #0
 800ac9c:	50d1      	str	r1, [r2, r3]

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ac9e:	68f8      	ldr	r0, [r7, #12]
 800aca0:	2300      	movs	r3, #0
 800aca2:	2200      	movs	r2, #0
 800aca4:	2100      	movs	r1, #0
 800aca6:	f001 ff41 	bl	800cb2c <USBD_LL_PrepareReceive>
 800acaa:	e023      	b.n	800acf4 <USBD_LL_DataInStage+0xf8>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800acac:	68fa      	ldr	r2, [r7, #12]
 800acae:	23a7      	movs	r3, #167	@ 0xa7
 800acb0:	009b      	lsls	r3, r3, #2
 800acb2:	5cd3      	ldrb	r3, [r2, r3]
 800acb4:	b2db      	uxtb	r3, r3
 800acb6:	2b03      	cmp	r3, #3
 800acb8:	d113      	bne.n	800ace2 <USBD_LL_DataInStage+0xe6>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800acba:	68fa      	ldr	r2, [r7, #12]
 800acbc:	23ae      	movs	r3, #174	@ 0xae
 800acbe:	009b      	lsls	r3, r3, #2
 800acc0:	58d3      	ldr	r3, [r2, r3]
 800acc2:	68db      	ldr	r3, [r3, #12]
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d00c      	beq.n	800ace2 <USBD_LL_DataInStage+0xe6>
            {
              pdev->classId = 0U;
 800acc8:	68fa      	ldr	r2, [r7, #12]
 800acca:	23b5      	movs	r3, #181	@ 0xb5
 800accc:	009b      	lsls	r3, r3, #2
 800acce:	2100      	movs	r1, #0
 800acd0:	50d1      	str	r1, [r2, r3]
              pdev->pClass[0]->EP0_TxSent(pdev);
 800acd2:	68fa      	ldr	r2, [r7, #12]
 800acd4:	23ae      	movs	r3, #174	@ 0xae
 800acd6:	009b      	lsls	r3, r3, #2
 800acd8:	58d3      	ldr	r3, [r2, r3]
 800acda:	68db      	ldr	r3, [r3, #12]
 800acdc:	68fa      	ldr	r2, [r7, #12]
 800acde:	0010      	movs	r0, r2
 800ace0:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	2180      	movs	r1, #128	@ 0x80
 800ace6:	0018      	movs	r0, r3
 800ace8:	f001 fe3f 	bl	800c96a <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	0018      	movs	r0, r3
 800acf0:	f001 f9d4 	bl	800c09c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800acf4:	68fa      	ldr	r2, [r7, #12]
 800acf6:	23a8      	movs	r3, #168	@ 0xa8
 800acf8:	009b      	lsls	r3, r3, #2
 800acfa:	5cd3      	ldrb	r3, [r2, r3]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d050      	beq.n	800ada2 <USBD_LL_DataInStage+0x1a6>
    {
      (void)USBD_RunTestMode(pdev);
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	0018      	movs	r0, r3
 800ad04:	f7ff fdd9 	bl	800a8ba <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ad08:	68fa      	ldr	r2, [r7, #12]
 800ad0a:	23a8      	movs	r3, #168	@ 0xa8
 800ad0c:	009b      	lsls	r3, r3, #2
 800ad0e:	2100      	movs	r1, #0
 800ad10:	54d1      	strb	r1, [r2, r3]
 800ad12:	e046      	b.n	800ada2 <USBD_LL_DataInStage+0x1a6>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800ad14:	260b      	movs	r6, #11
 800ad16:	19bb      	adds	r3, r7, r6
 800ad18:	781b      	ldrb	r3, [r3, #0]
 800ad1a:	2280      	movs	r2, #128	@ 0x80
 800ad1c:	4252      	negs	r2, r2
 800ad1e:	4313      	orrs	r3, r2
 800ad20:	b2da      	uxtb	r2, r3
 800ad22:	2517      	movs	r5, #23
 800ad24:	197c      	adds	r4, r7, r5
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	0011      	movs	r1, r2
 800ad2a:	0018      	movs	r0, r3
 800ad2c:	f000 f911 	bl	800af52 <USBD_CoreFindEP>
 800ad30:	0003      	movs	r3, r0
 800ad32:	7023      	strb	r3, [r4, #0]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ad34:	0029      	movs	r1, r5
 800ad36:	187b      	adds	r3, r7, r1
 800ad38:	781b      	ldrb	r3, [r3, #0]
 800ad3a:	2bff      	cmp	r3, #255	@ 0xff
 800ad3c:	d031      	beq.n	800ada2 <USBD_LL_DataInStage+0x1a6>
 800ad3e:	187b      	adds	r3, r7, r1
 800ad40:	781b      	ldrb	r3, [r3, #0]
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d12d      	bne.n	800ada2 <USBD_LL_DataInStage+0x1a6>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad46:	68fa      	ldr	r2, [r7, #12]
 800ad48:	23a7      	movs	r3, #167	@ 0xa7
 800ad4a:	009b      	lsls	r3, r3, #2
 800ad4c:	5cd3      	ldrb	r3, [r2, r3]
 800ad4e:	b2db      	uxtb	r3, r3
 800ad50:	2b03      	cmp	r3, #3
 800ad52:	d126      	bne.n	800ada2 <USBD_LL_DataInStage+0x1a6>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800ad54:	187b      	adds	r3, r7, r1
 800ad56:	781a      	ldrb	r2, [r3, #0]
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	32ae      	adds	r2, #174	@ 0xae
 800ad5c:	0092      	lsls	r2, r2, #2
 800ad5e:	58d3      	ldr	r3, [r2, r3]
 800ad60:	695b      	ldr	r3, [r3, #20]
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d01d      	beq.n	800ada2 <USBD_LL_DataInStage+0x1a6>
        {
          pdev->classId = idx;
 800ad66:	0008      	movs	r0, r1
 800ad68:	187b      	adds	r3, r7, r1
 800ad6a:	7819      	ldrb	r1, [r3, #0]
 800ad6c:	68fa      	ldr	r2, [r7, #12]
 800ad6e:	23b5      	movs	r3, #181	@ 0xb5
 800ad70:	009b      	lsls	r3, r3, #2
 800ad72:	50d1      	str	r1, [r2, r3]
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800ad74:	183b      	adds	r3, r7, r0
 800ad76:	781a      	ldrb	r2, [r3, #0]
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	32ae      	adds	r2, #174	@ 0xae
 800ad7c:	0092      	lsls	r2, r2, #2
 800ad7e:	58d3      	ldr	r3, [r2, r3]
 800ad80:	695b      	ldr	r3, [r3, #20]
 800ad82:	2516      	movs	r5, #22
 800ad84:	197c      	adds	r4, r7, r5
 800ad86:	19ba      	adds	r2, r7, r6
 800ad88:	7811      	ldrb	r1, [r2, #0]
 800ad8a:	68fa      	ldr	r2, [r7, #12]
 800ad8c:	0010      	movs	r0, r2
 800ad8e:	4798      	blx	r3
 800ad90:	0003      	movs	r3, r0
 800ad92:	7023      	strb	r3, [r4, #0]

          if (ret != USBD_OK)
 800ad94:	197b      	adds	r3, r7, r5
 800ad96:	781b      	ldrb	r3, [r3, #0]
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d002      	beq.n	800ada2 <USBD_LL_DataInStage+0x1a6>
          {
            return ret;
 800ad9c:	197b      	adds	r3, r7, r5
 800ad9e:	781b      	ldrb	r3, [r3, #0]
 800ada0:	e000      	b.n	800ada4 <USBD_LL_DataInStage+0x1a8>
        }
      }
    }
  }

  return USBD_OK;
 800ada2:	2300      	movs	r3, #0
}
 800ada4:	0018      	movs	r0, r3
 800ada6:	46bd      	mov	sp, r7
 800ada8:	b007      	add	sp, #28
 800adaa:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800adac <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800adac:	b590      	push	{r4, r7, lr}
 800adae:	b085      	sub	sp, #20
 800adb0:	af00      	add	r7, sp, #0
 800adb2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800adb4:	240f      	movs	r4, #15
 800adb6:	193b      	adds	r3, r7, r4
 800adb8:	2200      	movs	r2, #0
 800adba:	701a      	strb	r2, [r3, #0]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800adbc:	687a      	ldr	r2, [r7, #4]
 800adbe:	23a7      	movs	r3, #167	@ 0xa7
 800adc0:	009b      	lsls	r3, r3, #2
 800adc2:	2101      	movs	r1, #1
 800adc4:	54d1      	strb	r1, [r2, r3]
  pdev->ep0_state = USBD_EP0_IDLE;
 800adc6:	687a      	ldr	r2, [r7, #4]
 800adc8:	23a5      	movs	r3, #165	@ 0xa5
 800adca:	009b      	lsls	r3, r3, #2
 800adcc:	2100      	movs	r1, #0
 800adce:	50d1      	str	r1, [r2, r3]
  pdev->dev_config = 0U;
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	2200      	movs	r2, #0
 800add4:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800add6:	687a      	ldr	r2, [r7, #4]
 800add8:	23a9      	movs	r3, #169	@ 0xa9
 800adda:	009b      	lsls	r3, r3, #2
 800addc:	2100      	movs	r1, #0
 800adde:	50d1      	str	r1, [r2, r3]
  pdev->dev_test_mode = 0U;
 800ade0:	687a      	ldr	r2, [r7, #4]
 800ade2:	23a8      	movs	r3, #168	@ 0xa8
 800ade4:	009b      	lsls	r3, r3, #2
 800ade6:	2100      	movs	r1, #0
 800ade8:	54d1      	strb	r1, [r2, r3]
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800adea:	687a      	ldr	r2, [r7, #4]
 800adec:	23ae      	movs	r3, #174	@ 0xae
 800adee:	009b      	lsls	r3, r3, #2
 800adf0:	58d3      	ldr	r3, [r2, r3]
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d016      	beq.n	800ae24 <USBD_LL_Reset+0x78>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800adf6:	687a      	ldr	r2, [r7, #4]
 800adf8:	23ae      	movs	r3, #174	@ 0xae
 800adfa:	009b      	lsls	r3, r3, #2
 800adfc:	58d3      	ldr	r3, [r2, r3]
 800adfe:	685b      	ldr	r3, [r3, #4]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d00f      	beq.n	800ae24 <USBD_LL_Reset+0x78>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800ae04:	687a      	ldr	r2, [r7, #4]
 800ae06:	23ae      	movs	r3, #174	@ 0xae
 800ae08:	009b      	lsls	r3, r3, #2
 800ae0a:	58d3      	ldr	r3, [r2, r3]
 800ae0c:	685a      	ldr	r2, [r3, #4]
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	685b      	ldr	r3, [r3, #4]
 800ae12:	b2d9      	uxtb	r1, r3
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	0018      	movs	r0, r3
 800ae18:	4790      	blx	r2
 800ae1a:	1e03      	subs	r3, r0, #0
 800ae1c:	d002      	beq.n	800ae24 <USBD_LL_Reset+0x78>
      {
        ret = USBD_FAIL;
 800ae1e:	193b      	adds	r3, r7, r4
 800ae20:	2203      	movs	r2, #3
 800ae22:	701a      	strb	r2, [r3, #0]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ae24:	6878      	ldr	r0, [r7, #4]
 800ae26:	2340      	movs	r3, #64	@ 0x40
 800ae28:	2200      	movs	r2, #0
 800ae2a:	2100      	movs	r1, #0
 800ae2c:	f001 fd3b 	bl	800c8a6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ae30:	687a      	ldr	r2, [r7, #4]
 800ae32:	23b2      	movs	r3, #178	@ 0xb2
 800ae34:	005b      	lsls	r3, r3, #1
 800ae36:	2101      	movs	r1, #1
 800ae38:	52d1      	strh	r1, [r2, r3]

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ae3a:	687a      	ldr	r2, [r7, #4]
 800ae3c:	23b0      	movs	r3, #176	@ 0xb0
 800ae3e:	005b      	lsls	r3, r3, #1
 800ae40:	2140      	movs	r1, #64	@ 0x40
 800ae42:	50d1      	str	r1, [r2, r3]

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ae44:	6878      	ldr	r0, [r7, #4]
 800ae46:	2340      	movs	r3, #64	@ 0x40
 800ae48:	2200      	movs	r2, #0
 800ae4a:	2180      	movs	r1, #128	@ 0x80
 800ae4c:	f001 fd2b 	bl	800c8a6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	2201      	movs	r2, #1
 800ae54:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	2240      	movs	r2, #64	@ 0x40
 800ae5a:	621a      	str	r2, [r3, #32]

  return ret;
 800ae5c:	230f      	movs	r3, #15
 800ae5e:	18fb      	adds	r3, r7, r3
 800ae60:	781b      	ldrb	r3, [r3, #0]
}
 800ae62:	0018      	movs	r0, r3
 800ae64:	46bd      	mov	sp, r7
 800ae66:	b005      	add	sp, #20
 800ae68:	bd90      	pop	{r4, r7, pc}

0800ae6a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ae6a:	b580      	push	{r7, lr}
 800ae6c:	b082      	sub	sp, #8
 800ae6e:	af00      	add	r7, sp, #0
 800ae70:	6078      	str	r0, [r7, #4]
 800ae72:	000a      	movs	r2, r1
 800ae74:	1cfb      	adds	r3, r7, #3
 800ae76:	701a      	strb	r2, [r3, #0]
  pdev->dev_speed = speed;
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	1cfa      	adds	r2, r7, #3
 800ae7c:	7812      	ldrb	r2, [r2, #0]
 800ae7e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ae80:	2300      	movs	r3, #0
}
 800ae82:	0018      	movs	r0, r3
 800ae84:	46bd      	mov	sp, r7
 800ae86:	b002      	add	sp, #8
 800ae88:	bd80      	pop	{r7, pc}
	...

0800ae8c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ae8c:	b580      	push	{r7, lr}
 800ae8e:	b082      	sub	sp, #8
 800ae90:	af00      	add	r7, sp, #0
 800ae92:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800ae94:	687a      	ldr	r2, [r7, #4]
 800ae96:	23a7      	movs	r3, #167	@ 0xa7
 800ae98:	009b      	lsls	r3, r3, #2
 800ae9a:	5cd3      	ldrb	r3, [r2, r3]
 800ae9c:	b2d9      	uxtb	r1, r3
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	4a05      	ldr	r2, [pc, #20]	@ (800aeb8 <USBD_LL_Suspend+0x2c>)
 800aea2:	5499      	strb	r1, [r3, r2]
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800aea4:	687a      	ldr	r2, [r7, #4]
 800aea6:	23a7      	movs	r3, #167	@ 0xa7
 800aea8:	009b      	lsls	r3, r3, #2
 800aeaa:	2104      	movs	r1, #4
 800aeac:	54d1      	strb	r1, [r2, r3]

  return USBD_OK;
 800aeae:	2300      	movs	r3, #0
}
 800aeb0:	0018      	movs	r0, r3
 800aeb2:	46bd      	mov	sp, r7
 800aeb4:	b002      	add	sp, #8
 800aeb6:	bd80      	pop	{r7, pc}
 800aeb8:	0000029d 	.word	0x0000029d

0800aebc <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800aebc:	b580      	push	{r7, lr}
 800aebe:	b082      	sub	sp, #8
 800aec0:	af00      	add	r7, sp, #0
 800aec2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800aec4:	687a      	ldr	r2, [r7, #4]
 800aec6:	23a7      	movs	r3, #167	@ 0xa7
 800aec8:	009b      	lsls	r3, r3, #2
 800aeca:	5cd3      	ldrb	r3, [r2, r3]
 800aecc:	b2db      	uxtb	r3, r3
 800aece:	2b04      	cmp	r3, #4
 800aed0:	d107      	bne.n	800aee2 <USBD_LL_Resume+0x26>
  {
    pdev->dev_state = pdev->dev_old_state;
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	4a05      	ldr	r2, [pc, #20]	@ (800aeec <USBD_LL_Resume+0x30>)
 800aed6:	5c9b      	ldrb	r3, [r3, r2]
 800aed8:	b2d9      	uxtb	r1, r3
 800aeda:	687a      	ldr	r2, [r7, #4]
 800aedc:	23a7      	movs	r3, #167	@ 0xa7
 800aede:	009b      	lsls	r3, r3, #2
 800aee0:	54d1      	strb	r1, [r2, r3]
  }

  return USBD_OK;
 800aee2:	2300      	movs	r3, #0
}
 800aee4:	0018      	movs	r0, r3
 800aee6:	46bd      	mov	sp, r7
 800aee8:	b002      	add	sp, #8
 800aeea:	bd80      	pop	{r7, pc}
 800aeec:	0000029d 	.word	0x0000029d

0800aef0 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800aef0:	b580      	push	{r7, lr}
 800aef2:	b082      	sub	sp, #8
 800aef4:	af00      	add	r7, sp, #0
 800aef6:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aef8:	687a      	ldr	r2, [r7, #4]
 800aefa:	23a7      	movs	r3, #167	@ 0xa7
 800aefc:	009b      	lsls	r3, r3, #2
 800aefe:	5cd3      	ldrb	r3, [r2, r3]
 800af00:	b2db      	uxtb	r3, r3
 800af02:	2b03      	cmp	r3, #3
 800af04:	d114      	bne.n	800af30 <USBD_LL_SOF+0x40>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800af06:	687a      	ldr	r2, [r7, #4]
 800af08:	23ae      	movs	r3, #174	@ 0xae
 800af0a:	009b      	lsls	r3, r3, #2
 800af0c:	58d3      	ldr	r3, [r2, r3]
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d00e      	beq.n	800af30 <USBD_LL_SOF+0x40>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800af12:	687a      	ldr	r2, [r7, #4]
 800af14:	23ae      	movs	r3, #174	@ 0xae
 800af16:	009b      	lsls	r3, r3, #2
 800af18:	58d3      	ldr	r3, [r2, r3]
 800af1a:	69db      	ldr	r3, [r3, #28]
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d007      	beq.n	800af30 <USBD_LL_SOF+0x40>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800af20:	687a      	ldr	r2, [r7, #4]
 800af22:	23ae      	movs	r3, #174	@ 0xae
 800af24:	009b      	lsls	r3, r3, #2
 800af26:	58d3      	ldr	r3, [r2, r3]
 800af28:	69db      	ldr	r3, [r3, #28]
 800af2a:	687a      	ldr	r2, [r7, #4]
 800af2c:	0010      	movs	r0, r2
 800af2e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800af30:	2300      	movs	r3, #0
}
 800af32:	0018      	movs	r0, r3
 800af34:	46bd      	mov	sp, r7
 800af36:	b002      	add	sp, #8
 800af38:	bd80      	pop	{r7, pc}

0800af3a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800af3a:	b580      	push	{r7, lr}
 800af3c:	b082      	sub	sp, #8
 800af3e:	af00      	add	r7, sp, #0
 800af40:	6078      	str	r0, [r7, #4]
 800af42:	000a      	movs	r2, r1
 800af44:	1cfb      	adds	r3, r7, #3
 800af46:	701a      	strb	r2, [r3, #0]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800af48:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800af4a:	0018      	movs	r0, r3
 800af4c:	46bd      	mov	sp, r7
 800af4e:	b002      	add	sp, #8
 800af50:	bd80      	pop	{r7, pc}

0800af52 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800af52:	b580      	push	{r7, lr}
 800af54:	b082      	sub	sp, #8
 800af56:	af00      	add	r7, sp, #0
 800af58:	6078      	str	r0, [r7, #4]
 800af5a:	000a      	movs	r2, r1
 800af5c:	1cfb      	adds	r3, r7, #3
 800af5e:	701a      	strb	r2, [r3, #0]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800af60:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800af62:	0018      	movs	r0, r3
 800af64:	46bd      	mov	sp, r7
 800af66:	b002      	add	sp, #8
 800af68:	bd80      	pop	{r7, pc}

0800af6a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800af6a:	b580      	push	{r7, lr}
 800af6c:	b086      	sub	sp, #24
 800af6e:	af00      	add	r7, sp, #0
 800af70:	6078      	str	r0, [r7, #4]
 800af72:	000a      	movs	r2, r1
 800af74:	1cfb      	adds	r3, r7, #3
 800af76:	701a      	strb	r2, [r3, #0]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800af80:	2300      	movs	r3, #0
 800af82:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	789a      	ldrb	r2, [r3, #2]
 800af88:	78db      	ldrb	r3, [r3, #3]
 800af8a:	021b      	lsls	r3, r3, #8
 800af8c:	4313      	orrs	r3, r2
 800af8e:	b29b      	uxth	r3, r3
 800af90:	68fa      	ldr	r2, [r7, #12]
 800af92:	7812      	ldrb	r2, [r2, #0]
 800af94:	4293      	cmp	r3, r2
 800af96:	d92a      	bls.n	800afee <USBD_GetEpDesc+0x84>
  {
    ptr = desc->bLength;
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	781b      	ldrb	r3, [r3, #0]
 800af9c:	001a      	movs	r2, r3
 800af9e:	230a      	movs	r3, #10
 800afa0:	18fb      	adds	r3, r7, r3
 800afa2:	801a      	strh	r2, [r3, #0]

    while (ptr < desc->wTotalLength)
 800afa4:	e016      	b.n	800afd4 <USBD_GetEpDesc+0x6a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800afa6:	230a      	movs	r3, #10
 800afa8:	18fa      	adds	r2, r7, r3
 800afaa:	697b      	ldr	r3, [r7, #20]
 800afac:	0011      	movs	r1, r2
 800afae:	0018      	movs	r0, r3
 800afb0:	f000 f822 	bl	800aff8 <USBD_GetNextDesc>
 800afb4:	0003      	movs	r3, r0
 800afb6:	617b      	str	r3, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800afb8:	697b      	ldr	r3, [r7, #20]
 800afba:	785b      	ldrb	r3, [r3, #1]
 800afbc:	2b05      	cmp	r3, #5
 800afbe:	d109      	bne.n	800afd4 <USBD_GetEpDesc+0x6a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800afc0:	697b      	ldr	r3, [r7, #20]
 800afc2:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800afc4:	693b      	ldr	r3, [r7, #16]
 800afc6:	789b      	ldrb	r3, [r3, #2]
 800afc8:	1cfa      	adds	r2, r7, #3
 800afca:	7812      	ldrb	r2, [r2, #0]
 800afcc:	429a      	cmp	r2, r3
 800afce:	d00d      	beq.n	800afec <USBD_GetEpDesc+0x82>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800afd0:	2300      	movs	r3, #0
 800afd2:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	789a      	ldrb	r2, [r3, #2]
 800afd8:	78db      	ldrb	r3, [r3, #3]
 800afda:	021b      	lsls	r3, r3, #8
 800afdc:	4313      	orrs	r3, r2
 800afde:	b29a      	uxth	r2, r3
 800afe0:	230a      	movs	r3, #10
 800afe2:	18fb      	adds	r3, r7, r3
 800afe4:	881b      	ldrh	r3, [r3, #0]
 800afe6:	429a      	cmp	r2, r3
 800afe8:	d8dd      	bhi.n	800afa6 <USBD_GetEpDesc+0x3c>
 800afea:	e000      	b.n	800afee <USBD_GetEpDesc+0x84>
          break;
 800afec:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }

  return (void *)pEpDesc;
 800afee:	693b      	ldr	r3, [r7, #16]
}
 800aff0:	0018      	movs	r0, r3
 800aff2:	46bd      	mov	sp, r7
 800aff4:	b006      	add	sp, #24
 800aff6:	bd80      	pop	{r7, pc}

0800aff8 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800aff8:	b580      	push	{r7, lr}
 800affa:	b084      	sub	sp, #16
 800affc:	af00      	add	r7, sp, #0
 800affe:	6078      	str	r0, [r7, #4]
 800b000:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800b006:	683b      	ldr	r3, [r7, #0]
 800b008:	881b      	ldrh	r3, [r3, #0]
 800b00a:	68fa      	ldr	r2, [r7, #12]
 800b00c:	7812      	ldrb	r2, [r2, #0]
 800b00e:	189b      	adds	r3, r3, r2
 800b010:	b29a      	uxth	r2, r3
 800b012:	683b      	ldr	r3, [r7, #0]
 800b014:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	781b      	ldrb	r3, [r3, #0]
 800b01a:	001a      	movs	r2, r3
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	189b      	adds	r3, r3, r2
 800b020:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b022:	68fb      	ldr	r3, [r7, #12]
}
 800b024:	0018      	movs	r0, r3
 800b026:	46bd      	mov	sp, r7
 800b028:	b004      	add	sp, #16
 800b02a:	bd80      	pop	{r7, pc}

0800b02c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800b02c:	b580      	push	{r7, lr}
 800b02e:	b086      	sub	sp, #24
 800b030:	af00      	add	r7, sp, #0
 800b032:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800b038:	697b      	ldr	r3, [r7, #20]
 800b03a:	781a      	ldrb	r2, [r3, #0]
 800b03c:	2112      	movs	r1, #18
 800b03e:	187b      	adds	r3, r7, r1
 800b040:	801a      	strh	r2, [r3, #0]
  _pbuff++;
 800b042:	697b      	ldr	r3, [r7, #20]
 800b044:	3301      	adds	r3, #1
 800b046:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800b048:	697b      	ldr	r3, [r7, #20]
 800b04a:	781a      	ldrb	r2, [r3, #0]
 800b04c:	2010      	movs	r0, #16
 800b04e:	183b      	adds	r3, r7, r0
 800b050:	801a      	strh	r2, [r3, #0]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800b052:	183b      	adds	r3, r7, r0
 800b054:	881b      	ldrh	r3, [r3, #0]
 800b056:	021b      	lsls	r3, r3, #8
 800b058:	b21a      	sxth	r2, r3
 800b05a:	187b      	adds	r3, r7, r1
 800b05c:	2100      	movs	r1, #0
 800b05e:	5e5b      	ldrsh	r3, [r3, r1]
 800b060:	4313      	orrs	r3, r2
 800b062:	b21a      	sxth	r2, r3
 800b064:	210e      	movs	r1, #14
 800b066:	187b      	adds	r3, r7, r1
 800b068:	801a      	strh	r2, [r3, #0]

  return _SwapVal;
 800b06a:	187b      	adds	r3, r7, r1
 800b06c:	881b      	ldrh	r3, [r3, #0]
}
 800b06e:	0018      	movs	r0, r3
 800b070:	46bd      	mov	sp, r7
 800b072:	b006      	add	sp, #24
 800b074:	bd80      	pop	{r7, pc}
	...

0800b078 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b078:	b590      	push	{r4, r7, lr}
 800b07a:	b085      	sub	sp, #20
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	6078      	str	r0, [r7, #4]
 800b080:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b082:	230f      	movs	r3, #15
 800b084:	18fb      	adds	r3, r7, r3
 800b086:	2200      	movs	r2, #0
 800b088:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b08a:	683b      	ldr	r3, [r7, #0]
 800b08c:	781b      	ldrb	r3, [r3, #0]
 800b08e:	001a      	movs	r2, r3
 800b090:	2360      	movs	r3, #96	@ 0x60
 800b092:	4013      	ands	r3, r2
 800b094:	2b40      	cmp	r3, #64	@ 0x40
 800b096:	d004      	beq.n	800b0a2 <USBD_StdDevReq+0x2a>
 800b098:	d85b      	bhi.n	800b152 <USBD_StdDevReq+0xda>
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d013      	beq.n	800b0c6 <USBD_StdDevReq+0x4e>
 800b09e:	2b20      	cmp	r3, #32
 800b0a0:	d157      	bne.n	800b152 <USBD_StdDevReq+0xda>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800b0a2:	687a      	ldr	r2, [r7, #4]
 800b0a4:	23b5      	movs	r3, #181	@ 0xb5
 800b0a6:	009b      	lsls	r3, r3, #2
 800b0a8:	58d2      	ldr	r2, [r2, r3]
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	32ae      	adds	r2, #174	@ 0xae
 800b0ae:	0092      	lsls	r2, r2, #2
 800b0b0:	58d3      	ldr	r3, [r2, r3]
 800b0b2:	689b      	ldr	r3, [r3, #8]
 800b0b4:	220f      	movs	r2, #15
 800b0b6:	18bc      	adds	r4, r7, r2
 800b0b8:	6839      	ldr	r1, [r7, #0]
 800b0ba:	687a      	ldr	r2, [r7, #4]
 800b0bc:	0010      	movs	r0, r2
 800b0be:	4798      	blx	r3
 800b0c0:	0003      	movs	r3, r0
 800b0c2:	7023      	strb	r3, [r4, #0]
      break;
 800b0c4:	e04c      	b.n	800b160 <USBD_StdDevReq+0xe8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b0c6:	683b      	ldr	r3, [r7, #0]
 800b0c8:	785b      	ldrb	r3, [r3, #1]
 800b0ca:	2b09      	cmp	r3, #9
 800b0cc:	d839      	bhi.n	800b142 <USBD_StdDevReq+0xca>
 800b0ce:	009a      	lsls	r2, r3, #2
 800b0d0:	4b27      	ldr	r3, [pc, #156]	@ (800b170 <USBD_StdDevReq+0xf8>)
 800b0d2:	18d3      	adds	r3, r2, r3
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	469f      	mov	pc, r3
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b0d8:	683a      	ldr	r2, [r7, #0]
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	0011      	movs	r1, r2
 800b0de:	0018      	movs	r0, r3
 800b0e0:	f000 fada 	bl	800b698 <USBD_GetDescriptor>
          break;
 800b0e4:	e034      	b.n	800b150 <USBD_StdDevReq+0xd8>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b0e6:	683a      	ldr	r2, [r7, #0]
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	0011      	movs	r1, r2
 800b0ec:	0018      	movs	r0, r3
 800b0ee:	f000 fcad 	bl	800ba4c <USBD_SetAddress>
          break;
 800b0f2:	e02d      	b.n	800b150 <USBD_StdDevReq+0xd8>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800b0f4:	230f      	movs	r3, #15
 800b0f6:	18fc      	adds	r4, r7, r3
 800b0f8:	683a      	ldr	r2, [r7, #0]
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	0011      	movs	r1, r2
 800b0fe:	0018      	movs	r0, r3
 800b100:	f000 fcfa 	bl	800baf8 <USBD_SetConfig>
 800b104:	0003      	movs	r3, r0
 800b106:	7023      	strb	r3, [r4, #0]
          break;
 800b108:	e022      	b.n	800b150 <USBD_StdDevReq+0xd8>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b10a:	683a      	ldr	r2, [r7, #0]
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	0011      	movs	r1, r2
 800b110:	0018      	movs	r0, r3
 800b112:	f000 fdbf 	bl	800bc94 <USBD_GetConfig>
          break;
 800b116:	e01b      	b.n	800b150 <USBD_StdDevReq+0xd8>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b118:	683a      	ldr	r2, [r7, #0]
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	0011      	movs	r1, r2
 800b11e:	0018      	movs	r0, r3
 800b120:	f000 fdf4 	bl	800bd0c <USBD_GetStatus>
          break;
 800b124:	e014      	b.n	800b150 <USBD_StdDevReq+0xd8>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b126:	683a      	ldr	r2, [r7, #0]
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	0011      	movs	r1, r2
 800b12c:	0018      	movs	r0, r3
 800b12e:	f000 fe28 	bl	800bd82 <USBD_SetFeature>
          break;
 800b132:	e00d      	b.n	800b150 <USBD_StdDevReq+0xd8>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b134:	683a      	ldr	r2, [r7, #0]
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	0011      	movs	r1, r2
 800b13a:	0018      	movs	r0, r3
 800b13c:	f000 fe50 	bl	800bde0 <USBD_ClrFeature>
          break;
 800b140:	e006      	b.n	800b150 <USBD_StdDevReq+0xd8>

        default:
          USBD_CtlError(pdev, req);
 800b142:	683a      	ldr	r2, [r7, #0]
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	0011      	movs	r1, r2
 800b148:	0018      	movs	r0, r3
 800b14a:	f000 fead 	bl	800bea8 <USBD_CtlError>
          break;
 800b14e:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800b150:	e006      	b.n	800b160 <USBD_StdDevReq+0xe8>

    default:
      USBD_CtlError(pdev, req);
 800b152:	683a      	ldr	r2, [r7, #0]
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	0011      	movs	r1, r2
 800b158:	0018      	movs	r0, r3
 800b15a:	f000 fea5 	bl	800bea8 <USBD_CtlError>
      break;
 800b15e:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800b160:	230f      	movs	r3, #15
 800b162:	18fb      	adds	r3, r7, r3
 800b164:	781b      	ldrb	r3, [r3, #0]
}
 800b166:	0018      	movs	r0, r3
 800b168:	46bd      	mov	sp, r7
 800b16a:	b005      	add	sp, #20
 800b16c:	bd90      	pop	{r4, r7, pc}
 800b16e:	46c0      	nop			@ (mov r8, r8)
 800b170:	0800e020 	.word	0x0800e020

0800b174 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b174:	b5b0      	push	{r4, r5, r7, lr}
 800b176:	b084      	sub	sp, #16
 800b178:	af00      	add	r7, sp, #0
 800b17a:	6078      	str	r0, [r7, #4]
 800b17c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b17e:	230f      	movs	r3, #15
 800b180:	18fb      	adds	r3, r7, r3
 800b182:	2200      	movs	r2, #0
 800b184:	701a      	strb	r2, [r3, #0]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b186:	683b      	ldr	r3, [r7, #0]
 800b188:	781b      	ldrb	r3, [r3, #0]
 800b18a:	001a      	movs	r2, r3
 800b18c:	2360      	movs	r3, #96	@ 0x60
 800b18e:	4013      	ands	r3, r2
 800b190:	2b40      	cmp	r3, #64	@ 0x40
 800b192:	d005      	beq.n	800b1a0 <USBD_StdItfReq+0x2c>
 800b194:	d900      	bls.n	800b198 <USBD_StdItfReq+0x24>
 800b196:	e06c      	b.n	800b272 <USBD_StdItfReq+0xfe>
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d001      	beq.n	800b1a0 <USBD_StdItfReq+0x2c>
 800b19c:	2b20      	cmp	r3, #32
 800b19e:	d168      	bne.n	800b272 <USBD_StdItfReq+0xfe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b1a0:	687a      	ldr	r2, [r7, #4]
 800b1a2:	23a7      	movs	r3, #167	@ 0xa7
 800b1a4:	009b      	lsls	r3, r3, #2
 800b1a6:	5cd3      	ldrb	r3, [r2, r3]
 800b1a8:	b2db      	uxtb	r3, r3
 800b1aa:	3b01      	subs	r3, #1
 800b1ac:	2b02      	cmp	r3, #2
 800b1ae:	d857      	bhi.n	800b260 <USBD_StdItfReq+0xec>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b1b0:	683b      	ldr	r3, [r7, #0]
 800b1b2:	889b      	ldrh	r3, [r3, #4]
 800b1b4:	b2db      	uxtb	r3, r3
 800b1b6:	2b01      	cmp	r3, #1
 800b1b8:	d84b      	bhi.n	800b252 <USBD_StdItfReq+0xde>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800b1ba:	683b      	ldr	r3, [r7, #0]
 800b1bc:	889b      	ldrh	r3, [r3, #4]
 800b1be:	b2da      	uxtb	r2, r3
 800b1c0:	250e      	movs	r5, #14
 800b1c2:	197c      	adds	r4, r7, r5
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	0011      	movs	r1, r2
 800b1c8:	0018      	movs	r0, r3
 800b1ca:	f7ff feb6 	bl	800af3a <USBD_CoreFindIF>
 800b1ce:	0003      	movs	r3, r0
 800b1d0:	7023      	strb	r3, [r4, #0]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b1d2:	0029      	movs	r1, r5
 800b1d4:	187b      	adds	r3, r7, r1
 800b1d6:	781b      	ldrb	r3, [r3, #0]
 800b1d8:	2bff      	cmp	r3, #255	@ 0xff
 800b1da:	d028      	beq.n	800b22e <USBD_StdItfReq+0xba>
 800b1dc:	187b      	adds	r3, r7, r1
 800b1de:	781b      	ldrb	r3, [r3, #0]
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d124      	bne.n	800b22e <USBD_StdItfReq+0xba>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800b1e4:	187b      	adds	r3, r7, r1
 800b1e6:	781a      	ldrb	r2, [r3, #0]
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	32ae      	adds	r2, #174	@ 0xae
 800b1ec:	0092      	lsls	r2, r2, #2
 800b1ee:	58d3      	ldr	r3, [r2, r3]
 800b1f0:	689b      	ldr	r3, [r3, #8]
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d016      	beq.n	800b224 <USBD_StdItfReq+0xb0>
              {
                pdev->classId = idx;
 800b1f6:	0008      	movs	r0, r1
 800b1f8:	187b      	adds	r3, r7, r1
 800b1fa:	7819      	ldrb	r1, [r3, #0]
 800b1fc:	687a      	ldr	r2, [r7, #4]
 800b1fe:	23b5      	movs	r3, #181	@ 0xb5
 800b200:	009b      	lsls	r3, r3, #2
 800b202:	50d1      	str	r1, [r2, r3]
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b204:	183b      	adds	r3, r7, r0
 800b206:	781a      	ldrb	r2, [r3, #0]
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	32ae      	adds	r2, #174	@ 0xae
 800b20c:	0092      	lsls	r2, r2, #2
 800b20e:	58d3      	ldr	r3, [r2, r3]
 800b210:	689b      	ldr	r3, [r3, #8]
 800b212:	220f      	movs	r2, #15
 800b214:	18bc      	adds	r4, r7, r2
 800b216:	6839      	ldr	r1, [r7, #0]
 800b218:	687a      	ldr	r2, [r7, #4]
 800b21a:	0010      	movs	r0, r2
 800b21c:	4798      	blx	r3
 800b21e:	0003      	movs	r3, r0
 800b220:	7023      	strb	r3, [r4, #0]
              if (pdev->pClass[idx]->Setup != NULL)
 800b222:	e008      	b.n	800b236 <USBD_StdItfReq+0xc2>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800b224:	230f      	movs	r3, #15
 800b226:	18fb      	adds	r3, r7, r3
 800b228:	2203      	movs	r2, #3
 800b22a:	701a      	strb	r2, [r3, #0]
              if (pdev->pClass[idx]->Setup != NULL)
 800b22c:	e003      	b.n	800b236 <USBD_StdItfReq+0xc2>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800b22e:	230f      	movs	r3, #15
 800b230:	18fb      	adds	r3, r7, r3
 800b232:	2203      	movs	r2, #3
 800b234:	701a      	strb	r2, [r3, #0]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b236:	683b      	ldr	r3, [r7, #0]
 800b238:	88db      	ldrh	r3, [r3, #6]
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d117      	bne.n	800b26e <USBD_StdItfReq+0xfa>
 800b23e:	230f      	movs	r3, #15
 800b240:	18fb      	adds	r3, r7, r3
 800b242:	781b      	ldrb	r3, [r3, #0]
 800b244:	2b00      	cmp	r3, #0
 800b246:	d112      	bne.n	800b26e <USBD_StdItfReq+0xfa>
            {
              (void)USBD_CtlSendStatus(pdev);
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	0018      	movs	r0, r3
 800b24c:	f000 ff12 	bl	800c074 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b250:	e00d      	b.n	800b26e <USBD_StdItfReq+0xfa>
            USBD_CtlError(pdev, req);
 800b252:	683a      	ldr	r2, [r7, #0]
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	0011      	movs	r1, r2
 800b258:	0018      	movs	r0, r3
 800b25a:	f000 fe25 	bl	800bea8 <USBD_CtlError>
          break;
 800b25e:	e006      	b.n	800b26e <USBD_StdItfReq+0xfa>

        default:
          USBD_CtlError(pdev, req);
 800b260:	683a      	ldr	r2, [r7, #0]
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	0011      	movs	r1, r2
 800b266:	0018      	movs	r0, r3
 800b268:	f000 fe1e 	bl	800bea8 <USBD_CtlError>
          break;
 800b26c:	e000      	b.n	800b270 <USBD_StdItfReq+0xfc>
          break;
 800b26e:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800b270:	e006      	b.n	800b280 <USBD_StdItfReq+0x10c>

    default:
      USBD_CtlError(pdev, req);
 800b272:	683a      	ldr	r2, [r7, #0]
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	0011      	movs	r1, r2
 800b278:	0018      	movs	r0, r3
 800b27a:	f000 fe15 	bl	800bea8 <USBD_CtlError>
      break;
 800b27e:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800b280:	230f      	movs	r3, #15
 800b282:	18fb      	adds	r3, r7, r3
 800b284:	781b      	ldrb	r3, [r3, #0]
}
 800b286:	0018      	movs	r0, r3
 800b288:	46bd      	mov	sp, r7
 800b28a:	b004      	add	sp, #16
 800b28c:	bdb0      	pop	{r4, r5, r7, pc}

0800b28e <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b28e:	b5b0      	push	{r4, r5, r7, lr}
 800b290:	b084      	sub	sp, #16
 800b292:	af00      	add	r7, sp, #0
 800b294:	6078      	str	r0, [r7, #4]
 800b296:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800b298:	230f      	movs	r3, #15
 800b29a:	18fb      	adds	r3, r7, r3
 800b29c:	2200      	movs	r2, #0
 800b29e:	701a      	strb	r2, [r3, #0]

  ep_addr = LOBYTE(req->wIndex);
 800b2a0:	683b      	ldr	r3, [r7, #0]
 800b2a2:	889a      	ldrh	r2, [r3, #4]
 800b2a4:	230e      	movs	r3, #14
 800b2a6:	18fb      	adds	r3, r7, r3
 800b2a8:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b2aa:	683b      	ldr	r3, [r7, #0]
 800b2ac:	781b      	ldrb	r3, [r3, #0]
 800b2ae:	001a      	movs	r2, r3
 800b2b0:	2360      	movs	r3, #96	@ 0x60
 800b2b2:	4013      	ands	r3, r2
 800b2b4:	2b40      	cmp	r3, #64	@ 0x40
 800b2b6:	d006      	beq.n	800b2c6 <USBD_StdEPReq+0x38>
 800b2b8:	d900      	bls.n	800b2bc <USBD_StdEPReq+0x2e>
 800b2ba:	e1de      	b.n	800b67a <USBD_StdEPReq+0x3ec>
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d039      	beq.n	800b334 <USBD_StdEPReq+0xa6>
 800b2c0:	2b20      	cmp	r3, #32
 800b2c2:	d000      	beq.n	800b2c6 <USBD_StdEPReq+0x38>
 800b2c4:	e1d9      	b.n	800b67a <USBD_StdEPReq+0x3ec>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800b2c6:	250d      	movs	r5, #13
 800b2c8:	197c      	adds	r4, r7, r5
 800b2ca:	230e      	movs	r3, #14
 800b2cc:	18fb      	adds	r3, r7, r3
 800b2ce:	781a      	ldrb	r2, [r3, #0]
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	0011      	movs	r1, r2
 800b2d4:	0018      	movs	r0, r3
 800b2d6:	f7ff fe3c 	bl	800af52 <USBD_CoreFindEP>
 800b2da:	0003      	movs	r3, r0
 800b2dc:	7023      	strb	r3, [r4, #0]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b2de:	197b      	adds	r3, r7, r5
 800b2e0:	781b      	ldrb	r3, [r3, #0]
 800b2e2:	2bff      	cmp	r3, #255	@ 0xff
 800b2e4:	d100      	bne.n	800b2e8 <USBD_StdEPReq+0x5a>
 800b2e6:	e1cf      	b.n	800b688 <USBD_StdEPReq+0x3fa>
 800b2e8:	197b      	adds	r3, r7, r5
 800b2ea:	781b      	ldrb	r3, [r3, #0]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d000      	beq.n	800b2f2 <USBD_StdEPReq+0x64>
 800b2f0:	e1ca      	b.n	800b688 <USBD_StdEPReq+0x3fa>
      {
        pdev->classId = idx;
 800b2f2:	197b      	adds	r3, r7, r5
 800b2f4:	7819      	ldrb	r1, [r3, #0]
 800b2f6:	687a      	ldr	r2, [r7, #4]
 800b2f8:	23b5      	movs	r3, #181	@ 0xb5
 800b2fa:	009b      	lsls	r3, r3, #2
 800b2fc:	50d1      	str	r1, [r2, r3]
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800b2fe:	0029      	movs	r1, r5
 800b300:	187b      	adds	r3, r7, r1
 800b302:	781a      	ldrb	r2, [r3, #0]
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	32ae      	adds	r2, #174	@ 0xae
 800b308:	0092      	lsls	r2, r2, #2
 800b30a:	58d3      	ldr	r3, [r2, r3]
 800b30c:	689b      	ldr	r3, [r3, #8]
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d100      	bne.n	800b314 <USBD_StdEPReq+0x86>
 800b312:	e1b9      	b.n	800b688 <USBD_StdEPReq+0x3fa>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800b314:	187b      	adds	r3, r7, r1
 800b316:	781a      	ldrb	r2, [r3, #0]
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	32ae      	adds	r2, #174	@ 0xae
 800b31c:	0092      	lsls	r2, r2, #2
 800b31e:	58d3      	ldr	r3, [r2, r3]
 800b320:	689b      	ldr	r3, [r3, #8]
 800b322:	220f      	movs	r2, #15
 800b324:	18bc      	adds	r4, r7, r2
 800b326:	6839      	ldr	r1, [r7, #0]
 800b328:	687a      	ldr	r2, [r7, #4]
 800b32a:	0010      	movs	r0, r2
 800b32c:	4798      	blx	r3
 800b32e:	0003      	movs	r3, r0
 800b330:	7023      	strb	r3, [r4, #0]
        }
      }
      break;
 800b332:	e1a9      	b.n	800b688 <USBD_StdEPReq+0x3fa>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b334:	683b      	ldr	r3, [r7, #0]
 800b336:	785b      	ldrb	r3, [r3, #1]
 800b338:	2b03      	cmp	r3, #3
 800b33a:	d007      	beq.n	800b34c <USBD_StdEPReq+0xbe>
 800b33c:	dd00      	ble.n	800b340 <USBD_StdEPReq+0xb2>
 800b33e:	e194      	b.n	800b66a <USBD_StdEPReq+0x3dc>
 800b340:	2b00      	cmp	r3, #0
 800b342:	d100      	bne.n	800b346 <USBD_StdEPReq+0xb8>
 800b344:	e0c9      	b.n	800b4da <USBD_StdEPReq+0x24c>
 800b346:	2b01      	cmp	r3, #1
 800b348:	d04d      	beq.n	800b3e6 <USBD_StdEPReq+0x158>
 800b34a:	e18e      	b.n	800b66a <USBD_StdEPReq+0x3dc>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b34c:	687a      	ldr	r2, [r7, #4]
 800b34e:	23a7      	movs	r3, #167	@ 0xa7
 800b350:	009b      	lsls	r3, r3, #2
 800b352:	5cd3      	ldrb	r3, [r2, r3]
 800b354:	b2db      	uxtb	r3, r3
 800b356:	2b02      	cmp	r3, #2
 800b358:	d002      	beq.n	800b360 <USBD_StdEPReq+0xd2>
 800b35a:	2b03      	cmp	r3, #3
 800b35c:	d01e      	beq.n	800b39c <USBD_StdEPReq+0x10e>
 800b35e:	e03a      	b.n	800b3d6 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b360:	220e      	movs	r2, #14
 800b362:	18bb      	adds	r3, r7, r2
 800b364:	781b      	ldrb	r3, [r3, #0]
 800b366:	2b00      	cmp	r3, #0
 800b368:	d011      	beq.n	800b38e <USBD_StdEPReq+0x100>
 800b36a:	18bb      	adds	r3, r7, r2
 800b36c:	781b      	ldrb	r3, [r3, #0]
 800b36e:	2b80      	cmp	r3, #128	@ 0x80
 800b370:	d00d      	beq.n	800b38e <USBD_StdEPReq+0x100>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b372:	18bb      	adds	r3, r7, r2
 800b374:	781a      	ldrb	r2, [r3, #0]
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	0011      	movs	r1, r2
 800b37a:	0018      	movs	r0, r3
 800b37c:	f001 faf5 	bl	800c96a <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	2180      	movs	r1, #128	@ 0x80
 800b384:	0018      	movs	r0, r3
 800b386:	f001 faf0 	bl	800c96a <USBD_LL_StallEP>
 800b38a:	46c0      	nop			@ (mov r8, r8)
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b38c:	e02a      	b.n	800b3e4 <USBD_StdEPReq+0x156>
                USBD_CtlError(pdev, req);
 800b38e:	683a      	ldr	r2, [r7, #0]
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	0011      	movs	r1, r2
 800b394:	0018      	movs	r0, r3
 800b396:	f000 fd87 	bl	800bea8 <USBD_CtlError>
              break;
 800b39a:	e023      	b.n	800b3e4 <USBD_StdEPReq+0x156>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b39c:	683b      	ldr	r3, [r7, #0]
 800b39e:	885b      	ldrh	r3, [r3, #2]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d113      	bne.n	800b3cc <USBD_StdEPReq+0x13e>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b3a4:	220e      	movs	r2, #14
 800b3a6:	18bb      	adds	r3, r7, r2
 800b3a8:	781b      	ldrb	r3, [r3, #0]
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d00e      	beq.n	800b3cc <USBD_StdEPReq+0x13e>
 800b3ae:	18bb      	adds	r3, r7, r2
 800b3b0:	781b      	ldrb	r3, [r3, #0]
 800b3b2:	2b80      	cmp	r3, #128	@ 0x80
 800b3b4:	d00a      	beq.n	800b3cc <USBD_StdEPReq+0x13e>
 800b3b6:	683b      	ldr	r3, [r7, #0]
 800b3b8:	88db      	ldrh	r3, [r3, #6]
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d106      	bne.n	800b3cc <USBD_StdEPReq+0x13e>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b3be:	18bb      	adds	r3, r7, r2
 800b3c0:	781a      	ldrb	r2, [r3, #0]
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	0011      	movs	r1, r2
 800b3c6:	0018      	movs	r0, r3
 800b3c8:	f001 facf 	bl	800c96a <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	0018      	movs	r0, r3
 800b3d0:	f000 fe50 	bl	800c074 <USBD_CtlSendStatus>

              break;
 800b3d4:	e006      	b.n	800b3e4 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800b3d6:	683a      	ldr	r2, [r7, #0]
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	0011      	movs	r1, r2
 800b3dc:	0018      	movs	r0, r3
 800b3de:	f000 fd63 	bl	800bea8 <USBD_CtlError>
              break;
 800b3e2:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800b3e4:	e148      	b.n	800b678 <USBD_StdEPReq+0x3ea>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b3e6:	687a      	ldr	r2, [r7, #4]
 800b3e8:	23a7      	movs	r3, #167	@ 0xa7
 800b3ea:	009b      	lsls	r3, r3, #2
 800b3ec:	5cd3      	ldrb	r3, [r2, r3]
 800b3ee:	b2db      	uxtb	r3, r3
 800b3f0:	2b02      	cmp	r3, #2
 800b3f2:	d002      	beq.n	800b3fa <USBD_StdEPReq+0x16c>
 800b3f4:	2b03      	cmp	r3, #3
 800b3f6:	d01e      	beq.n	800b436 <USBD_StdEPReq+0x1a8>
 800b3f8:	e066      	b.n	800b4c8 <USBD_StdEPReq+0x23a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b3fa:	220e      	movs	r2, #14
 800b3fc:	18bb      	adds	r3, r7, r2
 800b3fe:	781b      	ldrb	r3, [r3, #0]
 800b400:	2b00      	cmp	r3, #0
 800b402:	d011      	beq.n	800b428 <USBD_StdEPReq+0x19a>
 800b404:	18bb      	adds	r3, r7, r2
 800b406:	781b      	ldrb	r3, [r3, #0]
 800b408:	2b80      	cmp	r3, #128	@ 0x80
 800b40a:	d00d      	beq.n	800b428 <USBD_StdEPReq+0x19a>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b40c:	18bb      	adds	r3, r7, r2
 800b40e:	781a      	ldrb	r2, [r3, #0]
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	0011      	movs	r1, r2
 800b414:	0018      	movs	r0, r3
 800b416:	f001 faa8 	bl	800c96a <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	2180      	movs	r1, #128	@ 0x80
 800b41e:	0018      	movs	r0, r3
 800b420:	f001 faa3 	bl	800c96a <USBD_LL_StallEP>
 800b424:	46c0      	nop			@ (mov r8, r8)
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b426:	e057      	b.n	800b4d8 <USBD_StdEPReq+0x24a>
                USBD_CtlError(pdev, req);
 800b428:	683a      	ldr	r2, [r7, #0]
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	0011      	movs	r1, r2
 800b42e:	0018      	movs	r0, r3
 800b430:	f000 fd3a 	bl	800bea8 <USBD_CtlError>
              break;
 800b434:	e050      	b.n	800b4d8 <USBD_StdEPReq+0x24a>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b436:	683b      	ldr	r3, [r7, #0]
 800b438:	885b      	ldrh	r3, [r3, #2]
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d14b      	bne.n	800b4d6 <USBD_StdEPReq+0x248>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b43e:	210e      	movs	r1, #14
 800b440:	187b      	adds	r3, r7, r1
 800b442:	781b      	ldrb	r3, [r3, #0]
 800b444:	227f      	movs	r2, #127	@ 0x7f
 800b446:	4013      	ands	r3, r2
 800b448:	d006      	beq.n	800b458 <USBD_StdEPReq+0x1ca>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b44a:	187b      	adds	r3, r7, r1
 800b44c:	781a      	ldrb	r2, [r3, #0]
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	0011      	movs	r1, r2
 800b452:	0018      	movs	r0, r3
 800b454:	f001 fab4 	bl	800c9c0 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	0018      	movs	r0, r3
 800b45c:	f000 fe0a 	bl	800c074 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800b460:	250d      	movs	r5, #13
 800b462:	197c      	adds	r4, r7, r5
 800b464:	230e      	movs	r3, #14
 800b466:	18fb      	adds	r3, r7, r3
 800b468:	781a      	ldrb	r2, [r3, #0]
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	0011      	movs	r1, r2
 800b46e:	0018      	movs	r0, r3
 800b470:	f7ff fd6f 	bl	800af52 <USBD_CoreFindEP>
 800b474:	0003      	movs	r3, r0
 800b476:	7023      	strb	r3, [r4, #0]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b478:	197b      	adds	r3, r7, r5
 800b47a:	781b      	ldrb	r3, [r3, #0]
 800b47c:	2bff      	cmp	r3, #255	@ 0xff
 800b47e:	d02a      	beq.n	800b4d6 <USBD_StdEPReq+0x248>
 800b480:	197b      	adds	r3, r7, r5
 800b482:	781b      	ldrb	r3, [r3, #0]
 800b484:	2b00      	cmp	r3, #0
 800b486:	d126      	bne.n	800b4d6 <USBD_StdEPReq+0x248>
                {
                  pdev->classId = idx;
 800b488:	197b      	adds	r3, r7, r5
 800b48a:	7819      	ldrb	r1, [r3, #0]
 800b48c:	687a      	ldr	r2, [r7, #4]
 800b48e:	23b5      	movs	r3, #181	@ 0xb5
 800b490:	009b      	lsls	r3, r3, #2
 800b492:	50d1      	str	r1, [r2, r3]
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800b494:	0029      	movs	r1, r5
 800b496:	187b      	adds	r3, r7, r1
 800b498:	781a      	ldrb	r2, [r3, #0]
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	32ae      	adds	r2, #174	@ 0xae
 800b49e:	0092      	lsls	r2, r2, #2
 800b4a0:	58d3      	ldr	r3, [r2, r3]
 800b4a2:	689b      	ldr	r3, [r3, #8]
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d016      	beq.n	800b4d6 <USBD_StdEPReq+0x248>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b4a8:	187b      	adds	r3, r7, r1
 800b4aa:	781a      	ldrb	r2, [r3, #0]
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	32ae      	adds	r2, #174	@ 0xae
 800b4b0:	0092      	lsls	r2, r2, #2
 800b4b2:	58d3      	ldr	r3, [r2, r3]
 800b4b4:	689b      	ldr	r3, [r3, #8]
 800b4b6:	220f      	movs	r2, #15
 800b4b8:	18bc      	adds	r4, r7, r2
 800b4ba:	6839      	ldr	r1, [r7, #0]
 800b4bc:	687a      	ldr	r2, [r7, #4]
 800b4be:	0010      	movs	r0, r2
 800b4c0:	4798      	blx	r3
 800b4c2:	0003      	movs	r3, r0
 800b4c4:	7023      	strb	r3, [r4, #0]
                  }
                }
              }
              break;
 800b4c6:	e006      	b.n	800b4d6 <USBD_StdEPReq+0x248>

            default:
              USBD_CtlError(pdev, req);
 800b4c8:	683a      	ldr	r2, [r7, #0]
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	0011      	movs	r1, r2
 800b4ce:	0018      	movs	r0, r3
 800b4d0:	f000 fcea 	bl	800bea8 <USBD_CtlError>
              break;
 800b4d4:	e000      	b.n	800b4d8 <USBD_StdEPReq+0x24a>
              break;
 800b4d6:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800b4d8:	e0ce      	b.n	800b678 <USBD_StdEPReq+0x3ea>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b4da:	687a      	ldr	r2, [r7, #4]
 800b4dc:	23a7      	movs	r3, #167	@ 0xa7
 800b4de:	009b      	lsls	r3, r3, #2
 800b4e0:	5cd3      	ldrb	r3, [r2, r3]
 800b4e2:	b2db      	uxtb	r3, r3
 800b4e4:	2b02      	cmp	r3, #2
 800b4e6:	d002      	beq.n	800b4ee <USBD_StdEPReq+0x260>
 800b4e8:	2b03      	cmp	r3, #3
 800b4ea:	d03c      	beq.n	800b566 <USBD_StdEPReq+0x2d8>
 800b4ec:	e0b5      	b.n	800b65a <USBD_StdEPReq+0x3cc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b4ee:	220e      	movs	r2, #14
 800b4f0:	18bb      	adds	r3, r7, r2
 800b4f2:	781b      	ldrb	r3, [r3, #0]
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d00a      	beq.n	800b50e <USBD_StdEPReq+0x280>
 800b4f8:	18bb      	adds	r3, r7, r2
 800b4fa:	781b      	ldrb	r3, [r3, #0]
 800b4fc:	2b80      	cmp	r3, #128	@ 0x80
 800b4fe:	d006      	beq.n	800b50e <USBD_StdEPReq+0x280>
              {
                USBD_CtlError(pdev, req);
 800b500:	683a      	ldr	r2, [r7, #0]
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	0011      	movs	r1, r2
 800b506:	0018      	movs	r0, r3
 800b508:	f000 fcce 	bl	800bea8 <USBD_CtlError>
                break;
 800b50c:	e0ac      	b.n	800b668 <USBD_StdEPReq+0x3da>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b50e:	220e      	movs	r2, #14
 800b510:	18bb      	adds	r3, r7, r2
 800b512:	781b      	ldrb	r3, [r3, #0]
 800b514:	b25b      	sxtb	r3, r3
 800b516:	2b00      	cmp	r3, #0
 800b518:	da0c      	bge.n	800b534 <USBD_StdEPReq+0x2a6>
 800b51a:	18bb      	adds	r3, r7, r2
 800b51c:	781b      	ldrb	r3, [r3, #0]
 800b51e:	227f      	movs	r2, #127	@ 0x7f
 800b520:	401a      	ands	r2, r3
 800b522:	0013      	movs	r3, r2
 800b524:	009b      	lsls	r3, r3, #2
 800b526:	189b      	adds	r3, r3, r2
 800b528:	009b      	lsls	r3, r3, #2
 800b52a:	3310      	adds	r3, #16
 800b52c:	687a      	ldr	r2, [r7, #4]
 800b52e:	18d3      	adds	r3, r2, r3
 800b530:	3304      	adds	r3, #4
 800b532:	e00d      	b.n	800b550 <USBD_StdEPReq+0x2c2>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b534:	230e      	movs	r3, #14
 800b536:	18fb      	adds	r3, r7, r3
 800b538:	781b      	ldrb	r3, [r3, #0]
 800b53a:	227f      	movs	r2, #127	@ 0x7f
 800b53c:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b53e:	0013      	movs	r3, r2
 800b540:	009b      	lsls	r3, r3, #2
 800b542:	189b      	adds	r3, r3, r2
 800b544:	009b      	lsls	r3, r3, #2
 800b546:	3351      	adds	r3, #81	@ 0x51
 800b548:	33ff      	adds	r3, #255	@ 0xff
 800b54a:	687a      	ldr	r2, [r7, #4]
 800b54c:	18d3      	adds	r3, r2, r3
 800b54e:	3304      	adds	r3, #4
 800b550:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b552:	68bb      	ldr	r3, [r7, #8]
 800b554:	2200      	movs	r2, #0
 800b556:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b558:	68b9      	ldr	r1, [r7, #8]
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	2202      	movs	r2, #2
 800b55e:	0018      	movs	r0, r3
 800b560:	f000 fd2a 	bl	800bfb8 <USBD_CtlSendData>
              break;
 800b564:	e080      	b.n	800b668 <USBD_StdEPReq+0x3da>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b566:	220e      	movs	r2, #14
 800b568:	18bb      	adds	r3, r7, r2
 800b56a:	781b      	ldrb	r3, [r3, #0]
 800b56c:	b25b      	sxtb	r3, r3
 800b56e:	2b00      	cmp	r3, #0
 800b570:	da14      	bge.n	800b59c <USBD_StdEPReq+0x30e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b572:	18bb      	adds	r3, r7, r2
 800b574:	781b      	ldrb	r3, [r3, #0]
 800b576:	220f      	movs	r2, #15
 800b578:	401a      	ands	r2, r3
 800b57a:	6879      	ldr	r1, [r7, #4]
 800b57c:	0013      	movs	r3, r2
 800b57e:	009b      	lsls	r3, r3, #2
 800b580:	189b      	adds	r3, r3, r2
 800b582:	009b      	lsls	r3, r3, #2
 800b584:	18cb      	adds	r3, r1, r3
 800b586:	3324      	adds	r3, #36	@ 0x24
 800b588:	881b      	ldrh	r3, [r3, #0]
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d11e      	bne.n	800b5cc <USBD_StdEPReq+0x33e>
                {
                  USBD_CtlError(pdev, req);
 800b58e:	683a      	ldr	r2, [r7, #0]
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	0011      	movs	r1, r2
 800b594:	0018      	movs	r0, r3
 800b596:	f000 fc87 	bl	800bea8 <USBD_CtlError>
                  break;
 800b59a:	e065      	b.n	800b668 <USBD_StdEPReq+0x3da>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b59c:	230e      	movs	r3, #14
 800b59e:	18fb      	adds	r3, r7, r3
 800b5a0:	781b      	ldrb	r3, [r3, #0]
 800b5a2:	220f      	movs	r2, #15
 800b5a4:	401a      	ands	r2, r3
 800b5a6:	6878      	ldr	r0, [r7, #4]
 800b5a8:	23b2      	movs	r3, #178	@ 0xb2
 800b5aa:	0059      	lsls	r1, r3, #1
 800b5ac:	0013      	movs	r3, r2
 800b5ae:	009b      	lsls	r3, r3, #2
 800b5b0:	189b      	adds	r3, r3, r2
 800b5b2:	009b      	lsls	r3, r3, #2
 800b5b4:	18c3      	adds	r3, r0, r3
 800b5b6:	185b      	adds	r3, r3, r1
 800b5b8:	881b      	ldrh	r3, [r3, #0]
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	d106      	bne.n	800b5cc <USBD_StdEPReq+0x33e>
                {
                  USBD_CtlError(pdev, req);
 800b5be:	683a      	ldr	r2, [r7, #0]
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	0011      	movs	r1, r2
 800b5c4:	0018      	movs	r0, r3
 800b5c6:	f000 fc6f 	bl	800bea8 <USBD_CtlError>
                  break;
 800b5ca:	e04d      	b.n	800b668 <USBD_StdEPReq+0x3da>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b5cc:	220e      	movs	r2, #14
 800b5ce:	18bb      	adds	r3, r7, r2
 800b5d0:	781b      	ldrb	r3, [r3, #0]
 800b5d2:	b25b      	sxtb	r3, r3
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	da0c      	bge.n	800b5f2 <USBD_StdEPReq+0x364>
 800b5d8:	18bb      	adds	r3, r7, r2
 800b5da:	781b      	ldrb	r3, [r3, #0]
 800b5dc:	227f      	movs	r2, #127	@ 0x7f
 800b5de:	401a      	ands	r2, r3
 800b5e0:	0013      	movs	r3, r2
 800b5e2:	009b      	lsls	r3, r3, #2
 800b5e4:	189b      	adds	r3, r3, r2
 800b5e6:	009b      	lsls	r3, r3, #2
 800b5e8:	3310      	adds	r3, #16
 800b5ea:	687a      	ldr	r2, [r7, #4]
 800b5ec:	18d3      	adds	r3, r2, r3
 800b5ee:	3304      	adds	r3, #4
 800b5f0:	e00d      	b.n	800b60e <USBD_StdEPReq+0x380>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b5f2:	230e      	movs	r3, #14
 800b5f4:	18fb      	adds	r3, r7, r3
 800b5f6:	781b      	ldrb	r3, [r3, #0]
 800b5f8:	227f      	movs	r2, #127	@ 0x7f
 800b5fa:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b5fc:	0013      	movs	r3, r2
 800b5fe:	009b      	lsls	r3, r3, #2
 800b600:	189b      	adds	r3, r3, r2
 800b602:	009b      	lsls	r3, r3, #2
 800b604:	3351      	adds	r3, #81	@ 0x51
 800b606:	33ff      	adds	r3, #255	@ 0xff
 800b608:	687a      	ldr	r2, [r7, #4]
 800b60a:	18d3      	adds	r3, r2, r3
 800b60c:	3304      	adds	r3, #4
 800b60e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b610:	220e      	movs	r2, #14
 800b612:	18bb      	adds	r3, r7, r2
 800b614:	781b      	ldrb	r3, [r3, #0]
 800b616:	2b00      	cmp	r3, #0
 800b618:	d003      	beq.n	800b622 <USBD_StdEPReq+0x394>
 800b61a:	18bb      	adds	r3, r7, r2
 800b61c:	781b      	ldrb	r3, [r3, #0]
 800b61e:	2b80      	cmp	r3, #128	@ 0x80
 800b620:	d103      	bne.n	800b62a <USBD_StdEPReq+0x39c>
              {
                pep->status = 0x0000U;
 800b622:	68bb      	ldr	r3, [r7, #8]
 800b624:	2200      	movs	r2, #0
 800b626:	601a      	str	r2, [r3, #0]
 800b628:	e010      	b.n	800b64c <USBD_StdEPReq+0x3be>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b62a:	230e      	movs	r3, #14
 800b62c:	18fb      	adds	r3, r7, r3
 800b62e:	781a      	ldrb	r2, [r3, #0]
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	0011      	movs	r1, r2
 800b634:	0018      	movs	r0, r3
 800b636:	f001 f9ee 	bl	800ca16 <USBD_LL_IsStallEP>
 800b63a:	1e03      	subs	r3, r0, #0
 800b63c:	d003      	beq.n	800b646 <USBD_StdEPReq+0x3b8>
              {
                pep->status = 0x0001U;
 800b63e:	68bb      	ldr	r3, [r7, #8]
 800b640:	2201      	movs	r2, #1
 800b642:	601a      	str	r2, [r3, #0]
 800b644:	e002      	b.n	800b64c <USBD_StdEPReq+0x3be>
              }
              else
              {
                pep->status = 0x0000U;
 800b646:	68bb      	ldr	r3, [r7, #8]
 800b648:	2200      	movs	r2, #0
 800b64a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b64c:	68b9      	ldr	r1, [r7, #8]
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	2202      	movs	r2, #2
 800b652:	0018      	movs	r0, r3
 800b654:	f000 fcb0 	bl	800bfb8 <USBD_CtlSendData>
              break;
 800b658:	e006      	b.n	800b668 <USBD_StdEPReq+0x3da>

            default:
              USBD_CtlError(pdev, req);
 800b65a:	683a      	ldr	r2, [r7, #0]
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	0011      	movs	r1, r2
 800b660:	0018      	movs	r0, r3
 800b662:	f000 fc21 	bl	800bea8 <USBD_CtlError>
              break;
 800b666:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800b668:	e006      	b.n	800b678 <USBD_StdEPReq+0x3ea>

        default:
          USBD_CtlError(pdev, req);
 800b66a:	683a      	ldr	r2, [r7, #0]
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	0011      	movs	r1, r2
 800b670:	0018      	movs	r0, r3
 800b672:	f000 fc19 	bl	800bea8 <USBD_CtlError>
          break;
 800b676:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800b678:	e007      	b.n	800b68a <USBD_StdEPReq+0x3fc>

    default:
      USBD_CtlError(pdev, req);
 800b67a:	683a      	ldr	r2, [r7, #0]
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	0011      	movs	r1, r2
 800b680:	0018      	movs	r0, r3
 800b682:	f000 fc11 	bl	800bea8 <USBD_CtlError>
      break;
 800b686:	e000      	b.n	800b68a <USBD_StdEPReq+0x3fc>
      break;
 800b688:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800b68a:	230f      	movs	r3, #15
 800b68c:	18fb      	adds	r3, r7, r3
 800b68e:	781b      	ldrb	r3, [r3, #0]
}
 800b690:	0018      	movs	r0, r3
 800b692:	46bd      	mov	sp, r7
 800b694:	b004      	add	sp, #16
 800b696:	bdb0      	pop	{r4, r5, r7, pc}

0800b698 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b698:	b580      	push	{r7, lr}
 800b69a:	b084      	sub	sp, #16
 800b69c:	af00      	add	r7, sp, #0
 800b69e:	6078      	str	r0, [r7, #4]
 800b6a0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b6a2:	2308      	movs	r3, #8
 800b6a4:	18fb      	adds	r3, r7, r3
 800b6a6:	2200      	movs	r2, #0
 800b6a8:	801a      	strh	r2, [r3, #0]
  uint8_t *pbuf = NULL;
 800b6aa:	2300      	movs	r3, #0
 800b6ac:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b6ae:	230b      	movs	r3, #11
 800b6b0:	18fb      	adds	r3, r7, r3
 800b6b2:	2200      	movs	r2, #0
 800b6b4:	701a      	strb	r2, [r3, #0]

  switch (req->wValue >> 8)
 800b6b6:	683b      	ldr	r3, [r7, #0]
 800b6b8:	885b      	ldrh	r3, [r3, #2]
 800b6ba:	0a1b      	lsrs	r3, r3, #8
 800b6bc:	b29b      	uxth	r3, r3
 800b6be:	2b0f      	cmp	r3, #15
 800b6c0:	d900      	bls.n	800b6c4 <USBD_GetDescriptor+0x2c>
 800b6c2:	e17b      	b.n	800b9bc <USBD_GetDescriptor+0x324>
 800b6c4:	009a      	lsls	r2, r3, #2
 800b6c6:	4bdd      	ldr	r3, [pc, #884]	@ (800ba3c <USBD_GetDescriptor+0x3a4>)
 800b6c8:	18d3      	adds	r3, r2, r3
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	469f      	mov	pc, r3
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800b6ce:	687a      	ldr	r2, [r7, #4]
 800b6d0:	23ad      	movs	r3, #173	@ 0xad
 800b6d2:	009b      	lsls	r3, r3, #2
 800b6d4:	58d3      	ldr	r3, [r2, r3]
 800b6d6:	69db      	ldr	r3, [r3, #28]
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d00d      	beq.n	800b6f8 <USBD_GetDescriptor+0x60>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800b6dc:	687a      	ldr	r2, [r7, #4]
 800b6de:	23ad      	movs	r3, #173	@ 0xad
 800b6e0:	009b      	lsls	r3, r3, #2
 800b6e2:	58d3      	ldr	r3, [r2, r3]
 800b6e4:	69db      	ldr	r3, [r3, #28]
 800b6e6:	687a      	ldr	r2, [r7, #4]
 800b6e8:	7c12      	ldrb	r2, [r2, #16]
 800b6ea:	2108      	movs	r1, #8
 800b6ec:	1879      	adds	r1, r7, r1
 800b6ee:	0010      	movs	r0, r2
 800b6f0:	4798      	blx	r3
 800b6f2:	0003      	movs	r3, r0
 800b6f4:	60fb      	str	r3, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b6f6:	e16e      	b.n	800b9d6 <USBD_GetDescriptor+0x33e>
        USBD_CtlError(pdev, req);
 800b6f8:	683a      	ldr	r2, [r7, #0]
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	0011      	movs	r1, r2
 800b6fe:	0018      	movs	r0, r3
 800b700:	f000 fbd2 	bl	800bea8 <USBD_CtlError>
        err++;
 800b704:	210b      	movs	r1, #11
 800b706:	187b      	adds	r3, r7, r1
 800b708:	781a      	ldrb	r2, [r3, #0]
 800b70a:	187b      	adds	r3, r7, r1
 800b70c:	3201      	adds	r2, #1
 800b70e:	701a      	strb	r2, [r3, #0]
      break;
 800b710:	e161      	b.n	800b9d6 <USBD_GetDescriptor+0x33e>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b712:	687a      	ldr	r2, [r7, #4]
 800b714:	23ad      	movs	r3, #173	@ 0xad
 800b716:	009b      	lsls	r3, r3, #2
 800b718:	58d3      	ldr	r3, [r2, r3]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	687a      	ldr	r2, [r7, #4]
 800b71e:	7c12      	ldrb	r2, [r2, #16]
 800b720:	2108      	movs	r1, #8
 800b722:	1879      	adds	r1, r7, r1
 800b724:	0010      	movs	r0, r2
 800b726:	4798      	blx	r3
 800b728:	0003      	movs	r3, r0
 800b72a:	60fb      	str	r3, [r7, #12]
      break;
 800b72c:	e153      	b.n	800b9d6 <USBD_GetDescriptor+0x33e>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	7c1b      	ldrb	r3, [r3, #16]
 800b732:	2b00      	cmp	r3, #0
 800b734:	d10f      	bne.n	800b756 <USBD_GetDescriptor+0xbe>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800b736:	687a      	ldr	r2, [r7, #4]
 800b738:	23ae      	movs	r3, #174	@ 0xae
 800b73a:	009b      	lsls	r3, r3, #2
 800b73c:	58d3      	ldr	r3, [r2, r3]
 800b73e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b740:	2208      	movs	r2, #8
 800b742:	18ba      	adds	r2, r7, r2
 800b744:	0010      	movs	r0, r2
 800b746:	4798      	blx	r3
 800b748:	0003      	movs	r3, r0
 800b74a:	60fb      	str	r3, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	3301      	adds	r3, #1
 800b750:	2202      	movs	r2, #2
 800b752:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b754:	e13f      	b.n	800b9d6 <USBD_GetDescriptor+0x33e>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800b756:	687a      	ldr	r2, [r7, #4]
 800b758:	23ae      	movs	r3, #174	@ 0xae
 800b75a:	009b      	lsls	r3, r3, #2
 800b75c:	58d3      	ldr	r3, [r2, r3]
 800b75e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b760:	2208      	movs	r2, #8
 800b762:	18ba      	adds	r2, r7, r2
 800b764:	0010      	movs	r0, r2
 800b766:	4798      	blx	r3
 800b768:	0003      	movs	r3, r0
 800b76a:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	3301      	adds	r3, #1
 800b770:	2202      	movs	r2, #2
 800b772:	701a      	strb	r2, [r3, #0]
      break;
 800b774:	e12f      	b.n	800b9d6 <USBD_GetDescriptor+0x33e>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b776:	683b      	ldr	r3, [r7, #0]
 800b778:	885b      	ldrh	r3, [r3, #2]
 800b77a:	b2db      	uxtb	r3, r3
 800b77c:	2b05      	cmp	r3, #5
 800b77e:	d900      	bls.n	800b782 <USBD_GetDescriptor+0xea>
 800b780:	e0d0      	b.n	800b924 <USBD_GetDescriptor+0x28c>
 800b782:	009a      	lsls	r2, r3, #2
 800b784:	4bae      	ldr	r3, [pc, #696]	@ (800ba40 <USBD_GetDescriptor+0x3a8>)
 800b786:	18d3      	adds	r3, r2, r3
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	469f      	mov	pc, r3
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b78c:	687a      	ldr	r2, [r7, #4]
 800b78e:	23ad      	movs	r3, #173	@ 0xad
 800b790:	009b      	lsls	r3, r3, #2
 800b792:	58d3      	ldr	r3, [r2, r3]
 800b794:	685b      	ldr	r3, [r3, #4]
 800b796:	2b00      	cmp	r3, #0
 800b798:	d00d      	beq.n	800b7b6 <USBD_GetDescriptor+0x11e>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b79a:	687a      	ldr	r2, [r7, #4]
 800b79c:	23ad      	movs	r3, #173	@ 0xad
 800b79e:	009b      	lsls	r3, r3, #2
 800b7a0:	58d3      	ldr	r3, [r2, r3]
 800b7a2:	685b      	ldr	r3, [r3, #4]
 800b7a4:	687a      	ldr	r2, [r7, #4]
 800b7a6:	7c12      	ldrb	r2, [r2, #16]
 800b7a8:	2108      	movs	r1, #8
 800b7aa:	1879      	adds	r1, r7, r1
 800b7ac:	0010      	movs	r0, r2
 800b7ae:	4798      	blx	r3
 800b7b0:	0003      	movs	r3, r0
 800b7b2:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b7b4:	e0c3      	b.n	800b93e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800b7b6:	683a      	ldr	r2, [r7, #0]
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	0011      	movs	r1, r2
 800b7bc:	0018      	movs	r0, r3
 800b7be:	f000 fb73 	bl	800bea8 <USBD_CtlError>
            err++;
 800b7c2:	210b      	movs	r1, #11
 800b7c4:	187b      	adds	r3, r7, r1
 800b7c6:	781a      	ldrb	r2, [r3, #0]
 800b7c8:	187b      	adds	r3, r7, r1
 800b7ca:	3201      	adds	r2, #1
 800b7cc:	701a      	strb	r2, [r3, #0]
          break;
 800b7ce:	e0b6      	b.n	800b93e <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b7d0:	687a      	ldr	r2, [r7, #4]
 800b7d2:	23ad      	movs	r3, #173	@ 0xad
 800b7d4:	009b      	lsls	r3, r3, #2
 800b7d6:	58d3      	ldr	r3, [r2, r3]
 800b7d8:	689b      	ldr	r3, [r3, #8]
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d00d      	beq.n	800b7fa <USBD_GetDescriptor+0x162>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b7de:	687a      	ldr	r2, [r7, #4]
 800b7e0:	23ad      	movs	r3, #173	@ 0xad
 800b7e2:	009b      	lsls	r3, r3, #2
 800b7e4:	58d3      	ldr	r3, [r2, r3]
 800b7e6:	689b      	ldr	r3, [r3, #8]
 800b7e8:	687a      	ldr	r2, [r7, #4]
 800b7ea:	7c12      	ldrb	r2, [r2, #16]
 800b7ec:	2108      	movs	r1, #8
 800b7ee:	1879      	adds	r1, r7, r1
 800b7f0:	0010      	movs	r0, r2
 800b7f2:	4798      	blx	r3
 800b7f4:	0003      	movs	r3, r0
 800b7f6:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b7f8:	e0a1      	b.n	800b93e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800b7fa:	683a      	ldr	r2, [r7, #0]
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	0011      	movs	r1, r2
 800b800:	0018      	movs	r0, r3
 800b802:	f000 fb51 	bl	800bea8 <USBD_CtlError>
            err++;
 800b806:	210b      	movs	r1, #11
 800b808:	187b      	adds	r3, r7, r1
 800b80a:	781a      	ldrb	r2, [r3, #0]
 800b80c:	187b      	adds	r3, r7, r1
 800b80e:	3201      	adds	r2, #1
 800b810:	701a      	strb	r2, [r3, #0]
          break;
 800b812:	e094      	b.n	800b93e <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b814:	687a      	ldr	r2, [r7, #4]
 800b816:	23ad      	movs	r3, #173	@ 0xad
 800b818:	009b      	lsls	r3, r3, #2
 800b81a:	58d3      	ldr	r3, [r2, r3]
 800b81c:	68db      	ldr	r3, [r3, #12]
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d00d      	beq.n	800b83e <USBD_GetDescriptor+0x1a6>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b822:	687a      	ldr	r2, [r7, #4]
 800b824:	23ad      	movs	r3, #173	@ 0xad
 800b826:	009b      	lsls	r3, r3, #2
 800b828:	58d3      	ldr	r3, [r2, r3]
 800b82a:	68db      	ldr	r3, [r3, #12]
 800b82c:	687a      	ldr	r2, [r7, #4]
 800b82e:	7c12      	ldrb	r2, [r2, #16]
 800b830:	2108      	movs	r1, #8
 800b832:	1879      	adds	r1, r7, r1
 800b834:	0010      	movs	r0, r2
 800b836:	4798      	blx	r3
 800b838:	0003      	movs	r3, r0
 800b83a:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b83c:	e07f      	b.n	800b93e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800b83e:	683a      	ldr	r2, [r7, #0]
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	0011      	movs	r1, r2
 800b844:	0018      	movs	r0, r3
 800b846:	f000 fb2f 	bl	800bea8 <USBD_CtlError>
            err++;
 800b84a:	210b      	movs	r1, #11
 800b84c:	187b      	adds	r3, r7, r1
 800b84e:	781a      	ldrb	r2, [r3, #0]
 800b850:	187b      	adds	r3, r7, r1
 800b852:	3201      	adds	r2, #1
 800b854:	701a      	strb	r2, [r3, #0]
          break;
 800b856:	e072      	b.n	800b93e <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b858:	687a      	ldr	r2, [r7, #4]
 800b85a:	23ad      	movs	r3, #173	@ 0xad
 800b85c:	009b      	lsls	r3, r3, #2
 800b85e:	58d3      	ldr	r3, [r2, r3]
 800b860:	691b      	ldr	r3, [r3, #16]
 800b862:	2b00      	cmp	r3, #0
 800b864:	d00d      	beq.n	800b882 <USBD_GetDescriptor+0x1ea>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b866:	687a      	ldr	r2, [r7, #4]
 800b868:	23ad      	movs	r3, #173	@ 0xad
 800b86a:	009b      	lsls	r3, r3, #2
 800b86c:	58d3      	ldr	r3, [r2, r3]
 800b86e:	691b      	ldr	r3, [r3, #16]
 800b870:	687a      	ldr	r2, [r7, #4]
 800b872:	7c12      	ldrb	r2, [r2, #16]
 800b874:	2108      	movs	r1, #8
 800b876:	1879      	adds	r1, r7, r1
 800b878:	0010      	movs	r0, r2
 800b87a:	4798      	blx	r3
 800b87c:	0003      	movs	r3, r0
 800b87e:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b880:	e05d      	b.n	800b93e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800b882:	683a      	ldr	r2, [r7, #0]
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	0011      	movs	r1, r2
 800b888:	0018      	movs	r0, r3
 800b88a:	f000 fb0d 	bl	800bea8 <USBD_CtlError>
            err++;
 800b88e:	210b      	movs	r1, #11
 800b890:	187b      	adds	r3, r7, r1
 800b892:	781a      	ldrb	r2, [r3, #0]
 800b894:	187b      	adds	r3, r7, r1
 800b896:	3201      	adds	r2, #1
 800b898:	701a      	strb	r2, [r3, #0]
          break;
 800b89a:	e050      	b.n	800b93e <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b89c:	687a      	ldr	r2, [r7, #4]
 800b89e:	23ad      	movs	r3, #173	@ 0xad
 800b8a0:	009b      	lsls	r3, r3, #2
 800b8a2:	58d3      	ldr	r3, [r2, r3]
 800b8a4:	695b      	ldr	r3, [r3, #20]
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d00d      	beq.n	800b8c6 <USBD_GetDescriptor+0x22e>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b8aa:	687a      	ldr	r2, [r7, #4]
 800b8ac:	23ad      	movs	r3, #173	@ 0xad
 800b8ae:	009b      	lsls	r3, r3, #2
 800b8b0:	58d3      	ldr	r3, [r2, r3]
 800b8b2:	695b      	ldr	r3, [r3, #20]
 800b8b4:	687a      	ldr	r2, [r7, #4]
 800b8b6:	7c12      	ldrb	r2, [r2, #16]
 800b8b8:	2108      	movs	r1, #8
 800b8ba:	1879      	adds	r1, r7, r1
 800b8bc:	0010      	movs	r0, r2
 800b8be:	4798      	blx	r3
 800b8c0:	0003      	movs	r3, r0
 800b8c2:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b8c4:	e03b      	b.n	800b93e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800b8c6:	683a      	ldr	r2, [r7, #0]
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	0011      	movs	r1, r2
 800b8cc:	0018      	movs	r0, r3
 800b8ce:	f000 faeb 	bl	800bea8 <USBD_CtlError>
            err++;
 800b8d2:	210b      	movs	r1, #11
 800b8d4:	187b      	adds	r3, r7, r1
 800b8d6:	781a      	ldrb	r2, [r3, #0]
 800b8d8:	187b      	adds	r3, r7, r1
 800b8da:	3201      	adds	r2, #1
 800b8dc:	701a      	strb	r2, [r3, #0]
          break;
 800b8de:	e02e      	b.n	800b93e <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b8e0:	687a      	ldr	r2, [r7, #4]
 800b8e2:	23ad      	movs	r3, #173	@ 0xad
 800b8e4:	009b      	lsls	r3, r3, #2
 800b8e6:	58d3      	ldr	r3, [r2, r3]
 800b8e8:	699b      	ldr	r3, [r3, #24]
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d00d      	beq.n	800b90a <USBD_GetDescriptor+0x272>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b8ee:	687a      	ldr	r2, [r7, #4]
 800b8f0:	23ad      	movs	r3, #173	@ 0xad
 800b8f2:	009b      	lsls	r3, r3, #2
 800b8f4:	58d3      	ldr	r3, [r2, r3]
 800b8f6:	699b      	ldr	r3, [r3, #24]
 800b8f8:	687a      	ldr	r2, [r7, #4]
 800b8fa:	7c12      	ldrb	r2, [r2, #16]
 800b8fc:	2108      	movs	r1, #8
 800b8fe:	1879      	adds	r1, r7, r1
 800b900:	0010      	movs	r0, r2
 800b902:	4798      	blx	r3
 800b904:	0003      	movs	r3, r0
 800b906:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b908:	e019      	b.n	800b93e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800b90a:	683a      	ldr	r2, [r7, #0]
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	0011      	movs	r1, r2
 800b910:	0018      	movs	r0, r3
 800b912:	f000 fac9 	bl	800bea8 <USBD_CtlError>
            err++;
 800b916:	210b      	movs	r1, #11
 800b918:	187b      	adds	r3, r7, r1
 800b91a:	781a      	ldrb	r2, [r3, #0]
 800b91c:	187b      	adds	r3, r7, r1
 800b91e:	3201      	adds	r2, #1
 800b920:	701a      	strb	r2, [r3, #0]
          break;
 800b922:	e00c      	b.n	800b93e <USBD_GetDescriptor+0x2a6>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800b924:	683a      	ldr	r2, [r7, #0]
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	0011      	movs	r1, r2
 800b92a:	0018      	movs	r0, r3
 800b92c:	f000 fabc 	bl	800bea8 <USBD_CtlError>
          err++;
 800b930:	210b      	movs	r1, #11
 800b932:	187b      	adds	r3, r7, r1
 800b934:	781a      	ldrb	r2, [r3, #0]
 800b936:	187b      	adds	r3, r7, r1
 800b938:	3201      	adds	r2, #1
 800b93a:	701a      	strb	r2, [r3, #0]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800b93c:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800b93e:	e04a      	b.n	800b9d6 <USBD_GetDescriptor+0x33e>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	7c1b      	ldrb	r3, [r3, #16]
 800b944:	2b00      	cmp	r3, #0
 800b946:	d10b      	bne.n	800b960 <USBD_GetDescriptor+0x2c8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800b948:	687a      	ldr	r2, [r7, #4]
 800b94a:	23ae      	movs	r3, #174	@ 0xae
 800b94c:	009b      	lsls	r3, r3, #2
 800b94e:	58d3      	ldr	r3, [r2, r3]
 800b950:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b952:	2208      	movs	r2, #8
 800b954:	18ba      	adds	r2, r7, r2
 800b956:	0010      	movs	r0, r2
 800b958:	4798      	blx	r3
 800b95a:	0003      	movs	r3, r0
 800b95c:	60fb      	str	r3, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b95e:	e03a      	b.n	800b9d6 <USBD_GetDescriptor+0x33e>
        USBD_CtlError(pdev, req);
 800b960:	683a      	ldr	r2, [r7, #0]
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	0011      	movs	r1, r2
 800b966:	0018      	movs	r0, r3
 800b968:	f000 fa9e 	bl	800bea8 <USBD_CtlError>
        err++;
 800b96c:	210b      	movs	r1, #11
 800b96e:	187b      	adds	r3, r7, r1
 800b970:	781a      	ldrb	r2, [r3, #0]
 800b972:	187b      	adds	r3, r7, r1
 800b974:	3201      	adds	r2, #1
 800b976:	701a      	strb	r2, [r3, #0]
      break;
 800b978:	e02d      	b.n	800b9d6 <USBD_GetDescriptor+0x33e>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	7c1b      	ldrb	r3, [r3, #16]
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d10f      	bne.n	800b9a2 <USBD_GetDescriptor+0x30a>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800b982:	687a      	ldr	r2, [r7, #4]
 800b984:	23ae      	movs	r3, #174	@ 0xae
 800b986:	009b      	lsls	r3, r3, #2
 800b988:	58d3      	ldr	r3, [r2, r3]
 800b98a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b98c:	2208      	movs	r2, #8
 800b98e:	18ba      	adds	r2, r7, r2
 800b990:	0010      	movs	r0, r2
 800b992:	4798      	blx	r3
 800b994:	0003      	movs	r3, r0
 800b996:	60fb      	str	r3, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	3301      	adds	r3, #1
 800b99c:	2207      	movs	r2, #7
 800b99e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b9a0:	e019      	b.n	800b9d6 <USBD_GetDescriptor+0x33e>
        USBD_CtlError(pdev, req);
 800b9a2:	683a      	ldr	r2, [r7, #0]
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	0011      	movs	r1, r2
 800b9a8:	0018      	movs	r0, r3
 800b9aa:	f000 fa7d 	bl	800bea8 <USBD_CtlError>
        err++;
 800b9ae:	210b      	movs	r1, #11
 800b9b0:	187b      	adds	r3, r7, r1
 800b9b2:	781a      	ldrb	r2, [r3, #0]
 800b9b4:	187b      	adds	r3, r7, r1
 800b9b6:	3201      	adds	r2, #1
 800b9b8:	701a      	strb	r2, [r3, #0]
      break;
 800b9ba:	e00c      	b.n	800b9d6 <USBD_GetDescriptor+0x33e>

    default:
      USBD_CtlError(pdev, req);
 800b9bc:	683a      	ldr	r2, [r7, #0]
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	0011      	movs	r1, r2
 800b9c2:	0018      	movs	r0, r3
 800b9c4:	f000 fa70 	bl	800bea8 <USBD_CtlError>
      err++;
 800b9c8:	210b      	movs	r1, #11
 800b9ca:	187b      	adds	r3, r7, r1
 800b9cc:	781a      	ldrb	r2, [r3, #0]
 800b9ce:	187b      	adds	r3, r7, r1
 800b9d0:	3201      	adds	r2, #1
 800b9d2:	701a      	strb	r2, [r3, #0]
      break;
 800b9d4:	46c0      	nop			@ (mov r8, r8)
  }

  if (err != 0U)
 800b9d6:	230b      	movs	r3, #11
 800b9d8:	18fb      	adds	r3, r7, r3
 800b9da:	781b      	ldrb	r3, [r3, #0]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d131      	bne.n	800ba44 <USBD_GetDescriptor+0x3ac>
  {
    return;
  }

  if (req->wLength != 0U)
 800b9e0:	683b      	ldr	r3, [r7, #0]
 800b9e2:	88db      	ldrh	r3, [r3, #6]
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d023      	beq.n	800ba30 <USBD_GetDescriptor+0x398>
  {
    if (len != 0U)
 800b9e8:	2108      	movs	r1, #8
 800b9ea:	187b      	adds	r3, r7, r1
 800b9ec:	881b      	ldrh	r3, [r3, #0]
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d017      	beq.n	800ba22 <USBD_GetDescriptor+0x38a>
    {
      len = MIN(len, req->wLength);
 800b9f2:	683b      	ldr	r3, [r7, #0]
 800b9f4:	88da      	ldrh	r2, [r3, #6]
 800b9f6:	187b      	adds	r3, r7, r1
 800b9f8:	881b      	ldrh	r3, [r3, #0]
 800b9fa:	1c18      	adds	r0, r3, #0
 800b9fc:	1c11      	adds	r1, r2, #0
 800b9fe:	b28a      	uxth	r2, r1
 800ba00:	b283      	uxth	r3, r0
 800ba02:	429a      	cmp	r2, r3
 800ba04:	d900      	bls.n	800ba08 <USBD_GetDescriptor+0x370>
 800ba06:	1c01      	adds	r1, r0, #0
 800ba08:	b28a      	uxth	r2, r1
 800ba0a:	2108      	movs	r1, #8
 800ba0c:	187b      	adds	r3, r7, r1
 800ba0e:	801a      	strh	r2, [r3, #0]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800ba10:	187b      	adds	r3, r7, r1
 800ba12:	881b      	ldrh	r3, [r3, #0]
 800ba14:	001a      	movs	r2, r3
 800ba16:	68f9      	ldr	r1, [r7, #12]
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	0018      	movs	r0, r3
 800ba1c:	f000 facc 	bl	800bfb8 <USBD_CtlSendData>
 800ba20:	e011      	b.n	800ba46 <USBD_GetDescriptor+0x3ae>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800ba22:	683a      	ldr	r2, [r7, #0]
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	0011      	movs	r1, r2
 800ba28:	0018      	movs	r0, r3
 800ba2a:	f000 fa3d 	bl	800bea8 <USBD_CtlError>
 800ba2e:	e00a      	b.n	800ba46 <USBD_GetDescriptor+0x3ae>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	0018      	movs	r0, r3
 800ba34:	f000 fb1e 	bl	800c074 <USBD_CtlSendStatus>
 800ba38:	e005      	b.n	800ba46 <USBD_GetDescriptor+0x3ae>
 800ba3a:	46c0      	nop			@ (mov r8, r8)
 800ba3c:	0800e048 	.word	0x0800e048
 800ba40:	0800e088 	.word	0x0800e088
    return;
 800ba44:	46c0      	nop			@ (mov r8, r8)
  }
}
 800ba46:	46bd      	mov	sp, r7
 800ba48:	b004      	add	sp, #16
 800ba4a:	bd80      	pop	{r7, pc}

0800ba4c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ba4c:	b590      	push	{r4, r7, lr}
 800ba4e:	b085      	sub	sp, #20
 800ba50:	af00      	add	r7, sp, #0
 800ba52:	6078      	str	r0, [r7, #4]
 800ba54:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ba56:	683b      	ldr	r3, [r7, #0]
 800ba58:	889b      	ldrh	r3, [r3, #4]
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d13e      	bne.n	800badc <USBD_SetAddress+0x90>
 800ba5e:	683b      	ldr	r3, [r7, #0]
 800ba60:	88db      	ldrh	r3, [r3, #6]
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d13a      	bne.n	800badc <USBD_SetAddress+0x90>
 800ba66:	683b      	ldr	r3, [r7, #0]
 800ba68:	885b      	ldrh	r3, [r3, #2]
 800ba6a:	2b7f      	cmp	r3, #127	@ 0x7f
 800ba6c:	d836      	bhi.n	800badc <USBD_SetAddress+0x90>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ba6e:	683b      	ldr	r3, [r7, #0]
 800ba70:	885b      	ldrh	r3, [r3, #2]
 800ba72:	b2da      	uxtb	r2, r3
 800ba74:	230f      	movs	r3, #15
 800ba76:	18fb      	adds	r3, r7, r3
 800ba78:	217f      	movs	r1, #127	@ 0x7f
 800ba7a:	400a      	ands	r2, r1
 800ba7c:	701a      	strb	r2, [r3, #0]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba7e:	687a      	ldr	r2, [r7, #4]
 800ba80:	23a7      	movs	r3, #167	@ 0xa7
 800ba82:	009b      	lsls	r3, r3, #2
 800ba84:	5cd3      	ldrb	r3, [r2, r3]
 800ba86:	b2db      	uxtb	r3, r3
 800ba88:	2b03      	cmp	r3, #3
 800ba8a:	d106      	bne.n	800ba9a <USBD_SetAddress+0x4e>
    {
      USBD_CtlError(pdev, req);
 800ba8c:	683a      	ldr	r2, [r7, #0]
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	0011      	movs	r1, r2
 800ba92:	0018      	movs	r0, r3
 800ba94:	f000 fa08 	bl	800bea8 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba98:	e027      	b.n	800baea <USBD_SetAddress+0x9e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	240f      	movs	r4, #15
 800ba9e:	193a      	adds	r2, r7, r4
 800baa0:	4914      	ldr	r1, [pc, #80]	@ (800baf4 <USBD_SetAddress+0xa8>)
 800baa2:	7812      	ldrb	r2, [r2, #0]
 800baa4:	545a      	strb	r2, [r3, r1]
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800baa6:	193b      	adds	r3, r7, r4
 800baa8:	781a      	ldrb	r2, [r3, #0]
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	0011      	movs	r1, r2
 800baae:	0018      	movs	r0, r3
 800bab0:	f000 ffe1 	bl	800ca76 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	0018      	movs	r0, r3
 800bab8:	f000 fadc 	bl	800c074 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800babc:	193b      	adds	r3, r7, r4
 800babe:	781b      	ldrb	r3, [r3, #0]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d005      	beq.n	800bad0 <USBD_SetAddress+0x84>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bac4:	687a      	ldr	r2, [r7, #4]
 800bac6:	23a7      	movs	r3, #167	@ 0xa7
 800bac8:	009b      	lsls	r3, r3, #2
 800baca:	2102      	movs	r1, #2
 800bacc:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bace:	e00c      	b.n	800baea <USBD_SetAddress+0x9e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800bad0:	687a      	ldr	r2, [r7, #4]
 800bad2:	23a7      	movs	r3, #167	@ 0xa7
 800bad4:	009b      	lsls	r3, r3, #2
 800bad6:	2101      	movs	r1, #1
 800bad8:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bada:	e006      	b.n	800baea <USBD_SetAddress+0x9e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800badc:	683a      	ldr	r2, [r7, #0]
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	0011      	movs	r1, r2
 800bae2:	0018      	movs	r0, r3
 800bae4:	f000 f9e0 	bl	800bea8 <USBD_CtlError>
  }
}
 800bae8:	46c0      	nop			@ (mov r8, r8)
 800baea:	46c0      	nop			@ (mov r8, r8)
 800baec:	46bd      	mov	sp, r7
 800baee:	b005      	add	sp, #20
 800baf0:	bd90      	pop	{r4, r7, pc}
 800baf2:	46c0      	nop			@ (mov r8, r8)
 800baf4:	0000029e 	.word	0x0000029e

0800baf8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800baf8:	b5b0      	push	{r4, r5, r7, lr}
 800bafa:	b084      	sub	sp, #16
 800bafc:	af00      	add	r7, sp, #0
 800bafe:	6078      	str	r0, [r7, #4]
 800bb00:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bb02:	230f      	movs	r3, #15
 800bb04:	18fb      	adds	r3, r7, r3
 800bb06:	2200      	movs	r2, #0
 800bb08:	701a      	strb	r2, [r3, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800bb0a:	683b      	ldr	r3, [r7, #0]
 800bb0c:	885b      	ldrh	r3, [r3, #2]
 800bb0e:	b2da      	uxtb	r2, r3
 800bb10:	4b5f      	ldr	r3, [pc, #380]	@ (800bc90 <USBD_SetConfig+0x198>)
 800bb12:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800bb14:	4b5e      	ldr	r3, [pc, #376]	@ (800bc90 <USBD_SetConfig+0x198>)
 800bb16:	781b      	ldrb	r3, [r3, #0]
 800bb18:	2b01      	cmp	r3, #1
 800bb1a:	d907      	bls.n	800bb2c <USBD_SetConfig+0x34>
  {
    USBD_CtlError(pdev, req);
 800bb1c:	683a      	ldr	r2, [r7, #0]
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	0011      	movs	r1, r2
 800bb22:	0018      	movs	r0, r3
 800bb24:	f000 f9c0 	bl	800bea8 <USBD_CtlError>
    return USBD_FAIL;
 800bb28:	2303      	movs	r3, #3
 800bb2a:	e0ac      	b.n	800bc86 <USBD_SetConfig+0x18e>
  }

  switch (pdev->dev_state)
 800bb2c:	687a      	ldr	r2, [r7, #4]
 800bb2e:	23a7      	movs	r3, #167	@ 0xa7
 800bb30:	009b      	lsls	r3, r3, #2
 800bb32:	5cd3      	ldrb	r3, [r2, r3]
 800bb34:	b2db      	uxtb	r3, r3
 800bb36:	2b02      	cmp	r3, #2
 800bb38:	d002      	beq.n	800bb40 <USBD_SetConfig+0x48>
 800bb3a:	2b03      	cmp	r3, #3
 800bb3c:	d033      	beq.n	800bba6 <USBD_SetConfig+0xae>
 800bb3e:	e08d      	b.n	800bc5c <USBD_SetConfig+0x164>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800bb40:	4b53      	ldr	r3, [pc, #332]	@ (800bc90 <USBD_SetConfig+0x198>)
 800bb42:	781b      	ldrb	r3, [r3, #0]
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d029      	beq.n	800bb9c <USBD_SetConfig+0xa4>
      {
        pdev->dev_config = cfgidx;
 800bb48:	4b51      	ldr	r3, [pc, #324]	@ (800bc90 <USBD_SetConfig+0x198>)
 800bb4a:	781b      	ldrb	r3, [r3, #0]
 800bb4c:	001a      	movs	r2, r3
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bb52:	4b4f      	ldr	r3, [pc, #316]	@ (800bc90 <USBD_SetConfig+0x198>)
 800bb54:	781a      	ldrb	r2, [r3, #0]
 800bb56:	250f      	movs	r5, #15
 800bb58:	197c      	adds	r4, r7, r5
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	0011      	movs	r1, r2
 800bb5e:	0018      	movs	r0, r3
 800bb60:	f7fe feb4 	bl	800a8cc <USBD_SetClassConfig>
 800bb64:	0003      	movs	r3, r0
 800bb66:	7023      	strb	r3, [r4, #0]

        if (ret != USBD_OK)
 800bb68:	197b      	adds	r3, r7, r5
 800bb6a:	781b      	ldrb	r3, [r3, #0]
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d00b      	beq.n	800bb88 <USBD_SetConfig+0x90>
        {
          USBD_CtlError(pdev, req);
 800bb70:	683a      	ldr	r2, [r7, #0]
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	0011      	movs	r1, r2
 800bb76:	0018      	movs	r0, r3
 800bb78:	f000 f996 	bl	800bea8 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bb7c:	687a      	ldr	r2, [r7, #4]
 800bb7e:	23a7      	movs	r3, #167	@ 0xa7
 800bb80:	009b      	lsls	r3, r3, #2
 800bb82:	2102      	movs	r1, #2
 800bb84:	54d1      	strb	r1, [r2, r3]
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800bb86:	e07b      	b.n	800bc80 <USBD_SetConfig+0x188>
          (void)USBD_CtlSendStatus(pdev);
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	0018      	movs	r0, r3
 800bb8c:	f000 fa72 	bl	800c074 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800bb90:	687a      	ldr	r2, [r7, #4]
 800bb92:	23a7      	movs	r3, #167	@ 0xa7
 800bb94:	009b      	lsls	r3, r3, #2
 800bb96:	2103      	movs	r1, #3
 800bb98:	54d1      	strb	r1, [r2, r3]
      break;
 800bb9a:	e071      	b.n	800bc80 <USBD_SetConfig+0x188>
        (void)USBD_CtlSendStatus(pdev);
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	0018      	movs	r0, r3
 800bba0:	f000 fa68 	bl	800c074 <USBD_CtlSendStatus>
      break;
 800bba4:	e06c      	b.n	800bc80 <USBD_SetConfig+0x188>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800bba6:	4b3a      	ldr	r3, [pc, #232]	@ (800bc90 <USBD_SetConfig+0x198>)
 800bba8:	781b      	ldrb	r3, [r3, #0]
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d115      	bne.n	800bbda <USBD_SetConfig+0xe2>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bbae:	687a      	ldr	r2, [r7, #4]
 800bbb0:	23a7      	movs	r3, #167	@ 0xa7
 800bbb2:	009b      	lsls	r3, r3, #2
 800bbb4:	2102      	movs	r1, #2
 800bbb6:	54d1      	strb	r1, [r2, r3]
        pdev->dev_config = cfgidx;
 800bbb8:	4b35      	ldr	r3, [pc, #212]	@ (800bc90 <USBD_SetConfig+0x198>)
 800bbba:	781b      	ldrb	r3, [r3, #0]
 800bbbc:	001a      	movs	r2, r3
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bbc2:	4b33      	ldr	r3, [pc, #204]	@ (800bc90 <USBD_SetConfig+0x198>)
 800bbc4:	781a      	ldrb	r2, [r3, #0]
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	0011      	movs	r1, r2
 800bbca:	0018      	movs	r0, r3
 800bbcc:	f7fe fea3 	bl	800a916 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	0018      	movs	r0, r3
 800bbd4:	f000 fa4e 	bl	800c074 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800bbd8:	e052      	b.n	800bc80 <USBD_SetConfig+0x188>
      else if (cfgidx != pdev->dev_config)
 800bbda:	4b2d      	ldr	r3, [pc, #180]	@ (800bc90 <USBD_SetConfig+0x198>)
 800bbdc:	781b      	ldrb	r3, [r3, #0]
 800bbde:	001a      	movs	r2, r3
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	685b      	ldr	r3, [r3, #4]
 800bbe4:	429a      	cmp	r2, r3
 800bbe6:	d034      	beq.n	800bc52 <USBD_SetConfig+0x15a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	685b      	ldr	r3, [r3, #4]
 800bbec:	b2da      	uxtb	r2, r3
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	0011      	movs	r1, r2
 800bbf2:	0018      	movs	r0, r3
 800bbf4:	f7fe fe8f 	bl	800a916 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800bbf8:	4b25      	ldr	r3, [pc, #148]	@ (800bc90 <USBD_SetConfig+0x198>)
 800bbfa:	781b      	ldrb	r3, [r3, #0]
 800bbfc:	001a      	movs	r2, r3
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bc02:	4b23      	ldr	r3, [pc, #140]	@ (800bc90 <USBD_SetConfig+0x198>)
 800bc04:	781a      	ldrb	r2, [r3, #0]
 800bc06:	250f      	movs	r5, #15
 800bc08:	197c      	adds	r4, r7, r5
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	0011      	movs	r1, r2
 800bc0e:	0018      	movs	r0, r3
 800bc10:	f7fe fe5c 	bl	800a8cc <USBD_SetClassConfig>
 800bc14:	0003      	movs	r3, r0
 800bc16:	7023      	strb	r3, [r4, #0]
        if (ret != USBD_OK)
 800bc18:	197b      	adds	r3, r7, r5
 800bc1a:	781b      	ldrb	r3, [r3, #0]
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d013      	beq.n	800bc48 <USBD_SetConfig+0x150>
          USBD_CtlError(pdev, req);
 800bc20:	683a      	ldr	r2, [r7, #0]
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	0011      	movs	r1, r2
 800bc26:	0018      	movs	r0, r3
 800bc28:	f000 f93e 	bl	800bea8 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	685b      	ldr	r3, [r3, #4]
 800bc30:	b2da      	uxtb	r2, r3
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	0011      	movs	r1, r2
 800bc36:	0018      	movs	r0, r3
 800bc38:	f7fe fe6d 	bl	800a916 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bc3c:	687a      	ldr	r2, [r7, #4]
 800bc3e:	23a7      	movs	r3, #167	@ 0xa7
 800bc40:	009b      	lsls	r3, r3, #2
 800bc42:	2102      	movs	r1, #2
 800bc44:	54d1      	strb	r1, [r2, r3]
      break;
 800bc46:	e01b      	b.n	800bc80 <USBD_SetConfig+0x188>
          (void)USBD_CtlSendStatus(pdev);
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	0018      	movs	r0, r3
 800bc4c:	f000 fa12 	bl	800c074 <USBD_CtlSendStatus>
      break;
 800bc50:	e016      	b.n	800bc80 <USBD_SetConfig+0x188>
        (void)USBD_CtlSendStatus(pdev);
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	0018      	movs	r0, r3
 800bc56:	f000 fa0d 	bl	800c074 <USBD_CtlSendStatus>
      break;
 800bc5a:	e011      	b.n	800bc80 <USBD_SetConfig+0x188>

    default:
      USBD_CtlError(pdev, req);
 800bc5c:	683a      	ldr	r2, [r7, #0]
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	0011      	movs	r1, r2
 800bc62:	0018      	movs	r0, r3
 800bc64:	f000 f920 	bl	800bea8 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bc68:	4b09      	ldr	r3, [pc, #36]	@ (800bc90 <USBD_SetConfig+0x198>)
 800bc6a:	781a      	ldrb	r2, [r3, #0]
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	0011      	movs	r1, r2
 800bc70:	0018      	movs	r0, r3
 800bc72:	f7fe fe50 	bl	800a916 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800bc76:	230f      	movs	r3, #15
 800bc78:	18fb      	adds	r3, r7, r3
 800bc7a:	2203      	movs	r2, #3
 800bc7c:	701a      	strb	r2, [r3, #0]
      break;
 800bc7e:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800bc80:	230f      	movs	r3, #15
 800bc82:	18fb      	adds	r3, r7, r3
 800bc84:	781b      	ldrb	r3, [r3, #0]
}
 800bc86:	0018      	movs	r0, r3
 800bc88:	46bd      	mov	sp, r7
 800bc8a:	b004      	add	sp, #16
 800bc8c:	bdb0      	pop	{r4, r5, r7, pc}
 800bc8e:	46c0      	nop			@ (mov r8, r8)
 800bc90:	200005f8 	.word	0x200005f8

0800bc94 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bc94:	b580      	push	{r7, lr}
 800bc96:	b082      	sub	sp, #8
 800bc98:	af00      	add	r7, sp, #0
 800bc9a:	6078      	str	r0, [r7, #4]
 800bc9c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800bc9e:	683b      	ldr	r3, [r7, #0]
 800bca0:	88db      	ldrh	r3, [r3, #6]
 800bca2:	2b01      	cmp	r3, #1
 800bca4:	d006      	beq.n	800bcb4 <USBD_GetConfig+0x20>
  {
    USBD_CtlError(pdev, req);
 800bca6:	683a      	ldr	r2, [r7, #0]
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	0011      	movs	r1, r2
 800bcac:	0018      	movs	r0, r3
 800bcae:	f000 f8fb 	bl	800bea8 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800bcb2:	e027      	b.n	800bd04 <USBD_GetConfig+0x70>
    switch (pdev->dev_state)
 800bcb4:	687a      	ldr	r2, [r7, #4]
 800bcb6:	23a7      	movs	r3, #167	@ 0xa7
 800bcb8:	009b      	lsls	r3, r3, #2
 800bcba:	5cd3      	ldrb	r3, [r2, r3]
 800bcbc:	b2db      	uxtb	r3, r3
 800bcbe:	2b02      	cmp	r3, #2
 800bcc0:	dc02      	bgt.n	800bcc8 <USBD_GetConfig+0x34>
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	dc03      	bgt.n	800bcce <USBD_GetConfig+0x3a>
 800bcc6:	e016      	b.n	800bcf6 <USBD_GetConfig+0x62>
 800bcc8:	2b03      	cmp	r3, #3
 800bcca:	d00c      	beq.n	800bce6 <USBD_GetConfig+0x52>
 800bccc:	e013      	b.n	800bcf6 <USBD_GetConfig+0x62>
        pdev->dev_default_config = 0U;
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	2200      	movs	r2, #0
 800bcd2:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	3308      	adds	r3, #8
 800bcd8:	0019      	movs	r1, r3
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	2201      	movs	r2, #1
 800bcde:	0018      	movs	r0, r3
 800bce0:	f000 f96a 	bl	800bfb8 <USBD_CtlSendData>
        break;
 800bce4:	e00e      	b.n	800bd04 <USBD_GetConfig+0x70>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	1d19      	adds	r1, r3, #4
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	2201      	movs	r2, #1
 800bcee:	0018      	movs	r0, r3
 800bcf0:	f000 f962 	bl	800bfb8 <USBD_CtlSendData>
        break;
 800bcf4:	e006      	b.n	800bd04 <USBD_GetConfig+0x70>
        USBD_CtlError(pdev, req);
 800bcf6:	683a      	ldr	r2, [r7, #0]
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	0011      	movs	r1, r2
 800bcfc:	0018      	movs	r0, r3
 800bcfe:	f000 f8d3 	bl	800bea8 <USBD_CtlError>
        break;
 800bd02:	46c0      	nop			@ (mov r8, r8)
}
 800bd04:	46c0      	nop			@ (mov r8, r8)
 800bd06:	46bd      	mov	sp, r7
 800bd08:	b002      	add	sp, #8
 800bd0a:	bd80      	pop	{r7, pc}

0800bd0c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd0c:	b580      	push	{r7, lr}
 800bd0e:	b082      	sub	sp, #8
 800bd10:	af00      	add	r7, sp, #0
 800bd12:	6078      	str	r0, [r7, #4]
 800bd14:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bd16:	687a      	ldr	r2, [r7, #4]
 800bd18:	23a7      	movs	r3, #167	@ 0xa7
 800bd1a:	009b      	lsls	r3, r3, #2
 800bd1c:	5cd3      	ldrb	r3, [r2, r3]
 800bd1e:	b2db      	uxtb	r3, r3
 800bd20:	3b01      	subs	r3, #1
 800bd22:	2b02      	cmp	r3, #2
 800bd24:	d822      	bhi.n	800bd6c <USBD_GetStatus+0x60>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800bd26:	683b      	ldr	r3, [r7, #0]
 800bd28:	88db      	ldrh	r3, [r3, #6]
 800bd2a:	2b02      	cmp	r3, #2
 800bd2c:	d006      	beq.n	800bd3c <USBD_GetStatus+0x30>
      {
        USBD_CtlError(pdev, req);
 800bd2e:	683a      	ldr	r2, [r7, #0]
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	0011      	movs	r1, r2
 800bd34:	0018      	movs	r0, r3
 800bd36:	f000 f8b7 	bl	800bea8 <USBD_CtlError>
        break;
 800bd3a:	e01e      	b.n	800bd7a <USBD_GetStatus+0x6e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	2201      	movs	r2, #1
 800bd40:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800bd42:	687a      	ldr	r2, [r7, #4]
 800bd44:	23a9      	movs	r3, #169	@ 0xa9
 800bd46:	009b      	lsls	r3, r3, #2
 800bd48:	58d3      	ldr	r3, [r2, r3]
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d005      	beq.n	800bd5a <USBD_GetStatus+0x4e>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	68db      	ldr	r3, [r3, #12]
 800bd52:	2202      	movs	r2, #2
 800bd54:	431a      	orrs	r2, r3
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	330c      	adds	r3, #12
 800bd5e:	0019      	movs	r1, r3
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	2202      	movs	r2, #2
 800bd64:	0018      	movs	r0, r3
 800bd66:	f000 f927 	bl	800bfb8 <USBD_CtlSendData>
      break;
 800bd6a:	e006      	b.n	800bd7a <USBD_GetStatus+0x6e>

    default:
      USBD_CtlError(pdev, req);
 800bd6c:	683a      	ldr	r2, [r7, #0]
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	0011      	movs	r1, r2
 800bd72:	0018      	movs	r0, r3
 800bd74:	f000 f898 	bl	800bea8 <USBD_CtlError>
      break;
 800bd78:	46c0      	nop			@ (mov r8, r8)
  }
}
 800bd7a:	46c0      	nop			@ (mov r8, r8)
 800bd7c:	46bd      	mov	sp, r7
 800bd7e:	b002      	add	sp, #8
 800bd80:	bd80      	pop	{r7, pc}

0800bd82 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd82:	b580      	push	{r7, lr}
 800bd84:	b082      	sub	sp, #8
 800bd86:	af00      	add	r7, sp, #0
 800bd88:	6078      	str	r0, [r7, #4]
 800bd8a:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bd8c:	683b      	ldr	r3, [r7, #0]
 800bd8e:	885b      	ldrh	r3, [r3, #2]
 800bd90:	2b01      	cmp	r3, #1
 800bd92:	d109      	bne.n	800bda8 <USBD_SetFeature+0x26>
  {
    pdev->dev_remote_wakeup = 1U;
 800bd94:	687a      	ldr	r2, [r7, #4]
 800bd96:	23a9      	movs	r3, #169	@ 0xa9
 800bd98:	009b      	lsls	r3, r3, #2
 800bd9a:	2101      	movs	r1, #1
 800bd9c:	50d1      	str	r1, [r2, r3]
    (void)USBD_CtlSendStatus(pdev);
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	0018      	movs	r0, r3
 800bda2:	f000 f967 	bl	800c074 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800bda6:	e017      	b.n	800bdd8 <USBD_SetFeature+0x56>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800bda8:	683b      	ldr	r3, [r7, #0]
 800bdaa:	885b      	ldrh	r3, [r3, #2]
 800bdac:	2b02      	cmp	r3, #2
 800bdae:	d10d      	bne.n	800bdcc <USBD_SetFeature+0x4a>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800bdb0:	683b      	ldr	r3, [r7, #0]
 800bdb2:	889b      	ldrh	r3, [r3, #4]
 800bdb4:	0a1b      	lsrs	r3, r3, #8
 800bdb6:	b29b      	uxth	r3, r3
 800bdb8:	b2d9      	uxtb	r1, r3
 800bdba:	687a      	ldr	r2, [r7, #4]
 800bdbc:	23a8      	movs	r3, #168	@ 0xa8
 800bdbe:	009b      	lsls	r3, r3, #2
 800bdc0:	54d1      	strb	r1, [r2, r3]
    (void)USBD_CtlSendStatus(pdev);
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	0018      	movs	r0, r3
 800bdc6:	f000 f955 	bl	800c074 <USBD_CtlSendStatus>
}
 800bdca:	e005      	b.n	800bdd8 <USBD_SetFeature+0x56>
    USBD_CtlError(pdev, req);
 800bdcc:	683a      	ldr	r2, [r7, #0]
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	0011      	movs	r1, r2
 800bdd2:	0018      	movs	r0, r3
 800bdd4:	f000 f868 	bl	800bea8 <USBD_CtlError>
}
 800bdd8:	46c0      	nop			@ (mov r8, r8)
 800bdda:	46bd      	mov	sp, r7
 800bddc:	b002      	add	sp, #8
 800bdde:	bd80      	pop	{r7, pc}

0800bde0 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bde0:	b580      	push	{r7, lr}
 800bde2:	b082      	sub	sp, #8
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	6078      	str	r0, [r7, #4]
 800bde8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bdea:	687a      	ldr	r2, [r7, #4]
 800bdec:	23a7      	movs	r3, #167	@ 0xa7
 800bdee:	009b      	lsls	r3, r3, #2
 800bdf0:	5cd3      	ldrb	r3, [r2, r3]
 800bdf2:	b2db      	uxtb	r3, r3
 800bdf4:	3b01      	subs	r3, #1
 800bdf6:	2b02      	cmp	r3, #2
 800bdf8:	d80d      	bhi.n	800be16 <USBD_ClrFeature+0x36>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bdfa:	683b      	ldr	r3, [r7, #0]
 800bdfc:	885b      	ldrh	r3, [r3, #2]
 800bdfe:	2b01      	cmp	r3, #1
 800be00:	d110      	bne.n	800be24 <USBD_ClrFeature+0x44>
      {
        pdev->dev_remote_wakeup = 0U;
 800be02:	687a      	ldr	r2, [r7, #4]
 800be04:	23a9      	movs	r3, #169	@ 0xa9
 800be06:	009b      	lsls	r3, r3, #2
 800be08:	2100      	movs	r1, #0
 800be0a:	50d1      	str	r1, [r2, r3]
        (void)USBD_CtlSendStatus(pdev);
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	0018      	movs	r0, r3
 800be10:	f000 f930 	bl	800c074 <USBD_CtlSendStatus>
      }
      break;
 800be14:	e006      	b.n	800be24 <USBD_ClrFeature+0x44>

    default:
      USBD_CtlError(pdev, req);
 800be16:	683a      	ldr	r2, [r7, #0]
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	0011      	movs	r1, r2
 800be1c:	0018      	movs	r0, r3
 800be1e:	f000 f843 	bl	800bea8 <USBD_CtlError>
      break;
 800be22:	e000      	b.n	800be26 <USBD_ClrFeature+0x46>
      break;
 800be24:	46c0      	nop			@ (mov r8, r8)
  }
}
 800be26:	46c0      	nop			@ (mov r8, r8)
 800be28:	46bd      	mov	sp, r7
 800be2a:	b002      	add	sp, #8
 800be2c:	bd80      	pop	{r7, pc}

0800be2e <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800be2e:	b580      	push	{r7, lr}
 800be30:	b084      	sub	sp, #16
 800be32:	af00      	add	r7, sp, #0
 800be34:	6078      	str	r0, [r7, #4]
 800be36:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800be38:	683b      	ldr	r3, [r7, #0]
 800be3a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	781a      	ldrb	r2, [r3, #0]
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	3301      	adds	r3, #1
 800be48:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	781a      	ldrb	r2, [r3, #0]
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	3301      	adds	r3, #1
 800be56:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	0018      	movs	r0, r3
 800be5c:	f7ff f8e6 	bl	800b02c <SWAPBYTE>
 800be60:	0003      	movs	r3, r0
 800be62:	001a      	movs	r2, r3
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	3301      	adds	r3, #1
 800be6c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	3301      	adds	r3, #1
 800be72:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	0018      	movs	r0, r3
 800be78:	f7ff f8d8 	bl	800b02c <SWAPBYTE>
 800be7c:	0003      	movs	r3, r0
 800be7e:	001a      	movs	r2, r3
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	3301      	adds	r3, #1
 800be88:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	3301      	adds	r3, #1
 800be8e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	0018      	movs	r0, r3
 800be94:	f7ff f8ca 	bl	800b02c <SWAPBYTE>
 800be98:	0003      	movs	r3, r0
 800be9a:	001a      	movs	r2, r3
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	80da      	strh	r2, [r3, #6]
}
 800bea0:	46c0      	nop			@ (mov r8, r8)
 800bea2:	46bd      	mov	sp, r7
 800bea4:	b004      	add	sp, #16
 800bea6:	bd80      	pop	{r7, pc}

0800bea8 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bea8:	b580      	push	{r7, lr}
 800beaa:	b082      	sub	sp, #8
 800beac:	af00      	add	r7, sp, #0
 800beae:	6078      	str	r0, [r7, #4]
 800beb0:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	2180      	movs	r1, #128	@ 0x80
 800beb6:	0018      	movs	r0, r3
 800beb8:	f000 fd57 	bl	800c96a <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	2100      	movs	r1, #0
 800bec0:	0018      	movs	r0, r3
 800bec2:	f000 fd52 	bl	800c96a <USBD_LL_StallEP>
}
 800bec6:	46c0      	nop			@ (mov r8, r8)
 800bec8:	46bd      	mov	sp, r7
 800beca:	b002      	add	sp, #8
 800becc:	bd80      	pop	{r7, pc}

0800bece <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800bece:	b590      	push	{r4, r7, lr}
 800bed0:	b087      	sub	sp, #28
 800bed2:	af00      	add	r7, sp, #0
 800bed4:	60f8      	str	r0, [r7, #12]
 800bed6:	60b9      	str	r1, [r7, #8]
 800bed8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800beda:	2417      	movs	r4, #23
 800bedc:	193b      	adds	r3, r7, r4
 800bede:	2200      	movs	r2, #0
 800bee0:	701a      	strb	r2, [r3, #0]
  uint8_t *pdesc;

  if (desc == NULL)
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d044      	beq.n	800bf72 <USBD_GetString+0xa4>
  {
    return;
  }

  pdesc = desc;
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800beec:	693b      	ldr	r3, [r7, #16]
 800beee:	0018      	movs	r0, r3
 800bef0:	f000 f843 	bl	800bf7a <USBD_GetLen>
 800bef4:	0003      	movs	r3, r0
 800bef6:	3301      	adds	r3, #1
 800bef8:	b29b      	uxth	r3, r3
 800befa:	18db      	adds	r3, r3, r3
 800befc:	b29a      	uxth	r2, r3
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800bf02:	193b      	adds	r3, r7, r4
 800bf04:	781b      	ldrb	r3, [r3, #0]
 800bf06:	68ba      	ldr	r2, [r7, #8]
 800bf08:	18d3      	adds	r3, r2, r3
 800bf0a:	687a      	ldr	r2, [r7, #4]
 800bf0c:	7812      	ldrb	r2, [r2, #0]
 800bf0e:	701a      	strb	r2, [r3, #0]
  idx++;
 800bf10:	193b      	adds	r3, r7, r4
 800bf12:	781a      	ldrb	r2, [r3, #0]
 800bf14:	193b      	adds	r3, r7, r4
 800bf16:	3201      	adds	r2, #1
 800bf18:	701a      	strb	r2, [r3, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800bf1a:	193b      	adds	r3, r7, r4
 800bf1c:	781b      	ldrb	r3, [r3, #0]
 800bf1e:	68ba      	ldr	r2, [r7, #8]
 800bf20:	18d3      	adds	r3, r2, r3
 800bf22:	2203      	movs	r2, #3
 800bf24:	701a      	strb	r2, [r3, #0]
  idx++;
 800bf26:	193b      	adds	r3, r7, r4
 800bf28:	781a      	ldrb	r2, [r3, #0]
 800bf2a:	193b      	adds	r3, r7, r4
 800bf2c:	3201      	adds	r2, #1
 800bf2e:	701a      	strb	r2, [r3, #0]

  while (*pdesc != (uint8_t)'\0')
 800bf30:	e01a      	b.n	800bf68 <USBD_GetString+0x9a>
  {
    unicode[idx] = *pdesc;
 800bf32:	2117      	movs	r1, #23
 800bf34:	187b      	adds	r3, r7, r1
 800bf36:	781b      	ldrb	r3, [r3, #0]
 800bf38:	68ba      	ldr	r2, [r7, #8]
 800bf3a:	18d3      	adds	r3, r2, r3
 800bf3c:	693a      	ldr	r2, [r7, #16]
 800bf3e:	7812      	ldrb	r2, [r2, #0]
 800bf40:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800bf42:	693b      	ldr	r3, [r7, #16]
 800bf44:	3301      	adds	r3, #1
 800bf46:	613b      	str	r3, [r7, #16]
    idx++;
 800bf48:	187b      	adds	r3, r7, r1
 800bf4a:	781a      	ldrb	r2, [r3, #0]
 800bf4c:	187b      	adds	r3, r7, r1
 800bf4e:	3201      	adds	r2, #1
 800bf50:	701a      	strb	r2, [r3, #0]

    unicode[idx] = 0U;
 800bf52:	187b      	adds	r3, r7, r1
 800bf54:	781b      	ldrb	r3, [r3, #0]
 800bf56:	68ba      	ldr	r2, [r7, #8]
 800bf58:	18d3      	adds	r3, r2, r3
 800bf5a:	2200      	movs	r2, #0
 800bf5c:	701a      	strb	r2, [r3, #0]
    idx++;
 800bf5e:	187b      	adds	r3, r7, r1
 800bf60:	781a      	ldrb	r2, [r3, #0]
 800bf62:	187b      	adds	r3, r7, r1
 800bf64:	3201      	adds	r2, #1
 800bf66:	701a      	strb	r2, [r3, #0]
  while (*pdesc != (uint8_t)'\0')
 800bf68:	693b      	ldr	r3, [r7, #16]
 800bf6a:	781b      	ldrb	r3, [r3, #0]
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d1e0      	bne.n	800bf32 <USBD_GetString+0x64>
 800bf70:	e000      	b.n	800bf74 <USBD_GetString+0xa6>
    return;
 800bf72:	46c0      	nop			@ (mov r8, r8)
  }
}
 800bf74:	46bd      	mov	sp, r7
 800bf76:	b007      	add	sp, #28
 800bf78:	bd90      	pop	{r4, r7, pc}

0800bf7a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800bf7a:	b580      	push	{r7, lr}
 800bf7c:	b084      	sub	sp, #16
 800bf7e:	af00      	add	r7, sp, #0
 800bf80:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800bf82:	230f      	movs	r3, #15
 800bf84:	18fb      	adds	r3, r7, r3
 800bf86:	2200      	movs	r2, #0
 800bf88:	701a      	strb	r2, [r3, #0]
  uint8_t *pbuff = buf;
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800bf8e:	e008      	b.n	800bfa2 <USBD_GetLen+0x28>
  {
    len++;
 800bf90:	210f      	movs	r1, #15
 800bf92:	187b      	adds	r3, r7, r1
 800bf94:	781a      	ldrb	r2, [r3, #0]
 800bf96:	187b      	adds	r3, r7, r1
 800bf98:	3201      	adds	r2, #1
 800bf9a:	701a      	strb	r2, [r3, #0]
    pbuff++;
 800bf9c:	68bb      	ldr	r3, [r7, #8]
 800bf9e:	3301      	adds	r3, #1
 800bfa0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800bfa2:	68bb      	ldr	r3, [r7, #8]
 800bfa4:	781b      	ldrb	r3, [r3, #0]
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d1f2      	bne.n	800bf90 <USBD_GetLen+0x16>
  }

  return len;
 800bfaa:	230f      	movs	r3, #15
 800bfac:	18fb      	adds	r3, r7, r3
 800bfae:	781b      	ldrb	r3, [r3, #0]
}
 800bfb0:	0018      	movs	r0, r3
 800bfb2:	46bd      	mov	sp, r7
 800bfb4:	b004      	add	sp, #16
 800bfb6:	bd80      	pop	{r7, pc}

0800bfb8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800bfb8:	b580      	push	{r7, lr}
 800bfba:	b084      	sub	sp, #16
 800bfbc:	af00      	add	r7, sp, #0
 800bfbe:	60f8      	str	r0, [r7, #12]
 800bfc0:	60b9      	str	r1, [r7, #8]
 800bfc2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800bfc4:	68fa      	ldr	r2, [r7, #12]
 800bfc6:	23a5      	movs	r3, #165	@ 0xa5
 800bfc8:	009b      	lsls	r3, r3, #2
 800bfca:	2102      	movs	r1, #2
 800bfcc:	50d1      	str	r1, [r2, r3]
  pdev->ep_in[0].total_length = len;
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	687a      	ldr	r2, [r7, #4]
 800bfd2:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	687a      	ldr	r2, [r7, #4]
 800bfd8:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	68ba      	ldr	r2, [r7, #8]
 800bfde:	68f8      	ldr	r0, [r7, #12]
 800bfe0:	2100      	movs	r1, #0
 800bfe2:	f000 fd73 	bl	800cacc <USBD_LL_Transmit>

  return USBD_OK;
 800bfe6:	2300      	movs	r3, #0
}
 800bfe8:	0018      	movs	r0, r3
 800bfea:	46bd      	mov	sp, r7
 800bfec:	b004      	add	sp, #16
 800bfee:	bd80      	pop	{r7, pc}

0800bff0 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800bff0:	b580      	push	{r7, lr}
 800bff2:	b084      	sub	sp, #16
 800bff4:	af00      	add	r7, sp, #0
 800bff6:	60f8      	str	r0, [r7, #12]
 800bff8:	60b9      	str	r1, [r7, #8]
 800bffa:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	68ba      	ldr	r2, [r7, #8]
 800c000:	68f8      	ldr	r0, [r7, #12]
 800c002:	2100      	movs	r1, #0
 800c004:	f000 fd62 	bl	800cacc <USBD_LL_Transmit>

  return USBD_OK;
 800c008:	2300      	movs	r3, #0
}
 800c00a:	0018      	movs	r0, r3
 800c00c:	46bd      	mov	sp, r7
 800c00e:	b004      	add	sp, #16
 800c010:	bd80      	pop	{r7, pc}

0800c012 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c012:	b580      	push	{r7, lr}
 800c014:	b084      	sub	sp, #16
 800c016:	af00      	add	r7, sp, #0
 800c018:	60f8      	str	r0, [r7, #12]
 800c01a:	60b9      	str	r1, [r7, #8]
 800c01c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c01e:	68fa      	ldr	r2, [r7, #12]
 800c020:	23a5      	movs	r3, #165	@ 0xa5
 800c022:	009b      	lsls	r3, r3, #2
 800c024:	2103      	movs	r1, #3
 800c026:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].total_length = len;
 800c028:	68fa      	ldr	r2, [r7, #12]
 800c02a:	23ac      	movs	r3, #172	@ 0xac
 800c02c:	005b      	lsls	r3, r3, #1
 800c02e:	6879      	ldr	r1, [r7, #4]
 800c030:	50d1      	str	r1, [r2, r3]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800c032:	68fa      	ldr	r2, [r7, #12]
 800c034:	23ae      	movs	r3, #174	@ 0xae
 800c036:	005b      	lsls	r3, r3, #1
 800c038:	6879      	ldr	r1, [r7, #4]
 800c03a:	50d1      	str	r1, [r2, r3]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	68ba      	ldr	r2, [r7, #8]
 800c040:	68f8      	ldr	r0, [r7, #12]
 800c042:	2100      	movs	r1, #0
 800c044:	f000 fd72 	bl	800cb2c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c048:	2300      	movs	r3, #0
}
 800c04a:	0018      	movs	r0, r3
 800c04c:	46bd      	mov	sp, r7
 800c04e:	b004      	add	sp, #16
 800c050:	bd80      	pop	{r7, pc}

0800c052 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c052:	b580      	push	{r7, lr}
 800c054:	b084      	sub	sp, #16
 800c056:	af00      	add	r7, sp, #0
 800c058:	60f8      	str	r0, [r7, #12]
 800c05a:	60b9      	str	r1, [r7, #8]
 800c05c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	68ba      	ldr	r2, [r7, #8]
 800c062:	68f8      	ldr	r0, [r7, #12]
 800c064:	2100      	movs	r1, #0
 800c066:	f000 fd61 	bl	800cb2c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c06a:	2300      	movs	r3, #0
}
 800c06c:	0018      	movs	r0, r3
 800c06e:	46bd      	mov	sp, r7
 800c070:	b004      	add	sp, #16
 800c072:	bd80      	pop	{r7, pc}

0800c074 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c074:	b580      	push	{r7, lr}
 800c076:	b082      	sub	sp, #8
 800c078:	af00      	add	r7, sp, #0
 800c07a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c07c:	687a      	ldr	r2, [r7, #4]
 800c07e:	23a5      	movs	r3, #165	@ 0xa5
 800c080:	009b      	lsls	r3, r3, #2
 800c082:	2104      	movs	r1, #4
 800c084:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c086:	6878      	ldr	r0, [r7, #4]
 800c088:	2300      	movs	r3, #0
 800c08a:	2200      	movs	r2, #0
 800c08c:	2100      	movs	r1, #0
 800c08e:	f000 fd1d 	bl	800cacc <USBD_LL_Transmit>

  return USBD_OK;
 800c092:	2300      	movs	r3, #0
}
 800c094:	0018      	movs	r0, r3
 800c096:	46bd      	mov	sp, r7
 800c098:	b002      	add	sp, #8
 800c09a:	bd80      	pop	{r7, pc}

0800c09c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c09c:	b580      	push	{r7, lr}
 800c09e:	b082      	sub	sp, #8
 800c0a0:	af00      	add	r7, sp, #0
 800c0a2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c0a4:	687a      	ldr	r2, [r7, #4]
 800c0a6:	23a5      	movs	r3, #165	@ 0xa5
 800c0a8:	009b      	lsls	r3, r3, #2
 800c0aa:	2105      	movs	r1, #5
 800c0ac:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c0ae:	6878      	ldr	r0, [r7, #4]
 800c0b0:	2300      	movs	r3, #0
 800c0b2:	2200      	movs	r2, #0
 800c0b4:	2100      	movs	r1, #0
 800c0b6:	f000 fd39 	bl	800cb2c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c0ba:	2300      	movs	r3, #0
}
 800c0bc:	0018      	movs	r0, r3
 800c0be:	46bd      	mov	sp, r7
 800c0c0:	b002      	add	sp, #8
 800c0c2:	bd80      	pop	{r7, pc}

0800c0c4 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800c0c4:	b580      	push	{r7, lr}
 800c0c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800c0c8:	4914      	ldr	r1, [pc, #80]	@ (800c11c <MX_USB_Device_Init+0x58>)
 800c0ca:	4b15      	ldr	r3, [pc, #84]	@ (800c120 <MX_USB_Device_Init+0x5c>)
 800c0cc:	2200      	movs	r2, #0
 800c0ce:	0018      	movs	r0, r3
 800c0d0:	f7fe fb4e 	bl	800a770 <USBD_Init>
 800c0d4:	1e03      	subs	r3, r0, #0
 800c0d6:	d001      	beq.n	800c0dc <MX_USB_Device_Init+0x18>
    Error_Handler();
 800c0d8:	f7f5 f86c 	bl	80011b4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800c0dc:	4a11      	ldr	r2, [pc, #68]	@ (800c124 <MX_USB_Device_Init+0x60>)
 800c0de:	4b10      	ldr	r3, [pc, #64]	@ (800c120 <MX_USB_Device_Init+0x5c>)
 800c0e0:	0011      	movs	r1, r2
 800c0e2:	0018      	movs	r0, r3
 800c0e4:	f7fe fb8e 	bl	800a804 <USBD_RegisterClass>
 800c0e8:	1e03      	subs	r3, r0, #0
 800c0ea:	d001      	beq.n	800c0f0 <MX_USB_Device_Init+0x2c>
    Error_Handler();
 800c0ec:	f7f5 f862 	bl	80011b4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800c0f0:	4a0d      	ldr	r2, [pc, #52]	@ (800c128 <MX_USB_Device_Init+0x64>)
 800c0f2:	4b0b      	ldr	r3, [pc, #44]	@ (800c120 <MX_USB_Device_Init+0x5c>)
 800c0f4:	0011      	movs	r1, r2
 800c0f6:	0018      	movs	r0, r3
 800c0f8:	f7fe fa58 	bl	800a5ac <USBD_CDC_RegisterInterface>
 800c0fc:	1e03      	subs	r3, r0, #0
 800c0fe:	d001      	beq.n	800c104 <MX_USB_Device_Init+0x40>
    Error_Handler();
 800c100:	f7f5 f858 	bl	80011b4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800c104:	4b06      	ldr	r3, [pc, #24]	@ (800c120 <MX_USB_Device_Init+0x5c>)
 800c106:	0018      	movs	r0, r3
 800c108:	f7fe fbca 	bl	800a8a0 <USBD_Start>
 800c10c:	1e03      	subs	r3, r0, #0
 800c10e:	d001      	beq.n	800c114 <MX_USB_Device_Init+0x50>
    Error_Handler();
 800c110:	f7f5 f850 	bl	80011b4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800c114:	46c0      	nop			@ (mov r8, r8)
 800c116:	46bd      	mov	sp, r7
 800c118:	bd80      	pop	{r7, pc}
 800c11a:	46c0      	nop			@ (mov r8, r8)
 800c11c:	200000c0 	.word	0x200000c0
 800c120:	200005fc 	.word	0x200005fc
 800c124:	2000002c 	.word	0x2000002c
 800c128:	200000ac 	.word	0x200000ac

0800c12c <CDC_Init_FS>:
/**
 * @brief  Initializes the CDC media low layer over the FS USB IP
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Init_FS(void)
{
 800c12c:	b580      	push	{r7, lr}
 800c12e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 3 */
	/* Set Application Buffers */
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c130:	4907      	ldr	r1, [pc, #28]	@ (800c150 <CDC_Init_FS+0x24>)
 800c132:	4b08      	ldr	r3, [pc, #32]	@ (800c154 <CDC_Init_FS+0x28>)
 800c134:	2200      	movs	r2, #0
 800c136:	0018      	movs	r0, r3
 800c138:	f7fe fa52 	bl	800a5e0 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c13c:	4a06      	ldr	r2, [pc, #24]	@ (800c158 <CDC_Init_FS+0x2c>)
 800c13e:	4b05      	ldr	r3, [pc, #20]	@ (800c154 <CDC_Init_FS+0x28>)
 800c140:	0011      	movs	r1, r2
 800c142:	0018      	movs	r0, r3
 800c144:	f7fe fa6f 	bl	800a626 <USBD_CDC_SetRxBuffer>
	return (USBD_OK);
 800c148:	2300      	movs	r3, #0
	/* USER CODE END 3 */
}
 800c14a:	0018      	movs	r0, r3
 800c14c:	46bd      	mov	sp, r7
 800c14e:	bd80      	pop	{r7, pc}
 800c150:	200010dc 	.word	0x200010dc
 800c154:	200005fc 	.word	0x200005fc
 800c158:	200008dc 	.word	0x200008dc

0800c15c <CDC_DeInit_FS>:
/**
 * @brief  DeInitializes the CDC media low layer
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_DeInit_FS(void)
{
 800c15c:	b580      	push	{r7, lr}
 800c15e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 4 */
	return (USBD_OK);
 800c160:	2300      	movs	r3, #0
	/* USER CODE END 4 */
}
 800c162:	0018      	movs	r0, r3
 800c164:	46bd      	mov	sp, r7
 800c166:	bd80      	pop	{r7, pc}

0800c168 <CDC_Control_FS>:
 * @param  pbuf: Buffer containing command data (request parameters)
 * @param  length: Number of data to be sent (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t *pbuf, uint16_t length)
{
 800c168:	b580      	push	{r7, lr}
 800c16a:	b084      	sub	sp, #16
 800c16c:	af00      	add	r7, sp, #0
 800c16e:	6039      	str	r1, [r7, #0]
 800c170:	0011      	movs	r1, r2
 800c172:	1dfb      	adds	r3, r7, #7
 800c174:	1c02      	adds	r2, r0, #0
 800c176:	701a      	strb	r2, [r3, #0]
 800c178:	1d3b      	adds	r3, r7, #4
 800c17a:	1c0a      	adds	r2, r1, #0
 800c17c:	801a      	strh	r2, [r3, #0]
	/* USER CODE BEGIN 5 */
	switch (cmd)
 800c17e:	1dfb      	adds	r3, r7, #7
 800c180:	781b      	ldrb	r3, [r3, #0]
 800c182:	2b23      	cmp	r3, #35	@ 0x23
 800c184:	d814      	bhi.n	800c1b0 <CDC_Control_FS+0x48>
 800c186:	009a      	lsls	r2, r3, #2
 800c188:	4b0c      	ldr	r3, [pc, #48]	@ (800c1bc <CDC_Control_FS+0x54>)
 800c18a:	18d3      	adds	r3, r2, r3
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	469f      	mov	pc, r3

		break;

	case CDC_SET_CONTROL_LINE_STATE:

		USBD_SetupReqTypedef *req = (USBD_SetupReqTypedef*) pbuf;
 800c190:	683b      	ldr	r3, [r7, #0]
 800c192:	60fb      	str	r3, [r7, #12]

		if (req->wValue & 0x0001) // Check DTR bit (Bit 0 of wValue)
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	885b      	ldrh	r3, [r3, #2]
 800c198:	001a      	movs	r2, r3
 800c19a:	2301      	movs	r3, #1
 800c19c:	4013      	ands	r3, r2
 800c19e:	d003      	beq.n	800c1a8 <CDC_Control_FS+0x40>
		{
			CDC_Connection_Open_Flag = 1; // DTR is asserted, connection opened
 800c1a0:	4b07      	ldr	r3, [pc, #28]	@ (800c1c0 <CDC_Control_FS+0x58>)
 800c1a2:	2201      	movs	r2, #1
 800c1a4:	701a      	strb	r2, [r3, #0]
		else
		{
			CDC_Connection_Open_Flag = 0; // DTR is de-asserted, connection closed
		}

		break;
 800c1a6:	e004      	b.n	800c1b2 <CDC_Control_FS+0x4a>
			CDC_Connection_Open_Flag = 0; // DTR is de-asserted, connection closed
 800c1a8:	4b05      	ldr	r3, [pc, #20]	@ (800c1c0 <CDC_Control_FS+0x58>)
 800c1aa:	2200      	movs	r2, #0
 800c1ac:	701a      	strb	r2, [r3, #0]
		break;
 800c1ae:	e000      	b.n	800c1b2 <CDC_Control_FS+0x4a>
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 800c1b0:	46c0      	nop			@ (mov r8, r8)
	}

	return (USBD_OK);
 800c1b2:	2300      	movs	r3, #0
	/* USER CODE END 5 */
}
 800c1b4:	0018      	movs	r0, r3
 800c1b6:	46bd      	mov	sp, r7
 800c1b8:	b004      	add	sp, #16
 800c1ba:	bd80      	pop	{r7, pc}
 800c1bc:	0800e0a0 	.word	0x0800e0a0
 800c1c0:	200008d8 	.word	0x200008d8

0800c1c4 <CDC_Receive_FS>:
 * @param  Buf: Buffer of data to be received
 * @param  Len: Number of data received (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Receive_FS(uint8_t *Buf, uint32_t *Len)
{
 800c1c4:	b580      	push	{r7, lr}
 800c1c6:	b084      	sub	sp, #16
 800c1c8:	af00      	add	r7, sp, #0
 800c1ca:	6078      	str	r0, [r7, #4]
 800c1cc:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN 6 */
	for (uint32_t i = 0; i < *Len; i++)
 800c1ce:	2300      	movs	r3, #0
 800c1d0:	60fb      	str	r3, [r7, #12]
 800c1d2:	e01c      	b.n	800c20e <CDC_Receive_FS+0x4a>
	{
		// If a Carriage Return (CR) is received, send both CR and LF
		if (Buf[i] == '\r')
 800c1d4:	687a      	ldr	r2, [r7, #4]
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	18d3      	adds	r3, r2, r3
 800c1da:	781b      	ldrb	r3, [r3, #0]
 800c1dc:	2b0d      	cmp	r3, #13
 800c1de:	d10c      	bne.n	800c1fa <CDC_Receive_FS+0x36>
		{
			uint8_t crlf[] = "\r\n"; // Or {0x0D, 0x0A}
 800c1e0:	2008      	movs	r0, #8
 800c1e2:	183b      	adds	r3, r7, r0
 800c1e4:	4a19      	ldr	r2, [pc, #100]	@ (800c24c <CDC_Receive_FS+0x88>)
 800c1e6:	8811      	ldrh	r1, [r2, #0]
 800c1e8:	8019      	strh	r1, [r3, #0]
 800c1ea:	7892      	ldrb	r2, [r2, #2]
 800c1ec:	709a      	strb	r2, [r3, #2]
			CDC_Transmit_FS(crlf, sizeof(crlf) - 1); // Transmit CR LF
 800c1ee:	183b      	adds	r3, r7, r0
 800c1f0:	2102      	movs	r1, #2
 800c1f2:	0018      	movs	r0, r3
 800c1f4:	f000 f82e 	bl	800c254 <CDC_Transmit_FS>
 800c1f8:	e006      	b.n	800c208 <CDC_Receive_FS+0x44>
		}
		else
		{
			CDC_Transmit_FS(&Buf[i], 1); // Echo the character back
 800c1fa:	687a      	ldr	r2, [r7, #4]
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	18d3      	adds	r3, r2, r3
 800c200:	2101      	movs	r1, #1
 800c202:	0018      	movs	r0, r3
 800c204:	f000 f826 	bl	800c254 <CDC_Transmit_FS>
	for (uint32_t i = 0; i < *Len; i++)
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	3301      	adds	r3, #1
 800c20c:	60fb      	str	r3, [r7, #12]
 800c20e:	683b      	ldr	r3, [r7, #0]
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	68fa      	ldr	r2, [r7, #12]
 800c214:	429a      	cmp	r2, r3
 800c216:	d3dd      	bcc.n	800c1d4 <CDC_Receive_FS+0x10>
		}
	}
	volatile char c = Buf[0];
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	781a      	ldrb	r2, [r3, #0]
 800c21c:	210b      	movs	r1, #11
 800c21e:	187b      	adds	r3, r7, r1
 800c220:	701a      	strb	r2, [r3, #0]
	cli_rx(c);
 800c222:	187b      	adds	r3, r7, r1
 800c224:	781b      	ldrb	r3, [r3, #0]
 800c226:	b2db      	uxtb	r3, r3
 800c228:	0018      	movs	r0, r3
 800c22a:	f7f4 fb77 	bl	800091c <cli_rx>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c22e:	687a      	ldr	r2, [r7, #4]
 800c230:	4b07      	ldr	r3, [pc, #28]	@ (800c250 <CDC_Receive_FS+0x8c>)
 800c232:	0011      	movs	r1, r2
 800c234:	0018      	movs	r0, r3
 800c236:	f7fe f9f6 	bl	800a626 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c23a:	4b05      	ldr	r3, [pc, #20]	@ (800c250 <CDC_Receive_FS+0x8c>)
 800c23c:	0018      	movs	r0, r3
 800c23e:	f7fe fa5d 	bl	800a6fc <USBD_CDC_ReceivePacket>

	return (USBD_OK);
 800c242:	2300      	movs	r3, #0
	/* USER CODE END 6 */
}
 800c244:	0018      	movs	r0, r3
 800c246:	46bd      	mov	sp, r7
 800c248:	b004      	add	sp, #16
 800c24a:	bd80      	pop	{r7, pc}
 800c24c:	0800de9c 	.word	0x0800de9c
 800c250:	200005fc 	.word	0x200005fc

0800c254 <CDC_Transmit_FS>:
 * @param  Buf: Buffer of data to be sent
 * @param  Len: Number of data to be sent (in bytes)
 * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
 */
uint8_t CDC_Transmit_FS(uint8_t *Buf, uint16_t Len)
{
 800c254:	b5b0      	push	{r4, r5, r7, lr}
 800c256:	b084      	sub	sp, #16
 800c258:	af00      	add	r7, sp, #0
 800c25a:	6078      	str	r0, [r7, #4]
 800c25c:	000a      	movs	r2, r1
 800c25e:	1cbb      	adds	r3, r7, #2
 800c260:	801a      	strh	r2, [r3, #0]
	uint8_t result = USBD_OK;
 800c262:	230f      	movs	r3, #15
 800c264:	18fb      	adds	r3, r7, r3
 800c266:	2200      	movs	r2, #0
 800c268:	701a      	strb	r2, [r3, #0]
	/* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc =
 800c26a:	4a11      	ldr	r2, [pc, #68]	@ (800c2b0 <CDC_Transmit_FS+0x5c>)
 800c26c:	23af      	movs	r3, #175	@ 0xaf
 800c26e:	009b      	lsls	r3, r3, #2
 800c270:	58d3      	ldr	r3, [r2, r3]
 800c272:	60bb      	str	r3, [r7, #8]
			(USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
	if (hcdc->TxState != 0)
 800c274:	68ba      	ldr	r2, [r7, #8]
 800c276:	2385      	movs	r3, #133	@ 0x85
 800c278:	009b      	lsls	r3, r3, #2
 800c27a:	58d3      	ldr	r3, [r2, r3]
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d001      	beq.n	800c284 <CDC_Transmit_FS+0x30>
	{
		return USBD_BUSY;
 800c280:	2301      	movs	r3, #1
 800c282:	e010      	b.n	800c2a6 <CDC_Transmit_FS+0x52>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800c284:	1cbb      	adds	r3, r7, #2
 800c286:	881a      	ldrh	r2, [r3, #0]
 800c288:	6879      	ldr	r1, [r7, #4]
 800c28a:	4b09      	ldr	r3, [pc, #36]	@ (800c2b0 <CDC_Transmit_FS+0x5c>)
 800c28c:	0018      	movs	r0, r3
 800c28e:	f7fe f9a7 	bl	800a5e0 <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800c292:	250f      	movs	r5, #15
 800c294:	197c      	adds	r4, r7, r5
 800c296:	4b06      	ldr	r3, [pc, #24]	@ (800c2b0 <CDC_Transmit_FS+0x5c>)
 800c298:	0018      	movs	r0, r3
 800c29a:	f7fe f9e1 	bl	800a660 <USBD_CDC_TransmitPacket>
 800c29e:	0003      	movs	r3, r0
 800c2a0:	7023      	strb	r3, [r4, #0]
	/* USER CODE END 7 */
	return result;
 800c2a2:	197b      	adds	r3, r7, r5
 800c2a4:	781b      	ldrb	r3, [r3, #0]
}
 800c2a6:	0018      	movs	r0, r3
 800c2a8:	46bd      	mov	sp, r7
 800c2aa:	b004      	add	sp, #16
 800c2ac:	bdb0      	pop	{r4, r5, r7, pc}
 800c2ae:	46c0      	nop			@ (mov r8, r8)
 800c2b0:	200005fc 	.word	0x200005fc

0800c2b4 <CDC_TransmitCplt_FS>:
 * @param  Buf: Buffer of data to be received
 * @param  Len: Number of data received (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800c2b4:	b580      	push	{r7, lr}
 800c2b6:	b086      	sub	sp, #24
 800c2b8:	af00      	add	r7, sp, #0
 800c2ba:	60f8      	str	r0, [r7, #12]
 800c2bc:	60b9      	str	r1, [r7, #8]
 800c2be:	1dfb      	adds	r3, r7, #7
 800c2c0:	701a      	strb	r2, [r3, #0]
	uint8_t result = USBD_OK;
 800c2c2:	2117      	movs	r1, #23
 800c2c4:	187b      	adds	r3, r7, r1
 800c2c6:	2200      	movs	r2, #0
 800c2c8:	701a      	strb	r2, [r3, #0]
	/* USER CODE BEGIN 13 */
	UNUSED(Buf);
	UNUSED(Len);
	UNUSED(epnum);
	/* USER CODE END 13 */
	return result;
 800c2ca:	187b      	adds	r3, r7, r1
 800c2cc:	781b      	ldrb	r3, [r3, #0]
 800c2ce:	b25b      	sxtb	r3, r3
}
 800c2d0:	0018      	movs	r0, r3
 800c2d2:	46bd      	mov	sp, r7
 800c2d4:	b006      	add	sp, #24
 800c2d6:	bd80      	pop	{r7, pc}

0800c2d8 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c2d8:	b580      	push	{r7, lr}
 800c2da:	b082      	sub	sp, #8
 800c2dc:	af00      	add	r7, sp, #0
 800c2de:	0002      	movs	r2, r0
 800c2e0:	6039      	str	r1, [r7, #0]
 800c2e2:	1dfb      	adds	r3, r7, #7
 800c2e4:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800c2e6:	683b      	ldr	r3, [r7, #0]
 800c2e8:	2212      	movs	r2, #18
 800c2ea:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800c2ec:	4b02      	ldr	r3, [pc, #8]	@ (800c2f8 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800c2ee:	0018      	movs	r0, r3
 800c2f0:	46bd      	mov	sp, r7
 800c2f2:	b002      	add	sp, #8
 800c2f4:	bd80      	pop	{r7, pc}
 800c2f6:	46c0      	nop			@ (mov r8, r8)
 800c2f8:	200000e0 	.word	0x200000e0

0800c2fc <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c2fc:	b580      	push	{r7, lr}
 800c2fe:	b082      	sub	sp, #8
 800c300:	af00      	add	r7, sp, #0
 800c302:	0002      	movs	r2, r0
 800c304:	6039      	str	r1, [r7, #0]
 800c306:	1dfb      	adds	r3, r7, #7
 800c308:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c30a:	683b      	ldr	r3, [r7, #0]
 800c30c:	2204      	movs	r2, #4
 800c30e:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c310:	4b02      	ldr	r3, [pc, #8]	@ (800c31c <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800c312:	0018      	movs	r0, r3
 800c314:	46bd      	mov	sp, r7
 800c316:	b002      	add	sp, #8
 800c318:	bd80      	pop	{r7, pc}
 800c31a:	46c0      	nop			@ (mov r8, r8)
 800c31c:	200000f4 	.word	0x200000f4

0800c320 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c320:	b580      	push	{r7, lr}
 800c322:	b082      	sub	sp, #8
 800c324:	af00      	add	r7, sp, #0
 800c326:	0002      	movs	r2, r0
 800c328:	6039      	str	r1, [r7, #0]
 800c32a:	1dfb      	adds	r3, r7, #7
 800c32c:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 800c32e:	1dfb      	adds	r3, r7, #7
 800c330:	781b      	ldrb	r3, [r3, #0]
 800c332:	2b00      	cmp	r3, #0
 800c334:	d106      	bne.n	800c344 <USBD_CDC_ProductStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800c336:	683a      	ldr	r2, [r7, #0]
 800c338:	4908      	ldr	r1, [pc, #32]	@ (800c35c <USBD_CDC_ProductStrDescriptor+0x3c>)
 800c33a:	4b09      	ldr	r3, [pc, #36]	@ (800c360 <USBD_CDC_ProductStrDescriptor+0x40>)
 800c33c:	0018      	movs	r0, r3
 800c33e:	f7ff fdc6 	bl	800bece <USBD_GetString>
 800c342:	e005      	b.n	800c350 <USBD_CDC_ProductStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800c344:	683a      	ldr	r2, [r7, #0]
 800c346:	4905      	ldr	r1, [pc, #20]	@ (800c35c <USBD_CDC_ProductStrDescriptor+0x3c>)
 800c348:	4b05      	ldr	r3, [pc, #20]	@ (800c360 <USBD_CDC_ProductStrDescriptor+0x40>)
 800c34a:	0018      	movs	r0, r3
 800c34c:	f7ff fdbf 	bl	800bece <USBD_GetString>
  }
  return USBD_StrDesc;
 800c350:	4b02      	ldr	r3, [pc, #8]	@ (800c35c <USBD_CDC_ProductStrDescriptor+0x3c>)
}
 800c352:	0018      	movs	r0, r3
 800c354:	46bd      	mov	sp, r7
 800c356:	b002      	add	sp, #8
 800c358:	bd80      	pop	{r7, pc}
 800c35a:	46c0      	nop			@ (mov r8, r8)
 800c35c:	200018dc 	.word	0x200018dc
 800c360:	0800dea0 	.word	0x0800dea0

0800c364 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c364:	b580      	push	{r7, lr}
 800c366:	b082      	sub	sp, #8
 800c368:	af00      	add	r7, sp, #0
 800c36a:	0002      	movs	r2, r0
 800c36c:	6039      	str	r1, [r7, #0]
 800c36e:	1dfb      	adds	r3, r7, #7
 800c370:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c372:	683a      	ldr	r2, [r7, #0]
 800c374:	4904      	ldr	r1, [pc, #16]	@ (800c388 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800c376:	4b05      	ldr	r3, [pc, #20]	@ (800c38c <USBD_CDC_ManufacturerStrDescriptor+0x28>)
 800c378:	0018      	movs	r0, r3
 800c37a:	f7ff fda8 	bl	800bece <USBD_GetString>
  return USBD_StrDesc;
 800c37e:	4b02      	ldr	r3, [pc, #8]	@ (800c388 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
}
 800c380:	0018      	movs	r0, r3
 800c382:	46bd      	mov	sp, r7
 800c384:	b002      	add	sp, #8
 800c386:	bd80      	pop	{r7, pc}
 800c388:	200018dc 	.word	0x200018dc
 800c38c:	0800deb8 	.word	0x0800deb8

0800c390 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c390:	b580      	push	{r7, lr}
 800c392:	b082      	sub	sp, #8
 800c394:	af00      	add	r7, sp, #0
 800c396:	0002      	movs	r2, r0
 800c398:	6039      	str	r1, [r7, #0]
 800c39a:	1dfb      	adds	r3, r7, #7
 800c39c:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c39e:	683b      	ldr	r3, [r7, #0]
 800c3a0:	221a      	movs	r2, #26
 800c3a2:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c3a4:	f000 f84c 	bl	800c440 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800c3a8:	4b02      	ldr	r3, [pc, #8]	@ (800c3b4 <USBD_CDC_SerialStrDescriptor+0x24>)
}
 800c3aa:	0018      	movs	r0, r3
 800c3ac:	46bd      	mov	sp, r7
 800c3ae:	b002      	add	sp, #8
 800c3b0:	bd80      	pop	{r7, pc}
 800c3b2:	46c0      	nop			@ (mov r8, r8)
 800c3b4:	200000f8 	.word	0x200000f8

0800c3b8 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c3b8:	b580      	push	{r7, lr}
 800c3ba:	b082      	sub	sp, #8
 800c3bc:	af00      	add	r7, sp, #0
 800c3be:	0002      	movs	r2, r0
 800c3c0:	6039      	str	r1, [r7, #0]
 800c3c2:	1dfb      	adds	r3, r7, #7
 800c3c4:	701a      	strb	r2, [r3, #0]
  if(speed == USBD_SPEED_HIGH)
 800c3c6:	1dfb      	adds	r3, r7, #7
 800c3c8:	781b      	ldrb	r3, [r3, #0]
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d106      	bne.n	800c3dc <USBD_CDC_ConfigStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800c3ce:	683a      	ldr	r2, [r7, #0]
 800c3d0:	4908      	ldr	r1, [pc, #32]	@ (800c3f4 <USBD_CDC_ConfigStrDescriptor+0x3c>)
 800c3d2:	4b09      	ldr	r3, [pc, #36]	@ (800c3f8 <USBD_CDC_ConfigStrDescriptor+0x40>)
 800c3d4:	0018      	movs	r0, r3
 800c3d6:	f7ff fd7a 	bl	800bece <USBD_GetString>
 800c3da:	e005      	b.n	800c3e8 <USBD_CDC_ConfigStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800c3dc:	683a      	ldr	r2, [r7, #0]
 800c3de:	4905      	ldr	r1, [pc, #20]	@ (800c3f4 <USBD_CDC_ConfigStrDescriptor+0x3c>)
 800c3e0:	4b05      	ldr	r3, [pc, #20]	@ (800c3f8 <USBD_CDC_ConfigStrDescriptor+0x40>)
 800c3e2:	0018      	movs	r0, r3
 800c3e4:	f7ff fd73 	bl	800bece <USBD_GetString>
  }
  return USBD_StrDesc;
 800c3e8:	4b02      	ldr	r3, [pc, #8]	@ (800c3f4 <USBD_CDC_ConfigStrDescriptor+0x3c>)
}
 800c3ea:	0018      	movs	r0, r3
 800c3ec:	46bd      	mov	sp, r7
 800c3ee:	b002      	add	sp, #8
 800c3f0:	bd80      	pop	{r7, pc}
 800c3f2:	46c0      	nop			@ (mov r8, r8)
 800c3f4:	200018dc 	.word	0x200018dc
 800c3f8:	0800decc 	.word	0x0800decc

0800c3fc <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c3fc:	b580      	push	{r7, lr}
 800c3fe:	b082      	sub	sp, #8
 800c400:	af00      	add	r7, sp, #0
 800c402:	0002      	movs	r2, r0
 800c404:	6039      	str	r1, [r7, #0]
 800c406:	1dfb      	adds	r3, r7, #7
 800c408:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 800c40a:	1dfb      	adds	r3, r7, #7
 800c40c:	781b      	ldrb	r3, [r3, #0]
 800c40e:	2b00      	cmp	r3, #0
 800c410:	d106      	bne.n	800c420 <USBD_CDC_InterfaceStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800c412:	683a      	ldr	r2, [r7, #0]
 800c414:	4908      	ldr	r1, [pc, #32]	@ (800c438 <USBD_CDC_InterfaceStrDescriptor+0x3c>)
 800c416:	4b09      	ldr	r3, [pc, #36]	@ (800c43c <USBD_CDC_InterfaceStrDescriptor+0x40>)
 800c418:	0018      	movs	r0, r3
 800c41a:	f7ff fd58 	bl	800bece <USBD_GetString>
 800c41e:	e005      	b.n	800c42c <USBD_CDC_InterfaceStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800c420:	683a      	ldr	r2, [r7, #0]
 800c422:	4905      	ldr	r1, [pc, #20]	@ (800c438 <USBD_CDC_InterfaceStrDescriptor+0x3c>)
 800c424:	4b05      	ldr	r3, [pc, #20]	@ (800c43c <USBD_CDC_InterfaceStrDescriptor+0x40>)
 800c426:	0018      	movs	r0, r3
 800c428:	f7ff fd51 	bl	800bece <USBD_GetString>
  }
  return USBD_StrDesc;
 800c42c:	4b02      	ldr	r3, [pc, #8]	@ (800c438 <USBD_CDC_InterfaceStrDescriptor+0x3c>)
}
 800c42e:	0018      	movs	r0, r3
 800c430:	46bd      	mov	sp, r7
 800c432:	b002      	add	sp, #8
 800c434:	bd80      	pop	{r7, pc}
 800c436:	46c0      	nop			@ (mov r8, r8)
 800c438:	200018dc 	.word	0x200018dc
 800c43c:	0800ded8 	.word	0x0800ded8

0800c440 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c440:	b580      	push	{r7, lr}
 800c442:	b084      	sub	sp, #16
 800c444:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c446:	4b10      	ldr	r3, [pc, #64]	@ (800c488 <Get_SerialNum+0x48>)
 800c448:	681b      	ldr	r3, [r3, #0]
 800c44a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c44c:	4b0f      	ldr	r3, [pc, #60]	@ (800c48c <Get_SerialNum+0x4c>)
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c452:	4b0f      	ldr	r3, [pc, #60]	@ (800c490 <Get_SerialNum+0x50>)
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c458:	68fa      	ldr	r2, [r7, #12]
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	18d3      	adds	r3, r2, r3
 800c45e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	2b00      	cmp	r3, #0
 800c464:	d00b      	beq.n	800c47e <Get_SerialNum+0x3e>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c466:	490b      	ldr	r1, [pc, #44]	@ (800c494 <Get_SerialNum+0x54>)
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	2208      	movs	r2, #8
 800c46c:	0018      	movs	r0, r3
 800c46e:	f000 f815 	bl	800c49c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c472:	4909      	ldr	r1, [pc, #36]	@ (800c498 <Get_SerialNum+0x58>)
 800c474:	68bb      	ldr	r3, [r7, #8]
 800c476:	2204      	movs	r2, #4
 800c478:	0018      	movs	r0, r3
 800c47a:	f000 f80f 	bl	800c49c <IntToUnicode>
  }
}
 800c47e:	46c0      	nop			@ (mov r8, r8)
 800c480:	46bd      	mov	sp, r7
 800c482:	b004      	add	sp, #16
 800c484:	bd80      	pop	{r7, pc}
 800c486:	46c0      	nop			@ (mov r8, r8)
 800c488:	1fff7590 	.word	0x1fff7590
 800c48c:	1fff7594 	.word	0x1fff7594
 800c490:	1fff7598 	.word	0x1fff7598
 800c494:	200000fa 	.word	0x200000fa
 800c498:	2000010a 	.word	0x2000010a

0800c49c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c49c:	b580      	push	{r7, lr}
 800c49e:	b086      	sub	sp, #24
 800c4a0:	af00      	add	r7, sp, #0
 800c4a2:	60f8      	str	r0, [r7, #12]
 800c4a4:	60b9      	str	r1, [r7, #8]
 800c4a6:	1dfb      	adds	r3, r7, #7
 800c4a8:	701a      	strb	r2, [r3, #0]
  uint8_t idx = 0;
 800c4aa:	2117      	movs	r1, #23
 800c4ac:	187b      	adds	r3, r7, r1
 800c4ae:	2200      	movs	r2, #0
 800c4b0:	701a      	strb	r2, [r3, #0]

  for (idx = 0; idx < len; idx++)
 800c4b2:	187b      	adds	r3, r7, r1
 800c4b4:	2200      	movs	r2, #0
 800c4b6:	701a      	strb	r2, [r3, #0]
 800c4b8:	e02f      	b.n	800c51a <IntToUnicode+0x7e>
  {
    if (((value >> 28)) < 0xA)
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	0f1b      	lsrs	r3, r3, #28
 800c4be:	2b09      	cmp	r3, #9
 800c4c0:	d80d      	bhi.n	800c4de <IntToUnicode+0x42>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	0f1b      	lsrs	r3, r3, #28
 800c4c6:	b2da      	uxtb	r2, r3
 800c4c8:	2317      	movs	r3, #23
 800c4ca:	18fb      	adds	r3, r7, r3
 800c4cc:	781b      	ldrb	r3, [r3, #0]
 800c4ce:	005b      	lsls	r3, r3, #1
 800c4d0:	0019      	movs	r1, r3
 800c4d2:	68bb      	ldr	r3, [r7, #8]
 800c4d4:	185b      	adds	r3, r3, r1
 800c4d6:	3230      	adds	r2, #48	@ 0x30
 800c4d8:	b2d2      	uxtb	r2, r2
 800c4da:	701a      	strb	r2, [r3, #0]
 800c4dc:	e00c      	b.n	800c4f8 <IntToUnicode+0x5c>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	0f1b      	lsrs	r3, r3, #28
 800c4e2:	b2da      	uxtb	r2, r3
 800c4e4:	2317      	movs	r3, #23
 800c4e6:	18fb      	adds	r3, r7, r3
 800c4e8:	781b      	ldrb	r3, [r3, #0]
 800c4ea:	005b      	lsls	r3, r3, #1
 800c4ec:	0019      	movs	r1, r3
 800c4ee:	68bb      	ldr	r3, [r7, #8]
 800c4f0:	185b      	adds	r3, r3, r1
 800c4f2:	3237      	adds	r2, #55	@ 0x37
 800c4f4:	b2d2      	uxtb	r2, r2
 800c4f6:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	011b      	lsls	r3, r3, #4
 800c4fc:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c4fe:	2117      	movs	r1, #23
 800c500:	187b      	adds	r3, r7, r1
 800c502:	781b      	ldrb	r3, [r3, #0]
 800c504:	005b      	lsls	r3, r3, #1
 800c506:	3301      	adds	r3, #1
 800c508:	68ba      	ldr	r2, [r7, #8]
 800c50a:	18d3      	adds	r3, r2, r3
 800c50c:	2200      	movs	r2, #0
 800c50e:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c510:	187b      	adds	r3, r7, r1
 800c512:	781a      	ldrb	r2, [r3, #0]
 800c514:	187b      	adds	r3, r7, r1
 800c516:	3201      	adds	r2, #1
 800c518:	701a      	strb	r2, [r3, #0]
 800c51a:	2317      	movs	r3, #23
 800c51c:	18fa      	adds	r2, r7, r3
 800c51e:	1dfb      	adds	r3, r7, #7
 800c520:	7812      	ldrb	r2, [r2, #0]
 800c522:	781b      	ldrb	r3, [r3, #0]
 800c524:	429a      	cmp	r2, r3
 800c526:	d3c8      	bcc.n	800c4ba <IntToUnicode+0x1e>
  }
}
 800c528:	46c0      	nop			@ (mov r8, r8)
 800c52a:	46c0      	nop			@ (mov r8, r8)
 800c52c:	46bd      	mov	sp, r7
 800c52e:	b006      	add	sp, #24
 800c530:	bd80      	pop	{r7, pc}
	...

0800c534 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c534:	b590      	push	{r4, r7, lr}
 800c536:	b099      	sub	sp, #100	@ 0x64
 800c538:	af00      	add	r7, sp, #0
 800c53a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800c53c:	2414      	movs	r4, #20
 800c53e:	193b      	adds	r3, r7, r4
 800c540:	0018      	movs	r0, r3
 800c542:	234c      	movs	r3, #76	@ 0x4c
 800c544:	001a      	movs	r2, r3
 800c546:	2100      	movs	r1, #0
 800c548:	f000 fcec 	bl	800cf24 <memset>
  if(pcdHandle->Instance==USB_DRD_FS)
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	4a25      	ldr	r2, [pc, #148]	@ (800c5e8 <HAL_PCD_MspInit+0xb4>)
 800c552:	4293      	cmp	r3, r2
 800c554:	d143      	bne.n	800c5de <HAL_PCD_MspInit+0xaa>

  /* USER CODE END USB_DRD_FS_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800c556:	193b      	adds	r3, r7, r4
 800c558:	2280      	movs	r2, #128	@ 0x80
 800c55a:	0452      	lsls	r2, r2, #17
 800c55c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800c55e:	193b      	adds	r3, r7, r4
 800c560:	2200      	movs	r2, #0
 800c562:	645a      	str	r2, [r3, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800c564:	193b      	adds	r3, r7, r4
 800c566:	0018      	movs	r0, r3
 800c568:	f7f8 fe32 	bl	80051d0 <HAL_RCCEx_PeriphCLKConfig>
 800c56c:	1e03      	subs	r3, r0, #0
 800c56e:	d001      	beq.n	800c574 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 800c570:	f7f4 fe20 	bl	80011b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800c574:	4b1d      	ldr	r3, [pc, #116]	@ (800c5ec <HAL_PCD_MspInit+0xb8>)
 800c576:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c578:	4b1c      	ldr	r3, [pc, #112]	@ (800c5ec <HAL_PCD_MspInit+0xb8>)
 800c57a:	2180      	movs	r1, #128	@ 0x80
 800c57c:	0189      	lsls	r1, r1, #6
 800c57e:	430a      	orrs	r2, r1
 800c580:	63da      	str	r2, [r3, #60]	@ 0x3c
 800c582:	4b1a      	ldr	r3, [pc, #104]	@ (800c5ec <HAL_PCD_MspInit+0xb8>)
 800c584:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c586:	2380      	movs	r3, #128	@ 0x80
 800c588:	019b      	lsls	r3, r3, #6
 800c58a:	4013      	ands	r3, r2
 800c58c:	613b      	str	r3, [r7, #16]
 800c58e:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c590:	4b16      	ldr	r3, [pc, #88]	@ (800c5ec <HAL_PCD_MspInit+0xb8>)
 800c592:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c594:	2380      	movs	r3, #128	@ 0x80
 800c596:	055b      	lsls	r3, r3, #21
 800c598:	4013      	ands	r3, r2
 800c59a:	d116      	bne.n	800c5ca <HAL_PCD_MspInit+0x96>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c59c:	4b13      	ldr	r3, [pc, #76]	@ (800c5ec <HAL_PCD_MspInit+0xb8>)
 800c59e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c5a0:	4b12      	ldr	r3, [pc, #72]	@ (800c5ec <HAL_PCD_MspInit+0xb8>)
 800c5a2:	2180      	movs	r1, #128	@ 0x80
 800c5a4:	0549      	lsls	r1, r1, #21
 800c5a6:	430a      	orrs	r2, r1
 800c5a8:	63da      	str	r2, [r3, #60]	@ 0x3c
 800c5aa:	4b10      	ldr	r3, [pc, #64]	@ (800c5ec <HAL_PCD_MspInit+0xb8>)
 800c5ac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c5ae:	2380      	movs	r3, #128	@ 0x80
 800c5b0:	055b      	lsls	r3, r3, #21
 800c5b2:	4013      	ands	r3, r2
 800c5b4:	60fb      	str	r3, [r7, #12]
 800c5b6:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 800c5b8:	f7f8 f8a6 	bl	8004708 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800c5bc:	4b0b      	ldr	r3, [pc, #44]	@ (800c5ec <HAL_PCD_MspInit+0xb8>)
 800c5be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c5c0:	4b0a      	ldr	r3, [pc, #40]	@ (800c5ec <HAL_PCD_MspInit+0xb8>)
 800c5c2:	490b      	ldr	r1, [pc, #44]	@ (800c5f0 <HAL_PCD_MspInit+0xbc>)
 800c5c4:	400a      	ands	r2, r1
 800c5c6:	63da      	str	r2, [r3, #60]	@ 0x3c
 800c5c8:	e001      	b.n	800c5ce <HAL_PCD_MspInit+0x9a>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800c5ca:	f7f8 f89d 	bl	8004708 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_UCPD1_2_IRQn, 0, 0);
 800c5ce:	2200      	movs	r2, #0
 800c5d0:	2100      	movs	r1, #0
 800c5d2:	2008      	movs	r0, #8
 800c5d4:	f7f5 fb58 	bl	8001c88 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_UCPD1_2_IRQn);
 800c5d8:	2008      	movs	r0, #8
 800c5da:	f7f5 fb6a 	bl	8001cb2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_DRD_FS_MspInit 1 */

  /* USER CODE END USB_DRD_FS_MspInit 1 */
  }
}
 800c5de:	46c0      	nop			@ (mov r8, r8)
 800c5e0:	46bd      	mov	sp, r7
 800c5e2:	b019      	add	sp, #100	@ 0x64
 800c5e4:	bd90      	pop	{r4, r7, pc}
 800c5e6:	46c0      	nop			@ (mov r8, r8)
 800c5e8:	40005c00 	.word	0x40005c00
 800c5ec:	40021000 	.word	0x40021000
 800c5f0:	efffffff 	.word	0xefffffff

0800c5f4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c5f4:	b580      	push	{r7, lr}
 800c5f6:	b082      	sub	sp, #8
 800c5f8:	af00      	add	r7, sp, #0
 800c5fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c5fc:	687a      	ldr	r2, [r7, #4]
 800c5fe:	23b7      	movs	r3, #183	@ 0xb7
 800c600:	009b      	lsls	r3, r3, #2
 800c602:	58d2      	ldr	r2, [r2, r3]
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	21a7      	movs	r1, #167	@ 0xa7
 800c608:	0089      	lsls	r1, r1, #2
 800c60a:	468c      	mov	ip, r1
 800c60c:	4463      	add	r3, ip
 800c60e:	0019      	movs	r1, r3
 800c610:	0010      	movs	r0, r2
 800c612:	f7fe f9a1 	bl	800a958 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800c616:	46c0      	nop			@ (mov r8, r8)
 800c618:	46bd      	mov	sp, r7
 800c61a:	b002      	add	sp, #8
 800c61c:	bd80      	pop	{r7, pc}

0800c61e <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c61e:	b590      	push	{r4, r7, lr}
 800c620:	b083      	sub	sp, #12
 800c622:	af00      	add	r7, sp, #0
 800c624:	6078      	str	r0, [r7, #4]
 800c626:	000a      	movs	r2, r1
 800c628:	1cfb      	adds	r3, r7, #3
 800c62a:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c62c:	687a      	ldr	r2, [r7, #4]
 800c62e:	23b7      	movs	r3, #183	@ 0xb7
 800c630:	009b      	lsls	r3, r3, #2
 800c632:	58d4      	ldr	r4, [r2, r3]
 800c634:	1cfb      	adds	r3, r7, #3
 800c636:	781a      	ldrb	r2, [r3, #0]
 800c638:	6878      	ldr	r0, [r7, #4]
 800c63a:	23b4      	movs	r3, #180	@ 0xb4
 800c63c:	0059      	lsls	r1, r3, #1
 800c63e:	0013      	movs	r3, r2
 800c640:	009b      	lsls	r3, r3, #2
 800c642:	189b      	adds	r3, r3, r2
 800c644:	00db      	lsls	r3, r3, #3
 800c646:	18c3      	adds	r3, r0, r3
 800c648:	185b      	adds	r3, r3, r1
 800c64a:	681a      	ldr	r2, [r3, #0]
 800c64c:	1cfb      	adds	r3, r7, #3
 800c64e:	781b      	ldrb	r3, [r3, #0]
 800c650:	0019      	movs	r1, r3
 800c652:	0020      	movs	r0, r4
 800c654:	f7fe f9ea 	bl	800aa2c <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800c658:	46c0      	nop			@ (mov r8, r8)
 800c65a:	46bd      	mov	sp, r7
 800c65c:	b003      	add	sp, #12
 800c65e:	bd90      	pop	{r4, r7, pc}

0800c660 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c660:	b580      	push	{r7, lr}
 800c662:	b082      	sub	sp, #8
 800c664:	af00      	add	r7, sp, #0
 800c666:	6078      	str	r0, [r7, #4]
 800c668:	000a      	movs	r2, r1
 800c66a:	1cfb      	adds	r3, r7, #3
 800c66c:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c66e:	687a      	ldr	r2, [r7, #4]
 800c670:	23b7      	movs	r3, #183	@ 0xb7
 800c672:	009b      	lsls	r3, r3, #2
 800c674:	58d0      	ldr	r0, [r2, r3]
 800c676:	1cfb      	adds	r3, r7, #3
 800c678:	781a      	ldrb	r2, [r3, #0]
 800c67a:	6879      	ldr	r1, [r7, #4]
 800c67c:	0013      	movs	r3, r2
 800c67e:	009b      	lsls	r3, r3, #2
 800c680:	189b      	adds	r3, r3, r2
 800c682:	00db      	lsls	r3, r3, #3
 800c684:	18cb      	adds	r3, r1, r3
 800c686:	3328      	adds	r3, #40	@ 0x28
 800c688:	681a      	ldr	r2, [r3, #0]
 800c68a:	1cfb      	adds	r3, r7, #3
 800c68c:	781b      	ldrb	r3, [r3, #0]
 800c68e:	0019      	movs	r1, r3
 800c690:	f7fe fab4 	bl	800abfc <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800c694:	46c0      	nop			@ (mov r8, r8)
 800c696:	46bd      	mov	sp, r7
 800c698:	b002      	add	sp, #8
 800c69a:	bd80      	pop	{r7, pc}

0800c69c <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c69c:	b580      	push	{r7, lr}
 800c69e:	b082      	sub	sp, #8
 800c6a0:	af00      	add	r7, sp, #0
 800c6a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c6a4:	687a      	ldr	r2, [r7, #4]
 800c6a6:	23b7      	movs	r3, #183	@ 0xb7
 800c6a8:	009b      	lsls	r3, r3, #2
 800c6aa:	58d3      	ldr	r3, [r2, r3]
 800c6ac:	0018      	movs	r0, r3
 800c6ae:	f7fe fc1f 	bl	800aef0 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800c6b2:	46c0      	nop			@ (mov r8, r8)
 800c6b4:	46bd      	mov	sp, r7
 800c6b6:	b002      	add	sp, #8
 800c6b8:	bd80      	pop	{r7, pc}

0800c6ba <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c6ba:	b580      	push	{r7, lr}
 800c6bc:	b084      	sub	sp, #16
 800c6be:	af00      	add	r7, sp, #0
 800c6c0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c6c2:	230f      	movs	r3, #15
 800c6c4:	18fb      	adds	r3, r7, r3
 800c6c6:	2201      	movs	r2, #1
 800c6c8:	701a      	strb	r2, [r3, #0]
  if (hpcd->Init.speed != USBD_FS_SPEED)
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	79db      	ldrb	r3, [r3, #7]
 800c6ce:	2b02      	cmp	r3, #2
 800c6d0:	d001      	beq.n	800c6d6 <HAL_PCD_ResetCallback+0x1c>
  {
    Error_Handler();
 800c6d2:	f7f4 fd6f 	bl	80011b4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c6d6:	687a      	ldr	r2, [r7, #4]
 800c6d8:	23b7      	movs	r3, #183	@ 0xb7
 800c6da:	009b      	lsls	r3, r3, #2
 800c6dc:	58d2      	ldr	r2, [r2, r3]
 800c6de:	230f      	movs	r3, #15
 800c6e0:	18fb      	adds	r3, r7, r3
 800c6e2:	781b      	ldrb	r3, [r3, #0]
 800c6e4:	0019      	movs	r1, r3
 800c6e6:	0010      	movs	r0, r2
 800c6e8:	f7fe fbbf 	bl	800ae6a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c6ec:	687a      	ldr	r2, [r7, #4]
 800c6ee:	23b7      	movs	r3, #183	@ 0xb7
 800c6f0:	009b      	lsls	r3, r3, #2
 800c6f2:	58d3      	ldr	r3, [r2, r3]
 800c6f4:	0018      	movs	r0, r3
 800c6f6:	f7fe fb59 	bl	800adac <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800c6fa:	46c0      	nop			@ (mov r8, r8)
 800c6fc:	46bd      	mov	sp, r7
 800c6fe:	b004      	add	sp, #16
 800c700:	bd80      	pop	{r7, pc}
	...

0800c704 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c704:	b580      	push	{r7, lr}
 800c706:	b082      	sub	sp, #8
 800c708:	af00      	add	r7, sp, #0
 800c70a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
 /* __HAL_PCD_GATE_PHYCLOCK(hpcd);*/
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c70c:	687a      	ldr	r2, [r7, #4]
 800c70e:	23b7      	movs	r3, #183	@ 0xb7
 800c710:	009b      	lsls	r3, r3, #2
 800c712:	58d3      	ldr	r3, [r2, r3]
 800c714:	0018      	movs	r0, r3
 800c716:	f7fe fbb9 	bl	800ae8c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	7adb      	ldrb	r3, [r3, #11]
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d005      	beq.n	800c72e <HAL_PCD_SuspendCallback+0x2a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c722:	4b05      	ldr	r3, [pc, #20]	@ (800c738 <HAL_PCD_SuspendCallback+0x34>)
 800c724:	691a      	ldr	r2, [r3, #16]
 800c726:	4b04      	ldr	r3, [pc, #16]	@ (800c738 <HAL_PCD_SuspendCallback+0x34>)
 800c728:	2106      	movs	r1, #6
 800c72a:	430a      	orrs	r2, r1
 800c72c:	611a      	str	r2, [r3, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800c72e:	46c0      	nop			@ (mov r8, r8)
 800c730:	46bd      	mov	sp, r7
 800c732:	b002      	add	sp, #8
 800c734:	bd80      	pop	{r7, pc}
 800c736:	46c0      	nop			@ (mov r8, r8)
 800c738:	e000ed00 	.word	0xe000ed00

0800c73c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c73c:	b580      	push	{r7, lr}
 800c73e:	b082      	sub	sp, #8
 800c740:	af00      	add	r7, sp, #0
 800c742:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */
 /* __HAL_PCD_UNGATE_PHYCLOCK(hpcd);*/

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	7adb      	ldrb	r3, [r3, #11]
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d007      	beq.n	800c75c <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c74c:	4b09      	ldr	r3, [pc, #36]	@ (800c774 <HAL_PCD_ResumeCallback+0x38>)
 800c74e:	691a      	ldr	r2, [r3, #16]
 800c750:	4b08      	ldr	r3, [pc, #32]	@ (800c774 <HAL_PCD_ResumeCallback+0x38>)
 800c752:	2106      	movs	r1, #6
 800c754:	438a      	bics	r2, r1
 800c756:	611a      	str	r2, [r3, #16]
    SystemClockConfig_Resume();
 800c758:	f000 fa7c 	bl	800cc54 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c75c:	687a      	ldr	r2, [r7, #4]
 800c75e:	23b7      	movs	r3, #183	@ 0xb7
 800c760:	009b      	lsls	r3, r3, #2
 800c762:	58d3      	ldr	r3, [r2, r3]
 800c764:	0018      	movs	r0, r3
 800c766:	f7fe fba9 	bl	800aebc <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800c76a:	46c0      	nop			@ (mov r8, r8)
 800c76c:	46bd      	mov	sp, r7
 800c76e:	b002      	add	sp, #8
 800c770:	bd80      	pop	{r7, pc}
 800c772:	46c0      	nop			@ (mov r8, r8)
 800c774:	e000ed00 	.word	0xe000ed00

0800c778 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c778:	b580      	push	{r7, lr}
 800c77a:	b082      	sub	sp, #8
 800c77c:	af00      	add	r7, sp, #0
 800c77e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_DRD_FS.pData = pdev;
 800c780:	4a34      	ldr	r2, [pc, #208]	@ (800c854 <USBD_LL_Init+0xdc>)
 800c782:	23b7      	movs	r3, #183	@ 0xb7
 800c784:	009b      	lsls	r3, r3, #2
 800c786:	6879      	ldr	r1, [r7, #4]
 800c788:	50d1      	str	r1, [r2, r3]
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_DRD_FS;
 800c78a:	687a      	ldr	r2, [r7, #4]
 800c78c:	23b2      	movs	r3, #178	@ 0xb2
 800c78e:	009b      	lsls	r3, r3, #2
 800c790:	4930      	ldr	r1, [pc, #192]	@ (800c854 <USBD_LL_Init+0xdc>)
 800c792:	50d1      	str	r1, [r2, r3]

  hpcd_USB_DRD_FS.Instance = USB_DRD_FS;
 800c794:	4b2f      	ldr	r3, [pc, #188]	@ (800c854 <USBD_LL_Init+0xdc>)
 800c796:	4a30      	ldr	r2, [pc, #192]	@ (800c858 <USBD_LL_Init+0xe0>)
 800c798:	601a      	str	r2, [r3, #0]
  hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
 800c79a:	4b2e      	ldr	r3, [pc, #184]	@ (800c854 <USBD_LL_Init+0xdc>)
 800c79c:	2208      	movs	r2, #8
 800c79e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_DRD_FS.Init.Host_channels = 8;
 800c7a0:	4b2c      	ldr	r3, [pc, #176]	@ (800c854 <USBD_LL_Init+0xdc>)
 800c7a2:	2208      	movs	r2, #8
 800c7a4:	715a      	strb	r2, [r3, #5]
  hpcd_USB_DRD_FS.Init.speed = PCD_SPEED_FULL;
 800c7a6:	4b2b      	ldr	r3, [pc, #172]	@ (800c854 <USBD_LL_Init+0xdc>)
 800c7a8:	2202      	movs	r2, #2
 800c7aa:	71da      	strb	r2, [r3, #7]
  hpcd_USB_DRD_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c7ac:	4b29      	ldr	r3, [pc, #164]	@ (800c854 <USBD_LL_Init+0xdc>)
 800c7ae:	2202      	movs	r2, #2
 800c7b0:	725a      	strb	r2, [r3, #9]
  hpcd_USB_DRD_FS.Init.Sof_enable = DISABLE;
 800c7b2:	4b28      	ldr	r3, [pc, #160]	@ (800c854 <USBD_LL_Init+0xdc>)
 800c7b4:	2200      	movs	r2, #0
 800c7b6:	729a      	strb	r2, [r3, #10]
  hpcd_USB_DRD_FS.Init.low_power_enable = DISABLE;
 800c7b8:	4b26      	ldr	r3, [pc, #152]	@ (800c854 <USBD_LL_Init+0xdc>)
 800c7ba:	2200      	movs	r2, #0
 800c7bc:	72da      	strb	r2, [r3, #11]
  hpcd_USB_DRD_FS.Init.lpm_enable = DISABLE;
 800c7be:	4b25      	ldr	r3, [pc, #148]	@ (800c854 <USBD_LL_Init+0xdc>)
 800c7c0:	2200      	movs	r2, #0
 800c7c2:	731a      	strb	r2, [r3, #12]
  hpcd_USB_DRD_FS.Init.battery_charging_enable = DISABLE;
 800c7c4:	4b23      	ldr	r3, [pc, #140]	@ (800c854 <USBD_LL_Init+0xdc>)
 800c7c6:	2200      	movs	r2, #0
 800c7c8:	735a      	strb	r2, [r3, #13]
  hpcd_USB_DRD_FS.Init.vbus_sensing_enable = DISABLE;
 800c7ca:	4b22      	ldr	r3, [pc, #136]	@ (800c854 <USBD_LL_Init+0xdc>)
 800c7cc:	2200      	movs	r2, #0
 800c7ce:	739a      	strb	r2, [r3, #14]
  hpcd_USB_DRD_FS.Init.bulk_doublebuffer_enable = DISABLE;
 800c7d0:	4b20      	ldr	r3, [pc, #128]	@ (800c854 <USBD_LL_Init+0xdc>)
 800c7d2:	2200      	movs	r2, #0
 800c7d4:	73da      	strb	r2, [r3, #15]
  hpcd_USB_DRD_FS.Init.iso_singlebuffer_enable = DISABLE;
 800c7d6:	4b1f      	ldr	r3, [pc, #124]	@ (800c854 <USBD_LL_Init+0xdc>)
 800c7d8:	2200      	movs	r2, #0
 800c7da:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_DRD_FS) != HAL_OK)
 800c7dc:	4b1d      	ldr	r3, [pc, #116]	@ (800c854 <USBD_LL_Init+0xdc>)
 800c7de:	0018      	movs	r0, r3
 800c7e0:	f7f6 fa8c 	bl	8002cfc <HAL_PCD_Init>
 800c7e4:	1e03      	subs	r3, r0, #0
 800c7e6:	d001      	beq.n	800c7ec <USBD_LL_Init+0x74>
  {
    Error_Handler( );
 800c7e8:	f7f4 fce4 	bl	80011b4 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800c7ec:	687a      	ldr	r2, [r7, #4]
 800c7ee:	23b2      	movs	r3, #178	@ 0xb2
 800c7f0:	009b      	lsls	r3, r3, #2
 800c7f2:	58d0      	ldr	r0, [r2, r3]
 800c7f4:	2318      	movs	r3, #24
 800c7f6:	2200      	movs	r2, #0
 800c7f8:	2100      	movs	r1, #0
 800c7fa:	f7f7 ff13 	bl	8004624 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800c7fe:	687a      	ldr	r2, [r7, #4]
 800c800:	23b2      	movs	r3, #178	@ 0xb2
 800c802:	009b      	lsls	r3, r3, #2
 800c804:	58d0      	ldr	r0, [r2, r3]
 800c806:	2358      	movs	r3, #88	@ 0x58
 800c808:	2200      	movs	r2, #0
 800c80a:	2180      	movs	r1, #128	@ 0x80
 800c80c:	f7f7 ff0a 	bl	8004624 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800c810:	687a      	ldr	r2, [r7, #4]
 800c812:	23b2      	movs	r3, #178	@ 0xb2
 800c814:	009b      	lsls	r3, r3, #2
 800c816:	58d0      	ldr	r0, [r2, r3]
 800c818:	23c0      	movs	r3, #192	@ 0xc0
 800c81a:	2200      	movs	r2, #0
 800c81c:	2181      	movs	r1, #129	@ 0x81
 800c81e:	f7f7 ff01 	bl	8004624 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800c822:	687a      	ldr	r2, [r7, #4]
 800c824:	23b2      	movs	r3, #178	@ 0xb2
 800c826:	009b      	lsls	r3, r3, #2
 800c828:	58d0      	ldr	r0, [r2, r3]
 800c82a:	2388      	movs	r3, #136	@ 0x88
 800c82c:	005b      	lsls	r3, r3, #1
 800c82e:	2200      	movs	r2, #0
 800c830:	2101      	movs	r1, #1
 800c832:	f7f7 fef7 	bl	8004624 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800c836:	687a      	ldr	r2, [r7, #4]
 800c838:	23b2      	movs	r3, #178	@ 0xb2
 800c83a:	009b      	lsls	r3, r3, #2
 800c83c:	58d0      	ldr	r0, [r2, r3]
 800c83e:	2380      	movs	r3, #128	@ 0x80
 800c840:	005b      	lsls	r3, r3, #1
 800c842:	2200      	movs	r2, #0
 800c844:	2182      	movs	r1, #130	@ 0x82
 800c846:	f7f7 feed 	bl	8004624 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */

  return USBD_OK;
 800c84a:	2300      	movs	r3, #0
}
 800c84c:	0018      	movs	r0, r3
 800c84e:	46bd      	mov	sp, r7
 800c850:	b002      	add	sp, #8
 800c852:	bd80      	pop	{r7, pc}
 800c854:	20001adc 	.word	0x20001adc
 800c858:	40005c00 	.word	0x40005c00

0800c85c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c85c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c85e:	b085      	sub	sp, #20
 800c860:	af00      	add	r7, sp, #0
 800c862:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c864:	210f      	movs	r1, #15
 800c866:	187b      	adds	r3, r7, r1
 800c868:	2200      	movs	r2, #0
 800c86a:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c86c:	260e      	movs	r6, #14
 800c86e:	19bb      	adds	r3, r7, r6
 800c870:	2200      	movs	r2, #0
 800c872:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c874:	687a      	ldr	r2, [r7, #4]
 800c876:	23b2      	movs	r3, #178	@ 0xb2
 800c878:	009b      	lsls	r3, r3, #2
 800c87a:	58d3      	ldr	r3, [r2, r3]
 800c87c:	000d      	movs	r5, r1
 800c87e:	187c      	adds	r4, r7, r1
 800c880:	0018      	movs	r0, r3
 800c882:	f7f6 fb35 	bl	8002ef0 <HAL_PCD_Start>
 800c886:	0003      	movs	r3, r0
 800c888:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c88a:	19bc      	adds	r4, r7, r6
 800c88c:	197b      	adds	r3, r7, r5
 800c88e:	781b      	ldrb	r3, [r3, #0]
 800c890:	0018      	movs	r0, r3
 800c892:	f000 f9e6 	bl	800cc62 <USBD_Get_USB_Status>
 800c896:	0003      	movs	r3, r0
 800c898:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c89a:	19bb      	adds	r3, r7, r6
 800c89c:	781b      	ldrb	r3, [r3, #0]
}
 800c89e:	0018      	movs	r0, r3
 800c8a0:	46bd      	mov	sp, r7
 800c8a2:	b005      	add	sp, #20
 800c8a4:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c8a6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c8a6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c8a8:	b085      	sub	sp, #20
 800c8aa:	af00      	add	r7, sp, #0
 800c8ac:	6078      	str	r0, [r7, #4]
 800c8ae:	000c      	movs	r4, r1
 800c8b0:	0010      	movs	r0, r2
 800c8b2:	0019      	movs	r1, r3
 800c8b4:	1cfb      	adds	r3, r7, #3
 800c8b6:	1c22      	adds	r2, r4, #0
 800c8b8:	701a      	strb	r2, [r3, #0]
 800c8ba:	1cbb      	adds	r3, r7, #2
 800c8bc:	1c02      	adds	r2, r0, #0
 800c8be:	701a      	strb	r2, [r3, #0]
 800c8c0:	003b      	movs	r3, r7
 800c8c2:	1c0a      	adds	r2, r1, #0
 800c8c4:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c8c6:	260f      	movs	r6, #15
 800c8c8:	19bb      	adds	r3, r7, r6
 800c8ca:	2200      	movs	r2, #0
 800c8cc:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c8ce:	250e      	movs	r5, #14
 800c8d0:	197b      	adds	r3, r7, r5
 800c8d2:	2200      	movs	r2, #0
 800c8d4:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c8d6:	687a      	ldr	r2, [r7, #4]
 800c8d8:	23b2      	movs	r3, #178	@ 0xb2
 800c8da:	009b      	lsls	r3, r3, #2
 800c8dc:	58d0      	ldr	r0, [r2, r3]
 800c8de:	19bc      	adds	r4, r7, r6
 800c8e0:	1cbb      	adds	r3, r7, #2
 800c8e2:	781d      	ldrb	r5, [r3, #0]
 800c8e4:	003b      	movs	r3, r7
 800c8e6:	881a      	ldrh	r2, [r3, #0]
 800c8e8:	1cfb      	adds	r3, r7, #3
 800c8ea:	7819      	ldrb	r1, [r3, #0]
 800c8ec:	002b      	movs	r3, r5
 800c8ee:	f7f6 fc65 	bl	80031bc <HAL_PCD_EP_Open>
 800c8f2:	0003      	movs	r3, r0
 800c8f4:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c8f6:	250e      	movs	r5, #14
 800c8f8:	197c      	adds	r4, r7, r5
 800c8fa:	19bb      	adds	r3, r7, r6
 800c8fc:	781b      	ldrb	r3, [r3, #0]
 800c8fe:	0018      	movs	r0, r3
 800c900:	f000 f9af 	bl	800cc62 <USBD_Get_USB_Status>
 800c904:	0003      	movs	r3, r0
 800c906:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c908:	197b      	adds	r3, r7, r5
 800c90a:	781b      	ldrb	r3, [r3, #0]
}
 800c90c:	0018      	movs	r0, r3
 800c90e:	46bd      	mov	sp, r7
 800c910:	b005      	add	sp, #20
 800c912:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c914 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c914:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c916:	b085      	sub	sp, #20
 800c918:	af00      	add	r7, sp, #0
 800c91a:	6078      	str	r0, [r7, #4]
 800c91c:	000a      	movs	r2, r1
 800c91e:	1cfb      	adds	r3, r7, #3
 800c920:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c922:	210f      	movs	r1, #15
 800c924:	187b      	adds	r3, r7, r1
 800c926:	2200      	movs	r2, #0
 800c928:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c92a:	260e      	movs	r6, #14
 800c92c:	19bb      	adds	r3, r7, r6
 800c92e:	2200      	movs	r2, #0
 800c930:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c932:	687a      	ldr	r2, [r7, #4]
 800c934:	23b2      	movs	r3, #178	@ 0xb2
 800c936:	009b      	lsls	r3, r3, #2
 800c938:	58d2      	ldr	r2, [r2, r3]
 800c93a:	000d      	movs	r5, r1
 800c93c:	187c      	adds	r4, r7, r1
 800c93e:	1cfb      	adds	r3, r7, #3
 800c940:	781b      	ldrb	r3, [r3, #0]
 800c942:	0019      	movs	r1, r3
 800c944:	0010      	movs	r0, r2
 800c946:	f7f6 fcaa 	bl	800329e <HAL_PCD_EP_Close>
 800c94a:	0003      	movs	r3, r0
 800c94c:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c94e:	19bc      	adds	r4, r7, r6
 800c950:	197b      	adds	r3, r7, r5
 800c952:	781b      	ldrb	r3, [r3, #0]
 800c954:	0018      	movs	r0, r3
 800c956:	f000 f984 	bl	800cc62 <USBD_Get_USB_Status>
 800c95a:	0003      	movs	r3, r0
 800c95c:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c95e:	19bb      	adds	r3, r7, r6
 800c960:	781b      	ldrb	r3, [r3, #0]
}
 800c962:	0018      	movs	r0, r3
 800c964:	46bd      	mov	sp, r7
 800c966:	b005      	add	sp, #20
 800c968:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c96a <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c96a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c96c:	b085      	sub	sp, #20
 800c96e:	af00      	add	r7, sp, #0
 800c970:	6078      	str	r0, [r7, #4]
 800c972:	000a      	movs	r2, r1
 800c974:	1cfb      	adds	r3, r7, #3
 800c976:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c978:	210f      	movs	r1, #15
 800c97a:	187b      	adds	r3, r7, r1
 800c97c:	2200      	movs	r2, #0
 800c97e:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c980:	260e      	movs	r6, #14
 800c982:	19bb      	adds	r3, r7, r6
 800c984:	2200      	movs	r2, #0
 800c986:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c988:	687a      	ldr	r2, [r7, #4]
 800c98a:	23b2      	movs	r3, #178	@ 0xb2
 800c98c:	009b      	lsls	r3, r3, #2
 800c98e:	58d2      	ldr	r2, [r2, r3]
 800c990:	000d      	movs	r5, r1
 800c992:	187c      	adds	r4, r7, r1
 800c994:	1cfb      	adds	r3, r7, #3
 800c996:	781b      	ldrb	r3, [r3, #0]
 800c998:	0019      	movs	r1, r3
 800c99a:	0010      	movs	r0, r2
 800c99c:	f7f6 fd60 	bl	8003460 <HAL_PCD_EP_SetStall>
 800c9a0:	0003      	movs	r3, r0
 800c9a2:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c9a4:	19bc      	adds	r4, r7, r6
 800c9a6:	197b      	adds	r3, r7, r5
 800c9a8:	781b      	ldrb	r3, [r3, #0]
 800c9aa:	0018      	movs	r0, r3
 800c9ac:	f000 f959 	bl	800cc62 <USBD_Get_USB_Status>
 800c9b0:	0003      	movs	r3, r0
 800c9b2:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c9b4:	19bb      	adds	r3, r7, r6
 800c9b6:	781b      	ldrb	r3, [r3, #0]
}
 800c9b8:	0018      	movs	r0, r3
 800c9ba:	46bd      	mov	sp, r7
 800c9bc:	b005      	add	sp, #20
 800c9be:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c9c0 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c9c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c9c2:	b085      	sub	sp, #20
 800c9c4:	af00      	add	r7, sp, #0
 800c9c6:	6078      	str	r0, [r7, #4]
 800c9c8:	000a      	movs	r2, r1
 800c9ca:	1cfb      	adds	r3, r7, #3
 800c9cc:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c9ce:	210f      	movs	r1, #15
 800c9d0:	187b      	adds	r3, r7, r1
 800c9d2:	2200      	movs	r2, #0
 800c9d4:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c9d6:	260e      	movs	r6, #14
 800c9d8:	19bb      	adds	r3, r7, r6
 800c9da:	2200      	movs	r2, #0
 800c9dc:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c9de:	687a      	ldr	r2, [r7, #4]
 800c9e0:	23b2      	movs	r3, #178	@ 0xb2
 800c9e2:	009b      	lsls	r3, r3, #2
 800c9e4:	58d2      	ldr	r2, [r2, r3]
 800c9e6:	000d      	movs	r5, r1
 800c9e8:	187c      	adds	r4, r7, r1
 800c9ea:	1cfb      	adds	r3, r7, #3
 800c9ec:	781b      	ldrb	r3, [r3, #0]
 800c9ee:	0019      	movs	r1, r3
 800c9f0:	0010      	movs	r0, r2
 800c9f2:	f7f6 fd93 	bl	800351c <HAL_PCD_EP_ClrStall>
 800c9f6:	0003      	movs	r3, r0
 800c9f8:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c9fa:	19bc      	adds	r4, r7, r6
 800c9fc:	197b      	adds	r3, r7, r5
 800c9fe:	781b      	ldrb	r3, [r3, #0]
 800ca00:	0018      	movs	r0, r3
 800ca02:	f000 f92e 	bl	800cc62 <USBD_Get_USB_Status>
 800ca06:	0003      	movs	r3, r0
 800ca08:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800ca0a:	19bb      	adds	r3, r7, r6
 800ca0c:	781b      	ldrb	r3, [r3, #0]
}
 800ca0e:	0018      	movs	r0, r3
 800ca10:	46bd      	mov	sp, r7
 800ca12:	b005      	add	sp, #20
 800ca14:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ca16 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ca16:	b580      	push	{r7, lr}
 800ca18:	b084      	sub	sp, #16
 800ca1a:	af00      	add	r7, sp, #0
 800ca1c:	6078      	str	r0, [r7, #4]
 800ca1e:	000a      	movs	r2, r1
 800ca20:	1cfb      	adds	r3, r7, #3
 800ca22:	701a      	strb	r2, [r3, #0]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ca24:	687a      	ldr	r2, [r7, #4]
 800ca26:	23b2      	movs	r3, #178	@ 0xb2
 800ca28:	009b      	lsls	r3, r3, #2
 800ca2a:	58d3      	ldr	r3, [r2, r3]
 800ca2c:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ca2e:	1cfb      	adds	r3, r7, #3
 800ca30:	781b      	ldrb	r3, [r3, #0]
 800ca32:	b25b      	sxtb	r3, r3
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	da0c      	bge.n	800ca52 <USBD_LL_IsStallEP+0x3c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ca38:	1cfb      	adds	r3, r7, #3
 800ca3a:	781b      	ldrb	r3, [r3, #0]
 800ca3c:	227f      	movs	r2, #127	@ 0x7f
 800ca3e:	401a      	ands	r2, r3
 800ca40:	68f9      	ldr	r1, [r7, #12]
 800ca42:	0013      	movs	r3, r2
 800ca44:	009b      	lsls	r3, r3, #2
 800ca46:	189b      	adds	r3, r3, r2
 800ca48:	00db      	lsls	r3, r3, #3
 800ca4a:	18cb      	adds	r3, r1, r3
 800ca4c:	3316      	adds	r3, #22
 800ca4e:	781b      	ldrb	r3, [r3, #0]
 800ca50:	e00d      	b.n	800ca6e <USBD_LL_IsStallEP+0x58>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ca52:	1cfb      	adds	r3, r7, #3
 800ca54:	781b      	ldrb	r3, [r3, #0]
 800ca56:	227f      	movs	r2, #127	@ 0x7f
 800ca58:	401a      	ands	r2, r3
 800ca5a:	68f8      	ldr	r0, [r7, #12]
 800ca5c:	23ab      	movs	r3, #171	@ 0xab
 800ca5e:	0059      	lsls	r1, r3, #1
 800ca60:	0013      	movs	r3, r2
 800ca62:	009b      	lsls	r3, r3, #2
 800ca64:	189b      	adds	r3, r3, r2
 800ca66:	00db      	lsls	r3, r3, #3
 800ca68:	18c3      	adds	r3, r0, r3
 800ca6a:	185b      	adds	r3, r3, r1
 800ca6c:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ca6e:	0018      	movs	r0, r3
 800ca70:	46bd      	mov	sp, r7
 800ca72:	b004      	add	sp, #16
 800ca74:	bd80      	pop	{r7, pc}

0800ca76 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ca76:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ca78:	b085      	sub	sp, #20
 800ca7a:	af00      	add	r7, sp, #0
 800ca7c:	6078      	str	r0, [r7, #4]
 800ca7e:	000a      	movs	r2, r1
 800ca80:	1cfb      	adds	r3, r7, #3
 800ca82:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ca84:	210f      	movs	r1, #15
 800ca86:	187b      	adds	r3, r7, r1
 800ca88:	2200      	movs	r2, #0
 800ca8a:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ca8c:	260e      	movs	r6, #14
 800ca8e:	19bb      	adds	r3, r7, r6
 800ca90:	2200      	movs	r2, #0
 800ca92:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ca94:	687a      	ldr	r2, [r7, #4]
 800ca96:	23b2      	movs	r3, #178	@ 0xb2
 800ca98:	009b      	lsls	r3, r3, #2
 800ca9a:	58d2      	ldr	r2, [r2, r3]
 800ca9c:	000d      	movs	r5, r1
 800ca9e:	187c      	adds	r4, r7, r1
 800caa0:	1cfb      	adds	r3, r7, #3
 800caa2:	781b      	ldrb	r3, [r3, #0]
 800caa4:	0019      	movs	r1, r3
 800caa6:	0010      	movs	r0, r2
 800caa8:	f7f6 fb5e 	bl	8003168 <HAL_PCD_SetAddress>
 800caac:	0003      	movs	r3, r0
 800caae:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cab0:	19bc      	adds	r4, r7, r6
 800cab2:	197b      	adds	r3, r7, r5
 800cab4:	781b      	ldrb	r3, [r3, #0]
 800cab6:	0018      	movs	r0, r3
 800cab8:	f000 f8d3 	bl	800cc62 <USBD_Get_USB_Status>
 800cabc:	0003      	movs	r3, r0
 800cabe:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800cac0:	19bb      	adds	r3, r7, r6
 800cac2:	781b      	ldrb	r3, [r3, #0]
}
 800cac4:	0018      	movs	r0, r3
 800cac6:	46bd      	mov	sp, r7
 800cac8:	b005      	add	sp, #20
 800caca:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800cacc <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800cacc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cace:	b087      	sub	sp, #28
 800cad0:	af00      	add	r7, sp, #0
 800cad2:	60f8      	str	r0, [r7, #12]
 800cad4:	607a      	str	r2, [r7, #4]
 800cad6:	603b      	str	r3, [r7, #0]
 800cad8:	230b      	movs	r3, #11
 800cada:	18fb      	adds	r3, r7, r3
 800cadc:	1c0a      	adds	r2, r1, #0
 800cade:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cae0:	2617      	movs	r6, #23
 800cae2:	19bb      	adds	r3, r7, r6
 800cae4:	2200      	movs	r2, #0
 800cae6:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cae8:	2516      	movs	r5, #22
 800caea:	197b      	adds	r3, r7, r5
 800caec:	2200      	movs	r2, #0
 800caee:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800caf0:	68fa      	ldr	r2, [r7, #12]
 800caf2:	23b2      	movs	r3, #178	@ 0xb2
 800caf4:	009b      	lsls	r3, r3, #2
 800caf6:	58d0      	ldr	r0, [r2, r3]
 800caf8:	19bc      	adds	r4, r7, r6
 800cafa:	683d      	ldr	r5, [r7, #0]
 800cafc:	687a      	ldr	r2, [r7, #4]
 800cafe:	230b      	movs	r3, #11
 800cb00:	18fb      	adds	r3, r7, r3
 800cb02:	7819      	ldrb	r1, [r3, #0]
 800cb04:	002b      	movs	r3, r5
 800cb06:	f7f6 fc6e 	bl	80033e6 <HAL_PCD_EP_Transmit>
 800cb0a:	0003      	movs	r3, r0
 800cb0c:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cb0e:	2516      	movs	r5, #22
 800cb10:	197c      	adds	r4, r7, r5
 800cb12:	19bb      	adds	r3, r7, r6
 800cb14:	781b      	ldrb	r3, [r3, #0]
 800cb16:	0018      	movs	r0, r3
 800cb18:	f000 f8a3 	bl	800cc62 <USBD_Get_USB_Status>
 800cb1c:	0003      	movs	r3, r0
 800cb1e:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800cb20:	197b      	adds	r3, r7, r5
 800cb22:	781b      	ldrb	r3, [r3, #0]
}
 800cb24:	0018      	movs	r0, r3
 800cb26:	46bd      	mov	sp, r7
 800cb28:	b007      	add	sp, #28
 800cb2a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800cb2c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800cb2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cb2e:	b087      	sub	sp, #28
 800cb30:	af00      	add	r7, sp, #0
 800cb32:	60f8      	str	r0, [r7, #12]
 800cb34:	607a      	str	r2, [r7, #4]
 800cb36:	603b      	str	r3, [r7, #0]
 800cb38:	230b      	movs	r3, #11
 800cb3a:	18fb      	adds	r3, r7, r3
 800cb3c:	1c0a      	adds	r2, r1, #0
 800cb3e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cb40:	2617      	movs	r6, #23
 800cb42:	19bb      	adds	r3, r7, r6
 800cb44:	2200      	movs	r2, #0
 800cb46:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cb48:	2516      	movs	r5, #22
 800cb4a:	197b      	adds	r3, r7, r5
 800cb4c:	2200      	movs	r2, #0
 800cb4e:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800cb50:	68fa      	ldr	r2, [r7, #12]
 800cb52:	23b2      	movs	r3, #178	@ 0xb2
 800cb54:	009b      	lsls	r3, r3, #2
 800cb56:	58d0      	ldr	r0, [r2, r3]
 800cb58:	19bc      	adds	r4, r7, r6
 800cb5a:	683d      	ldr	r5, [r7, #0]
 800cb5c:	687a      	ldr	r2, [r7, #4]
 800cb5e:	230b      	movs	r3, #11
 800cb60:	18fb      	adds	r3, r7, r3
 800cb62:	7819      	ldrb	r1, [r3, #0]
 800cb64:	002b      	movs	r3, r5
 800cb66:	f7f6 fbed 	bl	8003344 <HAL_PCD_EP_Receive>
 800cb6a:	0003      	movs	r3, r0
 800cb6c:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cb6e:	2516      	movs	r5, #22
 800cb70:	197c      	adds	r4, r7, r5
 800cb72:	19bb      	adds	r3, r7, r6
 800cb74:	781b      	ldrb	r3, [r3, #0]
 800cb76:	0018      	movs	r0, r3
 800cb78:	f000 f873 	bl	800cc62 <USBD_Get_USB_Status>
 800cb7c:	0003      	movs	r3, r0
 800cb7e:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800cb80:	197b      	adds	r3, r7, r5
 800cb82:	781b      	ldrb	r3, [r3, #0]
}
 800cb84:	0018      	movs	r0, r3
 800cb86:	46bd      	mov	sp, r7
 800cb88:	b007      	add	sp, #28
 800cb8a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800cb8c <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cb8c:	b580      	push	{r7, lr}
 800cb8e:	b082      	sub	sp, #8
 800cb90:	af00      	add	r7, sp, #0
 800cb92:	6078      	str	r0, [r7, #4]
 800cb94:	000a      	movs	r2, r1
 800cb96:	1cfb      	adds	r3, r7, #3
 800cb98:	701a      	strb	r2, [r3, #0]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800cb9a:	687a      	ldr	r2, [r7, #4]
 800cb9c:	23b2      	movs	r3, #178	@ 0xb2
 800cb9e:	009b      	lsls	r3, r3, #2
 800cba0:	58d2      	ldr	r2, [r2, r3]
 800cba2:	1cfb      	adds	r3, r7, #3
 800cba4:	781b      	ldrb	r3, [r3, #0]
 800cba6:	0019      	movs	r1, r3
 800cba8:	0010      	movs	r0, r2
 800cbaa:	f7f6 fc03 	bl	80033b4 <HAL_PCD_EP_GetRxCount>
 800cbae:	0003      	movs	r3, r0
}
 800cbb0:	0018      	movs	r0, r3
 800cbb2:	46bd      	mov	sp, r7
 800cbb4:	b002      	add	sp, #8
 800cbb6:	bd80      	pop	{r7, pc}

0800cbb8 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cbb8:	b580      	push	{r7, lr}
 800cbba:	b082      	sub	sp, #8
 800cbbc:	af00      	add	r7, sp, #0
 800cbbe:	6078      	str	r0, [r7, #4]
 800cbc0:	000a      	movs	r2, r1
 800cbc2:	1cfb      	adds	r3, r7, #3
 800cbc4:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800cbc6:	1cfb      	adds	r3, r7, #3
 800cbc8:	781b      	ldrb	r3, [r3, #0]
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d002      	beq.n	800cbd4 <HAL_PCDEx_LPM_Callback+0x1c>
 800cbce:	2b01      	cmp	r3, #1
 800cbd0:	d014      	beq.n	800cbfc <HAL_PCDEx_LPM_Callback+0x44>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800cbd2:	e025      	b.n	800cc20 <HAL_PCDEx_LPM_Callback+0x68>
    if (hpcd->Init.low_power_enable)
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	7adb      	ldrb	r3, [r3, #11]
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	d007      	beq.n	800cbec <HAL_PCDEx_LPM_Callback+0x34>
      SystemClockConfig_Resume();
 800cbdc:	f000 f83a 	bl	800cc54 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cbe0:	4b11      	ldr	r3, [pc, #68]	@ (800cc28 <HAL_PCDEx_LPM_Callback+0x70>)
 800cbe2:	691a      	ldr	r2, [r3, #16]
 800cbe4:	4b10      	ldr	r3, [pc, #64]	@ (800cc28 <HAL_PCDEx_LPM_Callback+0x70>)
 800cbe6:	2106      	movs	r1, #6
 800cbe8:	438a      	bics	r2, r1
 800cbea:	611a      	str	r2, [r3, #16]
    USBD_LL_Resume(hpcd->pData);
 800cbec:	687a      	ldr	r2, [r7, #4]
 800cbee:	23b7      	movs	r3, #183	@ 0xb7
 800cbf0:	009b      	lsls	r3, r3, #2
 800cbf2:	58d3      	ldr	r3, [r2, r3]
 800cbf4:	0018      	movs	r0, r3
 800cbf6:	f7fe f961 	bl	800aebc <USBD_LL_Resume>
    break;
 800cbfa:	e011      	b.n	800cc20 <HAL_PCDEx_LPM_Callback+0x68>
    USBD_LL_Suspend(hpcd->pData);
 800cbfc:	687a      	ldr	r2, [r7, #4]
 800cbfe:	23b7      	movs	r3, #183	@ 0xb7
 800cc00:	009b      	lsls	r3, r3, #2
 800cc02:	58d3      	ldr	r3, [r2, r3]
 800cc04:	0018      	movs	r0, r3
 800cc06:	f7fe f941 	bl	800ae8c <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	7adb      	ldrb	r3, [r3, #11]
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d005      	beq.n	800cc1e <HAL_PCDEx_LPM_Callback+0x66>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cc12:	4b05      	ldr	r3, [pc, #20]	@ (800cc28 <HAL_PCDEx_LPM_Callback+0x70>)
 800cc14:	691a      	ldr	r2, [r3, #16]
 800cc16:	4b04      	ldr	r3, [pc, #16]	@ (800cc28 <HAL_PCDEx_LPM_Callback+0x70>)
 800cc18:	2106      	movs	r1, #6
 800cc1a:	430a      	orrs	r2, r1
 800cc1c:	611a      	str	r2, [r3, #16]
    break;
 800cc1e:	46c0      	nop			@ (mov r8, r8)
}
 800cc20:	46c0      	nop			@ (mov r8, r8)
 800cc22:	46bd      	mov	sp, r7
 800cc24:	b002      	add	sp, #8
 800cc26:	bd80      	pop	{r7, pc}
 800cc28:	e000ed00 	.word	0xe000ed00

0800cc2c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800cc2c:	b580      	push	{r7, lr}
 800cc2e:	b082      	sub	sp, #8
 800cc30:	af00      	add	r7, sp, #0
 800cc32:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800cc34:	4b02      	ldr	r3, [pc, #8]	@ (800cc40 <USBD_static_malloc+0x14>)
}
 800cc36:	0018      	movs	r0, r3
 800cc38:	46bd      	mov	sp, r7
 800cc3a:	b002      	add	sp, #8
 800cc3c:	bd80      	pop	{r7, pc}
 800cc3e:	46c0      	nop			@ (mov r8, r8)
 800cc40:	20001dbc 	.word	0x20001dbc

0800cc44 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800cc44:	b580      	push	{r7, lr}
 800cc46:	b082      	sub	sp, #8
 800cc48:	af00      	add	r7, sp, #0
 800cc4a:	6078      	str	r0, [r7, #4]

}
 800cc4c:	46c0      	nop			@ (mov r8, r8)
 800cc4e:	46bd      	mov	sp, r7
 800cc50:	b002      	add	sp, #8
 800cc52:	bd80      	pop	{r7, pc}

0800cc54 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800cc54:	b580      	push	{r7, lr}
 800cc56:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800cc58:	f7f3 ff64 	bl	8000b24 <SystemClock_Config>
}
 800cc5c:	46c0      	nop			@ (mov r8, r8)
 800cc5e:	46bd      	mov	sp, r7
 800cc60:	bd80      	pop	{r7, pc}

0800cc62 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800cc62:	b580      	push	{r7, lr}
 800cc64:	b084      	sub	sp, #16
 800cc66:	af00      	add	r7, sp, #0
 800cc68:	0002      	movs	r2, r0
 800cc6a:	1dfb      	adds	r3, r7, #7
 800cc6c:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cc6e:	230f      	movs	r3, #15
 800cc70:	18fb      	adds	r3, r7, r3
 800cc72:	2200      	movs	r2, #0
 800cc74:	701a      	strb	r2, [r3, #0]

  switch (hal_status)
 800cc76:	1dfb      	adds	r3, r7, #7
 800cc78:	781b      	ldrb	r3, [r3, #0]
 800cc7a:	2b03      	cmp	r3, #3
 800cc7c:	d017      	beq.n	800ccae <USBD_Get_USB_Status+0x4c>
 800cc7e:	dc1b      	bgt.n	800ccb8 <USBD_Get_USB_Status+0x56>
 800cc80:	2b02      	cmp	r3, #2
 800cc82:	d00f      	beq.n	800cca4 <USBD_Get_USB_Status+0x42>
 800cc84:	dc18      	bgt.n	800ccb8 <USBD_Get_USB_Status+0x56>
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d002      	beq.n	800cc90 <USBD_Get_USB_Status+0x2e>
 800cc8a:	2b01      	cmp	r3, #1
 800cc8c:	d005      	beq.n	800cc9a <USBD_Get_USB_Status+0x38>
 800cc8e:	e013      	b.n	800ccb8 <USBD_Get_USB_Status+0x56>
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800cc90:	230f      	movs	r3, #15
 800cc92:	18fb      	adds	r3, r7, r3
 800cc94:	2200      	movs	r2, #0
 800cc96:	701a      	strb	r2, [r3, #0]
    break;
 800cc98:	e013      	b.n	800ccc2 <USBD_Get_USB_Status+0x60>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800cc9a:	230f      	movs	r3, #15
 800cc9c:	18fb      	adds	r3, r7, r3
 800cc9e:	2203      	movs	r2, #3
 800cca0:	701a      	strb	r2, [r3, #0]
    break;
 800cca2:	e00e      	b.n	800ccc2 <USBD_Get_USB_Status+0x60>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800cca4:	230f      	movs	r3, #15
 800cca6:	18fb      	adds	r3, r7, r3
 800cca8:	2201      	movs	r2, #1
 800ccaa:	701a      	strb	r2, [r3, #0]
    break;
 800ccac:	e009      	b.n	800ccc2 <USBD_Get_USB_Status+0x60>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ccae:	230f      	movs	r3, #15
 800ccb0:	18fb      	adds	r3, r7, r3
 800ccb2:	2203      	movs	r2, #3
 800ccb4:	701a      	strb	r2, [r3, #0]
    break;
 800ccb6:	e004      	b.n	800ccc2 <USBD_Get_USB_Status+0x60>
    default :
      usb_status = USBD_FAIL;
 800ccb8:	230f      	movs	r3, #15
 800ccba:	18fb      	adds	r3, r7, r3
 800ccbc:	2203      	movs	r2, #3
 800ccbe:	701a      	strb	r2, [r3, #0]
    break;
 800ccc0:	46c0      	nop			@ (mov r8, r8)
  }
  return usb_status;
 800ccc2:	230f      	movs	r3, #15
 800ccc4:	18fb      	adds	r3, r7, r3
 800ccc6:	781b      	ldrb	r3, [r3, #0]
}
 800ccc8:	0018      	movs	r0, r3
 800ccca:	46bd      	mov	sp, r7
 800cccc:	b004      	add	sp, #16
 800ccce:	bd80      	pop	{r7, pc}

0800ccd0 <std>:
 800ccd0:	2300      	movs	r3, #0
 800ccd2:	b510      	push	{r4, lr}
 800ccd4:	0004      	movs	r4, r0
 800ccd6:	6003      	str	r3, [r0, #0]
 800ccd8:	6043      	str	r3, [r0, #4]
 800ccda:	6083      	str	r3, [r0, #8]
 800ccdc:	8181      	strh	r1, [r0, #12]
 800ccde:	6643      	str	r3, [r0, #100]	@ 0x64
 800cce0:	81c2      	strh	r2, [r0, #14]
 800cce2:	6103      	str	r3, [r0, #16]
 800cce4:	6143      	str	r3, [r0, #20]
 800cce6:	6183      	str	r3, [r0, #24]
 800cce8:	0019      	movs	r1, r3
 800ccea:	2208      	movs	r2, #8
 800ccec:	305c      	adds	r0, #92	@ 0x5c
 800ccee:	f000 f919 	bl	800cf24 <memset>
 800ccf2:	4b0b      	ldr	r3, [pc, #44]	@ (800cd20 <std+0x50>)
 800ccf4:	6224      	str	r4, [r4, #32]
 800ccf6:	6263      	str	r3, [r4, #36]	@ 0x24
 800ccf8:	4b0a      	ldr	r3, [pc, #40]	@ (800cd24 <std+0x54>)
 800ccfa:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ccfc:	4b0a      	ldr	r3, [pc, #40]	@ (800cd28 <std+0x58>)
 800ccfe:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800cd00:	4b0a      	ldr	r3, [pc, #40]	@ (800cd2c <std+0x5c>)
 800cd02:	6323      	str	r3, [r4, #48]	@ 0x30
 800cd04:	4b0a      	ldr	r3, [pc, #40]	@ (800cd30 <std+0x60>)
 800cd06:	429c      	cmp	r4, r3
 800cd08:	d005      	beq.n	800cd16 <std+0x46>
 800cd0a:	4b0a      	ldr	r3, [pc, #40]	@ (800cd34 <std+0x64>)
 800cd0c:	429c      	cmp	r4, r3
 800cd0e:	d002      	beq.n	800cd16 <std+0x46>
 800cd10:	4b09      	ldr	r3, [pc, #36]	@ (800cd38 <std+0x68>)
 800cd12:	429c      	cmp	r4, r3
 800cd14:	d103      	bne.n	800cd1e <std+0x4e>
 800cd16:	0020      	movs	r0, r4
 800cd18:	3058      	adds	r0, #88	@ 0x58
 800cd1a:	f000 f9e3 	bl	800d0e4 <__retarget_lock_init_recursive>
 800cd1e:	bd10      	pop	{r4, pc}
 800cd20:	0800ce8d 	.word	0x0800ce8d
 800cd24:	0800ceb5 	.word	0x0800ceb5
 800cd28:	0800ceed 	.word	0x0800ceed
 800cd2c:	0800cf19 	.word	0x0800cf19
 800cd30:	20001fdc 	.word	0x20001fdc
 800cd34:	20002044 	.word	0x20002044
 800cd38:	200020ac 	.word	0x200020ac

0800cd3c <stdio_exit_handler>:
 800cd3c:	b510      	push	{r4, lr}
 800cd3e:	4a03      	ldr	r2, [pc, #12]	@ (800cd4c <stdio_exit_handler+0x10>)
 800cd40:	4903      	ldr	r1, [pc, #12]	@ (800cd50 <stdio_exit_handler+0x14>)
 800cd42:	4804      	ldr	r0, [pc, #16]	@ (800cd54 <stdio_exit_handler+0x18>)
 800cd44:	f000 f86c 	bl	800ce20 <_fwalk_sglue>
 800cd48:	bd10      	pop	{r4, pc}
 800cd4a:	46c0      	nop			@ (mov r8, r8)
 800cd4c:	20000114 	.word	0x20000114
 800cd50:	0800d9d5 	.word	0x0800d9d5
 800cd54:	20000124 	.word	0x20000124

0800cd58 <cleanup_stdio>:
 800cd58:	6841      	ldr	r1, [r0, #4]
 800cd5a:	4b0b      	ldr	r3, [pc, #44]	@ (800cd88 <cleanup_stdio+0x30>)
 800cd5c:	b510      	push	{r4, lr}
 800cd5e:	0004      	movs	r4, r0
 800cd60:	4299      	cmp	r1, r3
 800cd62:	d001      	beq.n	800cd68 <cleanup_stdio+0x10>
 800cd64:	f000 fe36 	bl	800d9d4 <_fflush_r>
 800cd68:	68a1      	ldr	r1, [r4, #8]
 800cd6a:	4b08      	ldr	r3, [pc, #32]	@ (800cd8c <cleanup_stdio+0x34>)
 800cd6c:	4299      	cmp	r1, r3
 800cd6e:	d002      	beq.n	800cd76 <cleanup_stdio+0x1e>
 800cd70:	0020      	movs	r0, r4
 800cd72:	f000 fe2f 	bl	800d9d4 <_fflush_r>
 800cd76:	68e1      	ldr	r1, [r4, #12]
 800cd78:	4b05      	ldr	r3, [pc, #20]	@ (800cd90 <cleanup_stdio+0x38>)
 800cd7a:	4299      	cmp	r1, r3
 800cd7c:	d002      	beq.n	800cd84 <cleanup_stdio+0x2c>
 800cd7e:	0020      	movs	r0, r4
 800cd80:	f000 fe28 	bl	800d9d4 <_fflush_r>
 800cd84:	bd10      	pop	{r4, pc}
 800cd86:	46c0      	nop			@ (mov r8, r8)
 800cd88:	20001fdc 	.word	0x20001fdc
 800cd8c:	20002044 	.word	0x20002044
 800cd90:	200020ac 	.word	0x200020ac

0800cd94 <global_stdio_init.part.0>:
 800cd94:	b510      	push	{r4, lr}
 800cd96:	4b09      	ldr	r3, [pc, #36]	@ (800cdbc <global_stdio_init.part.0+0x28>)
 800cd98:	4a09      	ldr	r2, [pc, #36]	@ (800cdc0 <global_stdio_init.part.0+0x2c>)
 800cd9a:	2104      	movs	r1, #4
 800cd9c:	601a      	str	r2, [r3, #0]
 800cd9e:	4809      	ldr	r0, [pc, #36]	@ (800cdc4 <global_stdio_init.part.0+0x30>)
 800cda0:	2200      	movs	r2, #0
 800cda2:	f7ff ff95 	bl	800ccd0 <std>
 800cda6:	2201      	movs	r2, #1
 800cda8:	2109      	movs	r1, #9
 800cdaa:	4807      	ldr	r0, [pc, #28]	@ (800cdc8 <global_stdio_init.part.0+0x34>)
 800cdac:	f7ff ff90 	bl	800ccd0 <std>
 800cdb0:	2202      	movs	r2, #2
 800cdb2:	2112      	movs	r1, #18
 800cdb4:	4805      	ldr	r0, [pc, #20]	@ (800cdcc <global_stdio_init.part.0+0x38>)
 800cdb6:	f7ff ff8b 	bl	800ccd0 <std>
 800cdba:	bd10      	pop	{r4, pc}
 800cdbc:	20002114 	.word	0x20002114
 800cdc0:	0800cd3d 	.word	0x0800cd3d
 800cdc4:	20001fdc 	.word	0x20001fdc
 800cdc8:	20002044 	.word	0x20002044
 800cdcc:	200020ac 	.word	0x200020ac

0800cdd0 <__sfp_lock_acquire>:
 800cdd0:	b510      	push	{r4, lr}
 800cdd2:	4802      	ldr	r0, [pc, #8]	@ (800cddc <__sfp_lock_acquire+0xc>)
 800cdd4:	f000 f987 	bl	800d0e6 <__retarget_lock_acquire_recursive>
 800cdd8:	bd10      	pop	{r4, pc}
 800cdda:	46c0      	nop			@ (mov r8, r8)
 800cddc:	2000211d 	.word	0x2000211d

0800cde0 <__sfp_lock_release>:
 800cde0:	b510      	push	{r4, lr}
 800cde2:	4802      	ldr	r0, [pc, #8]	@ (800cdec <__sfp_lock_release+0xc>)
 800cde4:	f000 f980 	bl	800d0e8 <__retarget_lock_release_recursive>
 800cde8:	bd10      	pop	{r4, pc}
 800cdea:	46c0      	nop			@ (mov r8, r8)
 800cdec:	2000211d 	.word	0x2000211d

0800cdf0 <__sinit>:
 800cdf0:	b510      	push	{r4, lr}
 800cdf2:	0004      	movs	r4, r0
 800cdf4:	f7ff ffec 	bl	800cdd0 <__sfp_lock_acquire>
 800cdf8:	6a23      	ldr	r3, [r4, #32]
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d002      	beq.n	800ce04 <__sinit+0x14>
 800cdfe:	f7ff ffef 	bl	800cde0 <__sfp_lock_release>
 800ce02:	bd10      	pop	{r4, pc}
 800ce04:	4b04      	ldr	r3, [pc, #16]	@ (800ce18 <__sinit+0x28>)
 800ce06:	6223      	str	r3, [r4, #32]
 800ce08:	4b04      	ldr	r3, [pc, #16]	@ (800ce1c <__sinit+0x2c>)
 800ce0a:	681b      	ldr	r3, [r3, #0]
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d1f6      	bne.n	800cdfe <__sinit+0xe>
 800ce10:	f7ff ffc0 	bl	800cd94 <global_stdio_init.part.0>
 800ce14:	e7f3      	b.n	800cdfe <__sinit+0xe>
 800ce16:	46c0      	nop			@ (mov r8, r8)
 800ce18:	0800cd59 	.word	0x0800cd59
 800ce1c:	20002114 	.word	0x20002114

0800ce20 <_fwalk_sglue>:
 800ce20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ce22:	0014      	movs	r4, r2
 800ce24:	2600      	movs	r6, #0
 800ce26:	9000      	str	r0, [sp, #0]
 800ce28:	9101      	str	r1, [sp, #4]
 800ce2a:	68a5      	ldr	r5, [r4, #8]
 800ce2c:	6867      	ldr	r7, [r4, #4]
 800ce2e:	3f01      	subs	r7, #1
 800ce30:	d504      	bpl.n	800ce3c <_fwalk_sglue+0x1c>
 800ce32:	6824      	ldr	r4, [r4, #0]
 800ce34:	2c00      	cmp	r4, #0
 800ce36:	d1f8      	bne.n	800ce2a <_fwalk_sglue+0xa>
 800ce38:	0030      	movs	r0, r6
 800ce3a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ce3c:	89ab      	ldrh	r3, [r5, #12]
 800ce3e:	2b01      	cmp	r3, #1
 800ce40:	d908      	bls.n	800ce54 <_fwalk_sglue+0x34>
 800ce42:	220e      	movs	r2, #14
 800ce44:	5eab      	ldrsh	r3, [r5, r2]
 800ce46:	3301      	adds	r3, #1
 800ce48:	d004      	beq.n	800ce54 <_fwalk_sglue+0x34>
 800ce4a:	0029      	movs	r1, r5
 800ce4c:	9800      	ldr	r0, [sp, #0]
 800ce4e:	9b01      	ldr	r3, [sp, #4]
 800ce50:	4798      	blx	r3
 800ce52:	4306      	orrs	r6, r0
 800ce54:	3568      	adds	r5, #104	@ 0x68
 800ce56:	e7ea      	b.n	800ce2e <_fwalk_sglue+0xe>

0800ce58 <iprintf>:
 800ce58:	b40f      	push	{r0, r1, r2, r3}
 800ce5a:	b507      	push	{r0, r1, r2, lr}
 800ce5c:	4905      	ldr	r1, [pc, #20]	@ (800ce74 <iprintf+0x1c>)
 800ce5e:	ab04      	add	r3, sp, #16
 800ce60:	6808      	ldr	r0, [r1, #0]
 800ce62:	cb04      	ldmia	r3!, {r2}
 800ce64:	6881      	ldr	r1, [r0, #8]
 800ce66:	9301      	str	r3, [sp, #4]
 800ce68:	f000 fa94 	bl	800d394 <_vfiprintf_r>
 800ce6c:	b003      	add	sp, #12
 800ce6e:	bc08      	pop	{r3}
 800ce70:	b004      	add	sp, #16
 800ce72:	4718      	bx	r3
 800ce74:	20000120 	.word	0x20000120

0800ce78 <putchar>:
 800ce78:	b510      	push	{r4, lr}
 800ce7a:	4b03      	ldr	r3, [pc, #12]	@ (800ce88 <putchar+0x10>)
 800ce7c:	0001      	movs	r1, r0
 800ce7e:	6818      	ldr	r0, [r3, #0]
 800ce80:	6882      	ldr	r2, [r0, #8]
 800ce82:	f000 fde3 	bl	800da4c <_putc_r>
 800ce86:	bd10      	pop	{r4, pc}
 800ce88:	20000120 	.word	0x20000120

0800ce8c <__sread>:
 800ce8c:	b570      	push	{r4, r5, r6, lr}
 800ce8e:	000c      	movs	r4, r1
 800ce90:	250e      	movs	r5, #14
 800ce92:	5f49      	ldrsh	r1, [r1, r5]
 800ce94:	f000 f8d4 	bl	800d040 <_read_r>
 800ce98:	2800      	cmp	r0, #0
 800ce9a:	db03      	blt.n	800cea4 <__sread+0x18>
 800ce9c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800ce9e:	181b      	adds	r3, r3, r0
 800cea0:	6563      	str	r3, [r4, #84]	@ 0x54
 800cea2:	bd70      	pop	{r4, r5, r6, pc}
 800cea4:	89a3      	ldrh	r3, [r4, #12]
 800cea6:	4a02      	ldr	r2, [pc, #8]	@ (800ceb0 <__sread+0x24>)
 800cea8:	4013      	ands	r3, r2
 800ceaa:	81a3      	strh	r3, [r4, #12]
 800ceac:	e7f9      	b.n	800cea2 <__sread+0x16>
 800ceae:	46c0      	nop			@ (mov r8, r8)
 800ceb0:	ffffefff 	.word	0xffffefff

0800ceb4 <__swrite>:
 800ceb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ceb6:	001f      	movs	r7, r3
 800ceb8:	898b      	ldrh	r3, [r1, #12]
 800ceba:	0005      	movs	r5, r0
 800cebc:	000c      	movs	r4, r1
 800cebe:	0016      	movs	r6, r2
 800cec0:	05db      	lsls	r3, r3, #23
 800cec2:	d505      	bpl.n	800ced0 <__swrite+0x1c>
 800cec4:	230e      	movs	r3, #14
 800cec6:	5ec9      	ldrsh	r1, [r1, r3]
 800cec8:	2200      	movs	r2, #0
 800ceca:	2302      	movs	r3, #2
 800cecc:	f000 f8a4 	bl	800d018 <_lseek_r>
 800ced0:	89a3      	ldrh	r3, [r4, #12]
 800ced2:	4a05      	ldr	r2, [pc, #20]	@ (800cee8 <__swrite+0x34>)
 800ced4:	0028      	movs	r0, r5
 800ced6:	4013      	ands	r3, r2
 800ced8:	81a3      	strh	r3, [r4, #12]
 800ceda:	0032      	movs	r2, r6
 800cedc:	230e      	movs	r3, #14
 800cede:	5ee1      	ldrsh	r1, [r4, r3]
 800cee0:	003b      	movs	r3, r7
 800cee2:	f000 f8c1 	bl	800d068 <_write_r>
 800cee6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cee8:	ffffefff 	.word	0xffffefff

0800ceec <__sseek>:
 800ceec:	b570      	push	{r4, r5, r6, lr}
 800ceee:	000c      	movs	r4, r1
 800cef0:	250e      	movs	r5, #14
 800cef2:	5f49      	ldrsh	r1, [r1, r5]
 800cef4:	f000 f890 	bl	800d018 <_lseek_r>
 800cef8:	89a3      	ldrh	r3, [r4, #12]
 800cefa:	1c42      	adds	r2, r0, #1
 800cefc:	d103      	bne.n	800cf06 <__sseek+0x1a>
 800cefe:	4a05      	ldr	r2, [pc, #20]	@ (800cf14 <__sseek+0x28>)
 800cf00:	4013      	ands	r3, r2
 800cf02:	81a3      	strh	r3, [r4, #12]
 800cf04:	bd70      	pop	{r4, r5, r6, pc}
 800cf06:	2280      	movs	r2, #128	@ 0x80
 800cf08:	0152      	lsls	r2, r2, #5
 800cf0a:	4313      	orrs	r3, r2
 800cf0c:	81a3      	strh	r3, [r4, #12]
 800cf0e:	6560      	str	r0, [r4, #84]	@ 0x54
 800cf10:	e7f8      	b.n	800cf04 <__sseek+0x18>
 800cf12:	46c0      	nop			@ (mov r8, r8)
 800cf14:	ffffefff 	.word	0xffffefff

0800cf18 <__sclose>:
 800cf18:	b510      	push	{r4, lr}
 800cf1a:	230e      	movs	r3, #14
 800cf1c:	5ec9      	ldrsh	r1, [r1, r3]
 800cf1e:	f000 f869 	bl	800cff4 <_close_r>
 800cf22:	bd10      	pop	{r4, pc}

0800cf24 <memset>:
 800cf24:	0003      	movs	r3, r0
 800cf26:	1882      	adds	r2, r0, r2
 800cf28:	4293      	cmp	r3, r2
 800cf2a:	d100      	bne.n	800cf2e <memset+0xa>
 800cf2c:	4770      	bx	lr
 800cf2e:	7019      	strb	r1, [r3, #0]
 800cf30:	3301      	adds	r3, #1
 800cf32:	e7f9      	b.n	800cf28 <memset+0x4>

0800cf34 <strtok>:
 800cf34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf36:	4b16      	ldr	r3, [pc, #88]	@ (800cf90 <strtok+0x5c>)
 800cf38:	0005      	movs	r5, r0
 800cf3a:	681f      	ldr	r7, [r3, #0]
 800cf3c:	000e      	movs	r6, r1
 800cf3e:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800cf40:	2c00      	cmp	r4, #0
 800cf42:	d11d      	bne.n	800cf80 <strtok+0x4c>
 800cf44:	2050      	movs	r0, #80	@ 0x50
 800cf46:	f000 f941 	bl	800d1cc <malloc>
 800cf4a:	1e02      	subs	r2, r0, #0
 800cf4c:	6478      	str	r0, [r7, #68]	@ 0x44
 800cf4e:	d104      	bne.n	800cf5a <strtok+0x26>
 800cf50:	215b      	movs	r1, #91	@ 0x5b
 800cf52:	4b10      	ldr	r3, [pc, #64]	@ (800cf94 <strtok+0x60>)
 800cf54:	4810      	ldr	r0, [pc, #64]	@ (800cf98 <strtok+0x64>)
 800cf56:	f000 f8d1 	bl	800d0fc <__assert_func>
 800cf5a:	6004      	str	r4, [r0, #0]
 800cf5c:	6044      	str	r4, [r0, #4]
 800cf5e:	6084      	str	r4, [r0, #8]
 800cf60:	60c4      	str	r4, [r0, #12]
 800cf62:	6104      	str	r4, [r0, #16]
 800cf64:	6144      	str	r4, [r0, #20]
 800cf66:	6184      	str	r4, [r0, #24]
 800cf68:	6284      	str	r4, [r0, #40]	@ 0x28
 800cf6a:	62c4      	str	r4, [r0, #44]	@ 0x2c
 800cf6c:	6304      	str	r4, [r0, #48]	@ 0x30
 800cf6e:	6344      	str	r4, [r0, #52]	@ 0x34
 800cf70:	6384      	str	r4, [r0, #56]	@ 0x38
 800cf72:	63c4      	str	r4, [r0, #60]	@ 0x3c
 800cf74:	6404      	str	r4, [r0, #64]	@ 0x40
 800cf76:	6444      	str	r4, [r0, #68]	@ 0x44
 800cf78:	6484      	str	r4, [r0, #72]	@ 0x48
 800cf7a:	64c4      	str	r4, [r0, #76]	@ 0x4c
 800cf7c:	7704      	strb	r4, [r0, #28]
 800cf7e:	6244      	str	r4, [r0, #36]	@ 0x24
 800cf80:	0031      	movs	r1, r6
 800cf82:	0028      	movs	r0, r5
 800cf84:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cf86:	2301      	movs	r3, #1
 800cf88:	f000 f808 	bl	800cf9c <__strtok_r>
 800cf8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cf8e:	46c0      	nop			@ (mov r8, r8)
 800cf90:	20000120 	.word	0x20000120
 800cf94:	0800e130 	.word	0x0800e130
 800cf98:	0800e147 	.word	0x0800e147

0800cf9c <__strtok_r>:
 800cf9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cf9e:	1e04      	subs	r4, r0, #0
 800cfa0:	d102      	bne.n	800cfa8 <__strtok_r+0xc>
 800cfa2:	6814      	ldr	r4, [r2, #0]
 800cfa4:	2c00      	cmp	r4, #0
 800cfa6:	d009      	beq.n	800cfbc <__strtok_r+0x20>
 800cfa8:	0020      	movs	r0, r4
 800cfaa:	000e      	movs	r6, r1
 800cfac:	7805      	ldrb	r5, [r0, #0]
 800cfae:	3401      	adds	r4, #1
 800cfb0:	7837      	ldrb	r7, [r6, #0]
 800cfb2:	2f00      	cmp	r7, #0
 800cfb4:	d104      	bne.n	800cfc0 <__strtok_r+0x24>
 800cfb6:	2d00      	cmp	r5, #0
 800cfb8:	d10d      	bne.n	800cfd6 <__strtok_r+0x3a>
 800cfba:	6015      	str	r5, [r2, #0]
 800cfbc:	2000      	movs	r0, #0
 800cfbe:	e006      	b.n	800cfce <__strtok_r+0x32>
 800cfc0:	3601      	adds	r6, #1
 800cfc2:	42bd      	cmp	r5, r7
 800cfc4:	d1f4      	bne.n	800cfb0 <__strtok_r+0x14>
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d1ee      	bne.n	800cfa8 <__strtok_r+0xc>
 800cfca:	6014      	str	r4, [r2, #0]
 800cfcc:	7003      	strb	r3, [r0, #0]
 800cfce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cfd0:	3301      	adds	r3, #1
 800cfd2:	2d00      	cmp	r5, #0
 800cfd4:	d102      	bne.n	800cfdc <__strtok_r+0x40>
 800cfd6:	000b      	movs	r3, r1
 800cfd8:	7826      	ldrb	r6, [r4, #0]
 800cfda:	3401      	adds	r4, #1
 800cfdc:	781d      	ldrb	r5, [r3, #0]
 800cfde:	42ae      	cmp	r6, r5
 800cfe0:	d1f6      	bne.n	800cfd0 <__strtok_r+0x34>
 800cfe2:	2300      	movs	r3, #0
 800cfe4:	001d      	movs	r5, r3
 800cfe6:	429e      	cmp	r6, r3
 800cfe8:	d002      	beq.n	800cff0 <__strtok_r+0x54>
 800cfea:	0023      	movs	r3, r4
 800cfec:	1e61      	subs	r1, r4, #1
 800cfee:	700d      	strb	r5, [r1, #0]
 800cff0:	6013      	str	r3, [r2, #0]
 800cff2:	e7ec      	b.n	800cfce <__strtok_r+0x32>

0800cff4 <_close_r>:
 800cff4:	2300      	movs	r3, #0
 800cff6:	b570      	push	{r4, r5, r6, lr}
 800cff8:	4d06      	ldr	r5, [pc, #24]	@ (800d014 <_close_r+0x20>)
 800cffa:	0004      	movs	r4, r0
 800cffc:	0008      	movs	r0, r1
 800cffe:	602b      	str	r3, [r5, #0]
 800d000:	f7f4 fc44 	bl	800188c <_close>
 800d004:	1c43      	adds	r3, r0, #1
 800d006:	d103      	bne.n	800d010 <_close_r+0x1c>
 800d008:	682b      	ldr	r3, [r5, #0]
 800d00a:	2b00      	cmp	r3, #0
 800d00c:	d000      	beq.n	800d010 <_close_r+0x1c>
 800d00e:	6023      	str	r3, [r4, #0]
 800d010:	bd70      	pop	{r4, r5, r6, pc}
 800d012:	46c0      	nop			@ (mov r8, r8)
 800d014:	20002118 	.word	0x20002118

0800d018 <_lseek_r>:
 800d018:	b570      	push	{r4, r5, r6, lr}
 800d01a:	0004      	movs	r4, r0
 800d01c:	0008      	movs	r0, r1
 800d01e:	0011      	movs	r1, r2
 800d020:	001a      	movs	r2, r3
 800d022:	2300      	movs	r3, #0
 800d024:	4d05      	ldr	r5, [pc, #20]	@ (800d03c <_lseek_r+0x24>)
 800d026:	602b      	str	r3, [r5, #0]
 800d028:	f7f4 fc51 	bl	80018ce <_lseek>
 800d02c:	1c43      	adds	r3, r0, #1
 800d02e:	d103      	bne.n	800d038 <_lseek_r+0x20>
 800d030:	682b      	ldr	r3, [r5, #0]
 800d032:	2b00      	cmp	r3, #0
 800d034:	d000      	beq.n	800d038 <_lseek_r+0x20>
 800d036:	6023      	str	r3, [r4, #0]
 800d038:	bd70      	pop	{r4, r5, r6, pc}
 800d03a:	46c0      	nop			@ (mov r8, r8)
 800d03c:	20002118 	.word	0x20002118

0800d040 <_read_r>:
 800d040:	b570      	push	{r4, r5, r6, lr}
 800d042:	0004      	movs	r4, r0
 800d044:	0008      	movs	r0, r1
 800d046:	0011      	movs	r1, r2
 800d048:	001a      	movs	r2, r3
 800d04a:	2300      	movs	r3, #0
 800d04c:	4d05      	ldr	r5, [pc, #20]	@ (800d064 <_read_r+0x24>)
 800d04e:	602b      	str	r3, [r5, #0]
 800d050:	f7f4 fbe3 	bl	800181a <_read>
 800d054:	1c43      	adds	r3, r0, #1
 800d056:	d103      	bne.n	800d060 <_read_r+0x20>
 800d058:	682b      	ldr	r3, [r5, #0]
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d000      	beq.n	800d060 <_read_r+0x20>
 800d05e:	6023      	str	r3, [r4, #0]
 800d060:	bd70      	pop	{r4, r5, r6, pc}
 800d062:	46c0      	nop			@ (mov r8, r8)
 800d064:	20002118 	.word	0x20002118

0800d068 <_write_r>:
 800d068:	b570      	push	{r4, r5, r6, lr}
 800d06a:	0004      	movs	r4, r0
 800d06c:	0008      	movs	r0, r1
 800d06e:	0011      	movs	r1, r2
 800d070:	001a      	movs	r2, r3
 800d072:	2300      	movs	r3, #0
 800d074:	4d05      	ldr	r5, [pc, #20]	@ (800d08c <_write_r+0x24>)
 800d076:	602b      	str	r3, [r5, #0]
 800d078:	f7f4 fbec 	bl	8001854 <_write>
 800d07c:	1c43      	adds	r3, r0, #1
 800d07e:	d103      	bne.n	800d088 <_write_r+0x20>
 800d080:	682b      	ldr	r3, [r5, #0]
 800d082:	2b00      	cmp	r3, #0
 800d084:	d000      	beq.n	800d088 <_write_r+0x20>
 800d086:	6023      	str	r3, [r4, #0]
 800d088:	bd70      	pop	{r4, r5, r6, pc}
 800d08a:	46c0      	nop			@ (mov r8, r8)
 800d08c:	20002118 	.word	0x20002118

0800d090 <__errno>:
 800d090:	4b01      	ldr	r3, [pc, #4]	@ (800d098 <__errno+0x8>)
 800d092:	6818      	ldr	r0, [r3, #0]
 800d094:	4770      	bx	lr
 800d096:	46c0      	nop			@ (mov r8, r8)
 800d098:	20000120 	.word	0x20000120

0800d09c <__libc_init_array>:
 800d09c:	b570      	push	{r4, r5, r6, lr}
 800d09e:	2600      	movs	r6, #0
 800d0a0:	4c0c      	ldr	r4, [pc, #48]	@ (800d0d4 <__libc_init_array+0x38>)
 800d0a2:	4d0d      	ldr	r5, [pc, #52]	@ (800d0d8 <__libc_init_array+0x3c>)
 800d0a4:	1b64      	subs	r4, r4, r5
 800d0a6:	10a4      	asrs	r4, r4, #2
 800d0a8:	42a6      	cmp	r6, r4
 800d0aa:	d109      	bne.n	800d0c0 <__libc_init_array+0x24>
 800d0ac:	2600      	movs	r6, #0
 800d0ae:	f000 fe9f 	bl	800ddf0 <_init>
 800d0b2:	4c0a      	ldr	r4, [pc, #40]	@ (800d0dc <__libc_init_array+0x40>)
 800d0b4:	4d0a      	ldr	r5, [pc, #40]	@ (800d0e0 <__libc_init_array+0x44>)
 800d0b6:	1b64      	subs	r4, r4, r5
 800d0b8:	10a4      	asrs	r4, r4, #2
 800d0ba:	42a6      	cmp	r6, r4
 800d0bc:	d105      	bne.n	800d0ca <__libc_init_array+0x2e>
 800d0be:	bd70      	pop	{r4, r5, r6, pc}
 800d0c0:	00b3      	lsls	r3, r6, #2
 800d0c2:	58eb      	ldr	r3, [r5, r3]
 800d0c4:	4798      	blx	r3
 800d0c6:	3601      	adds	r6, #1
 800d0c8:	e7ee      	b.n	800d0a8 <__libc_init_array+0xc>
 800d0ca:	00b3      	lsls	r3, r6, #2
 800d0cc:	58eb      	ldr	r3, [r5, r3]
 800d0ce:	4798      	blx	r3
 800d0d0:	3601      	adds	r6, #1
 800d0d2:	e7f2      	b.n	800d0ba <__libc_init_array+0x1e>
 800d0d4:	0800e218 	.word	0x0800e218
 800d0d8:	0800e218 	.word	0x0800e218
 800d0dc:	0800e21c 	.word	0x0800e21c
 800d0e0:	0800e218 	.word	0x0800e218

0800d0e4 <__retarget_lock_init_recursive>:
 800d0e4:	4770      	bx	lr

0800d0e6 <__retarget_lock_acquire_recursive>:
 800d0e6:	4770      	bx	lr

0800d0e8 <__retarget_lock_release_recursive>:
 800d0e8:	4770      	bx	lr

0800d0ea <strcpy>:
 800d0ea:	0003      	movs	r3, r0
 800d0ec:	780a      	ldrb	r2, [r1, #0]
 800d0ee:	3101      	adds	r1, #1
 800d0f0:	701a      	strb	r2, [r3, #0]
 800d0f2:	3301      	adds	r3, #1
 800d0f4:	2a00      	cmp	r2, #0
 800d0f6:	d1f9      	bne.n	800d0ec <strcpy+0x2>
 800d0f8:	4770      	bx	lr
	...

0800d0fc <__assert_func>:
 800d0fc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800d0fe:	0014      	movs	r4, r2
 800d100:	001a      	movs	r2, r3
 800d102:	4b09      	ldr	r3, [pc, #36]	@ (800d128 <__assert_func+0x2c>)
 800d104:	0005      	movs	r5, r0
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	000e      	movs	r6, r1
 800d10a:	68d8      	ldr	r0, [r3, #12]
 800d10c:	4b07      	ldr	r3, [pc, #28]	@ (800d12c <__assert_func+0x30>)
 800d10e:	2c00      	cmp	r4, #0
 800d110:	d101      	bne.n	800d116 <__assert_func+0x1a>
 800d112:	4b07      	ldr	r3, [pc, #28]	@ (800d130 <__assert_func+0x34>)
 800d114:	001c      	movs	r4, r3
 800d116:	4907      	ldr	r1, [pc, #28]	@ (800d134 <__assert_func+0x38>)
 800d118:	9301      	str	r3, [sp, #4]
 800d11a:	9402      	str	r4, [sp, #8]
 800d11c:	002b      	movs	r3, r5
 800d11e:	9600      	str	r6, [sp, #0]
 800d120:	f000 fc84 	bl	800da2c <fiprintf>
 800d124:	f000 fd85 	bl	800dc32 <abort>
 800d128:	20000120 	.word	0x20000120
 800d12c:	0800e1a1 	.word	0x0800e1a1
 800d130:	0800e1dc 	.word	0x0800e1dc
 800d134:	0800e1ae 	.word	0x0800e1ae

0800d138 <_free_r>:
 800d138:	b570      	push	{r4, r5, r6, lr}
 800d13a:	0005      	movs	r5, r0
 800d13c:	1e0c      	subs	r4, r1, #0
 800d13e:	d010      	beq.n	800d162 <_free_r+0x2a>
 800d140:	3c04      	subs	r4, #4
 800d142:	6823      	ldr	r3, [r4, #0]
 800d144:	2b00      	cmp	r3, #0
 800d146:	da00      	bge.n	800d14a <_free_r+0x12>
 800d148:	18e4      	adds	r4, r4, r3
 800d14a:	0028      	movs	r0, r5
 800d14c:	f000 f8ea 	bl	800d324 <__malloc_lock>
 800d150:	4a1d      	ldr	r2, [pc, #116]	@ (800d1c8 <_free_r+0x90>)
 800d152:	6813      	ldr	r3, [r2, #0]
 800d154:	2b00      	cmp	r3, #0
 800d156:	d105      	bne.n	800d164 <_free_r+0x2c>
 800d158:	6063      	str	r3, [r4, #4]
 800d15a:	6014      	str	r4, [r2, #0]
 800d15c:	0028      	movs	r0, r5
 800d15e:	f000 f8e9 	bl	800d334 <__malloc_unlock>
 800d162:	bd70      	pop	{r4, r5, r6, pc}
 800d164:	42a3      	cmp	r3, r4
 800d166:	d908      	bls.n	800d17a <_free_r+0x42>
 800d168:	6820      	ldr	r0, [r4, #0]
 800d16a:	1821      	adds	r1, r4, r0
 800d16c:	428b      	cmp	r3, r1
 800d16e:	d1f3      	bne.n	800d158 <_free_r+0x20>
 800d170:	6819      	ldr	r1, [r3, #0]
 800d172:	685b      	ldr	r3, [r3, #4]
 800d174:	1809      	adds	r1, r1, r0
 800d176:	6021      	str	r1, [r4, #0]
 800d178:	e7ee      	b.n	800d158 <_free_r+0x20>
 800d17a:	001a      	movs	r2, r3
 800d17c:	685b      	ldr	r3, [r3, #4]
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d001      	beq.n	800d186 <_free_r+0x4e>
 800d182:	42a3      	cmp	r3, r4
 800d184:	d9f9      	bls.n	800d17a <_free_r+0x42>
 800d186:	6811      	ldr	r1, [r2, #0]
 800d188:	1850      	adds	r0, r2, r1
 800d18a:	42a0      	cmp	r0, r4
 800d18c:	d10b      	bne.n	800d1a6 <_free_r+0x6e>
 800d18e:	6820      	ldr	r0, [r4, #0]
 800d190:	1809      	adds	r1, r1, r0
 800d192:	1850      	adds	r0, r2, r1
 800d194:	6011      	str	r1, [r2, #0]
 800d196:	4283      	cmp	r3, r0
 800d198:	d1e0      	bne.n	800d15c <_free_r+0x24>
 800d19a:	6818      	ldr	r0, [r3, #0]
 800d19c:	685b      	ldr	r3, [r3, #4]
 800d19e:	1841      	adds	r1, r0, r1
 800d1a0:	6011      	str	r1, [r2, #0]
 800d1a2:	6053      	str	r3, [r2, #4]
 800d1a4:	e7da      	b.n	800d15c <_free_r+0x24>
 800d1a6:	42a0      	cmp	r0, r4
 800d1a8:	d902      	bls.n	800d1b0 <_free_r+0x78>
 800d1aa:	230c      	movs	r3, #12
 800d1ac:	602b      	str	r3, [r5, #0]
 800d1ae:	e7d5      	b.n	800d15c <_free_r+0x24>
 800d1b0:	6820      	ldr	r0, [r4, #0]
 800d1b2:	1821      	adds	r1, r4, r0
 800d1b4:	428b      	cmp	r3, r1
 800d1b6:	d103      	bne.n	800d1c0 <_free_r+0x88>
 800d1b8:	6819      	ldr	r1, [r3, #0]
 800d1ba:	685b      	ldr	r3, [r3, #4]
 800d1bc:	1809      	adds	r1, r1, r0
 800d1be:	6021      	str	r1, [r4, #0]
 800d1c0:	6063      	str	r3, [r4, #4]
 800d1c2:	6054      	str	r4, [r2, #4]
 800d1c4:	e7ca      	b.n	800d15c <_free_r+0x24>
 800d1c6:	46c0      	nop			@ (mov r8, r8)
 800d1c8:	20002124 	.word	0x20002124

0800d1cc <malloc>:
 800d1cc:	b510      	push	{r4, lr}
 800d1ce:	4b03      	ldr	r3, [pc, #12]	@ (800d1dc <malloc+0x10>)
 800d1d0:	0001      	movs	r1, r0
 800d1d2:	6818      	ldr	r0, [r3, #0]
 800d1d4:	f000 f826 	bl	800d224 <_malloc_r>
 800d1d8:	bd10      	pop	{r4, pc}
 800d1da:	46c0      	nop			@ (mov r8, r8)
 800d1dc:	20000120 	.word	0x20000120

0800d1e0 <sbrk_aligned>:
 800d1e0:	b570      	push	{r4, r5, r6, lr}
 800d1e2:	4e0f      	ldr	r6, [pc, #60]	@ (800d220 <sbrk_aligned+0x40>)
 800d1e4:	000d      	movs	r5, r1
 800d1e6:	6831      	ldr	r1, [r6, #0]
 800d1e8:	0004      	movs	r4, r0
 800d1ea:	2900      	cmp	r1, #0
 800d1ec:	d102      	bne.n	800d1f4 <sbrk_aligned+0x14>
 800d1ee:	f000 fd03 	bl	800dbf8 <_sbrk_r>
 800d1f2:	6030      	str	r0, [r6, #0]
 800d1f4:	0029      	movs	r1, r5
 800d1f6:	0020      	movs	r0, r4
 800d1f8:	f000 fcfe 	bl	800dbf8 <_sbrk_r>
 800d1fc:	1c43      	adds	r3, r0, #1
 800d1fe:	d103      	bne.n	800d208 <sbrk_aligned+0x28>
 800d200:	2501      	movs	r5, #1
 800d202:	426d      	negs	r5, r5
 800d204:	0028      	movs	r0, r5
 800d206:	bd70      	pop	{r4, r5, r6, pc}
 800d208:	2303      	movs	r3, #3
 800d20a:	1cc5      	adds	r5, r0, #3
 800d20c:	439d      	bics	r5, r3
 800d20e:	42a8      	cmp	r0, r5
 800d210:	d0f8      	beq.n	800d204 <sbrk_aligned+0x24>
 800d212:	1a29      	subs	r1, r5, r0
 800d214:	0020      	movs	r0, r4
 800d216:	f000 fcef 	bl	800dbf8 <_sbrk_r>
 800d21a:	3001      	adds	r0, #1
 800d21c:	d1f2      	bne.n	800d204 <sbrk_aligned+0x24>
 800d21e:	e7ef      	b.n	800d200 <sbrk_aligned+0x20>
 800d220:	20002120 	.word	0x20002120

0800d224 <_malloc_r>:
 800d224:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d226:	2203      	movs	r2, #3
 800d228:	1ccb      	adds	r3, r1, #3
 800d22a:	4393      	bics	r3, r2
 800d22c:	3308      	adds	r3, #8
 800d22e:	0005      	movs	r5, r0
 800d230:	001f      	movs	r7, r3
 800d232:	2b0c      	cmp	r3, #12
 800d234:	d234      	bcs.n	800d2a0 <_malloc_r+0x7c>
 800d236:	270c      	movs	r7, #12
 800d238:	42b9      	cmp	r1, r7
 800d23a:	d833      	bhi.n	800d2a4 <_malloc_r+0x80>
 800d23c:	0028      	movs	r0, r5
 800d23e:	f000 f871 	bl	800d324 <__malloc_lock>
 800d242:	4e37      	ldr	r6, [pc, #220]	@ (800d320 <_malloc_r+0xfc>)
 800d244:	6833      	ldr	r3, [r6, #0]
 800d246:	001c      	movs	r4, r3
 800d248:	2c00      	cmp	r4, #0
 800d24a:	d12f      	bne.n	800d2ac <_malloc_r+0x88>
 800d24c:	0039      	movs	r1, r7
 800d24e:	0028      	movs	r0, r5
 800d250:	f7ff ffc6 	bl	800d1e0 <sbrk_aligned>
 800d254:	0004      	movs	r4, r0
 800d256:	1c43      	adds	r3, r0, #1
 800d258:	d15f      	bne.n	800d31a <_malloc_r+0xf6>
 800d25a:	6834      	ldr	r4, [r6, #0]
 800d25c:	9400      	str	r4, [sp, #0]
 800d25e:	9b00      	ldr	r3, [sp, #0]
 800d260:	2b00      	cmp	r3, #0
 800d262:	d14a      	bne.n	800d2fa <_malloc_r+0xd6>
 800d264:	2c00      	cmp	r4, #0
 800d266:	d052      	beq.n	800d30e <_malloc_r+0xea>
 800d268:	6823      	ldr	r3, [r4, #0]
 800d26a:	0028      	movs	r0, r5
 800d26c:	18e3      	adds	r3, r4, r3
 800d26e:	9900      	ldr	r1, [sp, #0]
 800d270:	9301      	str	r3, [sp, #4]
 800d272:	f000 fcc1 	bl	800dbf8 <_sbrk_r>
 800d276:	9b01      	ldr	r3, [sp, #4]
 800d278:	4283      	cmp	r3, r0
 800d27a:	d148      	bne.n	800d30e <_malloc_r+0xea>
 800d27c:	6823      	ldr	r3, [r4, #0]
 800d27e:	0028      	movs	r0, r5
 800d280:	1aff      	subs	r7, r7, r3
 800d282:	0039      	movs	r1, r7
 800d284:	f7ff ffac 	bl	800d1e0 <sbrk_aligned>
 800d288:	3001      	adds	r0, #1
 800d28a:	d040      	beq.n	800d30e <_malloc_r+0xea>
 800d28c:	6823      	ldr	r3, [r4, #0]
 800d28e:	19db      	adds	r3, r3, r7
 800d290:	6023      	str	r3, [r4, #0]
 800d292:	6833      	ldr	r3, [r6, #0]
 800d294:	685a      	ldr	r2, [r3, #4]
 800d296:	2a00      	cmp	r2, #0
 800d298:	d133      	bne.n	800d302 <_malloc_r+0xde>
 800d29a:	9b00      	ldr	r3, [sp, #0]
 800d29c:	6033      	str	r3, [r6, #0]
 800d29e:	e019      	b.n	800d2d4 <_malloc_r+0xb0>
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	dac9      	bge.n	800d238 <_malloc_r+0x14>
 800d2a4:	230c      	movs	r3, #12
 800d2a6:	602b      	str	r3, [r5, #0]
 800d2a8:	2000      	movs	r0, #0
 800d2aa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d2ac:	6821      	ldr	r1, [r4, #0]
 800d2ae:	1bc9      	subs	r1, r1, r7
 800d2b0:	d420      	bmi.n	800d2f4 <_malloc_r+0xd0>
 800d2b2:	290b      	cmp	r1, #11
 800d2b4:	d90a      	bls.n	800d2cc <_malloc_r+0xa8>
 800d2b6:	19e2      	adds	r2, r4, r7
 800d2b8:	6027      	str	r7, [r4, #0]
 800d2ba:	42a3      	cmp	r3, r4
 800d2bc:	d104      	bne.n	800d2c8 <_malloc_r+0xa4>
 800d2be:	6032      	str	r2, [r6, #0]
 800d2c0:	6863      	ldr	r3, [r4, #4]
 800d2c2:	6011      	str	r1, [r2, #0]
 800d2c4:	6053      	str	r3, [r2, #4]
 800d2c6:	e005      	b.n	800d2d4 <_malloc_r+0xb0>
 800d2c8:	605a      	str	r2, [r3, #4]
 800d2ca:	e7f9      	b.n	800d2c0 <_malloc_r+0x9c>
 800d2cc:	6862      	ldr	r2, [r4, #4]
 800d2ce:	42a3      	cmp	r3, r4
 800d2d0:	d10e      	bne.n	800d2f0 <_malloc_r+0xcc>
 800d2d2:	6032      	str	r2, [r6, #0]
 800d2d4:	0028      	movs	r0, r5
 800d2d6:	f000 f82d 	bl	800d334 <__malloc_unlock>
 800d2da:	0020      	movs	r0, r4
 800d2dc:	2207      	movs	r2, #7
 800d2de:	300b      	adds	r0, #11
 800d2e0:	1d23      	adds	r3, r4, #4
 800d2e2:	4390      	bics	r0, r2
 800d2e4:	1ac2      	subs	r2, r0, r3
 800d2e6:	4298      	cmp	r0, r3
 800d2e8:	d0df      	beq.n	800d2aa <_malloc_r+0x86>
 800d2ea:	1a1b      	subs	r3, r3, r0
 800d2ec:	50a3      	str	r3, [r4, r2]
 800d2ee:	e7dc      	b.n	800d2aa <_malloc_r+0x86>
 800d2f0:	605a      	str	r2, [r3, #4]
 800d2f2:	e7ef      	b.n	800d2d4 <_malloc_r+0xb0>
 800d2f4:	0023      	movs	r3, r4
 800d2f6:	6864      	ldr	r4, [r4, #4]
 800d2f8:	e7a6      	b.n	800d248 <_malloc_r+0x24>
 800d2fa:	9c00      	ldr	r4, [sp, #0]
 800d2fc:	6863      	ldr	r3, [r4, #4]
 800d2fe:	9300      	str	r3, [sp, #0]
 800d300:	e7ad      	b.n	800d25e <_malloc_r+0x3a>
 800d302:	001a      	movs	r2, r3
 800d304:	685b      	ldr	r3, [r3, #4]
 800d306:	42a3      	cmp	r3, r4
 800d308:	d1fb      	bne.n	800d302 <_malloc_r+0xde>
 800d30a:	2300      	movs	r3, #0
 800d30c:	e7da      	b.n	800d2c4 <_malloc_r+0xa0>
 800d30e:	230c      	movs	r3, #12
 800d310:	0028      	movs	r0, r5
 800d312:	602b      	str	r3, [r5, #0]
 800d314:	f000 f80e 	bl	800d334 <__malloc_unlock>
 800d318:	e7c6      	b.n	800d2a8 <_malloc_r+0x84>
 800d31a:	6007      	str	r7, [r0, #0]
 800d31c:	e7da      	b.n	800d2d4 <_malloc_r+0xb0>
 800d31e:	46c0      	nop			@ (mov r8, r8)
 800d320:	20002124 	.word	0x20002124

0800d324 <__malloc_lock>:
 800d324:	b510      	push	{r4, lr}
 800d326:	4802      	ldr	r0, [pc, #8]	@ (800d330 <__malloc_lock+0xc>)
 800d328:	f7ff fedd 	bl	800d0e6 <__retarget_lock_acquire_recursive>
 800d32c:	bd10      	pop	{r4, pc}
 800d32e:	46c0      	nop			@ (mov r8, r8)
 800d330:	2000211c 	.word	0x2000211c

0800d334 <__malloc_unlock>:
 800d334:	b510      	push	{r4, lr}
 800d336:	4802      	ldr	r0, [pc, #8]	@ (800d340 <__malloc_unlock+0xc>)
 800d338:	f7ff fed6 	bl	800d0e8 <__retarget_lock_release_recursive>
 800d33c:	bd10      	pop	{r4, pc}
 800d33e:	46c0      	nop			@ (mov r8, r8)
 800d340:	2000211c 	.word	0x2000211c

0800d344 <__sfputc_r>:
 800d344:	6893      	ldr	r3, [r2, #8]
 800d346:	b510      	push	{r4, lr}
 800d348:	3b01      	subs	r3, #1
 800d34a:	6093      	str	r3, [r2, #8]
 800d34c:	2b00      	cmp	r3, #0
 800d34e:	da04      	bge.n	800d35a <__sfputc_r+0x16>
 800d350:	6994      	ldr	r4, [r2, #24]
 800d352:	42a3      	cmp	r3, r4
 800d354:	db07      	blt.n	800d366 <__sfputc_r+0x22>
 800d356:	290a      	cmp	r1, #10
 800d358:	d005      	beq.n	800d366 <__sfputc_r+0x22>
 800d35a:	6813      	ldr	r3, [r2, #0]
 800d35c:	1c58      	adds	r0, r3, #1
 800d35e:	6010      	str	r0, [r2, #0]
 800d360:	7019      	strb	r1, [r3, #0]
 800d362:	0008      	movs	r0, r1
 800d364:	bd10      	pop	{r4, pc}
 800d366:	f000 fba7 	bl	800dab8 <__swbuf_r>
 800d36a:	0001      	movs	r1, r0
 800d36c:	e7f9      	b.n	800d362 <__sfputc_r+0x1e>

0800d36e <__sfputs_r>:
 800d36e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d370:	0006      	movs	r6, r0
 800d372:	000f      	movs	r7, r1
 800d374:	0014      	movs	r4, r2
 800d376:	18d5      	adds	r5, r2, r3
 800d378:	42ac      	cmp	r4, r5
 800d37a:	d101      	bne.n	800d380 <__sfputs_r+0x12>
 800d37c:	2000      	movs	r0, #0
 800d37e:	e007      	b.n	800d390 <__sfputs_r+0x22>
 800d380:	7821      	ldrb	r1, [r4, #0]
 800d382:	003a      	movs	r2, r7
 800d384:	0030      	movs	r0, r6
 800d386:	f7ff ffdd 	bl	800d344 <__sfputc_r>
 800d38a:	3401      	adds	r4, #1
 800d38c:	1c43      	adds	r3, r0, #1
 800d38e:	d1f3      	bne.n	800d378 <__sfputs_r+0xa>
 800d390:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d394 <_vfiprintf_r>:
 800d394:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d396:	b0a1      	sub	sp, #132	@ 0x84
 800d398:	000f      	movs	r7, r1
 800d39a:	0015      	movs	r5, r2
 800d39c:	001e      	movs	r6, r3
 800d39e:	9003      	str	r0, [sp, #12]
 800d3a0:	2800      	cmp	r0, #0
 800d3a2:	d004      	beq.n	800d3ae <_vfiprintf_r+0x1a>
 800d3a4:	6a03      	ldr	r3, [r0, #32]
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	d101      	bne.n	800d3ae <_vfiprintf_r+0x1a>
 800d3aa:	f7ff fd21 	bl	800cdf0 <__sinit>
 800d3ae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d3b0:	07db      	lsls	r3, r3, #31
 800d3b2:	d405      	bmi.n	800d3c0 <_vfiprintf_r+0x2c>
 800d3b4:	89bb      	ldrh	r3, [r7, #12]
 800d3b6:	059b      	lsls	r3, r3, #22
 800d3b8:	d402      	bmi.n	800d3c0 <_vfiprintf_r+0x2c>
 800d3ba:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d3bc:	f7ff fe93 	bl	800d0e6 <__retarget_lock_acquire_recursive>
 800d3c0:	89bb      	ldrh	r3, [r7, #12]
 800d3c2:	071b      	lsls	r3, r3, #28
 800d3c4:	d502      	bpl.n	800d3cc <_vfiprintf_r+0x38>
 800d3c6:	693b      	ldr	r3, [r7, #16]
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d113      	bne.n	800d3f4 <_vfiprintf_r+0x60>
 800d3cc:	0039      	movs	r1, r7
 800d3ce:	9803      	ldr	r0, [sp, #12]
 800d3d0:	f000 fbb4 	bl	800db3c <__swsetup_r>
 800d3d4:	2800      	cmp	r0, #0
 800d3d6:	d00d      	beq.n	800d3f4 <_vfiprintf_r+0x60>
 800d3d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d3da:	07db      	lsls	r3, r3, #31
 800d3dc:	d503      	bpl.n	800d3e6 <_vfiprintf_r+0x52>
 800d3de:	2001      	movs	r0, #1
 800d3e0:	4240      	negs	r0, r0
 800d3e2:	b021      	add	sp, #132	@ 0x84
 800d3e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d3e6:	89bb      	ldrh	r3, [r7, #12]
 800d3e8:	059b      	lsls	r3, r3, #22
 800d3ea:	d4f8      	bmi.n	800d3de <_vfiprintf_r+0x4a>
 800d3ec:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d3ee:	f7ff fe7b 	bl	800d0e8 <__retarget_lock_release_recursive>
 800d3f2:	e7f4      	b.n	800d3de <_vfiprintf_r+0x4a>
 800d3f4:	2300      	movs	r3, #0
 800d3f6:	ac08      	add	r4, sp, #32
 800d3f8:	6163      	str	r3, [r4, #20]
 800d3fa:	3320      	adds	r3, #32
 800d3fc:	7663      	strb	r3, [r4, #25]
 800d3fe:	3310      	adds	r3, #16
 800d400:	76a3      	strb	r3, [r4, #26]
 800d402:	9607      	str	r6, [sp, #28]
 800d404:	002e      	movs	r6, r5
 800d406:	7833      	ldrb	r3, [r6, #0]
 800d408:	2b00      	cmp	r3, #0
 800d40a:	d001      	beq.n	800d410 <_vfiprintf_r+0x7c>
 800d40c:	2b25      	cmp	r3, #37	@ 0x25
 800d40e:	d148      	bne.n	800d4a2 <_vfiprintf_r+0x10e>
 800d410:	1b73      	subs	r3, r6, r5
 800d412:	9305      	str	r3, [sp, #20]
 800d414:	42ae      	cmp	r6, r5
 800d416:	d00b      	beq.n	800d430 <_vfiprintf_r+0x9c>
 800d418:	002a      	movs	r2, r5
 800d41a:	0039      	movs	r1, r7
 800d41c:	9803      	ldr	r0, [sp, #12]
 800d41e:	f7ff ffa6 	bl	800d36e <__sfputs_r>
 800d422:	3001      	adds	r0, #1
 800d424:	d100      	bne.n	800d428 <_vfiprintf_r+0x94>
 800d426:	e0ae      	b.n	800d586 <_vfiprintf_r+0x1f2>
 800d428:	6963      	ldr	r3, [r4, #20]
 800d42a:	9a05      	ldr	r2, [sp, #20]
 800d42c:	189b      	adds	r3, r3, r2
 800d42e:	6163      	str	r3, [r4, #20]
 800d430:	7833      	ldrb	r3, [r6, #0]
 800d432:	2b00      	cmp	r3, #0
 800d434:	d100      	bne.n	800d438 <_vfiprintf_r+0xa4>
 800d436:	e0a6      	b.n	800d586 <_vfiprintf_r+0x1f2>
 800d438:	2201      	movs	r2, #1
 800d43a:	2300      	movs	r3, #0
 800d43c:	4252      	negs	r2, r2
 800d43e:	6062      	str	r2, [r4, #4]
 800d440:	a904      	add	r1, sp, #16
 800d442:	3254      	adds	r2, #84	@ 0x54
 800d444:	1852      	adds	r2, r2, r1
 800d446:	1c75      	adds	r5, r6, #1
 800d448:	6023      	str	r3, [r4, #0]
 800d44a:	60e3      	str	r3, [r4, #12]
 800d44c:	60a3      	str	r3, [r4, #8]
 800d44e:	7013      	strb	r3, [r2, #0]
 800d450:	65a3      	str	r3, [r4, #88]	@ 0x58
 800d452:	4b59      	ldr	r3, [pc, #356]	@ (800d5b8 <_vfiprintf_r+0x224>)
 800d454:	2205      	movs	r2, #5
 800d456:	0018      	movs	r0, r3
 800d458:	7829      	ldrb	r1, [r5, #0]
 800d45a:	9305      	str	r3, [sp, #20]
 800d45c:	f000 fbde 	bl	800dc1c <memchr>
 800d460:	1c6e      	adds	r6, r5, #1
 800d462:	2800      	cmp	r0, #0
 800d464:	d11f      	bne.n	800d4a6 <_vfiprintf_r+0x112>
 800d466:	6822      	ldr	r2, [r4, #0]
 800d468:	06d3      	lsls	r3, r2, #27
 800d46a:	d504      	bpl.n	800d476 <_vfiprintf_r+0xe2>
 800d46c:	2353      	movs	r3, #83	@ 0x53
 800d46e:	a904      	add	r1, sp, #16
 800d470:	185b      	adds	r3, r3, r1
 800d472:	2120      	movs	r1, #32
 800d474:	7019      	strb	r1, [r3, #0]
 800d476:	0713      	lsls	r3, r2, #28
 800d478:	d504      	bpl.n	800d484 <_vfiprintf_r+0xf0>
 800d47a:	2353      	movs	r3, #83	@ 0x53
 800d47c:	a904      	add	r1, sp, #16
 800d47e:	185b      	adds	r3, r3, r1
 800d480:	212b      	movs	r1, #43	@ 0x2b
 800d482:	7019      	strb	r1, [r3, #0]
 800d484:	782b      	ldrb	r3, [r5, #0]
 800d486:	2b2a      	cmp	r3, #42	@ 0x2a
 800d488:	d016      	beq.n	800d4b8 <_vfiprintf_r+0x124>
 800d48a:	002e      	movs	r6, r5
 800d48c:	2100      	movs	r1, #0
 800d48e:	200a      	movs	r0, #10
 800d490:	68e3      	ldr	r3, [r4, #12]
 800d492:	7832      	ldrb	r2, [r6, #0]
 800d494:	1c75      	adds	r5, r6, #1
 800d496:	3a30      	subs	r2, #48	@ 0x30
 800d498:	2a09      	cmp	r2, #9
 800d49a:	d950      	bls.n	800d53e <_vfiprintf_r+0x1aa>
 800d49c:	2900      	cmp	r1, #0
 800d49e:	d111      	bne.n	800d4c4 <_vfiprintf_r+0x130>
 800d4a0:	e017      	b.n	800d4d2 <_vfiprintf_r+0x13e>
 800d4a2:	3601      	adds	r6, #1
 800d4a4:	e7af      	b.n	800d406 <_vfiprintf_r+0x72>
 800d4a6:	9b05      	ldr	r3, [sp, #20]
 800d4a8:	6822      	ldr	r2, [r4, #0]
 800d4aa:	1ac0      	subs	r0, r0, r3
 800d4ac:	2301      	movs	r3, #1
 800d4ae:	4083      	lsls	r3, r0
 800d4b0:	4313      	orrs	r3, r2
 800d4b2:	0035      	movs	r5, r6
 800d4b4:	6023      	str	r3, [r4, #0]
 800d4b6:	e7cc      	b.n	800d452 <_vfiprintf_r+0xbe>
 800d4b8:	9b07      	ldr	r3, [sp, #28]
 800d4ba:	1d19      	adds	r1, r3, #4
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	9107      	str	r1, [sp, #28]
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	db01      	blt.n	800d4c8 <_vfiprintf_r+0x134>
 800d4c4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d4c6:	e004      	b.n	800d4d2 <_vfiprintf_r+0x13e>
 800d4c8:	425b      	negs	r3, r3
 800d4ca:	60e3      	str	r3, [r4, #12]
 800d4cc:	2302      	movs	r3, #2
 800d4ce:	4313      	orrs	r3, r2
 800d4d0:	6023      	str	r3, [r4, #0]
 800d4d2:	7833      	ldrb	r3, [r6, #0]
 800d4d4:	2b2e      	cmp	r3, #46	@ 0x2e
 800d4d6:	d10c      	bne.n	800d4f2 <_vfiprintf_r+0x15e>
 800d4d8:	7873      	ldrb	r3, [r6, #1]
 800d4da:	2b2a      	cmp	r3, #42	@ 0x2a
 800d4dc:	d134      	bne.n	800d548 <_vfiprintf_r+0x1b4>
 800d4de:	9b07      	ldr	r3, [sp, #28]
 800d4e0:	3602      	adds	r6, #2
 800d4e2:	1d1a      	adds	r2, r3, #4
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	9207      	str	r2, [sp, #28]
 800d4e8:	2b00      	cmp	r3, #0
 800d4ea:	da01      	bge.n	800d4f0 <_vfiprintf_r+0x15c>
 800d4ec:	2301      	movs	r3, #1
 800d4ee:	425b      	negs	r3, r3
 800d4f0:	9309      	str	r3, [sp, #36]	@ 0x24
 800d4f2:	4d32      	ldr	r5, [pc, #200]	@ (800d5bc <_vfiprintf_r+0x228>)
 800d4f4:	2203      	movs	r2, #3
 800d4f6:	0028      	movs	r0, r5
 800d4f8:	7831      	ldrb	r1, [r6, #0]
 800d4fa:	f000 fb8f 	bl	800dc1c <memchr>
 800d4fe:	2800      	cmp	r0, #0
 800d500:	d006      	beq.n	800d510 <_vfiprintf_r+0x17c>
 800d502:	2340      	movs	r3, #64	@ 0x40
 800d504:	1b40      	subs	r0, r0, r5
 800d506:	4083      	lsls	r3, r0
 800d508:	6822      	ldr	r2, [r4, #0]
 800d50a:	3601      	adds	r6, #1
 800d50c:	4313      	orrs	r3, r2
 800d50e:	6023      	str	r3, [r4, #0]
 800d510:	7831      	ldrb	r1, [r6, #0]
 800d512:	2206      	movs	r2, #6
 800d514:	482a      	ldr	r0, [pc, #168]	@ (800d5c0 <_vfiprintf_r+0x22c>)
 800d516:	1c75      	adds	r5, r6, #1
 800d518:	7621      	strb	r1, [r4, #24]
 800d51a:	f000 fb7f 	bl	800dc1c <memchr>
 800d51e:	2800      	cmp	r0, #0
 800d520:	d040      	beq.n	800d5a4 <_vfiprintf_r+0x210>
 800d522:	4b28      	ldr	r3, [pc, #160]	@ (800d5c4 <_vfiprintf_r+0x230>)
 800d524:	2b00      	cmp	r3, #0
 800d526:	d122      	bne.n	800d56e <_vfiprintf_r+0x1da>
 800d528:	2207      	movs	r2, #7
 800d52a:	9b07      	ldr	r3, [sp, #28]
 800d52c:	3307      	adds	r3, #7
 800d52e:	4393      	bics	r3, r2
 800d530:	3308      	adds	r3, #8
 800d532:	9307      	str	r3, [sp, #28]
 800d534:	6963      	ldr	r3, [r4, #20]
 800d536:	9a04      	ldr	r2, [sp, #16]
 800d538:	189b      	adds	r3, r3, r2
 800d53a:	6163      	str	r3, [r4, #20]
 800d53c:	e762      	b.n	800d404 <_vfiprintf_r+0x70>
 800d53e:	4343      	muls	r3, r0
 800d540:	002e      	movs	r6, r5
 800d542:	2101      	movs	r1, #1
 800d544:	189b      	adds	r3, r3, r2
 800d546:	e7a4      	b.n	800d492 <_vfiprintf_r+0xfe>
 800d548:	2300      	movs	r3, #0
 800d54a:	200a      	movs	r0, #10
 800d54c:	0019      	movs	r1, r3
 800d54e:	3601      	adds	r6, #1
 800d550:	6063      	str	r3, [r4, #4]
 800d552:	7832      	ldrb	r2, [r6, #0]
 800d554:	1c75      	adds	r5, r6, #1
 800d556:	3a30      	subs	r2, #48	@ 0x30
 800d558:	2a09      	cmp	r2, #9
 800d55a:	d903      	bls.n	800d564 <_vfiprintf_r+0x1d0>
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	d0c8      	beq.n	800d4f2 <_vfiprintf_r+0x15e>
 800d560:	9109      	str	r1, [sp, #36]	@ 0x24
 800d562:	e7c6      	b.n	800d4f2 <_vfiprintf_r+0x15e>
 800d564:	4341      	muls	r1, r0
 800d566:	002e      	movs	r6, r5
 800d568:	2301      	movs	r3, #1
 800d56a:	1889      	adds	r1, r1, r2
 800d56c:	e7f1      	b.n	800d552 <_vfiprintf_r+0x1be>
 800d56e:	aa07      	add	r2, sp, #28
 800d570:	9200      	str	r2, [sp, #0]
 800d572:	0021      	movs	r1, r4
 800d574:	003a      	movs	r2, r7
 800d576:	4b14      	ldr	r3, [pc, #80]	@ (800d5c8 <_vfiprintf_r+0x234>)
 800d578:	9803      	ldr	r0, [sp, #12]
 800d57a:	e000      	b.n	800d57e <_vfiprintf_r+0x1ea>
 800d57c:	bf00      	nop
 800d57e:	9004      	str	r0, [sp, #16]
 800d580:	9b04      	ldr	r3, [sp, #16]
 800d582:	3301      	adds	r3, #1
 800d584:	d1d6      	bne.n	800d534 <_vfiprintf_r+0x1a0>
 800d586:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d588:	07db      	lsls	r3, r3, #31
 800d58a:	d405      	bmi.n	800d598 <_vfiprintf_r+0x204>
 800d58c:	89bb      	ldrh	r3, [r7, #12]
 800d58e:	059b      	lsls	r3, r3, #22
 800d590:	d402      	bmi.n	800d598 <_vfiprintf_r+0x204>
 800d592:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d594:	f7ff fda8 	bl	800d0e8 <__retarget_lock_release_recursive>
 800d598:	89bb      	ldrh	r3, [r7, #12]
 800d59a:	065b      	lsls	r3, r3, #25
 800d59c:	d500      	bpl.n	800d5a0 <_vfiprintf_r+0x20c>
 800d59e:	e71e      	b.n	800d3de <_vfiprintf_r+0x4a>
 800d5a0:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800d5a2:	e71e      	b.n	800d3e2 <_vfiprintf_r+0x4e>
 800d5a4:	aa07      	add	r2, sp, #28
 800d5a6:	9200      	str	r2, [sp, #0]
 800d5a8:	0021      	movs	r1, r4
 800d5aa:	003a      	movs	r2, r7
 800d5ac:	4b06      	ldr	r3, [pc, #24]	@ (800d5c8 <_vfiprintf_r+0x234>)
 800d5ae:	9803      	ldr	r0, [sp, #12]
 800d5b0:	f000 f87c 	bl	800d6ac <_printf_i>
 800d5b4:	e7e3      	b.n	800d57e <_vfiprintf_r+0x1ea>
 800d5b6:	46c0      	nop			@ (mov r8, r8)
 800d5b8:	0800e1dd 	.word	0x0800e1dd
 800d5bc:	0800e1e3 	.word	0x0800e1e3
 800d5c0:	0800e1e7 	.word	0x0800e1e7
 800d5c4:	00000000 	.word	0x00000000
 800d5c8:	0800d36f 	.word	0x0800d36f

0800d5cc <_printf_common>:
 800d5cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d5ce:	0016      	movs	r6, r2
 800d5d0:	9301      	str	r3, [sp, #4]
 800d5d2:	688a      	ldr	r2, [r1, #8]
 800d5d4:	690b      	ldr	r3, [r1, #16]
 800d5d6:	000c      	movs	r4, r1
 800d5d8:	9000      	str	r0, [sp, #0]
 800d5da:	4293      	cmp	r3, r2
 800d5dc:	da00      	bge.n	800d5e0 <_printf_common+0x14>
 800d5de:	0013      	movs	r3, r2
 800d5e0:	0022      	movs	r2, r4
 800d5e2:	6033      	str	r3, [r6, #0]
 800d5e4:	3243      	adds	r2, #67	@ 0x43
 800d5e6:	7812      	ldrb	r2, [r2, #0]
 800d5e8:	2a00      	cmp	r2, #0
 800d5ea:	d001      	beq.n	800d5f0 <_printf_common+0x24>
 800d5ec:	3301      	adds	r3, #1
 800d5ee:	6033      	str	r3, [r6, #0]
 800d5f0:	6823      	ldr	r3, [r4, #0]
 800d5f2:	069b      	lsls	r3, r3, #26
 800d5f4:	d502      	bpl.n	800d5fc <_printf_common+0x30>
 800d5f6:	6833      	ldr	r3, [r6, #0]
 800d5f8:	3302      	adds	r3, #2
 800d5fa:	6033      	str	r3, [r6, #0]
 800d5fc:	6822      	ldr	r2, [r4, #0]
 800d5fe:	2306      	movs	r3, #6
 800d600:	0015      	movs	r5, r2
 800d602:	401d      	ands	r5, r3
 800d604:	421a      	tst	r2, r3
 800d606:	d027      	beq.n	800d658 <_printf_common+0x8c>
 800d608:	0023      	movs	r3, r4
 800d60a:	3343      	adds	r3, #67	@ 0x43
 800d60c:	781b      	ldrb	r3, [r3, #0]
 800d60e:	1e5a      	subs	r2, r3, #1
 800d610:	4193      	sbcs	r3, r2
 800d612:	6822      	ldr	r2, [r4, #0]
 800d614:	0692      	lsls	r2, r2, #26
 800d616:	d430      	bmi.n	800d67a <_printf_common+0xae>
 800d618:	0022      	movs	r2, r4
 800d61a:	9901      	ldr	r1, [sp, #4]
 800d61c:	9800      	ldr	r0, [sp, #0]
 800d61e:	9d08      	ldr	r5, [sp, #32]
 800d620:	3243      	adds	r2, #67	@ 0x43
 800d622:	47a8      	blx	r5
 800d624:	3001      	adds	r0, #1
 800d626:	d025      	beq.n	800d674 <_printf_common+0xa8>
 800d628:	2206      	movs	r2, #6
 800d62a:	6823      	ldr	r3, [r4, #0]
 800d62c:	2500      	movs	r5, #0
 800d62e:	4013      	ands	r3, r2
 800d630:	2b04      	cmp	r3, #4
 800d632:	d105      	bne.n	800d640 <_printf_common+0x74>
 800d634:	6833      	ldr	r3, [r6, #0]
 800d636:	68e5      	ldr	r5, [r4, #12]
 800d638:	1aed      	subs	r5, r5, r3
 800d63a:	43eb      	mvns	r3, r5
 800d63c:	17db      	asrs	r3, r3, #31
 800d63e:	401d      	ands	r5, r3
 800d640:	68a3      	ldr	r3, [r4, #8]
 800d642:	6922      	ldr	r2, [r4, #16]
 800d644:	4293      	cmp	r3, r2
 800d646:	dd01      	ble.n	800d64c <_printf_common+0x80>
 800d648:	1a9b      	subs	r3, r3, r2
 800d64a:	18ed      	adds	r5, r5, r3
 800d64c:	2600      	movs	r6, #0
 800d64e:	42b5      	cmp	r5, r6
 800d650:	d120      	bne.n	800d694 <_printf_common+0xc8>
 800d652:	2000      	movs	r0, #0
 800d654:	e010      	b.n	800d678 <_printf_common+0xac>
 800d656:	3501      	adds	r5, #1
 800d658:	68e3      	ldr	r3, [r4, #12]
 800d65a:	6832      	ldr	r2, [r6, #0]
 800d65c:	1a9b      	subs	r3, r3, r2
 800d65e:	42ab      	cmp	r3, r5
 800d660:	ddd2      	ble.n	800d608 <_printf_common+0x3c>
 800d662:	0022      	movs	r2, r4
 800d664:	2301      	movs	r3, #1
 800d666:	9901      	ldr	r1, [sp, #4]
 800d668:	9800      	ldr	r0, [sp, #0]
 800d66a:	9f08      	ldr	r7, [sp, #32]
 800d66c:	3219      	adds	r2, #25
 800d66e:	47b8      	blx	r7
 800d670:	3001      	adds	r0, #1
 800d672:	d1f0      	bne.n	800d656 <_printf_common+0x8a>
 800d674:	2001      	movs	r0, #1
 800d676:	4240      	negs	r0, r0
 800d678:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d67a:	2030      	movs	r0, #48	@ 0x30
 800d67c:	18e1      	adds	r1, r4, r3
 800d67e:	3143      	adds	r1, #67	@ 0x43
 800d680:	7008      	strb	r0, [r1, #0]
 800d682:	0021      	movs	r1, r4
 800d684:	1c5a      	adds	r2, r3, #1
 800d686:	3145      	adds	r1, #69	@ 0x45
 800d688:	7809      	ldrb	r1, [r1, #0]
 800d68a:	18a2      	adds	r2, r4, r2
 800d68c:	3243      	adds	r2, #67	@ 0x43
 800d68e:	3302      	adds	r3, #2
 800d690:	7011      	strb	r1, [r2, #0]
 800d692:	e7c1      	b.n	800d618 <_printf_common+0x4c>
 800d694:	0022      	movs	r2, r4
 800d696:	2301      	movs	r3, #1
 800d698:	9901      	ldr	r1, [sp, #4]
 800d69a:	9800      	ldr	r0, [sp, #0]
 800d69c:	9f08      	ldr	r7, [sp, #32]
 800d69e:	321a      	adds	r2, #26
 800d6a0:	47b8      	blx	r7
 800d6a2:	3001      	adds	r0, #1
 800d6a4:	d0e6      	beq.n	800d674 <_printf_common+0xa8>
 800d6a6:	3601      	adds	r6, #1
 800d6a8:	e7d1      	b.n	800d64e <_printf_common+0x82>
	...

0800d6ac <_printf_i>:
 800d6ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d6ae:	b08b      	sub	sp, #44	@ 0x2c
 800d6b0:	9206      	str	r2, [sp, #24]
 800d6b2:	000a      	movs	r2, r1
 800d6b4:	3243      	adds	r2, #67	@ 0x43
 800d6b6:	9307      	str	r3, [sp, #28]
 800d6b8:	9005      	str	r0, [sp, #20]
 800d6ba:	9203      	str	r2, [sp, #12]
 800d6bc:	7e0a      	ldrb	r2, [r1, #24]
 800d6be:	000c      	movs	r4, r1
 800d6c0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d6c2:	2a78      	cmp	r2, #120	@ 0x78
 800d6c4:	d809      	bhi.n	800d6da <_printf_i+0x2e>
 800d6c6:	2a62      	cmp	r2, #98	@ 0x62
 800d6c8:	d80b      	bhi.n	800d6e2 <_printf_i+0x36>
 800d6ca:	2a00      	cmp	r2, #0
 800d6cc:	d100      	bne.n	800d6d0 <_printf_i+0x24>
 800d6ce:	e0bc      	b.n	800d84a <_printf_i+0x19e>
 800d6d0:	497b      	ldr	r1, [pc, #492]	@ (800d8c0 <_printf_i+0x214>)
 800d6d2:	9104      	str	r1, [sp, #16]
 800d6d4:	2a58      	cmp	r2, #88	@ 0x58
 800d6d6:	d100      	bne.n	800d6da <_printf_i+0x2e>
 800d6d8:	e090      	b.n	800d7fc <_printf_i+0x150>
 800d6da:	0025      	movs	r5, r4
 800d6dc:	3542      	adds	r5, #66	@ 0x42
 800d6de:	702a      	strb	r2, [r5, #0]
 800d6e0:	e022      	b.n	800d728 <_printf_i+0x7c>
 800d6e2:	0010      	movs	r0, r2
 800d6e4:	3863      	subs	r0, #99	@ 0x63
 800d6e6:	2815      	cmp	r0, #21
 800d6e8:	d8f7      	bhi.n	800d6da <_printf_i+0x2e>
 800d6ea:	f7f2 fd1d 	bl	8000128 <__gnu_thumb1_case_shi>
 800d6ee:	0016      	.short	0x0016
 800d6f0:	fff6001f 	.word	0xfff6001f
 800d6f4:	fff6fff6 	.word	0xfff6fff6
 800d6f8:	001ffff6 	.word	0x001ffff6
 800d6fc:	fff6fff6 	.word	0xfff6fff6
 800d700:	fff6fff6 	.word	0xfff6fff6
 800d704:	003600a1 	.word	0x003600a1
 800d708:	fff60080 	.word	0xfff60080
 800d70c:	00b2fff6 	.word	0x00b2fff6
 800d710:	0036fff6 	.word	0x0036fff6
 800d714:	fff6fff6 	.word	0xfff6fff6
 800d718:	0084      	.short	0x0084
 800d71a:	0025      	movs	r5, r4
 800d71c:	681a      	ldr	r2, [r3, #0]
 800d71e:	3542      	adds	r5, #66	@ 0x42
 800d720:	1d11      	adds	r1, r2, #4
 800d722:	6019      	str	r1, [r3, #0]
 800d724:	6813      	ldr	r3, [r2, #0]
 800d726:	702b      	strb	r3, [r5, #0]
 800d728:	2301      	movs	r3, #1
 800d72a:	e0a0      	b.n	800d86e <_printf_i+0x1c2>
 800d72c:	6818      	ldr	r0, [r3, #0]
 800d72e:	6809      	ldr	r1, [r1, #0]
 800d730:	1d02      	adds	r2, r0, #4
 800d732:	060d      	lsls	r5, r1, #24
 800d734:	d50b      	bpl.n	800d74e <_printf_i+0xa2>
 800d736:	6806      	ldr	r6, [r0, #0]
 800d738:	601a      	str	r2, [r3, #0]
 800d73a:	2e00      	cmp	r6, #0
 800d73c:	da03      	bge.n	800d746 <_printf_i+0x9a>
 800d73e:	232d      	movs	r3, #45	@ 0x2d
 800d740:	9a03      	ldr	r2, [sp, #12]
 800d742:	4276      	negs	r6, r6
 800d744:	7013      	strb	r3, [r2, #0]
 800d746:	4b5e      	ldr	r3, [pc, #376]	@ (800d8c0 <_printf_i+0x214>)
 800d748:	270a      	movs	r7, #10
 800d74a:	9304      	str	r3, [sp, #16]
 800d74c:	e018      	b.n	800d780 <_printf_i+0xd4>
 800d74e:	6806      	ldr	r6, [r0, #0]
 800d750:	601a      	str	r2, [r3, #0]
 800d752:	0649      	lsls	r1, r1, #25
 800d754:	d5f1      	bpl.n	800d73a <_printf_i+0x8e>
 800d756:	b236      	sxth	r6, r6
 800d758:	e7ef      	b.n	800d73a <_printf_i+0x8e>
 800d75a:	6808      	ldr	r0, [r1, #0]
 800d75c:	6819      	ldr	r1, [r3, #0]
 800d75e:	c940      	ldmia	r1!, {r6}
 800d760:	0605      	lsls	r5, r0, #24
 800d762:	d402      	bmi.n	800d76a <_printf_i+0xbe>
 800d764:	0640      	lsls	r0, r0, #25
 800d766:	d500      	bpl.n	800d76a <_printf_i+0xbe>
 800d768:	b2b6      	uxth	r6, r6
 800d76a:	6019      	str	r1, [r3, #0]
 800d76c:	4b54      	ldr	r3, [pc, #336]	@ (800d8c0 <_printf_i+0x214>)
 800d76e:	270a      	movs	r7, #10
 800d770:	9304      	str	r3, [sp, #16]
 800d772:	2a6f      	cmp	r2, #111	@ 0x6f
 800d774:	d100      	bne.n	800d778 <_printf_i+0xcc>
 800d776:	3f02      	subs	r7, #2
 800d778:	0023      	movs	r3, r4
 800d77a:	2200      	movs	r2, #0
 800d77c:	3343      	adds	r3, #67	@ 0x43
 800d77e:	701a      	strb	r2, [r3, #0]
 800d780:	6863      	ldr	r3, [r4, #4]
 800d782:	60a3      	str	r3, [r4, #8]
 800d784:	2b00      	cmp	r3, #0
 800d786:	db03      	blt.n	800d790 <_printf_i+0xe4>
 800d788:	2104      	movs	r1, #4
 800d78a:	6822      	ldr	r2, [r4, #0]
 800d78c:	438a      	bics	r2, r1
 800d78e:	6022      	str	r2, [r4, #0]
 800d790:	2e00      	cmp	r6, #0
 800d792:	d102      	bne.n	800d79a <_printf_i+0xee>
 800d794:	9d03      	ldr	r5, [sp, #12]
 800d796:	2b00      	cmp	r3, #0
 800d798:	d00c      	beq.n	800d7b4 <_printf_i+0x108>
 800d79a:	9d03      	ldr	r5, [sp, #12]
 800d79c:	0030      	movs	r0, r6
 800d79e:	0039      	movs	r1, r7
 800d7a0:	f7f2 fd52 	bl	8000248 <__aeabi_uidivmod>
 800d7a4:	9b04      	ldr	r3, [sp, #16]
 800d7a6:	3d01      	subs	r5, #1
 800d7a8:	5c5b      	ldrb	r3, [r3, r1]
 800d7aa:	702b      	strb	r3, [r5, #0]
 800d7ac:	0033      	movs	r3, r6
 800d7ae:	0006      	movs	r6, r0
 800d7b0:	429f      	cmp	r7, r3
 800d7b2:	d9f3      	bls.n	800d79c <_printf_i+0xf0>
 800d7b4:	2f08      	cmp	r7, #8
 800d7b6:	d109      	bne.n	800d7cc <_printf_i+0x120>
 800d7b8:	6823      	ldr	r3, [r4, #0]
 800d7ba:	07db      	lsls	r3, r3, #31
 800d7bc:	d506      	bpl.n	800d7cc <_printf_i+0x120>
 800d7be:	6862      	ldr	r2, [r4, #4]
 800d7c0:	6923      	ldr	r3, [r4, #16]
 800d7c2:	429a      	cmp	r2, r3
 800d7c4:	dc02      	bgt.n	800d7cc <_printf_i+0x120>
 800d7c6:	2330      	movs	r3, #48	@ 0x30
 800d7c8:	3d01      	subs	r5, #1
 800d7ca:	702b      	strb	r3, [r5, #0]
 800d7cc:	9b03      	ldr	r3, [sp, #12]
 800d7ce:	1b5b      	subs	r3, r3, r5
 800d7d0:	6123      	str	r3, [r4, #16]
 800d7d2:	9b07      	ldr	r3, [sp, #28]
 800d7d4:	0021      	movs	r1, r4
 800d7d6:	9300      	str	r3, [sp, #0]
 800d7d8:	9805      	ldr	r0, [sp, #20]
 800d7da:	9b06      	ldr	r3, [sp, #24]
 800d7dc:	aa09      	add	r2, sp, #36	@ 0x24
 800d7de:	f7ff fef5 	bl	800d5cc <_printf_common>
 800d7e2:	3001      	adds	r0, #1
 800d7e4:	d148      	bne.n	800d878 <_printf_i+0x1cc>
 800d7e6:	2001      	movs	r0, #1
 800d7e8:	4240      	negs	r0, r0
 800d7ea:	b00b      	add	sp, #44	@ 0x2c
 800d7ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d7ee:	2220      	movs	r2, #32
 800d7f0:	6809      	ldr	r1, [r1, #0]
 800d7f2:	430a      	orrs	r2, r1
 800d7f4:	6022      	str	r2, [r4, #0]
 800d7f6:	2278      	movs	r2, #120	@ 0x78
 800d7f8:	4932      	ldr	r1, [pc, #200]	@ (800d8c4 <_printf_i+0x218>)
 800d7fa:	9104      	str	r1, [sp, #16]
 800d7fc:	0021      	movs	r1, r4
 800d7fe:	3145      	adds	r1, #69	@ 0x45
 800d800:	700a      	strb	r2, [r1, #0]
 800d802:	6819      	ldr	r1, [r3, #0]
 800d804:	6822      	ldr	r2, [r4, #0]
 800d806:	c940      	ldmia	r1!, {r6}
 800d808:	0610      	lsls	r0, r2, #24
 800d80a:	d402      	bmi.n	800d812 <_printf_i+0x166>
 800d80c:	0650      	lsls	r0, r2, #25
 800d80e:	d500      	bpl.n	800d812 <_printf_i+0x166>
 800d810:	b2b6      	uxth	r6, r6
 800d812:	6019      	str	r1, [r3, #0]
 800d814:	07d3      	lsls	r3, r2, #31
 800d816:	d502      	bpl.n	800d81e <_printf_i+0x172>
 800d818:	2320      	movs	r3, #32
 800d81a:	4313      	orrs	r3, r2
 800d81c:	6023      	str	r3, [r4, #0]
 800d81e:	2e00      	cmp	r6, #0
 800d820:	d001      	beq.n	800d826 <_printf_i+0x17a>
 800d822:	2710      	movs	r7, #16
 800d824:	e7a8      	b.n	800d778 <_printf_i+0xcc>
 800d826:	2220      	movs	r2, #32
 800d828:	6823      	ldr	r3, [r4, #0]
 800d82a:	4393      	bics	r3, r2
 800d82c:	6023      	str	r3, [r4, #0]
 800d82e:	e7f8      	b.n	800d822 <_printf_i+0x176>
 800d830:	681a      	ldr	r2, [r3, #0]
 800d832:	680d      	ldr	r5, [r1, #0]
 800d834:	1d10      	adds	r0, r2, #4
 800d836:	6949      	ldr	r1, [r1, #20]
 800d838:	6018      	str	r0, [r3, #0]
 800d83a:	6813      	ldr	r3, [r2, #0]
 800d83c:	062e      	lsls	r6, r5, #24
 800d83e:	d501      	bpl.n	800d844 <_printf_i+0x198>
 800d840:	6019      	str	r1, [r3, #0]
 800d842:	e002      	b.n	800d84a <_printf_i+0x19e>
 800d844:	066d      	lsls	r5, r5, #25
 800d846:	d5fb      	bpl.n	800d840 <_printf_i+0x194>
 800d848:	8019      	strh	r1, [r3, #0]
 800d84a:	2300      	movs	r3, #0
 800d84c:	9d03      	ldr	r5, [sp, #12]
 800d84e:	6123      	str	r3, [r4, #16]
 800d850:	e7bf      	b.n	800d7d2 <_printf_i+0x126>
 800d852:	681a      	ldr	r2, [r3, #0]
 800d854:	1d11      	adds	r1, r2, #4
 800d856:	6019      	str	r1, [r3, #0]
 800d858:	6815      	ldr	r5, [r2, #0]
 800d85a:	2100      	movs	r1, #0
 800d85c:	0028      	movs	r0, r5
 800d85e:	6862      	ldr	r2, [r4, #4]
 800d860:	f000 f9dc 	bl	800dc1c <memchr>
 800d864:	2800      	cmp	r0, #0
 800d866:	d001      	beq.n	800d86c <_printf_i+0x1c0>
 800d868:	1b40      	subs	r0, r0, r5
 800d86a:	6060      	str	r0, [r4, #4]
 800d86c:	6863      	ldr	r3, [r4, #4]
 800d86e:	6123      	str	r3, [r4, #16]
 800d870:	2300      	movs	r3, #0
 800d872:	9a03      	ldr	r2, [sp, #12]
 800d874:	7013      	strb	r3, [r2, #0]
 800d876:	e7ac      	b.n	800d7d2 <_printf_i+0x126>
 800d878:	002a      	movs	r2, r5
 800d87a:	6923      	ldr	r3, [r4, #16]
 800d87c:	9906      	ldr	r1, [sp, #24]
 800d87e:	9805      	ldr	r0, [sp, #20]
 800d880:	9d07      	ldr	r5, [sp, #28]
 800d882:	47a8      	blx	r5
 800d884:	3001      	adds	r0, #1
 800d886:	d0ae      	beq.n	800d7e6 <_printf_i+0x13a>
 800d888:	6823      	ldr	r3, [r4, #0]
 800d88a:	079b      	lsls	r3, r3, #30
 800d88c:	d415      	bmi.n	800d8ba <_printf_i+0x20e>
 800d88e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d890:	68e0      	ldr	r0, [r4, #12]
 800d892:	4298      	cmp	r0, r3
 800d894:	daa9      	bge.n	800d7ea <_printf_i+0x13e>
 800d896:	0018      	movs	r0, r3
 800d898:	e7a7      	b.n	800d7ea <_printf_i+0x13e>
 800d89a:	0022      	movs	r2, r4
 800d89c:	2301      	movs	r3, #1
 800d89e:	9906      	ldr	r1, [sp, #24]
 800d8a0:	9805      	ldr	r0, [sp, #20]
 800d8a2:	9e07      	ldr	r6, [sp, #28]
 800d8a4:	3219      	adds	r2, #25
 800d8a6:	47b0      	blx	r6
 800d8a8:	3001      	adds	r0, #1
 800d8aa:	d09c      	beq.n	800d7e6 <_printf_i+0x13a>
 800d8ac:	3501      	adds	r5, #1
 800d8ae:	68e3      	ldr	r3, [r4, #12]
 800d8b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d8b2:	1a9b      	subs	r3, r3, r2
 800d8b4:	42ab      	cmp	r3, r5
 800d8b6:	dcf0      	bgt.n	800d89a <_printf_i+0x1ee>
 800d8b8:	e7e9      	b.n	800d88e <_printf_i+0x1e2>
 800d8ba:	2500      	movs	r5, #0
 800d8bc:	e7f7      	b.n	800d8ae <_printf_i+0x202>
 800d8be:	46c0      	nop			@ (mov r8, r8)
 800d8c0:	0800e1ee 	.word	0x0800e1ee
 800d8c4:	0800e1ff 	.word	0x0800e1ff

0800d8c8 <__sflush_r>:
 800d8c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d8ca:	220c      	movs	r2, #12
 800d8cc:	5e8b      	ldrsh	r3, [r1, r2]
 800d8ce:	0005      	movs	r5, r0
 800d8d0:	000c      	movs	r4, r1
 800d8d2:	071a      	lsls	r2, r3, #28
 800d8d4:	d456      	bmi.n	800d984 <__sflush_r+0xbc>
 800d8d6:	684a      	ldr	r2, [r1, #4]
 800d8d8:	2a00      	cmp	r2, #0
 800d8da:	dc02      	bgt.n	800d8e2 <__sflush_r+0x1a>
 800d8dc:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800d8de:	2a00      	cmp	r2, #0
 800d8e0:	dd4e      	ble.n	800d980 <__sflush_r+0xb8>
 800d8e2:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800d8e4:	2f00      	cmp	r7, #0
 800d8e6:	d04b      	beq.n	800d980 <__sflush_r+0xb8>
 800d8e8:	2200      	movs	r2, #0
 800d8ea:	2080      	movs	r0, #128	@ 0x80
 800d8ec:	682e      	ldr	r6, [r5, #0]
 800d8ee:	602a      	str	r2, [r5, #0]
 800d8f0:	001a      	movs	r2, r3
 800d8f2:	0140      	lsls	r0, r0, #5
 800d8f4:	6a21      	ldr	r1, [r4, #32]
 800d8f6:	4002      	ands	r2, r0
 800d8f8:	4203      	tst	r3, r0
 800d8fa:	d033      	beq.n	800d964 <__sflush_r+0x9c>
 800d8fc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d8fe:	89a3      	ldrh	r3, [r4, #12]
 800d900:	075b      	lsls	r3, r3, #29
 800d902:	d506      	bpl.n	800d912 <__sflush_r+0x4a>
 800d904:	6863      	ldr	r3, [r4, #4]
 800d906:	1ad2      	subs	r2, r2, r3
 800d908:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d90a:	2b00      	cmp	r3, #0
 800d90c:	d001      	beq.n	800d912 <__sflush_r+0x4a>
 800d90e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d910:	1ad2      	subs	r2, r2, r3
 800d912:	2300      	movs	r3, #0
 800d914:	0028      	movs	r0, r5
 800d916:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800d918:	6a21      	ldr	r1, [r4, #32]
 800d91a:	47b8      	blx	r7
 800d91c:	89a2      	ldrh	r2, [r4, #12]
 800d91e:	1c43      	adds	r3, r0, #1
 800d920:	d106      	bne.n	800d930 <__sflush_r+0x68>
 800d922:	6829      	ldr	r1, [r5, #0]
 800d924:	291d      	cmp	r1, #29
 800d926:	d846      	bhi.n	800d9b6 <__sflush_r+0xee>
 800d928:	4b29      	ldr	r3, [pc, #164]	@ (800d9d0 <__sflush_r+0x108>)
 800d92a:	410b      	asrs	r3, r1
 800d92c:	07db      	lsls	r3, r3, #31
 800d92e:	d442      	bmi.n	800d9b6 <__sflush_r+0xee>
 800d930:	2300      	movs	r3, #0
 800d932:	6063      	str	r3, [r4, #4]
 800d934:	6923      	ldr	r3, [r4, #16]
 800d936:	6023      	str	r3, [r4, #0]
 800d938:	04d2      	lsls	r2, r2, #19
 800d93a:	d505      	bpl.n	800d948 <__sflush_r+0x80>
 800d93c:	1c43      	adds	r3, r0, #1
 800d93e:	d102      	bne.n	800d946 <__sflush_r+0x7e>
 800d940:	682b      	ldr	r3, [r5, #0]
 800d942:	2b00      	cmp	r3, #0
 800d944:	d100      	bne.n	800d948 <__sflush_r+0x80>
 800d946:	6560      	str	r0, [r4, #84]	@ 0x54
 800d948:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d94a:	602e      	str	r6, [r5, #0]
 800d94c:	2900      	cmp	r1, #0
 800d94e:	d017      	beq.n	800d980 <__sflush_r+0xb8>
 800d950:	0023      	movs	r3, r4
 800d952:	3344      	adds	r3, #68	@ 0x44
 800d954:	4299      	cmp	r1, r3
 800d956:	d002      	beq.n	800d95e <__sflush_r+0x96>
 800d958:	0028      	movs	r0, r5
 800d95a:	f7ff fbed 	bl	800d138 <_free_r>
 800d95e:	2300      	movs	r3, #0
 800d960:	6363      	str	r3, [r4, #52]	@ 0x34
 800d962:	e00d      	b.n	800d980 <__sflush_r+0xb8>
 800d964:	2301      	movs	r3, #1
 800d966:	0028      	movs	r0, r5
 800d968:	47b8      	blx	r7
 800d96a:	0002      	movs	r2, r0
 800d96c:	1c43      	adds	r3, r0, #1
 800d96e:	d1c6      	bne.n	800d8fe <__sflush_r+0x36>
 800d970:	682b      	ldr	r3, [r5, #0]
 800d972:	2b00      	cmp	r3, #0
 800d974:	d0c3      	beq.n	800d8fe <__sflush_r+0x36>
 800d976:	2b1d      	cmp	r3, #29
 800d978:	d001      	beq.n	800d97e <__sflush_r+0xb6>
 800d97a:	2b16      	cmp	r3, #22
 800d97c:	d11a      	bne.n	800d9b4 <__sflush_r+0xec>
 800d97e:	602e      	str	r6, [r5, #0]
 800d980:	2000      	movs	r0, #0
 800d982:	e01e      	b.n	800d9c2 <__sflush_r+0xfa>
 800d984:	690e      	ldr	r6, [r1, #16]
 800d986:	2e00      	cmp	r6, #0
 800d988:	d0fa      	beq.n	800d980 <__sflush_r+0xb8>
 800d98a:	680f      	ldr	r7, [r1, #0]
 800d98c:	600e      	str	r6, [r1, #0]
 800d98e:	1bba      	subs	r2, r7, r6
 800d990:	9201      	str	r2, [sp, #4]
 800d992:	2200      	movs	r2, #0
 800d994:	079b      	lsls	r3, r3, #30
 800d996:	d100      	bne.n	800d99a <__sflush_r+0xd2>
 800d998:	694a      	ldr	r2, [r1, #20]
 800d99a:	60a2      	str	r2, [r4, #8]
 800d99c:	9b01      	ldr	r3, [sp, #4]
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	ddee      	ble.n	800d980 <__sflush_r+0xb8>
 800d9a2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800d9a4:	0032      	movs	r2, r6
 800d9a6:	001f      	movs	r7, r3
 800d9a8:	0028      	movs	r0, r5
 800d9aa:	9b01      	ldr	r3, [sp, #4]
 800d9ac:	6a21      	ldr	r1, [r4, #32]
 800d9ae:	47b8      	blx	r7
 800d9b0:	2800      	cmp	r0, #0
 800d9b2:	dc07      	bgt.n	800d9c4 <__sflush_r+0xfc>
 800d9b4:	89a2      	ldrh	r2, [r4, #12]
 800d9b6:	2340      	movs	r3, #64	@ 0x40
 800d9b8:	2001      	movs	r0, #1
 800d9ba:	4313      	orrs	r3, r2
 800d9bc:	b21b      	sxth	r3, r3
 800d9be:	81a3      	strh	r3, [r4, #12]
 800d9c0:	4240      	negs	r0, r0
 800d9c2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d9c4:	9b01      	ldr	r3, [sp, #4]
 800d9c6:	1836      	adds	r6, r6, r0
 800d9c8:	1a1b      	subs	r3, r3, r0
 800d9ca:	9301      	str	r3, [sp, #4]
 800d9cc:	e7e6      	b.n	800d99c <__sflush_r+0xd4>
 800d9ce:	46c0      	nop			@ (mov r8, r8)
 800d9d0:	dfbffffe 	.word	0xdfbffffe

0800d9d4 <_fflush_r>:
 800d9d4:	690b      	ldr	r3, [r1, #16]
 800d9d6:	b570      	push	{r4, r5, r6, lr}
 800d9d8:	0005      	movs	r5, r0
 800d9da:	000c      	movs	r4, r1
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	d102      	bne.n	800d9e6 <_fflush_r+0x12>
 800d9e0:	2500      	movs	r5, #0
 800d9e2:	0028      	movs	r0, r5
 800d9e4:	bd70      	pop	{r4, r5, r6, pc}
 800d9e6:	2800      	cmp	r0, #0
 800d9e8:	d004      	beq.n	800d9f4 <_fflush_r+0x20>
 800d9ea:	6a03      	ldr	r3, [r0, #32]
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d101      	bne.n	800d9f4 <_fflush_r+0x20>
 800d9f0:	f7ff f9fe 	bl	800cdf0 <__sinit>
 800d9f4:	220c      	movs	r2, #12
 800d9f6:	5ea3      	ldrsh	r3, [r4, r2]
 800d9f8:	2b00      	cmp	r3, #0
 800d9fa:	d0f1      	beq.n	800d9e0 <_fflush_r+0xc>
 800d9fc:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d9fe:	07d2      	lsls	r2, r2, #31
 800da00:	d404      	bmi.n	800da0c <_fflush_r+0x38>
 800da02:	059b      	lsls	r3, r3, #22
 800da04:	d402      	bmi.n	800da0c <_fflush_r+0x38>
 800da06:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800da08:	f7ff fb6d 	bl	800d0e6 <__retarget_lock_acquire_recursive>
 800da0c:	0028      	movs	r0, r5
 800da0e:	0021      	movs	r1, r4
 800da10:	f7ff ff5a 	bl	800d8c8 <__sflush_r>
 800da14:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800da16:	0005      	movs	r5, r0
 800da18:	07db      	lsls	r3, r3, #31
 800da1a:	d4e2      	bmi.n	800d9e2 <_fflush_r+0xe>
 800da1c:	89a3      	ldrh	r3, [r4, #12]
 800da1e:	059b      	lsls	r3, r3, #22
 800da20:	d4df      	bmi.n	800d9e2 <_fflush_r+0xe>
 800da22:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800da24:	f7ff fb60 	bl	800d0e8 <__retarget_lock_release_recursive>
 800da28:	e7db      	b.n	800d9e2 <_fflush_r+0xe>
	...

0800da2c <fiprintf>:
 800da2c:	b40e      	push	{r1, r2, r3}
 800da2e:	b517      	push	{r0, r1, r2, r4, lr}
 800da30:	4c05      	ldr	r4, [pc, #20]	@ (800da48 <fiprintf+0x1c>)
 800da32:	ab05      	add	r3, sp, #20
 800da34:	cb04      	ldmia	r3!, {r2}
 800da36:	0001      	movs	r1, r0
 800da38:	6820      	ldr	r0, [r4, #0]
 800da3a:	9301      	str	r3, [sp, #4]
 800da3c:	f7ff fcaa 	bl	800d394 <_vfiprintf_r>
 800da40:	bc1e      	pop	{r1, r2, r3, r4}
 800da42:	bc08      	pop	{r3}
 800da44:	b003      	add	sp, #12
 800da46:	4718      	bx	r3
 800da48:	20000120 	.word	0x20000120

0800da4c <_putc_r>:
 800da4c:	b570      	push	{r4, r5, r6, lr}
 800da4e:	0006      	movs	r6, r0
 800da50:	000d      	movs	r5, r1
 800da52:	0014      	movs	r4, r2
 800da54:	2800      	cmp	r0, #0
 800da56:	d004      	beq.n	800da62 <_putc_r+0x16>
 800da58:	6a03      	ldr	r3, [r0, #32]
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	d101      	bne.n	800da62 <_putc_r+0x16>
 800da5e:	f7ff f9c7 	bl	800cdf0 <__sinit>
 800da62:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800da64:	07db      	lsls	r3, r3, #31
 800da66:	d405      	bmi.n	800da74 <_putc_r+0x28>
 800da68:	89a3      	ldrh	r3, [r4, #12]
 800da6a:	059b      	lsls	r3, r3, #22
 800da6c:	d402      	bmi.n	800da74 <_putc_r+0x28>
 800da6e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800da70:	f7ff fb39 	bl	800d0e6 <__retarget_lock_acquire_recursive>
 800da74:	68a3      	ldr	r3, [r4, #8]
 800da76:	3b01      	subs	r3, #1
 800da78:	60a3      	str	r3, [r4, #8]
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	da05      	bge.n	800da8a <_putc_r+0x3e>
 800da7e:	69a2      	ldr	r2, [r4, #24]
 800da80:	4293      	cmp	r3, r2
 800da82:	db12      	blt.n	800daaa <_putc_r+0x5e>
 800da84:	b2eb      	uxtb	r3, r5
 800da86:	2b0a      	cmp	r3, #10
 800da88:	d00f      	beq.n	800daaa <_putc_r+0x5e>
 800da8a:	6823      	ldr	r3, [r4, #0]
 800da8c:	1c5a      	adds	r2, r3, #1
 800da8e:	6022      	str	r2, [r4, #0]
 800da90:	701d      	strb	r5, [r3, #0]
 800da92:	b2ed      	uxtb	r5, r5
 800da94:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800da96:	07db      	lsls	r3, r3, #31
 800da98:	d405      	bmi.n	800daa6 <_putc_r+0x5a>
 800da9a:	89a3      	ldrh	r3, [r4, #12]
 800da9c:	059b      	lsls	r3, r3, #22
 800da9e:	d402      	bmi.n	800daa6 <_putc_r+0x5a>
 800daa0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800daa2:	f7ff fb21 	bl	800d0e8 <__retarget_lock_release_recursive>
 800daa6:	0028      	movs	r0, r5
 800daa8:	bd70      	pop	{r4, r5, r6, pc}
 800daaa:	0029      	movs	r1, r5
 800daac:	0022      	movs	r2, r4
 800daae:	0030      	movs	r0, r6
 800dab0:	f000 f802 	bl	800dab8 <__swbuf_r>
 800dab4:	0005      	movs	r5, r0
 800dab6:	e7ed      	b.n	800da94 <_putc_r+0x48>

0800dab8 <__swbuf_r>:
 800dab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800daba:	0006      	movs	r6, r0
 800dabc:	000d      	movs	r5, r1
 800dabe:	0014      	movs	r4, r2
 800dac0:	2800      	cmp	r0, #0
 800dac2:	d004      	beq.n	800dace <__swbuf_r+0x16>
 800dac4:	6a03      	ldr	r3, [r0, #32]
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	d101      	bne.n	800dace <__swbuf_r+0x16>
 800daca:	f7ff f991 	bl	800cdf0 <__sinit>
 800dace:	69a3      	ldr	r3, [r4, #24]
 800dad0:	60a3      	str	r3, [r4, #8]
 800dad2:	89a3      	ldrh	r3, [r4, #12]
 800dad4:	071b      	lsls	r3, r3, #28
 800dad6:	d502      	bpl.n	800dade <__swbuf_r+0x26>
 800dad8:	6923      	ldr	r3, [r4, #16]
 800dada:	2b00      	cmp	r3, #0
 800dadc:	d109      	bne.n	800daf2 <__swbuf_r+0x3a>
 800dade:	0021      	movs	r1, r4
 800dae0:	0030      	movs	r0, r6
 800dae2:	f000 f82b 	bl	800db3c <__swsetup_r>
 800dae6:	2800      	cmp	r0, #0
 800dae8:	d003      	beq.n	800daf2 <__swbuf_r+0x3a>
 800daea:	2501      	movs	r5, #1
 800daec:	426d      	negs	r5, r5
 800daee:	0028      	movs	r0, r5
 800daf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800daf2:	6923      	ldr	r3, [r4, #16]
 800daf4:	6820      	ldr	r0, [r4, #0]
 800daf6:	b2ef      	uxtb	r7, r5
 800daf8:	1ac0      	subs	r0, r0, r3
 800dafa:	6963      	ldr	r3, [r4, #20]
 800dafc:	b2ed      	uxtb	r5, r5
 800dafe:	4283      	cmp	r3, r0
 800db00:	dc05      	bgt.n	800db0e <__swbuf_r+0x56>
 800db02:	0021      	movs	r1, r4
 800db04:	0030      	movs	r0, r6
 800db06:	f7ff ff65 	bl	800d9d4 <_fflush_r>
 800db0a:	2800      	cmp	r0, #0
 800db0c:	d1ed      	bne.n	800daea <__swbuf_r+0x32>
 800db0e:	68a3      	ldr	r3, [r4, #8]
 800db10:	3001      	adds	r0, #1
 800db12:	3b01      	subs	r3, #1
 800db14:	60a3      	str	r3, [r4, #8]
 800db16:	6823      	ldr	r3, [r4, #0]
 800db18:	1c5a      	adds	r2, r3, #1
 800db1a:	6022      	str	r2, [r4, #0]
 800db1c:	701f      	strb	r7, [r3, #0]
 800db1e:	6963      	ldr	r3, [r4, #20]
 800db20:	4283      	cmp	r3, r0
 800db22:	d004      	beq.n	800db2e <__swbuf_r+0x76>
 800db24:	89a3      	ldrh	r3, [r4, #12]
 800db26:	07db      	lsls	r3, r3, #31
 800db28:	d5e1      	bpl.n	800daee <__swbuf_r+0x36>
 800db2a:	2d0a      	cmp	r5, #10
 800db2c:	d1df      	bne.n	800daee <__swbuf_r+0x36>
 800db2e:	0021      	movs	r1, r4
 800db30:	0030      	movs	r0, r6
 800db32:	f7ff ff4f 	bl	800d9d4 <_fflush_r>
 800db36:	2800      	cmp	r0, #0
 800db38:	d0d9      	beq.n	800daee <__swbuf_r+0x36>
 800db3a:	e7d6      	b.n	800daea <__swbuf_r+0x32>

0800db3c <__swsetup_r>:
 800db3c:	4b2d      	ldr	r3, [pc, #180]	@ (800dbf4 <__swsetup_r+0xb8>)
 800db3e:	b570      	push	{r4, r5, r6, lr}
 800db40:	0005      	movs	r5, r0
 800db42:	6818      	ldr	r0, [r3, #0]
 800db44:	000c      	movs	r4, r1
 800db46:	2800      	cmp	r0, #0
 800db48:	d004      	beq.n	800db54 <__swsetup_r+0x18>
 800db4a:	6a03      	ldr	r3, [r0, #32]
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	d101      	bne.n	800db54 <__swsetup_r+0x18>
 800db50:	f7ff f94e 	bl	800cdf0 <__sinit>
 800db54:	230c      	movs	r3, #12
 800db56:	5ee2      	ldrsh	r2, [r4, r3]
 800db58:	0713      	lsls	r3, r2, #28
 800db5a:	d423      	bmi.n	800dba4 <__swsetup_r+0x68>
 800db5c:	06d3      	lsls	r3, r2, #27
 800db5e:	d407      	bmi.n	800db70 <__swsetup_r+0x34>
 800db60:	2309      	movs	r3, #9
 800db62:	602b      	str	r3, [r5, #0]
 800db64:	2340      	movs	r3, #64	@ 0x40
 800db66:	2001      	movs	r0, #1
 800db68:	4313      	orrs	r3, r2
 800db6a:	81a3      	strh	r3, [r4, #12]
 800db6c:	4240      	negs	r0, r0
 800db6e:	e03a      	b.n	800dbe6 <__swsetup_r+0xaa>
 800db70:	0752      	lsls	r2, r2, #29
 800db72:	d513      	bpl.n	800db9c <__swsetup_r+0x60>
 800db74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800db76:	2900      	cmp	r1, #0
 800db78:	d008      	beq.n	800db8c <__swsetup_r+0x50>
 800db7a:	0023      	movs	r3, r4
 800db7c:	3344      	adds	r3, #68	@ 0x44
 800db7e:	4299      	cmp	r1, r3
 800db80:	d002      	beq.n	800db88 <__swsetup_r+0x4c>
 800db82:	0028      	movs	r0, r5
 800db84:	f7ff fad8 	bl	800d138 <_free_r>
 800db88:	2300      	movs	r3, #0
 800db8a:	6363      	str	r3, [r4, #52]	@ 0x34
 800db8c:	2224      	movs	r2, #36	@ 0x24
 800db8e:	89a3      	ldrh	r3, [r4, #12]
 800db90:	4393      	bics	r3, r2
 800db92:	81a3      	strh	r3, [r4, #12]
 800db94:	2300      	movs	r3, #0
 800db96:	6063      	str	r3, [r4, #4]
 800db98:	6923      	ldr	r3, [r4, #16]
 800db9a:	6023      	str	r3, [r4, #0]
 800db9c:	2308      	movs	r3, #8
 800db9e:	89a2      	ldrh	r2, [r4, #12]
 800dba0:	4313      	orrs	r3, r2
 800dba2:	81a3      	strh	r3, [r4, #12]
 800dba4:	6923      	ldr	r3, [r4, #16]
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	d10b      	bne.n	800dbc2 <__swsetup_r+0x86>
 800dbaa:	21a0      	movs	r1, #160	@ 0xa0
 800dbac:	2280      	movs	r2, #128	@ 0x80
 800dbae:	89a3      	ldrh	r3, [r4, #12]
 800dbb0:	0089      	lsls	r1, r1, #2
 800dbb2:	0092      	lsls	r2, r2, #2
 800dbb4:	400b      	ands	r3, r1
 800dbb6:	4293      	cmp	r3, r2
 800dbb8:	d003      	beq.n	800dbc2 <__swsetup_r+0x86>
 800dbba:	0021      	movs	r1, r4
 800dbbc:	0028      	movs	r0, r5
 800dbbe:	f000 f869 	bl	800dc94 <__smakebuf_r>
 800dbc2:	230c      	movs	r3, #12
 800dbc4:	5ee2      	ldrsh	r2, [r4, r3]
 800dbc6:	2101      	movs	r1, #1
 800dbc8:	0013      	movs	r3, r2
 800dbca:	400b      	ands	r3, r1
 800dbcc:	420a      	tst	r2, r1
 800dbce:	d00b      	beq.n	800dbe8 <__swsetup_r+0xac>
 800dbd0:	2300      	movs	r3, #0
 800dbd2:	60a3      	str	r3, [r4, #8]
 800dbd4:	6963      	ldr	r3, [r4, #20]
 800dbd6:	425b      	negs	r3, r3
 800dbd8:	61a3      	str	r3, [r4, #24]
 800dbda:	2000      	movs	r0, #0
 800dbdc:	6923      	ldr	r3, [r4, #16]
 800dbde:	4283      	cmp	r3, r0
 800dbe0:	d101      	bne.n	800dbe6 <__swsetup_r+0xaa>
 800dbe2:	0613      	lsls	r3, r2, #24
 800dbe4:	d4be      	bmi.n	800db64 <__swsetup_r+0x28>
 800dbe6:	bd70      	pop	{r4, r5, r6, pc}
 800dbe8:	0791      	lsls	r1, r2, #30
 800dbea:	d400      	bmi.n	800dbee <__swsetup_r+0xb2>
 800dbec:	6963      	ldr	r3, [r4, #20]
 800dbee:	60a3      	str	r3, [r4, #8]
 800dbf0:	e7f3      	b.n	800dbda <__swsetup_r+0x9e>
 800dbf2:	46c0      	nop			@ (mov r8, r8)
 800dbf4:	20000120 	.word	0x20000120

0800dbf8 <_sbrk_r>:
 800dbf8:	2300      	movs	r3, #0
 800dbfa:	b570      	push	{r4, r5, r6, lr}
 800dbfc:	4d06      	ldr	r5, [pc, #24]	@ (800dc18 <_sbrk_r+0x20>)
 800dbfe:	0004      	movs	r4, r0
 800dc00:	0008      	movs	r0, r1
 800dc02:	602b      	str	r3, [r5, #0]
 800dc04:	f7f3 fe6e 	bl	80018e4 <_sbrk>
 800dc08:	1c43      	adds	r3, r0, #1
 800dc0a:	d103      	bne.n	800dc14 <_sbrk_r+0x1c>
 800dc0c:	682b      	ldr	r3, [r5, #0]
 800dc0e:	2b00      	cmp	r3, #0
 800dc10:	d000      	beq.n	800dc14 <_sbrk_r+0x1c>
 800dc12:	6023      	str	r3, [r4, #0]
 800dc14:	bd70      	pop	{r4, r5, r6, pc}
 800dc16:	46c0      	nop			@ (mov r8, r8)
 800dc18:	20002118 	.word	0x20002118

0800dc1c <memchr>:
 800dc1c:	b2c9      	uxtb	r1, r1
 800dc1e:	1882      	adds	r2, r0, r2
 800dc20:	4290      	cmp	r0, r2
 800dc22:	d101      	bne.n	800dc28 <memchr+0xc>
 800dc24:	2000      	movs	r0, #0
 800dc26:	4770      	bx	lr
 800dc28:	7803      	ldrb	r3, [r0, #0]
 800dc2a:	428b      	cmp	r3, r1
 800dc2c:	d0fb      	beq.n	800dc26 <memchr+0xa>
 800dc2e:	3001      	adds	r0, #1
 800dc30:	e7f6      	b.n	800dc20 <memchr+0x4>

0800dc32 <abort>:
 800dc32:	2006      	movs	r0, #6
 800dc34:	b510      	push	{r4, lr}
 800dc36:	f000 f897 	bl	800dd68 <raise>
 800dc3a:	2001      	movs	r0, #1
 800dc3c:	f7f3 fde0 	bl	8001800 <_exit>

0800dc40 <__swhatbuf_r>:
 800dc40:	b570      	push	{r4, r5, r6, lr}
 800dc42:	000e      	movs	r6, r1
 800dc44:	001d      	movs	r5, r3
 800dc46:	230e      	movs	r3, #14
 800dc48:	5ec9      	ldrsh	r1, [r1, r3]
 800dc4a:	0014      	movs	r4, r2
 800dc4c:	b096      	sub	sp, #88	@ 0x58
 800dc4e:	2900      	cmp	r1, #0
 800dc50:	da0c      	bge.n	800dc6c <__swhatbuf_r+0x2c>
 800dc52:	89b2      	ldrh	r2, [r6, #12]
 800dc54:	2380      	movs	r3, #128	@ 0x80
 800dc56:	0011      	movs	r1, r2
 800dc58:	4019      	ands	r1, r3
 800dc5a:	421a      	tst	r2, r3
 800dc5c:	d114      	bne.n	800dc88 <__swhatbuf_r+0x48>
 800dc5e:	2380      	movs	r3, #128	@ 0x80
 800dc60:	00db      	lsls	r3, r3, #3
 800dc62:	2000      	movs	r0, #0
 800dc64:	6029      	str	r1, [r5, #0]
 800dc66:	6023      	str	r3, [r4, #0]
 800dc68:	b016      	add	sp, #88	@ 0x58
 800dc6a:	bd70      	pop	{r4, r5, r6, pc}
 800dc6c:	466a      	mov	r2, sp
 800dc6e:	f000 f885 	bl	800dd7c <_fstat_r>
 800dc72:	2800      	cmp	r0, #0
 800dc74:	dbed      	blt.n	800dc52 <__swhatbuf_r+0x12>
 800dc76:	23f0      	movs	r3, #240	@ 0xf0
 800dc78:	9901      	ldr	r1, [sp, #4]
 800dc7a:	021b      	lsls	r3, r3, #8
 800dc7c:	4019      	ands	r1, r3
 800dc7e:	4b04      	ldr	r3, [pc, #16]	@ (800dc90 <__swhatbuf_r+0x50>)
 800dc80:	18c9      	adds	r1, r1, r3
 800dc82:	424b      	negs	r3, r1
 800dc84:	4159      	adcs	r1, r3
 800dc86:	e7ea      	b.n	800dc5e <__swhatbuf_r+0x1e>
 800dc88:	2100      	movs	r1, #0
 800dc8a:	2340      	movs	r3, #64	@ 0x40
 800dc8c:	e7e9      	b.n	800dc62 <__swhatbuf_r+0x22>
 800dc8e:	46c0      	nop			@ (mov r8, r8)
 800dc90:	ffffe000 	.word	0xffffe000

0800dc94 <__smakebuf_r>:
 800dc94:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dc96:	2602      	movs	r6, #2
 800dc98:	898b      	ldrh	r3, [r1, #12]
 800dc9a:	0005      	movs	r5, r0
 800dc9c:	000c      	movs	r4, r1
 800dc9e:	b085      	sub	sp, #20
 800dca0:	4233      	tst	r3, r6
 800dca2:	d007      	beq.n	800dcb4 <__smakebuf_r+0x20>
 800dca4:	0023      	movs	r3, r4
 800dca6:	3347      	adds	r3, #71	@ 0x47
 800dca8:	6023      	str	r3, [r4, #0]
 800dcaa:	6123      	str	r3, [r4, #16]
 800dcac:	2301      	movs	r3, #1
 800dcae:	6163      	str	r3, [r4, #20]
 800dcb0:	b005      	add	sp, #20
 800dcb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dcb4:	ab03      	add	r3, sp, #12
 800dcb6:	aa02      	add	r2, sp, #8
 800dcb8:	f7ff ffc2 	bl	800dc40 <__swhatbuf_r>
 800dcbc:	9f02      	ldr	r7, [sp, #8]
 800dcbe:	9001      	str	r0, [sp, #4]
 800dcc0:	0039      	movs	r1, r7
 800dcc2:	0028      	movs	r0, r5
 800dcc4:	f7ff faae 	bl	800d224 <_malloc_r>
 800dcc8:	2800      	cmp	r0, #0
 800dcca:	d108      	bne.n	800dcde <__smakebuf_r+0x4a>
 800dccc:	220c      	movs	r2, #12
 800dcce:	5ea3      	ldrsh	r3, [r4, r2]
 800dcd0:	059a      	lsls	r2, r3, #22
 800dcd2:	d4ed      	bmi.n	800dcb0 <__smakebuf_r+0x1c>
 800dcd4:	2203      	movs	r2, #3
 800dcd6:	4393      	bics	r3, r2
 800dcd8:	431e      	orrs	r6, r3
 800dcda:	81a6      	strh	r6, [r4, #12]
 800dcdc:	e7e2      	b.n	800dca4 <__smakebuf_r+0x10>
 800dcde:	2380      	movs	r3, #128	@ 0x80
 800dce0:	89a2      	ldrh	r2, [r4, #12]
 800dce2:	6020      	str	r0, [r4, #0]
 800dce4:	4313      	orrs	r3, r2
 800dce6:	81a3      	strh	r3, [r4, #12]
 800dce8:	9b03      	ldr	r3, [sp, #12]
 800dcea:	6120      	str	r0, [r4, #16]
 800dcec:	6167      	str	r7, [r4, #20]
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	d00c      	beq.n	800dd0c <__smakebuf_r+0x78>
 800dcf2:	0028      	movs	r0, r5
 800dcf4:	230e      	movs	r3, #14
 800dcf6:	5ee1      	ldrsh	r1, [r4, r3]
 800dcf8:	f000 f852 	bl	800dda0 <_isatty_r>
 800dcfc:	2800      	cmp	r0, #0
 800dcfe:	d005      	beq.n	800dd0c <__smakebuf_r+0x78>
 800dd00:	2303      	movs	r3, #3
 800dd02:	89a2      	ldrh	r2, [r4, #12]
 800dd04:	439a      	bics	r2, r3
 800dd06:	3b02      	subs	r3, #2
 800dd08:	4313      	orrs	r3, r2
 800dd0a:	81a3      	strh	r3, [r4, #12]
 800dd0c:	89a3      	ldrh	r3, [r4, #12]
 800dd0e:	9a01      	ldr	r2, [sp, #4]
 800dd10:	4313      	orrs	r3, r2
 800dd12:	81a3      	strh	r3, [r4, #12]
 800dd14:	e7cc      	b.n	800dcb0 <__smakebuf_r+0x1c>

0800dd16 <_raise_r>:
 800dd16:	b570      	push	{r4, r5, r6, lr}
 800dd18:	0004      	movs	r4, r0
 800dd1a:	000d      	movs	r5, r1
 800dd1c:	291f      	cmp	r1, #31
 800dd1e:	d904      	bls.n	800dd2a <_raise_r+0x14>
 800dd20:	2316      	movs	r3, #22
 800dd22:	6003      	str	r3, [r0, #0]
 800dd24:	2001      	movs	r0, #1
 800dd26:	4240      	negs	r0, r0
 800dd28:	bd70      	pop	{r4, r5, r6, pc}
 800dd2a:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800dd2c:	2b00      	cmp	r3, #0
 800dd2e:	d004      	beq.n	800dd3a <_raise_r+0x24>
 800dd30:	008a      	lsls	r2, r1, #2
 800dd32:	189b      	adds	r3, r3, r2
 800dd34:	681a      	ldr	r2, [r3, #0]
 800dd36:	2a00      	cmp	r2, #0
 800dd38:	d108      	bne.n	800dd4c <_raise_r+0x36>
 800dd3a:	0020      	movs	r0, r4
 800dd3c:	f000 f854 	bl	800dde8 <_getpid_r>
 800dd40:	002a      	movs	r2, r5
 800dd42:	0001      	movs	r1, r0
 800dd44:	0020      	movs	r0, r4
 800dd46:	f000 f83d 	bl	800ddc4 <_kill_r>
 800dd4a:	e7ed      	b.n	800dd28 <_raise_r+0x12>
 800dd4c:	2a01      	cmp	r2, #1
 800dd4e:	d009      	beq.n	800dd64 <_raise_r+0x4e>
 800dd50:	1c51      	adds	r1, r2, #1
 800dd52:	d103      	bne.n	800dd5c <_raise_r+0x46>
 800dd54:	2316      	movs	r3, #22
 800dd56:	6003      	str	r3, [r0, #0]
 800dd58:	2001      	movs	r0, #1
 800dd5a:	e7e5      	b.n	800dd28 <_raise_r+0x12>
 800dd5c:	2100      	movs	r1, #0
 800dd5e:	0028      	movs	r0, r5
 800dd60:	6019      	str	r1, [r3, #0]
 800dd62:	4790      	blx	r2
 800dd64:	2000      	movs	r0, #0
 800dd66:	e7df      	b.n	800dd28 <_raise_r+0x12>

0800dd68 <raise>:
 800dd68:	b510      	push	{r4, lr}
 800dd6a:	4b03      	ldr	r3, [pc, #12]	@ (800dd78 <raise+0x10>)
 800dd6c:	0001      	movs	r1, r0
 800dd6e:	6818      	ldr	r0, [r3, #0]
 800dd70:	f7ff ffd1 	bl	800dd16 <_raise_r>
 800dd74:	bd10      	pop	{r4, pc}
 800dd76:	46c0      	nop			@ (mov r8, r8)
 800dd78:	20000120 	.word	0x20000120

0800dd7c <_fstat_r>:
 800dd7c:	2300      	movs	r3, #0
 800dd7e:	b570      	push	{r4, r5, r6, lr}
 800dd80:	4d06      	ldr	r5, [pc, #24]	@ (800dd9c <_fstat_r+0x20>)
 800dd82:	0004      	movs	r4, r0
 800dd84:	0008      	movs	r0, r1
 800dd86:	0011      	movs	r1, r2
 800dd88:	602b      	str	r3, [r5, #0]
 800dd8a:	f7f3 fd89 	bl	80018a0 <_fstat>
 800dd8e:	1c43      	adds	r3, r0, #1
 800dd90:	d103      	bne.n	800dd9a <_fstat_r+0x1e>
 800dd92:	682b      	ldr	r3, [r5, #0]
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	d000      	beq.n	800dd9a <_fstat_r+0x1e>
 800dd98:	6023      	str	r3, [r4, #0]
 800dd9a:	bd70      	pop	{r4, r5, r6, pc}
 800dd9c:	20002118 	.word	0x20002118

0800dda0 <_isatty_r>:
 800dda0:	2300      	movs	r3, #0
 800dda2:	b570      	push	{r4, r5, r6, lr}
 800dda4:	4d06      	ldr	r5, [pc, #24]	@ (800ddc0 <_isatty_r+0x20>)
 800dda6:	0004      	movs	r4, r0
 800dda8:	0008      	movs	r0, r1
 800ddaa:	602b      	str	r3, [r5, #0]
 800ddac:	f7f3 fd86 	bl	80018bc <_isatty>
 800ddb0:	1c43      	adds	r3, r0, #1
 800ddb2:	d103      	bne.n	800ddbc <_isatty_r+0x1c>
 800ddb4:	682b      	ldr	r3, [r5, #0]
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d000      	beq.n	800ddbc <_isatty_r+0x1c>
 800ddba:	6023      	str	r3, [r4, #0]
 800ddbc:	bd70      	pop	{r4, r5, r6, pc}
 800ddbe:	46c0      	nop			@ (mov r8, r8)
 800ddc0:	20002118 	.word	0x20002118

0800ddc4 <_kill_r>:
 800ddc4:	2300      	movs	r3, #0
 800ddc6:	b570      	push	{r4, r5, r6, lr}
 800ddc8:	4d06      	ldr	r5, [pc, #24]	@ (800dde4 <_kill_r+0x20>)
 800ddca:	0004      	movs	r4, r0
 800ddcc:	0008      	movs	r0, r1
 800ddce:	0011      	movs	r1, r2
 800ddd0:	602b      	str	r3, [r5, #0]
 800ddd2:	f7f3 fd05 	bl	80017e0 <_kill>
 800ddd6:	1c43      	adds	r3, r0, #1
 800ddd8:	d103      	bne.n	800dde2 <_kill_r+0x1e>
 800ddda:	682b      	ldr	r3, [r5, #0]
 800dddc:	2b00      	cmp	r3, #0
 800ddde:	d000      	beq.n	800dde2 <_kill_r+0x1e>
 800dde0:	6023      	str	r3, [r4, #0]
 800dde2:	bd70      	pop	{r4, r5, r6, pc}
 800dde4:	20002118 	.word	0x20002118

0800dde8 <_getpid_r>:
 800dde8:	b510      	push	{r4, lr}
 800ddea:	f7f3 fcf3 	bl	80017d4 <_getpid>
 800ddee:	bd10      	pop	{r4, pc}

0800ddf0 <_init>:
 800ddf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ddf2:	46c0      	nop			@ (mov r8, r8)
 800ddf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ddf6:	bc08      	pop	{r3}
 800ddf8:	469e      	mov	lr, r3
 800ddfa:	4770      	bx	lr

0800ddfc <_fini>:
 800ddfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ddfe:	46c0      	nop			@ (mov r8, r8)
 800de00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800de02:	bc08      	pop	{r3}
 800de04:	469e      	mov	lr, r3
 800de06:	4770      	bx	lr
