Simulator report for Processor
Wed Dec 12 00:35:20 2012
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|content
  6. |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|content
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------+
; Simulator Summary                             ;
+-----------------------------+-----------------+
; Type                        ; Value           ;
+-----------------------------+-----------------+
; Simulation Start Time       ; 0 ps            ;
; Simulation End Time         ; 1.0 us          ;
; Simulation Netlist Size     ; 402 nodes       ;
; Simulation Coverage         ;      60.80 %    ;
; Total Number of Transitions ; 1554            ;
; Simulation Breakpoints      ; 0               ;
; Family                      ; FLEX10K         ;
; Device                      ; EPF10K70RC240-4 ;
+-----------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+-------------------------------------------------------------------------+
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|content ;
+-------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+-----------------------------------------------------------------------------------+
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|content ;
+-----------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      60.80 % ;
; Total nodes checked                                 ; 402          ;
; Total output ports checked                          ; 398          ;
; Total output ports with complete 1/0-value coverage ; 242          ;
; Total output ports with no 1/0-value coverage       ; 148          ;
; Total output ports with no 1-value coverage         ; 149          ;
; Total output ports with no 0-value coverage         ; 155          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                  ; Output Port Name                                                                                ; Output Port Type ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; |processor|controller:inst3|ALUArg                                                         ; |processor|controller:inst3|ALUArg                                                              ; data_out0        ;
; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; data_out0        ;
; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; data_out0        ;
; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ; cout             ;
; |processor|program_counter:inst|a_out[0]                                                   ; |processor|program_counter:inst|a_out[0]                                                        ; data_out0        ;
; |processor|program_counter:inst|a_out[0]                                                   ; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][4]              ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[4]                            ; dataout          ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][10]             ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[10]                           ; dataout          ;
; |processor|mux_3bit:inst10|mux2_out[1]~3                                                   ; |processor|mux_3bit:inst10|mux2_out[1]~3                                                        ; data_out0        ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][3]              ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[3]                            ; dataout          ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][9]              ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[9]                            ; dataout          ;
; |processor|mux_3bit:inst10|mux2_out[0]~4                                                   ; |processor|mux_3bit:inst10|mux2_out[0]~4                                                        ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~40                                         ; |processor|eightbit_register_file:inst9|regfile~40                                              ; data_out0        ;
; |processor|mux:inst14|mux1_out[5]~10                                                       ; |processor|mux:inst14|mux1_out[5]~10                                                            ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~41                                         ; |processor|eightbit_register_file:inst9|regfile~41                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~42                                         ; |processor|eightbit_register_file:inst9|regfile~42                                              ; data_out0        ;
; |processor|mux:inst14|mux1_out[4]~11                                                       ; |processor|mux:inst14|mux1_out[4]~11                                                            ; data_out0        ;
; |processor|mux:inst14|mux1_out[3]~12                                                       ; |processor|mux:inst14|mux1_out[3]~12                                                            ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~46                                         ; |processor|eightbit_register_file:inst9|regfile~46                                              ; data_out0        ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][2]              ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[2]                            ; dataout          ;
; |processor|mux:inst14|mux1_out[2]~13                                                       ; |processor|mux:inst14|mux1_out[2]~13                                                            ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~47                                         ; |processor|eightbit_register_file:inst9|regfile~47                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~48                                         ; |processor|eightbit_register_file:inst9|regfile~48                                              ; data_out0        ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][1]              ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[1]                            ; dataout          ;
; |processor|mux:inst14|mux1_out[1]~14                                                       ; |processor|mux:inst14|mux1_out[1]~14                                                            ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~50                                         ; |processor|eightbit_register_file:inst9|regfile~50                                              ; data_out0        ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][0]              ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[0]                            ; dataout          ;
; |processor|mux:inst14|mux1_out[0]~15                                                       ; |processor|mux:inst14|mux1_out[0]~15                                                            ; data_out0        ;
; |processor|controller:inst3|ALUOp[2]                                                       ; |processor|controller:inst3|ALUOp[2]                                                            ; data_out0        ;
; |processor|controller:inst3|ALUSrc                                                         ; |processor|controller:inst3|ALUSrc                                                              ; data_out0        ;
; |processor|alu_control:inst1|result[2]~3                                                   ; |processor|alu_control:inst1|result[2]~3                                                        ; data_out0        ;
; |processor|alu_control:inst1|result[1]~4                                                   ; |processor|alu_control:inst1|result[1]~4                                                        ; data_out0        ;
; |processor|controller:inst3|ALUOp[0]                                                       ; |processor|controller:inst3|ALUOp[0]                                                            ; data_out0        ;
; |processor|alu_control:inst1|result[0]~5                                                   ; |processor|alu_control:inst1|result[0]~5                                                        ; data_out0        ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][6]              ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[6]                            ; dataout          ;
; |processor|eightbit_register_file:inst9|regfile~52                                         ; |processor|eightbit_register_file:inst9|regfile~52                                              ; data_out0        ;
; |processor|alu:inst12|result~17                                                            ; |processor|alu:inst12|result~17                                                                 ; data_out0        ;
; |processor|alu:inst12|Mux6~0                                                               ; |processor|alu:inst12|Mux6~0                                                                    ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~1                                                         ; |processor|alu:inst12|ShiftLeft0~1                                                              ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~2                                                         ; |processor|alu:inst12|ShiftLeft0~2                                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~54                                         ; |processor|eightbit_register_file:inst9|regfile~54                                              ; data_out0        ;
; |processor|alu:inst12|result~0                                                             ; |processor|alu:inst12|result~0                                                                  ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~3                                                         ; |processor|alu:inst12|ShiftLeft0~3                                                              ; data_out0        ;
; |processor|alu:inst12|Mux6~1                                                               ; |processor|alu:inst12|Mux6~1                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux6~2                                                               ; |processor|alu:inst12|Mux6~2                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux6~3                                                               ; |processor|alu:inst12|Mux6~3                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux6~4                                                               ; |processor|alu:inst12|Mux6~4                                                                    ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]  ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]       ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]  ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT  ; cout             ;
; |processor|alu:inst12|Mux6~5                                                               ; |processor|alu:inst12|Mux6~5                                                                    ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]  ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]       ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]  ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT  ; cout             ;
; |processor|alu:inst12|Mux6~6                                                               ; |processor|alu:inst12|Mux6~6                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux6~7                                                               ; |processor|alu:inst12|Mux6~7                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux6~8                                                               ; |processor|alu:inst12|Mux6~8                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux6~9                                                               ; |processor|alu:inst12|Mux6~9                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux6~10                                                              ; |processor|alu:inst12|Mux6~10                                                                   ; data_out0        ;
; |processor|alu:inst12|Mux6~11                                                              ; |processor|alu:inst12|Mux6~11                                                                   ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~58                                         ; |processor|eightbit_register_file:inst9|regfile~58                                              ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~0                                                        ; |processor|alu:inst12|ShiftRight0~0                                                             ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~1                                                        ; |processor|alu:inst12|ShiftRight0~1                                                             ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~2                                                        ; |processor|alu:inst12|ShiftRight0~2                                                             ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~3                                                        ; |processor|alu:inst12|ShiftRight0~3                                                             ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~62                                         ; |processor|eightbit_register_file:inst9|regfile~62                                              ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~5                                                         ; |processor|alu:inst12|ShiftLeft0~5                                                              ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~5                                                        ; |processor|alu:inst12|ShiftRight0~5                                                             ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~6                                                        ; |processor|alu:inst12|ShiftRight0~6                                                             ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~7                                                        ; |processor|alu:inst12|ShiftRight0~7                                                             ; data_out0        ;
; |processor|alu:inst12|Mux6~12                                                              ; |processor|alu:inst12|Mux6~12                                                                   ; data_out0        ;
; |processor|alu:inst12|result~8                                                             ; |processor|alu:inst12|result~8                                                                  ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]  ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]       ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]  ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT  ; cout             ;
; |processor|alu:inst12|Mux7~0                                                               ; |processor|alu:inst12|Mux7~0                                                                    ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~8                                                        ; |processor|alu:inst12|ShiftRight0~8                                                             ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~8                                                         ; |processor|alu:inst12|ShiftLeft0~8                                                              ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~9                                                         ; |processor|alu:inst12|ShiftLeft0~9                                                              ; data_out0        ;
; |processor|alu:inst12|Mux7~1                                                               ; |processor|alu:inst12|Mux7~1                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux7~2                                                               ; |processor|alu:inst12|Mux7~2                                                                    ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]  ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]       ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]  ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT  ; cout             ;
; |processor|alu:inst12|Mux7~3                                                               ; |processor|alu:inst12|Mux7~3                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux7~4                                                               ; |processor|alu:inst12|Mux7~4                                                                    ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~14                                                        ; |processor|alu:inst12|ShiftLeft0~14                                                             ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~13                                                       ; |processor|alu:inst12|ShiftRight0~13                                                            ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~15                                                       ; |processor|alu:inst12|ShiftRight0~15                                                            ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~16                                                       ; |processor|alu:inst12|ShiftRight0~16                                                            ; data_out0        ;
; |processor|alu:inst12|Mux7~5                                                               ; |processor|alu:inst12|Mux7~5                                                                    ; data_out0        ;
; |processor|mux:inst5|mux1_out[4]~14                                                        ; |processor|mux:inst5|mux1_out[4]~14                                                             ; data_out0        ;
; |processor|mux:inst5|mux1_out[3]~16                                                        ; |processor|mux:inst5|mux1_out[3]~16                                                             ; data_out0        ;
; |processor|mux:inst5|mux1_out[2]~18                                                        ; |processor|mux:inst5|mux1_out[2]~18                                                             ; data_out0        ;
; |processor|mux:inst5|mux1_out[2]~19                                                        ; |processor|mux:inst5|mux1_out[2]~19                                                             ; data_out0        ;
; |processor|mux:inst5|mux1_out[1]~20                                                        ; |processor|mux:inst5|mux1_out[1]~20                                                             ; data_out0        ;
; |processor|mux:inst5|mux1_out[1]~21                                                        ; |processor|mux:inst5|mux1_out[1]~21                                                             ; data_out0        ;
; |processor|mux:inst5|mux1_out[0]~23                                                        ; |processor|mux:inst5|mux1_out[0]~23                                                             ; data_out0        ;
; |processor|program_counter:inst|a_out[1]                                                   ; |processor|program_counter:inst|a_out[1]                                                        ; data_out0        ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][13]             ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[13]                           ; dataout          ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][12]             ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[12]                           ; dataout          ;
; |processor|Clock1Hz:inst21|cnt                                                             ; |processor|Clock1Hz:inst21|cnt                                                                  ; data_out0        ;
; |processor|mux:inst17|mux1_out[7]~8                                                        ; |processor|mux:inst17|mux1_out[7]~8                                                             ; data_out0        ;
; |processor|rtl~2                                                                           ; |processor|rtl~2                                                                                ; data_out0        ;
; |processor|rtl~0                                                                           ; |processor|rtl~0                                                                                ; data_out0        ;
; |processor|rtl~3                                                                           ; |processor|rtl~3                                                                                ; data_out0        ;
; |processor|mux:inst17|mux1_out[5]~10                                                       ; |processor|mux:inst17|mux1_out[5]~10                                                            ; data_out0        ;
; |processor|mux:inst17|mux1_out[4]~11                                                       ; |processor|mux:inst17|mux1_out[4]~11                                                            ; data_out0        ;
; |processor|mux:inst17|mux1_out[3]~12                                                       ; |processor|mux:inst17|mux1_out[3]~12                                                            ; data_out0        ;
; |processor|mux:inst17|mux1_out[2]~13                                                       ; |processor|mux:inst17|mux1_out[2]~13                                                            ; data_out0        ;
; |processor|mux:inst17|mux1_out[1]~14                                                       ; |processor|mux:inst17|mux1_out[1]~14                                                            ; data_out0        ;
; |processor|mux:inst17|mux1_out[0]~15                                                       ; |processor|mux:inst17|mux1_out[0]~15                                                            ; data_out0        ;
; |processor|mux:inst17|mux1_out[0]~16                                                       ; |processor|mux:inst17|mux1_out[0]~16                                                            ; data_out0        ;
; |processor|mux:inst5|mux1_out[0]~24                                                        ; |processor|mux:inst5|mux1_out[0]~24                                                             ; data_out0        ;
; |processor|alu:inst12|Mux0~5                                                               ; |processor|alu:inst12|Mux0~5                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux0~6                                                               ; |processor|alu:inst12|Mux0~6                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux0~10                                                              ; |processor|alu:inst12|Mux0~10                                                                   ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~19                                                        ; |processor|alu:inst12|ShiftLeft0~19                                                             ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~20                                                        ; |processor|alu:inst12|ShiftLeft0~20                                                             ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~21                                                        ; |processor|alu:inst12|ShiftLeft0~21                                                             ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~22                                                        ; |processor|alu:inst12|ShiftLeft0~22                                                             ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~25                                                        ; |processor|alu:inst12|ShiftLeft0~25                                                             ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~26                                                        ; |processor|alu:inst12|ShiftLeft0~26                                                             ; data_out0        ;
; |processor|alu:inst12|Mux0~11                                                              ; |processor|alu:inst12|Mux0~11                                                                   ; data_out0        ;
; |processor|alu:inst12|Mux0~13                                                              ; |processor|alu:inst12|Mux0~13                                                                   ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]  ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]       ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]  ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT  ; cout             ;
; |processor|alu:inst12|Mux1~5                                                               ; |processor|alu:inst12|Mux1~5                                                                    ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]  ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]       ; data_out0        ;
; |processor|alu:inst12|Mux1~7                                                               ; |processor|alu:inst12|Mux1~7                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux1~9                                                               ; |processor|alu:inst12|Mux1~9                                                                    ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~29                                                        ; |processor|alu:inst12|ShiftLeft0~29                                                             ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~30                                                        ; |processor|alu:inst12|ShiftLeft0~30                                                             ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~31                                                        ; |processor|alu:inst12|ShiftLeft0~31                                                             ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]  ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]       ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]  ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT  ; cout             ;
; |processor|alu:inst12|Mux2~4                                                               ; |processor|alu:inst12|Mux2~4                                                                    ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]  ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]       ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]  ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT  ; cout             ;
; |processor|alu:inst12|Mux2~6                                                               ; |processor|alu:inst12|Mux2~6                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux2~7                                                               ; |processor|alu:inst12|Mux2~17                                                                   ; cascout          ;
; |processor|alu:inst12|result~21                                                            ; |processor|alu:inst12|result~21                                                                 ; data_out0        ;
; |processor|alu:inst12|Mux2~8                                                               ; |processor|alu:inst12|Mux2~8                                                                    ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~33                                                        ; |processor|alu:inst12|ShiftLeft0~33                                                             ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~34                                                        ; |processor|alu:inst12|ShiftLeft0~34                                                             ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~35                                                        ; |processor|alu:inst12|ShiftLeft0~35                                                             ; data_out0        ;
; |processor|alu:inst12|Mux2~9                                                               ; |processor|alu:inst12|Mux2~9                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux2~11                                                              ; |processor|alu:inst12|Mux2~11                                                                   ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]  ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]       ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]  ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT  ; cout             ;
; |processor|alu:inst12|Mux3~4                                                               ; |processor|alu:inst12|Mux3~4                                                                    ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]  ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]       ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]  ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT  ; cout             ;
; |processor|alu:inst12|Mux3~6                                                               ; |processor|alu:inst12|Mux3~6                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux3~7                                                               ; |processor|alu:inst12|Mux3~17                                                                   ; cascout          ;
; |processor|alu:inst12|result~12                                                            ; |processor|alu:inst12|result~12                                                                 ; data_out0        ;
; |processor|alu:inst12|Mux3~8                                                               ; |processor|alu:inst12|Mux3~8                                                                    ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~36                                                        ; |processor|alu:inst12|ShiftLeft0~36                                                             ; data_out0        ;
; |processor|alu:inst12|Mux3~9                                                               ; |processor|alu:inst12|Mux3~9                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux3~11                                                              ; |processor|alu:inst12|Mux3~11                                                                   ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]  ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]       ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]  ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT  ; cout             ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]  ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]       ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]  ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT  ; cout             ;
; |processor|alu:inst12|Mux4~4                                                               ; |processor|alu:inst12|Mux4~4                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux4~7                                                               ; |processor|alu:inst12|Mux4~7                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux4~8                                                               ; |processor|alu:inst12|Mux4~8                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux4~9                                                               ; |processor|alu:inst12|Mux4~29                                                                   ; cascout          ;
; |processor|alu:inst12|result~19                                                            ; |processor|alu:inst12|result~19                                                                 ; data_out0        ;
; |processor|alu:inst12|Mux4~10                                                              ; |processor|alu:inst12|Mux4~10                                                                   ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~38                                                        ; |processor|alu:inst12|ShiftLeft0~38                                                             ; data_out0        ;
; |processor|alu:inst12|Mux4~11                                                              ; |processor|alu:inst12|Mux4~11                                                                   ; data_out0        ;
; |processor|alu:inst12|Mux4~20                                                              ; |processor|alu:inst12|Mux4~20                                                                   ; data_out0        ;
; |processor|alu:inst12|Mux5~5                                                               ; |processor|alu:inst12|Mux5~28                                                                   ; cascout          ;
; |processor|alu:inst12|result~10                                                            ; |processor|alu:inst12|result~10                                                                 ; data_out0        ;
; |processor|alu:inst12|Mux5~6                                                               ; |processor|alu:inst12|Mux5~6                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux5~7                                                               ; |processor|alu:inst12|Mux5~7                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux5~21                                                              ; |processor|alu:inst12|Mux5~21                                                                   ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~40                                                        ; |processor|alu:inst12|ShiftLeft0~81                                                             ; cascout          ;
; |processor|alu:inst12|ShiftLeft0~42                                                        ; |processor|alu:inst12|ShiftLeft0~42                                                             ; data_out0        ;
; |processor|alu:inst12|Equal0~4                                                             ; |processor|alu:inst12|Equal0~9                                                                  ; cascout          ;
; |processor|alu:inst12|Equal0~6                                                             ; |processor|alu:inst12|Equal0~6                                                                  ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|unreg_res_node[8]                     ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|unreg_res_node[8]                          ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]  ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]       ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]  ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT  ; cout             ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]  ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]       ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]  ; |processor|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT  ; cout             ;
; |processor|alu:inst12|Mux4~16                                                              ; |processor|alu:inst12|Mux4~16                                                                   ; data_out0        ;
; |processor|alu:inst12|Mux4~17                                                              ; |processor|alu:inst12|Mux4~35                                                                   ; cascout          ;
; |processor|alu:inst12|Mux4~21                                                              ; |processor|alu:inst12|Mux4~21                                                                   ; data_out0        ;
; |processor|alu:inst12|Mux5~12                                                              ; |processor|alu:inst12|Mux5~33                                                                   ; cascout          ;
; |processor|alu:inst12|Mux5~22                                                              ; |processor|alu:inst12|Mux5~22                                                                   ; data_out0        ;
; |processor|alu:inst12|Mux5~19                                                              ; |processor|alu:inst12|Mux5~37                                                                   ; cascout          ;
; |processor|alu:inst12|Mux5~23                                                              ; |processor|alu:inst12|Mux5~23                                                                   ; data_out0        ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][7]~0  ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][7]~0       ; data_out0        ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][7]~1  ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][7]~1       ; data_out0        ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][7]~2  ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][7]~2       ; data_out0        ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][7]~3  ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][7]~3       ; data_out0        ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][7]~5  ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][7]~5       ; data_out0        ;
; |processor|on-board_oscillator                                                             ; |processor|on-board_oscillator~corein                                                           ; dataout          ;
; |processor|clocl_output                                                                    ; |processor|clocl_output                                                                         ; padio            ;
; |processor|alu_arg                                                                         ; |processor|alu_arg                                                                              ; padio            ;
; |processor|adder_output[2]                                                                 ; |processor|adder_output[2]                                                                      ; padio            ;
; |processor|adder_output[1]                                                                 ; |processor|adder_output[1]                                                                      ; padio            ;
; |processor|adder_output[0]                                                                 ; |processor|adder_output[0]                                                                      ; padio            ;
; |processor|alu_mux_out[5]                                                                  ; |processor|alu_mux_out[5]                                                                       ; padio            ;
; |processor|alu_mux_out[4]                                                                  ; |processor|alu_mux_out[4]                                                                       ; padio            ;
; |processor|alu_mux_out[3]                                                                  ; |processor|alu_mux_out[3]                                                                       ; padio            ;
; |processor|alu_mux_out[2]                                                                  ; |processor|alu_mux_out[2]                                                                       ; padio            ;
; |processor|alu_mux_out[1]                                                                  ; |processor|alu_mux_out[1]                                                                       ; padio            ;
; |processor|alu_mux_out[0]                                                                  ; |processor|alu_mux_out[0]                                                                       ; padio            ;
; |processor|alu_op_code[2]                                                                  ; |processor|alu_op_code[2]                                                                       ; padio            ;
; |processor|alu_op_code[1]                                                                  ; |processor|alu_op_code[1]                                                                       ; padio            ;
; |processor|alu_op_code[0]                                                                  ; |processor|alu_op_code[0]                                                                       ; padio            ;
; |processor|alu_out[7]                                                                      ; |processor|alu_out[7]                                                                           ; padio            ;
; |processor|alu_out[5]                                                                      ; |processor|alu_out[5]                                                                           ; padio            ;
; |processor|alu_out[4]                                                                      ; |processor|alu_out[4]                                                                           ; padio            ;
; |processor|alu_out[3]                                                                      ; |processor|alu_out[3]                                                                           ; padio            ;
; |processor|alu_out[2]                                                                      ; |processor|alu_out[2]                                                                           ; padio            ;
; |processor|alu_out[1]                                                                      ; |processor|alu_out[1]                                                                           ; padio            ;
; |processor|alu_out[0]                                                                      ; |processor|alu_out[0]                                                                           ; padio            ;
; |processor|mux_output[2]                                                                   ; |processor|mux_output[2]                                                                        ; padio            ;
; |processor|mux_output[1]                                                                   ; |processor|mux_output[1]                                                                        ; padio            ;
; |processor|mux_output[0]                                                                   ; |processor|mux_output[0]                                                                        ; padio            ;
; |processor|pc[1]                                                                           ; |processor|pc[1]                                                                                ; padio            ;
; |processor|pc[0]                                                                           ; |processor|pc[0]                                                                                ; padio            ;
; |processor|register_one[5]                                                                 ; |processor|register_one[5]                                                                      ; padio            ;
; |processor|register_one[2]                                                                 ; |processor|register_one[2]                                                                      ; padio            ;
; |processor|register_one[1]                                                                 ; |processor|register_one[1]                                                                      ; padio            ;
; |processor|register_one[0]                                                                 ; |processor|register_one[0]                                                                      ; padio            ;
; |processor|register_two[5]                                                                 ; |processor|register_two[5]                                                                      ; padio            ;
; |processor|register_two[4]                                                                 ; |processor|register_two[4]                                                                      ; padio            ;
; |processor|register_two[2]                                                                 ; |processor|register_two[2]                                                                      ; padio            ;
; |processor|register_two[1]                                                                 ; |processor|register_two[1]                                                                      ; padio            ;
; |processor|register_two[0]                                                                 ; |processor|register_two[0]                                                                      ; padio            ;
; |processor|rom_output[13]                                                                  ; |processor|rom_output[13]                                                                       ; padio            ;
; |processor|rom_output[12]                                                                  ; |processor|rom_output[12]                                                                       ; padio            ;
; |processor|rom_output[10]                                                                  ; |processor|rom_output[10]                                                                       ; padio            ;
; |processor|rom_output[9]                                                                   ; |processor|rom_output[9]                                                                        ; padio            ;
; |processor|rom_output[6]                                                                   ; |processor|rom_output[6]                                                                        ; padio            ;
; |processor|rom_output[4]                                                                   ; |processor|rom_output[4]                                                                        ; padio            ;
; |processor|rom_output[3]                                                                   ; |processor|rom_output[3]                                                                        ; padio            ;
; |processor|rom_output[2]                                                                   ; |processor|rom_output[2]                                                                        ; padio            ;
; |processor|rom_output[1]                                                                   ; |processor|rom_output[1]                                                                        ; padio            ;
; |processor|rom_output[0]                                                                   ; |processor|rom_output[0]                                                                        ; padio            ;
; |processor|pc[0]~0                                                                         ; |processor|pc[0]~0                                                                              ; data_out0        ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                  ; Output Port Name                                                                                ; Output Port Type ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]      ; data_out0        ;
; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT ; cout             ;
; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]      ; data_out0        ;
; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT ; cout             ;
; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]      ; data_out0        ;
; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT ; cout             ;
; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; data_out0        ;
; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT ; cout             ;
; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ; cout             ;
; |processor|eightbit_register_file:inst9|regfile~35                                         ; |processor|eightbit_register_file:inst9|regfile~35                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~36                                         ; |processor|eightbit_register_file:inst9|regfile~36                                              ; data_out0        ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][5]              ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[5]                            ; dataout          ;
; |processor|mux:inst14|mux1_out[7]~8                                                        ; |processor|mux:inst14|mux1_out[7]~8                                                             ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~37                                         ; |processor|eightbit_register_file:inst9|regfile~37                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~38                                         ; |processor|eightbit_register_file:inst9|regfile~38                                              ; data_out0        ;
; |processor|mux:inst14|mux1_out[6]~9                                                        ; |processor|mux:inst14|mux1_out[6]~9                                                             ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~39                                         ; |processor|eightbit_register_file:inst9|regfile~39                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~43                                         ; |processor|eightbit_register_file:inst9|regfile~43                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~44                                         ; |processor|eightbit_register_file:inst9|regfile~44                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~45                                         ; |processor|eightbit_register_file:inst9|regfile~45                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~49                                         ; |processor|eightbit_register_file:inst9|regfile~49                                              ; data_out0        ;
; |processor|controller:inst3|ALUOp[1]                                                       ; |processor|controller:inst3|ALUOp[1]                                                            ; data_out0        ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][7]              ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[7]                            ; dataout          ;
; |processor|eightbit_register_file:inst9|regfile~51                                         ; |processor|eightbit_register_file:inst9|regfile~51                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~53                                         ; |processor|eightbit_register_file:inst9|regfile~53                                              ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~4                                                         ; |processor|alu:inst12|ShiftLeft0~4                                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~55                                         ; |processor|eightbit_register_file:inst9|regfile~55                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~56                                         ; |processor|eightbit_register_file:inst9|regfile~56                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~57                                         ; |processor|eightbit_register_file:inst9|regfile~57                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~59                                         ; |processor|eightbit_register_file:inst9|regfile~59                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~60                                         ; |processor|eightbit_register_file:inst9|regfile~60                                              ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~4                                                        ; |processor|alu:inst12|ShiftRight0~4                                                             ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~61                                         ; |processor|eightbit_register_file:inst9|regfile~61                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~63                                         ; |processor|eightbit_register_file:inst9|regfile~63                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~64                                         ; |processor|eightbit_register_file:inst9|regfile~64                                              ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~6                                                         ; |processor|alu:inst12|ShiftLeft0~6                                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~65                                         ; |processor|eightbit_register_file:inst9|regfile~65                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~66                                         ; |processor|eightbit_register_file:inst9|regfile~66                                              ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~7                                                         ; |processor|alu:inst12|ShiftLeft0~7                                                              ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~10                                                        ; |processor|alu:inst12|ShiftLeft0~10                                                             ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~11                                                        ; |processor|alu:inst12|ShiftLeft0~11                                                             ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~9                                                        ; |processor|alu:inst12|ShiftRight0~9                                                             ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~12                                                        ; |processor|alu:inst12|ShiftLeft0~12                                                             ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~10                                                       ; |processor|alu:inst12|ShiftRight0~10                                                            ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~11                                                       ; |processor|alu:inst12|ShiftRight0~11                                                            ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~12                                                       ; |processor|alu:inst12|ShiftRight0~12                                                            ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~13                                                        ; |processor|alu:inst12|ShiftLeft0~13                                                             ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~14                                                       ; |processor|alu:inst12|ShiftRight0~14                                                            ; data_out0        ;
; |processor|mux:inst5|mux1_out[7]~8                                                         ; |processor|mux:inst5|mux1_out[7]~8                                                              ; data_out0        ;
; |processor|controller:inst3|Beq                                                            ; |processor|controller:inst3|Beq                                                                 ; data_out0        ;
; |processor|inst20~0                                                                        ; |processor|inst20~0                                                                             ; data_out0        ;
; |processor|mux:inst5|mux1_out[7]~9                                                         ; |processor|mux:inst5|mux1_out[7]~9                                                              ; data_out0        ;
; |processor|mux:inst5|mux1_out[6]~10                                                        ; |processor|mux:inst5|mux1_out[6]~10                                                             ; data_out0        ;
; |processor|mux:inst5|mux1_out[6]~11                                                        ; |processor|mux:inst5|mux1_out[6]~11                                                             ; data_out0        ;
; |processor|mux:inst5|mux1_out[5]~12                                                        ; |processor|mux:inst5|mux1_out[5]~12                                                             ; data_out0        ;
; |processor|mux:inst5|mux1_out[5]~13                                                        ; |processor|mux:inst5|mux1_out[5]~13                                                             ; data_out0        ;
; |processor|mux:inst5|mux1_out[4]~15                                                        ; |processor|mux:inst5|mux1_out[4]~15                                                             ; data_out0        ;
; |processor|mux:inst5|mux1_out[3]~17                                                        ; |processor|mux:inst5|mux1_out[3]~17                                                             ; data_out0        ;
; |processor|mux:inst5|mux1_out[0]~22                                                        ; |processor|mux:inst5|mux1_out[0]~22                                                             ; data_out0        ;
; |processor|program_counter:inst|a_out[7]                                                   ; |processor|program_counter:inst|a_out[7]                                                        ; data_out0        ;
; |processor|program_counter:inst|a_out[6]                                                   ; |processor|program_counter:inst|a_out[6]                                                        ; data_out0        ;
; |processor|program_counter:inst|a_out[5]                                                   ; |processor|program_counter:inst|a_out[5]                                                        ; data_out0        ;
; |processor|program_counter:inst|a_out[4]                                                   ; |processor|program_counter:inst|a_out[4]                                                        ; data_out0        ;
; |processor|program_counter:inst|a_out[3]                                                   ; |processor|program_counter:inst|a_out[3]                                                        ; data_out0        ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][15]             ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[15]                           ; dataout          ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][14]             ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[14]                           ; dataout          ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][8]              ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[8]                            ; dataout          ;
; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                    ; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                         ; data_out0        ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][7]    ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]                  ; dataout          ;
; |processor|controller:inst3|MemtoReg                                                       ; |processor|controller:inst3|MemtoReg                                                            ; data_out0        ;
; |processor|controller:inst3|LessThan                                                       ; |processor|controller:inst3|LessThan                                                            ; data_out0        ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][6]    ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6]                  ; dataout          ;
; |processor|mux:inst17|mux1_out[6]~9                                                        ; |processor|mux:inst17|mux1_out[6]~9                                                             ; data_out0        ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][5]    ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[5]                  ; dataout          ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][4]    ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]                  ; dataout          ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][3]    ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[3]                  ; dataout          ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][2]    ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[2]                  ; dataout          ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][1]    ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[1]                  ; dataout          ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][0]    ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]                  ; dataout          ;
; |processor|controller:inst3|MemWrite                                                       ; |processor|controller:inst3|MemWrite                                                            ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~18                                                        ; |processor|alu:inst12|ShiftLeft0~18                                                             ; data_out0        ;
; |processor|alu:inst12|Mux0~4                                                               ; |processor|alu:inst12|Mux0~4                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux0~7                                                               ; |processor|alu:inst12|Mux0~7                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux0~8                                                               ; |processor|alu:inst12|Mux0~8                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux0~9                                                               ; |processor|alu:inst12|Mux0~21                                                                   ; cascout          ;
; |processor|alu:inst12|result~23                                                            ; |processor|alu:inst12|result~23                                                                 ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~23                                                        ; |processor|alu:inst12|ShiftLeft0~23                                                             ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~24                                                        ; |processor|alu:inst12|ShiftLeft0~24                                                             ; data_out0        ;
; |processor|alu:inst12|Mux1~4                                                               ; |processor|alu:inst12|Mux1~4                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux1~6                                                               ; |processor|alu:inst12|Mux1~6                                                                    ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]  ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT  ; cout             ;
; |processor|alu:inst12|Mux1~8                                                               ; |processor|alu:inst12|Mux1~19                                                                   ; cascout          ;
; |processor|alu:inst12|result~14                                                            ; |processor|alu:inst12|result~14                                                                 ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~27                                                        ; |processor|alu:inst12|ShiftLeft0~27                                                             ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~28                                                        ; |processor|alu:inst12|ShiftLeft0~28                                                             ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~32                                                        ; |processor|alu:inst12|ShiftLeft0~32                                                             ; data_out0        ;
; |processor|alu:inst12|Mux1~10                                                              ; |processor|alu:inst12|Mux1~10                                                                   ; data_out0        ;
; |processor|alu:inst12|Mux1~12                                                              ; |processor|alu:inst12|Mux1~12                                                                   ; data_out0        ;
; |processor|alu:inst12|Mux2~5                                                               ; |processor|alu:inst12|Mux2~5                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux3~5                                                               ; |processor|alu:inst12|Mux3~5                                                                    ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~37                                                        ; |processor|alu:inst12|ShiftLeft0~37                                                             ; data_out0        ;
; |processor|alu:inst12|Mux4~5                                                               ; |processor|alu:inst12|Mux4~5                                                                    ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~39                                                        ; |processor|alu:inst12|ShiftLeft0~39                                                             ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                     ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                          ; data_out0        ;
; |processor|alu:inst12|Mux4~18                                                              ; |processor|alu:inst12|Mux4~18                                                                   ; data_out0        ;
; |processor|alu:inst12|Mux5~14                                                              ; |processor|alu:inst12|Mux5~14                                                                   ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~17                                                       ; |processor|alu:inst12|ShiftRight0~17                                                            ; data_out0        ;
; |processor|program_counter:inst|a_out[0]~3                                                 ; |processor|program_counter:inst|a_out[0]~3                                                      ; data_out0        ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][7]~4  ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][7]~4       ; data_out0        ;
; |processor|~GND                                                                            ; |processor|~GND                                                                                 ; data_out0        ;
; |processor|reset                                                                           ; |processor|reset~corein                                                                         ; dataout          ;
; |processor|adder_output[7]                                                                 ; |processor|adder_output[7]                                                                      ; padio            ;
; |processor|adder_output[6]                                                                 ; |processor|adder_output[6]                                                                      ; padio            ;
; |processor|adder_output[5]                                                                 ; |processor|adder_output[5]                                                                      ; padio            ;
; |processor|adder_output[4]                                                                 ; |processor|adder_output[4]                                                                      ; padio            ;
; |processor|adder_output[3]                                                                 ; |processor|adder_output[3]                                                                      ; padio            ;
; |processor|alu_mux_out[7]                                                                  ; |processor|alu_mux_out[7]                                                                       ; padio            ;
; |processor|alu_mux_out[6]                                                                  ; |processor|alu_mux_out[6]                                                                       ; padio            ;
; |processor|alu_out[6]                                                                      ; |processor|alu_out[6]                                                                           ; padio            ;
; |processor|mem_alu_mux[7]                                                                  ; |processor|mem_alu_mux[7]                                                                       ; padio            ;
; |processor|mem_alu_mux[6]                                                                  ; |processor|mem_alu_mux[6]                                                                       ; padio            ;
; |processor|mem_alu_mux[5]                                                                  ; |processor|mem_alu_mux[5]                                                                       ; padio            ;
; |processor|mem_alu_mux[4]                                                                  ; |processor|mem_alu_mux[4]                                                                       ; padio            ;
; |processor|mem_alu_mux[3]                                                                  ; |processor|mem_alu_mux[3]                                                                       ; padio            ;
; |processor|mem_alu_mux[2]                                                                  ; |processor|mem_alu_mux[2]                                                                       ; padio            ;
; |processor|mem_alu_mux[1]                                                                  ; |processor|mem_alu_mux[1]                                                                       ; padio            ;
; |processor|mem_alu_mux[0]                                                                  ; |processor|mem_alu_mux[0]                                                                       ; padio            ;
; |processor|mux_output[7]                                                                   ; |processor|mux_output[7]                                                                        ; padio            ;
; |processor|mux_output[6]                                                                   ; |processor|mux_output[6]                                                                        ; padio            ;
; |processor|mux_output[5]                                                                   ; |processor|mux_output[5]                                                                        ; padio            ;
; |processor|mux_output[4]                                                                   ; |processor|mux_output[4]                                                                        ; padio            ;
; |processor|mux_output[3]                                                                   ; |processor|mux_output[3]                                                                        ; padio            ;
; |processor|pc[7]                                                                           ; |processor|pc[7]                                                                                ; padio            ;
; |processor|pc[6]                                                                           ; |processor|pc[6]                                                                                ; padio            ;
; |processor|pc[5]                                                                           ; |processor|pc[5]                                                                                ; padio            ;
; |processor|pc[4]                                                                           ; |processor|pc[4]                                                                                ; padio            ;
; |processor|pc[3]                                                                           ; |processor|pc[3]                                                                                ; padio            ;
; |processor|register_one[7]                                                                 ; |processor|register_one[7]                                                                      ; padio            ;
; |processor|register_one[6]                                                                 ; |processor|register_one[6]                                                                      ; padio            ;
; |processor|register_one[4]                                                                 ; |processor|register_one[4]                                                                      ; padio            ;
; |processor|register_one[3]                                                                 ; |processor|register_one[3]                                                                      ; padio            ;
; |processor|register_two[7]                                                                 ; |processor|register_two[7]                                                                      ; padio            ;
; |processor|register_two[6]                                                                 ; |processor|register_two[6]                                                                      ; padio            ;
; |processor|register_two[3]                                                                 ; |processor|register_two[3]                                                                      ; padio            ;
; |processor|rom_output[15]                                                                  ; |processor|rom_output[15]                                                                       ; padio            ;
; |processor|rom_output[14]                                                                  ; |processor|rom_output[14]                                                                       ; padio            ;
; |processor|rom_output[8]                                                                   ; |processor|rom_output[8]                                                                        ; padio            ;
; |processor|rom_output[7]                                                                   ; |processor|rom_output[7]                                                                        ; padio            ;
; |processor|rom_output[5]                                                                   ; |processor|rom_output[5]                                                                        ; padio            ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                  ; Output Port Name                                                                                ; Output Port Type ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]      ; data_out0        ;
; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT ; cout             ;
; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]      ; data_out0        ;
; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT ; cout             ;
; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]      ; data_out0        ;
; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT ; cout             ;
; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; data_out0        ;
; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT ; cout             ;
; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ; cout             ;
; |processor|controller:inst3|RegWrite                                                       ; |processor|controller:inst3|RegWrite                                                            ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~35                                         ; |processor|eightbit_register_file:inst9|regfile~35                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~36                                         ; |processor|eightbit_register_file:inst9|regfile~36                                              ; data_out0        ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][5]              ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[5]                            ; dataout          ;
; |processor|mux:inst14|mux1_out[7]~8                                                        ; |processor|mux:inst14|mux1_out[7]~8                                                             ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~37                                         ; |processor|eightbit_register_file:inst9|regfile~37                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~38                                         ; |processor|eightbit_register_file:inst9|regfile~38                                              ; data_out0        ;
; |processor|mux:inst14|mux1_out[6]~9                                                        ; |processor|mux:inst14|mux1_out[6]~9                                                             ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~39                                         ; |processor|eightbit_register_file:inst9|regfile~39                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~43                                         ; |processor|eightbit_register_file:inst9|regfile~43                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~44                                         ; |processor|eightbit_register_file:inst9|regfile~44                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~45                                         ; |processor|eightbit_register_file:inst9|regfile~45                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~49                                         ; |processor|eightbit_register_file:inst9|regfile~49                                              ; data_out0        ;
; |processor|controller:inst3|ALUOp[1]                                                       ; |processor|controller:inst3|ALUOp[1]                                                            ; data_out0        ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][7]              ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[7]                            ; dataout          ;
; |processor|eightbit_register_file:inst9|regfile~51                                         ; |processor|eightbit_register_file:inst9|regfile~51                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~53                                         ; |processor|eightbit_register_file:inst9|regfile~53                                              ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~4                                                         ; |processor|alu:inst12|ShiftLeft0~4                                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~55                                         ; |processor|eightbit_register_file:inst9|regfile~55                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~56                                         ; |processor|eightbit_register_file:inst9|regfile~56                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~57                                         ; |processor|eightbit_register_file:inst9|regfile~57                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~59                                         ; |processor|eightbit_register_file:inst9|regfile~59                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~60                                         ; |processor|eightbit_register_file:inst9|regfile~60                                              ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~4                                                        ; |processor|alu:inst12|ShiftRight0~4                                                             ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~61                                         ; |processor|eightbit_register_file:inst9|regfile~61                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~63                                         ; |processor|eightbit_register_file:inst9|regfile~63                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~64                                         ; |processor|eightbit_register_file:inst9|regfile~64                                              ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~6                                                         ; |processor|alu:inst12|ShiftLeft0~6                                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~65                                         ; |processor|eightbit_register_file:inst9|regfile~65                                              ; data_out0        ;
; |processor|eightbit_register_file:inst9|regfile~66                                         ; |processor|eightbit_register_file:inst9|regfile~66                                              ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~7                                                         ; |processor|alu:inst12|ShiftLeft0~7                                                              ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~10                                                        ; |processor|alu:inst12|ShiftLeft0~10                                                             ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~11                                                        ; |processor|alu:inst12|ShiftLeft0~11                                                             ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~9                                                        ; |processor|alu:inst12|ShiftRight0~9                                                             ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~12                                                        ; |processor|alu:inst12|ShiftLeft0~12                                                             ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~10                                                       ; |processor|alu:inst12|ShiftRight0~10                                                            ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~11                                                       ; |processor|alu:inst12|ShiftRight0~11                                                            ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~12                                                       ; |processor|alu:inst12|ShiftRight0~12                                                            ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~13                                                        ; |processor|alu:inst12|ShiftLeft0~13                                                             ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~14                                                       ; |processor|alu:inst12|ShiftRight0~14                                                            ; data_out0        ;
; |processor|controller:inst3|JumpDest                                                       ; |processor|controller:inst3|JumpDest                                                            ; data_out0        ;
; |processor|mux:inst5|mux1_out[7]~8                                                         ; |processor|mux:inst5|mux1_out[7]~8                                                              ; data_out0        ;
; |processor|controller:inst3|Beq                                                            ; |processor|controller:inst3|Beq                                                                 ; data_out0        ;
; |processor|controller:inst3|Bne                                                            ; |processor|controller:inst3|Bne                                                                 ; data_out0        ;
; |processor|inst20~0                                                                        ; |processor|inst20~0                                                                             ; data_out0        ;
; |processor|mux:inst5|mux1_out[7]~9                                                         ; |processor|mux:inst5|mux1_out[7]~9                                                              ; data_out0        ;
; |processor|mux:inst5|mux1_out[6]~10                                                        ; |processor|mux:inst5|mux1_out[6]~10                                                             ; data_out0        ;
; |processor|mux:inst5|mux1_out[6]~11                                                        ; |processor|mux:inst5|mux1_out[6]~11                                                             ; data_out0        ;
; |processor|mux:inst5|mux1_out[5]~12                                                        ; |processor|mux:inst5|mux1_out[5]~12                                                             ; data_out0        ;
; |processor|mux:inst5|mux1_out[5]~13                                                        ; |processor|mux:inst5|mux1_out[5]~13                                                             ; data_out0        ;
; |processor|mux:inst5|mux1_out[4]~15                                                        ; |processor|mux:inst5|mux1_out[4]~15                                                             ; data_out0        ;
; |processor|mux:inst5|mux1_out[3]~17                                                        ; |processor|mux:inst5|mux1_out[3]~17                                                             ; data_out0        ;
; |processor|mux:inst5|mux1_out[0]~22                                                        ; |processor|mux:inst5|mux1_out[0]~22                                                             ; data_out0        ;
; |processor|program_counter:inst|a_out[7]                                                   ; |processor|program_counter:inst|a_out[7]                                                        ; data_out0        ;
; |processor|program_counter:inst|a_out[6]                                                   ; |processor|program_counter:inst|a_out[6]                                                        ; data_out0        ;
; |processor|program_counter:inst|a_out[5]                                                   ; |processor|program_counter:inst|a_out[5]                                                        ; data_out0        ;
; |processor|program_counter:inst|a_out[4]                                                   ; |processor|program_counter:inst|a_out[4]                                                        ; data_out0        ;
; |processor|program_counter:inst|a_out[3]                                                   ; |processor|program_counter:inst|a_out[3]                                                        ; data_out0        ;
; |processor|program_counter:inst|a_out[2]                                                   ; |processor|program_counter:inst|a_out[2]                                                        ; data_out0        ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][15]             ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[15]                           ; dataout          ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][14]             ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[14]                           ; dataout          ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][11]             ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[11]                           ; dataout          ;
; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|segment[0][8]              ; |processor|lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[8]                            ; dataout          ;
; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                    ; |processor|adder:inst4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                         ; data_out0        ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][7]    ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]                  ; dataout          ;
; |processor|controller:inst3|MemtoReg                                                       ; |processor|controller:inst3|MemtoReg                                                            ; data_out0        ;
; |processor|controller:inst3|LessThan                                                       ; |processor|controller:inst3|LessThan                                                            ; data_out0        ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][6]    ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6]                  ; dataout          ;
; |processor|mux:inst17|mux1_out[6]~9                                                        ; |processor|mux:inst17|mux1_out[6]~9                                                             ; data_out0        ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][5]    ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[5]                  ; dataout          ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][4]    ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]                  ; dataout          ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][3]    ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[3]                  ; dataout          ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][2]    ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[2]                  ; dataout          ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][1]    ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[1]                  ; dataout          ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][0]    ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]                  ; dataout          ;
; |processor|controller:inst3|MemWrite                                                       ; |processor|controller:inst3|MemWrite                                                            ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~18                                                        ; |processor|alu:inst12|ShiftLeft0~18                                                             ; data_out0        ;
; |processor|alu:inst12|Mux0~4                                                               ; |processor|alu:inst12|Mux0~4                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux0~7                                                               ; |processor|alu:inst12|Mux0~7                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux0~8                                                               ; |processor|alu:inst12|Mux0~8                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux0~9                                                               ; |processor|alu:inst12|Mux0~21                                                                   ; cascout          ;
; |processor|alu:inst12|result~23                                                            ; |processor|alu:inst12|result~23                                                                 ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~23                                                        ; |processor|alu:inst12|ShiftLeft0~23                                                             ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~24                                                        ; |processor|alu:inst12|ShiftLeft0~24                                                             ; data_out0        ;
; |processor|alu:inst12|Mux1~4                                                               ; |processor|alu:inst12|Mux1~4                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux1~6                                                               ; |processor|alu:inst12|Mux1~6                                                                    ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]  ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT  ; cout             ;
; |processor|alu:inst12|Mux1~8                                                               ; |processor|alu:inst12|Mux1~19                                                                   ; cascout          ;
; |processor|alu:inst12|result~14                                                            ; |processor|alu:inst12|result~14                                                                 ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~27                                                        ; |processor|alu:inst12|ShiftLeft0~27                                                             ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~28                                                        ; |processor|alu:inst12|ShiftLeft0~28                                                             ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~32                                                        ; |processor|alu:inst12|ShiftLeft0~32                                                             ; data_out0        ;
; |processor|alu:inst12|Mux1~10                                                              ; |processor|alu:inst12|Mux1~10                                                                   ; data_out0        ;
; |processor|alu:inst12|Mux1~12                                                              ; |processor|alu:inst12|Mux1~12                                                                   ; data_out0        ;
; |processor|alu:inst12|Mux2~5                                                               ; |processor|alu:inst12|Mux2~5                                                                    ; data_out0        ;
; |processor|alu:inst12|Mux3~5                                                               ; |processor|alu:inst12|Mux3~5                                                                    ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~37                                                        ; |processor|alu:inst12|ShiftLeft0~37                                                             ; data_out0        ;
; |processor|alu:inst12|Mux4~5                                                               ; |processor|alu:inst12|Mux4~5                                                                    ; data_out0        ;
; |processor|alu:inst12|ShiftLeft0~39                                                        ; |processor|alu:inst12|ShiftLeft0~39                                                             ; data_out0        ;
; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                     ; |processor|alu:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                          ; data_out0        ;
; |processor|alu:inst12|Mux4~18                                                              ; |processor|alu:inst12|Mux4~18                                                                   ; data_out0        ;
; |processor|alu:inst12|Mux5~14                                                              ; |processor|alu:inst12|Mux5~14                                                                   ; data_out0        ;
; |processor|alu:inst12|ShiftRight0~17                                                       ; |processor|alu:inst12|ShiftRight0~17                                                            ; data_out0        ;
; |processor|program_counter:inst|a_out[0]~3                                                 ; |processor|program_counter:inst|a_out[0]~3                                                      ; data_out0        ;
; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][7]~4  ; |processor|lpm_ram_dq0:inst13|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][7]~4       ; data_out0        ;
; |processor|~GND                                                                            ; |processor|~GND                                                                                 ; data_out0        ;
; |processor|adder_output[7]                                                                 ; |processor|adder_output[7]                                                                      ; padio            ;
; |processor|adder_output[6]                                                                 ; |processor|adder_output[6]                                                                      ; padio            ;
; |processor|adder_output[5]                                                                 ; |processor|adder_output[5]                                                                      ; padio            ;
; |processor|adder_output[4]                                                                 ; |processor|adder_output[4]                                                                      ; padio            ;
; |processor|adder_output[3]                                                                 ; |processor|adder_output[3]                                                                      ; padio            ;
; |processor|alu_mux_out[7]                                                                  ; |processor|alu_mux_out[7]                                                                       ; padio            ;
; |processor|alu_mux_out[6]                                                                  ; |processor|alu_mux_out[6]                                                                       ; padio            ;
; |processor|alu_out[6]                                                                      ; |processor|alu_out[6]                                                                           ; padio            ;
; |processor|mem_alu_mux[7]                                                                  ; |processor|mem_alu_mux[7]                                                                       ; padio            ;
; |processor|mem_alu_mux[6]                                                                  ; |processor|mem_alu_mux[6]                                                                       ; padio            ;
; |processor|mem_alu_mux[5]                                                                  ; |processor|mem_alu_mux[5]                                                                       ; padio            ;
; |processor|mem_alu_mux[4]                                                                  ; |processor|mem_alu_mux[4]                                                                       ; padio            ;
; |processor|mem_alu_mux[3]                                                                  ; |processor|mem_alu_mux[3]                                                                       ; padio            ;
; |processor|mem_alu_mux[2]                                                                  ; |processor|mem_alu_mux[2]                                                                       ; padio            ;
; |processor|mem_alu_mux[1]                                                                  ; |processor|mem_alu_mux[1]                                                                       ; padio            ;
; |processor|mem_alu_mux[0]                                                                  ; |processor|mem_alu_mux[0]                                                                       ; padio            ;
; |processor|mux_output[7]                                                                   ; |processor|mux_output[7]                                                                        ; padio            ;
; |processor|mux_output[6]                                                                   ; |processor|mux_output[6]                                                                        ; padio            ;
; |processor|mux_output[5]                                                                   ; |processor|mux_output[5]                                                                        ; padio            ;
; |processor|mux_output[4]                                                                   ; |processor|mux_output[4]                                                                        ; padio            ;
; |processor|mux_output[3]                                                                   ; |processor|mux_output[3]                                                                        ; padio            ;
; |processor|pc[7]                                                                           ; |processor|pc[7]                                                                                ; padio            ;
; |processor|pc[6]                                                                           ; |processor|pc[6]                                                                                ; padio            ;
; |processor|pc[5]                                                                           ; |processor|pc[5]                                                                                ; padio            ;
; |processor|pc[4]                                                                           ; |processor|pc[4]                                                                                ; padio            ;
; |processor|pc[3]                                                                           ; |processor|pc[3]                                                                                ; padio            ;
; |processor|pc[2]                                                                           ; |processor|pc[2]                                                                                ; padio            ;
; |processor|register_one[7]                                                                 ; |processor|register_one[7]                                                                      ; padio            ;
; |processor|register_one[6]                                                                 ; |processor|register_one[6]                                                                      ; padio            ;
; |processor|register_one[4]                                                                 ; |processor|register_one[4]                                                                      ; padio            ;
; |processor|register_one[3]                                                                 ; |processor|register_one[3]                                                                      ; padio            ;
; |processor|register_two[7]                                                                 ; |processor|register_two[7]                                                                      ; padio            ;
; |processor|register_two[6]                                                                 ; |processor|register_two[6]                                                                      ; padio            ;
; |processor|register_two[3]                                                                 ; |processor|register_two[3]                                                                      ; padio            ;
; |processor|rom_output[15]                                                                  ; |processor|rom_output[15]                                                                       ; padio            ;
; |processor|rom_output[14]                                                                  ; |processor|rom_output[14]                                                                       ; padio            ;
; |processor|rom_output[11]                                                                  ; |processor|rom_output[11]                                                                       ; padio            ;
; |processor|rom_output[8]                                                                   ; |processor|rom_output[8]                                                                        ; padio            ;
; |processor|rom_output[7]                                                                   ; |processor|rom_output[7]                                                                        ; padio            ;
; |processor|rom_output[5]                                                                   ; |processor|rom_output[5]                                                                        ; padio            ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Dec 12 00:35:19 2012
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Processor -c Processor
Info: Using vector source file "C:/Users/Brian/Documents/GitHub/Processor/Processor.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      60.80 %
Info: Number of transitions in simulation is 1554
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 155 megabytes
    Info: Processing ended: Wed Dec 12 00:35:20 2012
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


