{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544532214950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544532215038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 11 13:43:34 2018 " "Processing started: Tue Dec 11 13:43:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544532215038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544532215038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pruebaSPI_RW -c pruebaSPI_RW " "Command: quartus_map --read_settings_files=on --write_settings_files=off pruebaSPI_RW -c pruebaSPI_RW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544532215038 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544532216227 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544532216227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "masterspi_rw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file masterspi_rw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 masterSPI_RW-a " "Found design unit 1: masterSPI_RW-a" {  } { { "masterSPI_RW.vhd" "" { Text "D:/Users/jagumiel/Desktop/borrar/pruebaSPI_RW/masterSPI_RW.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544532226916 ""} { "Info" "ISGN_ENTITY_NAME" "1 masterSPI_RW " "Found entity 1: masterSPI_RW" {  } { { "masterSPI_RW.vhd" "" { Text "D:/Users/jagumiel/Desktop/borrar/pruebaSPI_RW/masterSPI_RW.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544532226916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544532226916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pruebaspi_rw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pruebaspi_rw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pruebaSPI_RW-a " "Found design unit 1: pruebaSPI_RW-a" {  } { { "pruebaSPI_RW.vhd" "" { Text "D:/Users/jagumiel/Desktop/borrar/pruebaSPI_RW/pruebaSPI_RW.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544532226921 ""} { "Info" "ISGN_ENTITY_NAME" "1 pruebaSPI_RW " "Found entity 1: pruebaSPI_RW" {  } { { "pruebaSPI_RW.vhd" "" { Text "D:/Users/jagumiel/Desktop/borrar/pruebaSPI_RW/pruebaSPI_RW.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544532226921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544532226921 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pruebaSPI_RW " "Elaborating entity \"pruebaSPI_RW\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544532227001 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0 pruebaSPI_RW.vhd(16) " "VHDL Signal Declaration warning at pruebaSPI_RW.vhd(16): used implicit default value for signal \"GPIO_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pruebaSPI_RW.vhd" "" { Text "D:/Users/jagumiel/Desktop/borrar/pruebaSPI_RW/pruebaSPI_RW.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1544532227005 "|pruebaSPI_RW"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "enviado pruebaSPI_RW.vhd(57) " "VHDL Signal Declaration warning at pruebaSPI_RW.vhd(57): used explicit default value for signal \"enviado\" because signal was never assigned a value" {  } { { "pruebaSPI_RW.vhd" "" { Text "D:/Users/jagumiel/Desktop/borrar/pruebaSPI_RW/pruebaSPI_RW.vhd" 57 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1544532227005 "|pruebaSPI_RW"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "masterSPI_RW masterSPI_RW:inst1 " "Elaborating entity \"masterSPI_RW\" for hierarchy \"masterSPI_RW:inst1\"" {  } { { "pruebaSPI_RW.vhd" "inst1" { Text "D:/Users/jagumiel/Desktop/borrar/pruebaSPI_RW/pruebaSPI_RW.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544532227007 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MOSI GND " "Pin \"MOSI\" is stuck at GND" {  } { { "pruebaSPI_RW.vhd" "" { Text "D:/Users/jagumiel/Desktop/borrar/pruebaSPI_RW/pruebaSPI_RW.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544532227595 "|pruebaSPI_RW|MOSI"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[0\] GND " "Pin \"GPIO_0\[0\]\" is stuck at GND" {  } { { "pruebaSPI_RW.vhd" "" { Text "D:/Users/jagumiel/Desktop/borrar/pruebaSPI_RW/pruebaSPI_RW.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544532227595 "|pruebaSPI_RW|GPIO_0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[1\] GND " "Pin \"GPIO_0\[1\]\" is stuck at GND" {  } { { "pruebaSPI_RW.vhd" "" { Text "D:/Users/jagumiel/Desktop/borrar/pruebaSPI_RW/pruebaSPI_RW.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544532227595 "|pruebaSPI_RW|GPIO_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Voltios VCC " "Pin \"Voltios\" is stuck at VCC" {  } { { "pruebaSPI_RW.vhd" "" { Text "D:/Users/jagumiel/Desktop/borrar/pruebaSPI_RW/pruebaSPI_RW.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544532227595 "|pruebaSPI_RW|Voltios"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544532227595 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544532227668 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544532228056 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544532228056 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "95 " "Implemented 95 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544532228206 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544532228206 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Implemented 77 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544532228206 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544532228206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "744 " "Peak virtual memory: 744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544532228237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 11 13:43:48 2018 " "Processing ended: Tue Dec 11 13:43:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544532228237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544532228237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544532228237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544532228237 ""}
