<acrn-config board="maxtang-wl10">
	<BIOS_INFO>
	BIOS Information
	Vendor: American Megatrends Inc.
	Version: WL10R107
	Release Date: 12/04/2019
	BIOS Revision: 5.13
	</BIOS_INFO>

	<BASE_BOARD_INFO>
	Base Board Information
	Manufacturer: Maxtang
	Product Name: WL10
	Version: V1.0
	</BASE_BOARD_INFO>

	<PCI_DEVICE>
	00:00.0 Host bridge: Intel Corporation Device 3e34 (rev 0c)
	00:02.0 VGA compatible controller: Intel Corporation UHD Graphics 620 (Whiskey Lake) (rev 02)
	00:12.0 Signal processing controller: Intel Corporation Cannon Point-LP Thermal Controller (rev 30)
	00:14.0 USB controller: Intel Corporation Cannon Point-LP USB 3.1 xHCI Controller (rev 30)
	00:14.2 RAM memory: Intel Corporation Cannon Point-LP Shared SRAM (rev 30)
	00:16.0 Communication controller: Intel Corporation Cannon Point-LP MEI Controller (rev 30)
	00:17.0 SATA controller: Intel Corporation Cannon Point-LP SATA Controller [AHCI Mode] (rev 30)
	00:1a.0 SD Host controller: Intel Corporation Device 9dc4 (rev 30)
	00:1d.0 PCI bridge: Intel Corporation Cannon Point-LP PCI Express Root Port (rev f0)
	00:1d.1 PCI bridge: Intel Corporation Device 9db1 (rev f0)
	00:1f.0 ISA bridge: Intel Corporation Cannon Point-LP LPC Controller (rev 30)
	00:1f.3 Audio device: Intel Corporation Cannon Point-LP High Definition Audio Controller (rev 30)
	00:1f.4 SMBus: Intel Corporation Cannon Point-LP SMBus Controller (rev 30)
	00:1f.5 Serial bus controller [0c80]: Intel Corporation Cannon Point-LP SPI Controller (rev 30)
	01:00.0 Ethernet controller: Intel Corporation I210 Gigabit Network Connection (rev 03)
	02:00.0 Ethernet controller: Intel Corporation I210 Gigabit Network Connection (rev 03)
	</PCI_DEVICE>

	<PCI_VID_PID>
	00:00.0 0600: 8086:3e34 (rev 0c)
	00:02.0 0300: 8086:3ea0 (rev 02)
	00:12.0 1180: 8086:9df9 (rev 30)
	00:14.0 0c03: 8086:9ded (rev 30)
	00:14.2 0500: 8086:9def (rev 30)
	00:16.0 0780: 8086:9de0 (rev 30)
	00:17.0 0106: 8086:9dd3 (rev 30)
	00:1a.0 0805: 8086:9dc4 (rev 30)
	00:1d.0 0604: 8086:9db0 (rev f0)
	00:1d.1 0604: 8086:9db1 (rev f0)
	00:1f.0 0601: 8086:9d84 (rev 30)
	00:1f.3 0403: 8086:9dc8 (rev 30)
	00:1f.4 0c05: 8086:9da3 (rev 30)
	00:1f.5 0c80: 8086:9da4 (rev 30)
	01:00.0 0200: 8086:157b (rev 03)
	02:00.0 0200: 8086:157b (rev 03)
	</PCI_VID_PID>

	<WAKE_VECTOR_INFO>
	#define WAKE_VECTOR_32          0x00000000UL
	#define WAKE_VECTOR_64          0x00000000UL
	</WAKE_VECTOR_INFO>

	<RESET_REGISTER_INFO>
	#define RESET_REGISTER_ADDRESS  0xCF9UL
	#define RESET_REGISTER_SPACE_ID SPACE_SYSTEM_IO
	#define RESET_REGISTER_VALUE    0x6U
	</RESET_REGISTER_INFO>

	<PM_INFO>
	#define PM1A_EVT_SPACE_ID       SPACE_SYSTEM_IO
	#define PM1A_EVT_BIT_WIDTH      0x20U
	#define PM1A_EVT_BIT_OFFSET     0x0U
	#define PM1A_EVT_ADDRESS        0x1800UL
	#define PM1A_EVT_ACCESS_SIZE    0x2U
	#define PM1B_EVT_SPACE_ID       SPACE_SYSTEM_IO
	#define PM1B_EVT_BIT_WIDTH      0x0U
	#define PM1B_EVT_BIT_OFFSET     0x0U
	#define PM1B_EVT_ADDRESS        0x0UL
	#define PM1B_EVT_ACCESS_SIZE    0x2U
	#define PM1A_CNT_SPACE_ID       SPACE_SYSTEM_IO
	#define PM1A_CNT_BIT_WIDTH      0x10U
	#define PM1A_CNT_BIT_OFFSET     0x0U
	#define PM1A_CNT_ADDRESS        0x1804UL
	#define PM1A_CNT_ACCESS_SIZE    0x2U
	#define PM1B_CNT_SPACE_ID       SPACE_SYSTEM_IO
	#define PM1B_CNT_BIT_WIDTH      0x0U
	#define PM1B_CNT_BIT_OFFSET     0x0U
	#define PM1B_CNT_ADDRESS        0x0UL
	#define PM1B_CNT_ACCESS_SIZE    0x2U
	</PM_INFO>

	<S3_INFO>
	</S3_INFO>

	<S5_INFO>
	#define S5_PKG_VAL_PM1A         0x7U
	#define S5_PKG_VAL_PM1B         0U
	#define S5_PKG_RESERVED         0x0U
	</S5_INFO>

	<DRHD_INFO>
	#define DRHD_COUNT              2U

	#define DRHD0_DEV_CNT           0x1U
	#define DRHD0_SEGMENT           0x0U
	#define DRHD0_FLAGS             0x0U
	#define DRHD0_REG_BASE          0xFED90000UL
	#define DRHD0_IGNORE            true
	#define DRHD0_DEVSCOPE0_TYPE    0x1U
	#define DRHD0_DEVSCOPE0_ID      0x0U
	#define DRHD0_DEVSCOPE0_BUS     0x0U
	#define DRHD0_DEVSCOPE0_PATH    0x10U

	#define DRHD1_DEV_CNT           0x2U
	#define DRHD1_SEGMENT           0x0U
	#define DRHD1_FLAGS             0x1U
	#define DRHD1_REG_BASE          0xFED91000UL
	#define DRHD1_IGNORE            false
	#define DRHD1_DEVSCOPE0_TYPE    0x3U
	#define DRHD1_DEVSCOPE0_ID      0x2U
	#define DRHD1_DEVSCOPE0_BUS     0x0U
	#define DRHD1_DEVSCOPE0_PATH    0xf7U
	#define DRHD1_DEVSCOPE1_TYPE    0x4U
	#define DRHD1_DEVSCOPE1_ID      0x0U
	#define DRHD1_DEVSCOPE1_BUS     0x0U
	#define DRHD1_DEVSCOPE1_PATH    0xf6U

	</DRHD_INFO>

	<CPU_BRAND>
	"Intel(R) Core(TM) i7-8665U CPU @ 1.90GHz"
	</CPU_BRAND>

	<CX_INFO>
	/* Cx data is not available */
	</CX_INFO>

	<PX_INFO>
	/* Px data is not available */
	</PX_INFO>

	<MMCFG_BASE_INFO>
	/* PCI mmcfg base of MCFG */
	#define DEFAULT_PCI_MMCFG_BASE   0xe0000000UL
	</MMCFG_BASE_INFO>

	<CLOS_INFO>
	</CLOS_INFO>

	<IOMEM_INFO>
	</IOMEM_INFO>

	<BLOCK_DEVICE_INFO>
	</BLOCK_DEVICE_INFO>

	<TTYS_INFO>
	seri:/dev/ttyS0 type:portio base:0x3F8 irq:4
	seri:/dev/ttyS1 type:portio base:0x2F8 irq:3
	seri:/dev/ttyS2 type:portio base:0x3E8 irq:7
	seri:/dev/ttyS3 type:portio base:0x2E8 irq:7
	</TTYS_INFO>

	<AVAILABLE_IRQ_INFO>
	6, 10, 11, 13, 14, 15
	</AVAILABLE_IRQ_INFO>

	<TOTAL_MEM_INFO>
	</TOTAL_MEM_INFO>

	<CPU_PROCESSOR_INFO>
	0, 1, 2, 3
	</CPU_PROCESSOR_INFO>

</acrn-config>
