// Seed: 2365860224
module module_0 ();
  wire id_1;
  wand id_2 = 1;
  wire id_3 = id_3;
  assign id_2 = -1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input uwire id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri id_5,
    output wor id_6,
    input wor id_7,
    input wor id_8
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  supply0 id_0,
    output logic   id_1,
    input  logic   id_2
);
  final id_1 <= id_2;
  not primCall (id_1, id_2);
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
