Job <84716612> is submitted to queue <comp>.
<<Waiting for dispatch ...>>
<<Starting on vgzeburtdc264.internal.synopsys.com>>


                                    ZeBu (R)
                                      zFe

           Version S-2021.09-2-T-20240508 for linux64 - May 08, 2024 

                    Copyright (c) 2002 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)



#   info : #----------------------------------------------------------------
#   info : Setup
#   info : #----------------------------------------------------------------
# command line is /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/bin/zFe compile_hdr.tcl script/Bundle_19_synp.tcl -log Bundle_19.log -zlog 1 
# start time is Wed May 14 18:56:37 EEST 2025
#   step Setup : CVS $Revision: #4 $
#   step Setup : CVS $Date: 2024/02/21 $
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_if ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_if ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_if ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc hcsrc.iba
#   step Setup :         NEXT CALL to cmn::option phase synthesis
#   info : #----------------------------------------------------------------
#   info : Synth
#   info : #----------------------------------------------------------------
#   step Synth :         NEXT CALL to fs::simple_compile -technology vtx8 -mode block_based -version NewMixe ...
#   step REPORT : Synthesizing module : ZebuClockDetectFront_39
#   step REPORT : Synthesizing module : ZebuClockDetectFront_4
#   step REPORT : Synthesizing module : ZebuClockDetectFront_93
#   step REPORT : Synthesizing module : ZebuClockDetectFront_30
#   step REPORT : Synthesizing module : ZebuClockDetectFront_29
#   step REPORT : Synthesizing module : ZebuClockDetectFront_37
#   step REPORT : Synthesizing module : ZebuClockDetectFront_91
#   step REPORT : Synthesizing module : ZebuClockDetectFront_27
#   step REPORT : Synthesizing module : ZebuClockDetectFront_106
#   step REPORT : Synthesizing module : ZebuClockDetectFront_7
#   step REPORT : Synthesizing module : rl_parity_chk_0000
#   step REPORT : Synthesizing module : ZebuClockDetectFront_33
#   step REPORT : Synthesizing module : ZebuClockDetectFront_94
#   step REPORT : Synthesizing module : ZebuClockDetectFront_31
#   step REPORT : Synthesizing module : ZebuClockDetectFront_3
#   step REPORT : Synthesizing module : ZebuClockDetectFront_38
#   step REPORT : Synthesizing module : ZebuClockDetectFront_92
#   step REPORT : Synthesizing module : ZebuClockDetectFront_36
#   step REPORT : Synthesizing module : ZebuClockDetectFront_90
#   step REPORT : Synthesizing module : ZebuClockDetectFront_34
#   step REPORT : Synthesizing module : ZebuClockDetectFront_95
#   step REPORT : Synthesizing module : ZebuClockDetectFront_32
#   step REPORT : Synthesizing module : ZebuClockDetectFront_14
### warning in ZFAST : Out of 71 pin types only 69 have names
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_39
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_39 is 2
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_39' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_39
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_39' to 'edif/ZebuClockDetectFront_39/ZebuClockDetectFront_39.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_39/ZebuClockDetectFront_39.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 368, compression ratio: 1.440217
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_39: 0.245s 112.2M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_4
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_4 is 2
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_4' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_4
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_4' to 'edif/ZebuClockDetectFront_4/ZebuClockDetectFront_4.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_4/ZebuClockDetectFront_4.edf.gz'
#   step SERIALIZE : #bytes in: 527, #bytes out: 369, compression ratio: 1.428184
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_4: 0.081s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_93
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_93 is 8
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_93' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_93
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_93' to 'edif/ZebuClockDetectFront_93/ZebuClockDetectFront_93.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_93/ZebuClockDetectFront_93.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 373, compression ratio: 1.420912
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_93: 0.082s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_30
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_30 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_30' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_30
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_30' to 'edif/ZebuClockDetectFront_30/ZebuClockDetectFront_30.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_30/ZebuClockDetectFront_30.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 370, compression ratio: 1.432432
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_30: 0.082s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_29
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_29 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_n_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_29' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_29
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_29' to 'edif/ZebuClockDetectFront_29/ZebuClockDetectFront_29.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_29/ZebuClockDetectFront_29.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 371, compression ratio: 1.428571
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_29: 0.084s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_37
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_37 is 2
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_37' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_37
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_37' to 'edif/ZebuClockDetectFront_37/ZebuClockDetectFront_37.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_37/ZebuClockDetectFront_37.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 372, compression ratio: 1.424731
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_37: 0.080s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_91
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_91 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_91' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_91
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_91' to 'edif/ZebuClockDetectFront_91/ZebuClockDetectFront_91.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_91/ZebuClockDetectFront_91.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 373, compression ratio: 1.420912
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_91: 0.083s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_27
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_27 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_n_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_27' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_27
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_27' to 'edif/ZebuClockDetectFront_27/ZebuClockDetectFront_27.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_27/ZebuClockDetectFront_27.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 373, compression ratio: 1.420912
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_27: 0.081s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_106
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_106 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_106' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_106
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_106' to 'edif/ZebuClockDetectFront_106/ZebuClockDetectFront_106.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_106/ZebuClockDetectFront_106.edf.gz'
#   step SERIALIZE : #bytes in: 533, #bytes out: 375, compression ratio: 1.421333
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_106: 0.083s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_7
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_7 is 2
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_7' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_7
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_7' to 'edif/ZebuClockDetectFront_7/ZebuClockDetectFront_7.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_7/ZebuClockDetectFront_7.edf.gz'
#   step SERIALIZE : #bytes in: 527, #bytes out: 371, compression ratio: 1.420485
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_7: 0.084s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_parity_chk_0000
#   step REPORT : [39.350] Instance count of module rl_parity_chk_0000 is 16
#   step REPORT : [6.1691] Total net count: 7
#   step REPORT : [6.1690] There are 1 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 3-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_parity_chk_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   4 |                   0 |                   0 |                   0 |                   0 || rl_parity_chk_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_parity_chk_0000' to 'edif/rl_parity_chk_0000/rl_parity_chk_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_parity_chk_0000/rl_parity_chk_0000.edf.gz'
#   step SERIALIZE : #bytes in: 409, #bytes out: 339, compression ratio: 1.206490
#   step REPORT : [87.28] Resource usage for rl_parity_chk_0000: 0.085s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_33
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_33 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_33' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_33
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_33' to 'edif/ZebuClockDetectFront_33/ZebuClockDetectFront_33.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_33/ZebuClockDetectFront_33.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 371, compression ratio: 1.428571
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_33: 0.083s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_94
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_94 is 8
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_94' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_94
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_94' to 'edif/ZebuClockDetectFront_94/ZebuClockDetectFront_94.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_94/ZebuClockDetectFront_94.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 369, compression ratio: 1.436314
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_94: 0.081s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_31
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_31 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_31' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_31
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_31' to 'edif/ZebuClockDetectFront_31/ZebuClockDetectFront_31.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_31/ZebuClockDetectFront_31.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 374, compression ratio: 1.417112
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_31: 0.084s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_3
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_3 is 2
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_3' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_3
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_3' to 'edif/ZebuClockDetectFront_3/ZebuClockDetectFront_3.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_3/ZebuClockDetectFront_3.edf.gz'
#   step SERIALIZE : #bytes in: 527, #bytes out: 371, compression ratio: 1.420485
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_3: 0.084s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_38
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_38 is 2
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_38' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_38
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_38' to 'edif/ZebuClockDetectFront_38/ZebuClockDetectFront_38.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_38/ZebuClockDetectFront_38.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 367, compression ratio: 1.444142
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_38: 0.085s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_92
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_92 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_n_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_92' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_92
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_92' to 'edif/ZebuClockDetectFront_92/ZebuClockDetectFront_92.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_92/ZebuClockDetectFront_92.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 376, compression ratio: 1.409575
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_92: 0.082s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_36
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_36 is 2
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_36' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_36
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_36' to 'edif/ZebuClockDetectFront_36/ZebuClockDetectFront_36.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_36/ZebuClockDetectFront_36.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 374, compression ratio: 1.417112
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_36: 0.086s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_90
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_90 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_90' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_90
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_90' to 'edif/ZebuClockDetectFront_90/ZebuClockDetectFront_90.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_90/ZebuClockDetectFront_90.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 369, compression ratio: 1.436314
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_90: 0.084s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_34
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_34 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_34' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_34
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_34' to 'edif/ZebuClockDetectFront_34/ZebuClockDetectFront_34.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_34/ZebuClockDetectFront_34.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 369, compression ratio: 1.436314
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_34: 0.085s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_95
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_95 is 8
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_95' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_95
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_95' to 'edif/ZebuClockDetectFront_95/ZebuClockDetectFront_95.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_95/ZebuClockDetectFront_95.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 373, compression ratio: 1.420912
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_95: 0.085s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_32
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_32 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_32' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_32
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_32' to 'edif/ZebuClockDetectFront_32/ZebuClockDetectFront_32.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_32/ZebuClockDetectFront_32.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 370, compression ratio: 1.432432
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_32: 0.083s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_14
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_14 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_14' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_14
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_14' to 'edif/ZebuClockDetectFront_14/ZebuClockDetectFront_14.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_14/ZebuClockDetectFront_14.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 367, compression ratio: 1.444142
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_14: 0.082s 0.0M
#   step Synth : RhinoDB status is set by default value: rhino_default_status:1.
#   step Synth : Using zCreateNameDB from /slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64/bin/zCreateNameDB for RhinoDB population.
#   step Synth : Running RhinoDB gate population on 23 modules. To skip this step please set SNPS_RHINODB_INTERNAL_3STEP_DISABLE env var.
Running in 3step flow - bundle population mode, for bundle,modules = Bundle_19,ZebuClockDetectFront_14,ZebuClockDetectFront_32,ZebuClockDetectFront_95,ZebuClockDetectFront_34,ZebuClockDetectFront_90,ZebuClockDetectFront_36,ZebuClockDetectFront_92,ZebuClockDetectFront_38,ZebuClockDetectFront_3,ZebuClockDetectFront_31,ZebuClockDetectFront_94,ZebuClockDetectFront_33,rl_parity_chk_0000,ZebuClockDetectFront_7,ZebuClockDetectFront_106,ZebuClockDetectFront_27,ZebuClockDetectFront_91,ZebuClockDetectFront_37,ZebuClockDetectFront_29,ZebuClockDetectFront_30,ZebuClockDetectFront_93,ZebuClockDetectFront_4,ZebuClockDetectFront_39,
Got following -X option = show_times
#     Wed May 14 18:56:42 2025 : zCreateNameDB Started
#      : Reading the Serializing VCS Version
[2025-05-14 18:56:42.654928] [0x000015555540d300] [info]    #      : Reading the Serializing VCS Version

#      : Deserializing names dictionary
[2025-05-14 18:56:42.655904] [0x000015555540d300] [info]    #      : Deserializing names dictionary

#      : Deserializing libraries
[2025-05-14 18:56:42.668021] [0x000015555540d300] [info]    #      : Deserializing libraries

#      : Deserializing RTL
[2025-05-14 18:56:42.669210] [0x000015555540d300] [info]    #      : Deserializing RTL

#      : Deserializing Gate
[2025-05-14 18:56:42.670682] [0x000015555540d300] [info]    #      : Deserializing Gate

#      : Deserializing design object
[2025-05-14 18:56:42.671878] [0x000015555540d300] [info]    #      : Deserializing design object

#      : Populating Dfs Table
[2025-05-14 18:56:42.673464] [0x000015555540d300] [info]    #      : Populating Dfs Table

### Wed May 14 18:56:42 2025 : RTL Deserialized
### Wed May 14 18:56:42 2025 : Starting CHUNK Population
#     Wed May 14 18:56:42 2025 : Populating CHUNK ZebuClockDetectFront_14
#     Wed May 14 18:56:42 2025 : Gate Building light signal container for module ZebuClockDetectFront_14
#     Wed May 14 18:56:42 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_14
#     Wed May 14 18:56:42 2025 : Populating CHUNK ZebuClockDetectFront_32
#     Wed May 14 18:56:42 2025 : Gate Building light signal container for module ZebuClockDetectFront_32
#     Wed May 14 18:56:42 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_32
#     Wed May 14 18:56:42 2025 : Populating CHUNK ZebuClockDetectFront_95
#     Wed May 14 18:56:42 2025 : Gate Building light signal container for module ZebuClockDetectFront_95
#     Wed May 14 18:56:42 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_95
#     Wed May 14 18:56:42 2025 : Populating CHUNK ZebuClockDetectFront_34
#     Wed May 14 18:56:42 2025 : Gate Building light signal container for module ZebuClockDetectFront_34
#     Wed May 14 18:56:42 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_34
#     Wed May 14 18:56:42 2025 : Populating CHUNK ZebuClockDetectFront_90
#     Wed May 14 18:56:42 2025 : Gate Building light signal container for module ZebuClockDetectFront_90
#     Wed May 14 18:56:42 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_90
#     Wed May 14 18:56:42 2025 : Populating CHUNK ZebuClockDetectFront_36
#     Wed May 14 18:56:42 2025 : Gate Building light signal container for module ZebuClockDetectFront_36
#     Wed May 14 18:56:42 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_36
#     Wed May 14 18:56:42 2025 : Populating CHUNK ZebuClockDetectFront_92
#     Wed May 14 18:56:42 2025 : Gate Building light signal container for module ZebuClockDetectFront_92
#     Wed May 14 18:56:42 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_92
#     Wed May 14 18:56:42 2025 : Populating CHUNK ZebuClockDetectFront_38
#     Wed May 14 18:56:42 2025 : Gate Building light signal container for module ZebuClockDetectFront_38
#     Wed May 14 18:56:42 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_38
#     Wed May 14 18:56:42 2025 : Populating CHUNK ZebuClockDetectFront_3
#     Wed May 14 18:56:42 2025 : Gate Building light signal container for module ZebuClockDetectFront_3
#     Wed May 14 18:56:42 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_3
#     Wed May 14 18:56:42 2025 : Populating CHUNK ZebuClockDetectFront_31
#     Wed May 14 18:56:42 2025 : Gate Building light signal container for module ZebuClockDetectFront_31
#     Wed May 14 18:56:42 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_31
#     Wed May 14 18:56:42 2025 : Populating CHUNK ZebuClockDetectFront_94
#     Wed May 14 18:56:42 2025 : Gate Building light signal container for module ZebuClockDetectFront_94
#     Wed May 14 18:56:42 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_94
#     Wed May 14 18:56:42 2025 : Populating CHUNK ZebuClockDetectFront_33
#     Wed May 14 18:56:42 2025 : Gate Building light signal container for module ZebuClockDetectFront_33
#     Wed May 14 18:56:42 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_33
#     Wed May 14 18:56:42 2025 : Populating CHUNK rl_parity_chk_0000
#     Wed May 14 18:56:42 2025 : Gate Building light signal container for module rl_parity_chk_0000
#     Wed May 14 18:56:42 2025 : End of Gate Building light signal container for module rl_parity_chk_0000
#     Wed May 14 18:56:42 2025 : Populating CHUNK ZebuClockDetectFront_7
#     Wed May 14 18:56:42 2025 : Gate Building light signal container for module ZebuClockDetectFront_7
#     Wed May 14 18:56:42 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_7
#     Wed May 14 18:56:42 2025 : Populating CHUNK ZebuClockDetectFront_106
#     Wed May 14 18:56:42 2025 : Gate Building light signal container for module ZebuClockDetectFront_106
#     Wed May 14 18:56:42 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_106
#     Wed May 14 18:56:42 2025 : Populating CHUNK ZebuClockDetectFront_27
#     Wed May 14 18:56:42 2025 : Gate Building light signal container for module ZebuClockDetectFront_27
#     Wed May 14 18:56:42 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_27
#     Wed May 14 18:56:42 2025 : Populating CHUNK ZebuClockDetectFront_91
#     Wed May 14 18:56:42 2025 : Gate Building light signal container for module ZebuClockDetectFront_91
#     Wed May 14 18:56:42 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_91
#     Wed May 14 18:56:42 2025 : Populating CHUNK ZebuClockDetectFront_37
#     Wed May 14 18:56:42 2025 : Gate Building light signal container for module ZebuClockDetectFront_37
#     Wed May 14 18:56:42 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_37
#     Wed May 14 18:56:42 2025 : Populating CHUNK ZebuClockDetectFront_29
#     Wed May 14 18:56:42 2025 : Gate Building light signal container for module ZebuClockDetectFront_29
#     Wed May 14 18:56:42 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_29
#     Wed May 14 18:56:42 2025 : Populating CHUNK ZebuClockDetectFront_30
#     Wed May 14 18:56:43 2025 : Gate Building light signal container for module ZebuClockDetectFront_30
#     Wed May 14 18:56:43 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_30
#     Wed May 14 18:56:43 2025 : Populating CHUNK ZebuClockDetectFront_93
#     Wed May 14 18:56:43 2025 : Gate Building light signal container for module ZebuClockDetectFront_93
#     Wed May 14 18:56:43 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_93
#     Wed May 14 18:56:43 2025 : Populating CHUNK ZebuClockDetectFront_4
#     Wed May 14 18:56:43 2025 : Gate Building light signal container for module ZebuClockDetectFront_4
#     Wed May 14 18:56:43 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_4
#     Wed May 14 18:56:43 2025 : Populating CHUNK ZebuClockDetectFront_39
#     Wed May 14 18:56:43 2025 : Gate Building light signal container for module ZebuClockDetectFront_39
#     Wed May 14 18:56:43 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_39
### Wed May 14 18:56:43 2025(+1s) : CHUNK Population done
zCreateNameDB finished without errors or warnings.
#     Wed May 14 18:56:43 2025 : zCreateNameDB Ended
#   step Synth : Synthesis called the following command: '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64/bin/zCreateNameDB -bundle Bundle_19,ZebuClockDetectFront_14,ZebuClockDetectFront_32,ZebuClockDetectFront_95,ZebuClockDetectFront_34,ZebuClockDetectFront_90,ZebuClockDetectFront_36,ZebuClockDetectFront_92,ZebuClockDetectFront_38,ZebuClockDetectFront_3,ZebuClockDetectFront_31,ZebuClockDetectFront_94,ZebuClockDetectFront_33,rl_parity_chk_0000,ZebuClockDetectFront_7,ZebuClockDetectFront_106,ZebuClockDetectFront_27,ZebuClockDetectFront_91,ZebuClockDetectFront_37,ZebuClockDetectFront_29,ZebuClockDetectFront_30,ZebuClockDetectFront_93,ZebuClockDetectFront_4,ZebuClockDetectFront_39,  -v -X show_times -z /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/design/synth_Default_RTL_Group'

#   step exec summary : time 0m6.64869s
#   exec summary : Total memory: 147000 kB minimum 
#   exec summary : Successful execution

# end time is Wed May 14 18:56:43 EEST 2025
zFe exit status: 0
command exit code is '0'
