Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"src" "ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/jonas/ECE428/project/ipcore_dir/dcm.v" into library work
Parsing module <dcm>.
Analyzing Verilog file "/home/jonas/ECE428/project/src/addrgen_1_b.v" into library work
Parsing module <addrgen_1_b>.
Analyzing Verilog file "/home/jonas/ECE428/project/accumulator.v" into library work
Parsing module <accumulator>.
Analyzing Verilog file "/home/jonas/ECE428/project/abs_subtractor.v" into library work
Parsing module <abs_subtractor>.
Analyzing Verilog file "/home/jonas/ECE428/project/Background_subtraction.v" into library work
Parsing module <Background_subtraction>.
Analyzing Verilog file "/home/jonas/ECE428/project/top.v" into library work
Parsing module <top>.
Parsing VHDL file "/home/jonas/ECE428/project/src/Bram2.vhd" into library work
Parsing entity <Bram2>.
Parsing architecture <Bram2_a> of entity <bram2>.
Parsing VHDL file "/home/jonas/ECE428/project/src/Bram1.vhd" into library work
Parsing entity <Bram1>.
Parsing architecture <Bram1_a> of entity <bram1>.
Parsing VHDL file "/home/jonas/ECE428/project/src/addrgen_2_a.vhd" into library work
Parsing entity <addrgen_2_a>.
Parsing architecture <Behavioral> of entity <addrgen_2_a>.
Parsing VHDL file "/home/jonas/ECE428/project/src/addrgen_1_a.vhd" into library work
Parsing entity <addrgen_1_a>.
Parsing architecture <Behavioral> of entity <addrgen_1_a>.
Parsing VHDL file "/home/jonas/ECE428/project/src/Ram_out_2.vhd" into library work
Parsing entity <Ram_out_2>.
Parsing architecture <Behavioral> of entity <ram_out_2>.
Parsing VHDL file "/home/jonas/ECE428/project/src/Ram_out_1.vhd" into library work
Parsing entity <Ram_out_1>.
Parsing architecture <Behavioral> of entity <ram_out_1>.
Parsing VHDL file "/home/jonas/ECE428/project/src/Top_module.vhd" into library work
Parsing entity <Top_module>.
Parsing architecture <Behavioral> of entity <top_module>.
WARNING:HDLCompiler:946 - "/home/jonas/ECE428/project/src/Top_module.vhd" Line 89: Actual for formal port ce is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/jonas/ECE428/project/top.v" Line 43: Port LOCKED is not connected to this instance

Elaborating module <top>.

Elaborating module <Background_subtraction>.

Elaborating module <abs_subtractor>.

Elaborating module <accumulator>.

Elaborating module <addrgen_1_b>.
WARNING:HDLCompiler:413 - "/home/jonas/ECE428/project/src/addrgen_1_b.v" Line 52: Result of 19-bit expression is truncated to fit in 18-bit target.

Elaborating module <dcm>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=10.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "/home/jonas/ECE428/project/ipcore_dir/dcm.v" Line 129: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.
Going to vhdl side to elaborate module Top_module

Elaborating entity <Top_module> (architecture <Behavioral>) from library <work>.

Elaborating entity <Ram_out_1> (architecture <Behavioral>) from library <work>.

Elaborating entity <Bram1> (architecture <Bram1_a>) from library <work>.

Elaborating entity <addrgen_1_a> (architecture <Behavioral>) from library <work>.

Elaborating entity <Ram_out_2> (architecture <Behavioral>) from library <work>.

Elaborating entity <Bram2> (architecture <Bram2_a>) from library <work>.

Elaborating entity <addrgen_2_a> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:552 - "/home/jonas/ECE428/project/top.v" Line 47: Input port addr_2_b[17] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/jonas/ECE428/project/top.v".
WARNING:Xst:2898 - Port 'addr_2_b', unconnected in block instance 'frame_buffers', is tied to GND.
WARNING:Xst:2898 - Port 'en_2', unconnected in block instance 'frame_buffers', is tied to GND.
INFO:Xst:3210 - "/home/jonas/ECE428/project/top.v" line 43: Output port <LOCKED> of the instance <dcm> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <Background_subtraction>.
    Related source file is "/home/jonas/ECE428/project/Background_subtraction.v".
    Summary:
	no macro.
Unit <Background_subtraction> synthesized.

Synthesizing Unit <abs_subtractor>.
    Related source file is "/home/jonas/ECE428/project/abs_subtractor.v".
        SUB_WIDTH = 5
    Found 5-bit subtractor for signal <A[4]_B[4]_sub_2_OUT> created at line 28.
    Found 5-bit subtractor for signal <B[4]_A[4]_sub_3_OUT> created at line 28.
    Found 5-bit comparator greater for signal <B[4]_A[4]_LessThan_1_o> created at line 28
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <abs_subtractor> synthesized.

Synthesizing Unit <accumulator>.
    Related source file is "/home/jonas/ECE428/project/accumulator.v".
        ACC_SIZE = 5
    Found 5-bit register for signal <acc_out>.
    Found 5-bit adder for signal <acc_out[4]_acc_out[4]_mux_2_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <accumulator> synthesized.

Synthesizing Unit <addrgen_1_b>.
    Related source file is "/home/jonas/ECE428/project/src/addrgen_1_b.v".
    Found 1-bit register for signal <en_ram1>.
    Found 18-bit register for signal <cnt>.
    Found 18-bit adder for signal <cnt[17]_GND_5_o_add_5_OUT> created at line 52.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
Unit <addrgen_1_b> synthesized.

Synthesizing Unit <dcm>.
    Related source file is "/home/jonas/ECE428/project/ipcore_dir/dcm.v".
    Summary:
	no macro.
Unit <dcm> synthesized.

Synthesizing Unit <Top_module>.
    Related source file is "/home/jonas/ECE428/project/src/Top_module.vhd".
INFO:Xst:3210 - "/home/jonas/ECE428/project/src/Top_module.vhd" line 49: Output port <data_in_1> of the instance <RAM_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jonas/ECE428/project/src/Top_module.vhd" line 49: Output port <adr_1_a> of the instance <RAM_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jonas/ECE428/project/src/Top_module.vhd" line 63: Output port <data_in_2> of the instance <RAM_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jonas/ECE428/project/src/Top_module.vhd" line 63: Output port <adr_2_a> of the instance <RAM_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Top_module> synthesized.

Synthesizing Unit <Ram_out_1>.
    Related source file is "/home/jonas/ECE428/project/src/Ram_out_1.vhd".
    Found 31-bit register for signal <data>.
    Found 31-bit adder for signal <data[30]_GND_16_o_add_0_OUT> created at line 43.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
Unit <Ram_out_1> synthesized.

Synthesizing Unit <addrgen_1_a>.
    Related source file is "/home/jonas/ECE428/project/src/addrgen_1_a.vhd".
    Found 31-bit register for signal <addr1>.
    Found 31-bit adder for signal <addr1[30]_GND_18_o_add_1_OUT> created at line 52.
    Found 31-bit comparator lessequal for signal <n0000> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <addrgen_1_a> synthesized.

Synthesizing Unit <Ram_out_2>.
    Related source file is "/home/jonas/ECE428/project/src/Ram_out_2.vhd".
    Found 31-bit register for signal <data>.
    Found 31-bit adder for signal <data[30]_GND_19_o_add_0_OUT> created at line 43.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
Unit <Ram_out_2> synthesized.

Synthesizing Unit <addrgen_2_a>.
    Related source file is "/home/jonas/ECE428/project/src/addrgen_2_a.vhd".
    Found 31-bit register for signal <addr1>.
    Found 31-bit adder for signal <addr1[30]_GND_21_o_add_1_OUT> created at line 52.
    Found 31-bit comparator lessequal for signal <n0000> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <addrgen_2_a> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 18-bit adder                                          : 1
 31-bit adder                                          : 4
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
# Registers                                            : 7
 1-bit register                                        : 1
 18-bit register                                       : 1
 31-bit register                                       : 4
 5-bit register                                        : 1
# Comparators                                          : 3
 31-bit comparator lessequal                           : 2
 5-bit comparator greater                              : 1
# Multiplexers                                         : 4
 31-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <src/Bram1.ngc>.
Reading core <src/Bram2.ngc>.
Loading core <Bram1> for timing and area information for instance <RAM1>.
Loading core <Bram2> for timing and area information for instance <RAM2>.

Synthesizing (advanced) Unit <Ram_out_1>.
The following registers are absorbed into counter <data>: 1 register on signal <data>.
Unit <Ram_out_1> synthesized (advanced).

Synthesizing (advanced) Unit <Ram_out_2>.
The following registers are absorbed into counter <data>: 1 register on signal <data>.
Unit <Ram_out_2> synthesized (advanced).

Synthesizing (advanced) Unit <accumulator>.
The following registers are absorbed into accumulator <acc_out>: 1 register on signal <acc_out>.
Unit <accumulator> synthesized (advanced).

Synthesizing (advanced) Unit <addrgen_1_a>.
The following registers are absorbed into counter <addr1>: 1 register on signal <addr1>.
Unit <addrgen_1_a> synthesized (advanced).

Synthesizing (advanced) Unit <addrgen_1_b>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <addrgen_1_b> synthesized (advanced).

Synthesizing (advanced) Unit <addrgen_2_a>.
The following registers are absorbed into counter <addr1>: 1 register on signal <addr1>.
Unit <addrgen_2_a> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit subtractor                                      : 1
# Counters                                             : 5
 18-bit up counter                                     : 1
 31-bit up counter                                     : 4
# Accumulators                                         : 1
 5-bit up accumulator                                  : 1
# Registers                                            : 2
 Flip-Flops                                            : 2
# Comparators                                          : 3
 31-bit comparator lessequal                           : 2
 5-bit comparator greater                              : 1
# Multiplexers                                         : 2
 5-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2146 - In block <top>, Counter <frame_buffers/RAM_1/data> <frame_buffers/RAM_2/data> are equivalent, XST will keep only <frame_buffers/RAM_1/data>.
WARNING:Xst:2677 - Node <frame_buffers/RAM_1/data_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <frame_buffers/RAM_1/data_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <frame_buffers/RAM_1/data_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <frame_buffers/RAM_1/data_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <frame_buffers/RAM_1/data_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <frame_buffers/RAM_1/data_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <frame_buffers/RAM_1/data_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <frame_buffers/RAM_1/data_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <frame_buffers/RAM_1/data_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <frame_buffers/RAM_1/data_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <frame_buffers/RAM_1/data_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <frame_buffers/RAM_1/data_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <frame_buffers/RAM_1/data_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <frame_buffers/RAM_1/data_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <frame_buffers/RAM_1/data_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <frame_buffers/RAM_1/data_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <frame_buffers/RAM_1/data_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <frame_buffers/RAM_1/data_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <frame_buffers/RAM_1/data_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <frame_buffers/RAM_1/data_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <frame_buffers/RAM_1/data_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <frame_buffers/RAM_1/data_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <frame_buffers/RAM_1/data_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <frame_buffers/RAM_1/data_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <frame_buffers/RAM_1/data_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <frame_buffers/RAM_1/data_30> of sequential type is unconnected in block <top>.

Optimizing unit <top> ...
WARNING:Xst:1293 - FF/Latch <frame_buffers/RAM_2/addrgen2a/addr1_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frame_buffers/RAM_2/addrgen2a/addr1_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frame_buffers/RAM_2/addrgen2a/addr1_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frame_buffers/RAM_2/addrgen2a/addr1_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frame_buffers/RAM_2/addrgen2a/addr1_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frame_buffers/RAM_2/addrgen2a/addr1_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frame_buffers/RAM_2/addrgen2a/addr1_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frame_buffers/RAM_2/addrgen2a/addr1_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frame_buffers/RAM_2/addrgen2a/addr1_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frame_buffers/RAM_2/addrgen2a/addr1_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frame_buffers/RAM_2/addrgen2a/addr1_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frame_buffers/RAM_2/addrgen2a/addr1_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frame_buffers/RAM_2/addrgen2a/addr1_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frame_buffers/RAM_1/addrgen1a/addr1_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frame_buffers/RAM_1/addrgen1a/addr1_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frame_buffers/RAM_1/addrgen1a/addr1_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frame_buffers/RAM_1/addrgen1a/addr1_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frame_buffers/RAM_1/addrgen1a/addr1_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frame_buffers/RAM_1/addrgen1a/addr1_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frame_buffers/RAM_1/addrgen1a/addr1_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frame_buffers/RAM_1/addrgen1a/addr1_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frame_buffers/RAM_1/addrgen1a/addr1_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frame_buffers/RAM_1/addrgen1a/addr1_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frame_buffers/RAM_1/addrgen1a/addr1_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frame_buffers/RAM_1/addrgen1a/addr1_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frame_buffers/RAM_1/addrgen1a/addr1_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <frame_buffers/RAM_1/addrgen1a/addr1_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frame_buffers/RAM_2/addrgen2a/addr1_0> 
INFO:Xst:2261 - The FF/Latch <frame_buffers/RAM_1/addrgen1a/addr1_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frame_buffers/RAM_2/addrgen2a/addr1_1> 
INFO:Xst:2261 - The FF/Latch <frame_buffers/RAM_1/addrgen1a/addr1_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frame_buffers/RAM_2/addrgen2a/addr1_2> 
INFO:Xst:2261 - The FF/Latch <frame_buffers/RAM_1/addrgen1a/addr1_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frame_buffers/RAM_2/addrgen2a/addr1_3> 
INFO:Xst:2261 - The FF/Latch <frame_buffers/RAM_1/addrgen1a/addr1_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frame_buffers/RAM_2/addrgen2a/addr1_4> 
INFO:Xst:2261 - The FF/Latch <frame_buffers/RAM_1/addrgen1a/addr1_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frame_buffers/RAM_2/addrgen2a/addr1_5> 
INFO:Xst:2261 - The FF/Latch <frame_buffers/RAM_1/addrgen1a/addr1_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frame_buffers/RAM_2/addrgen2a/addr1_6> 
INFO:Xst:2261 - The FF/Latch <frame_buffers/RAM_1/addrgen1a/addr1_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frame_buffers/RAM_2/addrgen2a/addr1_7> 
INFO:Xst:2261 - The FF/Latch <frame_buffers/RAM_1/addrgen1a/addr1_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frame_buffers/RAM_2/addrgen2a/addr1_8> 
INFO:Xst:2261 - The FF/Latch <frame_buffers/RAM_1/addrgen1a/addr1_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frame_buffers/RAM_2/addrgen2a/addr1_9> 
INFO:Xst:2261 - The FF/Latch <frame_buffers/RAM_1/addrgen1a/addr1_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frame_buffers/RAM_2/addrgen2a/addr1_10> 
INFO:Xst:2261 - The FF/Latch <frame_buffers/RAM_1/addrgen1a/addr1_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frame_buffers/RAM_2/addrgen2a/addr1_11> 
INFO:Xst:2261 - The FF/Latch <frame_buffers/RAM_1/addrgen1a/addr1_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frame_buffers/RAM_2/addrgen2a/addr1_12> 
INFO:Xst:2261 - The FF/Latch <frame_buffers/RAM_1/addrgen1a/addr1_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frame_buffers/RAM_2/addrgen2a/addr1_13> 
INFO:Xst:2261 - The FF/Latch <frame_buffers/RAM_1/addrgen1a/addr1_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frame_buffers/RAM_2/addrgen2a/addr1_14> 
INFO:Xst:2261 - The FF/Latch <frame_buffers/RAM_1/addrgen1a/addr1_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frame_buffers/RAM_2/addrgen2a/addr1_15> 
INFO:Xst:2261 - The FF/Latch <frame_buffers/RAM_1/addrgen1a/addr1_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frame_buffers/RAM_2/addrgen2a/addr1_16> 
INFO:Xst:2261 - The FF/Latch <frame_buffers/RAM_1/addrgen1a/addr1_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frame_buffers/RAM_2/addrgen2a/addr1_17> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 48
 Flip-Flops                                            : 48

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 306
#      GND                         : 3
#      INV                         : 5
#      LUT1                        : 20
#      LUT2                        : 5
#      LUT3                        : 66
#      LUT4                        : 14
#      LUT5                        : 54
#      LUT6                        : 40
#      MUXCY                       : 45
#      MUXF7                       : 12
#      VCC                         : 1
#      XORCY                       : 41
# FlipFlops/Latches                : 62
#      FDCE                        : 1
#      FDE                         : 14
#      FDR                         : 27
#      FDRE                        : 18
#      FDS                         : 2
# RAMS                             : 98
#      RAMB16BWER                  : 90
#      RAMB8BWER                   : 8
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 7
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 5
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              62  out of  54576     0%  
 Number of Slice LUTs:                  204  out of  27288     0%  
    Number used as Logic:               204  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    220
   Number with an unused Flip Flop:     158  out of    220    71%  
   Number with an unused LUT:            16  out of    220     7%  
   Number of fully used LUT-FF pairs:    46  out of    220    20%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                           7
 Number of bonded IOBs:                   7  out of    218     3%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               94  out of    116    81%  
    Number using Block RAM only:         94
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
pclk                               | DCM_SP:CLK0            | 258   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.998ns (Maximum Frequency: 111.141MHz)
   Minimum input arrival time before clock: 4.198ns
   Maximum output required time after clock: 3.762ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'pclk'
  Clock period: 8.998ns (frequency: 111.141MHz)
  Total number of paths / destination ports: 21790 / 2386
-------------------------------------------------------------------------
Delay:               8.998ns (Levels of Logic = 9)
  Source:            frame_buffers/RAM_2/RAM2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:       bg_sub/accumulator/acc_out_4 (FF)
  Source Clock:      pclk rising
  Destination Clock: pclk rising

  Data Path: frame_buffers/RAM_2/RAM2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram to bg_sub/accumulator/acc_out_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB0    1   1.850   0.684  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_139)
     LUT3:I1->O            1   0.203   0.827  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_921 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_92)
     LUT6:I2->O            1   0.203   0.000  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4)
     MUXF7:I0->O           5   0.131   1.079  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7 (doutb<0>)
     end scope: 'frame_buffers/RAM_2/RAM2:doutb<0>'
     LUT6:I0->O            3   0.203   0.651  bg_sub/subtractor/B[4]_A[4]_LessThan_1_o1_SW0 (N0)
     LUT5:I4->O            3   0.205   0.879  bg_sub/subtractor/B[4]_A[4]_LessThan_1_o1 (bg_sub/subtractor/B[4]_A[4]_LessThan_1_o)
     LUT5:I2->O            4   0.205   0.684  bg_sub/subtractor/Mmux_Q_rs_cy<1>11 (bg_sub/subtractor/Mmux_Q_rs_cy<1>)
     LUT6:I5->O            1   0.205   0.684  bg_sub/subtractor/Mmux_Q_rs_cy<3>11 (bg_sub/subtractor/Mmux_Q_rs_cy<3>)
     LUT6:I4->O            1   0.203   0.000  bg_sub/accumulator/Maccum_acc_out_xor<4>11 (Result<4>2)
     FDR:D                     0.102          bg_sub/accumulator/acc_out_4
    ----------------------------------------
    Total                      8.998ns (3.510ns logic, 5.488ns route)
                                       (39.0% logic, 61.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pclk'
  Total number of paths / destination ports: 49 / 49
-------------------------------------------------------------------------
Offset:              4.198ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       bg_sub/address_generator/cnt_1 (FF)
  Destination Clock: pclk rising

  Data Path: reset to bg_sub/address_generator/cnt_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.222   1.292  reset_IBUF (reset_IBUF)
     LUT6:I5->O           18   0.205   1.049  bg_sub/address_generator/Mcount_cnt_val4 (bg_sub/address_generator/Mcount_cnt_val)
     FDRE:R                    0.430          bg_sub/address_generator/cnt_0
    ----------------------------------------
    Total                      4.198ns (1.857ns logic, 2.341ns route)
                                       (44.2% logic, 55.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pclk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.762ns (Levels of Logic = 1)
  Source:            bg_sub/accumulator/acc_out_3 (FF)
  Destination:       data_out<3> (PAD)
  Source Clock:      pclk rising

  Data Path: bg_sub/accumulator/acc_out_3 to data_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.447   0.744  bg_sub/accumulator/acc_out_3 (bg_sub/accumulator/acc_out_3)
     OBUF:I->O                 2.571          data_out_3_OBUF (data_out<3>)
    ----------------------------------------
    Total                      3.762ns (3.018ns logic, 0.744ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock pclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
pclk           |    8.998|         |    5.815|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.55 secs
 
--> 


Total memory usage is 408380 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   59 (   0 filtered)
Number of infos    :   25 (   0 filtered)

