
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max 4.78

==========================================================================
finish report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 4.36 fmax = 229.53

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.34 source latency IR[16]$_SDFFE_PP0P_/CLK ^
  -0.35 target latency GPR[1][10]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[0]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.10    0.12    0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    0.17 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.04    0.06    0.17    0.34 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.06    0.00    0.34 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.08    0.34    0.68 ^ count[0]$_SDFF_PP0_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         count[0] (net)
                  0.08    0.00    0.68 ^ _1725_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.03    0.05    0.73 v _1725_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0162_ (net)
                  0.03    0.00    0.73 v count[0]$_SDFF_PP0_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.73   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.10    0.12    0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    0.17 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.04    0.06    0.17    0.34 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.06    0.00    0.34 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.04    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: sys_rst (input port clocked by core_clock)
Endpoint: GPR[0][10]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.83    1.83 v input external delay
     1    0.00    0.00    0.00    1.83 v sys_rst (in)
                                         sys_rst (net)
                  0.00    0.00    1.83 v input36/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.00    0.05    0.39    2.22 v input36/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net35 (net)
                  0.05    0.00    2.22 v place51/A (sky130_fd_sc_hd__buf_4)
    20    0.07    0.09    0.20    2.42 v place51/X (sky130_fd_sc_hd__buf_4)
                                         net50 (net)
                  0.09    0.00    2.42 v _0961_/A (sky130_fd_sc_hd__inv_1)
     6    0.02    0.19    0.18    2.60 ^ _0961_/Y (sky130_fd_sc_hd__inv_1)
                                         _0274_ (net)
                  0.19    0.00    2.60 ^ _0967_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.11    0.11    2.71 v _0967_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0280_ (net)
                  0.11    0.00    2.71 v _0968_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.12    0.14    2.85 ^ _0968_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0281_ (net)
                  0.12    0.00    2.85 ^ _0970_/A (sky130_fd_sc_hd__nand2_1)
    13    0.05    0.39    0.33    3.18 v _0970_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0283_ (net)
                  0.39    0.00    3.18 v _0975_/B (sky130_fd_sc_hd__nand3_1)
     2    0.01    0.17    0.27    3.46 ^ _0975_/Y (sky130_fd_sc_hd__nand3_1)
                                         _0288_ (net)
                  0.17    0.00    3.46 ^ _0979_/A (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.07    0.09    3.54 v _0979_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0291_ (net)
                  0.07    0.00    3.54 v _0982_/B (sky130_fd_sc_hd__nor2_1)
     5    0.04    0.65    0.51    4.05 ^ _0982_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0016_ (net)
                  0.65    0.00    4.05 ^ place43/A (sky130_fd_sc_hd__buf_4)
    12    0.07    0.19    0.34    4.39 ^ place43/X (sky130_fd_sc_hd__buf_4)
                                         net42 (net)
                  0.20    0.01    4.41 ^ GPR[0][10]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  4.41   data arrival time

                          9.14    9.14   clock core_clock (rise edge)
                          0.00    9.14   clock source latency
     1    0.03    0.00    0.00    9.14 ^ clk (in)
                                         clk (net)
                  0.00    0.00    9.14 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.10    0.12    0.17    9.31 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    9.31 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.05    0.07    0.17    9.48 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.07    0.00    9.49 ^ GPR[0][10]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    9.49   clock reconvergence pessimism
                         -0.30    9.19   library setup time
                                  9.19   data required time
-----------------------------------------------------------------------------
                                  9.19   data required time
                                 -4.41   data arrival time
-----------------------------------------------------------------------------
                                  4.78   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: sys_rst (input port clocked by core_clock)
Endpoint: GPR[0][10]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.83    1.83 v input external delay
     1    0.00    0.00    0.00    1.83 v sys_rst (in)
                                         sys_rst (net)
                  0.00    0.00    1.83 v input36/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.00    0.05    0.39    2.22 v input36/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net35 (net)
                  0.05    0.00    2.22 v place51/A (sky130_fd_sc_hd__buf_4)
    20    0.07    0.09    0.20    2.42 v place51/X (sky130_fd_sc_hd__buf_4)
                                         net50 (net)
                  0.09    0.00    2.42 v _0961_/A (sky130_fd_sc_hd__inv_1)
     6    0.02    0.19    0.18    2.60 ^ _0961_/Y (sky130_fd_sc_hd__inv_1)
                                         _0274_ (net)
                  0.19    0.00    2.60 ^ _0967_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.11    0.11    2.71 v _0967_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0280_ (net)
                  0.11    0.00    2.71 v _0968_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.12    0.14    2.85 ^ _0968_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0281_ (net)
                  0.12    0.00    2.85 ^ _0970_/A (sky130_fd_sc_hd__nand2_1)
    13    0.05    0.39    0.33    3.18 v _0970_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0283_ (net)
                  0.39    0.00    3.18 v _0975_/B (sky130_fd_sc_hd__nand3_1)
     2    0.01    0.17    0.27    3.46 ^ _0975_/Y (sky130_fd_sc_hd__nand3_1)
                                         _0288_ (net)
                  0.17    0.00    3.46 ^ _0979_/A (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.07    0.09    3.54 v _0979_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0291_ (net)
                  0.07    0.00    3.54 v _0982_/B (sky130_fd_sc_hd__nor2_1)
     5    0.04    0.65    0.51    4.05 ^ _0982_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0016_ (net)
                  0.65    0.00    4.05 ^ place43/A (sky130_fd_sc_hd__buf_4)
    12    0.07    0.19    0.34    4.39 ^ place43/X (sky130_fd_sc_hd__buf_4)
                                         net42 (net)
                  0.20    0.01    4.41 ^ GPR[0][10]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  4.41   data arrival time

                          9.14    9.14   clock core_clock (rise edge)
                          0.00    9.14   clock source latency
     1    0.03    0.00    0.00    9.14 ^ clk (in)
                                         clk (net)
                  0.00    0.00    9.14 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.10    0.12    0.17    9.31 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    9.31 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.05    0.07    0.17    9.48 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.07    0.00    9.49 ^ GPR[0][10]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    9.49   clock reconvergence pessimism
                         -0.30    9.19   library setup time
                                  9.19   data required time
-----------------------------------------------------------------------------
                                  9.19   data required time
                                 -4.41   data arrival time
-----------------------------------------------------------------------------
                                  4.78   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.811440646648407

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5410

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.019199397414922714

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.021067000925540924

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9113

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: IR[17]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: GPR[0][15]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    0.34 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.34 ^ IR[17]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.30    0.64 v IR[17]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.25    0.89 v place50/X (sky130_fd_sc_hd__buf_4)
   0.53    1.41 ^ _0991_/Y (sky130_fd_sc_hd__inv_2)
   0.18    1.59 v _1103_/Y (sky130_fd_sc_hd__o21ai_0)
   0.56    2.15 ^ _1104_/Y (sky130_fd_sc_hd__o22ai_1)
   0.41    2.56 v _1829_/SUM (sky130_fd_sc_hd__ha_1)
   0.13    2.69 ^ _1156_/Y (sky130_fd_sc_hd__inv_1)
   0.10    2.80 v _1185_/Y (sky130_fd_sc_hd__nand3_1)
   0.06    2.86 ^ _1191_/Y (sky130_fd_sc_hd__inv_1)
   0.05    2.91 v _1192_/Y (sky130_fd_sc_hd__nor2_1)
   0.18    3.09 ^ _1243_/Y (sky130_fd_sc_hd__nor2_2)
   0.09    3.18 v _1384_/Y (sky130_fd_sc_hd__nand2_1)
   0.18    3.36 ^ _1385_/Y (sky130_fd_sc_hd__nor2_2)
   0.10    3.46 v _1597_/Y (sky130_fd_sc_hd__nand3_1)
   0.06    3.53 ^ _1598_/Y (sky130_fd_sc_hd__nand2_1)
   0.08    3.60 v _1600_/Y (sky130_fd_sc_hd__nand2_1)
   0.26    3.86 ^ _1614_/Y (sky130_fd_sc_hd__a221oi_1)
   0.25    4.11 v _1633_/Y (sky130_fd_sc_hd__nand3_1)
   0.00    4.11 v GPR[0][15]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
           4.11   data arrival time

   9.14    9.14   clock core_clock (rise edge)
   0.00    9.14   clock source latency
   0.00    9.14 ^ clk (in)
   0.17    9.31 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    9.48 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    9.49 ^ GPR[0][15]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.00    9.49   clock reconvergence pessimism
  -0.31    9.17   library setup time
           9.17   data required time
---------------------------------------------------------
           9.17   data required time
          -4.11   data arrival time
---------------------------------------------------------
           5.06   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[0]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    0.34 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.34 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.34    0.68 ^ count[0]$_SDFF_PP0_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.05    0.73 v _1725_/Y (sky130_fd_sc_hd__nor2_1)
   0.00    0.73 v count[0]$_SDFF_PP0_/D (sky130_fd_sc_hd__dfxtp_1)
           0.73   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    0.34 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.34 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.34   clock reconvergence pessimism
  -0.04    0.30   library hold time
           0.30   data required time
---------------------------------------------------------
           0.30   data required time
          -0.73   data arrival time
---------------------------------------------------------
           0.43   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.3488

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.3442

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
4.4056

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
4.7796

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
108.489196

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.34e-04   9.20e-06   7.45e-10   4.44e-04  45.2%
Combinational          4.02e-05   8.94e-05   2.58e-09   1.30e-04  13.2%
Clock                  2.44e-04   1.65e-04   1.56e-10   4.08e-04  41.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.18e-04   2.64e-04   3.48e-09   9.82e-04 100.0%
                          73.2%      26.8%       0.0%
