<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>HF-MAX22200 Driver: inc/max22200_registers.hpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">HF-MAX22200 Driver<span id="projectnumber">&#160;0.1.0-dev</span>
   </div>
   <div id="projectbrief">HF-MAX22200 C++ Driver</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('max22200__registers_8hpp.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">max22200_registers.hpp File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Register definitions and constants for MAX22200 IC.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;cstdint&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for max22200_registers.hpp:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="max22200__registers_8hpp__incl.svg" width="218" height="110"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="max22200__registers_8hpp__dep__incl.svg" width="438" height="286"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="max22200__registers_8hpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="namespaces" name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacemax22200" id="r_namespacemax22200"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200.html">max22200</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacemax22200_1_1RegBank" id="r_namespacemax22200_1_1RegBank"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1RegBank.html">max22200::RegBank</a></td></tr>
<tr class="memdesc:namespacemax22200_1_1RegBank"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register bank addresses for <a class="el" href="classmax22200_1_1MAX22200.html">MAX22200</a>. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacemax22200_1_1CommandReg" id="r_namespacemax22200_1_1CommandReg"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CommandReg.html">max22200::CommandReg</a></td></tr>
<tr class="memdesc:namespacemax22200_1_1CommandReg"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command Register bit field definitions and helper functions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacemax22200_1_1StatusReg" id="r_namespacemax22200_1_1StatusReg"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1StatusReg.html">max22200::StatusReg</a></td></tr>
<tr class="memdesc:namespacemax22200_1_1StatusReg"><td class="mdescLeft">&#160;</td><td class="mdescRight">STATUS register bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacemax22200_1_1CfgChReg" id="r_namespacemax22200_1_1CfgChReg"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CfgChReg.html">max22200::CfgChReg</a></td></tr>
<tr class="memdesc:namespacemax22200_1_1CfgChReg"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel configuration register bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacemax22200_1_1FaultReg" id="r_namespacemax22200_1_1FaultReg"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1FaultReg.html">max22200::FaultReg</a></td></tr>
<tr class="memdesc:namespacemax22200_1_1FaultReg"><td class="mdescLeft">&#160;</td><td class="mdescRight">FAULT register bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacemax22200_1_1CfgDpmReg" id="r_namespacemax22200_1_1CfgDpmReg"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CfgDpmReg.html">max22200::CfgDpmReg</a></td></tr>
<tr class="memdesc:namespacemax22200_1_1CfgDpmReg"><td class="mdescLeft">&#160;</td><td class="mdescRight">CFG_DPM register bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a6fc80a9b0f7e63b68ef97fb1fd2231bd" id="r_a6fc80a9b0f7e63b68ef97fb1fd2231bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CommandReg.html#a6fc80a9b0f7e63b68ef97fb1fd2231bd">max22200::CommandReg::build</a> (<a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a> <a class="el" href="classmax22200_1_1MAX22200.html">bank</a>, <a class="el" href="classmax22200_1_1MAX22200.html">bool</a> <a class="el" href="classmax22200_1_1MAX22200.html">write</a>, <a class="el" href="classmax22200_1_1MAX22200.html">bool</a> <a class="el" href="classmax22200_1_1MAX22200.html">mode8</a>=<a class="el" href="classmax22200_1_1MAX22200.html">false</a>)</td></tr>
<tr class="separator:a6fc80a9b0f7e63b68ef97fb1fd2231bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab49b674a6a3f59d961019c61d18bf27" id="r_aab49b674a6a3f59d961019c61d18bf27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200.html#aab49b674a6a3f59d961019c61d18bf27">max22200::getChannelCfgBank</a> (<a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a> <a class="el" href="classmax22200_1_1MAX22200.html">channel</a>)</td></tr>
<tr class="separator:aab49b674a6a3f59d961019c61d18bf27"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ade1e463aec90832776b7b35c6200c3a7" id="r_ade1e463aec90832776b7b35c6200c3a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200.html#ade1e463aec90832776b7b35c6200c3a7">max22200::NUM_CHANNELS_</a> = 8</td></tr>
<tr class="memdesc:ade1e463aec90832776b7b35c6200c3a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of channels on the <a class="el" href="classmax22200_1_1MAX22200.html">MAX22200</a>.  <br /></td></tr>
<tr class="separator:ade1e463aec90832776b7b35c6200c3a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa433a968c342b863d10b8af9fe7786cc" id="r_aa433a968c342b863d10b8af9fe7786cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200.html#aa433a968c342b863d10b8af9fe7786cc">max22200::MAX_SPI_FREQ_STANDALONE_</a> = 10000000</td></tr>
<tr class="memdesc:aa433a968c342b863d10b8af9fe7786cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum SPI clock frequency without daisy chaining (Hz)  <br /></td></tr>
<tr class="separator:aa433a968c342b863d10b8af9fe7786cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10792d535c2b89f6c57ecc8cc5a97b71" id="r_a10792d535c2b89f6c57ecc8cc5a97b71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200.html#a10792d535c2b89f6c57ecc8cc5a97b71">max22200::MAX_SPI_FREQ_DAISY_CHAIN_</a> = 5000000</td></tr>
<tr class="memdesc:a10792d535c2b89f6c57ecc8cc5a97b71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum SPI clock frequency with daisy chaining (Hz)  <br /></td></tr>
<tr class="separator:a10792d535c2b89f6c57ecc8cc5a97b71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c9a3e196f6c07a4111614506688ffde" id="r_a1c9a3e196f6c07a4111614506688ffde"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1RegBank.html#a1c9a3e196f6c07a4111614506688ffde">max22200::RegBank::STATUS</a> = 0x00</td></tr>
<tr class="memdesc:a1c9a3e196f6c07a4111614506688ffde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register (32-bit) — channel on/off, HW config, faults, ACTIVE.  <br /></td></tr>
<tr class="separator:a1c9a3e196f6c07a4111614506688ffde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe3eb40853398ec9c301e34ff92f3d5f" id="r_afe3eb40853398ec9c301e34ff92f3d5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1RegBank.html#afe3eb40853398ec9c301e34ff92f3d5f">max22200::RegBank::CFG_CH0</a> = 0x01</td></tr>
<tr class="memdesc:afe3eb40853398ec9c301e34ff92f3d5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 configuration register (32-bit)  <br /></td></tr>
<tr class="separator:afe3eb40853398ec9c301e34ff92f3d5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7fc5711877135f97ec0bcf64b009e4e" id="r_ad7fc5711877135f97ec0bcf64b009e4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1RegBank.html#ad7fc5711877135f97ec0bcf64b009e4e">max22200::RegBank::CFG_CH1</a> = 0x02</td></tr>
<tr class="memdesc:ad7fc5711877135f97ec0bcf64b009e4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 configuration register (32-bit)  <br /></td></tr>
<tr class="separator:ad7fc5711877135f97ec0bcf64b009e4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae49911a958794991e3d5ef7a65004dd7" id="r_ae49911a958794991e3d5ef7a65004dd7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1RegBank.html#ae49911a958794991e3d5ef7a65004dd7">max22200::RegBank::CFG_CH2</a> = 0x03</td></tr>
<tr class="memdesc:ae49911a958794991e3d5ef7a65004dd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 configuration register (32-bit)  <br /></td></tr>
<tr class="separator:ae49911a958794991e3d5ef7a65004dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a368e833c582ec0e81bd6526d937815c2" id="r_a368e833c582ec0e81bd6526d937815c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1RegBank.html#a368e833c582ec0e81bd6526d937815c2">max22200::RegBank::CFG_CH3</a> = 0x04</td></tr>
<tr class="memdesc:a368e833c582ec0e81bd6526d937815c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 configuration register (32-bit)  <br /></td></tr>
<tr class="separator:a368e833c582ec0e81bd6526d937815c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0616286a8ba2f3e00f6d84416ce36a0" id="r_aa0616286a8ba2f3e00f6d84416ce36a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1RegBank.html#aa0616286a8ba2f3e00f6d84416ce36a0">max22200::RegBank::CFG_CH4</a> = 0x05</td></tr>
<tr class="memdesc:aa0616286a8ba2f3e00f6d84416ce36a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 4 configuration register (32-bit)  <br /></td></tr>
<tr class="separator:aa0616286a8ba2f3e00f6d84416ce36a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab732d70ad2ed5299c800ff0e7235e886" id="r_ab732d70ad2ed5299c800ff0e7235e886"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1RegBank.html#ab732d70ad2ed5299c800ff0e7235e886">max22200::RegBank::CFG_CH5</a> = 0x06</td></tr>
<tr class="memdesc:ab732d70ad2ed5299c800ff0e7235e886"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 5 configuration register (32-bit)  <br /></td></tr>
<tr class="separator:ab732d70ad2ed5299c800ff0e7235e886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af68f1fdc8c82fd79908a388639047b40" id="r_af68f1fdc8c82fd79908a388639047b40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1RegBank.html#af68f1fdc8c82fd79908a388639047b40">max22200::RegBank::CFG_CH6</a> = 0x07</td></tr>
<tr class="memdesc:af68f1fdc8c82fd79908a388639047b40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 6 configuration register (32-bit)  <br /></td></tr>
<tr class="separator:af68f1fdc8c82fd79908a388639047b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5430b72db5bd8f286aabc9ce2c7abe25" id="r_a5430b72db5bd8f286aabc9ce2c7abe25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1RegBank.html#a5430b72db5bd8f286aabc9ce2c7abe25">max22200::RegBank::CFG_CH7</a> = 0x08</td></tr>
<tr class="memdesc:a5430b72db5bd8f286aabc9ce2c7abe25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 7 configuration register (32-bit)  <br /></td></tr>
<tr class="separator:a5430b72db5bd8f286aabc9ce2c7abe25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a460a7fd3711f8af8457e3dfca00700f8" id="r_a460a7fd3711f8af8457e3dfca00700f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1RegBank.html#a460a7fd3711f8af8457e3dfca00700f8">max22200::RegBank::FAULT</a> = 0x09</td></tr>
<tr class="memdesc:a460a7fd3711f8af8457e3dfca00700f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fault register (32-bit, read-only) — per-channel fault flags.  <br /></td></tr>
<tr class="separator:a460a7fd3711f8af8457e3dfca00700f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab495e7bb8b1143d06a8243d88a191d5e" id="r_ab495e7bb8b1143d06a8243d88a191d5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1RegBank.html#ab495e7bb8b1143d06a8243d88a191d5e">max22200::RegBank::CFG_DPM</a> = 0x0A</td></tr>
<tr class="memdesc:ab495e7bb8b1143d06a8243d88a191d5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPM configuration register (32-bit) — global DPM algorithm settings.  <br /></td></tr>
<tr class="separator:ab495e7bb8b1143d06a8243d88a191d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78cf3ba992bfd333f7d5e3ad5f7f70cb" id="r_a78cf3ba992bfd333f7d5e3ad5f7f70cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CommandReg.html#a78cf3ba992bfd333f7d5e3ad5f7f70cb">max22200::CommandReg::RBW_POS</a> = 7</td></tr>
<tr class="memdesc:a78cf3ba992bfd333f7d5e3ad5f7f70cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read/Write bit position.  <br /></td></tr>
<tr class="separator:a78cf3ba992bfd333f7d5e3ad5f7f70cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa53dc719e51e24442a0a72adc5d89738" id="r_aa53dc719e51e24442a0a72adc5d89738"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CommandReg.html#aa53dc719e51e24442a0a72adc5d89738">max22200::CommandReg::RBW_READ</a> = 0x00</td></tr>
<tr class="memdesc:aa53dc719e51e24442a0a72adc5d89738"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read operation (bit 7 = 0)  <br /></td></tr>
<tr class="separator:aa53dc719e51e24442a0a72adc5d89738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d94b433814453a077e6422c41b00c9b" id="r_a0d94b433814453a077e6422c41b00c9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CommandReg.html#a0d94b433814453a077e6422c41b00c9b">max22200::CommandReg::RBW_WRITE</a> = 0x80</td></tr>
<tr class="memdesc:a0d94b433814453a077e6422c41b00c9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write operation (bit 7 = 1)  <br /></td></tr>
<tr class="separator:a0d94b433814453a077e6422c41b00c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a362111b2edf8cfca734a2d886c6d5c79" id="r_a362111b2edf8cfca734a2d886c6d5c79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CommandReg.html#a362111b2edf8cfca734a2d886c6d5c79">max22200::CommandReg::A_BNK_POS</a> = 1</td></tr>
<tr class="memdesc:a362111b2edf8cfca734a2d886c6d5c79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank address bit position (bits 4:1)  <br /></td></tr>
<tr class="separator:a362111b2edf8cfca734a2d886c6d5c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada848fe1afa99c0834f3503d76fa7936" id="r_ada848fe1afa99c0834f3503d76fa7936"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CommandReg.html#ada848fe1afa99c0834f3503d76fa7936">max22200::CommandReg::A_BNK_MASK</a> = 0x1E</td></tr>
<tr class="memdesc:ada848fe1afa99c0834f3503d76fa7936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank address mask (bits 4:1)  <br /></td></tr>
<tr class="separator:ada848fe1afa99c0834f3503d76fa7936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4142c3b349c3ee64c68308b3c2ca03f6" id="r_a4142c3b349c3ee64c68308b3c2ca03f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CommandReg.html#a4142c3b349c3ee64c68308b3c2ca03f6">max22200::CommandReg::MODE_8BIT</a> = 0x01</td></tr>
<tr class="memdesc:a4142c3b349c3ee64c68308b3c2ca03f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">8-bit MSB only access (bit 0 = 1)  <br /></td></tr>
<tr class="separator:a4142c3b349c3ee64c68308b3c2ca03f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eac95409884c49075316b1e33256f21" id="r_a7eac95409884c49075316b1e33256f21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CommandReg.html#a7eac95409884c49075316b1e33256f21">max22200::CommandReg::MODE_32BIT</a> = 0x00</td></tr>
<tr class="memdesc:a7eac95409884c49075316b1e33256f21"><td class="mdescLeft">&#160;</td><td class="mdescRight">32-bit full access (bit 0 = 0)  <br /></td></tr>
<tr class="separator:a7eac95409884c49075316b1e33256f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4acf7125c14e4af4233923538b972fc" id="r_ae4acf7125c14e4af4233923538b972fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1StatusReg.html#ae4acf7125c14e4af4233923538b972fc">max22200::StatusReg::ONCH_SHIFT</a> = 24</td></tr>
<tr class="memdesc:ae4acf7125c14e4af4233923538b972fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ONCH bit shift (bits 31:24)  <br /></td></tr>
<tr class="separator:ae4acf7125c14e4af4233923538b972fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2b3ebf87a85a2aab22eec5e1ab21abf" id="r_ad2b3ebf87a85a2aab22eec5e1ab21abf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1StatusReg.html#ad2b3ebf87a85a2aab22eec5e1ab21abf">max22200::StatusReg::ONCH_MASK</a> = 0xFF000000u</td></tr>
<tr class="memdesc:ad2b3ebf87a85a2aab22eec5e1ab21abf"><td class="mdescLeft">&#160;</td><td class="mdescRight">ONCH bitmask.  <br /></td></tr>
<tr class="separator:ad2b3ebf87a85a2aab22eec5e1ab21abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1001f21aa29d1aac686511bb2f122ee6" id="r_a1001f21aa29d1aac686511bb2f122ee6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1StatusReg.html#a1001f21aa29d1aac686511bb2f122ee6">max22200::StatusReg::M_OVT_BIT</a> = (1<a class="el" href="classmax22200_1_1MAX22200.html">u</a> &lt;&lt; 23)</td></tr>
<tr class="memdesc:a1001f21aa29d1aac686511bb2f122ee6"><td class="mdescLeft">&#160;</td><td class="mdescRight">OVT fault mask (1=masked, 0=signaled)  <br /></td></tr>
<tr class="separator:a1001f21aa29d1aac686511bb2f122ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89b232087a668b8728582a2648f25a3d" id="r_a89b232087a668b8728582a2648f25a3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1StatusReg.html#a89b232087a668b8728582a2648f25a3d">max22200::StatusReg::M_OCP_BIT</a> = (1<a class="el" href="classmax22200_1_1MAX22200.html">u</a> &lt;&lt; 22)</td></tr>
<tr class="memdesc:a89b232087a668b8728582a2648f25a3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">OCP fault mask.  <br /></td></tr>
<tr class="separator:a89b232087a668b8728582a2648f25a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4082568940220ab4a1d5f7364513243" id="r_af4082568940220ab4a1d5f7364513243"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1StatusReg.html#af4082568940220ab4a1d5f7364513243">max22200::StatusReg::M_OLF_BIT</a> = (1<a class="el" href="classmax22200_1_1MAX22200.html">u</a> &lt;&lt; 21)</td></tr>
<tr class="memdesc:af4082568940220ab4a1d5f7364513243"><td class="mdescLeft">&#160;</td><td class="mdescRight">OLF fault mask.  <br /></td></tr>
<tr class="separator:af4082568940220ab4a1d5f7364513243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b321d8306a721162f135ad4b3a30321" id="r_a6b321d8306a721162f135ad4b3a30321"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1StatusReg.html#a6b321d8306a721162f135ad4b3a30321">max22200::StatusReg::M_HHF_BIT</a> = (1<a class="el" href="classmax22200_1_1MAX22200.html">u</a> &lt;&lt; 20)</td></tr>
<tr class="memdesc:a6b321d8306a721162f135ad4b3a30321"><td class="mdescLeft">&#160;</td><td class="mdescRight">HHF fault mask.  <br /></td></tr>
<tr class="separator:a6b321d8306a721162f135ad4b3a30321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58ab7cbd57db3632f110feb4bead939a" id="r_a58ab7cbd57db3632f110feb4bead939a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1StatusReg.html#a58ab7cbd57db3632f110feb4bead939a">max22200::StatusReg::M_DPM_BIT</a> = (1<a class="el" href="classmax22200_1_1MAX22200.html">u</a> &lt;&lt; 19)</td></tr>
<tr class="memdesc:a58ab7cbd57db3632f110feb4bead939a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPM fault mask.  <br /></td></tr>
<tr class="separator:a58ab7cbd57db3632f110feb4bead939a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a2a958d77d78f55b41a491a2f4b2df1" id="r_a7a2a958d77d78f55b41a491a2f4b2df1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1StatusReg.html#a7a2a958d77d78f55b41a491a2f4b2df1">max22200::StatusReg::M_COMF_BIT</a> = (1<a class="el" href="classmax22200_1_1MAX22200.html">u</a> &lt;&lt; 18)</td></tr>
<tr class="memdesc:a7a2a958d77d78f55b41a491a2f4b2df1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Communication fault mask (reset value = 1, masked by default)  <br /></td></tr>
<tr class="separator:a7a2a958d77d78f55b41a491a2f4b2df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04b3ac5322fc987c2a8d7c4974e6f73e" id="r_a04b3ac5322fc987c2a8d7c4974e6f73e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1StatusReg.html#a04b3ac5322fc987c2a8d7c4974e6f73e">max22200::StatusReg::M_UVM_BIT</a> = (1<a class="el" href="classmax22200_1_1MAX22200.html">u</a> &lt;&lt; 17)</td></tr>
<tr class="memdesc:a04b3ac5322fc987c2a8d7c4974e6f73e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UVM fault mask.  <br /></td></tr>
<tr class="separator:a04b3ac5322fc987c2a8d7c4974e6f73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9254273cef31940997d41db881d98ada" id="r_a9254273cef31940997d41db881d98ada"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1StatusReg.html#a9254273cef31940997d41db881d98ada">max22200::StatusReg::FREQM_BIT</a> = (1<a class="el" href="classmax22200_1_1MAX22200.html">u</a> &lt;&lt; 16)</td></tr>
<tr class="memdesc:a9254273cef31940997d41db881d98ada"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master frequency (0=100kHz, 1=80kHz)  <br /></td></tr>
<tr class="separator:a9254273cef31940997d41db881d98ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a825e23d14b48cddec75f2e45db95c056" id="r_a825e23d14b48cddec75f2e45db95c056"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1StatusReg.html#a825e23d14b48cddec75f2e45db95c056">max22200::StatusReg::CM76_SHIFT</a> = 14</td></tr>
<tr class="memdesc:a825e23d14b48cddec75f2e45db95c056"><td class="mdescLeft">&#160;</td><td class="mdescRight">CM76 bit shift (bits 15:14)  <br /></td></tr>
<tr class="separator:a825e23d14b48cddec75f2e45db95c056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dc5beac27dda447e7f5f60fb44e4464" id="r_a6dc5beac27dda447e7f5f60fb44e4464"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1StatusReg.html#a6dc5beac27dda447e7f5f60fb44e4464">max22200::StatusReg::CM76_MASK</a> = (0x03u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a6dc5beac27dda447e7f5f60fb44e4464"><td class="mdescLeft">&#160;</td><td class="mdescRight">CM76 bitmask.  <br /></td></tr>
<tr class="separator:a6dc5beac27dda447e7f5f60fb44e4464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a699548b37fcc6347e38150413782d569" id="r_a699548b37fcc6347e38150413782d569"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1StatusReg.html#a699548b37fcc6347e38150413782d569">max22200::StatusReg::CM54_SHIFT</a> = 12</td></tr>
<tr class="memdesc:a699548b37fcc6347e38150413782d569"><td class="mdescLeft">&#160;</td><td class="mdescRight">CM54 bit shift (bits 13:12)  <br /></td></tr>
<tr class="separator:a699548b37fcc6347e38150413782d569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3b57dd4a42ca94cd11dcb48490957ae" id="r_ab3b57dd4a42ca94cd11dcb48490957ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1StatusReg.html#ab3b57dd4a42ca94cd11dcb48490957ae">max22200::StatusReg::CM54_MASK</a> = (0x03u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ab3b57dd4a42ca94cd11dcb48490957ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">CM54 bitmask.  <br /></td></tr>
<tr class="separator:ab3b57dd4a42ca94cd11dcb48490957ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40d75c8956a0fe22c7b17de70ce26e13" id="r_a40d75c8956a0fe22c7b17de70ce26e13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1StatusReg.html#a40d75c8956a0fe22c7b17de70ce26e13">max22200::StatusReg::CM32_SHIFT</a> = 10</td></tr>
<tr class="memdesc:a40d75c8956a0fe22c7b17de70ce26e13"><td class="mdescLeft">&#160;</td><td class="mdescRight">CM32 bit shift (bits 11:10)  <br /></td></tr>
<tr class="separator:a40d75c8956a0fe22c7b17de70ce26e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac26d7954f9ac5a9cacab0425a72cd568" id="r_ac26d7954f9ac5a9cacab0425a72cd568"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1StatusReg.html#ac26d7954f9ac5a9cacab0425a72cd568">max22200::StatusReg::CM32_MASK</a> = (0x03u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ac26d7954f9ac5a9cacab0425a72cd568"><td class="mdescLeft">&#160;</td><td class="mdescRight">CM32 bitmask.  <br /></td></tr>
<tr class="separator:ac26d7954f9ac5a9cacab0425a72cd568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95d5d6c32a787c153c7d1cfff69a9f83" id="r_a95d5d6c32a787c153c7d1cfff69a9f83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1StatusReg.html#a95d5d6c32a787c153c7d1cfff69a9f83">max22200::StatusReg::CM10_SHIFT</a> = 8</td></tr>
<tr class="memdesc:a95d5d6c32a787c153c7d1cfff69a9f83"><td class="mdescLeft">&#160;</td><td class="mdescRight">CM10 bit shift (bits 9:8)  <br /></td></tr>
<tr class="separator:a95d5d6c32a787c153c7d1cfff69a9f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada50660026c7381be95b7bc2db7acf55" id="r_ada50660026c7381be95b7bc2db7acf55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1StatusReg.html#ada50660026c7381be95b7bc2db7acf55">max22200::StatusReg::CM10_MASK</a> = (0x03u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ada50660026c7381be95b7bc2db7acf55"><td class="mdescLeft">&#160;</td><td class="mdescRight">CM10 bitmask.  <br /></td></tr>
<tr class="separator:ada50660026c7381be95b7bc2db7acf55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04b8bc996e00aa09851c21b9a27e0b92" id="r_a04b8bc996e00aa09851c21b9a27e0b92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1StatusReg.html#a04b8bc996e00aa09851c21b9a27e0b92">max22200::StatusReg::OVT_BIT</a> = (1<a class="el" href="classmax22200_1_1MAX22200.html">u</a> &lt;&lt; 7)</td></tr>
<tr class="memdesc:a04b8bc996e00aa09851c21b9a27e0b92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overtemperature fault flag (read-only)  <br /></td></tr>
<tr class="separator:a04b8bc996e00aa09851c21b9a27e0b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7735f8ec46c6b4f88f9678ee13b9e6c9" id="r_a7735f8ec46c6b4f88f9678ee13b9e6c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1StatusReg.html#a7735f8ec46c6b4f88f9678ee13b9e6c9">max22200::StatusReg::OCP_BIT</a> = (1<a class="el" href="classmax22200_1_1MAX22200.html">u</a> &lt;&lt; 6)</td></tr>
<tr class="memdesc:a7735f8ec46c6b4f88f9678ee13b9e6c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overcurrent fault flag (read-only)  <br /></td></tr>
<tr class="separator:a7735f8ec46c6b4f88f9678ee13b9e6c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c536720dfe188fcfcc5c9f6df372051" id="r_a7c536720dfe188fcfcc5c9f6df372051"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1StatusReg.html#a7c536720dfe188fcfcc5c9f6df372051">max22200::StatusReg::OLF_BIT</a> = (1<a class="el" href="classmax22200_1_1MAX22200.html">u</a> &lt;&lt; 5)</td></tr>
<tr class="memdesc:a7c536720dfe188fcfcc5c9f6df372051"><td class="mdescLeft">&#160;</td><td class="mdescRight">Open-load fault flag (read-only)  <br /></td></tr>
<tr class="separator:a7c536720dfe188fcfcc5c9f6df372051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a648a7a78c64d2dabcfa0c9147d0a6d" id="r_a6a648a7a78c64d2dabcfa0c9147d0a6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1StatusReg.html#a6a648a7a78c64d2dabcfa0c9147d0a6d">max22200::StatusReg::HHF_BIT</a> = (1<a class="el" href="classmax22200_1_1MAX22200.html">u</a> &lt;&lt; 4)</td></tr>
<tr class="memdesc:a6a648a7a78c64d2dabcfa0c9147d0a6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">HIT current not reached flag (read-only)  <br /></td></tr>
<tr class="separator:a6a648a7a78c64d2dabcfa0c9147d0a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa15ffdb90b960ff9e0127eb039f0ced5" id="r_aa15ffdb90b960ff9e0127eb039f0ced5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1StatusReg.html#aa15ffdb90b960ff9e0127eb039f0ced5">max22200::StatusReg::DPM_BIT</a> = (1<a class="el" href="classmax22200_1_1MAX22200.html">u</a> &lt;&lt; 3)</td></tr>
<tr class="memdesc:aa15ffdb90b960ff9e0127eb039f0ced5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Plunger movement detection flag (read-only)  <br /></td></tr>
<tr class="separator:aa15ffdb90b960ff9e0127eb039f0ced5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae32ac2be5aa1b852a28c9dcfad27e2da" id="r_ae32ac2be5aa1b852a28c9dcfad27e2da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1StatusReg.html#ae32ac2be5aa1b852a28c9dcfad27e2da">max22200::StatusReg::COMER_BIT</a> = (1<a class="el" href="classmax22200_1_1MAX22200.html">u</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ae32ac2be5aa1b852a28c9dcfad27e2da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1dbbf40cfde9f88f56d16006bd51415" id="r_ac1dbbf40cfde9f88f56d16006bd51415"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1StatusReg.html#ac1dbbf40cfde9f88f56d16006bd51415">max22200::StatusReg::FAULT_BYTE_COMER</a> = 0x04u</td></tr>
<tr class="memdesc:ac1dbbf40cfde9f88f56d16006bd51415"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fault byte value returned on SDO when COMER is set (per datasheet Figure 6)  <br /></td></tr>
<tr class="separator:ac1dbbf40cfde9f88f56d16006bd51415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae875bdc854fd13b409fa9693daea9dd" id="r_aae875bdc854fd13b409fa9693daea9dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1StatusReg.html#aae875bdc854fd13b409fa9693daea9dd">max22200::StatusReg::UVM_BIT</a> = (1<a class="el" href="classmax22200_1_1MAX22200.html">u</a> &lt;&lt; 1)</td></tr>
<tr class="memdesc:aae875bdc854fd13b409fa9693daea9dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Undervoltage flag (read-only, set at POR, cleared by read)  <br /></td></tr>
<tr class="separator:aae875bdc854fd13b409fa9693daea9dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c1678d01a8c9031d2cbd1d29a22df93" id="r_a8c1678d01a8c9031d2cbd1d29a22df93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1StatusReg.html#a8c1678d01a8c9031d2cbd1d29a22df93">max22200::StatusReg::ACTIVE_BIT</a> = (1<a class="el" href="classmax22200_1_1MAX22200.html">u</a> &lt;&lt; 0)</td></tr>
<tr class="memdesc:a8c1678d01a8c9031d2cbd1d29a22df93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global enable bit (write: 0=low-power, 1=normal operation)  <br /></td></tr>
<tr class="separator:a8c1678d01a8c9031d2cbd1d29a22df93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a119232e3e36f4a28de04b4058d3f2c5c" id="r_a119232e3e36f4a28de04b4058d3f2c5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1StatusReg.html#a119232e3e36f4a28de04b4058d3f2c5c">max22200::StatusReg::FAULT_FLAGS_MASK</a> = 0xFEu</td></tr>
<tr class="memdesc:a119232e3e36f4a28de04b4058d3f2c5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fault flags byte mask (bits 7:1, read-only)  <br /></td></tr>
<tr class="separator:a119232e3e36f4a28de04b4058d3f2c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48eb839f02115d6cd5e59af5c6fb342c" id="r_a48eb839f02115d6cd5e59af5c6fb342c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1StatusReg.html#a48eb839f02115d6cd5e59af5c6fb342c">max22200::StatusReg::CM_INDEPENDENT</a> = 0x00</td></tr>
<tr class="memdesc:a48eb839f02115d6cd5e59af5c6fb342c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel-pair mode: independent operation.  <br /></td></tr>
<tr class="separator:a48eb839f02115d6cd5e59af5c6fb342c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d5f67402e035849fe73452f392f2ca9" id="r_a7d5f67402e035849fe73452f392f2ca9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1StatusReg.html#a7d5f67402e035849fe73452f392f2ca9">max22200::StatusReg::CM_PARALLEL</a> = 0x01</td></tr>
<tr class="memdesc:a7d5f67402e035849fe73452f392f2ca9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel-pair mode: parallel mode (double current)  <br /></td></tr>
<tr class="separator:a7d5f67402e035849fe73452f392f2ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01870930815ae1f2da26a41348b7db06" id="r_a01870930815ae1f2da26a41348b7db06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1StatusReg.html#a01870930815ae1f2da26a41348b7db06">max22200::StatusReg::CM_HBRIDGE</a> = 0x02</td></tr>
<tr class="memdesc:a01870930815ae1f2da26a41348b7db06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel-pair mode: H-bridge mode (full-bridge)  <br /></td></tr>
<tr class="separator:a01870930815ae1f2da26a41348b7db06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8c751b61c7b03905400b0b00b126c00" id="r_ab8c751b61c7b03905400b0b00b126c00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1StatusReg.html#ab8c751b61c7b03905400b0b00b126c00">max22200::StatusReg::CM_RESERVED</a> = 0x03</td></tr>
<tr class="memdesc:ab8c751b61c7b03905400b0b00b126c00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel-pair mode: reserved (do not use)  <br /></td></tr>
<tr class="separator:ab8c751b61c7b03905400b0b00b126c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac11979f3f649ef3d263fa55c559e2ea9" id="r_ac11979f3f649ef3d263fa55c559e2ea9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CfgChReg.html#ac11979f3f649ef3d263fa55c559e2ea9">max22200::CfgChReg::HFS_BIT</a> = (1<a class="el" href="classmax22200_1_1MAX22200.html">u</a> &lt;&lt; 31)</td></tr>
<tr class="memdesc:ac11979f3f649ef3d263fa55c559e2ea9"><td class="mdescLeft">&#160;</td><td class="mdescRight">HFS bit (0=1x full-scale, 1=0.5x half-scale)  <br /></td></tr>
<tr class="separator:ac11979f3f649ef3d263fa55c559e2ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b7d84e35c5522f5c19c152f31c72dd3" id="r_a6b7d84e35c5522f5c19c152f31c72dd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CfgChReg.html#a6b7d84e35c5522f5c19c152f31c72dd3">max22200::CfgChReg::HOLD_SHIFT</a> = 24</td></tr>
<tr class="memdesc:a6b7d84e35c5522f5c19c152f31c72dd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">HOLD current bit shift.  <br /></td></tr>
<tr class="separator:a6b7d84e35c5522f5c19c152f31c72dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4026c53573e1db3f6654746de42f459" id="r_ab4026c53573e1db3f6654746de42f459"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CfgChReg.html#ab4026c53573e1db3f6654746de42f459">max22200::CfgChReg::HOLD_MASK</a> = (0x7Fu &lt;&lt; 24)</td></tr>
<tr class="memdesc:ab4026c53573e1db3f6654746de42f459"><td class="mdescLeft">&#160;</td><td class="mdescRight">HOLD current mask (7-bit, 0-127)  <br /></td></tr>
<tr class="separator:ab4026c53573e1db3f6654746de42f459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7b0767769a167c6bbcf2315bea02c42" id="r_ab7b0767769a167c6bbcf2315bea02c42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CfgChReg.html#ab7b0767769a167c6bbcf2315bea02c42">max22200::CfgChReg::TRGNSPI_BIT</a> = (1<a class="el" href="classmax22200_1_1MAX22200.html">u</a> &lt;&lt; 23)</td></tr>
<tr class="memdesc:ab7b0767769a167c6bbcf2315bea02c42"><td class="mdescLeft">&#160;</td><td class="mdescRight">TRGnSPI bit (0=SPI ONCH, 1=TRIG pin)  <br /></td></tr>
<tr class="separator:ab7b0767769a167c6bbcf2315bea02c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa88b57252a307c72349fa15085308fe3" id="r_aa88b57252a307c72349fa15085308fe3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CfgChReg.html#aa88b57252a307c72349fa15085308fe3">max22200::CfgChReg::HIT_SHIFT</a> = 16</td></tr>
<tr class="memdesc:aa88b57252a307c72349fa15085308fe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">HIT current bit shift.  <br /></td></tr>
<tr class="separator:aa88b57252a307c72349fa15085308fe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f9881119036d362a12fe712520d7627" id="r_a4f9881119036d362a12fe712520d7627"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CfgChReg.html#a4f9881119036d362a12fe712520d7627">max22200::CfgChReg::HIT_MASK</a> = (0x7Fu &lt;&lt; 16)</td></tr>
<tr class="memdesc:a4f9881119036d362a12fe712520d7627"><td class="mdescLeft">&#160;</td><td class="mdescRight">HIT current mask (7-bit, 0-127)  <br /></td></tr>
<tr class="separator:a4f9881119036d362a12fe712520d7627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f32c784ef343aecdb9edbd92f78eff6" id="r_a5f32c784ef343aecdb9edbd92f78eff6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CfgChReg.html#a5f32c784ef343aecdb9edbd92f78eff6">max22200::CfgChReg::HITT_SHIFT</a> = 8</td></tr>
<tr class="memdesc:a5f32c784ef343aecdb9edbd92f78eff6"><td class="mdescLeft">&#160;</td><td class="mdescRight">HIT time bit shift.  <br /></td></tr>
<tr class="separator:a5f32c784ef343aecdb9edbd92f78eff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08d6377cb68250c98a11d880748d272b" id="r_a08d6377cb68250c98a11d880748d272b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CfgChReg.html#a08d6377cb68250c98a11d880748d272b">max22200::CfgChReg::HITT_MASK</a> = (0xFFu &lt;&lt; 8)</td></tr>
<tr class="memdesc:a08d6377cb68250c98a11d880748d272b"><td class="mdescLeft">&#160;</td><td class="mdescRight">HIT time mask (8-bit, 0-255)  <br /></td></tr>
<tr class="separator:a08d6377cb68250c98a11d880748d272b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacbe02626c41195b6bd1cd727c20898f" id="r_aacbe02626c41195b6bd1cd727c20898f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CfgChReg.html#aacbe02626c41195b6bd1cd727c20898f">max22200::CfgChReg::VDRNCDR_BIT</a> = (1<a class="el" href="classmax22200_1_1MAX22200.html">u</a> &lt;&lt; 7)</td></tr>
<tr class="memdesc:aacbe02626c41195b6bd1cd727c20898f"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDRnCDR bit (0=CDR, 1=VDR)  <br /></td></tr>
<tr class="separator:aacbe02626c41195b6bd1cd727c20898f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7c96a15f6b4f1e255f7bf49eb403fec" id="r_ad7c96a15f6b4f1e255f7bf49eb403fec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CfgChReg.html#ad7c96a15f6b4f1e255f7bf49eb403fec">max22200::CfgChReg::HSNLS_BIT</a> = (1<a class="el" href="classmax22200_1_1MAX22200.html">u</a> &lt;&lt; 6)</td></tr>
<tr class="memdesc:ad7c96a15f6b4f1e255f7bf49eb403fec"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSnLS bit (0=low-side, 1=high-side)  <br /></td></tr>
<tr class="separator:ad7c96a15f6b4f1e255f7bf49eb403fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa621d96c3a31b687686fb1757fdba951" id="r_aa621d96c3a31b687686fb1757fdba951"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CfgChReg.html#aa621d96c3a31b687686fb1757fdba951">max22200::CfgChReg::FREQ_CFG_SHIFT</a> = 4</td></tr>
<tr class="memdesc:aa621d96c3a31b687686fb1757fdba951"><td class="mdescLeft">&#160;</td><td class="mdescRight">FREQ_CFG bit shift.  <br /></td></tr>
<tr class="separator:aa621d96c3a31b687686fb1757fdba951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0238785a56b450fdc3f431feb57c52a" id="r_ac0238785a56b450fdc3f431feb57c52a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CfgChReg.html#ac0238785a56b450fdc3f431feb57c52a">max22200::CfgChReg::FREQ_CFG_MASK</a> = (0x03u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ac0238785a56b450fdc3f431feb57c52a"><td class="mdescLeft">&#160;</td><td class="mdescRight">FREQ_CFG mask (2-bit)  <br /></td></tr>
<tr class="separator:ac0238785a56b450fdc3f431feb57c52a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a935cd4b4426143c027bc161e492f5b65" id="r_a935cd4b4426143c027bc161e492f5b65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CfgChReg.html#a935cd4b4426143c027bc161e492f5b65">max22200::CfgChReg::SRC_BIT</a> = (1<a class="el" href="classmax22200_1_1MAX22200.html">u</a> &lt;&lt; 3)</td></tr>
<tr class="memdesc:a935cd4b4426143c027bc161e492f5b65"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRC bit (0=fast, 1=slew-rate controlled)  <br /></td></tr>
<tr class="separator:a935cd4b4426143c027bc161e492f5b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a828ca6cd3c380152055781a978a2ce1c" id="r_a828ca6cd3c380152055781a978a2ce1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CfgChReg.html#a828ca6cd3c380152055781a978a2ce1c">max22200::CfgChReg::OL_EN_BIT</a> = (1<a class="el" href="classmax22200_1_1MAX22200.html">u</a> &lt;&lt; 2)</td></tr>
<tr class="memdesc:a828ca6cd3c380152055781a978a2ce1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">OL_EN bit (0=disabled, 1=enabled)  <br /></td></tr>
<tr class="separator:a828ca6cd3c380152055781a978a2ce1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a379c270b3b13617599f17c61cf6b73e9" id="r_a379c270b3b13617599f17c61cf6b73e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CfgChReg.html#a379c270b3b13617599f17c61cf6b73e9">max22200::CfgChReg::DPM_EN_BIT</a> = (1<a class="el" href="classmax22200_1_1MAX22200.html">u</a> &lt;&lt; 1)</td></tr>
<tr class="memdesc:a379c270b3b13617599f17c61cf6b73e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPM_EN bit (0=disabled, 1=enabled)  <br /></td></tr>
<tr class="separator:a379c270b3b13617599f17c61cf6b73e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0d6fd2ab76ccf82a3b8a450a6ce8fce" id="r_ac0d6fd2ab76ccf82a3b8a450a6ce8fce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CfgChReg.html#ac0d6fd2ab76ccf82a3b8a450a6ce8fce">max22200::CfgChReg::HHF_EN_BIT</a> = (1<a class="el" href="classmax22200_1_1MAX22200.html">u</a> &lt;&lt; 0)</td></tr>
<tr class="memdesc:ac0d6fd2ab76ccf82a3b8a450a6ce8fce"><td class="mdescLeft">&#160;</td><td class="mdescRight">HHF_EN bit (0=disabled, 1=enabled)  <br /></td></tr>
<tr class="separator:ac0d6fd2ab76ccf82a3b8a450a6ce8fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dba8632c1cc630790abba9eea8a3068" id="r_a6dba8632c1cc630790abba9eea8a3068"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CfgChReg.html#a6dba8632c1cc630790abba9eea8a3068">max22200::CfgChReg::MAX_HOLD</a> = 127</td></tr>
<tr class="memdesc:a6dba8632c1cc630790abba9eea8a3068"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum HOLD current register value (7-bit)  <br /></td></tr>
<tr class="separator:a6dba8632c1cc630790abba9eea8a3068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed58565ab2226178757d1fea8c9d00e5" id="r_aed58565ab2226178757d1fea8c9d00e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CfgChReg.html#aed58565ab2226178757d1fea8c9d00e5">max22200::CfgChReg::MAX_HIT</a> = 127</td></tr>
<tr class="memdesc:aed58565ab2226178757d1fea8c9d00e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum HIT current register value (7-bit)  <br /></td></tr>
<tr class="separator:aed58565ab2226178757d1fea8c9d00e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7462c428e0f5581d1e9fc7a29621d3af" id="r_a7462c428e0f5581d1e9fc7a29621d3af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CfgChReg.html#a7462c428e0f5581d1e9fc7a29621d3af">max22200::CfgChReg::MAX_HIT_TIME</a> = 255</td></tr>
<tr class="memdesc:a7462c428e0f5581d1e9fc7a29621d3af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum HIT time register value (8-bit)  <br /></td></tr>
<tr class="separator:a7462c428e0f5581d1e9fc7a29621d3af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16f0ce84d577578cccb3629c23869d7c" id="r_a16f0ce84d577578cccb3629c23869d7c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CfgChReg.html#a16f0ce84d577578cccb3629c23869d7c">max22200::CfgChReg::CONTINUOUS_HIT</a> = 255</td></tr>
<tr class="memdesc:a16f0ce84d577578cccb3629c23869d7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">HIT time value for continuous IHIT (tHIT = ∞)  <br /></td></tr>
<tr class="separator:a16f0ce84d577578cccb3629c23869d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dbbd4c3a4bba50cbb277806056ce917" id="r_a3dbbd4c3a4bba50cbb277806056ce917"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1FaultReg.html#a3dbbd4c3a4bba50cbb277806056ce917">max22200::FaultReg::OCP_SHIFT</a> = 24</td></tr>
<tr class="memdesc:a3dbbd4c3a4bba50cbb277806056ce917"><td class="mdescLeft">&#160;</td><td class="mdescRight">OCP bit shift (bits 31:24)  <br /></td></tr>
<tr class="separator:a3dbbd4c3a4bba50cbb277806056ce917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c0513d2e97f76e1b0ce39a3d5e2d77" id="r_a43c0513d2e97f76e1b0ce39a3d5e2d77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1FaultReg.html#a43c0513d2e97f76e1b0ce39a3d5e2d77">max22200::FaultReg::OCP_MASK</a> = 0xFF000000u</td></tr>
<tr class="memdesc:a43c0513d2e97f76e1b0ce39a3d5e2d77"><td class="mdescLeft">&#160;</td><td class="mdescRight">OCP bitmask.  <br /></td></tr>
<tr class="separator:a43c0513d2e97f76e1b0ce39a3d5e2d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc246f9e620cc7e58e80fcf3ac0e71bf" id="r_acc246f9e620cc7e58e80fcf3ac0e71bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1FaultReg.html#acc246f9e620cc7e58e80fcf3ac0e71bf">max22200::FaultReg::HHF_SHIFT</a> = 16</td></tr>
<tr class="memdesc:acc246f9e620cc7e58e80fcf3ac0e71bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">HHF bit shift (bits 23:16)  <br /></td></tr>
<tr class="separator:acc246f9e620cc7e58e80fcf3ac0e71bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad72a30cc0df47c62fc12bd33bc69a697" id="r_ad72a30cc0df47c62fc12bd33bc69a697"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1FaultReg.html#ad72a30cc0df47c62fc12bd33bc69a697">max22200::FaultReg::HHF_MASK</a> = 0x00FF0000u</td></tr>
<tr class="memdesc:ad72a30cc0df47c62fc12bd33bc69a697"><td class="mdescLeft">&#160;</td><td class="mdescRight">HHF bitmask.  <br /></td></tr>
<tr class="separator:ad72a30cc0df47c62fc12bd33bc69a697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8768176b862271b529687841d1d74202" id="r_a8768176b862271b529687841d1d74202"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1FaultReg.html#a8768176b862271b529687841d1d74202">max22200::FaultReg::OLF_SHIFT</a> = 8</td></tr>
<tr class="memdesc:a8768176b862271b529687841d1d74202"><td class="mdescLeft">&#160;</td><td class="mdescRight">OLF bit shift (bits 15:8)  <br /></td></tr>
<tr class="separator:a8768176b862271b529687841d1d74202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3947efe6f18719642ece93ccc2afaf90" id="r_a3947efe6f18719642ece93ccc2afaf90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1FaultReg.html#a3947efe6f18719642ece93ccc2afaf90">max22200::FaultReg::OLF_MASK</a> = 0x0000FF00u</td></tr>
<tr class="memdesc:a3947efe6f18719642ece93ccc2afaf90"><td class="mdescLeft">&#160;</td><td class="mdescRight">OLF bitmask.  <br /></td></tr>
<tr class="separator:a3947efe6f18719642ece93ccc2afaf90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a7a50ff0af5618e345d86b2fe42829e" id="r_a7a7a50ff0af5618e345d86b2fe42829e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1FaultReg.html#a7a7a50ff0af5618e345d86b2fe42829e">max22200::FaultReg::DPM_SHIFT</a> = 0</td></tr>
<tr class="memdesc:a7a7a50ff0af5618e345d86b2fe42829e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPM bit shift (bits 7:0)  <br /></td></tr>
<tr class="separator:a7a7a50ff0af5618e345d86b2fe42829e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9de5f0f6493be4d5d8932a2ed910206" id="r_ac9de5f0f6493be4d5d8932a2ed910206"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1FaultReg.html#ac9de5f0f6493be4d5d8932a2ed910206">max22200::FaultReg::DPM_MASK</a> = 0x000000FFu</td></tr>
<tr class="memdesc:ac9de5f0f6493be4d5d8932a2ed910206"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPM bitmask.  <br /></td></tr>
<tr class="separator:ac9de5f0f6493be4d5d8932a2ed910206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f7ca00818107bb82f63cf63ab49d660" id="r_a5f7ca00818107bb82f63cf63ab49d660"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CfgDpmReg.html#a5f7ca00818107bb82f63cf63ab49d660">max22200::CfgDpmReg::DPM_ISTART_SHIFT</a> = 8</td></tr>
<tr class="memdesc:a5f7ca00818107bb82f63cf63ab49d660"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPM_ISTART bit shift (bits 14:8)  <br /></td></tr>
<tr class="separator:a5f7ca00818107bb82f63cf63ab49d660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61203d11441fc09197e3ed0b4a183638" id="r_a61203d11441fc09197e3ed0b4a183638"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CfgDpmReg.html#a61203d11441fc09197e3ed0b4a183638">max22200::CfgDpmReg::DPM_ISTART_MASK</a> = (0x7Fu &lt;&lt; 8)</td></tr>
<tr class="memdesc:a61203d11441fc09197e3ed0b4a183638"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPM_ISTART mask (7-bit)  <br /></td></tr>
<tr class="separator:a61203d11441fc09197e3ed0b4a183638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02ff25f6177261f5ac7b90d7989c5beb" id="r_a02ff25f6177261f5ac7b90d7989c5beb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CfgDpmReg.html#a02ff25f6177261f5ac7b90d7989c5beb">max22200::CfgDpmReg::DPM_TDEB_SHIFT</a> = 4</td></tr>
<tr class="memdesc:a02ff25f6177261f5ac7b90d7989c5beb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPM_TDEB bit shift (bits 7:4)  <br /></td></tr>
<tr class="separator:a02ff25f6177261f5ac7b90d7989c5beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05e2defa0a4024447c534a8a85705b34" id="r_a05e2defa0a4024447c534a8a85705b34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CfgDpmReg.html#a05e2defa0a4024447c534a8a85705b34">max22200::CfgDpmReg::DPM_TDEB_MASK</a> = (0x0Fu &lt;&lt; 4)</td></tr>
<tr class="memdesc:a05e2defa0a4024447c534a8a85705b34"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPM_TDEB mask (4-bit)  <br /></td></tr>
<tr class="separator:a05e2defa0a4024447c534a8a85705b34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70bca30870a60189caa805775a846f4b" id="r_a70bca30870a60189caa805775a846f4b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CfgDpmReg.html#a70bca30870a60189caa805775a846f4b">max22200::CfgDpmReg::DPM_IPTH_SHIFT</a> = 0</td></tr>
<tr class="memdesc:a70bca30870a60189caa805775a846f4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPM_IPTH bit shift (bits 3:0)  <br /></td></tr>
<tr class="separator:a70bca30870a60189caa805775a846f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad06b085c495ff5622c0f8b5c0880eb0c" id="r_ad06b085c495ff5622c0f8b5c0880eb0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CfgDpmReg.html#ad06b085c495ff5622c0f8b5c0880eb0c">max22200::CfgDpmReg::DPM_IPTH_MASK</a> = 0x0Fu</td></tr>
<tr class="memdesc:ad06b085c495ff5622c0f8b5c0880eb0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPM_IPTH mask (4-bit)  <br /></td></tr>
<tr class="separator:ad06b085c495ff5622c0f8b5c0880eb0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Register definitions and constants for MAX22200 IC. </p>
<p>This file defines the register map, bit fields, and helper functions for the MAX22200 octal solenoid and motor driver IC.</p>
<h2><a class="anchor" id="autotoc_md7"></a>
MAX22200 Register Architecture</h2>
<p>The MAX22200 uses a <b>two-phase SPI protocol</b>:</p><ul>
<li><b>Phase 1</b>: Write 8-bit Command Register (CMD pin HIGH)</li>
<li><b>Phase 2</b>: Read/Write data register (CMD pin LOW), 8 or 32 bits</li>
</ul>
<h3><a class="anchor" id="autotoc_md8"></a>
Register Map</h3>
<p>The MAX22200 has <b>10x 32-bit data registers</b> plus one <b>8-bit Command Register</b>:</p>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">A_BNK   </th><th class="markdownTableHeadNone">Register   </th><th class="markdownTableHeadNone">Size   </th><th class="markdownTableHeadNone">Description    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">0x00   </td><td class="markdownTableBodyNone">STATUS   </td><td class="markdownTableBodyNone">32-bit   </td><td class="markdownTableBodyNone">Channel on/off, HW config, fault flags, ACTIVE    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">0x01   </td><td class="markdownTableBodyNone">CFG_CH0   </td><td class="markdownTableBodyNone">32-bit   </td><td class="markdownTableBodyNone">Channel 0 configuration (all params)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">0x02   </td><td class="markdownTableBodyNone">CFG_CH1   </td><td class="markdownTableBodyNone">32-bit   </td><td class="markdownTableBodyNone">Channel 1 configuration    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">0x03   </td><td class="markdownTableBodyNone">CFG_CH2   </td><td class="markdownTableBodyNone">32-bit   </td><td class="markdownTableBodyNone">Channel 2 configuration    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">0x04   </td><td class="markdownTableBodyNone">CFG_CH3   </td><td class="markdownTableBodyNone">32-bit   </td><td class="markdownTableBodyNone">Channel 3 configuration    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">0x05   </td><td class="markdownTableBodyNone">CFG_CH4   </td><td class="markdownTableBodyNone">32-bit   </td><td class="markdownTableBodyNone">Channel 4 configuration    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">0x06   </td><td class="markdownTableBodyNone">CFG_CH5   </td><td class="markdownTableBodyNone">32-bit   </td><td class="markdownTableBodyNone">Channel 5 configuration    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">0x07   </td><td class="markdownTableBodyNone">CFG_CH6   </td><td class="markdownTableBodyNone">32-bit   </td><td class="markdownTableBodyNone">Channel 6 configuration    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">0x08   </td><td class="markdownTableBodyNone">CFG_CH7   </td><td class="markdownTableBodyNone">32-bit   </td><td class="markdownTableBodyNone">Channel 7 configuration    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">0x09   </td><td class="markdownTableBodyNone">FAULT   </td><td class="markdownTableBodyNone">32-bit   </td><td class="markdownTableBodyNone">Per-channel fault flags (OCP/HHF/OLF/DPM)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">0x0A   </td><td class="markdownTableBodyNone">CFG_DPM   </td><td class="markdownTableBodyNone">32-bit   </td><td class="markdownTableBodyNone">DPM algorithm configuration (global)   </td></tr>
</table>
<h3><a class="anchor" id="autotoc_md9"></a>
Command Register Protocol</h3>
<p>The Command Register (8-bit, write-only) must be written <b>first</b> before any register access. It is written with <b>CMD pin HIGH</b>. The device responds with STATUS[7:0] (Fault Flag Byte) on SDO during the Command Register write.</p>
<p>Command Register bit layout:</p><ul>
<li>Bit 7: RB/W (0=Read, 1=Write)</li>
<li>Bits 6:5: RFU (Reserved, write 0)</li>
<li>Bits 4:1: A_BNK (Register bank address, 0x00-0x0A)</li>
<li>Bit 0: 8bit/n32bits (1=8-bit MSB only, 0=32-bit full)</li>
</ul>
<p>After writing the Command Register, set <b>CMD pin LOW</b> and perform the data transfer (1 byte for 8-bit mode, 4 bytes for 32-bit mode).</p>
<dl class="section note"><dt>Note</dt><dd>Per MAX22200 datasheet Rev 1 (3/25), Document 19-100531 </dd></dl>
<dl class="section copyright"><dt>Copyright</dt><dd>Copyright (c) 2024-2025 HardFOC. All rights reserved. </dd></dl>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_bfccd401955b95cf8c75461437045ac0.html">inc</a></li><li class="navelem"><a class="el" href="max22200__registers_8hpp.html">max22200_registers.hpp</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0 </li>
  </ul>
</div>
</body>
</html>
