
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106172                       # Number of seconds simulated
sim_ticks                                106171559352                       # Number of ticks simulated
final_tick                               630999152889                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 163552                       # Simulator instruction rate (inst/s)
host_op_rate                                   206100                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1977695                       # Simulator tick rate (ticks/s)
host_mem_usage                               67343420                       # Number of bytes of host memory used
host_seconds                                 53684.49                       # Real time elapsed on the host
sim_insts                                  8780179236                       # Number of instructions simulated
sim_ops                                   11064397637                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2815744                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1978112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1046144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1048064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      2822656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      3163008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      3155328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1319040                       # Number of bytes read from this memory
system.physmem.bytes_read::total             17387136                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4468736                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4468736                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        21998                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15454                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8173                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         8188                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        22052                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        24711                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        24651                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        10305                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                135837                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           34912                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                34912                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        45813                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     26520699                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        40990                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18631280                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        47018                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9853336                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        45813                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9871419                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        45813                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     26585801                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        45813                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     29791481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        47018                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     29719145                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        49429                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     12423666                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               163764535                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        45813                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        40990                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        47018                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        45813                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        45813                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        45813                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        47018                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        49429                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             367707                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          42089765                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               42089765                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          42089765                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        45813                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     26520699                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        40990                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18631280                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        47018                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9853336                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        45813                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9871419                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        45813                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     26585801                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        45813                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     29791481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        47018                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     29719145                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        49429                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     12423666                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              205854300                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               254608057                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20728377                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16950571                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2023456                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8560773                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8177171                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2133428                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89821                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    201266988                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117645038                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20728377                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10310599                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24647144                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5878968                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3424024                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12374105                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2039724                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    233149329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.616594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.968220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       208502185     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1331311      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2104601      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3363162      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1393551      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1555560      0.67%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1662327      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1090450      0.47%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12146182      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    233149329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081413                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.462063                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       199448190                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5257591                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24570485                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        62357                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3810703                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3400403                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          472                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143670108                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         3052                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3810703                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       199745526                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1680944                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2711012                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24339724                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       861415                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143597827                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        18969                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        246765                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       327328                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        30050                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    199355804                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    668012443                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    668012443                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170241819                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        29113962                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        36456                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        19992                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2620676                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13679554                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7355732                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       221817                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1673352                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143421351                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        36559                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135744519                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       166865                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     18186682                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     40483833                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3354                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    233149329                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.582221                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.274228                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175931010     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22961287      9.85%     85.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12549849      5.38%     90.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8559015      3.67%     94.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8014182      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2304581      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1799340      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       609704      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       420361      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    233149329                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31694     12.51%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         98047     38.71%     51.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       123516     48.77%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113715857     83.77%     83.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2147007      1.58%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16461      0.01%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12544461      9.24%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7320733      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135744519                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.533151                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             253257                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001866                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    505058488                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161646097                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133566624                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     135997776                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       407808                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2443156                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          293                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1534                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       212715                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8484                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3810703                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1152470                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       120824                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143458042                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8425                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13679554                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7355732                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        19976                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         88657                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           35                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1534                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1183571                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1153316                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2336887                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133815150                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11796258                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1929368                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19115215                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18824533                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7318957                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.525573                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133567671                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133566624                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78082153                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204037658                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.524597                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.382685                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122574596                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20883645                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33205                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2066296                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    229338626                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.534470                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.388121                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    179576059     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24100924     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9383088      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5052565      2.20%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3786035      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2113945      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1303272      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1165600      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2857138      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    229338626                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122574596                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18379415                       # Number of memory references committed
system.switch_cpus0.commit.loads             11236398                       # Number of loads committed
system.switch_cpus0.commit.membars              16566                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17595165                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110448789                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2490081                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2857138                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           369939053                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290727424                       # The number of ROB writes
system.switch_cpus0.timesIdled                3242600                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               21458728                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122574596                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.546080                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.546080                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.392761                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.392761                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       603446955                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185139102                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      133998756                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33174                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus1.numCycles               254608057                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19382392                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17307888                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1545630                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12994602                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12660358                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1164267                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        46690                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    204919388                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             110067482                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19382392                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13824625                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24547660                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5058876                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2932089                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12396866                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1517204                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    235903727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.522770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.764634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       211356067     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3740929      1.59%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1890920      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3704890      1.57%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1188797      0.50%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3430579      1.45%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          541231      0.23%     95.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          872013      0.37%     96.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         9178301      3.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    235903727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.076126                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.432302                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       202504334                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5394358                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24498977                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        19632                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3486422                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1829528                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        18143                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     123127610                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        34314                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3486422                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       202775779                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3228419                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1340771                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24250906                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       821426                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     122956862                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          157                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         95215                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       653459                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    161155867                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    557260056                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    557260056                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    130794307                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        30361560                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16510                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8354                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1793573                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22181591                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3600931                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        23358                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       817687                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         122325248                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16569                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        114578310                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        74478                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21981826                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     45058595                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          116                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    235903727                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.485699                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.098069                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    185639637     78.69%     78.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15859100      6.72%     85.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     16798495      7.12%     92.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9765594      4.14%     96.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      5026842      2.13%     98.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      1258888      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1491437      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        34864      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        28870      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    235903727                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         192299     57.46%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         77622     23.19%     80.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        64759     19.35%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     89848657     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       898342      0.78%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8157      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20252566     17.68%     96.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3570588      3.12%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     114578310                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.450018                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             334680                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002921                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    465469505                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    144323947                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    111672649                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     114912990                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        89349                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4503910                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          313                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        81716                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3486422                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2169590                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       102416                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    122341900                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        15643                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22181591                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3600931                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8350                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         40897                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         1962                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          313                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1045577                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       592215                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1637792                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    113125196                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19960467                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1453114                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   83                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23530852                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17197977                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3570385                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.444311                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             111697422                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            111672649                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         67584859                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        147181415                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.438606                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.459194                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     89005171                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    100203434                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22142938                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16453                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1535924                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    232417305                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.431136                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.302020                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    195105980     83.95%     83.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14659201      6.31%     90.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9420365      4.05%     94.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2963663      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4921456      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       957743      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       608110      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       556981      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3223806      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    232417305                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     89005171                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     100203434                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21196896                       # Number of memory references committed
system.switch_cpus1.commit.loads             17677681                       # Number of loads committed
system.switch_cpus1.commit.membars               8208                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15374446                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         87568695                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1252764                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3223806                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           351539533                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          248181953                       # The number of ROB writes
system.switch_cpus1.timesIdled                4552856                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18704330                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           89005171                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            100203434                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     89005171                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.860598                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.860598                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.349577                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.349577                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       525836855                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      145511137                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      130773333                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16438                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  56                       # Number of system calls
system.switch_cpus2.numCycles               254608057                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23143830                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19266608                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2101349                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8775055                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8456287                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2490295                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        97500                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    201301905                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             126968304                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23143830                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10946582                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26460504                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5853146                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6398323                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12500764                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2008896                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    237893478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.655993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.031764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       211432974     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1623291      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2032359      0.85%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3254535      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1373395      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1756625      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         2046356      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          941535      0.40%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13432408      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    237893478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090900                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.498681                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       200117595                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7696751                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26334511                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        12430                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3732190                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3526073                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          558                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     155217229                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2299                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3732190                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       200320719                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         648359                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      6482353                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26143754                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       566095                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     154260291                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          136                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         81373                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       394965                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    215422382                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    717332619                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    717332619                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    180261742                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        35160626                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37307                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        19429                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1990778                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14450423                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7557175                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        84816                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1712120                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         150612180                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37441                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        144496891                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       147900                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     18247140                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     37190753                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1384                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    237893478                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.607402                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.328186                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    176677960     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     27909779     11.73%     86.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11417226      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6399820      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8669190      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2674469      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2622587      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1411003      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       111444      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    237893478                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         995308     78.93%     78.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        136942     10.86%     89.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       128779     10.21%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121727976     84.24%     84.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1974633      1.37%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17877      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13241787      9.16%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7534618      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     144496891                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.567527                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1261029                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008727                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    528296189                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    168897460                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140736452                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     145757920                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       107218                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2734375                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          701                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       112199                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           33                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3732190                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         493506                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        62121                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    150649627                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       118949                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14450423                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7557175                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        19429                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         54183                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           65                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          701                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1243453                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1183401                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2426854                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    141982485                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13023755                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2514406                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20557576                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20080050                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7533821                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.557651                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140736984                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140736452                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         84309101                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        226511428                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.552757                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372207                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104871958                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    129226626                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     21423644                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36057                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2119324                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    234161288                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.551870                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.372507                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    179473409     76.65%     76.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     27716011     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10062251      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5011918      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4584055      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1923918      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1907437      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       908385      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2573904      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    234161288                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104871958                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     129226626                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19161024                       # Number of memory references committed
system.switch_cpus2.commit.loads             11716048                       # Number of loads committed
system.switch_cpus2.commit.membars              17988                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18731153                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        116345981                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2668498                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2573904                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           382236926                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          305032748                       # The number of ROB writes
system.switch_cpus2.timesIdled                3051469                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               16714579                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104871958                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            129226626                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104871958                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.427799                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.427799                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.411896                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.411896                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       638835842                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196641417                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      143541144                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36026                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  56                       # Number of system calls
system.switch_cpus3.numCycles               254608057                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        23137876                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19263645                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2100728                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8797815                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8459090                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2489571                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        97721                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    201310021                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             126929839                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           23137876                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10948661                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             26458036                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5848036                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6393717                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12499505                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2008363                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    237890039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.655752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.031336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       211432003     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1624005      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2039591      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3255565      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1372647      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1756232      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         2043786      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          937114      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13429096      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    237890039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.090876                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.498530                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       200125711                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7691809                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         26332366                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        12439                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3727713                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3523027                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          552                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     155159444                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2307                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3727713                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       200328117                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         647249                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      6478770                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         26142380                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       565802                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     154207989                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          144                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         81507                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       394091                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    215372476                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    717101243                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    717101243                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    180280629                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        35091819                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        37316                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        19437                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1986884                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14440026                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7552180                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        84880                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1713922                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         150564354                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        37452                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        144470701                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       145211                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     18214582                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     37057840                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1391                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    237890039                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.607300                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.328075                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    176674095     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     27922097     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11415917      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6394776      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8665853      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2668775      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2625829      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1411395      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       111302      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    237890039                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         995753     78.98%     78.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        136123     10.80%     89.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       128826     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    121711636     84.25%     84.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1975064      1.37%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17879      0.01%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13236710      9.16%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7529412      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     144470701                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.567424                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1260702                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008726                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    528237354                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    168817084                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    140717819                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     145731403                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       107401                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2722744                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          698                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       106419                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3727713                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         492373                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        62129                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    150601811                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       117603                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14440026                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7552180                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        19437                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         54200                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           66                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          698                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1243988                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1181646                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2425634                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    141959362                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13020780                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2511339                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20549667                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20078193                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7528887                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.557560                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             140718165                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            140717819                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         84306366                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        226468091                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.552684                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372266                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    104882957                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    129240183                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     21362205                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        36061                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2118723                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    234162326                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.551926                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.372427                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    179462441     76.64%     76.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     27723529     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     10063991      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5013519      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4586786      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1924177      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1907275      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       908428      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2572180      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    234162326                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    104882957                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     129240183                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19163043                       # Number of memory references committed
system.switch_cpus3.commit.loads             11717282                       # Number of loads committed
system.switch_cpus3.commit.membars              17990                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18733109                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        116358200                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2668780                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2572180                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           382191806                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          304932520                       # The number of ROB writes
system.switch_cpus3.timesIdled                3052215                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               16718018                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          104882957                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            129240183                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    104882957                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.427545                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.427545                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.411939                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.411939                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       638745211                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      196624355                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      143498794                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         36030                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus4.numCycles               254608057                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        20741359                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     16961617                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2021212                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8543389                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8179472                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2133173                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        89731                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    201246221                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             117734880                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           20741359                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10312645                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24663891                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5881882                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       3432045                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         12372880                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2037977                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    233158451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.616979                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.968839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       208494560     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1335901      0.57%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         2106073      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3361937      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1395127      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1553857      0.67%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1665125      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1087523      0.47%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        12158348      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    233158451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081464                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.462416                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       199428817                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      5263927                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         24586697                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        63183                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3815824                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3402392                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          471                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     143768158                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         3049                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3815824                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       199728059                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1676256                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      2721205                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         24354694                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       862408                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     143691887                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents        18343                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        248499                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       326453                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents        31499                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands    199493002                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    668459288                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    668459288                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    170278181                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        29214812                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        36362                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        19894                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2619475                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13680160                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7358026                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       221967                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1674070                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         143504829                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        36455                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        135781506                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       166600                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     18255124                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     40709849                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         3246                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    233158451                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.582357                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.274281                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    175923049     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     22965887      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     12552490      5.38%     90.69% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8569380      3.68%     94.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      8014946      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2305518      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1796155      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       610013      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       421013      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    233158451                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          31497     12.46%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         97638     38.64%     51.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       123562     48.90%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    113745262     83.77%     83.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2149511      1.58%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        16464      0.01%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12546392      9.24%     94.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7323877      5.39%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     135781506                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.533296                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             252697                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001861                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    505140757                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    161797908                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    133607076                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     136034203                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       406701                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2441391                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          389                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1534                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       213519                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         8452                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3815824                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1154105                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       121083                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    143541418                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        30811                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13680160                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7358026                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        19870                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         88790                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           32                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1534                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1181140                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1153973                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2335113                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    133856188                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11798535                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1925315                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  134                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            19120750                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        18830085                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7322215                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.525734                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             133608105                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            133607076                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         78112773                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        204101710                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.524756                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.382715                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    100021219                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    122600691                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     20940923                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        33209                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2064088                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    229342627                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.534574                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.388223                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    179568746     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     24106802     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9383752      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      5056385      2.20%     95.10% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3785619      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2114682      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1302582      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1166620      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2857439      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    229342627                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    100021219                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     122600691                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18383271                       # Number of memory references committed
system.switch_cpus4.commit.loads             11238767                       # Number of loads committed
system.switch_cpus4.commit.membars              16568                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17598946                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        110472266                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2490613                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2857439                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           370026126                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          290899279                       # The number of ROB writes
system.switch_cpus4.timesIdled                3241221                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               21449606                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          100021219                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            122600691                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    100021219                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.545540                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.545540                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.392844                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.392844                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       603624304                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      185197922                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      134092964                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         33178                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus5.numCycles               254608057                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        19883804                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     17942320                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1040825                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      7439643                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         7113624                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1098313                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        46015                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    210715518                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             125113982                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           19883804                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      8211937                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24746916                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        3268750                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       4667224                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12094139                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1046143                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    242331648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.605795                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.934252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       217584732     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          887815      0.37%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1805610      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          754639      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         4119562      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3658944      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          707582      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1480164      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        11332600      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    242331648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078096                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491398                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       209592233                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      5803561                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24656504                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        77864                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       2201483                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1745190                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          509                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     146734055                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2768                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       2201483                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       209796437                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        4082535                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1072826                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         24542150                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       636214                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     146657915                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           95                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        275566                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       230567                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         2438                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    172159249                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    690825464                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    690825464                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    152827269                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        19331974                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        17023                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         8590                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1612263                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     34619664                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores     17509943                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       160397                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       853073                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         146371188                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        17074                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        140763709                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        71990                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     11223948                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     26943648                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           84                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    242331648                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.580872                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.378472                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    192363401     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     14917568      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     12290809      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      5316837      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      6732636      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      6536201      2.70%     98.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      3699669      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       291767      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       182760      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    242331648                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         356605     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead       2783496     86.43%     97.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        80427      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     88292407     62.72%     62.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1229895      0.87%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         8430      0.01%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     33760144     23.98%     87.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite     17472833     12.41%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     140763709                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.552864                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            3220528                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022879                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    527151584                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    157615766                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    139566748                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     143984237                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       252403                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      1329025                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          543                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         3562                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       103454                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads        12463                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       2201483                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        3720720                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       182185                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    146388351                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1350                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     34619664                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts     17509943                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         8592                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        124548                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           55                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         3562                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       606019                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       615631                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1221650                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    139779156                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     33645364                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       984553                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   89                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            51116901                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        18316417                       # Number of branches executed
system.switch_cpus5.iew.exec_stores          17471537                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.548997                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             139571124                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            139566748                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         75376149                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        148508054                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.548163                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507556                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    113436567                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    133306542                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     13095830                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        16990                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1063686                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    240130165                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.555143                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.379039                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    191822276     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     17605563      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      8268218      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      8177622      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      2226606      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      9522838      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       713079      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       519115      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      1274848      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    240130165                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    113436567                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     133306542                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              50697120                       # Number of memory references committed
system.switch_cpus5.commit.loads             33290636                       # Number of loads committed
system.switch_cpus5.commit.membars               8482                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17603855                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        118541448                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1291180                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      1274848                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           385257351                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          295006489                       # The number of ROB writes
system.switch_cpus5.timesIdled                4624550                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               12276409                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          113436567                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            133306542                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    113436567                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.244497                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.244497                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.445534                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.445534                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       691050406                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      162046354                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      174734728                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         16964                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus6.numCycles               254608057                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19890740                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17947851                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1041486                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      7435271                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7112665                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1098766                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        45823                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    210707305                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             125155811                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19890740                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      8211431                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24754006                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        3275568                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       4672102                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12095219                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1046894                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    242341515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.605969                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.934570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       217587509     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          887895      0.37%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1808033      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          755280      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         4118065      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3658562      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          706060      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1480737      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11339374      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    242341515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078123                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.491563                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       209580755                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      5811696                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24663296                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        78174                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       2207591                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1746522                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          511                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     146782235                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2816                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       2207591                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       209786020                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        4087038                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1073198                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24547823                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       639842                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     146705527                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           91                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        275731                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       231885                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         3346                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    172223648                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    691035132                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    691035132                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    152824607                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        19399029                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        17030                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         8597                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1621979                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     34625239                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores     17510837                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       160252                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       852596                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         146416066                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        17081                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        140788736                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        72616                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     11270452                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     27038212                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           91                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    242341515                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.580952                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.378619                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    192369532     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     14916018      6.15%     85.53% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     12291961      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      5314983      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      6735810      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      6536611      2.70%     98.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      3701314      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       292620      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       182666      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    242341515                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         357118     11.09%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead       2783426     86.41%     97.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        80543      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     88314758     62.73%     62.73% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1230701      0.87%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         8430      0.01%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     33761671     23.98%     87.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite     17473176     12.41%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     140788736                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.552963                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            3221087                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022879                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    527212690                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    157707165                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    139588906                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     144009823                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       254155                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      1335753                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          566                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         3577                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       104928                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads        12466                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       2207591                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        3724031                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       182370                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    146433227                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1406                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     34625239                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts     17510837                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         8599                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        124763                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           60                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         3577                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       605074                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       617529                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1222603                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    139802560                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     33647026                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       986176                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   80                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            51118788                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        18319039                       # Number of branches executed
system.switch_cpus6.iew.exec_stores          17471762                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.549089                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             139593461                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            139588906                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         75393589                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        148548738                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.548250                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507534                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    113434024                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    133303651                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     13143870                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        16990                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1064379                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    240133924                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.555122                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.379052                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    191829402     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     17602648      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8267395      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      8179283      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      2225076      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      9522396      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       713472      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       518768      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      1275484      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    240133924                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    113434024                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     133303651                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              50695388                       # Number of memory references committed
system.switch_cpus6.commit.loads             33289479                       # Number of loads committed
system.switch_cpus6.commit.membars               8482                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17603507                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        118538905                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1291180                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      1275484                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           385305623                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          295102901                       # The number of ROB writes
system.switch_cpus6.timesIdled                4625385                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               12266542                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          113434024                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            133303651                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    113434024                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.244548                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.244548                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.445524                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.445524                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       691151221                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      162078549                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      174777370                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         16964                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus7.numCycles               254608057                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        21044955                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     17219323                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2063478                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8854275                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8298088                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2177192                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        94303                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    202932492                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             117612476                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           21044955                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10475280                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             24569980                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5607724                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       4389096                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12416088                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2064933                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    235409056                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.613639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.955728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       210839076     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1151348      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1823690      0.77%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2467359      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2537040      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         2145336      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1198974      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1783121      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11463112      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    235409056                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082656                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.461935                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       200872266                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      6466798                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         24526058                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        26815                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3517116                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3463842                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          373                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     144347353                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1953                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3517116                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       201423351                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1361627                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      3846203                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         24008911                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1251845                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     144294553                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          148                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        170469                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       546153                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    201362703                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    671239101                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    671239101                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    174823378                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        26539320                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        36262                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        19078                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          3745891                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13521382                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7321696                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        86260                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1721925                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         144121503                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        36393                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        136987957                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        18744                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     15747251                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     37527058                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1732                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    235409056                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.581915                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.272701                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    177423106     75.37%     75.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     23855123     10.13%     85.50% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     12088370      5.14%     90.64% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      9102379      3.87%     94.50% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7151457      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2890058      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1822606      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       950453      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       125504      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    235409056                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          25558     11.22%     11.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         83394     36.61%     47.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       118836     52.17%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    115217266     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2039183      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        17183      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12416242      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7298083      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     136987957                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.538035                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             227788                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001663                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    509631501                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    159905715                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    134922658                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     137215745                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       278370                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2164273                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          138                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          571                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        96637                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3517116                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1077944                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       122091                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    144158035                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        52375                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13521382                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7321696                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        19079                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        103352                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          571                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1203981                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1154716                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2358697                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    135086806                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11682083                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1901150                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  139                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            18979886                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        19204343                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7297803                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.530568                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             134922885                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            134922658                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         77450607                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        208688779                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.529923                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371130                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    101910317                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    125399413                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     18758650                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        34661                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2089480                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    231891940                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.540767                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.389789                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    180461993     77.82%     77.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     25485701     10.99%     88.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9633646      4.15%     92.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4587858      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3869352      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2218826      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1944554      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       876096      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2813914      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    231891940                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    101910317                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     125399413                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              18582168                       # Number of memory references committed
system.switch_cpus7.commit.loads             11357109                       # Number of loads committed
system.switch_cpus7.commit.membars              17292                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          18082647                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        112983486                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2582240                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2813914                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           373235387                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          291833303                       # The number of ROB writes
system.switch_cpus7.timesIdled                3078200                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               19199001                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          101910317                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            125399413                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    101910317                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.498354                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.498354                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.400264                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.400264                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       608007485                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      187957580                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      133803574                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         34630                       # number of misc regfile writes
system.l2.replacements                         135849                       # number of replacements
system.l2.tagsinuse                      32764.648331                       # Cycle average of tags in use
system.l2.total_refs                          2026040                       # Total number of references to valid blocks.
system.l2.sampled_refs                         168616                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.015704                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           152.385828                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.430305                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3299.678284                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.470737                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2826.962673                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      7.385734                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1541.406546                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      7.615868                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1545.118512                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      8.517408                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   3306.500578                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      7.371502                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   4654.505282                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      7.360827                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   4642.236629                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      8.620122                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   1970.106058                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1287.938283                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1105.836319                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            750.935403                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            747.452700                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1256.704505                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1328.484554                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1346.491307                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data            940.132368                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.004650                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000227                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.100698                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000228                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.086272                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000225                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.047040                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000232                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.047153                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000260                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.100906                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000225                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.142044                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000225                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.141670                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000263                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.060123                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.039305                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.033747                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.022917                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.022810                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.038352                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.040542                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.041092                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.028691                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999898                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        50866                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        40147                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        28608                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        28599                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        50663                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        56480                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        56556                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        31224                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  343154                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           101181                       # number of Writeback hits
system.l2.Writeback_hits::total                101181                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          137                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           75                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          213                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          210                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          137                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          152                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1080                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        51003                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        40222                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        28821                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        28809                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        50800                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        56558                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        56634                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        31376                       # number of demand (read+write) hits
system.l2.demand_hits::total                   344234                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        51003                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        40222                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        28821                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        28809                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        50800                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        56558                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        56634                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        31376                       # number of overall hits
system.l2.overall_hits::total                  344234                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        21998                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15454                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         8173                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         8188                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        22052                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        24711                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        24651                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        10305                       # number of ReadReq misses
system.l2.ReadReq_misses::total                135837                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        21998                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15454                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         8173                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         8188                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        22052                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        24711                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        24651                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        10305                       # number of demand (read+write) misses
system.l2.demand_misses::total                 135837                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        21998                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15454                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         8173                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         8188                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        22052                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        24711                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        24651                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        10305                       # number of overall misses
system.l2.overall_misses::total                135837                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5630548                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3610424079                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5127162                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2522284801                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5682683                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1348226004                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5674433                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1348414804                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5840680                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   3619592250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5634934                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   4024442241                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5908956                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   4010840425                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6171860                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   1688912682                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     22218808542                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5630548                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3610424079                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5127162                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2522284801                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5682683                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1348226004                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5674433                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1348414804                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5840680                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   3619592250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5634934                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   4024442241                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5908956                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   4010840425                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6171860                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   1688912682                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22218808542                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5630548                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3610424079                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5127162                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2522284801                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5682683                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1348226004                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5674433                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1348414804                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5840680                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   3619592250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5634934                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   4024442241                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5908956                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   4010840425                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6171860                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   1688912682                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22218808542                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72864                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        55601                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        36781                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        36787                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        72715                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        81191                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        81207                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        41529                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              478991                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       101181                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            101181                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           75                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          213                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          210                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           78                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           78                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1080                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73001                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        55676                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        36994                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        36997                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        72852                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        81269                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        81285                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        41681                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               480071                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73001                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        55676                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        36994                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        36997                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        72852                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        81269                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        81285                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        41681                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              480071                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.301905                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.277945                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.222207                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.950000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.222579                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.303266                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.304356                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.303558                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.248140                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.283590                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.301338                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.277570                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.220928                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.221315                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.302696                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.304064                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.303266                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.247235                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.282952                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.301338                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.277570                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.220928                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.221315                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.302696                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.304064                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.303266                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.247235                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.282952                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 148172.315789                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164125.105873                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 150798.882353                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 163212.424033                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 145709.820513                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 164960.969534                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 149327.184211                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 164681.827553                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 153702.105263                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 164138.955650                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 148287.736842                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 162860.355348                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 151511.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 162704.978500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 150533.170732                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 163892.545560                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 163569.635239                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 148172.315789                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164125.105873                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 150798.882353                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 163212.424033                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 145709.820513                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 164960.969534                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 149327.184211                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 164681.827553                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 153702.105263                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 164138.955650                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 148287.736842                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 162860.355348                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 151511.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 162704.978500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 150533.170732                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 163892.545560                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 163569.635239                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 148172.315789                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164125.105873                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 150798.882353                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 163212.424033                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 145709.820513                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 164960.969534                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 149327.184211                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 164681.827553                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 153702.105263                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 164138.955650                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 148287.736842                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 162860.355348                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 151511.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 162704.978500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 150533.170732                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 163892.545560                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 163569.635239                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                34912                       # number of writebacks
system.l2.writebacks::total                     34912                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        21998                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15454                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         8173                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         8188                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        22052                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        24711                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        24651                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        10305                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           135837                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        21998                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15454                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         8173                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         8188                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        22052                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        24711                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        24651                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        10305                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            135837                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        21998                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15454                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         8173                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         8188                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        22052                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        24711                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        24651                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        10305                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           135837                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3417351                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2329169615                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3149750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1621781970                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3414601                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    872278983                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3461542                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    871587716                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3629021                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   2335207366                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3421452                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   2585616810                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3639873                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   2575495040                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3781189                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   1088736305                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  14307788584                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3417351                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2329169615                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3149750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1621781970                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3414601                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    872278983                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3461542                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    871587716                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3629021                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   2335207366                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3421452                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   2585616810                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3639873                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   2575495040                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3781189                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   1088736305                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14307788584                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3417351                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2329169615                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3149750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1621781970                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3414601                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    872278983                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3461542                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    871587716                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3629021                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   2335207366                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3421452                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   2585616810                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3639873                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   2575495040                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3781189                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   1088736305                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14307788584                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.301905                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.277945                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.222207                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.222579                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.303266                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.304356                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.303558                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.248140                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.283590                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.301338                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.277570                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.220928                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.221315                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.302696                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.304064                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.303266                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.247235                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.282952                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.301338                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.277570                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.220928                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.221315                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.302696                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.304064                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.303266                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.247235                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.282952                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 89930.289474                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 105880.971679                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 92639.705882                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 104942.537207                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 87553.871795                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 106726.903585                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 91093.210526                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 106446.960918                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 95500.552632                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 105895.490931                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 90038.210526                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 104634.244264                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 93330.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 104478.318932                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 92224.121951                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 105651.266861                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105330.569609                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 89930.289474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 105880.971679                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 92639.705882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 104942.537207                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 87553.871795                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 106726.903585                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 91093.210526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 106446.960918                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 95500.552632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 105895.490931                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 90038.210526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 104634.244264                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 93330.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 104478.318932                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 92224.121951                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 105651.266861                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105330.569609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 89930.289474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 105880.971679                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 92639.705882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 104942.537207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 87553.871795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 106726.903585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 91093.210526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 106446.960918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 95500.552632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 105895.490931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 90038.210526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 104634.244264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 93330.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 104478.318932                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 92224.121951                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 105651.266861                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105330.569609                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               528.218980                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012382103                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1913765.790170                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.218980                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          490                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.061248                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.785256                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.846505                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12374054                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12374054                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12374054                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12374054                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12374054                       # number of overall hits
system.cpu0.icache.overall_hits::total       12374054                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           51                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           51                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           51                       # number of overall misses
system.cpu0.icache.overall_misses::total           51                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8063541                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8063541                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8063541                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8063541                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8063541                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8063541                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12374105                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12374105                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12374105                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12374105                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12374105                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12374105                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 158108.647059                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 158108.647059                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 158108.647059                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 158108.647059                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 158108.647059                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 158108.647059                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6338320                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6338320                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6338320                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6338320                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6338320                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6338320                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 162521.025641                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 162521.025641                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 162521.025641                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 162521.025641                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 162521.025641                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 162521.025641                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73001                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180702937                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73257                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2466.698568                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.201797                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.798203                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.914851                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.085149                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8580394                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8580394                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7108673                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7108673                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        19781                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19781                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16587                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16587                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15689067                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15689067                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15689067                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15689067                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       184640                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       184640                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          828                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          828                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       185468                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        185468                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       185468                       # number of overall misses
system.cpu0.dcache.overall_misses::total       185468                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  20888054927                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  20888054927                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     70394853                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     70394853                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  20958449780                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20958449780                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  20958449780                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20958449780                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8765034                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8765034                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        19781                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        19781                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16587                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16587                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15874535                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15874535                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15874535                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15874535                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021066                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021066                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011683                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011683                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011683                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011683                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 113128.547048                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 113128.547048                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 85017.938406                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85017.938406                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 113003.050553                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 113003.050553                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 113003.050553                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 113003.050553                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        12971                       # number of writebacks
system.cpu0.dcache.writebacks::total            12971                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       111776                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       111776                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          691                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          691                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       112467                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       112467                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       112467                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       112467                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72864                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72864                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          137                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          137                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73001                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73001                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73001                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73001                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7196834000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7196834000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9053059                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9053059                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7205887059                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7205887059                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7205887059                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7205887059                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008313                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008313                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004599                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004599                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004599                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004599                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 98770.778437                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98770.778437                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 66080.722628                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66080.722628                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 98709.429446                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98709.429446                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 98709.429446                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98709.429446                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     2                       # number of replacements
system.cpu1.icache.tagsinuse               559.039861                       # Cycle average of tags in use
system.cpu1.icache.total_refs               926215368                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1648070.049822                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    33.903962                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   525.135899                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.054333                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.841564                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.895897                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12396821                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12396821                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12396821                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12396821                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12396821                       # number of overall hits
system.cpu1.icache.overall_hits::total       12396821                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.cpu1.icache.overall_misses::total           45                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6809835                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6809835                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6809835                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6809835                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6809835                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6809835                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12396866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12396866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12396866                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12396866                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12396866                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12396866                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 151329.666667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 151329.666667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 151329.666667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 151329.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 151329.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 151329.666667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5550618                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5550618                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5550618                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5550618                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5550618                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5550618                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 158589.085714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 158589.085714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 158589.085714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 158589.085714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 158589.085714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 158589.085714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 55676                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               223856124                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 55932                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4002.290710                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   201.996904                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    54.003096                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.789050                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.210950                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18235013                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18235013                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3502228                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3502228                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8277                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8277                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8219                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8219                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21737241                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21737241                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21737241                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21737241                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       189577                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       189577                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          366                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          366                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       189943                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        189943                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       189943                       # number of overall misses
system.cpu1.dcache.overall_misses::total       189943                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20332006622                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20332006622                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     31901508                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     31901508                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20363908130                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20363908130                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20363908130                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20363908130                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18424590                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18424590                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3502594                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3502594                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8219                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8219                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21927184                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21927184                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21927184                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21927184                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010289                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010289                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000104                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000104                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008662                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008662                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008662                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008662                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 107249.332050                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 107249.332050                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 87162.590164                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 87162.590164                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 107210.627030                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 107210.627030                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 107210.627030                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 107210.627030                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7133                       # number of writebacks
system.cpu1.dcache.writebacks::total             7133                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       133976                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       133976                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          291                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          291                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       134267                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       134267                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       134267                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       134267                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        55601                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        55601                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           75                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        55676                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        55676                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        55676                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        55676                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5330647700                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5330647700                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      4954448                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      4954448                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5335602148                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5335602148                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5335602148                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5335602148                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003018                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003018                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002539                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002539                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002539                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002539                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95873.234294                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95873.234294                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 66059.306667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66059.306667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 95833.072563                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95833.072563                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 95833.072563                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95833.072563                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               494.821095                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1009863232                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2036014.580645                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    39.821095                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.063816                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.792983                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12500712                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12500712                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12500712                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12500712                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12500712                       # number of overall hits
system.cpu2.icache.overall_hits::total       12500712                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           52                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           52                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           52                       # number of overall misses
system.cpu2.icache.overall_misses::total           52                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7912982                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7912982                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7912982                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7912982                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7912982                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7912982                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12500764                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12500764                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12500764                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12500764                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12500764                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12500764                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 152172.730769                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 152172.730769                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 152172.730769                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 152172.730769                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 152172.730769                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 152172.730769                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6393050                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6393050                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6393050                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6393050                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6393050                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6393050                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 155928.048780                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 155928.048780                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 155928.048780                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 155928.048780                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 155928.048780                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 155928.048780                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 36994                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163780230                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 37250                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4396.784698                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.161141                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.838859                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.910786                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.089214                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9973303                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9973303                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7406437                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7406437                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        19141                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        19141                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18013                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18013                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17379740                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17379740                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17379740                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17379740                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        94934                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        94934                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2145                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2145                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        97079                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         97079                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        97079                       # number of overall misses
system.cpu2.dcache.overall_misses::total        97079                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9462311331                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9462311331                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    141844040                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    141844040                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9604155371                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9604155371                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9604155371                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9604155371                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10068237                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10068237                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7408582                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7408582                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        19141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18013                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18013                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17476819                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17476819                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17476819                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17476819                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009429                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009429                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000290                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000290                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005555                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005555                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005555                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005555                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 99672.523343                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 99672.523343                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 66127.757576                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 66127.757576                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 98931.338096                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 98931.338096                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 98931.338096                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 98931.338096                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       165025                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets        23575                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8215                       # number of writebacks
system.cpu2.dcache.writebacks::total             8215                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        58153                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        58153                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         1932                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         1932                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        60085                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        60085                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        60085                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        60085                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        36781                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        36781                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          213                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          213                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        36994                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        36994                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        36994                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        36994                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3312453832                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3312453832                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     15899429                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     15899429                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3328353261                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3328353261                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3328353261                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3328353261                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003653                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003653                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002117                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002117                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002117                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002117                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 90058.830157                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90058.830157                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 74645.206573                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 74645.206573                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89970.083284                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89970.083284                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89970.083284                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89970.083284                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               494.117507                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1009861976                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2040125.204040                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.117507                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.062688                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.791855                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12499456                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12499456                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12499456                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12499456                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12499456                       # number of overall hits
system.cpu3.icache.overall_hits::total       12499456                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           49                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           49                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           49                       # number of overall misses
system.cpu3.icache.overall_misses::total           49                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7701737                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7701737                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7701737                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7701737                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7701737                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7701737                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12499505                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12499505                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12499505                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12499505                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12499505                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12499505                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 157178.306122                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 157178.306122                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 157178.306122                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 157178.306122                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 157178.306122                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 157178.306122                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6338146                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6338146                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6338146                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6338146                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6338146                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6338146                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 158453.650000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 158453.650000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 158453.650000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 158453.650000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 158453.650000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 158453.650000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 36997                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               163777570                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 37253                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4396.359219                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.159827                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.840173                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.910781                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089219                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9969838                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9969838                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7407228                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7407228                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        19153                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        19153                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        18015                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18015                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17377066                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17377066                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17377066                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17377066                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        94958                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        94958                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2135                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2135                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        97093                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         97093                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        97093                       # number of overall misses
system.cpu3.dcache.overall_misses::total        97093                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   9457275506                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9457275506                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    139944522                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    139944522                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   9597220028                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   9597220028                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   9597220028                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   9597220028                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10064796                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10064796                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7409363                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7409363                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        19153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        18015                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18015                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17474159                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17474159                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17474159                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17474159                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009435                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009435                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000288                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000288                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005556                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005556                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005556                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005556                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 99594.299648                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 99594.299648                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 65547.785480                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 65547.785480                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 98845.643126                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 98845.643126                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 98845.643126                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 98845.643126                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        33463                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 16731.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8289                       # number of writebacks
system.cpu3.dcache.writebacks::total             8289                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        58171                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        58171                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         1925                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1925                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        60096                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        60096                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        60096                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        60096                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        36787                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        36787                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          210                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          210                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        36997                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        36997                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        36997                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        36997                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3312153431                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3312153431                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     15685093                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     15685093                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3327838524                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3327838524                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3327838524                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3327838524                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003655                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003655                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002117                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002117                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002117                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002117                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 90035.975508                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 90035.975508                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 74690.919048                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 74690.919048                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 89948.874882                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89948.874882                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 89948.874882                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 89948.874882                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               527.674504                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1012380880                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1913763.478261                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    37.674504                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          490                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.060376                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.785256                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.845632                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12372831                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12372831                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12372831                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12372831                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12372831                       # number of overall hits
system.cpu4.icache.overall_hits::total       12372831                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           49                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           49                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           49                       # number of overall misses
system.cpu4.icache.overall_misses::total           49                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7752345                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7752345                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7752345                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7752345                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7752345                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7752345                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12372880                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12372880                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12372880                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12372880                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12372880                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12372880                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 158211.122449                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 158211.122449                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 158211.122449                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 158211.122449                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 158211.122449                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 158211.122449                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           10                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           10                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6311110                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6311110                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6311110                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6311110                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6311110                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6311110                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 161823.333333                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 161823.333333                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 161823.333333                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 161823.333333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 161823.333333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 161823.333333                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 72852                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               180707325                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 73108                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               2471.785919                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   234.197311                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    21.802689                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.914833                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.085167                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8583391                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8583391                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7110154                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7110154                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        19689                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        19689                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        16589                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        16589                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     15693545                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        15693545                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     15693545                       # number of overall hits
system.cpu4.dcache.overall_hits::total       15693545                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       184573                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       184573                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          829                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          829                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       185402                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        185402                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       185402                       # number of overall misses
system.cpu4.dcache.overall_misses::total       185402                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  20870943449                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  20870943449                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     71014556                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     71014556                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  20941958005                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  20941958005                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  20941958005                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  20941958005                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8767964                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8767964                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7110983                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7110983                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        19689                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        19689                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        16589                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        16589                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     15878947                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     15878947                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     15878947                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     15878947                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021051                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021051                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000117                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000117                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011676                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011676                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011676                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011676                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 113076.904255                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 113076.904255                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 85662.914355                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 85662.914355                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 112954.326302                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 112954.326302                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 112954.326302                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 112954.326302                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        12834                       # number of writebacks
system.cpu4.dcache.writebacks::total            12834                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       111858                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       111858                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          692                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          692                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       112550                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       112550                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       112550                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       112550                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        72715                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        72715                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          137                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          137                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        72852                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        72852                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        72852                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        72852                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   7191149425                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   7191149425                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      9114714                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      9114714                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   7200264139                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   7200264139                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   7200264139                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   7200264139                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.008293                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.008293                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.004588                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.004588                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.004588                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.004588                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 98894.993124                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 98894.993124                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 66530.759124                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 66530.759124                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 98834.131376                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 98834.131376                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 98834.131376                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 98834.131376                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               577.931968                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1037035415                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   582                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1781847.792096                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    36.889926                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   541.042043                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.059118                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.867055                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.926173                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12094089                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12094089                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12094089                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12094089                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12094089                       # number of overall hits
system.cpu5.icache.overall_hits::total       12094089                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           50                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           50                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           50                       # number of overall misses
system.cpu5.icache.overall_misses::total           50                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7719102                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7719102                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7719102                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7719102                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7719102                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7719102                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12094139                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12094139                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12094139                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12094139                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12094139                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12094139                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 154382.040000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 154382.040000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 154382.040000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 154382.040000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 154382.040000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 154382.040000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           11                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           11                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6248018                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6248018                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6248018                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6248018                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6248018                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6248018                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 160205.589744                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 160205.589744                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 160205.589744                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 160205.589744                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 160205.589744                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 160205.589744                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 81269                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               448701541                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 81525                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               5503.852082                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.906329                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.093671                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.437134                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.562866                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     31757502                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       31757502                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     17389013                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      17389013                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         8495                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         8495                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         8482                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         8482                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     49146515                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        49146515                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     49146515                       # number of overall hits
system.cpu5.dcache.overall_hits::total       49146515                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       284834                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       284834                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          259                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          259                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       285093                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        285093                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       285093                       # number of overall misses
system.cpu5.dcache.overall_misses::total       285093                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  31599495247                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  31599495247                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     22687531                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     22687531                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  31622182778                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  31622182778                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  31622182778                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  31622182778                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     32042336                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     32042336                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     17389272                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     17389272                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         8495                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         8495                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         8482                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         8482                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     49431608                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     49431608                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     49431608                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     49431608                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008889                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008889                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000015                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005767                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005767                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005767                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005767                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 110940.039627                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 110940.039627                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 87596.644788                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 87596.644788                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 110918.832725                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 110918.832725                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 110918.832725                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 110918.832725                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        21538                       # number of writebacks
system.cpu5.dcache.writebacks::total            21538                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       203643                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       203643                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          181                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          181                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       203824                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       203824                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       203824                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       203824                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        81191                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        81191                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           78                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        81269                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        81269                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        81269                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        81269                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   8169522174                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   8169522174                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      5565956                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      5565956                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   8175088130                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   8175088130                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   8175088130                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   8175088130                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001644                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001644                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001644                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001644                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 100621.031568                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 100621.031568                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 71358.410256                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 71358.410256                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 100592.946019                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 100592.946019                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 100592.946019                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 100592.946019                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     3                       # number of replacements
system.cpu6.icache.tagsinuse               578.164921                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1037036494                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1778793.300172                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    38.064081                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   540.100840                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.061000                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.865546                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.926546                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12095168                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12095168                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12095168                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12095168                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12095168                       # number of overall hits
system.cpu6.icache.overall_hits::total       12095168                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           51                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           51                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           51                       # number of overall misses
system.cpu6.icache.overall_misses::total           51                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8198118                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8198118                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8198118                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8198118                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8198118                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8198118                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12095219                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12095219                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12095219                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12095219                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12095219                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12095219                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 160747.411765                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 160747.411765                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 160747.411765                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 160747.411765                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 160747.411765                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 160747.411765                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           11                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           11                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6561951                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6561951                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6561951                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6561951                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6561951                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6561951                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 164048.775000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 164048.775000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 164048.775000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 164048.775000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 164048.775000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 164048.775000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 81285                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               448700721                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 81541                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               5502.762058                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.906743                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.093257                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.437136                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.562864                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     31757260                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       31757260                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data     17388437                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      17388437                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         8493                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         8493                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         8482                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         8482                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     49145697                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        49145697                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     49145697                       # number of overall hits
system.cpu6.dcache.overall_hits::total       49145697                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       284979                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       284979                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          260                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          260                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       285239                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        285239                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       285239                       # number of overall misses
system.cpu6.dcache.overall_misses::total       285239                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  31597624318                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  31597624318                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     22829860                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     22829860                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  31620454178                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  31620454178                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  31620454178                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  31620454178                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     32042239                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     32042239                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data     17388697                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     17388697                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         8493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         8493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         8482                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         8482                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     49430936                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     49430936                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     49430936                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     49430936                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.008894                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.008894                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000015                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005770                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005770                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005770                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005770                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 110877.027142                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 110877.027142                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 87807.153846                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 87807.153846                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 110855.998577                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 110855.998577                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 110855.998577                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 110855.998577                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        21372                       # number of writebacks
system.cpu6.dcache.writebacks::total            21372                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       203772                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       203772                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          182                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          182                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       203954                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       203954                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       203954                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       203954                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        81207                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        81207                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           78                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        81285                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        81285                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        81285                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        81285                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   8160513522                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   8160513522                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      5513980                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      5513980                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   8166027502                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   8166027502                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   8166027502                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   8166027502                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001644                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001644                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001644                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001644                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 100490.272046                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 100490.272046                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 70692.051282                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 70692.051282                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 100461.678071                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 100461.678071                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 100461.678071                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 100461.678071                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               516.894922                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1006679135                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1943396.013514                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    41.894922                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.067139                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.828357                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12416033                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12416033                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12416033                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12416033                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12416033                       # number of overall hits
system.cpu7.icache.overall_hits::total       12416033                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           55                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           55                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           55                       # number of overall misses
system.cpu7.icache.overall_misses::total           55                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8325725                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8325725                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8325725                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8325725                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8325725                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8325725                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12416088                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12416088                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12416088                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12416088                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12416088                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12416088                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 151376.818182                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 151376.818182                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 151376.818182                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 151376.818182                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 151376.818182                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 151376.818182                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           12                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           12                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           43                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           43                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6797497                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6797497                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6797497                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6797497                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6797497                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6797497                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 158081.325581                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 158081.325581                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 158081.325581                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 158081.325581                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 158081.325581                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 158081.325581                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 41681                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               165991883                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 41937                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               3958.124878                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.523657                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.476343                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.912202                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.087798                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8541824                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8541824                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7190912                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7190912                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        18949                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        18949                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        17315                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        17315                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     15732736                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        15732736                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     15732736                       # number of overall hits
system.cpu7.dcache.overall_hits::total       15732736                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       133369                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       133369                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          887                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          887                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       134256                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        134256                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       134256                       # number of overall misses
system.cpu7.dcache.overall_misses::total       134256                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  15261017916                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  15261017916                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     75223493                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     75223493                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  15336241409                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  15336241409                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  15336241409                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  15336241409                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8675193                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8675193                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7191799                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7191799                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        18949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        18949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        17315                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        17315                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     15866992                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     15866992                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     15866992                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     15866992                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015374                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015374                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000123                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000123                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008461                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008461                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008461                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008461                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 114427.025141                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 114427.025141                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 84806.643743                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 84806.643743                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 114231.329766                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 114231.329766                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 114231.329766                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 114231.329766                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         8829                       # number of writebacks
system.cpu7.dcache.writebacks::total             8829                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        91840                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        91840                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          735                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          735                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        92575                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        92575                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        92575                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        92575                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        41529                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        41529                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          152                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          152                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        41681                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        41681                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        41681                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        41681                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   3849753646                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   3849753646                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      9902483                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      9902483                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   3859656129                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   3859656129                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   3859656129                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   3859656129                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004787                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004787                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002627                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002627                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92700.369525                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 92700.369525                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65147.914474                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65147.914474                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 92599.892733                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 92599.892733                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 92599.892733                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 92599.892733                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
