{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.70767,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.0454914,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0623297,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0634839,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0457305,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0634839,
	"finish__timing__setup__tns": -3033.85,
	"finish__timing__setup__ws": -29.5494,
	"finish__clock__skew__setup": 24.6173,
	"finish__clock__skew__hold": 26.9706,
	"finish__timing__drv__max_slew_limit": -0.0687594,
	"finish__timing__drv__max_slew": 11,
	"finish__timing__drv__max_cap_limit": -0.00725551,
	"finish__timing__drv__max_cap": 1,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 252,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00790843,
	"finish__power__switching__total": 0.000391748,
	"finish__power__leakage__total": 0.000516962,
	"finish__power__total": 0.00881714,
	"finish__design__io": 135,
	"finish__design__die__area": 7200,
	"finish__design__core__area": 5569.92,
	"finish__design__instance__count": 11664,
	"finish__design__instance__area": 2692.29,
	"finish__design__instance__count__stdcell": 11660,
	"finish__design__instance__area__stdcell": 1287.81,
	"finish__design__instance__count__macros": 4,
	"finish__design__instance__area__macros": 1404.48,
	"finish__design__instance__utilization": 0.483362,
	"finish__design__instance__utilization__stdcell": 0.309165
}