
---------- Begin Simulation Statistics ----------
final_tick                                65542808500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 437441                       # Simulator instruction rate (inst/s)
host_mem_usage                                 674296                       # Number of bytes of host memory used
host_op_rate                                   478700                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   228.60                       # Real time elapsed on the host
host_tick_rate                              286710889                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.065543                       # Number of seconds simulated
sim_ticks                                 65542808500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.088131                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8691522                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9866848                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                345                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            142503                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16342524                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300025                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          434104                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           134079                       # Number of indirect misses.
system.cpu.branchPred.lookups                20405387                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050673                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1038                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.310856                       # CPI: cycles per instruction
system.cpu.discardedOps                        690937                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49596719                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17142159                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          9894420                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        14890316                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.762860                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        131085617                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       116195301                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        39496                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         87644                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           29                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       722971                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5808                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1447357                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5818                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  65542808500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9342                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38346                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1144                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9342                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       135798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 135798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5536000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5536000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             48154                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   48154    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               48154                       # Request fanout histogram
system.membus.respLayer1.occupancy          258801500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           252298500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  65542808500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            685454                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        88818                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       668515                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10236                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38935                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38935                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        668914                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        16541                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2006342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       165404                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2171746                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     85595392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6780672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               92376064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           44602                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2454144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           768992                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007622                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.087118                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 763141     99.24%     99.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5841      0.76%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             768992                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1442665500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          83216495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1003369999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  65542808500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               668312                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 7918                       # number of demand (read+write) hits
system.l2.demand_hits::total                   676230                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              668312                       # number of overall hits
system.l2.overall_hits::.cpu.data                7918                       # number of overall hits
system.l2.overall_hits::total                  676230                       # number of overall hits
system.l2.demand_misses::.cpu.inst                602                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              47558                       # number of demand (read+write) misses
system.l2.demand_misses::total                  48160                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               602                       # number of overall misses
system.l2.overall_misses::.cpu.data             47558                       # number of overall misses
system.l2.overall_misses::total                 48160                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     47548000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3956940000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4004488000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     47548000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3956940000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4004488000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           668914                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            55476                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               724390                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          668914                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           55476                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              724390                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000900                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.857272                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.066484                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000900                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.857272                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.066484                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78983.388704                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83202.405484                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83149.667774                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78983.388704                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83202.405484                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83149.667774                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               38346                       # number of writebacks
system.l2.writebacks::total                     38346                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           601                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         47553                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             48154                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          601                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        47553                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            48154                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     41473500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3481083000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3522556500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     41473500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3481083000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3522556500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.857181                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.066475                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.857181                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.066475                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69007.487521                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73204.277333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73151.898077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69007.487521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73204.277333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73151.898077                       # average overall mshr miss latency
system.l2.replacements                          44602                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        50472                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            50472                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        50472                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        50472                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       668504                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           668504                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       668504                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       668504                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          706                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           706                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               123                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   123                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3158593000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3158593000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38935                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38935                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.996841                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.996841                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81381.866433                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81381.866433                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2770473000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2770473000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.996841                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.996841                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71381.866433                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71381.866433                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         668312                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             668312                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          602                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              602                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     47548000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47548000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       668914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         668914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000900                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000900                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78983.388704                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78983.388704                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          601                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          601                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     41473500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41473500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000898                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000898                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69007.487521                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69007.487521                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          7795                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7795                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         8746                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8746                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    798347000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    798347000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        16541                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         16541                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.528747                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.528747                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 91281.385776                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91281.385776                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         8741                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8741                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    710610000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    710610000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.528444                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.528444                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81296.190367                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81296.190367                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  65542808500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7904.574498                       # Cycle average of tags in use
system.l2.tags.total_refs                     1446616                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     52794                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     27.401144                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     417.466637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        19.521492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7467.586370                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.050960                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.911571                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.964914                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          492                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3672                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3991                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1500122                       # Number of tag accesses
system.l2.tags.data_accesses                  1500122                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  65542808500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          38464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3043392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3081856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        38464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         38464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2454144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2454144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             601                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           47553                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               48154                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38346                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38346                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            586853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          46433653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              47020506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       586853                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           586853                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       37443376                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37443376                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       37443376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           586853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         46433653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             84463881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     38346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     47530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001005967750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2157                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2157                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              150638                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              36191                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       48154                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      38346                       # Number of write requests accepted
system.mem_ctrls.readBursts                     48154                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    38346                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     23                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2395                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.47                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    640858500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  240655000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1543314750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13314.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32064.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    26311                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   28732                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 54.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 48154                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                38346                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   45309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31402                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    176.180371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   123.489755                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   195.191170                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14775     47.05%     47.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10987     34.99%     82.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2442      7.78%     89.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          830      2.64%     92.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          789      2.51%     94.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          312      0.99%     95.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          338      1.08%     97.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          446      1.42%     98.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          483      1.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31402                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.306908                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.820490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.296433                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2155     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2157                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2157                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.763097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.739772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.895760                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              377     17.48%     17.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               24      1.11%     18.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1513     70.14%     88.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              221     10.25%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.93%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2157                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3080384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2452160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3081856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2454144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        47.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        37.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     47.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     37.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   65542142000                       # Total gap between requests
system.mem_ctrls.avgGap                     757712.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        38464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3041920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2452160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 586853.094645768870                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 46411193.990870870650                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 37413105.359987743199                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          601                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        47553                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        38346                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16830000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1526484750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1531664168500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28003.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32100.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  39943257.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            108228120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             57524610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           169289400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           99983880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5173424880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      18260663640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       9791037600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        33660152130                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        513.559808                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25274732750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2188420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  38079655750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            115989300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             61645980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           174365940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          100020420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5173424880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18728181630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9397338240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        33750966390                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        514.945379                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24253419500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2188420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  39100969000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     65542808500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  65542808500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     27659692                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27659692                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27659692                       # number of overall hits
system.cpu.icache.overall_hits::total        27659692                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       668914                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         668914                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       668914                       # number of overall misses
system.cpu.icache.overall_misses::total        668914                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   8737124000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8737124000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   8737124000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8737124000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28328606                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28328606                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28328606                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28328606                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.023613                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023613                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.023613                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023613                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13061.655160                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13061.655160                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13061.655160                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13061.655160                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       668515                       # number of writebacks
system.cpu.icache.writebacks::total            668515                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       668914                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       668914                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       668914                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       668914                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   8068211000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8068211000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   8068211000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8068211000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.023613                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023613                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.023613                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023613                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12061.656655                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12061.656655                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12061.656655                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12061.656655                       # average overall mshr miss latency
system.cpu.icache.replacements                 668515                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27659692                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27659692                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       668914                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        668914                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   8737124000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8737124000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28328606                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28328606                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.023613                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023613                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13061.655160                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13061.655160                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       668914                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       668914                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   8068211000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8068211000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.023613                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023613                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12061.656655                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12061.656655                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  65542808500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           397.679440                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28328605                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            668913                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             42.350208                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   397.679440                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.776718                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.776718                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          57326125                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         57326125                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  65542808500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  65542808500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  65542808500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35656670                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35656670                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35659996                       # number of overall hits
system.cpu.dcache.overall_hits::total        35659996                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        75305                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          75305                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        75340                       # number of overall misses
system.cpu.dcache.overall_misses::total         75340                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5410558500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5410558500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5410558500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5410558500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35731975                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35731975                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35735336                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35735336                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002107                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002107                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002108                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002108                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71848.595711                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71848.595711                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71815.217680                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71815.217680                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        50472                       # number of writebacks
system.cpu.dcache.writebacks::total             50472                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19858                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19858                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19858                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19858                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        55447                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        55447                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        55476                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        55476                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4121642000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4121642000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4123305000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4123305000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001552                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001552                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001552                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001552                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74334.806211                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74334.806211                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74325.924724                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74325.924724                       # average overall mshr miss latency
system.cpu.dcache.replacements                  54452                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21457486                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21457486                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        19738                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         19738                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1042405500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1042405500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21477224                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21477224                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000919                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000919                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52812.113689                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52812.113689                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3226                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3226                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        16512                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16512                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    903355000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    903355000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000769                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000769                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54708.999516                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54708.999516                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14199184                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14199184                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55567                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55567                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4368153000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4368153000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003898                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003898                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78610.560225                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78610.560225                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16632                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16632                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38935                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38935                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3218287000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3218287000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002731                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002731                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82657.942725                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82657.942725                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3326                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3326                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           35                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           35                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.010414                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.010414                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           29                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           29                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1663000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1663000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.008628                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.008628                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 57344.827586                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 57344.827586                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  65542808500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.482555                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35893636                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             55476                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            647.011969                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.482555                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996565                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996565                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          448                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          483                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          71882476                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         71882476                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  65542808500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  65542808500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
