{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 17 23:41:13 2018 " "Info: Processing started: Mon Sep 17 23:41:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off timerlab -c timerlab --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off timerlab -c timerlab --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 2 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[3\] " "Info: Assuming node \"KEY\[3\]\" is an undefined clock" {  } { { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 3 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "12 " "Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "timer_state " "Info: Detected ripple clock \"timer_state\" as buffer" {  } { { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer_state" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "decimal_counter:count2\|OVERFLOW " "Info: Detected ripple clock \"decimal_counter:count2\|OVERFLOW\" as buffer" {  } { { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 3 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decimal_counter:count2\|OVERFLOW" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "decimal_counter:count0\|OVERFLOW " "Info: Detected ripple clock \"decimal_counter:count0\|OVERFLOW\" as buffer" {  } { { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 3 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decimal_counter:count0\|OVERFLOW" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock " "Info: Detected gated clock \"clock\" as buffer" {  } { { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 55 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "decimal_counter:count1\|OVERFLOW " "Info: Detected ripple clock \"decimal_counter:count1\|OVERFLOW\" as buffer" {  } { { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 3 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decimal_counter:count1\|OVERFLOW" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_divider:cdiv\|divide_by_50:d6\|Q " "Info: Detected ripple clock \"clock_divider:cdiv\|divide_by_50:d6\|Q\" as buffer" {  } { { "divide_by_50.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_50.v" 3 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_divider:cdiv\|divide_by_50:d6\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_divider:cdiv\|divide_by_10:d5\|Q " "Info: Detected ripple clock \"clock_divider:cdiv\|divide_by_10:d5\|Q\" as buffer" {  } { { "divide_by_10.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_10.v" 3 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_divider:cdiv\|divide_by_10:d5\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_divider:cdiv\|divide_by_10:d4\|Q " "Info: Detected ripple clock \"clock_divider:cdiv\|divide_by_10:d4\|Q\" as buffer" {  } { { "divide_by_10.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_10.v" 3 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_divider:cdiv\|divide_by_10:d4\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_divider:cdiv\|divide_by_10:d3\|Q " "Info: Detected ripple clock \"clock_divider:cdiv\|divide_by_10:d3\|Q\" as buffer" {  } { { "divide_by_10.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_10.v" 3 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_divider:cdiv\|divide_by_10:d3\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_divider:cdiv\|divide_by_10:d2\|Q " "Info: Detected ripple clock \"clock_divider:cdiv\|divide_by_10:d2\|Q\" as buffer" {  } { { "divide_by_10.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_10.v" 3 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_divider:cdiv\|divide_by_10:d2\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_divider:cdiv\|divide_by_10:d1\|Q " "Info: Detected ripple clock \"clock_divider:cdiv\|divide_by_10:d1\|Q\" as buffer" {  } { { "divide_by_10.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_10.v" 3 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_divider:cdiv\|divide_by_10:d1\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_divider:cdiv\|divide_by_10:d0\|Q " "Info: Detected ripple clock \"clock_divider:cdiv\|divide_by_10:d0\|Q\" as buffer" {  } { { "divide_by_10.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_10.v" 3 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_divider:cdiv\|divide_by_10:d0\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register decimal_counter:count3\|A\[2\] register mLCD_DATA\[2\] 47.38 MHz 21.104 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 47.38 MHz between source register \"decimal_counter:count3\|A\[2\]\" and destination register \"mLCD_DATA\[2\]\" (period= 21.104 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.513 ns + Longest register register " "Info: + Longest register to register delay is 1.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decimal_counter:count3\|A\[2\] 1 REG LCFF_X34_Y2_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y2_N5; Fanout = 4; REG Node = 'decimal_counter:count3\|A\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { decimal_counter:count3|A[2] } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.275 ns) 0.607 ns Selector6~55 2 COMB LCCOMB_X34_Y2_N6 1 " "Info: 2: + IC(0.332 ns) + CELL(0.275 ns) = 0.607 ns; Loc. = LCCOMB_X34_Y2_N6; Fanout = 1; COMB Node = 'Selector6~55'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { decimal_counter:count3|A[2] Selector6~55 } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 1.014 ns Selector6~56 3 COMB LCCOMB_X34_Y2_N0 1 " "Info: 3: + IC(0.257 ns) + CELL(0.150 ns) = 1.014 ns; Loc. = LCCOMB_X34_Y2_N0; Fanout = 1; COMB Node = 'Selector6~56'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Selector6~55 Selector6~56 } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 1.429 ns Selector6~57 4 COMB LCCOMB_X34_Y2_N20 1 " "Info: 4: + IC(0.265 ns) + CELL(0.150 ns) = 1.429 ns; Loc. = LCCOMB_X34_Y2_N20; Fanout = 1; COMB Node = 'Selector6~57'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { Selector6~56 Selector6~57 } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.513 ns mLCD_DATA\[2\] 5 REG LCFF_X34_Y2_N21 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.513 ns; Loc. = LCFF_X34_Y2_N21; Fanout = 1; REG Node = 'mLCD_DATA\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector6~57 mLCD_DATA[2] } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.659 ns ( 43.56 % ) " "Info: Total cell delay = 0.659 ns ( 43.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.854 ns ( 56.44 % ) " "Info: Total interconnect delay = 0.854 ns ( 56.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { decimal_counter:count3|A[2] Selector6~55 Selector6~56 Selector6~57 mLCD_DATA[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.513 ns" { decimal_counter:count3|A[2] {} Selector6~55 {} Selector6~56 {} Selector6~57 {} mLCD_DATA[2] {} } { 0.000ns 0.332ns 0.257ns 0.265ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-19.377 ns - Smallest " "Info: - Smallest clock skew is -19.377 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.679 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G3 80 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 80; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.679 ns mLCD_DATA\[2\] 3 REG LCFF_X34_Y2_N21 1 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X34_Y2_N21; Fanout = 1; REG Node = 'mLCD_DATA\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { CLOCK_50~clkctrl mLCD_DATA[2] } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.33 % ) " "Info: Total cell delay = 1.536 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.143 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { CLOCK_50 CLOCK_50~clkctrl mLCD_DATA[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} mLCD_DATA[2] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 22.056 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 22.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.787 ns) 2.124 ns clock_divider:cdiv\|divide_by_50:d6\|Q 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.338 ns) + CELL(0.787 ns) = 2.124 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'clock_divider:cdiv\|divide_by_50:d6\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { CLOCK_50 clock_divider:cdiv|divide_by_50:d6|Q } "NODE_NAME" } } { "divide_by_50.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_50.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.204 ns) + CELL(0.787 ns) 5.115 ns clock_divider:cdiv\|divide_by_10:d5\|Q 3 REG LCFF_X30_Y35_N31 3 " "Info: 3: + IC(2.204 ns) + CELL(0.787 ns) = 5.115 ns; Loc. = LCFF_X30_Y35_N31; Fanout = 3; REG Node = 'clock_divider:cdiv\|divide_by_10:d5\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clock_divider:cdiv|divide_by_50:d6|Q clock_divider:cdiv|divide_by_10:d5|Q } "NODE_NAME" } } { "divide_by_10.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.787 ns) 6.332 ns clock_divider:cdiv\|divide_by_10:d4\|Q 4 REG LCFF_X31_Y35_N17 3 " "Info: 4: + IC(0.430 ns) + CELL(0.787 ns) = 6.332 ns; Loc. = LCFF_X31_Y35_N17; Fanout = 3; REG Node = 'clock_divider:cdiv\|divide_by_10:d4\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { clock_divider:cdiv|divide_by_10:d5|Q clock_divider:cdiv|divide_by_10:d4|Q } "NODE_NAME" } } { "divide_by_10.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.787 ns) 7.809 ns clock_divider:cdiv\|divide_by_10:d3\|Q 5 REG LCFF_X30_Y34_N15 3 " "Info: 5: + IC(0.690 ns) + CELL(0.787 ns) = 7.809 ns; Loc. = LCFF_X30_Y34_N15; Fanout = 3; REG Node = 'clock_divider:cdiv\|divide_by_10:d3\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { clock_divider:cdiv|divide_by_10:d4|Q clock_divider:cdiv|divide_by_10:d3|Q } "NODE_NAME" } } { "divide_by_10.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.787 ns) 9.026 ns clock_divider:cdiv\|divide_by_10:d2\|Q 6 REG LCFF_X31_Y34_N17 3 " "Info: 6: + IC(0.430 ns) + CELL(0.787 ns) = 9.026 ns; Loc. = LCFF_X31_Y34_N17; Fanout = 3; REG Node = 'clock_divider:cdiv\|divide_by_10:d2\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { clock_divider:cdiv|divide_by_10:d3|Q clock_divider:cdiv|divide_by_10:d2|Q } "NODE_NAME" } } { "divide_by_10.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.223 ns) + CELL(0.787 ns) 12.036 ns clock_divider:cdiv\|divide_by_10:d1\|Q 7 REG LCFF_X31_Y1_N31 3 " "Info: 7: + IC(2.223 ns) + CELL(0.787 ns) = 12.036 ns; Loc. = LCFF_X31_Y1_N31; Fanout = 3; REG Node = 'clock_divider:cdiv\|divide_by_10:d1\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.010 ns" { clock_divider:cdiv|divide_by_10:d2|Q clock_divider:cdiv|divide_by_10:d1|Q } "NODE_NAME" } } { "divide_by_10.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.787 ns) 13.252 ns clock_divider:cdiv\|divide_by_10:d0\|Q 8 REG LCFF_X32_Y1_N15 4 " "Info: 8: + IC(0.429 ns) + CELL(0.787 ns) = 13.252 ns; Loc. = LCFF_X32_Y1_N15; Fanout = 4; REG Node = 'clock_divider:cdiv\|divide_by_10:d0\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { clock_divider:cdiv|divide_by_10:d1|Q clock_divider:cdiv|divide_by_10:d0|Q } "NODE_NAME" } } { "divide_by_10.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/divide_by_10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.484 ns) + CELL(0.150 ns) 13.886 ns clock 9 COMB LCCOMB_X33_Y1_N18 2 " "Info: 9: + IC(0.484 ns) + CELL(0.150 ns) = 13.886 ns; Loc. = LCCOMB_X33_Y1_N18; Fanout = 2; COMB Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { clock_divider:cdiv|divide_by_10:d0|Q clock } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.787 ns) 15.116 ns decimal_counter:count0\|OVERFLOW 10 REG LCFF_X34_Y1_N17 2 " "Info: 10: + IC(0.443 ns) + CELL(0.787 ns) = 15.116 ns; Loc. = LCFF_X34_Y1_N17; Fanout = 2; REG Node = 'decimal_counter:count0\|OVERFLOW'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { clock decimal_counter:count0|OVERFLOW } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.787 ns) 16.658 ns decimal_counter:count1\|OVERFLOW 11 REG LCFF_X33_Y2_N19 2 " "Info: 11: + IC(0.755 ns) + CELL(0.787 ns) = 16.658 ns; Loc. = LCFF_X33_Y2_N19; Fanout = 2; REG Node = 'decimal_counter:count1\|OVERFLOW'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { decimal_counter:count0|OVERFLOW decimal_counter:count1|OVERFLOW } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.787 ns) 18.164 ns decimal_counter:count2\|OVERFLOW 12 REG LCFF_X35_Y2_N11 1 " "Info: 12: + IC(0.719 ns) + CELL(0.787 ns) = 18.164 ns; Loc. = LCFF_X35_Y2_N11; Fanout = 1; REG Node = 'decimal_counter:count2\|OVERFLOW'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { decimal_counter:count1|OVERFLOW decimal_counter:count2|OVERFLOW } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.345 ns) + CELL(0.000 ns) 20.509 ns decimal_counter:count2\|OVERFLOW~clkctrl 13 COMB CLKCTRL_G7 4 " "Info: 13: + IC(2.345 ns) + CELL(0.000 ns) = 20.509 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'decimal_counter:count2\|OVERFLOW~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { decimal_counter:count2|OVERFLOW decimal_counter:count2|OVERFLOW~clkctrl } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 22.056 ns decimal_counter:count3\|A\[2\] 14 REG LCFF_X34_Y2_N5 4 " "Info: 14: + IC(1.010 ns) + CELL(0.537 ns) = 22.056 ns; Loc. = LCFF_X34_Y2_N5; Fanout = 4; REG Node = 'decimal_counter:count3\|A\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { decimal_counter:count2|OVERFLOW~clkctrl decimal_counter:count3|A[2] } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.556 ns ( 43.33 % ) " "Info: Total cell delay = 9.556 ns ( 43.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.500 ns ( 56.67 % ) " "Info: Total interconnect delay = 12.500 ns ( 56.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.056 ns" { CLOCK_50 clock_divider:cdiv|divide_by_50:d6|Q clock_divider:cdiv|divide_by_10:d5|Q clock_divider:cdiv|divide_by_10:d4|Q clock_divider:cdiv|divide_by_10:d3|Q clock_divider:cdiv|divide_by_10:d2|Q clock_divider:cdiv|divide_by_10:d1|Q clock_divider:cdiv|divide_by_10:d0|Q clock decimal_counter:count0|OVERFLOW decimal_counter:count1|OVERFLOW decimal_counter:count2|OVERFLOW decimal_counter:count2|OVERFLOW~clkctrl decimal_counter:count3|A[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.056 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:cdiv|divide_by_50:d6|Q {} clock_divider:cdiv|divide_by_10:d5|Q {} clock_divider:cdiv|divide_by_10:d4|Q {} clock_divider:cdiv|divide_by_10:d3|Q {} clock_divider:cdiv|divide_by_10:d2|Q {} clock_divider:cdiv|divide_by_10:d1|Q {} clock_divider:cdiv|divide_by_10:d0|Q {} clock {} decimal_counter:count0|OVERFLOW {} decimal_counter:count1|OVERFLOW {} decimal_counter:count2|OVERFLOW {} decimal_counter:count2|OVERFLOW~clkctrl {} decimal_counter:count3|A[2] {} } { 0.000ns 0.000ns 0.338ns 2.204ns 0.430ns 0.690ns 0.430ns 2.223ns 0.429ns 0.484ns 0.443ns 0.755ns 0.719ns 2.345ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { CLOCK_50 CLOCK_50~clkctrl mLCD_DATA[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} mLCD_DATA[2] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.056 ns" { CLOCK_50 clock_divider:cdiv|divide_by_50:d6|Q clock_divider:cdiv|divide_by_10:d5|Q clock_divider:cdiv|divide_by_10:d4|Q clock_divider:cdiv|divide_by_10:d3|Q clock_divider:cdiv|divide_by_10:d2|Q clock_divider:cdiv|divide_by_10:d1|Q clock_divider:cdiv|divide_by_10:d0|Q clock decimal_counter:count0|OVERFLOW decimal_counter:count1|OVERFLOW decimal_counter:count2|OVERFLOW decimal_counter:count2|OVERFLOW~clkctrl decimal_counter:count3|A[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.056 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:cdiv|divide_by_50:d6|Q {} clock_divider:cdiv|divide_by_10:d5|Q {} clock_divider:cdiv|divide_by_10:d4|Q {} clock_divider:cdiv|divide_by_10:d3|Q {} clock_divider:cdiv|divide_by_10:d2|Q {} clock_divider:cdiv|divide_by_10:d1|Q {} clock_divider:cdiv|divide_by_10:d0|Q {} clock {} decimal_counter:count0|OVERFLOW {} decimal_counter:count1|OVERFLOW {} decimal_counter:count2|OVERFLOW {} decimal_counter:count2|OVERFLOW~clkctrl {} decimal_counter:count3|A[2] {} } { 0.000ns 0.000ns 0.338ns 2.204ns 0.430ns 0.690ns 0.430ns 2.223ns 0.429ns 0.484ns 0.443ns 0.755ns 0.719ns 2.345ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 138 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { decimal_counter:count3|A[2] Selector6~55 Selector6~56 Selector6~57 mLCD_DATA[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.513 ns" { decimal_counter:count3|A[2] {} Selector6~55 {} Selector6~56 {} Selector6~57 {} mLCD_DATA[2] {} } { 0.000ns 0.332ns 0.257ns 0.265ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { CLOCK_50 CLOCK_50~clkctrl mLCD_DATA[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} mLCD_DATA[2] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.056 ns" { CLOCK_50 clock_divider:cdiv|divide_by_50:d6|Q clock_divider:cdiv|divide_by_10:d5|Q clock_divider:cdiv|divide_by_10:d4|Q clock_divider:cdiv|divide_by_10:d3|Q clock_divider:cdiv|divide_by_10:d2|Q clock_divider:cdiv|divide_by_10:d1|Q clock_divider:cdiv|divide_by_10:d0|Q clock decimal_counter:count0|OVERFLOW decimal_counter:count1|OVERFLOW decimal_counter:count2|OVERFLOW decimal_counter:count2|OVERFLOW~clkctrl decimal_counter:count3|A[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.056 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:cdiv|divide_by_50:d6|Q {} clock_divider:cdiv|divide_by_10:d5|Q {} clock_divider:cdiv|divide_by_10:d4|Q {} clock_divider:cdiv|divide_by_10:d3|Q {} clock_divider:cdiv|divide_by_10:d2|Q {} clock_divider:cdiv|divide_by_10:d1|Q {} clock_divider:cdiv|divide_by_10:d0|Q {} clock {} decimal_counter:count0|OVERFLOW {} decimal_counter:count1|OVERFLOW {} decimal_counter:count2|OVERFLOW {} decimal_counter:count2|OVERFLOW~clkctrl {} decimal_counter:count3|A[2] {} } { 0.000ns 0.000ns 0.338ns 2.204ns 0.430ns 0.690ns 0.430ns 2.223ns 0.429ns 0.484ns 0.443ns 0.755ns 0.719ns 2.345ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[3\] register decimal_counter:count1\|A\[1\] register decimal_counter:count1\|OVERFLOW 418.76 MHz 2.388 ns Internal " "Info: Clock \"KEY\[3\]\" has Internal fmax of 418.76 MHz between source register \"decimal_counter:count1\|A\[1\]\" and destination register \"decimal_counter:count1\|OVERFLOW\" (period= 2.388 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.822 ns + Longest register register " "Info: + Longest register to register delay is 0.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decimal_counter:count1\|A\[1\] 1 REG LCFF_X33_Y2_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y2_N25; Fanout = 6; REG Node = 'decimal_counter:count1\|A\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { decimal_counter:count1|A[1] } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.413 ns) 0.738 ns decimal_counter:count1\|LessThan0~0 2 COMB LCCOMB_X33_Y2_N18 1 " "Info: 2: + IC(0.325 ns) + CELL(0.413 ns) = 0.738 ns; Loc. = LCCOMB_X33_Y2_N18; Fanout = 1; COMB Node = 'decimal_counter:count1\|LessThan0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { decimal_counter:count1|A[1] decimal_counter:count1|LessThan0~0 } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.822 ns decimal_counter:count1\|OVERFLOW 3 REG LCFF_X33_Y2_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.822 ns; Loc. = LCFF_X33_Y2_N19; Fanout = 2; REG Node = 'decimal_counter:count1\|OVERFLOW'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { decimal_counter:count1|LessThan0~0 decimal_counter:count1|OVERFLOW } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.497 ns ( 60.46 % ) " "Info: Total cell delay = 0.497 ns ( 60.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.325 ns ( 39.54 % ) " "Info: Total interconnect delay = 0.325 ns ( 39.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { decimal_counter:count1|A[1] decimal_counter:count1|LessThan0~0 decimal_counter:count1|OVERFLOW } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.822 ns" { decimal_counter:count1|A[1] {} decimal_counter:count1|LessThan0~0 {} decimal_counter:count1|OVERFLOW {} } { 0.000ns 0.325ns 0.000ns } { 0.000ns 0.413ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.352 ns - Smallest " "Info: - Smallest clock skew is -1.352 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[3\] destination 6.520 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[3\]\" to destination register is 6.520 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 CLK PIN_AC3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_AC3; Fanout = 1; CLK Node = 'KEY\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.755 ns) + CELL(0.787 ns) 3.404 ns timer_state 2 REG LCFF_X33_Y1_N9 4 " "Info: 2: + IC(1.755 ns) + CELL(0.787 ns) = 3.404 ns; Loc. = LCFF_X33_Y1_N9; Fanout = 4; REG Node = 'timer_state'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.542 ns" { KEY[3] timer_state } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.271 ns) 3.998 ns clock 3 COMB LCCOMB_X33_Y1_N18 2 " "Info: 3: + IC(0.323 ns) + CELL(0.271 ns) = 3.998 ns; Loc. = LCCOMB_X33_Y1_N18; Fanout = 2; COMB Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { timer_state clock } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.787 ns) 5.228 ns decimal_counter:count0\|OVERFLOW 4 REG LCFF_X34_Y1_N17 2 " "Info: 4: + IC(0.443 ns) + CELL(0.787 ns) = 5.228 ns; Loc. = LCFF_X34_Y1_N17; Fanout = 2; REG Node = 'decimal_counter:count0\|OVERFLOW'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { clock decimal_counter:count0|OVERFLOW } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.537 ns) 6.520 ns decimal_counter:count1\|OVERFLOW 5 REG LCFF_X33_Y2_N19 2 " "Info: 5: + IC(0.755 ns) + CELL(0.537 ns) = 6.520 ns; Loc. = LCFF_X33_Y2_N19; Fanout = 2; REG Node = 'decimal_counter:count1\|OVERFLOW'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { decimal_counter:count0|OVERFLOW decimal_counter:count1|OVERFLOW } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.244 ns ( 49.75 % ) " "Info: Total cell delay = 3.244 ns ( 49.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.276 ns ( 50.25 % ) " "Info: Total interconnect delay = 3.276 ns ( 50.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.520 ns" { KEY[3] timer_state clock decimal_counter:count0|OVERFLOW decimal_counter:count1|OVERFLOW } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.520 ns" { KEY[3] {} KEY[3]~combout {} timer_state {} clock {} decimal_counter:count0|OVERFLOW {} decimal_counter:count1|OVERFLOW {} } { 0.000ns 0.000ns 1.755ns 0.323ns 0.443ns 0.755ns } { 0.000ns 0.862ns 0.787ns 0.271ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[3\] source 7.872 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[3\]\" to source register is 7.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 CLK PIN_AC3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_AC3; Fanout = 1; CLK Node = 'KEY\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.755 ns) + CELL(0.787 ns) 3.404 ns timer_state 2 REG LCFF_X33_Y1_N9 4 " "Info: 2: + IC(1.755 ns) + CELL(0.787 ns) = 3.404 ns; Loc. = LCFF_X33_Y1_N9; Fanout = 4; REG Node = 'timer_state'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.542 ns" { KEY[3] timer_state } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.271 ns) 3.998 ns clock 3 COMB LCCOMB_X33_Y1_N18 2 " "Info: 3: + IC(0.323 ns) + CELL(0.271 ns) = 3.998 ns; Loc. = LCCOMB_X33_Y1_N18; Fanout = 2; COMB Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { timer_state clock } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.787 ns) 5.228 ns decimal_counter:count0\|OVERFLOW 4 REG LCFF_X34_Y1_N17 2 " "Info: 4: + IC(0.443 ns) + CELL(0.787 ns) = 5.228 ns; Loc. = LCFF_X34_Y1_N17; Fanout = 2; REG Node = 'decimal_counter:count0\|OVERFLOW'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { clock decimal_counter:count0|OVERFLOW } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.094 ns) + CELL(0.000 ns) 6.322 ns decimal_counter:count0\|OVERFLOW~clkctrl 5 COMB CLKCTRL_G13 4 " "Info: 5: + IC(1.094 ns) + CELL(0.000 ns) = 6.322 ns; Loc. = CLKCTRL_G13; Fanout = 4; COMB Node = 'decimal_counter:count0\|OVERFLOW~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { decimal_counter:count0|OVERFLOW decimal_counter:count0|OVERFLOW~clkctrl } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 7.872 ns decimal_counter:count1\|A\[1\] 6 REG LCFF_X33_Y2_N25 6 " "Info: 6: + IC(1.013 ns) + CELL(0.537 ns) = 7.872 ns; Loc. = LCFF_X33_Y2_N25; Fanout = 6; REG Node = 'decimal_counter:count1\|A\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { decimal_counter:count0|OVERFLOW~clkctrl decimal_counter:count1|A[1] } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.244 ns ( 41.21 % ) " "Info: Total cell delay = 3.244 ns ( 41.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.628 ns ( 58.79 % ) " "Info: Total interconnect delay = 4.628 ns ( 58.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.872 ns" { KEY[3] timer_state clock decimal_counter:count0|OVERFLOW decimal_counter:count0|OVERFLOW~clkctrl decimal_counter:count1|A[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.872 ns" { KEY[3] {} KEY[3]~combout {} timer_state {} clock {} decimal_counter:count0|OVERFLOW {} decimal_counter:count0|OVERFLOW~clkctrl {} decimal_counter:count1|A[1] {} } { 0.000ns 0.000ns 1.755ns 0.323ns 0.443ns 1.094ns 1.013ns } { 0.000ns 0.862ns 0.787ns 0.271ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.520 ns" { KEY[3] timer_state clock decimal_counter:count0|OVERFLOW decimal_counter:count1|OVERFLOW } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.520 ns" { KEY[3] {} KEY[3]~combout {} timer_state {} clock {} decimal_counter:count0|OVERFLOW {} decimal_counter:count1|OVERFLOW {} } { 0.000ns 0.000ns 1.755ns 0.323ns 0.443ns 0.755ns } { 0.000ns 0.862ns 0.787ns 0.271ns 0.787ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.872 ns" { KEY[3] timer_state clock decimal_counter:count0|OVERFLOW decimal_counter:count0|OVERFLOW~clkctrl decimal_counter:count1|A[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.872 ns" { KEY[3] {} KEY[3]~combout {} timer_state {} clock {} decimal_counter:count0|OVERFLOW {} decimal_counter:count0|OVERFLOW~clkctrl {} decimal_counter:count1|A[1] {} } { 0.000ns 0.000ns 1.755ns 0.323ns 0.443ns 1.094ns 1.013ns } { 0.000ns 0.862ns 0.787ns 0.271ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "decimal_counter.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/decimal_counter.v" 3 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { decimal_counter:count1|A[1] decimal_counter:count1|LessThan0~0 decimal_counter:count1|OVERFLOW } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.822 ns" { decimal_counter:count1|A[1] {} decimal_counter:count1|LessThan0~0 {} decimal_counter:count1|OVERFLOW {} } { 0.000ns 0.325ns 0.000ns } { 0.000ns 0.413ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.520 ns" { KEY[3] timer_state clock decimal_counter:count0|OVERFLOW decimal_counter:count1|OVERFLOW } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.520 ns" { KEY[3] {} KEY[3]~combout {} timer_state {} clock {} decimal_counter:count0|OVERFLOW {} decimal_counter:count1|OVERFLOW {} } { 0.000ns 0.000ns 1.755ns 0.323ns 0.443ns 0.755ns } { 0.000ns 0.862ns 0.787ns 0.271ns 0.787ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.872 ns" { KEY[3] timer_state clock decimal_counter:count0|OVERFLOW decimal_counter:count0|OVERFLOW~clkctrl decimal_counter:count1|A[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.872 ns" { KEY[3] {} KEY[3]~combout {} timer_state {} clock {} decimal_counter:count0|OVERFLOW {} decimal_counter:count0|OVERFLOW~clkctrl {} decimal_counter:count1|A[1] {} } { 0.000ns 0.000ns 1.755ns 0.323ns 0.443ns 1.094ns 1.013ns } { 0.000ns 0.862ns 0.787ns 0.271ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LCD_RS mLCD_RS 8.185 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LCD_RS\" through register \"mLCD_RS\" is 8.185 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.673 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G3 80 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 80; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.673 ns mLCD_RS 3 REG LCFF_X33_Y4_N25 1 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.673 ns; Loc. = LCFF_X33_Y4_N25; Fanout = 1; REG Node = 'mLCD_RS'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { CLOCK_50~clkctrl mLCD_RS } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.46 % ) " "Info: Total cell delay = 1.536 ns ( 57.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 42.54 % ) " "Info: Total interconnect delay = 1.137 ns ( 42.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { CLOCK_50 CLOCK_50~clkctrl mLCD_RS } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} mLCD_RS {} } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 94 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.262 ns + Longest register pin " "Info: + Longest register to pin delay is 5.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mLCD_RS 1 REG LCFF_X33_Y4_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y4_N25; Fanout = 1; REG Node = 'mLCD_RS'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mLCD_RS } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.590 ns) + CELL(2.672 ns) 5.262 ns LCD_RS 2 PIN PIN_AD3 0 " "Info: 2: + IC(2.590 ns) + CELL(2.672 ns) = 5.262 ns; Loc. = PIN_AD3; Fanout = 0; PIN Node = 'LCD_RS'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.262 ns" { mLCD_RS LCD_RS } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.672 ns ( 50.78 % ) " "Info: Total cell delay = 2.672 ns ( 50.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.590 ns ( 49.22 % ) " "Info: Total interconnect delay = 2.590 ns ( 49.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.262 ns" { mLCD_RS LCD_RS } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.262 ns" { mLCD_RS {} LCD_RS {} } { 0.000ns 2.590ns } { 0.000ns 2.672ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { CLOCK_50 CLOCK_50~clkctrl mLCD_RS } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} mLCD_RS {} } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.262 ns" { mLCD_RS LCD_RS } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.262 ns" { mLCD_RS {} LCD_RS {} } { 0.000ns 2.590ns } { 0.000ns 2.672ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[13\] LEDR\[13\] 8.904 ns Longest " "Info: Longest tpd from source pin \"SW\[13\]\" to destination pin \"LEDR\[13\]\" is 8.904 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns SW\[13\] 1 PIN PIN_B6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_B6; Fanout = 1; PIN Node = 'SW\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.226 ns) + CELL(2.818 ns) 8.904 ns LEDR\[13\] 2 PIN PIN_A4 0 " "Info: 2: + IC(5.226 ns) + CELL(2.818 ns) = 8.904 ns; Loc. = PIN_A4; Fanout = 0; PIN Node = 'LEDR\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.044 ns" { SW[13] LEDR[13] } "NODE_NAME" } } { "timerlab.v" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab3_timer/timerlab.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.678 ns ( 41.31 % ) " "Info: Total cell delay = 3.678 ns ( 41.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.226 ns ( 58.69 % ) " "Info: Total interconnect delay = 5.226 ns ( 58.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.904 ns" { SW[13] LEDR[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.904 ns" { SW[13] {} SW[13]~combout {} LEDR[13] {} } { 0.000ns 0.000ns 5.226ns } { 0.000ns 0.860ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "162 " "Info: Peak virtual memory: 162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 17 23:41:14 2018 " "Info: Processing ended: Mon Sep 17 23:41:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
