{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1489459202083 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489459202083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 22:40:01 2017 " "Processing started: Mon Mar 13 22:40:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489459202083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1489459202083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_drc --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1489459202083 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Design Assistant" 0 -1 1489459203778 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1489459203799 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1489459203817 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1489459203817 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1489459203817 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1489459203817 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "state\[0\] " "Node: state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch next_state\[2\] state\[0\] " "Latch next_state\[2\] is being clocked by state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1489459203834 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1489459203834 "|Project|state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAR\[0\] " "Node: MAR\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch iomem\[9\] MAR\[0\] " "Latch iomem\[9\] is being clocked by MAR\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1489459203834 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1489459203834 "|Project|MAR[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489459203847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489459203847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489459203847 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1489459203847 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1489459203878 ""}
{ "Critical Warning" "WDRC_UNIDENTIFIED_LATCH" "Rule A108: Design should not contain latches 19 " "(High) Rule A108: Design should not contain latches. Found 19 latch(es) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " next_state\[2\] " "Node  \"next_state\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 487 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " next_state\[4\] " "Node  \"next_state\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 485 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " next_state\[1\] " "Node  \"next_state\[1\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 488 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " next_state\[3\] " "Node  \"next_state\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 486 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ALUfunc\[0\] " "Node  \"ALUfunc\[0\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 484 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ALUfunc\[1\] " "Node  \"ALUfunc\[1\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 483 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ALUfunc\[2\] " "Node  \"ALUfunc\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 482 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ALUfunc\[3\] " "Node  \"ALUfunc\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 481 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " iomem\[9\] " "Node  \"iomem\[9\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 592 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " iomem\[5\] " "Node  \"iomem\[5\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 479 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " iomem\[6\] " "Node  \"iomem\[6\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 478 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " iomem\[3\] " "Node  \"iomem\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 526 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " iomem\[4\] " "Node  \"iomem\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 480 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " iomem\[1\] " "Node  \"iomem\[1\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 524 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " iomem\[8\] " "Node  \"iomem\[8\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 476 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " iomem\[7\] " "Node  \"iomem\[7\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 477 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " iomem\[0\] " "Node  \"iomem\[0\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 490 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " iomem\[2\] " "Node  \"iomem\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 525 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " next_state\[0\] " "Node  \"next_state\[0\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 489 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""}  } {  } 1 308055 "(High) %1!s!. Found %2!d! latch(es) related to this rule." 0 0 "Design Assistant" 0 -1 1489459205284 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 121 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 121 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " B\[3\] " "Node  \"B\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 217 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 530 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 5149 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " WideOr31~0 " "Node  \"WideOr31~0\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 2368 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " state\[0\] " "Node  \"state\[0\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 505 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 491 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " state\[2\] " "Node  \"state\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 505 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 494 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " state\[4\] " "Node  \"state\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 505 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 492 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " ALUfunc\[0\] " "Node  \"ALUfunc\[0\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 484 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " ALUfunc\[1\] " "Node  \"ALUfunc\[1\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 483 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " state\[1\] " "Node  \"state\[1\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 505 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 495 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " ALUfunc\[2\] " "Node  \"ALUfunc\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 482 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " ALUfunc\[3\] " "Node  \"ALUfunc\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 481 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " Decoder6~1 " "Node  \"Decoder6~1\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 2266 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " state\[3\] " "Node  \"state\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 505 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 493 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " PC\[3\]~DUPLICATE " "Node  \"PC\[3\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 7251 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " PC~0 " "Node  \"PC~0\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 2574 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " PC\[2\] " "Node  \"PC\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 405 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:dmem_rtl_0\|altsyncram_1km1:auto_generated\|decode_5la:decode2\|eq_node\[1\] " "Node  \"altsyncram:dmem_rtl_0\|altsyncram_1km1:auto_generated\|decode_5la:decode2\|eq_node\[1\]\"" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/db/decode_5la.tdf" 30 9 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 1355 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " LdMAR~0 " "Node  \"LdMAR~0\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 289 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 2367 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " PC\[6\]~DUPLICATE " "Node  \"PC\[6\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 7252 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " Selector78~1 " "Node  \"Selector78~1\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 3024 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " memin\[14\]~64 " "Node  \"memin\[14\]~64\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 2048 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " Selector17~0 " "Node  \"Selector17~0\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 228 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 2044 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " dmem~39 " "Node  \"dmem~39\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 1595 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " memin\[15\]~61 " "Node  \"memin\[15\]~61\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 2025 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " Selector79~1 " "Node  \"Selector79~1\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 3028 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " PC\[9\] " "Node  \"PC\[9\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 398 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " memin\[0\]~0 " "Node  \"memin\[0\]~0\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 1548 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " PC\[4\] " "Node  \"PC\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 403 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " PC\[4\]~DUPLICATE " "Node  \"PC\[4\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 7255 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " Selector80~1 " "Node  \"Selector80~1\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 3016 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1489459205287 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1489459205287 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 5149 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " Selector75~0 " "Node  \"Selector75~0\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 3012 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " memin\[0\]~0 " "Node  \"memin\[0\]~0\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 1548 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " memin\[13\]~67 " "Node  \"memin\[13\]~67\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 2069 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " memin\[4\]~41 " "Node  \"memin\[4\]~41\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 1896 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " memin\[11\]~44 " "Node  \"memin\[11\]~44\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 1918 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " memin\[3\]~5 " "Node  \"memin\[3\]~5\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 1602 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " memin\[6\]~31 " "Node  \"memin\[6\]~31\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 1838 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " LdMAR~0 " "Node  \"LdMAR~0\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 289 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 2367 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " memin\[8\]~57 " "Node  \"memin\[8\]~57\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 2004 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " memin\[12\]~70 " "Node  \"memin\[12\]~70\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 2091 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " memin\[5\]~36 " "Node  \"memin\[5\]~36\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 1867 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " ALUfunc\[0\] " "Node  \"ALUfunc\[0\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 484 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " Selector81~1 " "Node  \"Selector81~1\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 3020 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " Selector78~1 " "Node  \"Selector78~1\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 3024 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " Selector80~1 " "Node  \"Selector80~1\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 3016 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " Selector79~1 " "Node  \"Selector79~1\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 3028 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " PC\[3\]~DUPLICATE " "Node  \"PC\[3\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 7251 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " memin\[9\]~52 " "Node  \"memin\[9\]~52\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 1975 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " Selector76~1 " "Node  \"Selector76~1\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 2371 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " memin\[2\]~10 " "Node  \"memin\[2\]~10\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 1646 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " MAR\[4\] " "Node  \"MAR\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 471 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " PC\[6\]~DUPLICATE " "Node  \"PC\[6\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 7252 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " MAR\[5\] " "Node  \"MAR\[5\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 470 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " MAR\[7\] " "Node  \"MAR\[7\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 468 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " PC\[2\] " "Node  \"PC\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 405 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " memin\[15\]~61 " "Node  \"memin\[15\]~61\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 2025 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " B\[1\] " "Node  \"B\[1\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 217 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 528 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " memin\[1\]~16 " "Node  \"memin\[1\]~16\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 1683 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " B\[3\] " "Node  \"B\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 217 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 530 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1489459205292 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1489459205292 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "171 19 " "Design Assistant information: finished post-fitting analysis of current design -- generated 171 information messages and 19 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1489459205294 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "607 " "Peak virtual memory: 607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489459205437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 22:40:05 2017 " "Processing ended: Mon Mar 13 22:40:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489459205437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489459205437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489459205437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1489459205437 ""}
