{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09079,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09541,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00921107,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0116432,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00442247,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0116432,
	"finish__design__instance__count__class:buffer": 12,
	"finish__design__instance__area__class:buffer": 20.748,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 4.788,
	"finish__design__instance__count__class:timing_repair_buffer": 39,
	"finish__design__instance__area__class:timing_repair_buffer": 33.782,
	"finish__design__instance__count__class:inverter": 22,
	"finish__design__instance__area__class:inverter": 11.704,
	"finish__design__instance__count__class:sequential_cell": 7,
	"finish__design__instance__area__class:sequential_cell": 32.718,
	"finish__design__instance__count__class:multi_input_combinational_cell": 128,
	"finish__design__instance__area__class:multi_input_combinational_cell": 246.316,
	"finish__design__instance__count": 212,
	"finish__design__instance__area": 350.056,
	"finish__timing__setup__tns": -0.811676,
	"finish__timing__setup__ws": -0.152092,
	"finish__clock__skew__setup": 0.000200947,
	"finish__clock__skew__hold": 0.000200947,
	"finish__timing__drv__max_slew_limit": 0.736781,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.792956,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 6,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00166598,
	"finish__power__switching__total": 0.00136765,
	"finish__power__leakage__total": 9.05368e-06,
	"finish__power__total": 0.00304268,
	"finish__design__io": 21,
	"finish__design__die__area": 1947.46,
	"finish__design__core__area": 1704.79,
	"finish__design__instance__count": 270,
	"finish__design__instance__area": 365.484,
	"finish__design__instance__count__stdcell": 270,
	"finish__design__instance__area__stdcell": 365.484,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.214386,
	"finish__design__instance__utilization__stdcell": 0.214386,
	"finish__design__rows": 29,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 29,
	"finish__design__sites": 6409,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 6409,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}