git clone --depth 1 --no-tags https://github.com/InhollandFPGA/ForceMeasureFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/278637148
git clone --depth 1 --no-tags https://github.com/novin997/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/282579640
git clone --depth 1 --no-tags https://github.com/prashanth-leo05/comp_arch_assgn_processor_design.git f:/verilog_sva_gh_scraper/data/full_repos/282106675
git clone --depth 1 --no-tags https://github.com/anotida01/digital_design_dally_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/283050504
git clone --depth 1 --no-tags https://github.com/xl86305955/DIC-HW1-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/276849897
git clone --depth 1 --no-tags https://github.com/Kuurouukuu/fpga-spartan3a-velocityScruve.git f:/verilog_sva_gh_scraper/data/full_repos/277010095
git clone --depth 1 --no-tags https://github.com/Adrofier/UART-design-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/275311435
git clone --depth 1 --no-tags https://github.com/gaochaousc/INTEL_HITGRAPH_.git f:/verilog_sva_gh_scraper/data/full_repos/275431609
git clone --depth 1 --no-tags https://github.com/Adrofier/Transcendental-functions-using-CORDIC.git f:/verilog_sva_gh_scraper/data/full_repos/275569204
git clone --depth 1 --no-tags https://github.com/BryanHaley/VGA-Display-Driver-for-ElbertV2.git f:/verilog_sva_gh_scraper/data/full_repos/276519238
git clone --depth 1 --no-tags https://github.com/yavuz650/RiSC-16.git f:/verilog_sva_gh_scraper/data/full_repos/280734669
git clone --depth 1 --no-tags https://github.com/alirezasalamat/CA_CA5.git f:/verilog_sva_gh_scraper/data/full_repos/281017326
git clone --depth 1 --no-tags https://github.com/KhaledSoliman/spm.git f:/verilog_sva_gh_scraper/data/full_repos/281395247
git clone --depth 1 --no-tags https://github.com/Prashant43226/Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/281478131
git clone --depth 1 --no-tags https://github.com/zamanimatin/ComputerArchitectureCA5.git f:/verilog_sva_gh_scraper/data/full_repos/281626317
git clone --depth 1 --no-tags https://github.com/niranjansy/MIPS-uPOWER-Processors.git f:/verilog_sva_gh_scraper/data/full_repos/278919055
git clone --depth 1 --no-tags https://github.com/ahmed-afify/AHB_lite.git f:/verilog_sva_gh_scraper/data/full_repos/278942139
git clone --depth 1 --no-tags https://github.com/kaigey/Digital-Design-and-Integrated-Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/279725537
git clone --depth 1 --no-tags https://github.com/vilamho/AESVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/279497739
git clone --depth 1 --no-tags https://github.com/Iskaander/BrainFuck_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/282822949
git clone --depth 1 --no-tags https://github.com/norikmb/mips.git f:/verilog_sva_gh_scraper/data/full_repos/278542308
git clone --depth 1 --no-tags https://github.com/yin-jy/five_stage_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/282413583
git clone --depth 1 --no-tags https://github.com/kearnsm2atwit/ADCD-Lab-FPGA-Register-Shift.git f:/verilog_sva_gh_scraper/data/full_repos/278676271
git clone --depth 1 --no-tags https://github.com/scottydoesntknow4tran/5-Digit-Timer.git f:/verilog_sva_gh_scraper/data/full_repos/281245529
git clone --depth 1 --no-tags https://github.com/Cheng326CTWu/VerilogPractice.git f:/verilog_sva_gh_scraper/data/full_repos/283058347
git clone --depth 1 --no-tags https://github.com/mark-D-kai/Xilinx_summerschool_QRcoderecognition.git f:/verilog_sva_gh_scraper/data/full_repos/282597979
git clone --depth 1 --no-tags https://github.com/nacky02/simple_uart.git f:/verilog_sva_gh_scraper/data/full_repos/282591085
git clone --depth 1 --no-tags https://github.com/MarkYancx/String-detection-of-state-machine.git f:/verilog_sva_gh_scraper/data/full_repos/282629846
git clone --depth 1 --no-tags https://github.com/noparkee/Computer-Architecture-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/283207933
git clone --depth 1 --no-tags https://github.com/chrisfandrade16/state-machines-alu-display.git f:/verilog_sva_gh_scraper/data/full_repos/283855428
git clone --depth 1 --no-tags https://github.com/karolyi15/Digital-Design.git f:/verilog_sva_gh_scraper/data/full_repos/279984303
git clone --depth 1 --no-tags https://github.com/sadraheydari/CA-Project-Lib.git f:/verilog_sva_gh_scraper/data/full_repos/280165227
git clone --depth 1 --no-tags https://github.com/quorten/rpihw.git f:/verilog_sva_gh_scraper/data/full_repos/279418843
git clone --depth 1 --no-tags https://github.com/KamyarNasiri/MIPS_simulator.git f:/verilog_sva_gh_scraper/data/full_repos/279905708
git clone --depth 1 --no-tags https://github.com/thedatabusdotio/universal-shift-register.git f:/verilog_sva_gh_scraper/data/full_repos/279572219
git clone --depth 1 --no-tags https://github.com/miscellaneousbits/DE10_NANO_SOC_FB.git f:/verilog_sva_gh_scraper/data/full_repos/279407603
git clone --depth 1 --no-tags https://github.com/sepehrMSP/digital-system-design-laboratory.git f:/verilog_sva_gh_scraper/data/full_repos/275169754
git clone --depth 1 --no-tags https://github.com/muzammiltariq/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/275401252
git clone --depth 1 --no-tags https://github.com/AnOrdinaryUsser/Usal-ContadorArbitrario.git f:/verilog_sva_gh_scraper/data/full_repos/275581358
git clone --depth 1 --no-tags https://github.com/ntd/fpgadecoder.git f:/verilog_sva_gh_scraper/data/full_repos/275598384
git clone --depth 1 --no-tags https://github.com/hereisjayant/Simple-RISC-Machine-1-Datapath.git f:/verilog_sva_gh_scraper/data/full_repos/275225049
git clone --depth 1 --no-tags https://github.com/psdjoy/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/276943805
git clone --depth 1 --no-tags https://github.com/Albertzhangfine/LED-controller-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/277031749
git clone --depth 1 --no-tags https://github.com/rmital589/MIPS-ISA-Subset-Design.git f:/verilog_sva_gh_scraper/data/full_repos/276813972
git clone --depth 1 --no-tags https://github.com/narendiran1996/uartFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/275937158
git clone --depth 1 --no-tags https://github.com/BugenZhao/MIPS_testing.git f:/verilog_sva_gh_scraper/data/full_repos/275814951
git clone --depth 1 --no-tags https://github.com/Yuhung-Huang/DIC_HW2.git f:/verilog_sva_gh_scraper/data/full_repos/276330749
git clone --depth 1 --no-tags https://github.com/NihaMomin/CA-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/275641579
git clone --depth 1 --no-tags https://github.com/Baiwf929/Implementing-MIPS-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/275769766
git clone --depth 1 --no-tags https://github.com/xl86305955/DIC-HW3-ApproximateAverage.git f:/verilog_sva_gh_scraper/data/full_repos/276846820
git clone --depth 1 --no-tags https://github.com/davidwang200099/SJTU-CS145.git f:/verilog_sva_gh_scraper/data/full_repos/276846446
git clone --depth 1 --no-tags https://github.com/navenoc13/CA2019.git f:/verilog_sva_gh_scraper/data/full_repos/276721471
git clone --depth 1 --no-tags https://github.com/rmital589/Matrix-multiplication-using-Systolic-Arrays.git f:/verilog_sva_gh_scraper/data/full_repos/276813559
git clone --depth 1 --no-tags https://github.com/gurseerat17/FastMultipliers-Wallace-and-dadda.git f:/verilog_sva_gh_scraper/data/full_repos/276754920
git clone --depth 1 --no-tags https://github.com/TheWrangler/PSV0935A.git f:/verilog_sva_gh_scraper/data/full_repos/283822698
git clone --depth 1 --no-tags https://github.com/sarit-b100/Digital-Alarm-clock.git f:/verilog_sva_gh_scraper/data/full_repos/282194859
git clone --depth 1 --no-tags https://github.com/tkutscha/8inchFloppy.git f:/verilog_sva_gh_scraper/data/full_repos/283305282
git clone --depth 1 --no-tags https://github.com/calm-n-cool/Mircroporcessors-and-Digital-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/283310700
git clone --depth 1 --no-tags https://github.com/kunal0617/tic-tac-toe.git f:/verilog_sva_gh_scraper/data/full_repos/282981036
git clone --depth 1 --no-tags https://github.com/HanningChen/RISCV_Zynq_Rocket.git f:/verilog_sva_gh_scraper/data/full_repos/283500545
git clone --depth 1 --no-tags https://github.com/AIloveAllen/test.git f:/verilog_sva_gh_scraper/data/full_repos/283424951
git clone --depth 1 --no-tags https://github.com/FTZEIO/v587.git f:/verilog_sva_gh_scraper/data/full_repos/282796560
git clone --depth 1 --no-tags https://github.com/karanbirsandhu/FPGA-Pipeling-and-Clock-Gating.git f:/verilog_sva_gh_scraper/data/full_repos/278686926
git clone --depth 1 --no-tags https://github.com/DilekaNanayakkara31/VHDL-and-Verilog-mini-projects.git f:/verilog_sva_gh_scraper/data/full_repos/280113697
git clone --depth 1 --no-tags https://github.com/mwalle/sl28cpld.git f:/verilog_sva_gh_scraper/data/full_repos/279159128
git clone --depth 1 --no-tags https://github.com/yasharzb/CArch_13982.git f:/verilog_sva_gh_scraper/data/full_repos/279274095
git clone --depth 1 --no-tags https://github.com/sebajor/go_board.git f:/verilog_sva_gh_scraper/data/full_repos/280963032
git clone --depth 1 --no-tags https://github.com/TourTerrible/FPGA-clock.git f:/verilog_sva_gh_scraper/data/full_repos/280710241
git clone --depth 1 --no-tags https://github.com/bhupeshnihal/Low-Power-Unsigned-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/282135529
git clone --depth 1 --no-tags https://github.com/murtaza854/CA-Project.git f:/verilog_sva_gh_scraper/data/full_repos/275133536
git clone --depth 1 --no-tags https://github.com/brandonEsquivel/Mux-FSM-DataBus-inversor.git f:/verilog_sva_gh_scraper/data/full_repos/275132601
git clone --depth 1 --no-tags https://github.com/ramutosan29/projectlab.git f:/verilog_sva_gh_scraper/data/full_repos/277376800
git clone --depth 1 --no-tags https://github.com/sweetpotatofarm/NCTU-2-2-ComputerOrganization.git f:/verilog_sva_gh_scraper/data/full_repos/279455486
git clone --depth 1 --no-tags https://github.com/PedroIniguezHuerta/UART-verilog-FPGA-implementation.git f:/verilog_sva_gh_scraper/data/full_repos/280478824
git clone --depth 1 --no-tags https://github.com/SwethaManickavasagam/Verilog-Half-adder.git f:/verilog_sva_gh_scraper/data/full_repos/280179424
git clone --depth 1 --no-tags https://github.com/SantoshSrivatsan24/single_cycle_datapath.git f:/verilog_sva_gh_scraper/data/full_repos/280349244
git clone --depth 1 --no-tags https://github.com/davbo/Learning_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/282654901
git clone --depth 1 --no-tags https://github.com/kuoyaoming93/gf_operations.git f:/verilog_sva_gh_scraper/data/full_repos/282218222
git clone --depth 1 --no-tags https://github.com/XingyuXie1/RGB-WS2812B-.git f:/verilog_sva_gh_scraper/data/full_repos/282621905
git clone --depth 1 --no-tags https://github.com/ColistinLiang/maker-colorful-lights.git f:/verilog_sva_gh_scraper/data/full_repos/282647900
git clone --depth 1 --no-tags https://github.com/CureYuri/CRC-Project.git f:/verilog_sva_gh_scraper/data/full_repos/282643339
git clone --depth 1 --no-tags https://github.com/UsamaEmam/Digital-alarm.git f:/verilog_sva_gh_scraper/data/full_repos/281843538
git clone --depth 1 --no-tags https://github.com/cristian856/HelloWolrd.git f:/verilog_sva_gh_scraper/data/full_repos/281390078
git clone --depth 1 --no-tags https://github.com/giorgioGunawan/frontPanelTesting.git f:/verilog_sva_gh_scraper/data/full_repos/281810758
git clone --depth 1 --no-tags https://github.com/Kamil0232/FPGA---Procesor-.git f:/verilog_sva_gh_scraper/data/full_repos/282642682
git clone --depth 1 --no-tags https://github.com/XinkenZheng/CS147-Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/282795440
git clone --depth 1 --no-tags https://github.com/jchamish/verilog-assignment.git f:/verilog_sva_gh_scraper/data/full_repos/282080822
git clone --depth 1 --no-tags https://github.com/GauravKediyal/Fifo-Buffer.git f:/verilog_sva_gh_scraper/data/full_repos/282093780
git clone --depth 1 --no-tags https://github.com/truongkhoa1799/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/282216257
git clone --depth 1 --no-tags https://github.com/camdenkr/RISC-V_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/282003092
git clone --depth 1 --no-tags https://github.com/Hrithik-Sahni/DAC-Digital_Alarm_Clock.git f:/verilog_sva_gh_scraper/data/full_repos/283859038
git clone --depth 1 --no-tags https://github.com/Yolo-X/summer-school.git f:/verilog_sva_gh_scraper/data/full_repos/282563906
git clone --depth 1 --no-tags https://github.com/stephengreer97/Power_ALU_8bit.git f:/verilog_sva_gh_scraper/data/full_repos/282367421
git clone --depth 1 --no-tags https://github.com/gurseerat17/TicTacToe.git f:/verilog_sva_gh_scraper/data/full_repos/276756448
git clone --depth 1 --no-tags https://github.com/hectam/examen-2-Dis.git f:/verilog_sva_gh_scraper/data/full_repos/276768054
git clone --depth 1 --no-tags https://github.com/xl86305955/DIC-HW2-DIV.git f:/verilog_sva_gh_scraper/data/full_repos/276849138
git clone --depth 1 --no-tags https://github.com/MajorMars/SysArch_Projekt.git f:/verilog_sva_gh_scraper/data/full_repos/276117410
git clone --depth 1 --no-tags https://github.com/abzman/MDA-tester.git f:/verilog_sva_gh_scraper/data/full_repos/277234334
git clone --depth 1 --no-tags https://github.com/tejas17shah/Pipelined-Implementation-of-MIPS32.git f:/verilog_sva_gh_scraper/data/full_repos/277295375
git clone --depth 1 --no-tags https://github.com/tytra-gu/tybec.git f:/verilog_sva_gh_scraper/data/full_repos/283156043
