

<!DOCTYPE html>
<html>
  <head>
    <meta http-equiv="content-type" content="text/html; charset=utf-8">
    <link rel="stylesheet" href="https://use.fontawesome.com/releases/v5.2.0/css/all.css" integrity="sha384-hWVjflwFxL6sNzntih27bfxkr27PmbbK/iSvJ+a4+0owXq79v+lsFkW54bOGbiDQ" crossorigin="anonymous">
    <link href="https://mbinary0.github.io/resource/github.markdown.css" rel="stylesheet">
  </head>
  <body>
     	<div><h2>
                <a href="../index.html">&nbsp;&nbsp;<i class="fa fa-level-up"></i>&nbsp;&nbsp;</a>:
                /<a href="../../../index.html"><i class="fa fa-home"></i></a>/<a href="../../index.html">计算机与信息类</a>/<a href="../index.html">计算机组成原理</a>/<a href="index.html">verilog-lab</a>
            </h2>
        </div>
        
        
        <h2>Directories</h2>
        <ul>
        <li><a href="lab-codes/index.html" ><i class="fa fa-folder"></i>&nbsp;lab-codes</a></li>
        </ul>

        <h2>Files</h2>
        <ul>
        <li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/-计算机与信息类-计算机组成原理-verilog-lab目录下的9个文件.zip" ><i class="fa fa-file-zip-o"></i>&nbsp;-计算机与信息类-计算机组成原理-verilog-lab目录下的9个文件.zip---(7.02M)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab0_数字电路实验课程介绍.ppt" ><i class="fa fa-file-powerpoint-o"></i>&nbsp;lab0_数字电路实验课程介绍.ppt---(141.00K)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab1-alu.ppt" ><i class="fa fa-file-powerpoint-o"></i>&nbsp;lab1-alu.ppt---(164.00K)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab2-registerfile.ppt" ><i class="fa fa-file-powerpoint-o"></i>&nbsp;lab2-registerfile.ppt---(128.50K)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab3-ram.ppt" ><i class="fa fa-file-powerpoint-o"></i>&nbsp;lab3-ram.ppt---(221.50K)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab4_时序与状态机.ppt" ><i class="fa fa-file-powerpoint-o"></i>&nbsp;lab4_时序与状态机.ppt---(917.50K)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab5_单周期MIPS CPU设计.pptx" ><i class="fa fa-file-powerpoint-o"></i>&nbsp;lab5_单周期MIPS CPU设计.pptx---(2.10M)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab6_多周期MIPS CPU设计.pptx" ><i class="fa fa-file-powerpoint-o"></i>&nbsp;lab6_多周期MIPS CPU设计.pptx---(2.73M)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab7_MIPS CPU设计.pptx" ><i class="fa fa-file-powerpoint-o"></i>&nbsp;lab7_MIPS CPU设计.pptx---(47.44K)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/实例_计数器.ppt" ><i class="fa fa-file-powerpoint-o"></i>&nbsp;实例_计数器.ppt---(612.50K)</a></li>
        </ul>

        <div style="text-decration:underline;display:inline">
        <a href="https://github.com/mbinary/USTC-CS-Courses-Resource.git" target="_blank" rel="external"><i class="fa fa-github"></i>&nbsp; Github</a>
        <a href="mailto:&#122;huheqin1@gmail?subject=反馈与建议" style="float:right" target="_blank" rel="external"><i class="fa fa-envelope"></i>&nbsp; Feedback</a>
        </div>

        
    </body>  
</html>
