## 模块测试

符号：↑↓

**测试教程参见 https://verilogguide.readthedocs.io/en/latest/verilog/testbench.html**

[exp] 期望输出 / [atu] 实际输出

务必出结果！

1. PC 模块

| pcwr | rst  | clk  | npc        | [exp] pc   | [atu] pc | 说明 |
| ---- | ---- | ---- | ---------- | ---------- | -------- | ---- |
| 1    | 1    | DC   | DC         | 0x00003000 |          |      |
| 0    | DC   | 0    | DC         | 0x00003000 |          |      |
| 1    | 0    | ↑    | 0xffffd000 | 0xffffd000 |          |      |
| 1    | 0    | ↓    | 0xffffdfff | 0xffffd000 |          |      |

2. NPC 模块

| npcop | pc         | imm16      | imm26 | [exp] npc  | [act] npc |      |
| ----- | ---------- | ---------- | ----- | ---------- | --------- | ---- |
| 00    | 0x00003030 | DC         | DC    | 0x00003030 |           |      |
| 00    | 0x00031600 | DC         | DC    | 0x00031600 |           |      |
| 01    | 0x00031600 | 0x00001100 | DC    | 0x00032700 |           |      |
| ……    |            |            |       |            |           |      |
|       |            |            |       |            |           |      |
|       |            |            |       |            |           |      |

3. （未完成）