#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Aug 26 22:28:06 2017
# Process ID: 13801
# Current directory: /media/udit01/files/practice/DSpractice/CustomStackLinkedList
# Command line: vivado
# Log file: /media/udit01/files/practice/DSpractice/CustomStackLinkedList/vivado.log
# Journal file: /media/udit01/files/practice/DSpractice/CustomStackLinkedList/vivado.jou
#-----------------------------------------------------------
start_gui
create_project lab5_gcd /media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/udit01/files/opt/Vivado/2017.2/data/ip'.
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 5979.527 ; gain = 27.016 ; free physical = 133 ; free virtual = 11122
add_files -norecurse {/media/udit01/files/linuxDownloads/FINAL/gcd_calculation.vhd /media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd /media/udit01/files/linuxDownloads/FINAL/checker.vhd /media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd /media/udit01/files/linuxDownloads/FINAL/register_my.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: lab5_gcd
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 6131.043 ; gain = 34.000 ; free physical = 171 ; free virtual = 11082
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab5_gcd' [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:51]
INFO: [Synth 8-637] synthesizing blackbox instance 'CLOCKER1' of component 'CB16CE' [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:139]
INFO: [Synth 8-637] synthesizing blackbox instance 'CLOCKER2' of component 'CB16CE' [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:147]
INFO: [Synth 8-3491] module 'checker' declared at '/media/udit01/files/linuxDownloads/FINAL/checker.vhd:4' bound to instance 'checker_instance' of component 'checker' [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:157]
INFO: [Synth 8-638] synthesizing module 'checker' [/media/udit01/files/linuxDownloads/FINAL/checker.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'checker' (1#1) [/media/udit01/files/linuxDownloads/FINAL/checker.vhd:13]
INFO: [Synth 8-3491] module 'lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1236' bound to instance 'display' of component 'lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:166]
INFO: [Synth 8-638] synthesizing module 'lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1244]
INFO: [Synth 8-3491] module 'CB16CE_HXILINX_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:79' bound to instance 'XLXI_1' of component 'CB16CE_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1348]
INFO: [Synth 8-638] synthesizing module 'CB16CE_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'CB16CE_HXILINX_lab4_seven_segment_display' (2#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:90]
INFO: [Synth 8-3491] module 'M2_1_HXILINX_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:164' bound to instance 'XLXI_6' of component 'M2_1_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1356]
INFO: [Synth 8-638] synthesizing module 'M2_1_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:175]
INFO: [Synth 8-226] default block is never used [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'M2_1_HXILINX_lab4_seven_segment_display' (3#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:175]
INFO: [Synth 8-3491] module 'CB2CE_HXILINX_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:194' bound to instance 'XLXI_7' of component 'CB2CE_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1362]
INFO: [Synth 8-638] synthesizing module 'CB2CE_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'CB2CE_HXILINX_lab4_seven_segment_display' (4#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:207]
INFO: [Synth 8-3491] module 'D2_4E_HXILINX_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:119' bound to instance 'XLXI_11' of component 'D2_4E_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1371]
INFO: [Synth 8-638] synthesizing module 'D2_4E_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:133]
INFO: [Synth 8-226] default block is never used [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:143]
WARNING: [Synth 8-6014] Unused sequential element sel_reg was removed.  [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'D2_4E_HXILINX_lab4_seven_segment_display' (5#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:133]
INFO: [Synth 8-3491] module 'Multiplexer_16to4_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1077' bound to instance 'XLXI_13' of component 'Multiplexer_16to4_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1380]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_16to4_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1083]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_19' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1118]
INFO: [Synth 8-638] synthesizing module 'AND2' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (6#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_30' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1123]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_31' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1128]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_32' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1133]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_33' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1138]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_34' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1143]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_35' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1148]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_36' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1153]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_37' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1158]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_38' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1163]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_39' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1168]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_40' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1173]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_41' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1178]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_42' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1183]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_43' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1188]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_44' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1193]
INFO: [Synth 8-3491] module 'OR4' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25941' bound to instance 'XLXI_49' of component 'OR4' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1198]
INFO: [Synth 8-638] synthesizing module 'OR4' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25941]
INFO: [Synth 8-256] done synthesizing module 'OR4' (7#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25941]
INFO: [Synth 8-3491] module 'OR4' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25941' bound to instance 'XLXI_50' of component 'OR4' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1205]
INFO: [Synth 8-3491] module 'OR4' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25941' bound to instance 'XLXI_52' of component 'OR4' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1212]
INFO: [Synth 8-3491] module 'OR4' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25941' bound to instance 'XLXI_53' of component 'OR4' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1219]
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_16to4_MUSER_lab4_seven_segment_display' (8#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1083]
INFO: [Synth 8-3491] module 'INV4_HXILINX_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:26' bound to instance 'XLXI_14' of component 'INV4_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1385]
INFO: [Synth 8-638] synthesizing module 'INV4_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'INV4_HXILINX_lab4_seven_segment_display' (9#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:41]
INFO: [Synth 8-3491] module 'bit4_to_bus_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1034' bound to instance 'XLXI_15' of component 'bit4_to_bus_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1395]
INFO: [Synth 8-638] synthesizing module 'bit4_to_bus_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1042]
INFO: [Synth 8-3491] module 'BUF' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:567' bound to instance 'XLXI_1' of component 'BUF' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1051]
INFO: [Synth 8-638] synthesizing module 'BUF' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (10#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-3491] module 'BUF' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:567' bound to instance 'XLXI_2' of component 'BUF' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1055]
INFO: [Synth 8-3491] module 'BUF' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:567' bound to instance 'XLXI_3' of component 'BUF' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1059]
INFO: [Synth 8-3491] module 'BUF' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:567' bound to instance 'XLXI_4' of component 'BUF' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1063]
INFO: [Synth 8-256] done synthesizing module 'bit4_to_bus_MUSER_lab4_seven_segment_display' (11#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1042]
INFO: [Synth 8-3491] module 'bit4_to_bus_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1034' bound to instance 'XLXI_16' of component 'bit4_to_bus_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1402]
INFO: [Synth 8-3491] module 'msb_of_counter_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1006' bound to instance 'XLXI_17' of component 'msb_of_counter_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1409]
INFO: [Synth 8-638] synthesizing module 'msb_of_counter_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1011]
INFO: [Synth 8-3491] module 'BUF' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:567' bound to instance 'XLXI_1' of component 'BUF' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1020]
INFO: [Synth 8-256] done synthesizing module 'msb_of_counter_MUSER_lab4_seven_segment_display' (12#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1011]
INFO: [Synth 8-3491] module 'binary_to_7_segment_display_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:883' bound to instance 'XLXI_24' of component 'binary_to_7_segment_display_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1413]
INFO: [Synth 8-638] synthesizing module 'binary_to_7_segment_display_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:888]
INFO: [Synth 8-3491] module 'Acathode_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:769' bound to instance 'XLXI_1' of component 'Acathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:940]
INFO: [Synth 8-638] synthesizing module 'Acathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:774]
INFO: [Synth 8-3491] module 'OR6_HXILINX_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:53' bound to instance 'XLXI_1' of component 'OR6_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:832]
INFO: [Synth 8-638] synthesizing module 'OR6_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'OR6_HXILINX_lab4_seven_segment_display' (13#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:67]
INFO: [Synth 8-3491] module 'AND2B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:49' bound to instance 'XLXI_2' of component 'AND2B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:841]
INFO: [Synth 8-638] synthesizing module 'AND2B2' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:49]
INFO: [Synth 8-256] done synthesizing module 'AND2B2' (14#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:49]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_3' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:846]
INFO: [Synth 8-638] synthesizing module 'AND2B1' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25]
INFO: [Synth 8-256] done synthesizing module 'AND2B1' (15#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_4' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:851]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_5' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:856]
INFO: [Synth 8-3491] module 'AND3B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:72' bound to instance 'XLXI_6' of component 'AND3B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:861]
INFO: [Synth 8-638] synthesizing module 'AND3B1' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:72]
INFO: [Synth 8-256] done synthesizing module 'AND3B1' (16#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:72]
INFO: [Synth 8-3491] module 'AND3B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:84' bound to instance 'XLXI_7' of component 'AND3B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:867]
INFO: [Synth 8-638] synthesizing module 'AND3B2' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:84]
INFO: [Synth 8-256] done synthesizing module 'AND3B2' (17#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:84]
INFO: [Synth 8-256] done synthesizing module 'Acathode_MUSER_lab4_seven_segment_display' (18#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:774]
INFO: [Synth 8-3491] module 'Bcathode_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:677' bound to instance 'XLXI_2' of component 'Bcathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:944]
INFO: [Synth 8-638] synthesizing module 'Bcathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:682]
INFO: [Synth 8-3491] module 'OR5' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26006' bound to instance 'XLXI_1' of component 'OR5' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:723]
INFO: [Synth 8-638] synthesizing module 'OR5' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26006]
INFO: [Synth 8-256] done synthesizing module 'OR5' (19#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26006]
INFO: [Synth 8-3491] module 'AND2B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:49' bound to instance 'XLXI_2' of component 'AND2B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:731]
INFO: [Synth 8-3491] module 'AND2B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:49' bound to instance 'XLXI_7' of component 'AND2B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:736]
INFO: [Synth 8-3491] module 'AND3B3' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:96' bound to instance 'XLXI_8' of component 'AND3B3' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:741]
INFO: [Synth 8-638] synthesizing module 'AND3B3' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:96]
INFO: [Synth 8-256] done synthesizing module 'AND3B3' (20#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:96]
INFO: [Synth 8-3491] module 'AND3B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:72' bound to instance 'XLXI_9' of component 'AND3B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:747]
INFO: [Synth 8-3491] module 'AND3B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:72' bound to instance 'XLXI_10' of component 'AND3B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:753]
INFO: [Synth 8-256] done synthesizing module 'Bcathode_MUSER_lab4_seven_segment_display' (21#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:682]
INFO: [Synth 8-3491] module 'Ccathode_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:597' bound to instance 'XLXI_3' of component 'Ccathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:948]
INFO: [Synth 8-638] synthesizing module 'Ccathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:602]
INFO: [Synth 8-3491] module 'OR5' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26006' bound to instance 'XLXI_1' of component 'OR5' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:634]
INFO: [Synth 8-3491] module 'AND2B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:49' bound to instance 'XLXI_2' of component 'AND2B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:642]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_3' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:647]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_4' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:652]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_5' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:657]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_6' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:662]
INFO: [Synth 8-256] done synthesizing module 'Ccathode_MUSER_lab4_seven_segment_display' (22#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:602]
INFO: [Synth 8-3491] module 'Dcathode_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:504' bound to instance 'XLXI_4' of component 'Dcathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:952]
INFO: [Synth 8-638] synthesizing module 'Dcathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:509]
INFO: [Synth 8-3491] module 'OR5' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26006' bound to instance 'XLXI_1' of component 'OR5' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:550]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_2' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:558]
INFO: [Synth 8-3491] module 'AND3B3' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:96' bound to instance 'XLXI_3' of component 'AND3B3' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:563]
INFO: [Synth 8-3491] module 'AND3B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:72' bound to instance 'XLXI_4' of component 'AND3B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:569]
INFO: [Synth 8-3491] module 'AND3B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:72' bound to instance 'XLXI_5' of component 'AND3B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:575]
INFO: [Synth 8-3491] module 'AND3B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:72' bound to instance 'XLXI_6' of component 'AND3B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:581]
INFO: [Synth 8-256] done synthesizing module 'Dcathode_MUSER_lab4_seven_segment_display' (23#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:509]
INFO: [Synth 8-3491] module 'Ecathode_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:425' bound to instance 'XLXI_5' of component 'Ecathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:956]
INFO: [Synth 8-638] synthesizing module 'Ecathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:430]
INFO: [Synth 8-3491] module 'OR4' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25941' bound to instance 'XLXI_1' of component 'OR4' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:467]
INFO: [Synth 8-3491] module 'AND2B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:49' bound to instance 'XLXI_2' of component 'AND2B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:474]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_3' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:479]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_4' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:484]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_5' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:489]
INFO: [Synth 8-256] done synthesizing module 'Ecathode_MUSER_lab4_seven_segment_display' (24#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:430]
INFO: [Synth 8-3491] module 'Fcathode_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:329' bound to instance 'XLXI_6' of component 'Fcathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:960]
INFO: [Synth 8-638] synthesizing module 'Fcathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:334]
INFO: [Synth 8-3491] module 'OR5' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26006' bound to instance 'XLXI_1' of component 'OR5' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:381]
INFO: [Synth 8-3491] module 'AND2B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:49' bound to instance 'XLXI_2' of component 'AND2B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:389]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_3' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:394]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_4' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:399]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_5' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:404]
INFO: [Synth 8-3491] module 'AND3B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:84' bound to instance 'XLXI_6' of component 'AND3B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:409]
INFO: [Synth 8-256] done synthesizing module 'Fcathode_MUSER_lab4_seven_segment_display' (25#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:334]
INFO: [Synth 8-3491] module 'Gcathode_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:240' bound to instance 'XLXI_7' of component 'Gcathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:964]
INFO: [Synth 8-638] synthesizing module 'Gcathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:245]
INFO: [Synth 8-3491] module 'OR5' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26006' bound to instance 'XLXI_1' of component 'OR5' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:285]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_2' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:293]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_3' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:298]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_4' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:303]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_5' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:308]
INFO: [Synth 8-3491] module 'AND3B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:84' bound to instance 'XLXI_7' of component 'AND3B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:313]
INFO: [Synth 8-256] done synthesizing module 'Gcathode_MUSER_lab4_seven_segment_display' (26#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:245]
INFO: [Synth 8-3491] module 'INV' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579' bound to instance 'XLXI_8' of component 'INV' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:968]
INFO: [Synth 8-638] synthesizing module 'INV' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579]
INFO: [Synth 8-256] done synthesizing module 'INV' (27#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579]
INFO: [Synth 8-3491] module 'INV' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579' bound to instance 'XLXI_9' of component 'INV' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:972]
INFO: [Synth 8-3491] module 'INV' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579' bound to instance 'XLXI_10' of component 'INV' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:976]
INFO: [Synth 8-3491] module 'INV' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579' bound to instance 'XLXI_11' of component 'INV' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:980]
INFO: [Synth 8-3491] module 'INV' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579' bound to instance 'XLXI_12' of component 'INV' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:984]
INFO: [Synth 8-3491] module 'INV' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579' bound to instance 'XLXI_13' of component 'INV' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:988]
INFO: [Synth 8-3491] module 'INV' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579' bound to instance 'XLXI_14' of component 'INV' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:992]
INFO: [Synth 8-256] done synthesizing module 'binary_to_7_segment_display_MUSER_lab4_seven_segment_display' (28#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:888]
INFO: [Synth 8-256] done synthesizing module 'lab4_seven_segment_display' (29#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1244]
INFO: [Synth 8-3491] module 'register_my' declared at '/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:28' bound to instance 'a0register' of component 'register_my' [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:175]
INFO: [Synth 8-638] synthesizing module 'register_my' [/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:34]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FD' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723' bound to instance 'XLXI_1' of component 'FD' [/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:45]
INFO: [Synth 8-638] synthesizing module 'FD' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FD' (30#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FD' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723' bound to instance 'XLXI_2' of component 'FD' [/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:50]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FD' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723' bound to instance 'XLXI_3' of component 'FD' [/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:55]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FD' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723' bound to instance 'XLXI_4' of component 'FD' [/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'register_my' (31#1) [/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:34]
INFO: [Synth 8-3491] module 'register_my' declared at '/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:28' bound to instance 'a1register' of component 'register_my' [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:181]
INFO: [Synth 8-3491] module 'register_my' declared at '/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:28' bound to instance 'b0register' of component 'register_my' [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:188]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'gcd_calculation' [/media/udit01/files/linuxDownloads/FINAL/gcd_calculation.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'gcd_calculation' (32#1) [/media/udit01/files/linuxDownloads/FINAL/gcd_calculation.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'lab5_gcd' (33#1) [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:51]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[14]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[13]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[12]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[11]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[10]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[9]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[8]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[7]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[6]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[5]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[4]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[3]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[2]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[1]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6171.543 ; gain = 74.500 ; free physical = 240 ; free virtual = 11141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 6171.543 ; gain = 74.500 ; free physical = 239 ; free virtual = 11143
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 93 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 11 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 93 instances were transformed.
  AND2 => LUT2: 21 instances
  AND2B1 => LUT2: 13 instances
  AND2B2 => LUT2: 6 instances
  AND3B1 => LUT3: 6 instances
  AND3B2 => LUT3: 3 instances
  AND3B3 => LUT3: 2 instances
  BUF => LUT1: 9 instances
  FD => FDRE: 16 instances
  INV => LUT1: 7 instances
  OR4 => LUT4: 5 instances
  OR5 => LUT5: 5 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 6531.961 ; gain = 434.918 ; free physical = 150 ; free virtual = 10934
178 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 6531.961 ; gain = 434.918 ; free physical = 149 ; free virtual = 10934
close_design
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property target_language VHDL [current_project]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property simulator_language VHDL [current_project]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: lab5_gcd
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 6531.961 ; gain = 0.000 ; free physical = 306 ; free virtual = 11018
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab5_gcd' [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:51]
INFO: [Synth 8-637] synthesizing blackbox instance 'CLOCKER1' of component 'CB16CE' [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:139]
INFO: [Synth 8-637] synthesizing blackbox instance 'CLOCKER2' of component 'CB16CE' [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:147]
INFO: [Synth 8-3491] module 'checker' declared at '/media/udit01/files/linuxDownloads/FINAL/checker.vhd:4' bound to instance 'checker_instance' of component 'checker' [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:157]
INFO: [Synth 8-638] synthesizing module 'checker' [/media/udit01/files/linuxDownloads/FINAL/checker.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'checker' (1#1) [/media/udit01/files/linuxDownloads/FINAL/checker.vhd:13]
INFO: [Synth 8-3491] module 'lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1236' bound to instance 'display' of component 'lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:166]
INFO: [Synth 8-638] synthesizing module 'lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1244]
INFO: [Synth 8-3491] module 'CB16CE_HXILINX_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:79' bound to instance 'XLXI_1' of component 'CB16CE_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1348]
INFO: [Synth 8-638] synthesizing module 'CB16CE_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'CB16CE_HXILINX_lab4_seven_segment_display' (2#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:90]
INFO: [Synth 8-3491] module 'M2_1_HXILINX_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:164' bound to instance 'XLXI_6' of component 'M2_1_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1356]
INFO: [Synth 8-638] synthesizing module 'M2_1_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:175]
INFO: [Synth 8-226] default block is never used [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'M2_1_HXILINX_lab4_seven_segment_display' (3#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:175]
INFO: [Synth 8-3491] module 'CB2CE_HXILINX_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:194' bound to instance 'XLXI_7' of component 'CB2CE_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1362]
INFO: [Synth 8-638] synthesizing module 'CB2CE_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'CB2CE_HXILINX_lab4_seven_segment_display' (4#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:207]
INFO: [Synth 8-3491] module 'D2_4E_HXILINX_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:119' bound to instance 'XLXI_11' of component 'D2_4E_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1371]
INFO: [Synth 8-638] synthesizing module 'D2_4E_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:133]
INFO: [Synth 8-226] default block is never used [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:143]
WARNING: [Synth 8-6014] Unused sequential element sel_reg was removed.  [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'D2_4E_HXILINX_lab4_seven_segment_display' (5#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:133]
INFO: [Synth 8-3491] module 'Multiplexer_16to4_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1077' bound to instance 'XLXI_13' of component 'Multiplexer_16to4_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1380]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_16to4_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1083]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_19' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1118]
INFO: [Synth 8-638] synthesizing module 'AND2' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (6#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_30' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1123]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_31' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1128]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_32' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1133]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_33' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1138]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_34' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1143]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_35' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1148]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_36' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1153]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_37' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1158]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_38' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1163]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_39' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1168]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_40' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1173]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_41' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1178]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_42' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1183]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_43' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1188]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_44' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1193]
INFO: [Synth 8-3491] module 'OR4' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25941' bound to instance 'XLXI_49' of component 'OR4' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1198]
INFO: [Synth 8-638] synthesizing module 'OR4' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25941]
INFO: [Synth 8-256] done synthesizing module 'OR4' (7#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25941]
INFO: [Synth 8-3491] module 'OR4' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25941' bound to instance 'XLXI_50' of component 'OR4' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1205]
INFO: [Synth 8-3491] module 'OR4' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25941' bound to instance 'XLXI_52' of component 'OR4' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1212]
INFO: [Synth 8-3491] module 'OR4' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25941' bound to instance 'XLXI_53' of component 'OR4' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1219]
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_16to4_MUSER_lab4_seven_segment_display' (8#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1083]
INFO: [Synth 8-3491] module 'INV4_HXILINX_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:26' bound to instance 'XLXI_14' of component 'INV4_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1385]
INFO: [Synth 8-638] synthesizing module 'INV4_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'INV4_HXILINX_lab4_seven_segment_display' (9#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:41]
INFO: [Synth 8-3491] module 'bit4_to_bus_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1034' bound to instance 'XLXI_15' of component 'bit4_to_bus_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1395]
INFO: [Synth 8-638] synthesizing module 'bit4_to_bus_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1042]
INFO: [Synth 8-3491] module 'BUF' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:567' bound to instance 'XLXI_1' of component 'BUF' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1051]
INFO: [Synth 8-638] synthesizing module 'BUF' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (10#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-3491] module 'BUF' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:567' bound to instance 'XLXI_2' of component 'BUF' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1055]
INFO: [Synth 8-3491] module 'BUF' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:567' bound to instance 'XLXI_3' of component 'BUF' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1059]
INFO: [Synth 8-3491] module 'BUF' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:567' bound to instance 'XLXI_4' of component 'BUF' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1063]
INFO: [Synth 8-256] done synthesizing module 'bit4_to_bus_MUSER_lab4_seven_segment_display' (11#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1042]
INFO: [Synth 8-3491] module 'bit4_to_bus_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1034' bound to instance 'XLXI_16' of component 'bit4_to_bus_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1402]
INFO: [Synth 8-3491] module 'msb_of_counter_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1006' bound to instance 'XLXI_17' of component 'msb_of_counter_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1409]
INFO: [Synth 8-638] synthesizing module 'msb_of_counter_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1011]
INFO: [Synth 8-3491] module 'BUF' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:567' bound to instance 'XLXI_1' of component 'BUF' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1020]
INFO: [Synth 8-256] done synthesizing module 'msb_of_counter_MUSER_lab4_seven_segment_display' (12#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1011]
INFO: [Synth 8-3491] module 'binary_to_7_segment_display_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:883' bound to instance 'XLXI_24' of component 'binary_to_7_segment_display_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1413]
INFO: [Synth 8-638] synthesizing module 'binary_to_7_segment_display_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:888]
INFO: [Synth 8-3491] module 'Acathode_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:769' bound to instance 'XLXI_1' of component 'Acathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:940]
INFO: [Synth 8-638] synthesizing module 'Acathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:774]
INFO: [Synth 8-3491] module 'OR6_HXILINX_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:53' bound to instance 'XLXI_1' of component 'OR6_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:832]
INFO: [Synth 8-638] synthesizing module 'OR6_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'OR6_HXILINX_lab4_seven_segment_display' (13#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:67]
INFO: [Synth 8-3491] module 'AND2B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:49' bound to instance 'XLXI_2' of component 'AND2B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:841]
INFO: [Synth 8-638] synthesizing module 'AND2B2' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:49]
INFO: [Synth 8-256] done synthesizing module 'AND2B2' (14#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:49]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_3' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:846]
INFO: [Synth 8-638] synthesizing module 'AND2B1' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25]
INFO: [Synth 8-256] done synthesizing module 'AND2B1' (15#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_4' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:851]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_5' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:856]
INFO: [Synth 8-3491] module 'AND3B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:72' bound to instance 'XLXI_6' of component 'AND3B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:861]
INFO: [Synth 8-638] synthesizing module 'AND3B1' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:72]
INFO: [Synth 8-256] done synthesizing module 'AND3B1' (16#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:72]
INFO: [Synth 8-3491] module 'AND3B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:84' bound to instance 'XLXI_7' of component 'AND3B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:867]
INFO: [Synth 8-638] synthesizing module 'AND3B2' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:84]
INFO: [Synth 8-256] done synthesizing module 'AND3B2' (17#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:84]
INFO: [Synth 8-256] done synthesizing module 'Acathode_MUSER_lab4_seven_segment_display' (18#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:774]
INFO: [Synth 8-3491] module 'Bcathode_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:677' bound to instance 'XLXI_2' of component 'Bcathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:944]
INFO: [Synth 8-638] synthesizing module 'Bcathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:682]
INFO: [Synth 8-3491] module 'OR5' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26006' bound to instance 'XLXI_1' of component 'OR5' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:723]
INFO: [Synth 8-638] synthesizing module 'OR5' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26006]
INFO: [Synth 8-256] done synthesizing module 'OR5' (19#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26006]
INFO: [Synth 8-3491] module 'AND2B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:49' bound to instance 'XLXI_2' of component 'AND2B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:731]
INFO: [Synth 8-3491] module 'AND2B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:49' bound to instance 'XLXI_7' of component 'AND2B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:736]
INFO: [Synth 8-3491] module 'AND3B3' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:96' bound to instance 'XLXI_8' of component 'AND3B3' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:741]
INFO: [Synth 8-638] synthesizing module 'AND3B3' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:96]
INFO: [Synth 8-256] done synthesizing module 'AND3B3' (20#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:96]
INFO: [Synth 8-3491] module 'AND3B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:72' bound to instance 'XLXI_9' of component 'AND3B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:747]
INFO: [Synth 8-3491] module 'AND3B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:72' bound to instance 'XLXI_10' of component 'AND3B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:753]
INFO: [Synth 8-256] done synthesizing module 'Bcathode_MUSER_lab4_seven_segment_display' (21#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:682]
INFO: [Synth 8-3491] module 'Ccathode_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:597' bound to instance 'XLXI_3' of component 'Ccathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:948]
INFO: [Synth 8-638] synthesizing module 'Ccathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:602]
INFO: [Synth 8-3491] module 'OR5' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26006' bound to instance 'XLXI_1' of component 'OR5' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:634]
INFO: [Synth 8-3491] module 'AND2B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:49' bound to instance 'XLXI_2' of component 'AND2B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:642]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_3' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:647]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_4' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:652]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_5' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:657]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_6' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:662]
INFO: [Synth 8-256] done synthesizing module 'Ccathode_MUSER_lab4_seven_segment_display' (22#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:602]
INFO: [Synth 8-3491] module 'Dcathode_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:504' bound to instance 'XLXI_4' of component 'Dcathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:952]
INFO: [Synth 8-638] synthesizing module 'Dcathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:509]
INFO: [Synth 8-3491] module 'OR5' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26006' bound to instance 'XLXI_1' of component 'OR5' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:550]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_2' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:558]
INFO: [Synth 8-3491] module 'AND3B3' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:96' bound to instance 'XLXI_3' of component 'AND3B3' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:563]
INFO: [Synth 8-3491] module 'AND3B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:72' bound to instance 'XLXI_4' of component 'AND3B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:569]
INFO: [Synth 8-3491] module 'AND3B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:72' bound to instance 'XLXI_5' of component 'AND3B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:575]
INFO: [Synth 8-3491] module 'AND3B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:72' bound to instance 'XLXI_6' of component 'AND3B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:581]
INFO: [Synth 8-256] done synthesizing module 'Dcathode_MUSER_lab4_seven_segment_display' (23#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:509]
INFO: [Synth 8-3491] module 'Ecathode_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:425' bound to instance 'XLXI_5' of component 'Ecathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:956]
INFO: [Synth 8-638] synthesizing module 'Ecathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:430]
INFO: [Synth 8-3491] module 'OR4' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25941' bound to instance 'XLXI_1' of component 'OR4' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:467]
INFO: [Synth 8-3491] module 'AND2B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:49' bound to instance 'XLXI_2' of component 'AND2B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:474]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_3' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:479]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_4' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:484]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_5' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:489]
INFO: [Synth 8-256] done synthesizing module 'Ecathode_MUSER_lab4_seven_segment_display' (24#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:430]
INFO: [Synth 8-3491] module 'Fcathode_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:329' bound to instance 'XLXI_6' of component 'Fcathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:960]
INFO: [Synth 8-638] synthesizing module 'Fcathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:334]
INFO: [Synth 8-3491] module 'OR5' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26006' bound to instance 'XLXI_1' of component 'OR5' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:381]
INFO: [Synth 8-3491] module 'AND2B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:49' bound to instance 'XLXI_2' of component 'AND2B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:389]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_3' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:394]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_4' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:399]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_5' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:404]
INFO: [Synth 8-3491] module 'AND3B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:84' bound to instance 'XLXI_6' of component 'AND3B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:409]
INFO: [Synth 8-256] done synthesizing module 'Fcathode_MUSER_lab4_seven_segment_display' (25#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:334]
INFO: [Synth 8-3491] module 'Gcathode_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:240' bound to instance 'XLXI_7' of component 'Gcathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:964]
INFO: [Synth 8-638] synthesizing module 'Gcathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:245]
INFO: [Synth 8-3491] module 'OR5' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26006' bound to instance 'XLXI_1' of component 'OR5' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:285]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_2' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:293]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_3' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:298]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_4' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:303]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_5' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:308]
INFO: [Synth 8-3491] module 'AND3B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:84' bound to instance 'XLXI_7' of component 'AND3B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:313]
INFO: [Synth 8-256] done synthesizing module 'Gcathode_MUSER_lab4_seven_segment_display' (26#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:245]
INFO: [Synth 8-3491] module 'INV' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579' bound to instance 'XLXI_8' of component 'INV' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:968]
INFO: [Synth 8-638] synthesizing module 'INV' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579]
INFO: [Synth 8-256] done synthesizing module 'INV' (27#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579]
INFO: [Synth 8-3491] module 'INV' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579' bound to instance 'XLXI_9' of component 'INV' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:972]
INFO: [Synth 8-3491] module 'INV' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579' bound to instance 'XLXI_10' of component 'INV' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:976]
INFO: [Synth 8-3491] module 'INV' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579' bound to instance 'XLXI_11' of component 'INV' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:980]
INFO: [Synth 8-3491] module 'INV' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579' bound to instance 'XLXI_12' of component 'INV' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:984]
INFO: [Synth 8-3491] module 'INV' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579' bound to instance 'XLXI_13' of component 'INV' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:988]
INFO: [Synth 8-3491] module 'INV' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579' bound to instance 'XLXI_14' of component 'INV' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:992]
INFO: [Synth 8-256] done synthesizing module 'binary_to_7_segment_display_MUSER_lab4_seven_segment_display' (28#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:888]
INFO: [Synth 8-256] done synthesizing module 'lab4_seven_segment_display' (29#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1244]
INFO: [Synth 8-3491] module 'register_my' declared at '/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:28' bound to instance 'a0register' of component 'register_my' [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:175]
INFO: [Synth 8-638] synthesizing module 'register_my' [/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:34]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FD' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723' bound to instance 'XLXI_1' of component 'FD' [/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:45]
INFO: [Synth 8-638] synthesizing module 'FD' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FD' (30#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FD' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723' bound to instance 'XLXI_2' of component 'FD' [/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:50]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FD' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723' bound to instance 'XLXI_3' of component 'FD' [/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:55]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FD' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723' bound to instance 'XLXI_4' of component 'FD' [/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'register_my' (31#1) [/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:34]
INFO: [Synth 8-3491] module 'register_my' declared at '/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:28' bound to instance 'a1register' of component 'register_my' [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:181]
INFO: [Synth 8-3491] module 'register_my' declared at '/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:28' bound to instance 'b0register' of component 'register_my' [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:188]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'gcd_calculation' [/media/udit01/files/linuxDownloads/FINAL/gcd_calculation.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'gcd_calculation' (32#1) [/media/udit01/files/linuxDownloads/FINAL/gcd_calculation.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'lab5_gcd' (33#1) [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:51]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[14]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[13]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[12]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[11]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[10]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[9]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[8]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[7]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[6]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[5]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[4]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[3]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[2]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[1]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 6531.961 ; gain = 0.000 ; free physical = 318 ; free virtual = 11032
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 6531.961 ; gain = 0.000 ; free physical = 318 ; free virtual = 11033
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 93 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 11 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 93 instances were transformed.
  AND2 => LUT2: 21 instances
  AND2B1 => LUT2: 13 instances
  AND2B2 => LUT2: 6 instances
  AND3B1 => LUT3: 6 instances
  AND3B2 => LUT3: 3 instances
  AND3B3 => LUT3: 2 instances
  BUF => LUT1: 9 instances
  FD => FDRE: 16 instances
  INV => LUT1: 7 instances
  OR4 => LUT4: 5 instances
  OR5 => LUT5: 5 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 6544.965 ; gain = 13.004 ; free physical = 208 ; free virtual = 10923
177 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 6544.965 ; gain = 13.004 ; free physical = 208 ; free virtual = 10923
close_design
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/checker.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity checker
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/gcd_calculation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gcd_calculation
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/register_my.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_my
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 3204de79986141f9b3b441f86b3d2ffa --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_tb_behav xil_defaultlib.lab5_gcd_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] cb16ce remains a black-box since it has no binding entity [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:139]
WARNING: [VRFC 10-122] cb16ce remains a black-box since it has no binding entity [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:147]
ERROR: [VRFC 10-619] entity port a does not match with type std_logic_vector of component port [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:81]
ERROR: [VRFC 10-619] entity port b does not match with type std_logic_vector of component port [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:82]
ERROR: [VRFC 10-619] entity port c does not match with type std_logic_vector of component port [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:83]
ERROR: [VRFC 10-619] entity port d does not match with type std_logic_vector of component port [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:84]
ERROR: [VRFC 10-619] entity port check does not match with type std_logic of component port [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:85]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit lab5_gcd_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 6544.965 ; gain = 0.000 ; free physical = 187 ; free virtual = 10853
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/checker.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity checker
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/gcd_calculation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gcd_calculation
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/register_my.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_my
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 3204de79986141f9b3b441f86b3d2ffa --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_tb_behav xil_defaultlib.lab5_gcd_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] cb16ce remains a black-box since it has no binding entity [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:139]
WARNING: [VRFC 10-122] cb16ce remains a black-box since it has no binding entity [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:147]
ERROR: [VRFC 10-619] entity port a does not match with type std_logic_vector of component port [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:81]
ERROR: [VRFC 10-619] entity port b does not match with type std_logic_vector of component port [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:82]
ERROR: [VRFC 10-619] entity port c does not match with type std_logic_vector of component port [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:83]
ERROR: [VRFC 10-619] entity port d does not match with type std_logic_vector of component port [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:84]
ERROR: [VRFC 10-619] entity port check does not match with type std_logic of component port [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:85]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit lab5_gcd_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/checker.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity checker
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/gcd_calculation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gcd_calculation
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/register_my.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_my
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 3204de79986141f9b3b441f86b3d2ffa --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_tb_behav xil_defaultlib.lab5_gcd_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] cb16ce remains a black-box since it has no binding entity [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:139]
WARNING: [VRFC 10-122] cb16ce remains a black-box since it has no binding entity [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture checking of entity xil_defaultlib.checker [checker_default]
Compiling architecture behavioral of entity xil_defaultlib.CB16CE_HXILINX_lab4_seven_segment_display [cb16ce_hxilinx_lab4_seven_segmen...]
Compiling architecture m2_1_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.M2_1_HXILINX_lab4_seven_segment_display [m2_1_hxilinx_lab4_seven_segment_...]
Compiling architecture behavioral of entity xil_defaultlib.CB2CE_HXILINX_lab4_seven_segment_display [cb2ce_hxilinx_lab4_seven_segment...]
Compiling architecture d2_4e_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.D2_4E_HXILINX_lab4_seven_segment_display [d2_4e_hxilinx_lab4_seven_segment...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture and2_v of entity unisim.AND2 [and2_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture or4_v of entity unisim.OR4 [or4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_16to4_MUSER_lab4_seven_segment_display [multiplexer_16to4_muser_lab4_sev...]
Compiling architecture inv4_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.INV4_HXILINX_lab4_seven_segment_display [inv4_hxilinx_lab4_seven_segment_...]
Compiling architecture buf_v of entity unisim.BUF [buf_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4_to_bus_MUSER_lab4_seven_segment_display [bit4_to_bus_muser_lab4_seven_seg...]
Compiling architecture behavioral of entity xil_defaultlib.msb_of_counter_MUSER_lab4_seven_segment_display [msb_of_counter_muser_lab4_seven_...]
Compiling architecture or6_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.OR6_HXILINX_lab4_seven_segment_display [or6_hxilinx_lab4_seven_segment_d...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture and2b2_v of entity unisim.AND2B2 [and2b2_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture and2b1_v of entity unisim.AND2B1 [and2b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture and3b1_v of entity unisim.AND3B1 [and3b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture and3b2_v of entity unisim.AND3B2 [and3b2_default]
Compiling architecture behavioral of entity xil_defaultlib.Acathode_MUSER_lab4_seven_segment_display [acathode_muser_lab4_seven_segmen...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture or5_v of entity unisim.OR5 [or5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture and3b3_v of entity unisim.AND3B3 [and3b3_default]
Compiling architecture behavioral of entity xil_defaultlib.Bcathode_MUSER_lab4_seven_segment_display [bcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ccathode_MUSER_lab4_seven_segment_display [ccathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Dcathode_MUSER_lab4_seven_segment_display [dcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ecathode_MUSER_lab4_seven_segment_display [ecathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Fcathode_MUSER_lab4_seven_segment_display [fcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Gcathode_MUSER_lab4_seven_segment_display [gcathode_muser_lab4_seven_segmen...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.binary_to_7_segment_display_MUSER_lab4_seven_segment_display [binary_to_7_segment_display_muse...]
Compiling architecture behavioral of entity xil_defaultlib.lab4_seven_segment_display [lab4_seven_segment_display_defau...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.register_my [register_my_default]
Compiling architecture gcd_calculation of entity xil_defaultlib.gcd_calculation [gcd_calculation_default]
Compiling architecture lab5_gcd of entity xil_defaultlib.lab5_gcd [lab5_gcd_default]
Compiling architecture behavior of entity xil_defaultlib.lab5_gcd_tb
Built simulation snapshot lab5_gcd_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav/xsim.dir/lab5_gcd_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Aug 27 00:37:50 2017...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 6544.965 ; gain = 0.000 ; free physical = 238 ; free virtual = 10881
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_gcd_tb_behav -key {Behavioral:sim_1:Functional:lab5_gcd_tb} -tclbatch {lab5_gcd_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab5_gcd_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Incorrect cathode value
Time: 160 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 170 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 190 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 490 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 500 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 510 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 810 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 820 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 830 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 900 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 900 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 910 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 920 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 930 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 940 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 950 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 960 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 970 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 980 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 990 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 1 us  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_gcd_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 6585.031 ; gain = 40.066 ; free physical = 185 ; free virtual = 10849
add_bp {/media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd} 151
remove_bps -file {/media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd} -line 151
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: lab5_gcd
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 6585.887 ; gain = 0.000 ; free physical = 1117 ; free virtual = 11255
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab5_gcd' [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:51]
INFO: [Synth 8-637] synthesizing blackbox instance 'CLOCKER1' of component 'CB16CE' [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:139]
INFO: [Synth 8-637] synthesizing blackbox instance 'CLOCKER2' of component 'CB16CE' [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:147]
INFO: [Synth 8-3491] module 'checker' declared at '/media/udit01/files/linuxDownloads/FINAL/checker.vhd:4' bound to instance 'checker_instance' of component 'checker' [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:157]
INFO: [Synth 8-638] synthesizing module 'checker' [/media/udit01/files/linuxDownloads/FINAL/checker.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'checker' (1#1) [/media/udit01/files/linuxDownloads/FINAL/checker.vhd:13]
INFO: [Synth 8-3491] module 'lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1236' bound to instance 'display' of component 'lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:166]
INFO: [Synth 8-638] synthesizing module 'lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1244]
INFO: [Synth 8-3491] module 'CB16CE_HXILINX_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:79' bound to instance 'XLXI_1' of component 'CB16CE_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1348]
INFO: [Synth 8-638] synthesizing module 'CB16CE_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'CB16CE_HXILINX_lab4_seven_segment_display' (2#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:90]
INFO: [Synth 8-3491] module 'M2_1_HXILINX_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:164' bound to instance 'XLXI_6' of component 'M2_1_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1356]
INFO: [Synth 8-638] synthesizing module 'M2_1_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:175]
INFO: [Synth 8-226] default block is never used [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'M2_1_HXILINX_lab4_seven_segment_display' (3#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:175]
INFO: [Synth 8-3491] module 'CB2CE_HXILINX_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:194' bound to instance 'XLXI_7' of component 'CB2CE_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1362]
INFO: [Synth 8-638] synthesizing module 'CB2CE_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'CB2CE_HXILINX_lab4_seven_segment_display' (4#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:207]
INFO: [Synth 8-3491] module 'D2_4E_HXILINX_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:119' bound to instance 'XLXI_11' of component 'D2_4E_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1371]
INFO: [Synth 8-638] synthesizing module 'D2_4E_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:133]
INFO: [Synth 8-226] default block is never used [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:143]
WARNING: [Synth 8-6014] Unused sequential element sel_reg was removed.  [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'D2_4E_HXILINX_lab4_seven_segment_display' (5#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:133]
INFO: [Synth 8-3491] module 'Multiplexer_16to4_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1077' bound to instance 'XLXI_13' of component 'Multiplexer_16to4_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1380]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_16to4_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1083]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_19' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1118]
INFO: [Synth 8-638] synthesizing module 'AND2' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (6#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_30' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1123]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_31' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1128]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_32' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1133]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_33' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1138]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_34' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1143]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_35' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1148]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_36' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1153]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_37' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1158]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_38' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1163]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_39' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1168]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_40' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1173]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_41' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1178]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_42' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1183]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_43' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1188]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_44' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1193]
INFO: [Synth 8-3491] module 'OR4' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25941' bound to instance 'XLXI_49' of component 'OR4' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1198]
INFO: [Synth 8-638] synthesizing module 'OR4' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25941]
INFO: [Synth 8-256] done synthesizing module 'OR4' (7#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25941]
INFO: [Synth 8-3491] module 'OR4' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25941' bound to instance 'XLXI_50' of component 'OR4' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1205]
INFO: [Synth 8-3491] module 'OR4' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25941' bound to instance 'XLXI_52' of component 'OR4' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1212]
INFO: [Synth 8-3491] module 'OR4' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25941' bound to instance 'XLXI_53' of component 'OR4' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1219]
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_16to4_MUSER_lab4_seven_segment_display' (8#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1083]
INFO: [Synth 8-3491] module 'INV4_HXILINX_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:26' bound to instance 'XLXI_14' of component 'INV4_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1385]
INFO: [Synth 8-638] synthesizing module 'INV4_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'INV4_HXILINX_lab4_seven_segment_display' (9#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:41]
INFO: [Synth 8-3491] module 'bit4_to_bus_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1034' bound to instance 'XLXI_15' of component 'bit4_to_bus_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1395]
INFO: [Synth 8-638] synthesizing module 'bit4_to_bus_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1042]
INFO: [Synth 8-3491] module 'BUF' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:567' bound to instance 'XLXI_1' of component 'BUF' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1051]
INFO: [Synth 8-638] synthesizing module 'BUF' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (10#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-3491] module 'BUF' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:567' bound to instance 'XLXI_2' of component 'BUF' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1055]
INFO: [Synth 8-3491] module 'BUF' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:567' bound to instance 'XLXI_3' of component 'BUF' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1059]
INFO: [Synth 8-3491] module 'BUF' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:567' bound to instance 'XLXI_4' of component 'BUF' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1063]
INFO: [Synth 8-256] done synthesizing module 'bit4_to_bus_MUSER_lab4_seven_segment_display' (11#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1042]
INFO: [Synth 8-3491] module 'bit4_to_bus_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1034' bound to instance 'XLXI_16' of component 'bit4_to_bus_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1402]
INFO: [Synth 8-3491] module 'msb_of_counter_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1006' bound to instance 'XLXI_17' of component 'msb_of_counter_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1409]
INFO: [Synth 8-638] synthesizing module 'msb_of_counter_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1011]
INFO: [Synth 8-3491] module 'BUF' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:567' bound to instance 'XLXI_1' of component 'BUF' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1020]
INFO: [Synth 8-256] done synthesizing module 'msb_of_counter_MUSER_lab4_seven_segment_display' (12#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1011]
INFO: [Synth 8-3491] module 'binary_to_7_segment_display_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:883' bound to instance 'XLXI_24' of component 'binary_to_7_segment_display_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1413]
INFO: [Synth 8-638] synthesizing module 'binary_to_7_segment_display_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:888]
INFO: [Synth 8-3491] module 'Acathode_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:769' bound to instance 'XLXI_1' of component 'Acathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:940]
INFO: [Synth 8-638] synthesizing module 'Acathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:774]
INFO: [Synth 8-3491] module 'OR6_HXILINX_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:53' bound to instance 'XLXI_1' of component 'OR6_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:832]
INFO: [Synth 8-638] synthesizing module 'OR6_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'OR6_HXILINX_lab4_seven_segment_display' (13#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:67]
INFO: [Synth 8-3491] module 'AND2B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:49' bound to instance 'XLXI_2' of component 'AND2B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:841]
INFO: [Synth 8-638] synthesizing module 'AND2B2' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:49]
INFO: [Synth 8-256] done synthesizing module 'AND2B2' (14#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:49]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_3' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:846]
INFO: [Synth 8-638] synthesizing module 'AND2B1' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25]
INFO: [Synth 8-256] done synthesizing module 'AND2B1' (15#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_4' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:851]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_5' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:856]
INFO: [Synth 8-3491] module 'AND3B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:72' bound to instance 'XLXI_6' of component 'AND3B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:861]
INFO: [Synth 8-638] synthesizing module 'AND3B1' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:72]
INFO: [Synth 8-256] done synthesizing module 'AND3B1' (16#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:72]
INFO: [Synth 8-3491] module 'AND3B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:84' bound to instance 'XLXI_7' of component 'AND3B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:867]
INFO: [Synth 8-638] synthesizing module 'AND3B2' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:84]
INFO: [Synth 8-256] done synthesizing module 'AND3B2' (17#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:84]
INFO: [Synth 8-256] done synthesizing module 'Acathode_MUSER_lab4_seven_segment_display' (18#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:774]
INFO: [Synth 8-3491] module 'Bcathode_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:677' bound to instance 'XLXI_2' of component 'Bcathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:944]
INFO: [Synth 8-638] synthesizing module 'Bcathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:682]
INFO: [Synth 8-3491] module 'OR5' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26006' bound to instance 'XLXI_1' of component 'OR5' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:723]
INFO: [Synth 8-638] synthesizing module 'OR5' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26006]
INFO: [Synth 8-256] done synthesizing module 'OR5' (19#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26006]
INFO: [Synth 8-3491] module 'AND2B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:49' bound to instance 'XLXI_2' of component 'AND2B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:731]
INFO: [Synth 8-3491] module 'AND2B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:49' bound to instance 'XLXI_7' of component 'AND2B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:736]
INFO: [Synth 8-3491] module 'AND3B3' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:96' bound to instance 'XLXI_8' of component 'AND3B3' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:741]
INFO: [Synth 8-638] synthesizing module 'AND3B3' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:96]
INFO: [Synth 8-256] done synthesizing module 'AND3B3' (20#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:96]
INFO: [Synth 8-3491] module 'AND3B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:72' bound to instance 'XLXI_9' of component 'AND3B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:747]
INFO: [Synth 8-3491] module 'AND3B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:72' bound to instance 'XLXI_10' of component 'AND3B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:753]
INFO: [Synth 8-256] done synthesizing module 'Bcathode_MUSER_lab4_seven_segment_display' (21#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:682]
INFO: [Synth 8-3491] module 'Ccathode_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:597' bound to instance 'XLXI_3' of component 'Ccathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:948]
INFO: [Synth 8-638] synthesizing module 'Ccathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:602]
INFO: [Synth 8-3491] module 'OR5' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26006' bound to instance 'XLXI_1' of component 'OR5' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:634]
INFO: [Synth 8-3491] module 'AND2B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:49' bound to instance 'XLXI_2' of component 'AND2B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:642]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_3' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:647]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_4' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:652]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_5' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:657]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_6' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:662]
INFO: [Synth 8-256] done synthesizing module 'Ccathode_MUSER_lab4_seven_segment_display' (22#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:602]
INFO: [Synth 8-3491] module 'Dcathode_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:504' bound to instance 'XLXI_4' of component 'Dcathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:952]
INFO: [Synth 8-638] synthesizing module 'Dcathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:509]
INFO: [Synth 8-3491] module 'OR5' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26006' bound to instance 'XLXI_1' of component 'OR5' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:550]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_2' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:558]
INFO: [Synth 8-3491] module 'AND3B3' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:96' bound to instance 'XLXI_3' of component 'AND3B3' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:563]
INFO: [Synth 8-3491] module 'AND3B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:72' bound to instance 'XLXI_4' of component 'AND3B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:569]
INFO: [Synth 8-3491] module 'AND3B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:72' bound to instance 'XLXI_5' of component 'AND3B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:575]
INFO: [Synth 8-3491] module 'AND3B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:72' bound to instance 'XLXI_6' of component 'AND3B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:581]
INFO: [Synth 8-256] done synthesizing module 'Dcathode_MUSER_lab4_seven_segment_display' (23#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:509]
INFO: [Synth 8-3491] module 'Ecathode_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:425' bound to instance 'XLXI_5' of component 'Ecathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:956]
INFO: [Synth 8-638] synthesizing module 'Ecathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:430]
INFO: [Synth 8-3491] module 'OR4' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25941' bound to instance 'XLXI_1' of component 'OR4' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:467]
INFO: [Synth 8-3491] module 'AND2B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:49' bound to instance 'XLXI_2' of component 'AND2B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:474]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_3' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:479]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_4' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:484]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_5' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:489]
INFO: [Synth 8-256] done synthesizing module 'Ecathode_MUSER_lab4_seven_segment_display' (24#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:430]
INFO: [Synth 8-3491] module 'Fcathode_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:329' bound to instance 'XLXI_6' of component 'Fcathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:960]
INFO: [Synth 8-638] synthesizing module 'Fcathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:334]
INFO: [Synth 8-3491] module 'OR5' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26006' bound to instance 'XLXI_1' of component 'OR5' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:381]
INFO: [Synth 8-3491] module 'AND2B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:49' bound to instance 'XLXI_2' of component 'AND2B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:389]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_3' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:394]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_4' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:399]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_5' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:404]
INFO: [Synth 8-3491] module 'AND3B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:84' bound to instance 'XLXI_6' of component 'AND3B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:409]
INFO: [Synth 8-256] done synthesizing module 'Fcathode_MUSER_lab4_seven_segment_display' (25#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:334]
INFO: [Synth 8-3491] module 'Gcathode_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:240' bound to instance 'XLXI_7' of component 'Gcathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:964]
INFO: [Synth 8-638] synthesizing module 'Gcathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:245]
INFO: [Synth 8-3491] module 'OR5' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26006' bound to instance 'XLXI_1' of component 'OR5' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:285]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_2' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:293]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_3' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:298]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_4' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:303]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_5' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:308]
INFO: [Synth 8-3491] module 'AND3B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:84' bound to instance 'XLXI_7' of component 'AND3B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:313]
INFO: [Synth 8-256] done synthesizing module 'Gcathode_MUSER_lab4_seven_segment_display' (26#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:245]
INFO: [Synth 8-3491] module 'INV' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579' bound to instance 'XLXI_8' of component 'INV' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:968]
INFO: [Synth 8-638] synthesizing module 'INV' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579]
INFO: [Synth 8-256] done synthesizing module 'INV' (27#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579]
INFO: [Synth 8-3491] module 'INV' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579' bound to instance 'XLXI_9' of component 'INV' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:972]
INFO: [Synth 8-3491] module 'INV' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579' bound to instance 'XLXI_10' of component 'INV' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:976]
INFO: [Synth 8-3491] module 'INV' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579' bound to instance 'XLXI_11' of component 'INV' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:980]
INFO: [Synth 8-3491] module 'INV' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579' bound to instance 'XLXI_12' of component 'INV' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:984]
INFO: [Synth 8-3491] module 'INV' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579' bound to instance 'XLXI_13' of component 'INV' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:988]
INFO: [Synth 8-3491] module 'INV' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579' bound to instance 'XLXI_14' of component 'INV' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:992]
INFO: [Synth 8-256] done synthesizing module 'binary_to_7_segment_display_MUSER_lab4_seven_segment_display' (28#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:888]
INFO: [Synth 8-256] done synthesizing module 'lab4_seven_segment_display' (29#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1244]
INFO: [Synth 8-3491] module 'register_my' declared at '/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:28' bound to instance 'a0register' of component 'register_my' [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:175]
INFO: [Synth 8-638] synthesizing module 'register_my' [/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:34]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FD' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723' bound to instance 'XLXI_1' of component 'FD' [/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:45]
INFO: [Synth 8-638] synthesizing module 'FD' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FD' (30#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FD' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723' bound to instance 'XLXI_2' of component 'FD' [/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:50]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FD' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723' bound to instance 'XLXI_3' of component 'FD' [/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:55]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FD' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723' bound to instance 'XLXI_4' of component 'FD' [/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'register_my' (31#1) [/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:34]
INFO: [Synth 8-3491] module 'register_my' declared at '/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:28' bound to instance 'a1register' of component 'register_my' [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:181]
INFO: [Synth 8-3491] module 'register_my' declared at '/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:28' bound to instance 'b0register' of component 'register_my' [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:188]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'gcd_calculation' [/media/udit01/files/linuxDownloads/FINAL/gcd_calculation.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'gcd_calculation' (32#1) [/media/udit01/files/linuxDownloads/FINAL/gcd_calculation.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'lab5_gcd' (33#1) [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:51]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[14]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[13]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[12]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[11]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[10]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[9]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[8]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[7]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[6]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[5]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[4]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[3]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[2]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[1]
WARNING: [Synth 8-3331] design msb_of_counter_MUSER_lab4_seven_segment_display has unconnected port q[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 6585.887 ; gain = 0.000 ; free physical = 1128 ; free virtual = 11267
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 6585.887 ; gain = 0.000 ; free physical = 1129 ; free virtual = 11269
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 93 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 11 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 93 instances were transformed.
  AND2 => LUT2: 21 instances
  AND2B1 => LUT2: 13 instances
  AND2B2 => LUT2: 6 instances
  AND3B1 => LUT3: 6 instances
  AND3B2 => LUT3: 3 instances
  AND3B3 => LUT3: 2 instances
  BUF => LUT1: 9 instances
  FD => FDRE: 16 instances
  INV => LUT1: 7 instances
  OR4 => LUT4: 5 instances
  OR5 => LUT5: 5 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 6683.047 ; gain = 97.160 ; free physical = 1023 ; free virtual = 11163
177 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 6683.047 ; gain = 97.160 ; free physical = 1023 ; free virtual = 11163
add_files -norecurse /media/udit01/files/linuxDownloads/FINAL/am/gcd_calculation.vhd
update_compile_order -fileset sources_1
remove_files  /media/udit01/files/linuxDownloads/FINAL/gcd_calculation.vhd
update_compile_order -fileset sources_1
add_files -norecurse /media/udit01/files/linuxDownloads/FINAL/am/gcd_calculation.vhd
WARNING: [filemgmt 56-12] File '/media/udit01/files/linuxDownloads/FINAL/am/gcd_calculation.vhd' cannot be added to the project because it already exists in the project, skipping this file
remove_files  /media/udit01/files/linuxDownloads/FINAL/am/gcd_calculation.vhd
add_files -norecurse /media/udit01/files/linuxDownloads/FINAL/am/gcd_calculation.vhd
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/checker.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity checker
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/am/gcd_calculation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gcd_calculation
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/register_my.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_my
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 3204de79986141f9b3b441f86b3d2ffa --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_tb_behav xil_defaultlib.lab5_gcd_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] cb16ce remains a black-box since it has no binding entity [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:139]
WARNING: [VRFC 10-122] cb16ce remains a black-box since it has no binding entity [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture checking of entity xil_defaultlib.checker [checker_default]
Compiling architecture behavioral of entity xil_defaultlib.CB16CE_HXILINX_lab4_seven_segment_display [cb16ce_hxilinx_lab4_seven_segmen...]
Compiling architecture m2_1_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.M2_1_HXILINX_lab4_seven_segment_display [m2_1_hxilinx_lab4_seven_segment_...]
Compiling architecture behavioral of entity xil_defaultlib.CB2CE_HXILINX_lab4_seven_segment_display [cb2ce_hxilinx_lab4_seven_segment...]
Compiling architecture d2_4e_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.D2_4E_HXILINX_lab4_seven_segment_display [d2_4e_hxilinx_lab4_seven_segment...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture and2_v of entity unisim.AND2 [and2_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture or4_v of entity unisim.OR4 [or4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_16to4_MUSER_lab4_seven_segment_display [multiplexer_16to4_muser_lab4_sev...]
Compiling architecture inv4_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.INV4_HXILINX_lab4_seven_segment_display [inv4_hxilinx_lab4_seven_segment_...]
Compiling architecture buf_v of entity unisim.BUF [buf_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4_to_bus_MUSER_lab4_seven_segment_display [bit4_to_bus_muser_lab4_seven_seg...]
Compiling architecture behavioral of entity xil_defaultlib.msb_of_counter_MUSER_lab4_seven_segment_display [msb_of_counter_muser_lab4_seven_...]
Compiling architecture or6_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.OR6_HXILINX_lab4_seven_segment_display [or6_hxilinx_lab4_seven_segment_d...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture and2b2_v of entity unisim.AND2B2 [and2b2_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture and2b1_v of entity unisim.AND2B1 [and2b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture and3b1_v of entity unisim.AND3B1 [and3b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture and3b2_v of entity unisim.AND3B2 [and3b2_default]
Compiling architecture behavioral of entity xil_defaultlib.Acathode_MUSER_lab4_seven_segment_display [acathode_muser_lab4_seven_segmen...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture or5_v of entity unisim.OR5 [or5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture and3b3_v of entity unisim.AND3B3 [and3b3_default]
Compiling architecture behavioral of entity xil_defaultlib.Bcathode_MUSER_lab4_seven_segment_display [bcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ccathode_MUSER_lab4_seven_segment_display [ccathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Dcathode_MUSER_lab4_seven_segment_display [dcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ecathode_MUSER_lab4_seven_segment_display [ecathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Fcathode_MUSER_lab4_seven_segment_display [fcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Gcathode_MUSER_lab4_seven_segment_display [gcathode_muser_lab4_seven_segmen...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.binary_to_7_segment_display_MUSER_lab4_seven_segment_display [binary_to_7_segment_display_muse...]
Compiling architecture behavioral of entity xil_defaultlib.lab4_seven_segment_display [lab4_seven_segment_display_defau...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.register_my [register_my_default]
Compiling architecture gcd_calculation of entity xil_defaultlib.gcd_calculation [gcd_calculation_default]
Compiling architecture lab5_gcd of entity xil_defaultlib.lab5_gcd [lab5_gcd_default]
Compiling architecture behavior of entity xil_defaultlib.lab5_gcd_tb
Built simulation snapshot lab5_gcd_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav/xsim.dir/lab5_gcd_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 28 20:34:18 2017...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 6732.953 ; gain = 0.000 ; free physical = 233 ; free virtual = 10449
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_gcd_tb_behav -key {Behavioral:sim_1:Functional:lab5_gcd_tb} -tclbatch {lab5_gcd_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab5_gcd_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Test failure. Please check the waveform
Time: 160 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 160 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 170 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 190 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 490 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 500 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 510 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 810 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 820 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 830 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 900 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 910 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 920 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 930 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 940 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 950 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 960 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 970 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 980 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 990 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 1 us  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_gcd_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 6732.953 ; gain = 0.000 ; free physical = 210 ; free virtual = 10437
run 100 ns
Error: Incorrect cathode value
Time: 1010 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 1100 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 1100 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
run 100 ns
Error: Test failure. Please check the waveform
Time: 1140 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Something wrong, try again
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 6742.543 ; gain = 0.000 ; free physical = 277 ; free virtual = 10435
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab5_gcd' [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:51]
INFO: [Synth 8-637] synthesizing blackbox instance 'CLOCKER1' of component 'CB16CE' [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:139]
INFO: [Synth 8-637] synthesizing blackbox instance 'CLOCKER2' of component 'CB16CE' [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:147]
INFO: [Synth 8-3491] module 'checker' declared at '/media/udit01/files/linuxDownloads/FINAL/checker.vhd:4' bound to instance 'checker_instance' of component 'checker' [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:157]
INFO: [Synth 8-638] synthesizing module 'checker' [/media/udit01/files/linuxDownloads/FINAL/checker.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'checker' (1#1) [/media/udit01/files/linuxDownloads/FINAL/checker.vhd:13]
INFO: [Synth 8-3491] module 'lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1236' bound to instance 'display' of component 'lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:166]
INFO: [Synth 8-638] synthesizing module 'lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1244]
INFO: [Synth 8-3491] module 'CB16CE_HXILINX_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:79' bound to instance 'XLXI_1' of component 'CB16CE_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1348]
INFO: [Synth 8-638] synthesizing module 'CB16CE_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'CB16CE_HXILINX_lab4_seven_segment_display' (2#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:90]
INFO: [Synth 8-3491] module 'M2_1_HXILINX_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:164' bound to instance 'XLXI_6' of component 'M2_1_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1356]
INFO: [Synth 8-638] synthesizing module 'M2_1_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:175]
INFO: [Synth 8-226] default block is never used [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'M2_1_HXILINX_lab4_seven_segment_display' (3#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:175]
INFO: [Synth 8-3491] module 'CB2CE_HXILINX_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:194' bound to instance 'XLXI_7' of component 'CB2CE_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1362]
INFO: [Synth 8-638] synthesizing module 'CB2CE_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'CB2CE_HXILINX_lab4_seven_segment_display' (4#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:207]
INFO: [Synth 8-3491] module 'D2_4E_HXILINX_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:119' bound to instance 'XLXI_11' of component 'D2_4E_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1371]
INFO: [Synth 8-638] synthesizing module 'D2_4E_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:133]
INFO: [Synth 8-226] default block is never used [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:143]
WARNING: [Synth 8-6014] Unused sequential element sel_reg was removed.  [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'D2_4E_HXILINX_lab4_seven_segment_display' (5#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:133]
INFO: [Synth 8-3491] module 'Multiplexer_16to4_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1077' bound to instance 'XLXI_13' of component 'Multiplexer_16to4_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1380]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_16to4_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1083]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_19' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1118]
INFO: [Synth 8-638] synthesizing module 'AND2' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (6#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_30' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1123]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_31' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1128]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_32' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1133]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_33' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1138]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_34' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1143]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_35' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1148]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_36' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1153]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_37' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1158]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_38' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1163]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_39' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1168]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_40' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1173]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_41' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1178]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_42' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1183]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_43' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1188]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_44' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1193]
INFO: [Synth 8-3491] module 'OR4' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25941' bound to instance 'XLXI_49' of component 'OR4' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1198]
INFO: [Synth 8-638] synthesizing module 'OR4' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25941]
INFO: [Synth 8-256] done synthesizing module 'OR4' (7#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25941]
INFO: [Synth 8-3491] module 'OR4' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25941' bound to instance 'XLXI_50' of component 'OR4' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1205]
INFO: [Synth 8-3491] module 'OR4' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25941' bound to instance 'XLXI_52' of component 'OR4' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1212]
INFO: [Synth 8-3491] module 'OR4' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25941' bound to instance 'XLXI_53' of component 'OR4' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1219]
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_16to4_MUSER_lab4_seven_segment_display' (8#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1083]
INFO: [Synth 8-3491] module 'INV4_HXILINX_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:26' bound to instance 'XLXI_14' of component 'INV4_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1385]
INFO: [Synth 8-638] synthesizing module 'INV4_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'INV4_HXILINX_lab4_seven_segment_display' (9#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:41]
INFO: [Synth 8-3491] module 'bit4_to_bus_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1034' bound to instance 'XLXI_15' of component 'bit4_to_bus_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1395]
INFO: [Synth 8-638] synthesizing module 'bit4_to_bus_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1042]
INFO: [Synth 8-3491] module 'BUF' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:567' bound to instance 'XLXI_1' of component 'BUF' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1051]
INFO: [Synth 8-638] synthesizing module 'BUF' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (10#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-3491] module 'BUF' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:567' bound to instance 'XLXI_2' of component 'BUF' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1055]
INFO: [Synth 8-3491] module 'BUF' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:567' bound to instance 'XLXI_3' of component 'BUF' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1059]
INFO: [Synth 8-3491] module 'BUF' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:567' bound to instance 'XLXI_4' of component 'BUF' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1063]
INFO: [Synth 8-256] done synthesizing module 'bit4_to_bus_MUSER_lab4_seven_segment_display' (11#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1042]
INFO: [Synth 8-3491] module 'bit4_to_bus_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1034' bound to instance 'XLXI_16' of component 'bit4_to_bus_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1402]
INFO: [Synth 8-3491] module 'msb_of_counter_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1006' bound to instance 'XLXI_17' of component 'msb_of_counter_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1409]
INFO: [Synth 8-638] synthesizing module 'msb_of_counter_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1011]
INFO: [Synth 8-3491] module 'BUF' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:567' bound to instance 'XLXI_1' of component 'BUF' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1020]
INFO: [Synth 8-256] done synthesizing module 'msb_of_counter_MUSER_lab4_seven_segment_display' (12#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1011]
INFO: [Synth 8-3491] module 'binary_to_7_segment_display_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:883' bound to instance 'XLXI_24' of component 'binary_to_7_segment_display_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1413]
INFO: [Synth 8-638] synthesizing module 'binary_to_7_segment_display_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:888]
INFO: [Synth 8-3491] module 'Acathode_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:769' bound to instance 'XLXI_1' of component 'Acathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:940]
INFO: [Synth 8-638] synthesizing module 'Acathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:774]
INFO: [Synth 8-3491] module 'OR6_HXILINX_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:53' bound to instance 'XLXI_1' of component 'OR6_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:832]
INFO: [Synth 8-638] synthesizing module 'OR6_HXILINX_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'OR6_HXILINX_lab4_seven_segment_display' (13#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:67]
INFO: [Synth 8-3491] module 'AND2B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:49' bound to instance 'XLXI_2' of component 'AND2B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:841]
INFO: [Synth 8-638] synthesizing module 'AND2B2' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:49]
INFO: [Synth 8-256] done synthesizing module 'AND2B2' (14#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:49]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_3' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:846]
INFO: [Synth 8-638] synthesizing module 'AND2B1' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25]
INFO: [Synth 8-256] done synthesizing module 'AND2B1' (15#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_4' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:851]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_5' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:856]
INFO: [Synth 8-3491] module 'AND3B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:72' bound to instance 'XLXI_6' of component 'AND3B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:861]
INFO: [Synth 8-638] synthesizing module 'AND3B1' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:72]
INFO: [Synth 8-256] done synthesizing module 'AND3B1' (16#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:72]
INFO: [Synth 8-3491] module 'AND3B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:84' bound to instance 'XLXI_7' of component 'AND3B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:867]
INFO: [Synth 8-638] synthesizing module 'AND3B2' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:84]
INFO: [Synth 8-256] done synthesizing module 'AND3B2' (17#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:84]
INFO: [Synth 8-256] done synthesizing module 'Acathode_MUSER_lab4_seven_segment_display' (18#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:774]
INFO: [Synth 8-3491] module 'Bcathode_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:677' bound to instance 'XLXI_2' of component 'Bcathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:944]
INFO: [Synth 8-638] synthesizing module 'Bcathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:682]
INFO: [Synth 8-3491] module 'OR5' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26006' bound to instance 'XLXI_1' of component 'OR5' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:723]
INFO: [Synth 8-638] synthesizing module 'OR5' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26006]
INFO: [Synth 8-256] done synthesizing module 'OR5' (19#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26006]
INFO: [Synth 8-3491] module 'AND2B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:49' bound to instance 'XLXI_2' of component 'AND2B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:731]
INFO: [Synth 8-3491] module 'AND2B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:49' bound to instance 'XLXI_7' of component 'AND2B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:736]
INFO: [Synth 8-3491] module 'AND3B3' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:96' bound to instance 'XLXI_8' of component 'AND3B3' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:741]
INFO: [Synth 8-638] synthesizing module 'AND3B3' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:96]
INFO: [Synth 8-256] done synthesizing module 'AND3B3' (20#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:96]
INFO: [Synth 8-3491] module 'AND3B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:72' bound to instance 'XLXI_9' of component 'AND3B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:747]
INFO: [Synth 8-3491] module 'AND3B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:72' bound to instance 'XLXI_10' of component 'AND3B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:753]
INFO: [Synth 8-256] done synthesizing module 'Bcathode_MUSER_lab4_seven_segment_display' (21#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:682]
INFO: [Synth 8-3491] module 'Ccathode_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:597' bound to instance 'XLXI_3' of component 'Ccathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:948]
INFO: [Synth 8-638] synthesizing module 'Ccathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:602]
INFO: [Synth 8-3491] module 'OR5' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26006' bound to instance 'XLXI_1' of component 'OR5' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:634]
INFO: [Synth 8-3491] module 'AND2B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:49' bound to instance 'XLXI_2' of component 'AND2B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:642]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_3' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:647]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_4' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:652]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_5' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:657]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_6' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:662]
INFO: [Synth 8-256] done synthesizing module 'Ccathode_MUSER_lab4_seven_segment_display' (22#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:602]
INFO: [Synth 8-3491] module 'Dcathode_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:504' bound to instance 'XLXI_4' of component 'Dcathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:952]
INFO: [Synth 8-638] synthesizing module 'Dcathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:509]
INFO: [Synth 8-3491] module 'OR5' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26006' bound to instance 'XLXI_1' of component 'OR5' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:550]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_2' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:558]
INFO: [Synth 8-3491] module 'AND3B3' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:96' bound to instance 'XLXI_3' of component 'AND3B3' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:563]
INFO: [Synth 8-3491] module 'AND3B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:72' bound to instance 'XLXI_4' of component 'AND3B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:569]
INFO: [Synth 8-3491] module 'AND3B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:72' bound to instance 'XLXI_5' of component 'AND3B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:575]
INFO: [Synth 8-3491] module 'AND3B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:72' bound to instance 'XLXI_6' of component 'AND3B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:581]
INFO: [Synth 8-256] done synthesizing module 'Dcathode_MUSER_lab4_seven_segment_display' (23#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:509]
INFO: [Synth 8-3491] module 'Ecathode_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:425' bound to instance 'XLXI_5' of component 'Ecathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:956]
INFO: [Synth 8-638] synthesizing module 'Ecathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:430]
INFO: [Synth 8-3491] module 'OR4' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25941' bound to instance 'XLXI_1' of component 'OR4' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:467]
INFO: [Synth 8-3491] module 'AND2B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:49' bound to instance 'XLXI_2' of component 'AND2B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:474]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_3' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:479]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_4' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:484]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_5' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:489]
INFO: [Synth 8-256] done synthesizing module 'Ecathode_MUSER_lab4_seven_segment_display' (24#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:430]
INFO: [Synth 8-3491] module 'Fcathode_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:329' bound to instance 'XLXI_6' of component 'Fcathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:960]
INFO: [Synth 8-638] synthesizing module 'Fcathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:334]
INFO: [Synth 8-3491] module 'OR5' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26006' bound to instance 'XLXI_1' of component 'OR5' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:381]
INFO: [Synth 8-3491] module 'AND2B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:49' bound to instance 'XLXI_2' of component 'AND2B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:389]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_3' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:394]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_4' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:399]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_5' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:404]
INFO: [Synth 8-3491] module 'AND3B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:84' bound to instance 'XLXI_6' of component 'AND3B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:409]
INFO: [Synth 8-256] done synthesizing module 'Fcathode_MUSER_lab4_seven_segment_display' (25#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:334]
INFO: [Synth 8-3491] module 'Gcathode_MUSER_lab4_seven_segment_display' declared at '/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:240' bound to instance 'XLXI_7' of component 'Gcathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:964]
INFO: [Synth 8-638] synthesizing module 'Gcathode_MUSER_lab4_seven_segment_display' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:245]
INFO: [Synth 8-3491] module 'OR5' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:26006' bound to instance 'XLXI_1' of component 'OR5' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:285]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_2' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:293]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_3' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:298]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_4' of component 'AND2B1' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:303]
INFO: [Synth 8-3491] module 'AND2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_5' of component 'AND2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:308]
INFO: [Synth 8-3491] module 'AND3B2' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:84' bound to instance 'XLXI_7' of component 'AND3B2' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:313]
INFO: [Synth 8-256] done synthesizing module 'Gcathode_MUSER_lab4_seven_segment_display' (26#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:245]
INFO: [Synth 8-3491] module 'INV' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579' bound to instance 'XLXI_8' of component 'INV' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:968]
INFO: [Synth 8-638] synthesizing module 'INV' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579]
INFO: [Synth 8-256] done synthesizing module 'INV' (27#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579]
INFO: [Synth 8-3491] module 'INV' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579' bound to instance 'XLXI_9' of component 'INV' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:972]
INFO: [Synth 8-3491] module 'INV' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579' bound to instance 'XLXI_10' of component 'INV' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:976]
INFO: [Synth 8-3491] module 'INV' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579' bound to instance 'XLXI_11' of component 'INV' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:980]
INFO: [Synth 8-3491] module 'INV' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579' bound to instance 'XLXI_12' of component 'INV' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:984]
INFO: [Synth 8-3491] module 'INV' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579' bound to instance 'XLXI_13' of component 'INV' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:988]
INFO: [Synth 8-3491] module 'INV' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17579' bound to instance 'XLXI_14' of component 'INV' [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:992]
INFO: [Synth 8-256] done synthesizing module 'binary_to_7_segment_display_MUSER_lab4_seven_segment_display' (28#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:888]
INFO: [Synth 8-256] done synthesizing module 'lab4_seven_segment_display' (29#1) [/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd:1244]
INFO: [Synth 8-3491] module 'register_my' declared at '/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:28' bound to instance 'a0register' of component 'register_my' [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:175]
INFO: [Synth 8-638] synthesizing module 'register_my' [/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:34]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FD' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723' bound to instance 'XLXI_1' of component 'FD' [/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:45]
INFO: [Synth 8-638] synthesizing module 'FD' [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FD' (30#1) [/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FD' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723' bound to instance 'XLXI_2' of component 'FD' [/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:50]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FD' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723' bound to instance 'XLXI_3' of component 'FD' [/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:55]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FD' declared at '/media/udit01/files/opt/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723' bound to instance 'XLXI_4' of component 'FD' [/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'register_my' (31#1) [/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:34]
INFO: [Synth 8-3491] module 'register_my' declared at '/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:28' bound to instance 'a1register' of component 'register_my' [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:181]
INFO: [Synth 8-3491] module 'register_my' declared at '/media/udit01/files/linuxDownloads/FINAL/register_my.vhd:28' bound to instance 'b0register' of component 'register_my' [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:188]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'gcd_calculation' [/media/udit01/files/linuxDownloads/FINAL/am/gcd_calculation.vhd:40]
ERROR: [Synth 8-673] unsupported clock expression [/media/udit01/files/linuxDownloads/FINAL/am/gcd_calculation.vhd:54]
ERROR: [Synth 8-27] else clause after check for clock not supported [/media/udit01/files/linuxDownloads/FINAL/am/gcd_calculation.vhd:54]
ERROR: [Synth 8-285] failed synthesizing module 'gcd_calculation' [/media/udit01/files/linuxDownloads/FINAL/am/gcd_calculation.vhd:40]
ERROR: [Synth 8-285] failed synthesizing module 'lab5_gcd' [/media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6742.543 ; gain = 0.000 ; free physical = 277 ; free virtual = 10450
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 6742.543 ; gain = 0.000 ; free physical = 277 ; free virtual = 10450
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
remove_files  /media/udit01/files/linuxDownloads/FINAL/lab5_gcd/lab5_gcd.vhd
remove_files  {/media/udit01/files/linuxDownloads/FINAL/lab4_seven_segment_display.vhd /media/udit01/files/linuxDownloads/FINAL/checker.vhd /media/udit01/files/linuxDownloads/FINAL/am/gcd_calculation.vhd /media/udit01/files/linuxDownloads/FINAL/register_my.vhd}
add_files -norecurse {{/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab5_gcd.vhd} {/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/gcd_calculation.vhd} {/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/register_my.vhd} {/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/checker.vhd} {/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab4_seven_segment_display.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
ERROR: [Synth 8-2715] syntax error near \ [/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/checker.vhd:21]
ERROR: [Synth 8-2715] syntax error near \ [/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/checker.vhd:22]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 6794.285 ; gain = 0.000 ; free physical = 349 ; free virtual = 10454
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near \ [/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/checker.vhd:21]
ERROR: [Synth 8-2715] syntax error near \ [/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/checker.vhd:21]
ERROR: [Synth 8-2715] syntax error near \ [/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/checker.vhd:22]
ERROR: [Synth 8-2715] syntax error near \ [/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/checker.vhd:22]
INFO: [Synth 8-2810] unit checking ignored due to previous errors [/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/checker.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 6794.285 ; gain = 0.000 ; free physical = 368 ; free virtual = 10472
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/checker.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity checker
ERROR: [VRFC 10-1412] syntax error near \ [/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/checker.vhd:21]
ERROR: [VRFC 10-1412] syntax error near \ [/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/checker.vhd:22]
ERROR: [VRFC 10-1504] unit checking ignored due to previous errors [/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/checker.vhd:13]
INFO: [VRFC 10-240] VHDL file /media/udit01/files/linuxDownloads/FINAL/Untitled Folder/checker.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/gcd_calculation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gcd_calculation
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/register_my.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_my
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/checker.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity checker
ERROR: [VRFC 10-1412] syntax error near \ [/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/checker.vhd:21]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/checker.vhd:21]
ERROR: [VRFC 10-1504] unit checking ignored due to previous errors [/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/checker.vhd:13]
INFO: [VRFC 10-240] VHDL file /media/udit01/files/linuxDownloads/FINAL/Untitled Folder/checker.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/gcd_calculation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gcd_calculation
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/register_my.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_my
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/checker.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity checker
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/gcd_calculation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gcd_calculation
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/register_my.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_my
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 3204de79986141f9b3b441f86b3d2ffa --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_tb_behav xil_defaultlib.lab5_gcd_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] cb16ce remains a black-box since it has no binding entity [/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab5_gcd.vhd:139]
WARNING: [VRFC 10-122] cb16ce remains a black-box since it has no binding entity [/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab5_gcd.vhd:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture checking of entity xil_defaultlib.checker [checker_default]
Compiling architecture behavioral of entity xil_defaultlib.CB16CE_HXILINX_lab4_seven_segment_display [cb16ce_hxilinx_lab4_seven_segmen...]
Compiling architecture m2_1_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.M2_1_HXILINX_lab4_seven_segment_display [m2_1_hxilinx_lab4_seven_segment_...]
Compiling architecture behavioral of entity xil_defaultlib.CB2CE_HXILINX_lab4_seven_segment_display [cb2ce_hxilinx_lab4_seven_segment...]
Compiling architecture d2_4e_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.D2_4E_HXILINX_lab4_seven_segment_display [d2_4e_hxilinx_lab4_seven_segment...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture and2_v of entity unisim.AND2 [and2_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture or4_v of entity unisim.OR4 [or4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_16to4_MUSER_lab4_seven_segment_display [multiplexer_16to4_muser_lab4_sev...]
Compiling architecture inv4_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.INV4_HXILINX_lab4_seven_segment_display [inv4_hxilinx_lab4_seven_segment_...]
Compiling architecture buf_v of entity unisim.BUF [buf_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4_to_bus_MUSER_lab4_seven_segment_display [bit4_to_bus_muser_lab4_seven_seg...]
Compiling architecture behavioral of entity xil_defaultlib.msb_of_counter_MUSER_lab4_seven_segment_display [msb_of_counter_muser_lab4_seven_...]
Compiling architecture or6_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.OR6_HXILINX_lab4_seven_segment_display [or6_hxilinx_lab4_seven_segment_d...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture and2b2_v of entity unisim.AND2B2 [and2b2_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture and2b1_v of entity unisim.AND2B1 [and2b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture and3b1_v of entity unisim.AND3B1 [and3b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture and3b2_v of entity unisim.AND3B2 [and3b2_default]
Compiling architecture behavioral of entity xil_defaultlib.Acathode_MUSER_lab4_seven_segment_display [acathode_muser_lab4_seven_segmen...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture or5_v of entity unisim.OR5 [or5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture and3b3_v of entity unisim.AND3B3 [and3b3_default]
Compiling architecture behavioral of entity xil_defaultlib.Bcathode_MUSER_lab4_seven_segment_display [bcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ccathode_MUSER_lab4_seven_segment_display [ccathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Dcathode_MUSER_lab4_seven_segment_display [dcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ecathode_MUSER_lab4_seven_segment_display [ecathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Fcathode_MUSER_lab4_seven_segment_display [fcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Gcathode_MUSER_lab4_seven_segment_display [gcathode_muser_lab4_seven_segmen...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.binary_to_7_segment_display_MUSER_lab4_seven_segment_display [binary_to_7_segment_display_muse...]
Compiling architecture behavioral of entity xil_defaultlib.lab4_seven_segment_display [lab4_seven_segment_display_defau...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.register_my [register_my_default]
Compiling architecture gcd_calculation of entity xil_defaultlib.gcd_calculation [gcd_calculation_default]
Compiling architecture lab5_gcd of entity xil_defaultlib.lab5_gcd [lab5_gcd_default]
Compiling architecture behavior of entity xil_defaultlib.lab5_gcd_tb
Built simulation snapshot lab5_gcd_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav/xsim.dir/lab5_gcd_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 28 21:13:17 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_gcd_tb_behav -key {Behavioral:sim_1:Functional:lab5_gcd_tb} -tclbatch {lab5_gcd_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab5_gcd_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Test failure. Please check the waveform
Time: 160 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 160 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 170 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 190 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 490 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 500 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 510 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 810 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 820 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 830 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 900 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 910 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 920 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 930 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 940 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 950 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 960 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 970 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 980 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 990 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 1 us  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_gcd_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6858.262 ; gain = 31.938 ; free physical = 308 ; free virtual = 10264
run 100 ns
Error: Incorrect cathode value
Time: 1010 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
run 100 ns
Error: Something wrong, try again
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/checker.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity checker
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/gcd_calculation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gcd_calculation
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/register_my.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_my
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 3204de79986141f9b3b441f86b3d2ffa --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_tb_behav xil_defaultlib.lab5_gcd_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] cb16ce remains a black-box since it has no binding entity [/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab5_gcd.vhd:139]
WARNING: [VRFC 10-122] cb16ce remains a black-box since it has no binding entity [/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab5_gcd.vhd:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture checking of entity xil_defaultlib.checker [checker_default]
Compiling architecture behavioral of entity xil_defaultlib.CB16CE_HXILINX_lab4_seven_segment_display [cb16ce_hxilinx_lab4_seven_segmen...]
Compiling architecture m2_1_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.M2_1_HXILINX_lab4_seven_segment_display [m2_1_hxilinx_lab4_seven_segment_...]
Compiling architecture behavioral of entity xil_defaultlib.CB2CE_HXILINX_lab4_seven_segment_display [cb2ce_hxilinx_lab4_seven_segment...]
Compiling architecture d2_4e_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.D2_4E_HXILINX_lab4_seven_segment_display [d2_4e_hxilinx_lab4_seven_segment...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture and2_v of entity unisim.AND2 [and2_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture or4_v of entity unisim.OR4 [or4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_16to4_MUSER_lab4_seven_segment_display [multiplexer_16to4_muser_lab4_sev...]
Compiling architecture inv4_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.INV4_HXILINX_lab4_seven_segment_display [inv4_hxilinx_lab4_seven_segment_...]
Compiling architecture buf_v of entity unisim.BUF [buf_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4_to_bus_MUSER_lab4_seven_segment_display [bit4_to_bus_muser_lab4_seven_seg...]
Compiling architecture behavioral of entity xil_defaultlib.msb_of_counter_MUSER_lab4_seven_segment_display [msb_of_counter_muser_lab4_seven_...]
Compiling architecture or6_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.OR6_HXILINX_lab4_seven_segment_display [or6_hxilinx_lab4_seven_segment_d...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture and2b2_v of entity unisim.AND2B2 [and2b2_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture and2b1_v of entity unisim.AND2B1 [and2b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture and3b1_v of entity unisim.AND3B1 [and3b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture and3b2_v of entity unisim.AND3B2 [and3b2_default]
Compiling architecture behavioral of entity xil_defaultlib.Acathode_MUSER_lab4_seven_segment_display [acathode_muser_lab4_seven_segmen...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture or5_v of entity unisim.OR5 [or5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture and3b3_v of entity unisim.AND3B3 [and3b3_default]
Compiling architecture behavioral of entity xil_defaultlib.Bcathode_MUSER_lab4_seven_segment_display [bcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ccathode_MUSER_lab4_seven_segment_display [ccathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Dcathode_MUSER_lab4_seven_segment_display [dcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ecathode_MUSER_lab4_seven_segment_display [ecathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Fcathode_MUSER_lab4_seven_segment_display [fcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Gcathode_MUSER_lab4_seven_segment_display [gcathode_muser_lab4_seven_segmen...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.binary_to_7_segment_display_MUSER_lab4_seven_segment_display [binary_to_7_segment_display_muse...]
Compiling architecture behavioral of entity xil_defaultlib.lab4_seven_segment_display [lab4_seven_segment_display_defau...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.register_my [register_my_default]
Compiling architecture gcd_calculation of entity xil_defaultlib.gcd_calculation [gcd_calculation_default]
Compiling architecture lab5_gcd of entity xil_defaultlib.lab5_gcd [lab5_gcd_default]
Compiling architecture behavior of entity xil_defaultlib.lab5_gcd_tb
Built simulation snapshot lab5_gcd_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav/xsim.dir/lab5_gcd_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 28 21:44:53 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_gcd_tb_behav -key {Behavioral:sim_1:Functional:lab5_gcd_tb} -tclbatch {lab5_gcd_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab5_gcd_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Test failure. Please check the waveform
Time: 160 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 160 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 170 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 190 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 490 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 500 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 510 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 810 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 820 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 830 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 900 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 910 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 920 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 930 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 940 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 950 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 960 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 970 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 980 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 990 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 1 us  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_gcd_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 6922.184 ; gain = 0.000 ; free physical = 459 ; free virtual = 10581
run 1000 ns
Error: Incorrect cathode value
Time: 1010 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 1100 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 1140 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Something wrong, try again
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/checker.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity checker
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/gcd_calculation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gcd_calculation
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/register_my.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_my
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 3204de79986141f9b3b441f86b3d2ffa --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_tb_behav xil_defaultlib.lab5_gcd_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] cb16ce remains a black-box since it has no binding entity [/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab5_gcd.vhd:139]
WARNING: [VRFC 10-122] cb16ce remains a black-box since it has no binding entity [/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab5_gcd.vhd:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture checking of entity xil_defaultlib.checker [checker_default]
Compiling architecture behavioral of entity xil_defaultlib.CB16CE_HXILINX_lab4_seven_segment_display [cb16ce_hxilinx_lab4_seven_segmen...]
Compiling architecture m2_1_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.M2_1_HXILINX_lab4_seven_segment_display [m2_1_hxilinx_lab4_seven_segment_...]
Compiling architecture behavioral of entity xil_defaultlib.CB2CE_HXILINX_lab4_seven_segment_display [cb2ce_hxilinx_lab4_seven_segment...]
Compiling architecture d2_4e_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.D2_4E_HXILINX_lab4_seven_segment_display [d2_4e_hxilinx_lab4_seven_segment...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture and2_v of entity unisim.AND2 [and2_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture or4_v of entity unisim.OR4 [or4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_16to4_MUSER_lab4_seven_segment_display [multiplexer_16to4_muser_lab4_sev...]
Compiling architecture inv4_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.INV4_HXILINX_lab4_seven_segment_display [inv4_hxilinx_lab4_seven_segment_...]
Compiling architecture buf_v of entity unisim.BUF [buf_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4_to_bus_MUSER_lab4_seven_segment_display [bit4_to_bus_muser_lab4_seven_seg...]
Compiling architecture behavioral of entity xil_defaultlib.msb_of_counter_MUSER_lab4_seven_segment_display [msb_of_counter_muser_lab4_seven_...]
Compiling architecture or6_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.OR6_HXILINX_lab4_seven_segment_display [or6_hxilinx_lab4_seven_segment_d...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture and2b2_v of entity unisim.AND2B2 [and2b2_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture and2b1_v of entity unisim.AND2B1 [and2b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture and3b1_v of entity unisim.AND3B1 [and3b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture and3b2_v of entity unisim.AND3B2 [and3b2_default]
Compiling architecture behavioral of entity xil_defaultlib.Acathode_MUSER_lab4_seven_segment_display [acathode_muser_lab4_seven_segmen...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture or5_v of entity unisim.OR5 [or5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture and3b3_v of entity unisim.AND3B3 [and3b3_default]
Compiling architecture behavioral of entity xil_defaultlib.Bcathode_MUSER_lab4_seven_segment_display [bcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ccathode_MUSER_lab4_seven_segment_display [ccathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Dcathode_MUSER_lab4_seven_segment_display [dcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ecathode_MUSER_lab4_seven_segment_display [ecathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Fcathode_MUSER_lab4_seven_segment_display [fcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Gcathode_MUSER_lab4_seven_segment_display [gcathode_muser_lab4_seven_segmen...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.binary_to_7_segment_display_MUSER_lab4_seven_segment_display [binary_to_7_segment_display_muse...]
Compiling architecture behavioral of entity xil_defaultlib.lab4_seven_segment_display [lab4_seven_segment_display_defau...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.register_my [register_my_default]
Compiling architecture gcd_calculation of entity xil_defaultlib.gcd_calculation [gcd_calculation_default]
Compiling architecture lab5_gcd of entity xil_defaultlib.lab5_gcd [lab5_gcd_default]
Compiling architecture behavior of entity xil_defaultlib.lab5_gcd_tb
Built simulation snapshot lab5_gcd_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav/xsim.dir/lab5_gcd_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 28 21:47:36 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_gcd_tb_behav -key {Behavioral:sim_1:Functional:lab5_gcd_tb} -tclbatch {lab5_gcd_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab5_gcd_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Test failure. Please check the waveform
Time: 160 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 160 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 170 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 190 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 490 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 500 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 510 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 810 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 820 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 830 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 900 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 910 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 920 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 930 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 940 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 950 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 960 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 970 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 980 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 990 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 1 us  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_gcd_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1100 ns
Error: Incorrect cathode value
Time: 1010 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 1100 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 1140 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Something wrong, try again
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
add_files -norecurse {{/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/counter.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/checker.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity checker
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CB16CE
INFO: [VRFC 10-307] analyzing entity as
ERROR: [VRFC 10-1412] syntax error near ) [/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/counter.vhd:50]
ERROR: [VRFC 10-1412] syntax error near component [/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/counter.vhd:58]
ERROR: [VRFC 10-1412] syntax error near component [/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/counter.vhd:65]
ERROR: [VRFC 10-91] hu_set is not declared [/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/counter.vhd:67]
ERROR: [VRFC 10-91] cb16ce_hxilinx_as is not declared [/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/counter.vhd:69]
ERROR: [VRFC 10-1012] mismatch on label ; expected as [/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/counter.vhd:77]
ERROR: [VRFC 10-1504] unit as ignored due to previous errors [/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/counter.vhd:49]
INFO: [VRFC 10-240] VHDL file /media/udit01/files/linuxDownloads/FINAL/Untitled Folder/counter.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/gcd_calculation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gcd_calculation
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/register_my.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_my
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
remove_files  {{/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/counter.vhd}}
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/checker.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity checker
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/gcd_calculation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gcd_calculation
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/register_my.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_my
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 3204de79986141f9b3b441f86b3d2ffa --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_tb_behav xil_defaultlib.lab5_gcd_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] cb16ce remains a black-box since it has no binding entity [/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab5_gcd.vhd:139]
WARNING: [VRFC 10-122] cb16ce remains a black-box since it has no binding entity [/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab5_gcd.vhd:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture checking of entity xil_defaultlib.checker [checker_default]
Compiling architecture behavioral of entity xil_defaultlib.CB16CE_HXILINX_lab4_seven_segment_display [cb16ce_hxilinx_lab4_seven_segmen...]
Compiling architecture m2_1_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.M2_1_HXILINX_lab4_seven_segment_display [m2_1_hxilinx_lab4_seven_segment_...]
Compiling architecture behavioral of entity xil_defaultlib.CB2CE_HXILINX_lab4_seven_segment_display [cb2ce_hxilinx_lab4_seven_segment...]
Compiling architecture d2_4e_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.D2_4E_HXILINX_lab4_seven_segment_display [d2_4e_hxilinx_lab4_seven_segment...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture and2_v of entity unisim.AND2 [and2_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture or4_v of entity unisim.OR4 [or4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_16to4_MUSER_lab4_seven_segment_display [multiplexer_16to4_muser_lab4_sev...]
Compiling architecture inv4_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.INV4_HXILINX_lab4_seven_segment_display [inv4_hxilinx_lab4_seven_segment_...]
Compiling architecture buf_v of entity unisim.BUF [buf_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4_to_bus_MUSER_lab4_seven_segment_display [bit4_to_bus_muser_lab4_seven_seg...]
Compiling architecture behavioral of entity xil_defaultlib.msb_of_counter_MUSER_lab4_seven_segment_display [msb_of_counter_muser_lab4_seven_...]
Compiling architecture or6_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.OR6_HXILINX_lab4_seven_segment_display [or6_hxilinx_lab4_seven_segment_d...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture and2b2_v of entity unisim.AND2B2 [and2b2_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture and2b1_v of entity unisim.AND2B1 [and2b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture and3b1_v of entity unisim.AND3B1 [and3b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture and3b2_v of entity unisim.AND3B2 [and3b2_default]
Compiling architecture behavioral of entity xil_defaultlib.Acathode_MUSER_lab4_seven_segment_display [acathode_muser_lab4_seven_segmen...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture or5_v of entity unisim.OR5 [or5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture and3b3_v of entity unisim.AND3B3 [and3b3_default]
Compiling architecture behavioral of entity xil_defaultlib.Bcathode_MUSER_lab4_seven_segment_display [bcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ccathode_MUSER_lab4_seven_segment_display [ccathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Dcathode_MUSER_lab4_seven_segment_display [dcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ecathode_MUSER_lab4_seven_segment_display [ecathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Fcathode_MUSER_lab4_seven_segment_display [fcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Gcathode_MUSER_lab4_seven_segment_display [gcathode_muser_lab4_seven_segmen...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.binary_to_7_segment_display_MUSER_lab4_seven_segment_display [binary_to_7_segment_display_muse...]
Compiling architecture behavioral of entity xil_defaultlib.lab4_seven_segment_display [lab4_seven_segment_display_defau...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.register_my [register_my_default]
Compiling architecture gcd_calculation of entity xil_defaultlib.gcd_calculation [gcd_calculation_default]
Compiling architecture lab5_gcd of entity xil_defaultlib.lab5_gcd [lab5_gcd_default]
Compiling architecture behavior of entity xil_defaultlib.lab5_gcd_tb
Built simulation snapshot lab5_gcd_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav/xsim.dir/lab5_gcd_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 28 22:06:19 2017...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 7061.766 ; gain = 0.000 ; free physical = 218 ; free virtual = 10227
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_gcd_tb_behav -key {Behavioral:sim_1:Functional:lab5_gcd_tb} -tclbatch {lab5_gcd_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab5_gcd_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Test failure. Please check the waveform
Time: 160 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 160 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 170 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 190 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 490 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 500 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 510 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 810 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 820 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 830 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 900 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 910 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 920 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 930 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 940 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 950 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 960 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 970 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 980 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 990 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 1 us  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_gcd_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 7094.789 ; gain = 33.023 ; free physical = 210 ; free virtual = 10219
run 1100 ns
Error: Incorrect cathode value
Time: 1010 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 1100 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 1140 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Something wrong, try again
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/checker.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity checker
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/gcd_calculation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gcd_calculation
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/register_my.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_my
INFO: [VRFC 10-163] Analyzing VHDL file "/media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 3204de79986141f9b3b441f86b3d2ffa --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_tb_behav xil_defaultlib.lab5_gcd_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] cb16ce remains a black-box since it has no binding entity [/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab5_gcd.vhd:139]
WARNING: [VRFC 10-122] cb16ce remains a black-box since it has no binding entity [/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab5_gcd.vhd:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture checking of entity xil_defaultlib.checker [checker_default]
Compiling architecture behavioral of entity xil_defaultlib.CB16CE_HXILINX_lab4_seven_segment_display [cb16ce_hxilinx_lab4_seven_segmen...]
Compiling architecture m2_1_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.M2_1_HXILINX_lab4_seven_segment_display [m2_1_hxilinx_lab4_seven_segment_...]
Compiling architecture behavioral of entity xil_defaultlib.CB2CE_HXILINX_lab4_seven_segment_display [cb2ce_hxilinx_lab4_seven_segment...]
Compiling architecture d2_4e_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.D2_4E_HXILINX_lab4_seven_segment_display [d2_4e_hxilinx_lab4_seven_segment...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture and2_v of entity unisim.AND2 [and2_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture or4_v of entity unisim.OR4 [or4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_16to4_MUSER_lab4_seven_segment_display [multiplexer_16to4_muser_lab4_sev...]
Compiling architecture inv4_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.INV4_HXILINX_lab4_seven_segment_display [inv4_hxilinx_lab4_seven_segment_...]
Compiling architecture buf_v of entity unisim.BUF [buf_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4_to_bus_MUSER_lab4_seven_segment_display [bit4_to_bus_muser_lab4_seven_seg...]
Compiling architecture behavioral of entity xil_defaultlib.msb_of_counter_MUSER_lab4_seven_segment_display [msb_of_counter_muser_lab4_seven_...]
Compiling architecture or6_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.OR6_HXILINX_lab4_seven_segment_display [or6_hxilinx_lab4_seven_segment_d...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture and2b2_v of entity unisim.AND2B2 [and2b2_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture and2b1_v of entity unisim.AND2B1 [and2b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture and3b1_v of entity unisim.AND3B1 [and3b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture and3b2_v of entity unisim.AND3B2 [and3b2_default]
Compiling architecture behavioral of entity xil_defaultlib.Acathode_MUSER_lab4_seven_segment_display [acathode_muser_lab4_seven_segmen...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture or5_v of entity unisim.OR5 [or5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture and3b3_v of entity unisim.AND3B3 [and3b3_default]
Compiling architecture behavioral of entity xil_defaultlib.Bcathode_MUSER_lab4_seven_segment_display [bcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ccathode_MUSER_lab4_seven_segment_display [ccathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Dcathode_MUSER_lab4_seven_segment_display [dcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ecathode_MUSER_lab4_seven_segment_display [ecathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Fcathode_MUSER_lab4_seven_segment_display [fcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Gcathode_MUSER_lab4_seven_segment_display [gcathode_muser_lab4_seven_segmen...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.binary_to_7_segment_display_MUSER_lab4_seven_segment_display [binary_to_7_segment_display_muse...]
Compiling architecture behavioral of entity xil_defaultlib.lab4_seven_segment_display [lab4_seven_segment_display_defau...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.register_my [register_my_default]
Compiling architecture gcd_calculation of entity xil_defaultlib.gcd_calculation [gcd_calculation_default]
Compiling architecture lab5_gcd of entity xil_defaultlib.lab5_gcd [lab5_gcd_default]
Compiling architecture behavior of entity xil_defaultlib.lab5_gcd_tb
Built simulation snapshot lab5_gcd_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav/xsim.dir/lab5_gcd_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 28 22:45:31 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/udit01/files/linuxDownloads/FINAL/vivadoP/lab5_gcd/lab5_gcd.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_gcd_tb_behav -key {Behavioral:sim_1:Functional:lab5_gcd_tb} -tclbatch {lab5_gcd_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab5_gcd_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Incorrect cathode value
Time: 160 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 170 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 190 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 490 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 500 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 510 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 810 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 820 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 830 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 900 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 910 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 920 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 930 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 940 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 950 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 960 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 970 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 980 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 990 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 1 us  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_gcd_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7110.410 ; gain = 0.141 ; free physical = 206 ; free virtual = 11176
run 1100 ns
Error: Incorrect cathode value
Time: 1010 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
Error: Something wrong, try again
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
add_bp {/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab5_gcd.vhd} 126
remove_bps -file {/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab5_gcd.vhd} -line 126
add_bp {/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab5_gcd.vhd} 131
remove_bps -file {/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab5_gcd.vhd} -line 131
add_bp {/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab5_gcd.vhd} 132
remove_bps -file {/media/udit01/files/linuxDownloads/FINAL/Untitled Folder/lab5_gcd.vhd} -line 132
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 28 23:06:27 2017...
