git clone --depth 1 --no-tags https://github.com/vasudev287/test2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70352870
git clone --depth 1 --no-tags https://github.com/UCI-31L-Fall2016/Lab2_bonus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70617422
git clone --depth 1 --no-tags https://github.com/kierdavis/multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74306222
git clone --depth 1 --no-tags https://github.com/jayfurz/_teamNAME.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74250083
git clone --depth 1 --no-tags https://github.com/fl4shk/jolt160_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79614273
git clone --depth 1 --no-tags https://github.com/douglaskatz/reaction_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79852776
git clone --depth 1 --no-tags https://github.com/Xingyu96/CPEN311_lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60681519
git clone --depth 1 --no-tags https://github.com/dj08/ExperimentsWithSV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61522150
git clone --depth 1 --no-tags https://github.com/DavidBaensch/FPGACore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64740217
git clone --depth 1 --no-tags https://github.com/JVever/SystermVerilog-Exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64293514
git clone --depth 1 --no-tags https://github.com/JVever/From-Git.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64299210
git clone --depth 1 --no-tags https://github.com/elusive7/A-Mazing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64686794
git clone --depth 1 --no-tags https://github.com/satputeaditya/CRC_Block_MKW2xD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71300039
git clone --depth 1 --no-tags https://github.com/AlencarSN/Display_7_segmentos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75016671
git clone --depth 1 --no-tags https://github.com/anbirn/hello-world.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80219441
git clone --depth 1 --no-tags https://github.com/tsimons89/of_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80256926
git clone --depth 1 --no-tags https://github.com/harshmomaya/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80772334
git clone --depth 1 --no-tags https://github.com/rhgehring/uvmprimer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71315920
git clone --depth 1 --no-tags https://github.com/rhapsodykk/VLSI_System_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71876176
git clone --depth 1 --no-tags https://github.com/ZoranZomboratGoran/VerilogTrainee.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73319766
git clone --depth 1 --no-tags https://github.com/buraksibirlioglu/FPGA-Guitar-Hero.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/82177567
git clone --depth 1 --no-tags https://github.com/kevintownsend/memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79546172
git clone --depth 1 --no-tags https://github.com/monicanimm/finalproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75560673
git clone --depth 1 --no-tags https://github.com/DhatriPatel/Bidding-Arbitrator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77992455
git clone --depth 1 --no-tags https://github.com/ConnorBlair/ECE385_Lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/82623980
git clone --depth 1 --no-tags https://github.com/s-okai/sv-memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61682910
git clone --depth 1 --no-tags https://github.com/aditn/18341.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67459454
git clone --depth 1 --no-tags https://github.com/maltevesper/libprimitive.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69024031
git clone --depth 1 --no-tags https://github.com/elymquez/BPROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69704377
git clone --depth 1 --no-tags https://github.com/dawnliang/ee271.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70208070
git clone --depth 1 --no-tags https://github.com/nbkumar/eth_verification_Env.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63757214
git clone --depth 1 --no-tags https://github.com/nbkumar/candy_taster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64125479
git clone --depth 1 --no-tags https://github.com/krishswaroop/labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64364459
git clone --depth 1 --no-tags https://github.com/dirkxie/SystemVerilogSnippets.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61830405
git clone --depth 1 --no-tags https://github.com/mbusc1/Turing_Test_Midterm_Project_EECS_31L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71961558
git clone --depth 1 --no-tags https://github.com/enolla/Labyrinth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70981787
git clone --depth 1 --no-tags https://github.com/UCI-31L-Fall2016/Midterm-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71411720
git clone --depth 1 --no-tags https://github.com/sufex00/Mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74526347
git clone --depth 1 --no-tags https://github.com/apantol/FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71578586
git clone --depth 1 --no-tags https://github.com/KennethWilke/sv-dpram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72573590
git clone --depth 1 --no-tags https://github.com/KennethWilke/sv-clock-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73492365
git clone --depth 1 --no-tags https://github.com/jiruotong1024/ece437.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80072238
git clone --depth 1 --no-tags https://github.com/willcro/edu.umn.cs.melt.exts.ableC.concur.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80435653
git clone --depth 1 --no-tags https://github.com/gruwella/lc3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75651985
git clone --depth 1 --no-tags https://github.com/ndricimrr/Elevator-Control-System-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79354906
git clone --depth 1 --no-tags https://github.com/iMohannad/mips-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76763352
git clone --depth 1 --no-tags https://github.com/talitavaleria/PEM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75756842
git clone --depth 1 --no-tags https://github.com/luisspb/mic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68210175
git clone --depth 1 --no-tags https://github.com/UCI-31L-Fall2016/Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70001913
git clone --depth 1 --no-tags https://github.com/lgoedde/CPU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68539816
git clone --depth 1 --no-tags https://github.com/miguelangelo78/MinCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60973272
git clone --depth 1 --no-tags https://github.com/andrewparlane/FPGA_UVM_Components.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62916564
git clone --depth 1 --no-tags https://github.com/miguelangelo78/MIPS-uCoded.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61673995
git clone --depth 1 --no-tags https://github.com/xinpan1992/10g_MAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61457088
git clone --depth 1 --no-tags https://github.com/su2278370/andeas_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74087226
git clone --depth 1 --no-tags https://github.com/verification-gentleman-blog/testing_uvm_drivers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64989697
git clone --depth 1 --no-tags https://github.com/pichu0528/CSE141L-LAB3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67321690
git clone --depth 1 --no-tags https://github.com/SikkandarSulaiman/Distributed-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71652623
git clone --depth 1 --no-tags https://github.com/lucasebs/LucasEmanuelSantos_Ex01_MB_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74496937
git clone --depth 1 --no-tags https://github.com/ShichenLin/pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/81019382
git clone --depth 1 --no-tags https://github.com/ConsVin/fpu_sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59695546
git clone --depth 1 --no-tags https://github.com/lucasebs/LucasEmanuelSantos_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75343692
git clone --depth 1 --no-tags https://github.com/naveen4860/APB_prot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79910263
git clone --depth 1 --no-tags https://github.com/RodrigoFarias23D/Rodrigo_Ex02_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75445183
git clone --depth 1 --no-tags https://github.com/MicroSnail/fir_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77394021
git clone --depth 1 --no-tags https://github.com/laerty/Laerty_Ex02_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76055159
git clone --depth 1 --no-tags https://github.com/jvitale94/systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76131176
git clone --depth 1 --no-tags https://github.com/douglasleg1/DouglasDantas_7Segmentos_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74799744
git clone --depth 1 --no-tags https://github.com/MarlonCosta/Marlon_Decoder_7Seg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74847555
git clone --depth 1 --no-tags https://github.com/raymond88wang/CSE112L-Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/81884093
git clone --depth 1 --no-tags https://github.com/ADA007/SV_Test_Work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64243397
git clone --depth 1 --no-tags https://github.com/vasudev287/twisted-masala-dosa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64261229
git clone --depth 1 --no-tags https://github.com/m-liu/messageExtract.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69780627
git clone --depth 1 --no-tags https://github.com/KennethWilke/sv-graycode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72661683
git clone --depth 1 --no-tags https://github.com/verification-gentleman-blog/svaunit_sandbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62449754
git clone --depth 1 --no-tags https://github.com/AbisheikJeyaraj/ez8_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65026702
git clone --depth 1 --no-tags https://github.com/daniel13520cs/EE371Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59906950
git clone --depth 1 --no-tags https://github.com/apantol/FPGA-DSP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69737865
git clone --depth 1 --no-tags https://github.com/MiqueasGaldino/Miqueas_Decodificador7segmentos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74800093
git clone --depth 1 --no-tags https://github.com/alexbatista/MIPSProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74510952
git clone --depth 1 --no-tags https://github.com/AlfredoRodrigo/Alfredo_Ex01_MB_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74232826
git clone --depth 1 --no-tags https://github.com/douglasleg1/DouglasDantas_Ex01_MB_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74398478
git clone --depth 1 --no-tags https://github.com/alexram1313/DontMuxWithMe-CPU32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74438232
git clone --depth 1 --no-tags https://github.com/ShichenLin/NVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/81380418
git clone --depth 1 --no-tags https://github.com/hvt1244/MIPS-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/81679428
git clone --depth 1 --no-tags https://github.com/abrandemuehl/GameCubeFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75453638
git clone --depth 1 --no-tags https://github.com/xingengwang/Hardware-Vertifcation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75982178
git clone --depth 1 --no-tags https://github.com/ThiHenrique/ThiagoHenrique_Ex02_SV-master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76510456
git clone --depth 1 --no-tags https://github.com/xshangyong/uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78115307
git clone --depth 1 --no-tags https://github.com/DhatriPatel/NOC-as-a-Bus-Master-handles-CRC-as-a-Slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78006921
git clone --depth 1 --no-tags https://github.com/arifbozdag/Elevator-Similator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79587770
git clone --depth 1 --no-tags https://github.com/SkullKid4/SpaceInvaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79313182
git clone --depth 1 --no-tags https://github.com/thaiduong1309/64-bit-pipeline-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75321040
git clone --depth 1 --no-tags https://github.com/csgardn2/ece385_lab4_refactor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/81962284
git clone --depth 1 --no-tags https://github.com/orlandodan14/The-Odin-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/82213199
git clone --depth 1 --no-tags https://github.com/huangniuniu/dft_ral_model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65159558
git clone --depth 1 --no-tags https://github.com/rastogishubham/ECE437.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68895977
git clone --depth 1 --no-tags https://github.com/ajdunker/ECE437.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68764990
git clone --depth 1 --no-tags https://github.com/rpennell/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60740568
git clone --depth 1 --no-tags https://github.com/srzy1990/hdllab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65308609
