
Loading design for application trce from file machx02_256_impl1.ncd.
Design name: MyTopLevel
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-256HC
Package:     QFN32
Performance: 4
Loading device for application trce from file 'xo2c256.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.41.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Mon Sep 28 21:07:14 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o machx02_256_impl1.twr -gui -msgset /home/julien/Documents/git/3rd/SpinalJRC/lattice_build/machx02_256/promote.xml machx02_256_impl1.ncd machx02_256_impl1.prf 
Design file:     machx02_256_impl1.ncd
Preference file: machx02_256_impl1.prf
Device,speed:    LCMXO2-256HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "jtag_io_jtag_tck_c" 188.111000 MHz ;
            1033 items scored, 599 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 5.551ns (weighted slack = -11.102ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i6  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_135  (to jtag_io_jtag_tck_c -)

   Delay:               8.043ns  (33.0% logic, 67.0% route), 5 logic levels.

 Constraint Details:

      8.043ns physical path delay SLICE_78 to SLICE_39 exceeds
      2.658ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.492ns) by 5.551ns

 Physical Path Details:

      Data path SLICE_78 to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C6C.CLK to       R3C6C.Q0 SLICE_78 (from jtag_io_jtag_tck_c)
ROUTE         2     2.244       R3C6C.Q0 to       R3C5C.A0 jtag_ctrl_tap_instruction_6
CTOF_DEL    ---     0.495       R3C5C.A0 to       R3C5C.F0 SLICE_71
ROUTE         7     1.199       R3C5C.F0 to       R5C5D.C0 n14
CTOF_DEL    ---     0.495       R5C5D.C0 to       R5C5D.F0 SLICE_67
ROUTE         3     1.316       R5C5D.F0 to       R3C4C.A1 n15
CTOOFX_DEL  ---     0.721       R3C4C.A1 to     R3C4C.OFX0 mux_408_i1/SLICE_54
ROUTE         1     0.626     R3C4C.OFX0 to       R3C4B.D0 n1175
CTOF_DEL    ---     0.495       R3C4B.D0 to       R3C4B.F0 SLICE_39
ROUTE         1     0.000       R3C4B.F0 to      R3C4B.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    8.043   (33.0% logic, 67.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     3.535       30.PADDI to      R3C6C.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     3.535       30.PADDI to      R3C4B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.058ns (weighted slack = -10.116ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i6  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_135  (to jtag_io_jtag_tck_c -)

   Delay:               7.550ns  (35.2% logic, 64.8% route), 5 logic levels.

 Constraint Details:

      7.550ns physical path delay SLICE_78 to SLICE_39 exceeds
      2.658ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.492ns) by 5.058ns

 Physical Path Details:

      Data path SLICE_78 to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C6C.CLK to       R3C6C.Q0 SLICE_78 (from jtag_io_jtag_tck_c)
ROUTE         2     2.244       R3C6C.Q0 to       R3C5C.A0 jtag_ctrl_tap_instruction_6
CTOF_DEL    ---     0.495       R3C5C.A0 to       R3C5C.F0 SLICE_71
ROUTE         7     1.021       R3C5C.F0 to       R3C5C.B1 n14
CTOF_DEL    ---     0.495       R3C5C.B1 to       R3C5C.F1 SLICE_71
ROUTE         1     1.001       R3C5C.F1 to       R3C4C.B1 n1979
CTOOFX_DEL  ---     0.721       R3C4C.B1 to     R3C4C.OFX0 mux_408_i1/SLICE_54
ROUTE         1     0.626     R3C4C.OFX0 to       R3C4B.D0 n1175
CTOF_DEL    ---     0.495       R3C4B.D0 to       R3C4B.F0 SLICE_39
ROUTE         1     0.000       R3C4B.F0 to      R3C4B.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    7.550   (35.2% logic, 64.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     3.535       30.PADDI to      R3C6C.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     3.535       30.PADDI to      R3C4B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.995ns (weighted slack = -9.990ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i1  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_135  (to jtag_io_jtag_tck_c -)

   Delay:               7.487ns  (35.5% logic, 64.5% route), 5 logic levels.

 Constraint Details:

      7.487ns physical path delay SLICE_71 to SLICE_39 exceeds
      2.658ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.492ns) by 4.995ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C5C.CLK to       R3C5C.Q0 SLICE_71 (from jtag_io_jtag_tck_c)
ROUTE         9     1.868       R3C5C.Q0 to       R5C5A.A1 jtag_ctrl_tap_instruction_1
CTOF_DEL    ---     0.495       R5C5A.A1 to       R5C5A.F1 SLICE_69
ROUTE         2     1.019       R5C5A.F1 to       R5C5D.B0 n2318
CTOF_DEL    ---     0.495       R5C5D.B0 to       R5C5D.F0 SLICE_67
ROUTE         3     1.316       R5C5D.F0 to       R3C4C.A1 n15
CTOOFX_DEL  ---     0.721       R3C4C.A1 to     R3C4C.OFX0 mux_408_i1/SLICE_54
ROUTE         1     0.626     R3C4C.OFX0 to       R3C4B.D0 n1175
CTOF_DEL    ---     0.495       R3C4B.D0 to       R3C4B.F0 SLICE_39
ROUTE         1     0.000       R3C4B.F0 to      R3C4B.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    7.487   (35.5% logic, 64.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     3.535       30.PADDI to      R3C5C.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     3.535       30.PADDI to      R3C4B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.780ns (weighted slack = -9.560ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i0  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_135  (to jtag_io_jtag_tck_c -)

   Delay:               7.272ns  (36.6% logic, 63.4% route), 5 logic levels.

 Constraint Details:

      7.272ns physical path delay SLICE_53 to SLICE_39 exceeds
      2.658ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.492ns) by 4.780ns

 Physical Path Details:

      Data path SLICE_53 to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C5A.CLK to       R3C5A.Q1 SLICE_53 (from jtag_io_jtag_tck_c)
ROUTE        10     1.653       R3C5A.Q1 to       R5C5A.C1 jtag_ctrl_tap_instruction_0
CTOF_DEL    ---     0.495       R5C5A.C1 to       R5C5A.F1 SLICE_69
ROUTE         2     1.019       R5C5A.F1 to       R5C5D.B0 n2318
CTOF_DEL    ---     0.495       R5C5D.B0 to       R5C5D.F0 SLICE_67
ROUTE         3     1.316       R5C5D.F0 to       R3C4C.A1 n15
CTOOFX_DEL  ---     0.721       R3C4C.A1 to     R3C4C.OFX0 mux_408_i1/SLICE_54
ROUTE         1     0.626     R3C4C.OFX0 to       R3C4B.D0 n1175
CTOF_DEL    ---     0.495       R3C4B.D0 to       R3C4B.F0 SLICE_39
ROUTE         1     0.000       R3C4B.F0 to      R3C4B.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    7.272   (36.6% logic, 63.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     3.535       30.PADDI to      R3C5A.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     3.535       30.PADDI to      R3C4B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.337ns (weighted slack = -8.674ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i4  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_135  (to jtag_io_jtag_tck_c -)

   Delay:               6.829ns  (38.9% logic, 61.1% route), 5 logic levels.

 Constraint Details:

      6.829ns physical path delay SLICE_74 to SLICE_39 exceeds
      2.658ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.492ns) by 4.337ns

 Physical Path Details:

      Data path SLICE_74 to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C6B.CLK to       R3C6B.Q0 SLICE_74 (from jtag_io_jtag_tck_c)
ROUTE         2     1.030       R3C6B.Q0 to       R3C5C.B0 jtag_ctrl_tap_instruction_4
CTOF_DEL    ---     0.495       R3C5C.B0 to       R3C5C.F0 SLICE_71
ROUTE         7     1.199       R3C5C.F0 to       R5C5D.C0 n14
CTOF_DEL    ---     0.495       R5C5D.C0 to       R5C5D.F0 SLICE_67
ROUTE         3     1.316       R5C5D.F0 to       R3C4C.A1 n15
CTOOFX_DEL  ---     0.721       R3C4C.A1 to     R3C4C.OFX0 mux_408_i1/SLICE_54
ROUTE         1     0.626     R3C4C.OFX0 to       R3C4B.D0 n1175
CTOF_DEL    ---     0.495       R3C4B.D0 to       R3C4B.F0 SLICE_39
ROUTE         1     0.000       R3C4B.F0 to      R3C4B.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    6.829   (38.9% logic, 61.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     3.535       30.PADDI to      R3C6B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     3.535       30.PADDI to      R3C4B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.058ns (weighted slack = -8.116ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i5  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_135  (to jtag_io_jtag_tck_c -)

   Delay:               6.550ns  (40.6% logic, 59.4% route), 5 logic levels.

 Constraint Details:

      6.550ns physical path delay SLICE_74 to SLICE_39 exceeds
      2.658ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.492ns) by 4.058ns

 Physical Path Details:

      Data path SLICE_74 to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C6B.CLK to       R3C6B.Q1 SLICE_74 (from jtag_io_jtag_tck_c)
ROUTE         2     0.751       R3C6B.Q1 to       R3C5C.C0 jtag_ctrl_tap_instruction_5
CTOF_DEL    ---     0.495       R3C5C.C0 to       R3C5C.F0 SLICE_71
ROUTE         7     1.199       R3C5C.F0 to       R5C5D.C0 n14
CTOF_DEL    ---     0.495       R5C5D.C0 to       R5C5D.F0 SLICE_67
ROUTE         3     1.316       R5C5D.F0 to       R3C4C.A1 n15
CTOOFX_DEL  ---     0.721       R3C4C.A1 to     R3C4C.OFX0 mux_408_i1/SLICE_54
ROUTE         1     0.626     R3C4C.OFX0 to       R3C4B.D0 n1175
CTOF_DEL    ---     0.495       R3C4B.D0 to       R3C4B.F0 SLICE_39
ROUTE         1     0.000       R3C4B.F0 to      R3C4B.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    6.550   (40.6% logic, 59.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     3.535       30.PADDI to      R3C6B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     3.535       30.PADDI to      R3C4B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.940ns (weighted slack = -7.880ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i7  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_135  (to jtag_io_jtag_tck_c -)

   Delay:               6.432ns  (41.3% logic, 58.7% route), 5 logic levels.

 Constraint Details:

      6.432ns physical path delay SLICE_53 to SLICE_39 exceeds
      2.658ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.492ns) by 3.940ns

 Physical Path Details:

      Data path SLICE_53 to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C5A.CLK to       R3C5A.Q0 SLICE_53 (from jtag_io_jtag_tck_c)
ROUTE         2     0.633       R3C5A.Q0 to       R3C5C.D0 jtag_ctrl_tap_instruction_7
CTOF_DEL    ---     0.495       R3C5C.D0 to       R3C5C.F0 SLICE_71
ROUTE         7     1.199       R3C5C.F0 to       R5C5D.C0 n14
CTOF_DEL    ---     0.495       R5C5D.C0 to       R5C5D.F0 SLICE_67
ROUTE         3     1.316       R5C5D.F0 to       R3C4C.A1 n15
CTOOFX_DEL  ---     0.721       R3C4C.A1 to     R3C4C.OFX0 mux_408_i1/SLICE_54
ROUTE         1     0.626     R3C4C.OFX0 to       R3C4B.D0 n1175
CTOF_DEL    ---     0.495       R3C4B.D0 to       R3C4B.F0 SLICE_39
ROUTE         1     0.000       R3C4B.F0 to      R3C4B.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    6.432   (41.3% logic, 58.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     3.535       30.PADDI to      R3C5A.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     3.535       30.PADDI to      R3C4B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.927ns (weighted slack = -7.854ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_23_i0_i0  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_135  (to jtag_io_jtag_tck_c -)

   Delay:               6.419ns  (44.9% logic, 55.1% route), 5 logic levels.

 Constraint Details:

      6.419ns physical path delay SLICE_25 to SLICE_39 exceeds
      2.658ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.492ns) by 3.927ns

 Physical Path Details:

      Data path SLICE_25 to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C6C.CLK to       R4C6C.Q0 SLICE_25 (from jtag_io_jtag_tck_c)
ROUTE         2     1.164       R4C6C.Q0 to       R3C4D.D1 _zz_23_0
CTOOFX_DEL  ---     0.721       R3C4D.D1 to     R3C4D.OFX0 i1352/SLICE_55
ROUTE         1     0.744     R3C4D.OFX0 to       R3C5C.C1 n2117
CTOF_DEL    ---     0.495       R3C5C.C1 to       R3C5C.F1 SLICE_71
ROUTE         1     1.001       R3C5C.F1 to       R3C4C.B1 n1979
CTOOFX_DEL  ---     0.721       R3C4C.B1 to     R3C4C.OFX0 mux_408_i1/SLICE_54
ROUTE         1     0.626     R3C4C.OFX0 to       R3C4B.D0 n1175
CTOF_DEL    ---     0.495       R3C4B.D0 to       R3C4B.F0 SLICE_39
ROUTE         1     0.000       R3C4B.F0 to      R3C4B.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    6.419   (44.9% logic, 55.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     3.535       30.PADDI to      R4C6C.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     3.535       30.PADDI to      R3C4B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.844ns (weighted slack = -7.688ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i4  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_135  (to jtag_io_jtag_tck_c -)

   Delay:               6.336ns  (42.0% logic, 58.0% route), 5 logic levels.

 Constraint Details:

      6.336ns physical path delay SLICE_74 to SLICE_39 exceeds
      2.658ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.492ns) by 3.844ns

 Physical Path Details:

      Data path SLICE_74 to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C6B.CLK to       R3C6B.Q0 SLICE_74 (from jtag_io_jtag_tck_c)
ROUTE         2     1.030       R3C6B.Q0 to       R3C5C.B0 jtag_ctrl_tap_instruction_4
CTOF_DEL    ---     0.495       R3C5C.B0 to       R3C5C.F0 SLICE_71
ROUTE         7     1.021       R3C5C.F0 to       R3C5C.B1 n14
CTOF_DEL    ---     0.495       R3C5C.B1 to       R3C5C.F1 SLICE_71
ROUTE         1     1.001       R3C5C.F1 to       R3C4C.B1 n1979
CTOOFX_DEL  ---     0.721       R3C4C.B1 to     R3C4C.OFX0 mux_408_i1/SLICE_54
ROUTE         1     0.626     R3C4C.OFX0 to       R3C4B.D0 n1175
CTOF_DEL    ---     0.495       R3C4B.D0 to       R3C4B.F0 SLICE_39
ROUTE         1     0.000       R3C4B.F0 to      R3C4B.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    6.336   (42.0% logic, 58.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     3.535       30.PADDI to      R3C6B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     3.535       30.PADDI to      R3C4B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.780ns (weighted slack = -7.560ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i0  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_135  (to jtag_io_jtag_tck_c -)

   Delay:               6.272ns  (46.0% logic, 54.0% route), 5 logic levels.

 Constraint Details:

      6.272ns physical path delay SLICE_53 to SLICE_39 exceeds
      2.658ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.492ns) by 3.780ns

 Physical Path Details:

      Data path SLICE_53 to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C5A.CLK to       R3C5A.Q1 SLICE_53 (from jtag_io_jtag_tck_c)
ROUTE        10     1.017       R3C5A.Q1 to       R3C4D.A1 jtag_ctrl_tap_instruction_0
CTOOFX_DEL  ---     0.721       R3C4D.A1 to     R3C4D.OFX0 i1352/SLICE_55
ROUTE         1     0.744     R3C4D.OFX0 to       R3C5C.C1 n2117
CTOF_DEL    ---     0.495       R3C5C.C1 to       R3C5C.F1 SLICE_71
ROUTE         1     1.001       R3C5C.F1 to       R3C4C.B1 n1979
CTOOFX_DEL  ---     0.721       R3C4C.B1 to     R3C4C.OFX0 mux_408_i1/SLICE_54
ROUTE         1     0.626     R3C4C.OFX0 to       R3C4B.D0 n1175
CTOF_DEL    ---     0.495       R3C4B.D0 to       R3C4B.F0 SLICE_39
ROUTE         1     0.000       R3C4B.F0 to      R3C4B.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    6.272   (46.0% logic, 54.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     3.535       30.PADDI to      R3C5A.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     3.535       30.PADDI to      R3C4B.CLK jtag_io_jtag_tck_c
                  --------
                    3.535   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  60.909MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "jtag_io_jtag_tck_c"      |             |             |
188.111000 MHz ;                        |  188.111 MHz|   60.909 MHz|   5 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
n15                                     |       3|     240|     40.07%
                                        |        |        |
jtag_io_jtag_tck_c_enable_67            |      19|     190|     31.72%
                                        |        |        |
n14                                     |       7|     177|     29.55%
                                        |        |        |
n1391                                   |      10|     120|     20.03%
                                        |        |        |
jtag_ctrl_tap_fsm_state_1               |      22|      74|     12.35%
                                        |        |        |
n2318                                   |       2|      70|     11.69%
                                        |        |        |
jtag_ctrl_tap_fsm_state_3               |      24|      69|     11.52%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: jtag_io_jtag_tck_c   Source: jtag_io_jtag_tck.PAD   Loads: 51
   Covered under: FREQUENCY NET "jtag_io_jtag_tck_c" 188.111000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 599  Score: 992436
Cumulative negative slack: 900170

Constraints cover 1033 paths, 1 nets, and 541 connections (94.09% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Mon Sep 28 21:07:14 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o machx02_256_impl1.twr -gui -msgset /home/julien/Documents/git/3rd/SpinalJRC/lattice_build/machx02_256/promote.xml machx02_256_impl1.ncd machx02_256_impl1.prf 
Design file:     machx02_256_impl1.ncd
Preference file: machx02_256_impl1.prf
Device,speed:    LCMXO2-256HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "jtag_io_jtag_tck_c" 188.111000 MHz ;
            1033 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_15_i0_i14  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_15_i0_i13  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_11 to SLICE_66 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R5C4D.CLK to       R5C4D.Q0 SLICE_11 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R5C4D.Q0 to       R5C4C.M0 _zz_15_14 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     1.206       30.PADDI to      R5C4D.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     1.206       30.PADDI to      R5C4C.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_15_i0_i19  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_15_i0_i18  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_14 to SLICE_66 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R5C4A.CLK to       R5C4A.Q0 SLICE_14 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R5C4A.Q0 to       R5C4C.M1 _zz_15_19 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     1.206       30.PADDI to      R5C4A.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     1.206       30.PADDI to      R5C4C.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_15_i0_i24  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_15_i0_i23  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_17 to SLICE_70 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R5C6D.CLK to       R5C6D.Q0 SLICE_17 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R5C6D.Q0 to       R5C6A.M0 _zz_15_24 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     1.206       30.PADDI to      R5C6D.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     1.206       30.PADDI to      R5C6A.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_15_i0_i6  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_15_i0_i5  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_5 to SLICE_64 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_5 to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R4C5A.CLK to       R4C5A.Q0 SLICE_5 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R4C5A.Q0 to       R4C5C.M1 _zz_15_6 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     1.206       30.PADDI to      R4C5A.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     1.206       30.PADDI to      R4C5C.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_15_i0_i5  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_15_i0_i4  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_64 to SLICE_64 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_64 to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R4C5C.CLK to       R4C5C.Q1 SLICE_64 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R4C5C.Q1 to       R4C5C.M0 _zz_15_5 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     1.206       30.PADDI to      R4C5C.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     1.206       30.PADDI to      R4C5C.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_15_i0_i4  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_15_i0_i3  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_64 to SLICE_72 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_64 to SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R4C5C.CLK to       R4C5C.Q0 SLICE_64 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R4C5C.Q0 to       R4C5B.M0 _zz_15_4 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     1.206       30.PADDI to      R4C5C.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     1.206       30.PADDI to      R4C5B.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_15_i0_i27  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_15_i0_i26  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_68 to SLICE_68 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_68 to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R5C6B.CLK to       R5C6B.Q1 SLICE_68 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R5C6B.Q1 to       R5C6B.M0 _zz_15_27 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     1.206       30.PADDI to      R5C6B.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     1.206       30.PADDI to      R5C6B.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_15_i0_i26  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_15_i0_i25  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_68 to SLICE_70 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_68 to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R5C6B.CLK to       R5C6B.Q0 SLICE_68 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R5C6B.Q0 to       R5C6A.M1 _zz_15_26 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     1.206       30.PADDI to      R5C6B.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     1.206       30.PADDI to      R5C6A.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_15_i0_i11  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_15_i0_i10  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_69 to SLICE_69 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_69 to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R5C5A.CLK to       R5C5A.Q1 SLICE_69 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R5C5A.Q1 to       R5C5A.M0 _zz_15_11 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     1.206       30.PADDI to      R5C5A.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     1.206       30.PADDI to      R5C5A.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_15_i0_i29  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_15_i0_i28  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_75 to SLICE_75 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_75 to SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R4C7D.CLK to       R4C7D.Q1 SLICE_75 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R4C7D.Q1 to       R4C7D.M0 _zz_15_29 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     1.206       30.PADDI to      R4C7D.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     1.206       30.PADDI to      R4C7D.CLK jtag_io_jtag_tck_c
                  --------
                    1.206   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "jtag_io_jtag_tck_c"      |             |             |
188.111000 MHz ;                        |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: jtag_io_jtag_tck_c   Source: jtag_io_jtag_tck.PAD   Loads: 51
   Covered under: FREQUENCY NET "jtag_io_jtag_tck_c" 188.111000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1033 paths, 1 nets, and 541 connections (94.09% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 599 (setup), 0 (hold)
Score: 992436 (setup), 0 (hold)
Cumulative negative slack: 900170 (900170+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

