{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449375949062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449375949078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 22:25:48 2015 " "Processing started: Sat Dec 05 22:25:48 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449375949078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449375949078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Final_Project -c Final_Project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Final_Project -c Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449375949078 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Final_Project_7_1200mv_85c_slow.svo C:/Users/zjsplingaire/Documents/GitHub/ECE385/Final_Project/simulation/modelsim/ simulation " "Generated file Final_Project_7_1200mv_85c_slow.svo in folder \"C:/Users/zjsplingaire/Documents/GitHub/ECE385/Final_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449375950830 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Final_Project_7_1200mv_0c_slow.svo C:/Users/zjsplingaire/Documents/GitHub/ECE385/Final_Project/simulation/modelsim/ simulation " "Generated file Final_Project_7_1200mv_0c_slow.svo in folder \"C:/Users/zjsplingaire/Documents/GitHub/ECE385/Final_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449375951424 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Final_Project_min_1200mv_0c_fast.svo C:/Users/zjsplingaire/Documents/GitHub/ECE385/Final_Project/simulation/modelsim/ simulation " "Generated file Final_Project_min_1200mv_0c_fast.svo in folder \"C:/Users/zjsplingaire/Documents/GitHub/ECE385/Final_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449375951998 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Final_Project.svo C:/Users/zjsplingaire/Documents/GitHub/ECE385/Final_Project/simulation/modelsim/ simulation " "Generated file Final_Project.svo in folder \"C:/Users/zjsplingaire/Documents/GitHub/ECE385/Final_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449375952563 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Final_Project_7_1200mv_85c_v_slow.sdo C:/Users/zjsplingaire/Documents/GitHub/ECE385/Final_Project/simulation/modelsim/ simulation " "Generated file Final_Project_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/zjsplingaire/Documents/GitHub/ECE385/Final_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449375953173 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Final_Project_7_1200mv_0c_v_slow.sdo C:/Users/zjsplingaire/Documents/GitHub/ECE385/Final_Project/simulation/modelsim/ simulation " "Generated file Final_Project_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/zjsplingaire/Documents/GitHub/ECE385/Final_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449375953801 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Final_Project_min_1200mv_0c_v_fast.sdo C:/Users/zjsplingaire/Documents/GitHub/ECE385/Final_Project/simulation/modelsim/ simulation " "Generated file Final_Project_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/zjsplingaire/Documents/GitHub/ECE385/Final_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449375954505 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Final_Project_v.sdo C:/Users/zjsplingaire/Documents/GitHub/ECE385/Final_Project/simulation/modelsim/ simulation " "Generated file Final_Project_v.sdo in folder \"C:/Users/zjsplingaire/Documents/GitHub/ECE385/Final_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449375955114 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "681 " "Peak virtual memory: 681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449375955396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 22:25:55 2015 " "Processing ended: Sat Dec 05 22:25:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449375955396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449375955396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449375955396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449375955396 ""}
