library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.math_real.all;

entity sevenseg_hex1 is
  port(
    binary: in std_logic_vector(3 downto 0);
    seg: out std_logic_vector(7 downto 0)
  );
end entity;

architecture behavioral of sevenseg_hex1 is
  signal decimal: unsigned