// Seed: 829437713
module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  logic id_2;
  logic id_3;
  assign id_2 = 1;
endmodule
`timescale 1ps / 1ps
